Analysis & Synthesis report for top
Mon Oct 23 01:18:30 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 12. State Machine - |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 13. State Machine - |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 14. State Machine - |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 15. State Machine - |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state
 16. State Machine - |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 17. State Machine - |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 18. State Machine - |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 19. State Machine - |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 20. State Machine - |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state
 21. State Machine - |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state
 22. State Machine - |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|next_state
 23. State Machine - |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state
 24. State Machine - |top|altera_edge_detector:pulse_debug_reset|state
 25. State Machine - |top|altera_edge_detector:pulse_warm_reset|state
 26. State Machine - |top|altera_edge_detector:pulse_cold_reset|state
 27. State Machine - |top|altera_edge_detector:edge_key_1|state
 28. State Machine - |top|altera_edge_detector:edge_key_0|state
 29. State Machine - |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 30. State Machine - |top|soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|next_state
 31. State Machine - |top|soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|state
 32. Registers Protected by Synthesis
 33. Registers Removed During Synthesis
 34. Removed Registers Triggering Further Register Optimizations
 35. General Register Statistics
 36. Inverted Register Statistics
 37. Registers Packed Into Inferred Megafunctions
 38. Multiplexer Restructuring Statistics (Restructuring Performed)
 39. Source assignments for soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst
 40. Source assignments for soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core
 41. Source assignments for soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_afv3:auto_generated|altsyncram_bs94:altsyncram1
 42. Source assignments for soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1
 43. Source assignments for soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_afv3:auto_generated|altsyncram_bs94:altsyncram1
 44. Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_v551:auto_generated|altsyncram_psg1:altsyncram2
 45. Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst
 46. Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core
 47. Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1
 48. Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_cfv3:auto_generated|altsyncram_ds94:altsyncram1
 49. Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lm41:auto_generated|altsyncram_dpg1:altsyncram2
 50. Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bo41:auto_generated|altsyncram_30h1:altsyncram2
 51. Source assignments for soc_system:u0|dsp:dsp|scfifo:tx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram
 52. Source assignments for soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram
 53. Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 54. Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 55. Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 56. Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 57. Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 58. Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 59. Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 60. Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 61. Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 62. Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 63. Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 64. Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 65. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 66. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 67. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 68. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 69. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 70. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 71. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 72. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 73. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 74. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 75. Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 76. Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
 77. Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
 78. Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
 79. Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
 80. Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
 81. Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
 82. Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
 83. Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
 84. Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
 85. Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
 86. Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 87. Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 88. Source assignments for soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 89. Source assignments for soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 90. Source assignments for soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated
 91. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux
 92. Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux
 93. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux
 94. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001
 95. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002
 96. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_003:cmd_demux_003
 97. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_003:cmd_demux_004
 98. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux
 99. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001
100. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002
101. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_003
102. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_004:rsp_demux_004
103. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_cmd_demux:cmd_demux
104. Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_cmd_demux:rsp_demux
105. Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux
106. Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux
107. Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_001
108. Source assignments for soc_system:u0|altera_reset_controller:rst_controller
109. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
110. Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
111. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
112. Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
113. Source assignments for hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst
114. Source assignments for sld_signaltap:auto_signaltap_0
115. Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
116. Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated
117. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst
118. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
119. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
120. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
121. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
122. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
123. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
124. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem
125. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem
126. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
127. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
128. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay
129. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
130. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst
131. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst
132. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb
133. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|lpm_mult:lpm_mult_inst0
134. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component
135. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst
136. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
137. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
138. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
139. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
140. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
141. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16
142. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem
143. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
144. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
145. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_im3_cma_delay
146. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_im0_cma_delay
147. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
148. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0
149. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component
150. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1
151. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component
152. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|scfifo:tx_fifo
153. Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|scfifo:rx_fifo
154. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master
155. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
156. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
157. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
158. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
159. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
160. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
161. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
162. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
163. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
164. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
165. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
166. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
167. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
168. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
169. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
170. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
171. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
172. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo
173. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p
174. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b
175. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto
176. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
177. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller
178. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
179. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
180. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0
181. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
182. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
183. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
184. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
185. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
186. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
187. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
188. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
189. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
190. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
191. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
192. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
193. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
194. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
195. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
196. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
197. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
198. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
199. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
200. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
201. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
202. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
203. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
204. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
205. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
206. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
207. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
208. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
209. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
210. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
211. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
212. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
213. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
214. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
215. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
216. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
217. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
218. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
219. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
220. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
221. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
222. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
223. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
224. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
225. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
226. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
227. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
228. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
229. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master
230. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master
231. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node
232. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component
233. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming
234. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer
235. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming
236. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer
237. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer
238. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer
239. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer
240. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser
241. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer
242. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer
243. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage
244. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser
245. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser
246. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer
247. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo
248. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p
249. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b
250. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto
251. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m
252. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller
253. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
254. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
255. Parameter Settings for User Entity Instance: soc_system:u0|intr_capturer:intr_capturer_0
256. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo
257. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo
258. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0
259. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
260. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i
261. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dsp_avalon_master_translator
262. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator
263. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dsp_avalon_master_agent
264. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent
265. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor
266. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo
267. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode
268. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode
269. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
270. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator
271. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
272. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
273. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator
274. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
275. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dsp_avalon_slave_translator
276. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent
277. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
278. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent
279. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
280. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
281. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
282. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
283. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
284. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo
285. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
286. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
287. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
288. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo
289. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent
290. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
291. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo
292. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo
293. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
294. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
295. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
296. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo
297. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent
298. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
299. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo
300. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rdata_fifo
301. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode
302. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|soc_system_mm_interconnect_1_router_default_decode:the_default_decode
303. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode
304. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode
305. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_004|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode
306. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode
307. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_006:router_006|soc_system_mm_interconnect_1_router_006_default_decode:the_default_decode
308. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_007:router_007|soc_system_mm_interconnect_1_router_007_default_decode:the_default_decode
309. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_006:router_008|soc_system_mm_interconnect_1_router_006_default_decode:the_default_decode
310. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_009:router_009|soc_system_mm_interconnect_1_router_009_default_decode:the_default_decode
311. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter
312. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
313. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
314. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter
315. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
316. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
317. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
318. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
319. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
320. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
321. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
322. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
323. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
324. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
325. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
326. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
327. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
328. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
329. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
330. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
331. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter
332. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
333. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
334. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
335. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
336. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
337. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
338. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
339. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
340. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
341. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
342. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
343. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
344. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
345. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
346. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
347. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
348. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter
349. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
350. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
351. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
352. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
353. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
354. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
355. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
356. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
357. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
358. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
359. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
360. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
361. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
362. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
363. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
364. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
365. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter
366. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
367. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
368. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
369. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
370. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
371. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
372. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
373. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
374. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
375. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
376. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
377. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
378. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
379. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
380. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
381. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
382. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
383. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
384. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
385. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
386. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb
387. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
388. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
389. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
390. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
391. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
392. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb
393. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
394. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_004|altera_merlin_arbitrator:arb
395. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
396. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter
397. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
398. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter
399. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
400. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:dsp_avalon_slave_agent_m0_translator
401. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:dsp_avalon_slave_translator_avalon_universal_slave_0_translator
402. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_translator_avalon_anti_slave_0_agent
403. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent
404. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
405. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
406. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router:router|soc_system_mm_interconnect_1_mm_interconnect_5_router_default_decode:the_default_decode
407. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router_001:router_001|soc_system_mm_interconnect_1_mm_interconnect_5_router_001_default_decode:the_default_decode
408. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter
409. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
410. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001
411. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_002
412. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_003
413. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_004
414. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:hps_only_master_master_translator
415. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent
416. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent
417. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size
418. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor
419. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo
420. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo
421. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode
422. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode
423. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_002|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode
424. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter
425. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
426. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
427. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter
428. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
429. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter
430. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
431. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter
432. Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter
433. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller
434. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
435. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
436. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001
437. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
438. Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
439. Parameter Settings for User Entity Instance: altera_edge_detector:edge_key_0
440. Parameter Settings for User Entity Instance: altera_edge_detector:edge_key_1
441. Parameter Settings for User Entity Instance: debounce:debounce_inst
442. Parameter Settings for User Entity Instance: hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component
443. Parameter Settings for User Entity Instance: altera_edge_detector:pulse_cold_reset
444. Parameter Settings for User Entity Instance: altera_edge_detector:pulse_warm_reset
445. Parameter Settings for User Entity Instance: altera_edge_detector:pulse_debug_reset
446. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
447. Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
448. Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0
449. altera_syncram Parameter Settings by Entity Instance
450. altsyncram Parameter Settings by Entity Instance
451. lpm_mult Parameter Settings by Entity Instance
452. altshift_taps Parameter Settings by Entity Instance
453. scfifo Parameter Settings by Entity Instance
454. Port Connectivity Checks: "hps_reset:hps_reset_inst"
455. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001"
456. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
457. Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller"
458. Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001"
459. Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper:irq_mapper"
460. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter"
461. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"
462. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter"
463. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
464. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"
465. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
466. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode"
467. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode"
468. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo"
469. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo"
470. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size"
471. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"
472. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent"
473. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:hps_only_master_master_translator"
474. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router_001:router_001|soc_system_mm_interconnect_1_mm_interconnect_5_router_001_default_decode:the_default_decode"
475. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router:router|soc_system_mm_interconnect_1_mm_interconnect_5_router_default_decode:the_default_decode"
476. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
477. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent"
478. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_translator_avalon_anti_slave_0_agent"
479. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:dsp_avalon_slave_translator_avalon_universal_slave_0_translator"
480. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:dsp_avalon_slave_agent_m0_translator"
481. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
482. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"
483. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
484. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"
485. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
486. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
487. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
488. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
489. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
490. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
491. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
492. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
493. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
494. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
495. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
496. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
497. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
498. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
499. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
500. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
501. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
502. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_009:router_009|soc_system_mm_interconnect_1_router_009_default_decode:the_default_decode"
503. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_007:router_007|soc_system_mm_interconnect_1_router_007_default_decode:the_default_decode"
504. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_006:router_006|soc_system_mm_interconnect_1_router_006_default_decode:the_default_decode"
505. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode"
506. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode"
507. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode"
508. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode"
509. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rdata_fifo"
510. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo"
511. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent"
512. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo"
513. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
514. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
515. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo"
516. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo"
517. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent"
518. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo"
519. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
520. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
521. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo"
522. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
523. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
524. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
525. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
526. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent"
527. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
528. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent"
529. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dsp_avalon_slave_translator"
530. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
531. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator"
532. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
533. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
534. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator"
535. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode"
536. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode"
537. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo"
538. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent"
539. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dsp_avalon_master_agent"
540. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator"
541. Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dsp_avalon_master_translator"
542. Port Connectivity Checks: "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i"
543. Port Connectivity Checks: "soc_system:u0|soc_system_pll_0:pll_0"
544. Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0"
545. Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart:jtag_uart"
546. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:hps_only_master"
547. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
548. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
549. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
550. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
551. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
552. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
553. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
554. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc"
555. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc"
556. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
557. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
558. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
559. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
560. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
561. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
562. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
563. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
564. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
565. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
566. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
567. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
568. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
569. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
570. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
571. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
572. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
573. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
574. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
575. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
576. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
577. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
578. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
579. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
580. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
581. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
582. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
583. Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
584. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
585. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller"
586. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo"
587. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser"
588. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter"
589. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover"
590. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer"
591. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer"
592. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer"
593. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer"
594. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer"
595. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component"
596. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"
597. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master"
598. Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master"
599. Port Connectivity Checks: "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst"
600. Port Connectivity Checks: "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst"
601. Port Connectivity Checks: "soc_system:u0|dsp:dsp|fir_ex:fir28_inst"
602. Port Connectivity Checks: "soc_system:u0|dsp:dsp"
603. Port Connectivity Checks: "soc_system:u0"
604. SignalTap II Logic Analyzer Settings
605. Post-Synthesis Netlist Statistics for Top Partition
606. Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border
607. Elapsed Time Per Partition
608. Connections to In-System Debugging Instance "auto_signaltap_0"
609. Analysis & Synthesis Messages
610. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Oct 23 01:18:29 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5396                                        ;
; Total pins                      ; 177                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 587,040                                     ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.64        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.3%      ;
;     Processor 3            ;  21.2%      ;
;     Processor 4            ;  21.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                              ; Library     ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; top.v                                                                                                 ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/top.v                                                                                                 ;             ;
; soc_system/synthesis/soc_system.v                                                                     ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v                                                                     ; soc_system  ;
; soc_system/synthesis/submodules/altera_reset_controller.v                                             ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_reset_controller.v                                             ; soc_system  ;
; soc_system/synthesis/submodules/altera_reset_synchronizer.v                                           ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_reset_synchronizer.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv                                          ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv                                          ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_irq_mapper.sv                                              ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                        ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v                                        ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv                                        ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv                                    ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv                                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv                             ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                      ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv                                      ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v                                               ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                      ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v                                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv                                ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv                                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_master_agent.sv                                         ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_master_translator.sv                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                        ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v                  ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v                  ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v                      ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v                      ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_rsp_mux.sv             ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_rsp_mux.sv             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_cmd_mux.sv             ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_cmd_mux.sv             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_cmd_demux.sv           ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_cmd_demux.sv           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router_001.sv          ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router_001.sv          ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router.sv              ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router.sv              ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv                                          ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv                                     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_003.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_003.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_004.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_004.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_004.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_004.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_001.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_001.sv                           ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_003.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_003.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv                             ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv                                        ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_006.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv                                ; soc_system  ;
; soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v                                        ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv                             ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv                                ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_sysid_qsys.v                                               ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_sysid_qsys.v                                               ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_pll_0.v                                                    ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_pll_0.v                                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_onchip_memory2_0.hex                                       ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.hex                                       ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v                                         ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v                                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_jtag_uart.v                                                ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v                                                ; soc_system  ;
; soc_system/synthesis/submodules/intr_capturer.v                                                       ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/intr_capturer.v                                                       ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_0.v                                                    ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_hps_0.v                                                    ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                             ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v                                             ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram.v                                                           ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram.v                                                           ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                           ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                           ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                                    ; soc_system  ;
; soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                        ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                        ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                       ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                         ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_pll.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_pll.sv                                                      ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                               ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                               ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                                ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0.sv                                                       ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv                  ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                                   ; soc_system  ;
; soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                                 ; soc_system  ;
; soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                         ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                     ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv                                     ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_fpga_only_master.v                                         ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master.v                                         ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv                            ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                     ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v                                     ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                   ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                   ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                   ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                   ; soc_system  ;
; soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv                             ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv                             ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                     ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v                                     ; soc_system  ;
; soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                            ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v                                            ; soc_system  ;
; soc_system/synthesis/submodules/altera_jtag_sld_node.v                                                ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_sld_node.v                                                ; soc_system  ;
; soc_system/synthesis/submodules/altera_jtag_streaming.v                                               ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_streaming.v                                               ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                      ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v                                      ; soc_system  ;
; soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                       ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v                                       ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                       ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v                                       ; soc_system  ;
; soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                      ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v                                      ; soc_system  ;
; soc_system/synthesis/submodules/dsp.sv                                                                ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv                                                                ; soc_system  ;
; soc_system/synthesis/submodules/hps_driver.sv                                                         ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv                                                         ; soc_system  ;
; soc_system/synthesis/submodules/matchedFilter.sv                                                      ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/matchedFilter.sv                                                      ; soc_system  ;
; soc_system/synthesis/submodules/sdram_driver.sv                                                       ; yes             ; User SystemVerilog HDL File                  ; /home/andrew/zz3/zz/soc_system/synthesis/submodules/sdram_driver.sv                                                       ; soc_system  ;
; ip/debounce/debounce.v                                                                                ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/ip/debounce/debounce.v                                                                                ;             ;
; ip/altsource_probe/hps_reset.v                                                                        ; yes             ; User Wizard-Generated File                   ; /home/andrew/zz3/zz/ip/altsource_probe/hps_reset.v                                                                        ;             ;
; ip/edge_detect/altera_edge_detector.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/ip/edge_detect/altera_edge_detector.v                                                                 ;             ;
; ip/fir_ex/fir_ex.v                                                                                    ; yes             ; User Wizard-Generated File                   ; /home/andrew/zz3/zz/ip/fir_ex/fir_ex.v                                                                                    ; fir_ex      ;
; ip/fir_ex/fir_ex/dspba_library_package.vhd                                                            ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_ex/fir_ex/dspba_library_package.vhd                                                            ; fir_ex      ;
; ip/fir_ex/fir_ex/dspba_library.vhd                                                                    ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_ex/fir_ex/dspba_library.vhd                                                                    ; fir_ex      ;
; ip/fir_ex/fir_ex/auk_dspip_math_pkg_hpfir.vhd                                                         ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_math_pkg_hpfir.vhd                                                         ; fir_ex      ;
; ip/fir_ex/fir_ex/auk_dspip_lib_pkg_hpfir.vhd                                                          ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_lib_pkg_hpfir.vhd                                                          ; fir_ex      ;
; ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_controller_hpfir.vhd                                      ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_controller_hpfir.vhd                                      ; fir_ex      ;
; ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_sink_hpfir.vhd                                            ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_sink_hpfir.vhd                                            ; fir_ex      ;
; ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_source_hpfir.vhd                                          ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_source_hpfir.vhd                                          ; fir_ex      ;
; ip/fir_ex/fir_ex/auk_dspip_roundsat_hpfir.vhd                                                         ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_roundsat_hpfir.vhd                                                         ; fir_ex      ;
; ip/fir_ex/fir_ex/altera_avalon_sc_fifo.v                                                              ; yes             ; User Verilog HDL File                        ; /home/andrew/zz3/zz/ip/fir_ex/fir_ex/altera_avalon_sc_fifo.v                                                              ; fir_ex      ;
; ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd                                                             ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd                                                             ; fir_ex      ;
; ip/fir_ex/fir_ex/fir_ex_0002_ast.vhd                                                                  ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_ast.vhd                                                                  ; fir_ex      ;
; ip/fir_ex/fir_ex/fir_ex_0002.vhd                                                                      ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002.vhd                                                                      ; fir_ex      ;
; ip/fir_in/fir_in.v                                                                                    ; yes             ; User Wizard-Generated File                   ; /home/andrew/zz3/zz/ip/fir_in/fir_in.v                                                                                    ; fir_in      ;
; ip/fir_in/fir_in/dspba_library_package.vhd                                                            ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_in/fir_in/dspba_library_package.vhd                                                            ; fir_in      ;
; ip/fir_in/fir_in/dspba_library.vhd                                                                    ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_in/fir_in/dspba_library.vhd                                                                    ; fir_in      ;
; ip/fir_in/fir_in/auk_dspip_math_pkg_hpfir.vhd                                                         ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_math_pkg_hpfir.vhd                                                         ; fir_in      ;
; ip/fir_in/fir_in/auk_dspip_lib_pkg_hpfir.vhd                                                          ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_lib_pkg_hpfir.vhd                                                          ; fir_in      ;
; ip/fir_in/fir_in/auk_dspip_avalon_streaming_controller_hpfir.vhd                                      ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_avalon_streaming_controller_hpfir.vhd                                      ; fir_in      ;
; ip/fir_in/fir_in/auk_dspip_avalon_streaming_sink_hpfir.vhd                                            ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_avalon_streaming_sink_hpfir.vhd                                            ; fir_in      ;
; ip/fir_in/fir_in/auk_dspip_avalon_streaming_source_hpfir.vhd                                          ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_avalon_streaming_source_hpfir.vhd                                          ; fir_in      ;
; ip/fir_in/fir_in/auk_dspip_roundsat_hpfir.vhd                                                         ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_roundsat_hpfir.vhd                                                         ; fir_in      ;
; ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd                                                             ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd                                                             ; fir_in      ;
; ip/fir_in/fir_in/fir_in_0002_ast.vhd                                                                  ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_ast.vhd                                                                  ; fir_in      ;
; ip/fir_in/fir_in/fir_in_0002.vhd                                                                      ; yes             ; User VHDL File                               ; /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002.vhd                                                                      ; fir_in      ;
; altera_syncram.tdf                                                                                    ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_syncram.tdf                                       ;             ;
; db/altera_syncram_afv3.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altera_syncram_afv3.tdf                                                                            ;             ;
; db/altsyncram_bs94.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altsyncram_bs94.tdf                                                                                ;             ;
; db/altera_syncram_d914.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altera_syncram_d914.tdf                                                                            ;             ;
; db/altsyncram_emb4.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altsyncram_emb4.tdf                                                                                ;             ;
; lpm_mult.tdf                                                                                          ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf                                             ;             ;
; aglobal170.inc                                                                                        ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                           ;             ;
; lpm_add_sub.inc                                                                                       ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;             ;
; multcore.inc                                                                                          ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/multcore.inc                                             ;             ;
; bypassff.inc                                                                                          ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/bypassff.inc                                             ;             ;
; altshift.inc                                                                                          ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                             ;             ;
; db/mult_jkq.v                                                                                         ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/mult_jkq.v                                                                                         ;             ;
; altshift_taps.tdf                                                                                     ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altshift_taps.tdf                                        ;             ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                             ;             ;
; lpm_counter.inc                                                                                       ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                          ;             ;
; lpm_compare.inc                                                                                       ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                          ;             ;
; lpm_constant.inc                                                                                      ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                         ;             ;
; db/shift_taps_v551.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/shift_taps_v551.tdf                                                                                ;             ;
; db/altsyncram_psg1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altsyncram_psg1.tdf                                                                                ;             ;
; db/cntr_9lf.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cntr_9lf.tdf                                                                                       ;             ;
; db/cmpr_g9c.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cmpr_g9c.tdf                                                                                       ;             ;
; db/altera_syncram_f914.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altera_syncram_f914.tdf                                                                            ;             ;
; db/altsyncram_gmb4.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altsyncram_gmb4.tdf                                                                                ;             ;
; db/altera_syncram_cfv3.tdf                                                                            ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altera_syncram_cfv3.tdf                                                                            ;             ;
; db/altsyncram_ds94.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altsyncram_ds94.tdf                                                                                ;             ;
; db/shift_taps_lm41.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/shift_taps_lm41.tdf                                                                                ;             ;
; db/altsyncram_dpg1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altsyncram_dpg1.tdf                                                                                ;             ;
; db/cntr_ohf.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cntr_ohf.tdf                                                                                       ;             ;
; db/cmpr_a9c.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cmpr_a9c.tdf                                                                                       ;             ;
; db/shift_taps_bo41.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/shift_taps_bo41.tdf                                                                                ;             ;
; db/altsyncram_30h1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altsyncram_30h1.tdf                                                                                ;             ;
; db/cntr_alf.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cntr_alf.tdf                                                                                       ;             ;
; db/cmpr_h9c.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cmpr_h9c.tdf                                                                                       ;             ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf                                               ;             ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_regfifo.inc                                            ;             ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_dpfifo.inc                                             ;             ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_i2fifo.inc                                             ;             ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_fffifo.inc                                             ;             ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_f2fifo.inc                                             ;             ;
; db/scfifo_1881.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/scfifo_1881.tdf                                                                                    ;             ;
; db/a_dpfifo_8e81.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/a_dpfifo_8e81.tdf                                                                                  ;             ;
; db/altsyncram_crs1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altsyncram_crs1.tdf                                                                                ;             ;
; db/cntr_lgb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cntr_lgb.tdf                                                                                       ;             ;
; sld_virtual_jtag_basic.v                                                                              ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                     ; yes             ; Encrypted Megafunction                       ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                        ;             ;
; altera_std_synchronizer.v                                                                             ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                ;             ;
; altddio_out.tdf                                                                                       ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf                                          ;             ;
; stratix_ddio.inc                                                                                      ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_ddio.inc                                         ;             ;
; cyclone_ddio.inc                                                                                      ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                         ;             ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                              ;             ;
; stratix_lcell.inc                                                                                     ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_lcell.inc                                        ;             ;
; db/ddio_out_uqe.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/ddio_out_uqe.tdf                                                                                   ;             ;
; db/scfifo_3291.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/scfifo_3291.tdf                                                                                    ;             ;
; db/a_dpfifo_5771.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/a_dpfifo_5771.tdf                                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/a_fefifo_7cf.tdf                                                                                   ;             ;
; db/cntr_vg7.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cntr_vg7.tdf                                                                                       ;             ;
; db/altsyncram_7pu1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altsyncram_7pu1.tdf                                                                                ;             ;
; db/cntr_jgb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cntr_jgb.tdf                                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                      ;             ;
; altera_sld_agent_endpoint.vhd                                                                         ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                            ;             ;
; altera_fabric_endpoint.vhd                                                                            ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                               ;             ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                           ;             ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;             ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                           ;             ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;             ;
; altrom.inc                                                                                            ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                               ;             ;
; altram.inc                                                                                            ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.inc                                               ;             ;
; db/altsyncram_5nn1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altsyncram_5nn1.tdf                                                                                ;             ;
; altera_pll.v                                                                                          ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v                                             ;             ;
; altsource_probe.v                                                                                     ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsource_probe.v                                        ;             ;
; altsource_probe_body.vhd                                                                              ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsource_probe_body.vhd                                 ;             ;
; sld_rom_sr.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                           ;             ;
; sld_signaltap.vhd                                                                                     ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                        ;             ;
; sld_signaltap_impl.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                   ;             ;
; sld_ela_control.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                      ;             ;
; lpm_shiftreg.tdf                                                                                      ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                         ;             ;
; dffeea.inc                                                                                            ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                                               ;             ;
; sld_mbpmg.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                             ;             ;
; sld_buffer_manager.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                   ;             ;
; db/altsyncram_0e84.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altsyncram_0e84.tdf                                                                                ;             ;
; altdpram.tdf                                                                                          ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altdpram.tdf                                             ;             ;
; memmodes.inc                                                                                          ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                           ;             ;
; a_hdffe.inc                                                                                           ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                              ;             ;
; alt_le_rden_reg.inc                                                                                   ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                      ;             ;
; altsyncram.inc                                                                                        ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.inc                                           ;             ;
; lpm_mux.tdf                                                                                           ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mux.tdf                                              ;             ;
; muxlut.inc                                                                                            ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/muxlut.inc                                               ;             ;
; db/mux_blc.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/mux_blc.tdf                                                                                        ;             ;
; lpm_decode.tdf                                                                                        ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                           ;             ;
; declut.inc                                                                                            ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/declut.inc                                               ;             ;
; db/decode_vnf.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/decode_vnf.tdf                                                                                     ;             ;
; lpm_counter.tdf                                                                                       ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                          ;             ;
; cmpconst.inc                                                                                          ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                                             ;             ;
; alt_counter_stratix.inc                                                                               ; yes             ; Megafunction                                 ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                  ;             ;
; db/cntr_g7i.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cntr_g7i.tdf                                                                                       ;             ;
; db/cmpr_b9c.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cmpr_b9c.tdf                                                                                       ;             ;
; db/cntr_q1j.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cntr_q1j.tdf                                                                                       ;             ;
; db/cntr_u8i.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cntr_u8i.tdf                                                                                       ;             ;
; db/cmpr_d9c.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cmpr_d9c.tdf                                                                                       ;             ;
; db/cntr_kri.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cntr_kri.tdf                                                                                       ;             ;
; db/cmpr_99c.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/cmpr_99c.tdf                                                                                       ;             ;
; sld_hub.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                              ; altera_sld  ;
; db/ip/sld4d43b179/alt_sld_fab.v                                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/andrew/zz3/zz/db/ip/sld4d43b179/alt_sld_fab.v                                                                       ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/andrew/zz3/zz/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v                                                ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/andrew/zz3/zz/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                         ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/andrew/zz3/zz/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                      ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; yes             ; Encrypted Auto-Found VHDL File               ; /home/andrew/zz3/zz/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                    ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/andrew/zz3/zz/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                         ;             ;
; db/altsyncram_g0n1.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/andrew/zz3/zz/db/altsyncram_g0n1.tdf                                                                                ;             ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3915                                                                        ;
;                                             ;                                                                             ;
; Combinational ALUT usage for logic          ; 5741                                                                        ;
;     -- 7 input functions                    ; 45                                                                          ;
;     -- 6 input functions                    ; 832                                                                         ;
;     -- 5 input functions                    ; 739                                                                         ;
;     -- 4 input functions                    ; 874                                                                         ;
;     -- <=3 input functions                  ; 3251                                                                        ;
; Memory ALUT usage                           ; 45                                                                          ;
;     -- 64-address deep                      ; 0                                                                           ;
;     -- 32-address deep                      ; 45                                                                          ;
;                                             ;                                                                             ;
; Dedicated logic registers                   ; 5210                                                                        ;
;                                             ;                                                                             ;
; I/O pins                                    ; 177                                                                         ;
; I/O registers                               ; 186                                                                         ;
; Total MLAB memory bits                      ; 90                                                                          ;
; Total block memory bits                     ; 587040                                                                      ;
;                                             ;                                                                             ;
; Total DSP Blocks                            ; 4                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 2                                                                           ;
;     -- PLLs                                 ; 2                                                                           ;
;                                             ;                                                                             ;
; Total DLLs                                  ; 1                                                                           ;
; Maximum fan-out node                        ; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2] ;
; Maximum fan-out                             ; 4405                                                                        ;
; Total fan-out                               ; 52531                                                                       ;
; Average fan-out                             ; 3.95                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |top                                                                                                                                    ; 5741 (1)            ; 5210 (0)                  ; 587040            ; 4          ; 177  ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                    ; top                                               ; work         ;
;    |altera_edge_detector:edge_key_0|                                                                                                    ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altera_edge_detector:edge_key_0                                                                                                                                                                                                                                                                                                                    ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:edge_key_1|                                                                                                    ; 2 (2)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altera_edge_detector:edge_key_1                                                                                                                                                                                                                                                                                                                    ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:pulse_cold_reset|                                                                                              ; 4 (4)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                                                              ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:pulse_debug_reset|                                                                                             ; 10 (10)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |top|altera_edge_detector:pulse_debug_reset                                                                                                                                                                                                                                                                                                             ; altera_edge_detector                              ; work         ;
;    |altera_edge_detector:pulse_warm_reset|                                                                                              ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                                                              ; altera_edge_detector                              ; work         ;
;    |debounce:debounce_inst|                                                                                                             ; 44 (44)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top|debounce:debounce_inst                                                                                                                                                                                                                                                                                                                             ; debounce                                          ; work         ;
;    |hps_reset:hps_reset_inst|                                                                                                           ; 26 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                                                           ; hps_reset                                         ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                                       ; 26 (0)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                                 ; altsource_probe                                   ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                                               ; 26 (2)              ; 21 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                  ; altsource_probe_body                              ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                                  ; 24 (11)             ; 21 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                         ; altsource_probe_impl                              ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                              ; 13 (13)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                               ; sld_rom_sr                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 183 (1)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                   ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 182 (0)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                   ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 182 (0)             ; 132 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 182 (3)             ; 132 (9)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                            ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 179 (0)             ; 123 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 179 (135)           ; 123 (94)                  ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                   ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg           ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm         ; sld_shadow_jsm                                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 239 (2)             ; 412 (14)                  ; 7168              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                     ; sld_signaltap                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 237 (0)             ; 398 (0)                   ; 7168              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                               ; sld_signaltap_impl                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 237 (67)            ; 398 (108)                 ; 7168              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                        ; sld_signaltap_implb                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                         ; altdpram                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                     ; lpm_decode                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                           ; decode_vnf                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                |altsyncram_0e84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 7168              ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0e84:auto_generated                                                                                                                                                         ; altsyncram_0e84                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                         ; lpm_shiftreg                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                           ; lpm_shiftreg                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                ; serial_crc_16                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 75 (75)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                             ; sld_buffer_manager                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 10 (1)              ; 51 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                            ; sld_ela_control                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                    ; lpm_shiftreg                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 7 (0)               ; 35 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                     ; sld_ela_basic_multi_level_trigger                 ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                          ; lpm_shiftreg                                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 7 (0)               ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                      ; sld_mbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                ; sld_sbpmg                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                ; sld_sbpmg                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 2 (2)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                              ; sld_ela_trigger_flow_mgr                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                      ; lpm_shiftreg                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 42 (9)              ; 68 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                       ; sld_offload_buffer_mgr                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                             ; lpm_counter                                       ; work         ;
;                   |cntr_g7i:auto_generated|                                                                                             ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_g7i:auto_generated                                                                     ; cntr_g7i                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                      ; lpm_counter                                       ; work         ;
;                   |cntr_q1j:auto_generated|                                                                                             ; 10 (10)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_q1j:auto_generated                                                                                              ; cntr_q1j                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                            ; lpm_counter                                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                                    ; cntr_u8i                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                               ; lpm_counter                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                       ; cntr_kri                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                      ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                       ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                    ; lpm_shiftreg                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                  ; sld_rom_sr                                        ; work         ;
;    |soc_system:u0|                                                                                                                      ; 5226 (0)            ; 4561 (0)                  ; 579872            ; 4          ; 0    ; 0            ; |top|soc_system:u0                                                                                                                                                                                                                                                                                                                                      ; soc_system                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                           ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                               ; altera_reset_controller                           ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                ; altera_reset_synchronizer                         ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                         ; soc_system   ;
;       |dsp:dsp|                                                                                                                         ; 1916 (0)            ; 1215 (1)                  ; 53536             ; 4          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp                                                                                                                                                                                                                                                                                                                              ; dsp                                               ; soc_system   ;
;          |coder_tx:coder_tx_inst|                                                                                                       ; 210 (210)           ; 152 (152)                 ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst                                                                                                                                                                                                                                                                                                       ; coder_tx                                          ; soc_system   ;
;          |decoder_rx:decoder_rx_inst|                                                                                                   ; 1381 (285)          ; 680 (194)                 ; 48160             ; 3          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst                                                                                                                                                                                                                                                                                                   ; decoder_rx                                        ; soc_system   ;
;             |fir_in:fir_lpf_inst|                                                                                                       ; 246 (0)             ; 367 (0)                   ; 4096              ; 2          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst                                                                                                                                                                                                                                                                               ; fir_in                                            ; fir_in       ;
;                |fir_in_0002:fir_in_inst|                                                                                                ; 246 (0)             ; 367 (0)                   ; 4096              ; 2          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst                                                                                                                                                                                                                                                       ; fir_in_0002                                       ; fir_in       ;
;                   |fir_in_0002_ast:fir_in_0002_ast_inst|                                                                                ; 246 (0)             ; 367 (0)                   ; 4096              ; 2          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst                                                                                                                                                                                                                  ; fir_in_0002_ast                                   ; fir_in       ;
;                      |auk_dspip_avalon_streaming_source_hpfir:source|                                                                   ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                   ; auk_dspip_avalon_streaming_source_hpfir           ; fir_in       ;
;                      |fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|                                                            ; 246 (246)           ; 334 (291)                 ; 4096              ; 2          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                            ; fir_in_0002_rtl_core                              ; fir_in       ;
;                         |altera_syncram:d_xIn_0_13_mem_dmem|                                                                            ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem                                                                                                                         ; altera_syncram                                    ; work         ;
;                            |altera_syncram_f914:auto_generated|                                                                         ; 0 (0)               ; 33 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_f914:auto_generated                                                                                      ; altera_syncram_f914                               ; work         ;
;                               |altsyncram_gmb4:altsyncram1|                                                                             ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1                                                          ; altsyncram_gmb4                                   ; work         ;
;                         |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                    ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                 ; altera_syncram                                    ; work         ;
;                            |altera_syncram_cfv3:auto_generated|                                                                         ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_cfv3:auto_generated                                                                              ; altera_syncram_cfv3                               ; work         ;
;                               |altsyncram_ds94:altsyncram1|                                                                             ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_cfv3:auto_generated|altsyncram_ds94:altsyncram1                                                  ; altsyncram_ds94                                   ; work         ;
;                         |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                                                                  ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                                                                                                               ; dspba_delay                                       ; fir_in       ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                       ; dspba_delay                                       ; fir_in       ;
;                         |dspba_delay:d_u0_m0_wo0_compute_q_16|                                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16                                                                                                                       ; dspba_delay                                       ; fir_in       ;
;                         |dspba_delay:u0_m0_wo0_compute|                                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                              ; dspba_delay                                       ; fir_in       ;
;                         |dspba_delay:u0_m0_wo0_memread|                                                                                 ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                              ; dspba_delay                                       ; fir_in       ;
;             |m_filter:m_filter_inst0|                                                                                                   ; 681 (677)           ; 67 (65)                   ; 2592              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0                                                                                                                                                                                                                                                                           ; m_filter                                          ; soc_system   ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                                                                                  ; 4 (0)               ; 2 (0)                     ; 2592              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                     ; altshift_taps                                     ; work         ;
;                   |shift_taps_lm41:auto_generated|                                                                                      ; 4 (0)               ; 2 (0)                     ; 2592              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lm41:auto_generated                                                                                                                                                                                                      ; shift_taps_lm41                                   ; work         ;
;                      |altsyncram_dpg1:altsyncram2|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2592              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lm41:auto_generated|altsyncram_dpg1:altsyncram2                                                                                                                                                                          ; altsyncram_dpg1                                   ; work         ;
;                      |cntr_ohf:cntr1|                                                                                                   ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lm41:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                       ; cntr_ohf                                          ; work         ;
;             |m_filter:m_filter_inst1|                                                                                                   ; 115 (103)           ; 11 (2)                    ; 37504             ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1                                                                                                                                                                                                                                                                           ; m_filter                                          ; soc_system   ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                                                                                  ; 12 (0)              ; 9 (0)                     ; 37504             ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                     ; altshift_taps                                     ; work         ;
;                   |shift_taps_bo41:auto_generated|                                                                                      ; 12 (0)              ; 9 (0)                     ; 37504             ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bo41:auto_generated                                                                                                                                                                                                      ; shift_taps_bo41                                   ; work         ;
;                      |altsyncram_30h1:altsyncram2|                                                                                      ; 0 (0)               ; 0 (0)                     ; 37504             ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bo41:auto_generated|altsyncram_30h1:altsyncram2                                                                                                                                                                          ; altsyncram_30h1                                   ; work         ;
;                      |cntr_alf:cntr1|                                                                                                   ; 12 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bo41:auto_generated|cntr_alf:cntr1                                                                                                                                                                                       ; cntr_alf                                          ; work         ;
;                         |cmpr_h9c:cmpr4|                                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bo41:auto_generated|cntr_alf:cntr1|cmpr_h9c:cmpr4                                                                                                                                                                        ; cmpr_h9c                                          ; work         ;
;             |mult_delay:mult_delay_preamb|                                                                                              ; 54 (43)             ; 41 (33)                   ; 3968              ; 1          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb                                                                                                                                                                                                                                                                      ; mult_delay                                        ; soc_system   ;
;                |altshift_taps:ALTSHIFT_TAPS_component|                                                                                  ; 11 (0)              ; 8 (0)                     ; 3968              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                ; altshift_taps                                     ; work         ;
;                   |shift_taps_v551:auto_generated|                                                                                      ; 11 (0)              ; 8 (0)                     ; 3968              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_v551:auto_generated                                                                                                                                                                                                 ; shift_taps_v551                                   ; work         ;
;                      |altsyncram_psg1:altsyncram2|                                                                                      ; 0 (0)               ; 0 (0)                     ; 3968              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_v551:auto_generated|altsyncram_psg1:altsyncram2                                                                                                                                                                     ; altsyncram_psg1                                   ; work         ;
;                      |cntr_9lf:cntr1|                                                                                                   ; 11 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_v551:auto_generated|cntr_9lf:cntr1                                                                                                                                                                                  ; cntr_9lf                                          ; work         ;
;                         |cmpr_g9c:cmpr4|                                                                                                ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_v551:auto_generated|cntr_9lf:cntr1|cmpr_g9c:cmpr4                                                                                                                                                                   ; cmpr_g9c                                          ; work         ;
;                |lpm_mult:lpm_mult_inst0|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|lpm_mult:lpm_mult_inst0                                                                                                                                                                                                                                              ; lpm_mult                                          ; work         ;
;                   |mult_jkq:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|lpm_mult:lpm_mult_inst0|mult_jkq:auto_generated                                                                                                                                                                                                                      ; mult_jkq                                          ; work         ;
;          |fir_ex:fir28_inst|                                                                                                            ; 233 (0)             ; 247 (0)                   ; 3328              ; 1          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst                                                                                                                                                                                                                                                                                                            ; fir_ex                                            ; fir_ex       ;
;             |fir_ex_0002:fir_ex_inst|                                                                                                   ; 233 (0)             ; 247 (0)                   ; 3328              ; 1          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst                                                                                                                                                                                                                                                                                    ; fir_ex_0002                                       ; fir_ex       ;
;                |fir_ex_0002_ast:fir_ex_0002_ast_inst|                                                                                   ; 233 (0)             ; 247 (0)                   ; 3328              ; 1          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst                                                                                                                                                                                                                                               ; fir_ex_0002_ast                                   ; fir_ex       ;
;                   |auk_dspip_avalon_streaming_source_hpfir:source|                                                                      ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                                ; auk_dspip_avalon_streaming_source_hpfir           ; fir_ex       ;
;                   |fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|                                                               ; 233 (233)           ; 245 (223)                 ; 3328              ; 1          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                                         ; fir_ex_0002_rtl_core                              ; fir_ex       ;
;                      |altera_syncram:d_xIn_0_13_mem_dmem|                                                                               ; 0 (0)               ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem                                                                                                                                                      ; altera_syncram                                    ; work         ;
;                         |altera_syncram_d914:auto_generated|                                                                            ; 0 (0)               ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated                                                                                                                   ; altera_syncram_d914                               ; work         ;
;                            |altsyncram_emb4:altsyncram1|                                                                                ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1                                                                                       ; altsyncram_emb4                                   ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                       ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                              ; altera_syncram                                    ; work         ;
;                         |altera_syncram_afv3:auto_generated|                                                                            ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_afv3:auto_generated                                                                                                           ; altera_syncram_afv3                               ; work         ;
;                            |altsyncram_bs94:altsyncram1|                                                                                ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_afv3:auto_generated|altsyncram_bs94:altsyncram1                                                                               ; altsyncram_bs94                                   ; work         ;
;                      |altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|                                                                       ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem                                                                                                                                              ; altera_syncram                                    ; work         ;
;                         |altera_syncram_afv3:auto_generated|                                                                            ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_afv3:auto_generated                                                                                                           ; altera_syncram_afv3                               ; work         ;
;                            |altsyncram_bs94:altsyncram1|                                                                                ; 0 (0)               ; 0 (0)                     ; 1664              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_afv3:auto_generated|altsyncram_bs94:altsyncram1                                                                               ; altsyncram_bs94                                   ; work         ;
;                      |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                                                                     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                                                                                                                                            ; dspba_delay                                       ; fir_ex       ;
;                      |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                                                    ; dspba_delay                                       ; fir_ex       ;
;                      |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                                                    ; dspba_delay                                       ; fir_ex       ;
;                      |dspba_delay:u0_m0_wo0_compute|                                                                                    ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                                                           ; dspba_delay                                       ; fir_ex       ;
;                      |dspba_delay:u0_m0_wo0_memread|                                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                                                           ; dspba_delay                                       ; fir_ex       ;
;          |hps_driver:hps_driver_inst|                                                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|hps_driver:hps_driver_inst                                                                                                                                                                                                                                                                                                   ; hps_driver                                        ; soc_system   ;
;          |scfifo:tx_fifo|                                                                                                               ; 8 (0)               ; 8 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|scfifo:tx_fifo                                                                                                                                                                                                                                                                                                               ; scfifo                                            ; work         ;
;             |scfifo_1881:auto_generated|                                                                                                ; 8 (0)               ; 8 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|scfifo:tx_fifo|scfifo_1881:auto_generated                                                                                                                                                                                                                                                                                    ; scfifo_1881                                       ; work         ;
;                |a_dpfifo_8e81:dpfifo|                                                                                                   ; 8 (0)               ; 8 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|scfifo:tx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo                                                                                                                                                                                                                                                               ; a_dpfifo_8e81                                     ; work         ;
;                   |altsyncram_crs1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|scfifo:tx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram                                                                                                                                                                                                                                       ; altsyncram_crs1                                   ; work         ;
;                   |cntr_lgb:rd_ptr_count|                                                                                               ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|scfifo:tx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|cntr_lgb:rd_ptr_count                                                                                                                                                                                                                                         ; cntr_lgb                                          ; work         ;
;          |sdram_driver:sdram_driver_inst|                                                                                               ; 82 (82)             ; 125 (125)                 ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|dsp:dsp|sdram_driver:sdram_driver_inst                                                                                                                                                                                                                                                                                               ; sdram_driver                                      ; soc_system   ;
;       |intr_capturer:intr_capturer_0|                                                                                                   ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|intr_capturer:intr_capturer_0                                                                                                                                                                                                                                                                                                        ; intr_capturer                                     ; soc_system   ;
;       |soc_system_fpga_only_master:fpga_only_master|                                                                                    ; 582 (0)             ; 455 (0)                   ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master                                                                                                                                                                                                                                                                                         ; soc_system_fpga_only_master                       ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 225 (0)             ; 138 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                               ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 225 (225)           ; 138 (138)                 ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                         ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                          ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 13 (13)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                   ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 294 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                        ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 292 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                      ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 8 (3)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                          ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                              ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                     ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                     ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                               ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                    ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                               ; altera_std_synchronizer                           ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 283 (276)           ; 186 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                 ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                    ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                      ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                        ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                               ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                       ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                            ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                 ; altera_std_synchronizer                           ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                              ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                            ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 24 (24)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                   ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_fpga_only_master:hps_only_master|                                                                                     ; 587 (0)             ; 469 (0)                   ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master                                                                                                                                                                                                                                                                                          ; soc_system_fpga_only_master                       ; soc_system   ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 231 (0)             ; 152 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                ; altera_avalon_packets_to_master                   ; soc_system   ;
;             |packets_to_master:p2m|                                                                                                     ; 231 (231)           ; 152 (152)                 ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                          ; packets_to_master                                 ; soc_system   ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 26 (26)             ; 24 (24)                   ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                          ; altsyncram                                        ; work         ;
;                |altsyncram_g0n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                           ; altsyncram_g0n1                                   ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 13 (13)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                    ; altera_avalon_st_bytes_to_packets                 ; soc_system   ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 293 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                         ; altera_avalon_st_jtag_interface                   ; soc_system   ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 290 (0)             ; 263 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                       ; altera_jtag_dc_streaming                          ; soc_system   ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 8 (3)               ; 47 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                           ; altera_avalon_st_clock_crosser                    ; soc_system   ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 5 (5)               ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                               ; altera_avalon_st_pipeline_base                    ; soc_system   ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                      ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                      ; altera_std_synchronizer_nocut                     ; soc_system   ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 1 (0)               ; 27 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                ; altera_jtag_src_crosser                           ; soc_system   ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 1 (1)               ; 9 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                     ; altera_jtag_control_signal_crosser                ; soc_system   ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                ; altera_std_synchronizer                           ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 281 (274)           ; 186 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                  ; altera_jtag_streaming                             ; soc_system   ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                     ; altera_avalon_st_idle_inserter                    ; soc_system   ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                       ; altera_avalon_st_idle_remover                     ; soc_system   ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                         ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                        ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                             ; altera_std_synchronizer                           ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                  ; altera_std_synchronizer                           ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                               ; altera_jtag_sld_node                              ; soc_system   ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                             ; sld_virtual_jtag_basic                            ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 24 (24)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                    ; altera_avalon_st_packets_to_bytes                 ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                   ; altera_reset_controller                           ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                        ; altera_reset_synchronizer                         ; soc_system   ;
;       |soc_system_hps_0:hps_0|                                                                                                          ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                                                                               ; soc_system_hps_0                                  ; soc_system   ;
;          |soc_system_hps_0_fpga_interfaces:fpga_interfaces|                                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                              ; soc_system_hps_0_fpga_interfaces                  ; soc_system   ;
;          |soc_system_hps_0_hps_io:hps_io|                                                                                               ; 1 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io                           ; soc_system   ;
;             |soc_system_hps_0_hps_io_border:border|                                                                                     ; 1 (1)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_hps_0_hps_io_border                    ; soc_system   ;
;                |hps_sdram:hps_sdram_inst|                                                                                               ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                   |hps_sdram_p0:p0|                                                                                                     ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                             ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                        ; 0 (0)               ; 36 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                             ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                             ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                   |hps_sdram_pll:pll|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;       |soc_system_jtag_uart:jtag_uart|                                                                                                  ; 113 (32)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                       ; soc_system_jtag_uart                              ; soc_system   ;
;          |alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|                                                                     ; 33 (33)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                              ; alt_jtag_atlantic                                 ; work         ;
;          |soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r                                                                                                                                                                                                                                       ; soc_system_jtag_uart_scfifo_r                     ; soc_system   ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                          ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                          ; work         ;
;          |soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w                                                                                                                                                                                                                                       ; soc_system_jtag_uart_scfifo_w                     ; soc_system   ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                          ; scfifo                                            ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                               ; scfifo_3291                                       ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                          ; a_dpfifo_5771                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                  ; a_fefifo_7cf                                      ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                             ; cntr_vg7                                          ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                  ; altsyncram_7pu1                                   ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                    ; cntr_jgb                                          ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                          ; cntr_jgb                                          ; work         ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_0                      ; soc_system   ;
;          |altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                         ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                                  ; 1482 (0)            ; 913 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_1                      ; soc_system   ;
;          |altera_avalon_sc_fifo:dsp_avalon_slave_agent_rdata_fifo|                                                                      ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|                                                                        ; 27 (27)             ; 48 (48)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|                                                          ; 11 (11)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|                                                           ; 27 (27)             ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 33 (33)             ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                                                                   ; 133 (133)           ; 130 (130)                 ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 36 (36)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|                                                              ; 7 (7)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                                ; 28 (28)             ; 52 (52)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                                       ; 109 (60)            ; 22 (6)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 49 (49)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                          ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                                    ; 104 (48)            ; 26 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                             ; altera_merlin_axi_master_ni                       ; soc_system   ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                     ; 56 (56)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                       ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|                                                                   ; 50 (0)              ; 41 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter                                                                                                                                                                                                                            ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 50 (50)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                            ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;          |altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|                                                        ; 77 (0)              ; 68 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                 ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 77 (76)             ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                 ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                           ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|                                                                ; 145 (0)             ; 161 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                                         ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 145 (144)           ; 161 (161)                 ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                         ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                   ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|                                                           ; 73 (0)              ; 57 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter                                                                                                                                                                                                                    ; altera_merlin_burst_adapter                       ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                           ; 73 (72)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                    ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                              ; altera_merlin_address_alignment                   ; soc_system   ;
;          |altera_merlin_master_agent:fpga_only_master_master_agent|                                                                     ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                                                                                                                                              ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_slave_agent:dsp_avalon_slave_agent|                                                                             ; 26 (6)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|                                                               ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent                                                                                                                                                                                                                        ; altera_merlin_slave_agent                         ; soc_system   ;
;          |altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|                                                                  ; 26 (6)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                             ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                                          ; 27 (9)              ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                   ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 18 (18)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                     ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                                     ; 27 (7)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;          |altera_merlin_slave_translator:dsp_avalon_slave_translator|                                                                   ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dsp_avalon_slave_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator                                                                                                                                                                                                              ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                         ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                                           ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; soc_system   ;
;          |altera_merlin_traffic_limiter:fpga_only_master_master_limiter|                                                                ; 13 (13)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                                             ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                                             ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                      ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002|                                                                     ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_demux_002        ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux_003:cmd_demux_003|                                                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_003:cmd_demux_003                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_demux_003        ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_demux_003:cmd_demux_004|                                                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_003:cmd_demux_004                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_cmd_demux_003        ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                                 ; 140 (132)           ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_1_cmd_mux              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 8 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; altera_merlin_arbitrator                          ; soc_system   ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                               ; altera_merlin_arb_adder                           ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|                                                                         ; 56 (50)             ; 7 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_cmd_mux_001          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|                                                                         ; 39 (34)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_cmd_mux_001          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|                                                                         ; 33 (28)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_cmd_mux_004          ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                     ; altera_merlin_arbitrator                          ; soc_system   ;
;          |soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|                                                             ; 3 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_mm_interconnect_5    ; soc_system   ;
;             |altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|                                 ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                            ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altera_merlin_master_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_translator_avalon_anti_slave_0_agent|      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_translator_avalon_anti_slave_0_agent                                                                                                 ; altera_merlin_master_agent                        ; soc_system   ;
;          |soc_system_mm_interconnect_1_router_002:router_002|                                                                           ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002                                                                                                                                                                                                                                    ; soc_system_mm_interconnect_1_router_002           ; soc_system   ;
;          |soc_system_mm_interconnect_1_router_003:router_003|                                                                           ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003                                                                                                                                                                                                                                    ; soc_system_mm_interconnect_1_router_003           ; soc_system   ;
;          |soc_system_mm_interconnect_1_router_003:router_004|                                                                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_004                                                                                                                                                                                                                                    ; soc_system_mm_interconnect_1_router_003           ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux|                                                                             ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_1_rsp_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001|                                                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_rsp_demux_001        ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_003|                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_003                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_rsp_demux_001        ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux_004:rsp_demux_004|                                                                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                              ; soc_system_mm_interconnect_1_rsp_demux_004        ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002|                                                                         ; 53 (53)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_mux_002          ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_003|                                                                         ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_003                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_mux_003          ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_004|                                                                         ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_004                                                                                                                                                                                                                                  ; soc_system_mm_interconnect_1_rsp_mux_003          ; soc_system   ;
;       |soc_system_mm_interconnect_2:mm_interconnect_2|                                                                                  ; 537 (0)             ; 1339 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                       ; soc_system_mm_interconnect_2                      ; soc_system   ;
;          |altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|                                                                         ; 219 (8)             ; 1330 (2)                  ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                                                                                  ; altera_merlin_axi_slave_ni                        ; soc_system   ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                                                                       ; 42 (42)             ; 152 (152)                 ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; soc_system   ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                                                                      ; 169 (169)           ; 1176 (1176)               ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                                                                             ; altera_avalon_sc_fifo                             ; soc_system   ;
;          |altera_merlin_master_agent:hps_only_master_master_agent|                                                                      ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent                                                                                                                                                                                                                               ; altera_merlin_master_agent                        ; soc_system   ;
;          |altera_merlin_traffic_limiter:hps_only_master_master_limiter|                                                                 ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter                                                                                                                                                                                                                          ; altera_merlin_traffic_limiter                     ; soc_system   ;
;          |altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|                                                         ; 144 (144)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                                                                                  ; altera_merlin_width_adapter                       ; soc_system   ;
;          |soc_system_mm_interconnect_2_cmd_demux:cmd_demux|                                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; soc_system_mm_interconnect_2_cmd_demux            ; soc_system   ;
;          |soc_system_mm_interconnect_2_rsp_mux:rsp_mux|                                                                                 ; 148 (148)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; soc_system_mm_interconnect_2_rsp_mux              ; soc_system   ;
;       |soc_system_onchip_memory2_0:onchip_memory2_0|                                                                                    ; 0 (0)               ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                         ; soc_system_onchip_memory2_0                       ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;             |altsyncram_5nn1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated                                                                                                                                                                                                                                ; altsyncram_5nn1                                   ; work         ;
;       |soc_system_pll_0:pll_0|                                                                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_pll_0:pll_0                                                                                                                                                                                                                                                                                                               ; soc_system_pll_0                                  ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                       ; altera_pll                                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; Name                                                                                                                                                                                                                                                                                                         ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0e84:auto_generated|ALTSYNCRAM                                                                                                        ; AUTO       ; Simple Dual Port ; 1024         ; 7            ; 1024         ; 7            ; 7168   ; None                            ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|ALTDPRAM_INSTANCE  ; MLAB       ; Simple Dual Port ; 2            ; 32           ; 2            ; 32           ; 64     ; None                            ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_cfv3:auto_generated|altsyncram_ds94:altsyncram1|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                            ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lm41:auto_generated|altsyncram_dpg1:altsyncram2|ALTSYNCRAM                                                                                                                         ; AUTO       ; Simple Dual Port ; 3            ; 864          ; 3            ; 864          ; 2592   ; None                            ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bo41:auto_generated|altsyncram_30h1:altsyncram2|ALTSYNCRAM                                                                                                                         ; AUTO       ; Simple Dual Port ; 293          ; 128          ; 293          ; 128          ; 37504  ; None                            ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_v551:auto_generated|altsyncram_psg1:altsyncram2|ALTSYNCRAM                                                                                                                    ; AUTO       ; Simple Dual Port ; 248          ; 16           ; 248          ; 16           ; 3968   ; None                            ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|ALTDPRAM_INSTANCE                               ; MLAB       ; Simple Dual Port ; 2            ; 13           ; 2            ; 13           ; 26     ; None                            ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_afv3:auto_generated|altsyncram_bs94:altsyncram1|ALTSYNCRAM                              ; M10K block ; Simple Dual Port ; 128          ; 13           ; 128          ; 13           ; 1664   ; None                            ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_afv3:auto_generated|altsyncram_bs94:altsyncram1|ALTSYNCRAM                              ; M10K block ; Simple Dual Port ; 128          ; 13           ; 128          ; 13           ; 1664   ; None                            ;
; soc_system:u0|dsp:dsp|scfifo:tx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram|ALTSYNCRAM                                                                                                                                                                                      ; AUTO       ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None                            ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                 ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                 ; AUTO       ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                            ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO       ; Single Port      ; 8192         ; 64           ; --           ; --           ; 524288 ; soc_system_onchip_memory2_0.hex ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+---------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 4           ;
; Total number of DSP blocks        ; 4           ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 3           ;
; Fixed Point Mixed Sign Multiplier ; 1           ;
; Fixed Point Dedicated Pre-Adder   ; 1           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------+--------------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Vendor ; IP Core Name                      ; Version      ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                            ; IP Include File                ;
+--------+-----------------------------------+--------------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                   ;                                ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                               ;                                ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                     ;                                ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                   ;                                ;
; Altera ; Signal Tap                        ; N/A          ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                     ;                                ;
; Altera ; In-System Sources and Probes      ; 17.0         ; N/A          ; N/A          ; |top|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                              ; ip/altsource_probe/hps_reset.v ;
; N/A    ; Qsys                              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0                                                                                                                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_fir_compiler_ii            ; 16.1         ; N/A          ; N/A          ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst                                                                                                                                                                                                                  ; ip/fir_in/fir_in.v             ;
; Altera ; altera_fir_compiler_ii            ; 16.1         ; N/A          ; N/A          ; |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst                                                                                                                                                                                                                                               ; ip/fir_ex/fir_ex.v             ;
; Altera ; altera_jtag_avalon_master         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master                                                                                                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_avalon_st_bytes_to_packets ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                      ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter                                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_jtag_dc_streaming          ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_avalon_st_packets_to_bytes ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                      ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_p2b_adapter:p2b_adapter                                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_reset_controller           ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; timing_adapter                    ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_timing_adt:timing_adt                                                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_avalon_packets_to_master   ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_hps                        ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_hps_0:hps_0                                                                                                                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_hps_io                     ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io                                                                                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_jtag_avalon_master         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master                                                                                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_avalon_st_bytes_to_packets ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_jtag_dc_streaming          ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_avalon_st_packets_to_bytes ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; channel_adapter                   ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|soc_system_fpga_only_master_p2b_adapter:p2b_adapter                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_reset_controller           ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller                                                                                                                                                                                      ; soc_system.qsys                ;
; Altera ; timing_adapter                    ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|soc_system_fpga_only_master_timing_adt:timing_adt                                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_avalon_packets_to_master   ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto                                                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; intr_capturer                     ; 100.99.98.97 ; N/A          ; N/A          ; |top|soc_system:u0|intr_capturer:intr_capturer_0                                                                                                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_irq_mapper                 ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_irq_mapper:irq_mapper                                                                                                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_irq_mapper                 ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001                                                                                                                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_irq_mapper                 ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_irq_mapper_002:irq_mapper_002                                                                                                                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_avalon_jtag_uart           ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart                                                                                                                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_mm_interconnect            ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                          ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_master_agent        ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dsp_avalon_master_agent                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_master_translator   ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dsp_avalon_master_translator                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent                                                                                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator                                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_mm_interconnect            ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                          ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                              ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_002|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                              ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_003|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                              ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_004|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                              ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001                                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_003:cmd_demux_003                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_003:cmd_demux_004                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001                                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002                                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003                                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004                                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rdata_fifo                                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo                                                                                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_merlin_burst_adapter       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter                                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dsp_avalon_slave_translator                                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_master_agent        ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_traffic_limiter     ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter                                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_master_translator   ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_axi_master_ni       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                   ; soc_system.qsys                ;
; Altera ; altera_merlin_axi_master_ni       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_merlin_traffic_limiter     ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_traffic_limiter     ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                      ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                              ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_burst_adapter       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter                                                                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                    ; soc_system.qsys                ;
; Altera ; altera_mm_interconnect            ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_avalon_st_adapter          ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter                                                                                    ; soc_system.qsys                ;
; Altera ; error_adapter                     ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0 ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_cmd_demux:cmd_demux                                                                                      ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_cmd_mux:cmd_mux                                                                                          ; soc_system.qsys                ;
; Altera ; altera_merlin_master_translator   ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:dsp_avalon_slave_agent_m0_translator                                                                                    ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent                                                                    ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:dsp_avalon_slave_translator_avalon_universal_slave_0_translator                                                          ; soc_system.qsys                ;
; Altera ; altera_merlin_master_agent        ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_translator_avalon_anti_slave_0_agent                                    ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router:router                                                                                            ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router_001:router_001                                                                                    ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_cmd_demux:rsp_demux                                                                                      ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_rsp_mux:rsp_mux                                                                                          ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                      ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_burst_adapter       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router                                                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001                                                                                                                                                                           ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_004                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_006:router_006                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_007:router_007                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_006:router_008                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_009:router_009                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_003                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_004:rsp_demux_004                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux_001                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002                                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_003                                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_004                                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_agent         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo                                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_merlin_burst_adapter       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_slave_translator    ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_mm_interconnect            ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                          ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux                                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux_001                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_axi_slave_ni        ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent                                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                                                                                                 ; soc_system.qsys                ;
; Altera ; altera_avalon_sc_fifo             ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                                                                                                ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_width_adapter       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_master_agent        ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent                                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_merlin_traffic_limiter     ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_merlin_master_translator   ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:hps_only_master_master_translator                                                                                                                                                        ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router                                                                                                                                                                               ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_router              ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_002                                                                                                                                                                       ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux                                                                                                                                                                         ; soc_system.qsys                ;
; Altera ; altera_merlin_demultiplexer       ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_001                                                                                                                                                                     ; soc_system.qsys                ;
; Altera ; altera_merlin_multiplexer         ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux                                                                                                                                                                             ; soc_system.qsys                ;
; Altera ; altera_avalon_onchip_memory2      ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                            ; soc_system.qsys                ;
; Altera ; altera_pll                        ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_pll_0:pll_0                                                                                                                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_reset_controller           ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                  ; soc_system.qsys                ;
; Altera ; altera_reset_controller           ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                              ; soc_system.qsys                ;
; Altera ; altera_avalon_sysid_qsys          ; 17.0         ; N/A          ; N/A          ; |top|soc_system:u0|soc_system_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                        ; soc_system.qsys                ;
+--------+-----------------------------------+--------------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                            ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                              ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                              ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                              ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                    ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                      ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                      ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                      ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                      ;
+-----------------------------+---------------+-----------------------------+-----------------------+----------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                       ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                         ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                         ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                         ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                         ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                            ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                                                                                             ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                 ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                 ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                 ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                    ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                       ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                       ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                       ;
+-------------------------+----------------------+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                   ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                       ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                       ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                       ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                       ;
+---------------------------+---------------------------+-------------------------+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                    ; read_state.ST_HEADER ; read_state.ST_READ_DATA ; read_state.ST_PADDED                                                                                                                                                   ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; read_state.ST_HEADER    ; 0                    ; 0                       ; 0                                                                                                                                                                      ;
; read_state.ST_PADDED    ; 1                    ; 0                       ; 1                                                                                                                                                                      ;
; read_state.ST_READ_DATA ; 1                    ; 1                       ; 0                                                                                                                                                                      ;
+-------------------------+----------------------+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                      ; write_state.ST_WRITE_DATA ; write_state.ST_HEADER_2 ; write_state.ST_HEADER_1 ; write_state.ST_BYPASS                                                                                                                  ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; write_state.ST_BYPASS     ; 0                         ; 0                       ; 0                       ; 0                                                                                                                                      ;
; write_state.ST_HEADER_1   ; 0                         ; 0                       ; 1                       ; 1                                                                                                                                      ;
; write_state.ST_HEADER_2   ; 0                         ; 1                       ; 0                       ; 1                                                                                                                                      ;
; write_state.ST_WRITE_DATA ; 1                         ; 0                       ; 0                       ; 1                                                                                                                                      ;
+---------------------------+---------------------------+-------------------------+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|next_state                                             ;
+----------------------------+----------------------+----------------------------+----------------------+----------------------+
; Name                       ; next_state.read_type ; next_state.wait_for_signal ; next_state.read_data ; next_state.read_size ;
+----------------------------+----------------------+----------------------------+----------------------+----------------------+
; next_state.wait_for_signal ; 0                    ; 0                          ; 0                    ; 0                    ;
; next_state.read_type       ; 1                    ; 1                          ; 0                    ; 0                    ;
; next_state.read_size       ; 0                    ; 1                          ; 0                    ; 1                    ;
; next_state.read_data       ; 0                    ; 1                          ; 1                    ; 0                    ;
+----------------------------+----------------------+----------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state                                                                                                            ;
+------------------------+------------------+-----------------+-----------------+-----------------+-----------------+------------------------+-----------------------+-------------------+
; Name                   ; state.navig_calc ; state.read_data ; state.read_size ; state.read_type ; state.read_byte ; state.processing_delay ; state.wait_for_signal ; state.send_answer ;
+------------------------+------------------+-----------------+-----------------+-----------------+-----------------+------------------------+-----------------------+-------------------+
; state.wait_for_signal  ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                      ; 0                     ; 0                 ;
; state.processing_delay ; 0                ; 0               ; 0               ; 0               ; 0               ; 1                      ; 1                     ; 0                 ;
; state.read_byte        ; 0                ; 0               ; 0               ; 0               ; 1               ; 0                      ; 1                     ; 0                 ;
; state.read_type        ; 0                ; 0               ; 0               ; 1               ; 0               ; 0                      ; 1                     ; 0                 ;
; state.read_size        ; 0                ; 0               ; 1               ; 0               ; 0               ; 0                      ; 1                     ; 0                 ;
; state.read_data        ; 0                ; 1               ; 0               ; 0               ; 0               ; 0                      ; 1                     ; 0                 ;
; state.navig_calc       ; 1                ; 0               ; 0               ; 0               ; 0               ; 0                      ; 1                     ; 0                 ;
; state.send_answer      ; 0                ; 0               ; 0               ; 0               ; 0               ; 0                      ; 1                     ; 1                 ;
+------------------------+------------------+-----------------+-----------------+-----------------+-----------------+------------------------+-----------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |top|altera_edge_detector:pulse_debug_reset|state ;
+------------+------------+------------+----------------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM                  ;
+------------+------------+------------+----------------------------+
; state.IDLE ; 0          ; 0          ; 0                          ;
; state.ARM  ; 1          ; 0          ; 1                          ;
; state.CAPT ; 1          ; 1          ; 0                          ;
+------------+------------+------------+----------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |top|altera_edge_detector:pulse_warm_reset|state ;
+------------+------------+------------+---------------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM                 ;
+------------+------------+------------+---------------------------+
; state.IDLE ; 0          ; 0          ; 0                         ;
; state.ARM  ; 1          ; 0          ; 1                         ;
; state.CAPT ; 1          ; 1          ; 0                         ;
+------------+------------+------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |top|altera_edge_detector:pulse_cold_reset|state ;
+------------+------------+------------+---------------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM                 ;
+------------+------------+------------+---------------------------+
; state.IDLE ; 0          ; 0          ; 0                         ;
; state.ARM  ; 1          ; 0          ; 1                         ;
; state.CAPT ; 1          ; 1          ; 0                         ;
+------------+------------+------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |top|altera_edge_detector:edge_key_1|state ;
+------------+------------+------------+---------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM           ;
+------------+------------+------------+---------------------+
; state.IDLE ; 0          ; 0          ; 0                   ;
; state.ARM  ; 1          ; 0          ; 1                   ;
; state.CAPT ; 1          ; 1          ; 0                   ;
+------------+------------+------------+---------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |top|altera_edge_detector:edge_key_0|state ;
+------------+------------+------------+---------------------+
; Name       ; state.IDLE ; state.CAPT ; state.ARM           ;
+------------+------------+------------+---------------------+
; state.IDLE ; 0          ; 0          ; 0                   ;
; state.ARM  ; 1          ; 0          ; 1                   ;
; state.CAPT ; 1          ; 1          ; 0                   ;
+------------+------------+------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                                              ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                                             ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                                             ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                                             ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                                             ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                                             ;
+-------------------+-----------------+-------------------+-----------------+------------------+---------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|next_state ;
+--------------------------+---------------------------------------------------+
; Name                     ; next_state.sending_data                           ;
+--------------------------+---------------------------------------------------+
; next_state.wait_for_data ; 0                                                 ;
; next_state.sending_data  ; 1                                                 ;
+--------------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |top|soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|state                ;
+----------------------+---------------------+--------------------+----------------------+
; Name                 ; state.wait_for_data ; state.sending_data ; state.sending_preamb ;
+----------------------+---------------------+--------------------+----------------------+
; state.wait_for_data  ; 0                   ; 0                  ; 0                    ;
; state.sending_preamb ; 1                   ; 0                  ; 1                    ;
; state.sending_data   ; 1                   ; 1                  ; 0                    ;
+----------------------+---------------------+--------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                              ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[1]                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[0]                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[6]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6]  ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[0]                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[1]                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[5]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5]  ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                 ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|dreg[0]                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[7]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[4]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[6]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[5]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[4]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[3]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[0]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[1]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_data[2]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4]  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer|din_s1                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[3]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3]  ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][0]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][1]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][2]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][3]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][4]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][5]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][6]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][7]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][8]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][9]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][10]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][11]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][12]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][13]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][14]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][15]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][16]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][17]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[2]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2]  ; yes                                                              ; yes                                        ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][0]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][1]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][2]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][3]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][4]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][5]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][6]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][7]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][8]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][9]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][10]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][11]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][12]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][13]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[1]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1]  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][0]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][1]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][2]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][3]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][4]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][5]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][6]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][7]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][8]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][9]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][10]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                         ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0]  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][0]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][1]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][2]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][3]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][4]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][5]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][6]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][7]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][8]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][9]                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][10]                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                        ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1   ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[6]                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[5]                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                                                                                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7]                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[6]                                                                                     ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                       ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_sticky_ena_q[0]                                                                                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                           ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1|rdaddr_reg[0]      ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; yes                                                              ; yes                                        ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_rdcnt_i[0]                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                               ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_b0[0][0]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_b0[0][1]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_b0[0][2]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_b0[0][3]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_b0[0][4]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_b0[0][5]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_b0[0][6]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_b0[0][7]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_b0[0][8]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_b0[0][9]                                                                                                              ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_b0[0][10]                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_b0[0][11]                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_b0[0][12]                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[5]                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[6]                                                                                                                                ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[5]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[6]                                                                                                                         ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_sticky_ena_q[0]                                                                                                                        ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[6]                                                                                                                  ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1|rdaddr_reg[0]                                   ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                    ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_rdcnt_i[0]                                                                                                                             ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                            ; yes                                                              ; yes                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                            ; yes                                                              ; yes                                        ;
; Total number of protected registers is 313                                                                                                                                                                                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                     ; Reason for Removal                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_use_reg                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_use_reg                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][213]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][213]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][213]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][213]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][213]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][213]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][213]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][213]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][213]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][213]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][213]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][213]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][213]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][213]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_use_reg                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..8]                                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|locked[0,1]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|locked[0..2]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|locked[0..2]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|locked[0..2]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69,99,101]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99,101]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[99,101]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[136,137]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dsp_avalon_slave_translator|av_readdata_pre[0..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dsp_avalon_slave_translator|av_chipselect_pre                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[2,10,14,17,25]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator|waitrequest_reset_override                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator|read_latency_shift_reg[0]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[0,1,3..31]                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[1,3..31]                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[0..7]                                                                                                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|scfifo:tx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[0..7]                                                                                                                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[8]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[7]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|pre_start                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|bits_size[1,4..15]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[7]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[7]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter|last_dest_id[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0,2]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[1,3..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][131]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][106]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0,1,3..7]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..2,4..7]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|saved_grant[1]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[0..31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[34,61..65,69,72..78]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[0..2]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_out_lock_field                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_type_field[0,1]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_endofpacket                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[0..31]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[0..31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[33,34,61..65,69,72..78]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[0..2]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_out_lock_field                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_type_field[0,1]                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][213]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][213]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_endofpacket                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[0..31]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[0..31]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0..7]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[33..36,46..53,63..65,69..80]                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_burst_size[0..2]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][101]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][131]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][106]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[0..7]                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|wait_navig_cnt[0]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|data_out[0..7]                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|ram_wr_en                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|wait_navig_cnt[1..31]                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|received_varchannel                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|dsp:dsp|sdram_driver:sdram_driver_inst|data_cnt[0]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|dsp:dsp|sdram_driver:sdram_driver_inst|writedata[32..63]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|input_data[0..2]                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                            ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                            ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                            ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                            ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                            ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                            ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                                ; Merged with soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                            ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]                                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]                                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]                                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]                                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]                                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                             ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]                                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][186]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][228]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][187]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][190]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][183]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][190]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][188]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][190]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][185]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][190]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][189]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][190]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][176]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][184]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][182]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][184]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[100]              ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[2]                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][101]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][130]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][79]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][32]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][101]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][136]                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][137]                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                                                                         ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[0,1]                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[2]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[8,9,12,16,20,26,29]                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[0,3..7,11,13,15,19,21,24,28]                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][114]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][120]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][115]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][120]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][111]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][120]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][119]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][120]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][116]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][120]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][110]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][118]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][104]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][118]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][117]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][118]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][112]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][118]                                                                                                           ;
; soc_system:u0|dsp:dsp|hps_driver:hps_driver_inst|led[1]                                                                                                                                                                                                                                           ; Merged with soc_system:u0|dsp:dsp|hps_driver:hps_driver_inst|led[0]                                                                                                                                                                                       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|input_data[5..15]                                                                                                                                                                                                                                ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|input_data[4]                                                                                                                                                                                ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                                                       ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8]           ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                                                       ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8]           ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|data_out[2]                                                                                                                                                                                                                                          ; Merged with soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|data_out[0]                                                                                                                                                                                      ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|data_out[3]                                                                                                                                                                                                                                          ; Merged with soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|data_out[1]                                                                                                                                                                                      ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                                                                                                                    ; Merged with soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8]                                        ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_q[0]                                                                                                       ; Merged with soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[8]              ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                                                                                                                    ; Merged with soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8]                                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][184]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][190]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[1][99]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[1][101]                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[1][71]                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][31]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][30]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][100]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][64]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][65]                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][118]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][120]                                                                                                           ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                                                                                                                 ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                                ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|delay_signals[2][0]                                                                       ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                             ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                          ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                     ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[1,18,22,23,27]                                                                                                                                    ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                                ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dsp_avalon_master_agent|hold_waitrequest                                                                                                                                                                  ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent|hold_waitrequest                                                                                                                                                            ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dsp_avalon_slave_translator|waitrequest_reset_override                                                                                                                                                ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                  ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                     ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                             ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|waitrequest_reset_override                                                                                                                                        ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_translator_avalon_anti_slave_0_agent|hold_waitrequest                               ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent|hold_waitrequest                                                                                                                                                             ; Merged with soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|last_dest_id[2]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|last_channel[3]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[2]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[1]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[0]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[1]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[0]                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][99]                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][101]                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][100]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][99]                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][101]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[0][99]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[0][101]                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][32]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][33]                                                                                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][32]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][33]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][0]                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][1]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][18]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][12]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][137]                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][136]                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][65]                                                                                                                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][64]                                                                                                            ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|data_size[2..7]                                                                                                                                                                                                                                      ; Merged with soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|data_size[1]                                                                                                                                                                                     ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|bits_size[2]                                                                                                                                                                                                                                         ; Merged with soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|bits_size[0]                                                                                                                                                                                     ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|data_size[0]                                                                                                                                                                                                                                         ; Merged with soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|bits_size[0]                                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][79]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][130]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                   ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[2]                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[3]                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]            ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][182]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][183]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][184]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][185]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][187]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][188]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][189]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][190]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][228]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][186]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                            ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][18]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][110]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][104]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][111]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][104]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][112]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][104]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][114]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][104]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][115]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][104]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][116]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][104]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][117]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][104]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][118]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][104]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][119]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][104]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][120]                                                                                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][104]                                                                                                           ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                       ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][182]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][183]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][184]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][185]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][187]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][188]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][189]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][190]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][228]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][186]                                                                             ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[31]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[31]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[30]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[30]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[29]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[29]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[28]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[28]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[27]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[27]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[26]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[26]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[25]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[25]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[24]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[24]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[23]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[23]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[22]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[22]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[21]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[21]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[20]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[20]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[19]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[19]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[18]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[18]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[17]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[17]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[16]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[16]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[15]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[15]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[14]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[14]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[13]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[13]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[12]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[12]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[11]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[11]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[10]                                                                                                                                                                                                                  ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[10]                                                                                                                                                              ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[9]                                                                                                                                                                                                                   ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[9]                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[8]                                                                                                                                                                                                                   ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[8]                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[7]                                                                                                                                                                                                                   ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[7]                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[6]                                                                                                                                                                                                                   ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[6]                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[5]                                                                                                                                                                                                                   ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[5]                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[4]                                                                                                                                                                                                                   ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[4]                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[3]                                                                                                                                                                                                                   ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[3]                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[2]                                                                                                                                                                                                                   ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[2]                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[1]                                                                                                                                                                                                                   ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[1]                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|cnt[0]                                                                                                                                                                                                                   ; Merged with soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|cnt[0]                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][182]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][183]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][184]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][185]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][187]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][188]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][189]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][190]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][228]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][186]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][182]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][183]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][184]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][185]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][187]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][188]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][189]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][190]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][228]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][186]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][182]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][183]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][184]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][185]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][187]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][188]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][189]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][190]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][228]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][186]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][182]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][183]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][184]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][185]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][187]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][188]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][189]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][190]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][228]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][186]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][182]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][183]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][184]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][185]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][187]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][188]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][189]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][190]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][176]                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][228]                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][186]                                                                             ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[8]                                                                        ; Merged with soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[8]              ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[0]                                                                        ; Merged with soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[0]              ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[1]                                                                        ; Merged with soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[1]              ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[2]                                                                        ; Merged with soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[2]              ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[3]                                                                        ; Merged with soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[3]              ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[4]                                                                        ; Merged with soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[4]              ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[5]                                                                        ; Merged with soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[5]              ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[6]                                                                        ; Merged with soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[6]              ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_wi0_r0_we1_seq_clkproc:u0_m0_wo0_wi0_r0_we1_seq_c[7]                                                                        ; Merged with soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_symSuppress_0_seq_clkproc:u0_m0_wo0_symSuppress_0_seq_c[7]              ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_we1_seq_eq                                                                                                            ; Merged with soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_symSuppress_0_seq_eq                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                                ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1] ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                     ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                             ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                          ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][65]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][64]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][71]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][177]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][177]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][177]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][177]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][177]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][177]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][177]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][177]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2..31]                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2..7]                                                             ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..31]                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3..7]                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3..31]                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3..7]                                                  ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19..31]                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7..31]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7..31]                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7]                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7..31]                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6]                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|channel_escaped                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][190]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][176]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][176]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][176]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][176]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][176]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][176]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][176]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[1][33]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0,1]                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0,1]                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][137]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|burst_bytecount[2]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][136]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][112]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16..31]                                                           ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[31]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[30]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                        ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|data_size[1]                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|waiting_cnt_reset                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9,10]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9,10]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0..2]                                                                                    ; Merged with soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                               ; Merged with soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                             ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][120]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][104]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][113]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2..11]                                                                                             ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][113]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem_used[0,1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][146]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][146]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|input_data[3]                                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..7]                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3,9]                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy                                                                                                  ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[4..8]                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|data_out[0..30]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16..30]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; altera_edge_detector:pulse_debug_reset|state.IDLE                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; altera_edge_detector:pulse_warm_reset|state.IDLE                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                               ;
; altera_edge_detector:pulse_cold_reset|state.IDLE                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                               ;
; altera_edge_detector:edge_key_1|state.IDLE                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; altera_edge_detector:edge_key_0|state.IDLE                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                                                      ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~20                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~21                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~22                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~23                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                                                  ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                                                  ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~6                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~7                                                                   ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|next_state~9                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|next_state~10                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|next_state~11                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|next_state~12                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|next_state~13                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state~10                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state~11                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state~12                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state~14                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state~15                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state~16                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state~17                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|next_state~2                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|next_state~4                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|next_state~5                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|state~7                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|state~8                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18..31]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                           ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                              ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                      ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                                                                 ; Merged with soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0..2]                                                                         ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0,1]                                                                 ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                       ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0,1]                                                              ; Lost fanout                                                                                                                                                                                                                                               ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|state.sending_preamb                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|next_state.sending_data                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|state.sending_data                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                    ;
; Total Number of Removed Registers = 1627                                                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                     ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_use_reg                                                                                                                              ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                         ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|locked[2],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[137],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[136],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7],                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[5],                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2],                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1],                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0],                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_endofpacket,                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[31],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[30],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[29],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[28],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[27],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[26],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[25],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[24],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[23],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[22],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[21],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[20],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[19],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[18],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[17],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[16],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[15],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[14],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[13],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[12],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[11],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[10],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[9],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[8],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[7],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[6],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[5],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[4],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[3],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_data_field[0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byteen_field[3],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byteen_field[2],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byteen_field[1],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byteen_field[0],                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[31],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[30],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[29],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[28],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[27],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[26],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[25],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[24],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[23],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[22],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[21],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[20],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[19],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[18],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[17],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[16],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[15],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[14],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[13],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[12],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[11],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[10],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[9],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[8],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[7],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[6],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[5],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[4],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[3],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[2],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[1],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_address_field[0],                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byte_cnt_field[7],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_cmpr_read,                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[80],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[79],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[78],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[77],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[76],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[75],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[74],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[73],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[72],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[71],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[70],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[69],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[65],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[64],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[63],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[53],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[52],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[51],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[50],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[49],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[48],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[47],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[46],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[36],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[35],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[34],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_last_field[33],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_burst_size[2],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_burst_size[1],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|p0_reg_burst_size[0],                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][137],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][136],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2],                                                            ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][112],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][112],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][111],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][110],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|share_count[0],                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[31],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[30],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_use_reg                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][213],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][213],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][213],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][213],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][213],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][213],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_endofpacket,                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[31],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[30],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[29],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[28],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[27],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[26],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[25],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[24],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[23],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[22],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[21],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[20],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[19],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[18],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[17],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[16],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[15],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[14],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[13],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[12],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[11],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[10],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[9],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[8],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[7],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[6],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[5],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[4],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[3],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_data_field[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byteen_field[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[31],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[30],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[29],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[28],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[27],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[26],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[25],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[24],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[23],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[22],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[21],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[20],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[19],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[18],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[17],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[16],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[15],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[14],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[13],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[12],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[11],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[10],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[9],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[8],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[7],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[6],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[5],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[4],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_address_field[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_cmpr_read,                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[78],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[77],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[76],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[75],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[74],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[73],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[72],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[69],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[65],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[64],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[63],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[62],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[61],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[34],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_last_field[33],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_size[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_out_lock_field,                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_type_field[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|p0_reg_burst_type_field[0],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][213],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[7][177],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[6][177],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[5][177],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[4][177],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[3][177],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[2][177],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[1][177],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][177]                                                                                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                                  ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2],                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[2],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2],                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1],                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0],                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0],                                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[1],                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_use_reg                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][213],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][213],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][213],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][213],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][213],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][213],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_endofpacket,                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[3],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[2],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[1],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byteen_field[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[31],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[30],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[29],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[28],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[27],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[26],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[25],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[24],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[23],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[22],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[21],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[20],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[19],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[18],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[17],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[16],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[15],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[14],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[13],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[12],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[11],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[10],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[9],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[8],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[7],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[6],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[5],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[4],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[3],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[2],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[1],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_address_field[0],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[8],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[5],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[4],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[3],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[1],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_byte_cnt_field[0],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_cmpr_read,                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[78],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[77],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[76],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[75],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[74],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[73],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[72],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[69],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[65],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[64],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[63],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[62],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[61],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_last_field[34],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[2],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[1],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_size[0],                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_out_lock_field,                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_type_field[1],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|p0_reg_burst_type_field[0],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][213]                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                       ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                      ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                          ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3],                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3],                                                       ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],                                                             ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|locked[1]                                                                                                                                                                       ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|saved_grant[1],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[2],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[31],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[30],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[29],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[27],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[26],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[25],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[23],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[22],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[21],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[7],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[29],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[27],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[26],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[25],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[23],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[21],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[20],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                                                                            ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[31]                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[30],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[29],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[28],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[27],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[26],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[25],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[24],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[23],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[22],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[21],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[31],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[30],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[29],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[28],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[27],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[26],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[25],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[23],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[22],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],                                                                  ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                                   ;
; soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|cntr_lgb:rd_ptr_count|counter_reg_bit[7]                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[1],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port clock_enable ; soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[0],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|data_out[0],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|data_out[1],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|data_out[2],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|data_out[3],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|data_out[4],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|data_out[5],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|data_out[6],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|data_out[7],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|ram_wr_en                                                                                                                                                                                                                                        ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[7][190]                                                                                                                                 ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[6][176],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[5][176],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[4][176],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[3][176],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[2][176],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[1][176],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][176]                                                                                                                                 ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator|read_latency_shift_reg[0]                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][104],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][113],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][113]                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                 ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                  ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                                                         ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port clock_enable ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][101],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][71],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dsp_avalon_slave_translator|av_readdata_pre[31]                                                                                                                                                       ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[2],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[31]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[31],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[31],                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg                                                                  ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[1][75],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[0][75],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1] ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74],                                                               ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,           ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[0]                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[0],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[0],                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                                                      ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[10]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[10],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[8]                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[8],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                                                                          ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[7]                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[7],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                                                                          ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[6]                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[6],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                                                                          ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[5]                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[5],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                                                                          ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[4]                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[4],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[4]                                                                                                                                          ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[3]                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[3],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[3]                                                                                                                                          ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[1]                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[1],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                                                                          ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[9]                                                                                                                                                                                                                                      ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[9],                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][101]                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][101],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][131]                                                                                                                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][131],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                   ;                                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][146]                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]                                                                       ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],                                                               ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],                                                       ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][75],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                             ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[7]                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1],                                                    ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]                                                     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[1]                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                          ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                               ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|state.sending_preamb                                                                                                                                                                                                                                 ; Stuck at GND                   ; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|next_state.sending_data,                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|state.sending_data                                                                                                                                                                                                                                   ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[12]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[12],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]                                                                          ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[1][101],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                                    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[101]                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][101],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[30]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[30],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[30]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[29]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[29],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[29]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[28]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[28],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[28]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[27]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[27],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[27]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[26]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[26],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[26]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[25]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[25],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[25]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[24]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[24],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[24]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[23]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[23],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[23]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[21]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[21],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[21]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[20]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[20],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[20]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[19]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[19],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[19]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[18]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[18],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[18]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[13]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[13],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[17]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[17],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[17]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[16]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[16],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[16]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[11]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[11],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[15]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[15],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[14]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[14],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                                                                         ;
; soc_system:u0|intr_capturer:intr_capturer_0|interrupt_reg[22]                                                                                                                                                                                                                                     ; Stuck at GND                   ; soc_system:u0|intr_capturer:intr_capturer_0|readdata_with_waitstate[22],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                                                                         ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[10]                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                                                       ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[25]                                                                                                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                                    ; Stuck at GND                   ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                     ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]                                                                     ; Stuck at GND                   ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]                                                                      ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                                                                                     ; Lost Fanouts                   ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                                                                                      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][85]                                                                ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][85]                                                                ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                           ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|share_count_zero_flag                                                                                                                                                           ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|share_count[0]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                           ; Stuck at VCC                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][100]                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][100]                                                               ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[1][65]                                                                                                                                                                ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem[0][64]                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                            ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]                                                               ; Stuck at GND                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                   ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[0][106]                                                                                                                                                               ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo|mem[1][106]                                                                                                                                                               ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][99]                                                                                                                                                       ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][99]                                                                                                                                                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[0][100]                                                                                                                                                      ; Lost Fanouts                   ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|mem[1][100]                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5210  ;
; Number of registers using Synchronous Clear  ; 581   ;
; Number of registers using Synchronous Load   ; 1417  ;
; Number of registers using Asynchronous Clear ; 3861  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3616  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                      ; 26      ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                     ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                               ; 53      ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                     ; 1389    ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 3       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                              ; 2       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                  ; 44      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                             ; 242     ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]                                                                                                                                                                                                               ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                            ; 228     ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                                              ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                        ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                        ; 2       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                              ; 1       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                  ; 11      ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                      ; 3       ;
; soc_system:u0|soc_system_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                              ; 3       ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                      ; 1       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                             ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                     ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                     ; 4       ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                        ; 1       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                      ; 2       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                              ; 1       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                             ; 1       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                                     ; 2       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                     ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                     ; 1       ;
; soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|bits_size[3]                                                                                                                                                                                                                                                                       ; 2       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6]                                                                                             ; 4       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[4]                                                                                             ; 6       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                          ; 1       ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                          ; 1       ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                          ; 9       ;
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                           ; 8       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1]                                                                                                                      ; 2       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                                                                                                                      ; 2       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                                                                                                                      ; 2       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                               ; 3       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                               ; 2       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_wraddr_q[0]                                                                                                                  ; 1       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0]                                                                                                 ; 1       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[4]                                                                                                 ; 1       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6]                                                                                                 ; 1       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                        ; 6       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                                  ; 3       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                                                                                        ; 3       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6]                                                                                                                          ; 5       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                  ; 1       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                  ; 1       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                                                                                        ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[1]                                                                                                                                                   ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                                                                                                                                                   ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                                                                                                                                                   ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                                                                                                                                                   ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[5]                                                                                                                                                   ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                                                                                                                                                   ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[7]                                                                                                                                                   ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[8]                                                                                                                                                   ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[9]                                                                                                                                                   ; 1       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                  ; 1       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                                                                                        ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                            ; 3       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                                                                            ; 2       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                  ; 2       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                                                                                        ; 1       ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                                                                                        ; 2       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_wraddr_q[0]                                                                                                                                               ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0]                                                                                                                              ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6]                                                                                                                              ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[0]                                                                                                                              ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[1]                                                                                                                              ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra1_count1_lutreg_q[6]                                                                                                                              ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                                     ; 14      ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[5]                                                                                                                     ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                                               ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[4]                                                                                                                     ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                                               ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[3]                                                                                                                     ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                                               ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                                                                                                                     ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                               ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[1]                                                                                                                     ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                                               ; 1       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                                                                                                                     ; 2       ;
; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                               ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 103*                                                                                                                                                                                                                                                                                       ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                    ; Megafunction                                                                                    ; Type ;
+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------+
; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7]  ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|mem_rtl_0  ; RAM  ;
; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_payload[0..7] ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dsp_avalon_slave_translator|wait_latency_counter[1]                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|out_data[7]                                                                                                                                                ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[28]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[19]                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[13]                                                                                                                      ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                  ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo|mem                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_004|src_channel[1]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_009:router_009|src_channel[0]                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[7]          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem                                                                                                                           ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 20:1               ; 2 bits    ; 26 LEs        ; 8 LEs                ; 18 LEs                 ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|bit_cnt[12]                                                                                                                                                                                                ;
; 7:1                ; 36 bits   ; 144 LEs       ; 0 LEs                ; 144 LEs                ; Yes        ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|data_sum[1]                                                                                                                                                                                                ;
; 10:1               ; 32 bits   ; 192 LEs       ; 0 LEs                ; 192 LEs                ; Yes        ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|data_cnt[12]                                                                                                                                                                                               ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20]                                                              ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector6                                                                                                                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector9                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|out_data[0]                                                                                                                                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[24]                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]                                                                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]                                                                                                                        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                   ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                       ;
; 19:1               ; 2 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                             ;
; 20:1               ; 2 bits    ; 26 LEs        ; 8 LEs                ; 18 LEs                 ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005|src_channel[1]                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[14]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[10]             ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19]                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[67]                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector6                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|Selector12                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7]                                                     ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14] ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                    ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[13]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                               ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]               ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                     ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[13]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_write_data_length[10]             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[8]                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                           ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8]                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|size[0]                                                                                                                                                                                                    ;
; 7:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|byte_cnt[3]                                                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|Selector53                                                                                                                                                                                                 ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |top|soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|Selector4                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|debounce:debounce_inst|counter[0][15]                                                                                                                                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |top|debounce:debounce_inst|counter[1][6]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                        ;
; 17:1               ; 4 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[12]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decoded_read_data_length[7]               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|tx_data[7]                                                                                                                                                                                                     ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |top|soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst|data_out[0]                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                         ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                          ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                          ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                      ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                       ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[6]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                      ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[6]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                  ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[6]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[5]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[4]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[3]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[2]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[1]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa1_i[0]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_13_sticky_ena_q[0]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_13_rdcnt_i[0]                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_b0[0][12]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_b0[0][11]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_b0[0][10]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_b0[0][9]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_b0[0][8]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_b0[0][7]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_b0[0][6]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_b0[0][5]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_b0[0][4]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_b0[0][3]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_b0[0][2]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_b0[0][1]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_b0[0][0]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                                    ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_afv3:auto_generated|altsyncram_bs94:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_afv3:auto_generated|altsyncram_bs94:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_v551:auto_generated|altsyncram_psg1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                                                       ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                                                   ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                                                    ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[6]                                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                                                   ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[6]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_13_sticky_ena_q[0]                                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_13_rdcnt_i[0]                                                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][13]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][12]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][11]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][10]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][9]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][8]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][7]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][6]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][5]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][4]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][3]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][2]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][1]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_a0[0][0]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][10]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][9]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][8]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][7]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][6]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][5]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][4]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][3]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][2]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][1]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im3_cma_c0[0][0]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][17]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][16]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][15]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][14]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][13]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][12]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][11]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][10]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][9]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][8]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][7]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][6]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][5]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][4]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][3]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][2]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][1]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_a0[0][0]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][10]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][9]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][8]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][7]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][6]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][5]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][4]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][3]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][2]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][1]                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_im0_cma_c0[0][0]                                                                                                             ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_cfv3:auto_generated|altsyncram_ds94:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lm41:auto_generated|altsyncram_dpg1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bo41:auto_generated|altsyncram_30h1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|scfifo:tx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                     ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                         ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                        ;
+---------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                               ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                                   ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                                    ;
; IP_TOOL_VERSION                       ; 17.0                  ; -    ; -                                                                                                    ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                                    ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                                    ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                                    ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                                    ;
+---------------------------------------+-----------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                                      ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                                       ;
; IP_TOOL_VERSION                       ; 17.0                             ; -    ; -                                                                                       ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                                       ;
+---------------------------------------+----------------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                           ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                                       ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                                     ;
; IP_TOOL_VERSION                       ; 17.0              ; -    ; -                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                                    ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                                     ;
; IP_TOOL_VERSION                       ; 17.0              ; -    ; -                                                                                                                     ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                                     ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                                     ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                                     ;
+---------------------------------------+-------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                    ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment    ; Value ; From ; To                                                                                                                                                                                                        ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GLOBAL_SIGNAL ; OFF   ; -    ; clock_sense_reset_n                                                                                                                                                                                       ;
+---------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[6]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[6]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[5]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[5]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[4]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[4]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[3]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[3]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[2]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[2]                                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                                                                                                           ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[0]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[7]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[6]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[5]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[4]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[3]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[2]~reg0                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; src_data[1]~reg0                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[6]                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[5]                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[4]                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[3]                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[2]                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_003:cmd_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_003:cmd_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_cmd_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                     ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                                                                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                                                                                  ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst ;
+---------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value                  ; From ; To                                                                                                                              ;
+---------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF                    ; -    ; -                                                                                                                               ;
; POWER_UP_LEVEL                  ; LOW                    ; -    ; -                                                                                                                               ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF                    ; -    ; -                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[0]                                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[2]                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[1]                                                                                                                     ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF                    ; -    ; hold_reg[0]                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[1]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l2_reg[2]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[0]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[1]                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION     ; FORCED_IF_ASYNCHRONOUS ; -    ; metastable_l1_reg[2]                                                                                                            ;
+---------------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                            ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 13        ; Signed Integer                                                                                                  ;
; OUT_WIDTH_UNTRIMMED ; 32        ; Signed Integer                                                                                                  ;
; BANKINWIDTH         ; 0         ; Signed Integer                                                                                                  ;
; REM_LSB_BIT_g       ; 0         ; Signed Integer                                                                                                  ;
; REM_LSB_TYPE_g      ; trunc     ; String                                                                                                          ;
; REM_MSB_BIT_g       ; 0         ; Signed Integer                                                                                                  ;
; REM_MSB_TYPE_g      ; trunc     ; String                                                                                                          ;
; PHYSCHANIN          ; 1         ; Signed Integer                                                                                                  ;
; PHYSCHANOUT         ; 1         ; Signed Integer                                                                                                  ;
; CHANSPERPHYIN       ; 1         ; Signed Integer                                                                                                  ;
; CHANSPERPHYOUT      ; 1         ; Signed Integer                                                                                                  ;
; OUTPUTFIFODEPTH     ; 4         ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 0         ; Signed Integer                                                                                                  ;
; MODE_WIDTH          ; 0         ; Signed Integer                                                                                                  ;
; ENABLE_BACKPRESSURE ; false     ; Enumerated                                                                                                      ;
; LOG2_CHANSPERPHYOUT ; 1         ; Signed Integer                                                                                                  ;
; NUMCHANS            ; 1         ; Signed Integer                                                                                                  ;
; DEVICE_FAMILY       ; Cyclone V ; String                                                                                                          ;
; COMPLEX_CONST       ; 1         ; Signed Integer                                                                                                  ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                               ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 13    ; Signed Integer                                                                                                                                                     ;
; data_width      ; 13    ; Signed Integer                                                                                                                                                     ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                     ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                             ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 32    ; Signed Integer                                                                                                                                                   ;
; data_width            ; 32    ; Signed Integer                                                                                                                                                   ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                   ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                   ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                                   ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                       ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                   ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                   ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                       ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                               ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                               ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                          ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                           ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                        ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                        ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                 ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                 ;
; NUMWORDS_A                                                 ; 128                  ; Signed Integer                                                                                                                                                 ;
; NUMWORDS_B                                                 ; 128                  ; Signed Integer                                                                                                                                                 ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                        ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                        ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                        ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                        ;
; WIDTH_A                                                    ; 13                   ; Signed Integer                                                                                                                                                 ;
; WIDTH_B                                                    ; 13                   ; Signed Integer                                                                                                                                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                 ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                 ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                 ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                 ;
; WIDTHAD_A                                                  ; 7                    ; Signed Integer                                                                                                                                                 ;
; WIDTHAD_B                                                  ; 7                    ; Signed Integer                                                                                                                                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_afv3  ; Untyped                                                                                                                                                        ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                   ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                         ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_A                                                 ; 2                    ; Signed Integer                                                                                                                                         ;
; NUMWORDS_B                                                 ; 2                    ; Signed Integer                                                                                                                                         ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                                                                ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                                ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                                                                                ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                ;
; WIDTH_A                                                    ; 13                   ; Signed Integer                                                                                                                                         ;
; WIDTH_B                                                    ; 13                   ; Signed Integer                                                                                                                                         ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                         ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                         ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                         ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                         ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                         ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                         ;
; WIDTHAD_A                                                  ; 1                    ; Signed Integer                                                                                                                                         ;
; WIDTHAD_B                                                  ; 1                    ; Signed Integer                                                                                                                                         ;
; CBXI_PARAMETER                                             ; altera_syncram_d914  ; Untyped                                                                                                                                                ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                  ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                           ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                        ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                        ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                        ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                        ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                        ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                        ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                        ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                 ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                        ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                        ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                        ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                        ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                        ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                        ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                        ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                        ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                        ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                        ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                        ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                        ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                        ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                        ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                 ;
; NUMWORDS_A                                                 ; 128                  ; Signed Integer                                                                                                                                                 ;
; NUMWORDS_B                                                 ; 128                  ; Signed Integer                                                                                                                                                 ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                        ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                        ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                        ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                        ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                        ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                        ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                        ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                        ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                        ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                        ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                        ;
; WIDTH_A                                                    ; 13                   ; Signed Integer                                                                                                                                                 ;
; WIDTH_B                                                    ; 13                   ; Signed Integer                                                                                                                                                 ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                 ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                 ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                 ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                 ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                 ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                 ;
; WIDTHAD_A                                                  ; 7                    ; Signed Integer                                                                                                                                                 ;
; WIDTHAD_B                                                  ; 7                    ; Signed Integer                                                                                                                                                 ;
; CBXI_PARAMETER                                             ; altera_syncram_afv3  ; Untyped                                                                                                                                                        ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 25    ; Signed Integer                                                                                                                                                                                                               ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                               ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                   ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 32    ; Signed Integer                                                                                                                                                                              ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                              ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                      ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                              ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst        ;
+----------------+---------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                         ; Type            ;
+----------------+---------------------------------------------------------------+-----------------+
; GUARD_DELAY    ; 00000000000000000000000001110000                              ; Unsigned Binary ;
; PREAMB_SIZE    ; 0000000000000101                                              ; Unsigned Binary ;
; SIN_PER_CHIP   ; 0000000000000111                                              ; Unsigned Binary ;
; BARKER_SIZE    ; 0000000000011101                                              ; Unsigned Binary ;
; DIF_COEFFS     ; (11010000010110100101101100011,10000101000011110000111001001) ; Array/Record    ;
; PREAMB         ; 11101                                                         ; Unsigned Binary ;
+----------------+---------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst ;
+----------------+------------------+-----------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                      ;
+----------------+------------------+-----------------------------------------------------------+
; PREAMB_SIZE    ; 0000000000000101 ; Unsigned Binary                                           ;
; BARKER_SIZE    ; 0000000000011101 ; Unsigned Binary                                           ;
+----------------+------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; CNTR_DELAY     ; 50    ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|lpm_mult:lpm_mult_inst0 ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                  ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                        ;
; LPM_WIDTHA                                     ; 16        ; Signed Integer                                                                        ;
; LPM_WIDTHB                                     ; 16        ; Signed Integer                                                                        ;
; LPM_WIDTHP                                     ; 32        ; Signed Integer                                                                        ;
; LPM_WIDTHR                                     ; 0         ; Untyped                                                                               ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                               ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                               ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                                               ;
; LATENCY                                        ; 0         ; Untyped                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                               ;
; USE_EAB                                        ; OFF       ; Untyped                                                                               ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone V ; Untyped                                                                               ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                               ;
; CBXI_PARAMETER                                 ; mult_jkq  ; Untyped                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                               ;
+------------------------------------------------+-----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                          ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                       ;
; NUMBER_OF_TAPS ; 1               ; Signed Integer                                                                                                                ;
; TAP_DISTANCE   ; 250             ; Signed Integer                                                                                                                ;
; WIDTH          ; 16              ; Signed Integer                                                                                                                ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_v551 ; Untyped                                                                                                                       ;
+----------------+-----------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst ;
+---------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                         ;
+---------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 32        ; Signed Integer                                                                                                                               ;
; OUT_WIDTH_UNTRIMMED ; 48        ; Signed Integer                                                                                                                               ;
; BANKINWIDTH         ; 0         ; Signed Integer                                                                                                                               ;
; REM_LSB_BIT_g       ; 16        ; Signed Integer                                                                                                                               ;
; REM_LSB_TYPE_g      ; trunc     ; String                                                                                                                                       ;
; REM_MSB_BIT_g       ; 0         ; Signed Integer                                                                                                                               ;
; REM_MSB_TYPE_g      ; trunc     ; String                                                                                                                                       ;
; PHYSCHANIN          ; 1         ; Signed Integer                                                                                                                               ;
; PHYSCHANOUT         ; 1         ; Signed Integer                                                                                                                               ;
; CHANSPERPHYIN       ; 1         ; Signed Integer                                                                                                                               ;
; CHANSPERPHYOUT      ; 1         ; Signed Integer                                                                                                                               ;
; OUTPUTFIFODEPTH     ; 4         ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 0         ; Signed Integer                                                                                                                               ;
; MODE_WIDTH          ; 0         ; Signed Integer                                                                                                                               ;
; ENABLE_BACKPRESSURE ; false     ; Enumerated                                                                                                                                   ;
; LOG2_CHANSPERPHYOUT ; 1         ; Signed Integer                                                                                                                               ;
; NUMCHANS            ; 1         ; Signed Integer                                                                                                                               ;
; DEVICE_FAMILY       ; Cyclone V ; String                                                                                                                                       ;
; COMPLEX_CONST       ; 1         ; Signed Integer                                                                                                                               ;
+---------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 32    ; Signed Integer                                                                                                                                                                                  ;
; data_width      ; 32    ; Signed Integer                                                                                                                                                                                  ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                                                  ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 32    ; Signed Integer                                                                                                                                                                                ;
; data_width            ; 32    ; Signed Integer                                                                                                                                                                                ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                                                ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                                                ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                                                                ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                                                    ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                                                ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                                                ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_16 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem ;
+------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                                ;
+------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                             ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                             ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                                      ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                             ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                             ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                             ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                             ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                                             ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                             ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                             ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                             ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                             ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                             ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                             ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                             ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                                      ;
; NUMWORDS_A                                                 ; 2                    ; Signed Integer                                                                                                                                                                      ;
; NUMWORDS_B                                                 ; 2                    ; Signed Integer                                                                                                                                                                      ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                                                                                             ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                                             ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                             ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                                                             ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                                                                                                             ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                             ;
; WIDTH_A                                                    ; 32                   ; Signed Integer                                                                                                                                                                      ;
; WIDTH_B                                                    ; 32                   ; Signed Integer                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                                      ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                                      ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                                      ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                                      ;
; WIDTHAD_A                                                  ; 1                    ; Signed Integer                                                                                                                                                                      ;
; WIDTHAD_B                                                  ; 1                    ; Signed Integer                                                                                                                                                                      ;
; CBXI_PARAMETER                                             ; altera_syncram_f914  ; Untyped                                                                                                                                                                             ;
+------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                                        ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                                                     ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                                     ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                                     ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                                     ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                                              ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                                     ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                                                     ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                                                     ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                                                     ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                                                     ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                                                     ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                                                     ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                                                     ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_A                                                 ; 128                  ; Signed Integer                                                                                                                                                                              ;
; NUMWORDS_B                                                 ; 128                  ; Signed Integer                                                                                                                                                                              ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                                                     ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                                                     ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                                                     ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                                                     ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                                                     ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                                                     ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                                                     ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                     ;
; WIDTH_A                                                    ; 32                   ; Signed Integer                                                                                                                                                                              ;
; WIDTH_B                                                    ; 32                   ; Signed Integer                                                                                                                                                                              ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                                              ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                                              ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                                              ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_A                                                  ; 7                    ; Signed Integer                                                                                                                                                                              ;
; WIDTHAD_B                                                  ; 7                    ; Signed Integer                                                                                                                                                                              ;
; CBXI_PARAMETER                                             ; altera_syncram_cfv3  ; Untyped                                                                                                                                                                                     ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_im3_cma_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 25    ; Signed Integer                                                                                                                                                                                                                                                ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_im0_cma_delay ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 29    ; Signed Integer                                                                                                                                                                                                                                                ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                                                ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                                                    ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 48    ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_bit_g  ; 16    ; Signed Integer                                                                                                                                                                                                           ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0 ;
+---------------------+------------------------------+------------------------------------------------------------------+
; Parameter Name      ; Value                        ; Type                                                             ;
+---------------------+------------------------------+------------------------------------------------------------------+
; DETECTOR_COEFFS_NUM ; 28                           ; Signed Integer                                                   ;
; DETECTOR_COEFFS     ; 0100101101110111011100001110 ; Unsigned Binary                                                  ;
; DELAY_STEP          ; 5                            ; Signed Integer                                                   ;
; MAX_COUNT           ; 2500                         ; Signed Integer                                                   ;
+---------------------+------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                     ;
+----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                  ;
; NUMBER_OF_TAPS ; 27              ; Signed Integer                                                                                                           ;
; TAP_DISTANCE   ; 5               ; Signed Integer                                                                                                           ;
; WIDTH          ; 32              ; Signed Integer                                                                                                           ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER ; shift_taps_lm41 ; Untyped                                                                                                                  ;
+----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1 ;
+---------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------+
; DETECTOR_COEFFS_NUM ; 5     ; Signed Integer                                                                          ;
; DETECTOR_COEFFS     ; 10111 ; Unsigned Binary                                                                         ;
; DELAY_STEP          ; 295   ; Signed Integer                                                                          ;
; MAX_COUNT           ; 2500  ; Signed Integer                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                                                     ;
+----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                                                  ;
; NUMBER_OF_TAPS ; 4               ; Signed Integer                                                                                                           ;
; TAP_DISTANCE   ; 295             ; Signed Integer                                                                                                           ;
; WIDTH          ; 32              ; Signed Integer                                                                                                           ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                                                  ;
; CBXI_PARAMETER ; shift_taps_bo41 ; Untyped                                                                                                                  ;
+----------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|scfifo:tx_fifo ;
+-------------------------+-------------+-------------------------------------------+
; Parameter Name          ; Value       ; Type                                      ;
+-------------------------+-------------+-------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                            ;
; lpm_width               ; 8           ; Signed Integer                            ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                            ;
; LPM_WIDTHU              ; 8           ; Signed Integer                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                   ;
; USE_EAB                 ; ON          ; Untyped                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                   ;
; CBXI_PARAMETER          ; scfifo_1881 ; Untyped                                   ;
+-------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|dsp:dsp|scfifo:rx_fifo ;
+-------------------------+-------------+-------------------------------------------+
; Parameter Name          ; Value       ; Type                                      ;
+-------------------------+-------------+-------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                            ;
; lpm_width               ; 8           ; Signed Integer                            ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                            ;
; LPM_WIDTHU              ; 8           ; Signed Integer                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                   ;
; USE_EAB                 ; ON          ; Untyped                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                   ;
; CBXI_PARAMETER          ; scfifo_1881 ; Untyped                                   ;
+-------------------------+-------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                 ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                 ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                            ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                            ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                            ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                            ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                            ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                            ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                              ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                    ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                    ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                    ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                    ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                            ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                    ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                    ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                            ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                    ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                            ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                            ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                              ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                              ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                              ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                              ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                             ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                   ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                           ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                           ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                           ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                           ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                       ;
; ENCODING       ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                       ;
; ENCODING       ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                              ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                    ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                    ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                    ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                    ;
+-----------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                    ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                    ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                          ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                          ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                  ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                          ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                          ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                          ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                          ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                          ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                          ;
+---------------------------+----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                  ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; F2S_Width      ; 3     ; Signed Integer                                           ;
; S2F_Width      ; 2     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                                     ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                                   ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                                   ;
; GENERIC_PLL                ; true      ; String                                                                                                                                                   ;
; REF_CLK_FREQ               ; 25.0 MHz  ; String                                                                                                                                                   ;
; REF_CLK_PERIOD_PS          ; 40000     ; Signed Integer                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_STR       ; 400.0 MHz ; String                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_STR     ; 400.0 MHz ; String                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 2500 ps   ; String                                                                                                                                                   ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 2500 ps   ; String                                                                                                                                                   ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                                   ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                                   ;
; WRITE_CLK_PHASE            ; 1875 ps   ; String                                                                                                                                                   ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                                   ;
+----------------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                                  ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                                ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                                ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                        ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                        ;
; MEM_IF_ADDR_WIDTH                    ; 15               ; Signed Integer                                                                                                                        ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                        ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_DM_WIDTH                      ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                        ;
; MEM_IF_DQ_WIDTH                      ; 32               ; Signed Integer                                                                                                                        ;
; MEM_IF_DQS_WIDTH                     ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_READ_DQS_WIDTH                ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_WRITE_DQS_WIDTH               ; 4                ; Signed Integer                                                                                                                        ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                        ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                        ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                        ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                        ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                        ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                        ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                        ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                        ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                        ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                                ;
; TB_MEM_CLK_FREQ                      ; 400.0            ; String                                                                                                                                ;
; TB_RATE                              ; FULL             ; String                                                                                                                                ;
; TB_MEM_DQ_WIDTH                      ; 32               ; String                                                                                                                                ;
; TB_MEM_DQS_WIDTH                     ; 4                ; String                                                                                                                                ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                                ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                                ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                                ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                                ;
+--------------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                            ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                          ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                          ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                                  ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                                  ;
; MEM_ADDRESS_WIDTH               ; 15               ; Signed Integer                                                                                                                                                                  ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_DQS_WIDTH                   ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_DM_WIDTH                    ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                                  ;
; MEM_DQ_WIDTH                    ; 32               ; Signed Integer                                                                                                                                                                  ;
; MEM_READ_DQS_WIDTH              ; 4                ; Signed Integer                                                                                                                                                                  ;
; MEM_WRITE_DQS_WIDTH             ; 4                ; Signed Integer                                                                                                                                                                  ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                                  ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                                  ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                                  ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                                  ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                          ;
; TB_MEM_CLK_FREQ                 ; 400.0            ; String                                                                                                                                                                          ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                          ;
; TB_MEM_DQ_WIDTH                 ; 32               ; String                                                                                                                                                                          ;
; TB_MEM_DQS_WIDTH                ; 4                ; String                                                                                                                                                                          ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                          ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                                  ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                          ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                                  ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                          ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                          ;
+---------------------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                          ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                        ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                                ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                                ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_ADDRESS_WIDTH               ; 15        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DQS_WIDTH                   ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DM_WIDTH                    ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_DQ_WIDTH                    ; 32        ; Signed Integer                                                                                                                                                                                                                ;
; MEM_READ_DQS_WIDTH              ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; MEM_WRITE_DQS_WIDTH             ; 4         ; Signed Integer                                                                                                                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                        ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                        ;
+---------------------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                                       ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                                     ;
; MEM_ADDRESS_WIDTH     ; 15        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_ADDRESS_WIDTH     ; 60        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                             ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                                     ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                                     ;
+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                 ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                         ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                                  ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 15    ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                          ;
+----------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; INPUT_FREQ                       ; 400.0   ; Signed Float                                                                                                                                                                                                                                                                                                                              ;
; INPUT_FREQ_PS                    ; 2500 ps ; String                                                                                                                                                                                                                                                                                                                                    ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                                    ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                                    ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                          ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                          ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DQS_WIDTH   ; 4     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DQ_WIDTH    ; 32    ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_DM_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                          ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                                    ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH                          ; 27                                                               ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH                          ; 64                                                               ; Signed Integer                                                                                                          ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_DQS_WIDTH                        ; 4                                                                ; Signed Integer                                                                                                          ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_ADDR_WIDTH                          ; 15                                                               ; Signed Integer                                                                                                          ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                          ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_DM_WIDTH                            ; 8                                                                ; Signed Integer                                                                                                          ;
; AFI_DQ_WIDTH                            ; 64                                                               ; Signed Integer                                                                                                          ;
; AFI_WRITE_DQS_WIDTH                     ; 4                                                                ; Signed Integer                                                                                                          ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                          ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                          ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                          ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                          ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                          ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                          ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                          ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                          ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                                  ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_32                                                        ; String                                                                                                                  ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                                  ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                                  ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                                  ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                                  ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                                  ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                                  ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_64_BIT                                                ; String                                                                                                                  ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                                  ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                                  ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                                  ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                                  ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                                  ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                                  ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                                  ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                                  ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                                  ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_10                                                    ; String                                                                                                                  ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                                  ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                                  ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_4                                                      ; String                                                                                                                  ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_32                                                 ; String                                                                                                                  ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                                  ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_15                                                    ; String                                                                                                                  ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_1600_8_8_8                                                  ; String                                                                                                                  ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TCWL                        ; TCWL_7                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TFAW                        ; TFAW_15                                                          ; String                                                                                                                  ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRAS                        ; TRAS_14                                                          ; String                                                                                                                  ;
; ENUM_MEM_IF_TRC                         ; TRC_20                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRCD                        ; TRCD_6                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRP                         ; TRP_6                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                                  ;
; ENUM_MEM_IF_TWR                         ; TWR_6                                                            ; String                                                                                                                  ;
; ENUM_MEM_IF_TWTR                        ; TWTR_4                                                           ; String                                                                                                                  ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                                  ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                                  ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                                  ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                                  ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                                  ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                                  ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                                  ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                                  ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                                  ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                                  ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                                  ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                                  ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                                  ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                                  ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                                  ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                          ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_MEM_IF_TREFI                       ; 3120                                                             ; Signed Integer                                                                                                          ;
; INTG_MEM_IF_TRFC                        ; 120                                                              ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                          ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                          ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                         ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                         ;
+-----------------------------------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                          ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                                ;
+------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                                    ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                          ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                                  ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                          ;
; DLL_INPUT_FREQUENCY_PS_STR ; 2500 ps ; String                                                                                                                                                                  ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                          ;
+----------------------------+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; USE_PLI        ; 0     ; Signed Integer                                                                ;
; PLI_PORT       ; 50000 ; Signed Integer                                                                ;
; FIFO_DEPTHS    ; 2     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                     ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                           ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                           ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                           ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                           ;
; EXPORT_JTAG          ; 0     ; Signed Integer                                                                                                                           ;
; USE_PLI              ; 0     ; Signed Integer                                                                                                                           ;
; PLI_PORT             ; 50000 ; Signed Integer                                                                                                                           ;
+----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TCK_FREQ_MHZ   ; 20    ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                             ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 110                    ; Signed Integer                                                                                                                                                                                   ;
; sld_type_id             ; 132                    ; Signed Integer                                                                                                                                                                                   ;
; sld_version             ; 1                      ; Signed Integer                                                                                                                                                                                   ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                   ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                           ;
; sld_ir_width            ; 3                      ; Signed Integer                                                                                                                                                                                   ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                   ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                           ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                   ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                           ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                           ;
+-------------------------+------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                       ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                             ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                             ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                             ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                             ;
+----------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                            ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PURPOSE              ; 1     ; Signed Integer                                                                                                                                                                                                                  ;
; UPSTREAM_FIFO_SIZE   ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
; DOWNSTREAM_FIFO_SIZE ; 64    ; Signed Integer                                                                                                                                                                                                                  ;
; MGMT_CHANNEL_WIDTH   ; -1    ; Signed Integer                                                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 3     ; Signed Integer                                                                                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 1     ; Signed Integer                                                                                                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; BITS_PER_SYMBOL  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; PIPELINE_READY   ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNC_DEPTH     ; 8     ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                      ;
; BITS_PER_SYMBOL     ; 8     ; Signed Integer                                                                                      ;
; FIFO_DEPTH          ; 64    ; Signed Integer                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                      ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                      ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                      ;
; DATA_WIDTH          ; 8     ; Signed Integer                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                      ;
; ENCODING       ; 0     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                      ;
; ENCODING       ; 0     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                             ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                   ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                   ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                   ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                   ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                   ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                         ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                   ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                         ;
+---------------------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|intr_capturer:intr_capturer_0 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; NUM_INTR       ; 32    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------------+------------------------------------------------------+
; Parameter Name ; Value                           ; Type                                                 ;
+----------------+---------------------------------+------------------------------------------------------+
; INIT_FILE      ; soc_system_onchip_memory2_0.hex ; String                                               ;
+----------------+---------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                           ; Type                                                       ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                               ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                              ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                             ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                              ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                             ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                               ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                     ; Untyped                                                    ;
; WIDTH_A                            ; 64                              ; Signed Integer                                             ;
; WIDTHAD_A                          ; 13                              ; Signed Integer                                             ;
; NUMWORDS_A                         ; 8192                            ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                    ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                            ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                            ; Untyped                                                    ;
; WIDTH_B                            ; 1                               ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                               ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                               ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                          ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                          ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                          ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                    ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                          ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                            ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                            ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                            ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 8                               ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                               ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                            ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                               ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ            ; Untyped                                                    ;
; INIT_FILE                          ; soc_system_onchip_memory2_0.hex ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                          ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 8192                            ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                          ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                 ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                           ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                           ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                               ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                       ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_5nn1                 ; Untyped                                                    ;
+------------------------------------+---------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                      ;
+--------------------------------------+------------------------+-------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                    ;
; fractional_vco_multiplier            ; true                   ; String                                    ;
; pll_type                             ; General                ; String                                    ;
; pll_subtype                          ; General                ; String                                    ;
; number_of_clocks                     ; 3                      ; Signed Integer                            ;
; operation_mode                       ; normal                 ; String                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                            ;
; data_rate                            ; 0                      ; Signed Integer                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                            ;
; output_clock_frequency0              ; 10.000000 MHz          ; String                                    ;
; phase_shift0                         ; 0 ps                   ; String                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency1              ; 40.000000 MHz          ; String                                    ;
; phase_shift1                         ; 0 ps                   ; String                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                                    ;
; phase_shift2                         ; 0 ps                   ; String                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                    ;
; phase_shift3                         ; 0 ps                   ; String                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                    ;
; phase_shift4                         ; 0 ps                   ; String                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                    ;
; phase_shift5                         ; 0 ps                   ; String                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                    ;
; phase_shift6                         ; 0 ps                   ; String                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                    ;
; phase_shift7                         ; 0 ps                   ; String                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                    ;
; phase_shift8                         ; 0 ps                   ; String                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                    ;
; phase_shift9                         ; 0 ps                   ; String                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                    ;
; phase_shift10                        ; 0 ps                   ; String                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                    ;
; phase_shift11                        ; 0 ps                   ; String                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                    ;
; phase_shift12                        ; 0 ps                   ; String                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                    ;
; phase_shift13                        ; 0 ps                   ; String                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                    ;
; phase_shift14                        ; 0 ps                   ; String                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                    ;
; phase_shift15                        ; 0 ps                   ; String                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                    ;
; phase_shift16                        ; 0 ps                   ; String                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                    ;
; phase_shift17                        ; 0 ps                   ; String                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                            ;
; clock_name_0                         ;                        ; String                                    ;
; clock_name_1                         ;                        ; String                                    ;
; clock_name_2                         ;                        ; String                                    ;
; clock_name_3                         ;                        ; String                                    ;
; clock_name_4                         ;                        ; String                                    ;
; clock_name_5                         ;                        ; String                                    ;
; clock_name_6                         ;                        ; String                                    ;
; clock_name_7                         ;                        ; String                                    ;
; clock_name_8                         ;                        ; String                                    ;
; clock_name_global_0                  ; false                  ; String                                    ;
; clock_name_global_1                  ; false                  ; String                                    ;
; clock_name_global_2                  ; false                  ; String                                    ;
; clock_name_global_3                  ; false                  ; String                                    ;
; clock_name_global_4                  ; false                  ; String                                    ;
; clock_name_global_5                  ; false                  ; String                                    ;
; clock_name_global_6                  ; false                  ; String                                    ;
; clock_name_global_7                  ; false                  ; String                                    ;
; clock_name_global_8                  ; false                  ; String                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_bypass_en                      ; false                  ; String                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_bypass_en                      ; false                  ; String                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                            ;
; pll_slf_rst                          ; false                  ; String                                    ;
; pll_bw_sel                           ; low                    ; String                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
+--------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dsp_avalon_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 64    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 8     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 4     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 8     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 29    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 64    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 8     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 8     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 8     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 8     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 3     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 11    ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 64    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dsp_avalon_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 130   ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 130   ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 128   ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 128   ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 127   ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 127   ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 140   ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 137   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 133   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 133   ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 129   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 136   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 134   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 121   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 121   ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 120   ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 124   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 122   ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 126   ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 125   ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 131   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 131   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 132   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 132   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 141   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 142   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 143   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 145   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 146   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 4     ; Signed Integer                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 11    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 129   ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 131   ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 131   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 132   ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 132   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 121   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 121   ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 120   ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 136   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 134   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 142   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 141   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 124   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 122   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 143   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 145   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 146   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 64    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 11    ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 8     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 8     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 147   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 11    ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 147   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 147   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 66    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 66    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 66    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                         ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                         ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                         ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                         ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                         ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 64    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 8     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 8     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 8     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 3     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 4     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 64    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dsp_avalon_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                               ;
; ADDR_WIDTH                ; 30    ; Signed Integer                                                                                                               ;
; RDATA_WIDTH               ; 64    ; Signed Integer                                                                                                               ;
; WDATA_WIDTH               ; 64    ; Signed Integer                                                                                                               ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                               ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                               ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                               ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                               ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                               ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                               ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                       ;
; PKT_THREAD_ID_H           ; 152   ; Signed Integer                                                                                                               ;
; PKT_THREAD_ID_L           ; 141   ; Signed Integer                                                                                                               ;
; PKT_QOS_H                 ; 134   ; Signed Integer                                                                                                               ;
; PKT_QOS_L                 ; 134   ; Signed Integer                                                                                                               ;
; PKT_BEGIN_BURST           ; 133   ; Signed Integer                                                                                                               ;
; PKT_CACHE_H               ; 159   ; Signed Integer                                                                                                               ;
; PKT_CACHE_L               ; 156   ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 131   ; Signed Integer                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 131   ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 132   ; Signed Integer                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 132   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 155   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 153   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                               ;
; PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 160   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 161   ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 118   ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 137   ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 135   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 140   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 138   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 164   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 162   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 165   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                               ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                               ;
; PKT_DATA_W                ; 64    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                             ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                             ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                             ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                             ;
; IN_DATA_W         ; 44    ; Signed Integer                                                                                                                                                                             ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 98    ; Signed Integer                                                                                                                 ;
; PKT_QOS_L                 ; 98    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 96    ; Signed Integer                                                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 96    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 95    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 95    ; Signed Integer                                                                                                                 ;
; PKT_CACHE_H               ; 123   ; Signed Integer                                                                                                                 ;
; PKT_CACHE_L               ; 120   ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_H           ; 116   ; Signed Integer                                                                                                                 ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                                 ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                 ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                 ;
; BURSTWRAP_VALUE           ; 255   ; Signed Integer                                                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                                  ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                                  ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                  ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                                  ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                                  ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                                  ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                                  ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                                  ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                                  ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                          ;
; PKT_THREAD_ID_H           ; 116   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                                  ;
; PKT_QOS_H                 ; 98    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 98    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 123   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 120   ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 95    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 95    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 96    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 96    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                  ;
; ID                        ; 2     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 8     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                                ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                ;
; IN_DATA_W         ; 44    ; Signed Integer                                                                                                                                                                                ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 133   ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 137   ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 135   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 140   ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 138   ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 118   ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 155   ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 153   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 161   ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 160   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 162   ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 164   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 165   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 64    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 4     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 8     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 8     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 166   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 166   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 166   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 66    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 66    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 119   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 117   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 130   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 0     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router_001|soc_system_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_004|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_006:router_006|soc_system_mm_interconnect_1_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_007:router_007|soc_system_mm_interconnect_1_router_007_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_006:router_008|soc_system_mm_interconnect_1_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_009:router_009|soc_system_mm_interconnect_1_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                      ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                      ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                      ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                      ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                      ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                      ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                      ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                         ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 102   ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 101   ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 99    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                         ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                         ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                         ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                         ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                         ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                         ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                         ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                         ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                              ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 133   ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 118   ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 165   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                      ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 113   ; Signed Integer                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 133   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 118   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                                                                                                                      ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; ST_DATA_W                 ; 165   ; Signed Integer                                                                                                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                                      ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                      ;
; OUT_BYTE_CNT_H            ; 113   ; Signed Integer                                                                                                                                                                                                      ;
; OUT_BURSTWRAP_H           ; 125   ; Signed Integer                                                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                    ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                                                                                                    ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                    ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                                      ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                              ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                                              ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                            ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                            ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                            ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                                              ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                           ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                   ;
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                   ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 97    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 82    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                                                                   ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                                                                   ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                                                                                   ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                   ;
; OUT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                   ;
; OUT_BURSTWRAP_H           ; 89    ; Signed Integer                                                                                                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                                                 ;
; IN_DATA_W         ; 35    ; Signed Integer                                                                                                                                                                                                                                                                 ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                 ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                             ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_BURSTWRAP_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 9     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_004|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 81    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 82    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 89    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 90    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 92    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 124   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 125   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 93    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 94    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 126   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 128   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                 ;
; IN_ST_DATA_W                  ; 129   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 117   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 126   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 128   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 160   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 161   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 129   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 130   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 162   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 164   ; Signed Integer                                                                                                                                                 ;
; OUT_ST_DATA_W                 ; 165   ; Signed Integer                                                                                                                                                 ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                 ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 8     ; Signed Integer                                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 8     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                 ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 117   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 118   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 125   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 126   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 128   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 160   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 161   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 129   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 130   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 162   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 164   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                                                                 ;
; IN_ST_DATA_W                  ; 165   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 81    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 90    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 92    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 124   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 125   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 93    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 94    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 126   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 128   ; Signed Integer                                                                                                                                                 ;
; OUT_ST_DATA_W                 ; 129   ; Signed Integer                                                                                                                                                 ;
; ST_CHANNEL_W                  ; 5     ; Signed Integer                                                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                                                 ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                                             ;
; BURSTWRAP_W       ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                             ;
; NUMSYMBOLS        ; 8     ; Signed Integer                                                                                                                                                                                                                             ;
; SELECT_BITS       ; 3     ; Signed Integer                                                                                                                                                                                                                             ;
; IN_DATA_W         ; 44    ; Signed Integer                                                                                                                                                                                                                             ;
; OUT_DATA_W        ; 35    ; Signed Integer                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:dsp_avalon_slave_agent_m0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                                      ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                                                                            ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                                                                            ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 1     ; Signed Integer                                                                                                                                                                                            ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                                                                            ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 1     ; Signed Integer                                                                                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                                                                            ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:dsp_avalon_slave_translator_avalon_universal_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_translator_avalon_anti_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 84    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_QOS_L                 ; 84    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 82    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 82    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_CACHE_H               ; 94    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_CACHE_L               ; 91    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_THREAD_ID_H           ; 87    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_THREAD_ID_L           ; 87    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 80    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 79    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                                                                                                                                              ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; AV_BURSTCOUNT_W           ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_W            ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 83    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SRC_ID_H              ; 85    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SRC_ID_L              ; 85    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_DEST_ID_L             ; 86    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 75    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 75    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 74    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 78    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 76    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                                                                                                              ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                                                                                                              ;
; ST_CHANNEL_W              ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 1     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router:router|soc_system_mm_interconnect_1_mm_interconnect_5_router_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router_001:router_001|soc_system_mm_interconnect_1_mm_interconnect_5_router_001_default_decode:the_default_decode ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                           ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                 ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 66    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 66    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 66    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:hps_only_master_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 104   ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 104   ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 102   ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 102   ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 101   ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 97    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 114   ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 111   ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 107   ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 107   ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 103   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 110   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 108   ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 91    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 83    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 105   ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 105   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 106   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 106   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 115   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 116   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 117   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 119   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 120   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 511   ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 9     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_ORI_BURST_SIZE_H        ; 227   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L        ; 225   ; Signed Integer                                                                                                           ;
; PKT_QOS_H                   ; 212   ; Signed Integer                                                                                                           ;
; PKT_QOS_L                   ; 212   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H             ; 215   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L             ; 215   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H       ; 224   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L       ; 223   ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST             ; 211   ; Signed Integer                                                                                                           ;
; PKT_CACHE_H                 ; 222   ; Signed Integer                                                                                                           ;
; PKT_CACHE_L                 ; 219   ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H         ; 210   ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L         ; 210   ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H         ; 209   ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L         ; 205   ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H            ; 204   ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L            ; 203   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H            ; 218   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L            ; 216   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H            ; 202   ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L            ; 200   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H             ; 199   ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L             ; 191   ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H              ; 190   ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L              ; 182   ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                  ; 175   ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                  ; 144   ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE         ; 181   ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK              ; 180   ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ   ; 176   ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED            ; 177   ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE             ; 178   ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ              ; 179   ; Signed Integer                                                                                                           ;
; PKT_DATA_H                  ; 127   ; Signed Integer                                                                                                           ;
; PKT_DATA_L                  ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H                ; 143   ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L                ; 128   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H                ; 213   ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L                ; 213   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H               ; 214   ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L               ; 214   ; Signed Integer                                                                                                           ;
; ST_DATA_W                   ; 228   ; Signed Integer                                                                                                           ;
; ADDR_WIDTH                  ; 32    ; Signed Integer                                                                                                           ;
; RDATA_WIDTH                 ; 128   ; Signed Integer                                                                                                           ;
; WDATA_WIDTH                 ; 128   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W                ; 2     ; Signed Integer                                                                                                           ;
; AXI_SLAVE_ID_W              ; 8     ; Signed Integer                                                                                                           ;
; ADDR_USER_WIDTH             ; 5     ; Signed Integer                                                                                                           ;
; WRITE_ACCEPTANCE_CAPABILITY ; 8     ; Signed Integer                                                                                                           ;
; READ_ACCEPTANCE_CAPABILITY  ; 8     ; Signed Integer                                                                                                           ;
; PASS_ID_TO_SLAVE            ; 0     ; Signed Integer                                                                                                           ;
; AXI_VERSION                 ; AXI3  ; String                                                                                                                   ;
; RESPONSE_W                  ; 2     ; Signed Integer                                                                                                           ;
; AXI_WSTRB_W                 ; 16    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                  ; 128   ; Signed Integer                                                                                                           ;
; NUMSYMBOLS                  ; 16    ; Signed Integer                                                                                                           ;
; DATA_USER_WIDTH             ; 1     ; Signed Integer                                                                                                           ;
; AXI_LOCK_WIDTH              ; 2     ; Signed Integer                                                                                                           ;
; AXI_BURST_LENGTH_WIDTH      ; 4     ; Signed Integer                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                               ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W       ; 9     ; Signed Integer                                                                                                                                                                                     ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                     ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                     ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                     ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                     ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                     ;
; IN_DATA_W         ; 45    ; Signed Integer                                                                                                                                                                                     ;
; OUT_DATA_W        ; 36    ; Signed Integer                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 16    ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 229   ; Signed Integer                                                                                                                                                        ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                        ;
; DATA_WIDTH          ; 229   ; Signed Integer                                                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 229   ; Signed Integer                                                                                                                                                       ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                       ;
; DATA_WIDTH          ; 229   ; Signed Integer                                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_002|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 106   ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 106   ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 105   ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 105   ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 120   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 16    ; Signed Integer                                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                     ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                     ;
; PREVENT_HAZARDS           ; 1     ; Signed Integer                                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 82    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 83    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 91    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 92    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 94    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 115   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 116   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 95    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 96    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 117   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 119   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 120   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 190   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 200   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 202   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 223   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 224   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 181   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 203   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 204   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 225   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 227   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 228   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 82    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 83    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 91    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 92    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 94    ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 115   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 116   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 95    ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 96    ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 117   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 119   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 120   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 175   ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 176   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 182   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 190   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 200   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 202   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 223   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 224   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 181   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 203   ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 204   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 225   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 227   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 228   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                      ;
; BURSTWRAP_W    ; 9     ; Signed Integer                                                                                                                                                                                      ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 175   ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 176   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 182   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 190   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 191   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 199   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 200   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 202   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 223   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 224   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 181   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 203   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 204   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 225   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 227   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 178   ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 228   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 115   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 116   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 117   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 119   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 120   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                   ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                         ;
; IN_PKT_ADDR_H                 ; 175   ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                         ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 176   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_L             ; 182   ; Signed Integer                                                                                                                         ;
; IN_PKT_BYTE_CNT_H             ; 190   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_L            ; 191   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURSTWRAP_H            ; 199   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_L           ; 200   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_SIZE_H           ; 202   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_L      ; 223   ; Signed Integer                                                                                                                         ;
; IN_PKT_RESPONSE_STATUS_H      ; 224   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_EXCLUSIVE        ; 181   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_L           ; 203   ; Signed Integer                                                                                                                         ;
; IN_PKT_BURST_TYPE_H           ; 204   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_L       ; 225   ; Signed Integer                                                                                                                         ;
; IN_PKT_ORI_BURST_SIZE_H       ; 227   ; Signed Integer                                                                                                                         ;
; IN_PKT_TRANS_WRITE            ; 178   ; Signed Integer                                                                                                                         ;
; IN_ST_DATA_W                  ; 228   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BYTE_CNT_H            ; 82    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_L          ; 92    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_SIZE_H          ; 94    ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_L     ; 115   ; Signed Integer                                                                                                                         ;
; OUT_PKT_RESPONSE_STATUS_H     ; 116   ; Signed Integer                                                                                                                         ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_L          ; 95    ; Signed Integer                                                                                                                         ;
; OUT_PKT_BURST_TYPE_H          ; 96    ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 117   ; Signed Integer                                                                                                                         ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 119   ; Signed Integer                                                                                                                         ;
; OUT_ST_DATA_W                 ; 120   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                         ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                         ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                         ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                         ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                         ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                         ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:edge_key_0 ;
+-----------------------+-------+----------------------------------------------+
; Parameter Name        ; Value ; Type                                         ;
+-----------------------+-------+----------------------------------------------+
; PULSE_EXT             ; 1     ; Signed Integer                               ;
; EDGE_TYPE             ; 1     ; Signed Integer                               ;
; IGNORE_RST_WHILE_BUSY ; 0     ; Signed Integer                               ;
+-----------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:edge_key_1 ;
+-----------------------+-------+----------------------------------------------+
; Parameter Name        ; Value ; Type                                         ;
+-----------------------+-------+----------------------------------------------+
; PULSE_EXT             ; 1     ; Signed Integer                               ;
; EDGE_TYPE             ; 1     ; Signed Integer                               ;
; IGNORE_RST_WHILE_BUSY ; 0     ; Signed Integer                               ;
+-----------------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                             ;
; POLARITY       ; LOW   ; String                                     ;
; TIMEOUT        ; 50000 ; Signed Integer                             ;
; TIMEOUT_WIDTH  ; 16    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component ;
+-------------------------+-----------------+---------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                ;
+-------------------------+-----------------+---------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                              ;
; lpm_hint                ; UNUSED          ; String                                                              ;
; sld_auto_instance_index ; YES             ; String                                                              ;
; sld_instance_index      ; 0               ; Signed Integer                                                      ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                      ;
; sld_ir_width            ; 4               ; Signed Integer                                                      ;
; instance_id             ; RST             ; String                                                              ;
; probe_width             ; 0               ; Signed Integer                                                      ;
; source_width            ; 3               ; Signed Integer                                                      ;
; source_initial_value    ;  0              ; String                                                              ;
; enable_metastability    ; YES             ; String                                                              ;
+-------------------------+-----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:pulse_cold_reset ;
+-----------------------+-------+----------------------------------------------------+
; Parameter Name        ; Value ; Type                                               ;
+-----------------------+-------+----------------------------------------------------+
; PULSE_EXT             ; 6     ; Signed Integer                                     ;
; EDGE_TYPE             ; 1     ; Signed Integer                                     ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                     ;
+-----------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:pulse_warm_reset ;
+-----------------------+-------+----------------------------------------------------+
; Parameter Name        ; Value ; Type                                               ;
+-----------------------+-------+----------------------------------------------------+
; PULSE_EXT             ; 2     ; Signed Integer                                     ;
; EDGE_TYPE             ; 1     ; Signed Integer                                     ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                     ;
+-----------------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_edge_detector:pulse_debug_reset ;
+-----------------------+-------+-----------------------------------------------------+
; Parameter Name        ; Value ; Type                                                ;
+-----------------------+-------+-----------------------------------------------------+
; PULSE_EXT             ; 32    ; Signed Integer                                      ;
; EDGE_TYPE             ; 1     ; Signed Integer                                      ;
; IGNORE_RST_WHILE_BUSY ; 1     ; Signed Integer                                      ;
+-----------------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                  ;
+-------------------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                                  ; Value                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                 ; String         ;
; sld_node_info                                   ; 805334528                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                             ; Signed Integer ;
; sld_data_bits                                   ; 7                                             ; Untyped        ;
; sld_trigger_bits                                ; 7                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                             ; Untyped        ;
; sld_sample_depth                                ; 1024                                          ; Untyped        ;
; sld_segment_size                                ; 1024                                          ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                             ; Untyped        ;
; sld_ram_pipeline                                ; 0                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                          ; String         ;
; sld_inversion_mask_length                       ; 45                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 7                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                           ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                        ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                        ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                        ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                        ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                        ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                        ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                                         ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                                         ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_g0n1      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_syncram Parameter Settings by Entity Instance                                                                                                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                              ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                                                                                                                                                  ;
; Entity Instance                           ; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 13                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 13                                                                                                                                                                                                                                 ;
; Entity Instance                           ; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 2                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 2                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 13                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 13                                                                                                                                                                                                                                 ;
; Entity Instance                           ; soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 13                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 13                                                                                                                                                                                                                                 ;
; Entity Instance                           ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 2                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 2                                                                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                 ;
; Entity Instance                           ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                 ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                 ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                       ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                          ;
; Entity Instance                           ; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                ;
;     -- WIDTH_A                            ; 64                                                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                               ;
;     -- WIDTH_B                            ; 1                                                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                  ;
; Entity Instance                           ; soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                   ;
; Entity Instance                           ; soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                  ;
;     -- WIDTH_A                            ; 8                                                                                                          ;
;     -- NUMWORDS_A                         ; 64                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                               ;
;     -- WIDTH_B                            ; 8                                                                                                          ;
;     -- NUMWORDS_B                         ; 64                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                 ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                     ;
; Entity Instance                       ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|lpm_mult:lpm_mult_inst0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                    ;
;     -- LPM_WIDTHB                     ; 16                                                                                                    ;
;     -- LPM_WIDTHP                     ; 32                                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                    ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                              ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                   ;
; Entity Instance            ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                   ;
;     -- TAP_DISTANCE        ; 250                                                                                                                 ;
;     -- WIDTH               ; 16                                                                                                                  ;
; Entity Instance            ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component      ;
;     -- NUMBER_OF_TAPS      ; 27                                                                                                                  ;
;     -- TAP_DISTANCE        ; 5                                                                                                                   ;
;     -- WIDTH               ; 32                                                                                                                  ;
; Entity Instance            ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component      ;
;     -- NUMBER_OF_TAPS      ; 4                                                                                                                   ;
;     -- TAP_DISTANCE        ; 295                                                                                                                 ;
;     -- WIDTH               ; 32                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                         ;
; Entity Instance            ; soc_system:u0|dsp:dsp|scfifo:tx_fifo                                                                                      ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
; Entity Instance            ; soc_system:u0|dsp:dsp|scfifo:rx_fifo                                                                                      ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 256                                                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
; Entity Instance            ; soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hps_reset:hps_reset_inst"                                                                                                                    ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; probe ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001" ;
+-------+-------+----------+---------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                 ;
+-------+-------+----------+---------------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                                  ;
; reset ; Input ; Info     ; Explicitly unconnected                                  ;
+-------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_irq_mapper:irq_mapper" ;
+-------+-------+----------+-------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                         ;
+-------+-------+----------+-------------------------------------------------+
; clk   ; Input ; Info     ; Explicitly unconnected                          ;
; reset ; Input ; Info     ; Explicitly unconnected                          ;
+-------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_rd_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                          ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                     ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                     ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                              ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                             ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                        ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_src_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[224..223] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; out_data[127..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; out_data[210]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; out_valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[224..223] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; out_data[210]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[44..35]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; out_data[35..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent"                               ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; awqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; awregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wuser    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; buser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; arqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; arregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ruser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:hps_only_master_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router_001:router_001|soc_system_mm_interconnect_1_mm_interconnect_5_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                        ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                        ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router:router|soc_system_mm_interconnect_1_mm_interconnect_5_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                            ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_translator_avalon_anti_slave_0_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                             ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                             ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:dsp_avalon_slave_translator_avalon_universal_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:dsp_avalon_slave_agent_m0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[43..35]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                   ;
; out_data[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                         ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                         ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                         ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                         ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                             ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                             ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[7..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                   ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                   ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                       ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                             ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[7..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                              ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                  ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                        ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                           ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                           ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; b[8] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                      ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; b[8]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                ;
; diff[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                           ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[7..4] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                      ;
; d[2..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                      ;
; d[3]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                      ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                ;
; out_data[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_009:router_009|soc_system_mm_interconnect_1_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_007:router_007|soc_system_mm_interconnect_1_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_006:router_006|soc_system_mm_interconnect_1_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:intr_capturer_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                           ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[34..24]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                             ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                        ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[34..33]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; out_data[34..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                          ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dsp_avalon_slave_translator"                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uav_byteenable         ; Input  ; Warning  ; Input port expression (4 bits) is wider than the input port (1 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                   ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dsp_avalon_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[63..32]    ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dsp_avalon_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_read                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_readdata            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_pll_0:pll_0" ;
+----------+--------+----------+-----------------------------------+
; Port     ; Type   ; Severity ; Details                           ;
+----------+--------+----------+-----------------------------------+
; outclk_0 ; Output ; Info     ; Explicitly unconnected            ;
; outclk_1 ; Output ; Info     ; Explicitly unconnected            ;
; locked   ; Output ; Info     ; Explicitly unconnected            ;
+----------+--------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_jtag_uart:jtag_uart"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:hps_only_master" ;
+--------------------+--------+----------+----------------------------------------------+
; Port               ; Type   ; Severity ; Details                                      ;
+--------------------+--------+----------+----------------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected                       ;
+--------------------+--------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                          ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                                ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                     ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                                ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                        ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (60 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                      ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                                   ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                               ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                              ;
+-----------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                                ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                               ;
+--------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                        ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                       ;
+---------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                   ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                        ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                   ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                  ;
+----------------+--------+----------+------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                                   ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                             ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                             ;
+----------------+--------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                 ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sense_pos_edge ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                            ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_valid ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_ready  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                    ;
; out_ready ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                              ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                       ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tms             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_tlr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_rti  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sdrs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_cdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sirs ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_sir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e1ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_pir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_e2ir ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
; jtag_state_uir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                      ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ir_out             ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "ir_out[2..1]" will be connected to GND. ;
; ir_out             ; Input  ; Info     ; Stuck at GND                                                                                                                                   ;
; virtual_state_cir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e1dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_e2dr ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_pdr  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
; virtual_state_uir  ; Output ; Info     ; Explicitly unconnected                                                                                                                         ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; source_ready    ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; mgmt_valid      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; mgmt_channel    ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; mgmt_data       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; jtag_tck        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_tms        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_tdi        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_tdo        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; jtag_ena        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_usr1       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_clr        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_clrn       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_tlr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_rti  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_sdrs ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_cdr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_sdr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_e1dr ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_pdr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_e2dr ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_udr  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_sirs ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_cir  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_sir  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_e1ir ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_pir  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_e2ir ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_state_uir  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_ir_in      ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; jtag_irq        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; jtag_ir_out     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; debug_reset     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master" ;
+--------------------+--------+----------+-----------------------------------------------+
; Port               ; Type   ; Severity ; Details                                       ;
+--------------------+--------+----------+-----------------------------------------------+
; master_reset_reset ; Output ; Info     ; Explicitly unconnected                        ;
+--------------------+--------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst"                                                                                    ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                      ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ast_sink_error   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ast_source_error ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst" ;
+------+--------+----------+---------------------------------------------------+
; Port ; Type   ; Severity ; Details                                           ;
+------+--------+----------+---------------------------------------------------+
; led  ; Output ; Info     ; Explicitly unconnected                            ;
+------+--------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|dsp:dsp|fir_ex:fir28_inst"                                                                                                                    ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ast_sink_data[3..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; ast_sink_data[12]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; ast_sink_valid      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; ast_sink_error      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ast_source_error    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0|dsp:dsp"                   ;
+------------------------+--------+----------+------------------------+
; Port                   ; Type   ; Severity ; Details                ;
+------------------------+--------+----------+------------------------+
; streaming_sink_data    ; Input  ; Info     ; Explicitly unconnected ;
; streaming_sink_valid   ; Input  ; Info     ; Explicitly unconnected ;
; streaming_source_data  ; Output ; Info     ; Explicitly unconnected ;
; streaming_source_valid ; Output ; Info     ; Explicitly unconnected ;
+------------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_system:u0"                                     ;
+---------------------------------------------+-------+----------+--------------+
; Port                                        ; Type  ; Severity ; Details      ;
+---------------------------------------------+-------+----------+--------------+
; hps_0_f2h_stm_hw_events_stm_hwevents[27..6] ; Input ; Info     ; Stuck at GND ;
+---------------------------------------------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 7                   ; 7                ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+--------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition          ;
+------------------------------------------------------+-------+
; Type                                                 ; Count ;
+------------------------------------------------------+-------+
; arriav_ff                                            ; 4630  ;
;     CLR                                              ; 1014  ;
;     CLR SCLR                                         ; 13    ;
;     CLR SLD                                          ; 15    ;
;     ENA                                              ; 350   ;
;     ENA CLR                                          ; 1359  ;
;     ENA CLR SCLR                                     ; 45    ;
;     ENA CLR SLD                                      ; 1191  ;
;     ENA SCLR                                         ; 251   ;
;     ENA SLD                                          ; 52    ;
;     SCLR                                             ; 160   ;
;     SLD                                              ; 19    ;
;     plain                                            ; 161   ;
; arriav_hps_interface_boot_from_fpga                  ; 1     ;
; arriav_hps_interface_clocks_resets                   ; 1     ;
; arriav_hps_interface_dbg_apb                         ; 1     ;
; arriav_hps_interface_fpga2hps                        ; 1     ;
; arriav_hps_interface_fpga2sdram                      ; 1     ;
; arriav_hps_interface_hps2fpga                        ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight           ; 1     ;
; arriav_hps_interface_interrupts                      ; 1     ;
; arriav_hps_interface_stm_event                       ; 1     ;
; arriav_hps_interface_tpiu_trace                      ; 1     ;
; arriav_io_obuf                                       ; 36    ;
; arriav_lcell_comb                                    ; 5318  ;
;     arith                                            ; 1361  ;
;         0 data inputs                                ; 6     ;
;         1 data inputs                                ; 1067  ;
;         2 data inputs                                ; 245   ;
;         3 data inputs                                ; 20    ;
;         4 data inputs                                ; 21    ;
;         5 data inputs                                ; 2     ;
;     extend                                           ; 40    ;
;         7 data inputs                                ; 40    ;
;     normal                                           ; 3400  ;
;         0 data inputs                                ; 8     ;
;         1 data inputs                                ; 95    ;
;         2 data inputs                                ; 270   ;
;         3 data inputs                                ; 835   ;
;         4 data inputs                                ; 808   ;
;         5 data inputs                                ; 656   ;
;         6 data inputs                                ; 728   ;
;     shared                                           ; 517   ;
;         0 data inputs                                ; 1     ;
;         1 data inputs                                ; 30    ;
;         2 data inputs                                ; 3     ;
;         3 data inputs                                ; 480   ;
;         4 data inputs                                ; 3     ;
; arriav_mac                                           ; 4     ;
; arriav_mlab_cell                                     ; 45    ;
; blackbox                                             ; 1     ;
;                 oc_system_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                        ; 291   ;
; generic_pll                                          ; 2     ;
; stratixv_ram_block                                   ; 1170  ;
;                                                      ;       ;
; Max LUT depth                                        ; 13.10 ;
; Average LUT depth                                    ; 4.40  ;
+------------------------------------------------------+-------+


+---------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition soc_system_hps_0_hps_io_border:border ;
+------------------------------------+--------------------------------------------------+
; Type                               ; Count                                            ;
+------------------------------------+--------------------------------------------------+
; arriav_clk_phase_select            ; 46                                               ;
; arriav_ddio_in                     ; 32                                               ;
; arriav_ddio_oe                     ; 4                                                ;
; arriav_ddio_out                    ; 252                                              ;
; arriav_delay_chain                 ; 124                                              ;
; arriav_dll                         ; 1                                                ;
; arriav_dqs_config                  ; 4                                                ;
; arriav_dqs_delay_chain             ; 4                                                ;
; arriav_dqs_enable_ctrl             ; 4                                                ;
; arriav_ff                          ; 36                                               ;
;     plain                          ; 36                                               ;
; arriav_hps_peripheral_emac         ; 1                                                ;
; arriav_hps_peripheral_gpio         ; 1                                                ;
; arriav_hps_peripheral_i2c          ; 2                                                ;
; arriav_hps_peripheral_sdmmc        ; 1                                                ;
; arriav_hps_peripheral_spi_master   ; 1                                                ;
; arriav_hps_peripheral_uart         ; 1                                                ;
; arriav_hps_peripheral_usb          ; 1                                                ;
; arriav_hps_sdram_pll               ; 1                                                ;
; arriav_io_config                   ; 40                                               ;
; arriav_io_ibuf                     ; 36                                               ;
; arriav_io_obuf                     ; 71                                               ;
; arriav_ir_fifo_userdes             ; 32                                               ;
; arriav_lcell_comb                  ; 1                                                ;
;     normal                         ; 1                                                ;
;         0 data inputs              ; 1                                                ;
; arriav_leveling_delay_chain        ; 40                                               ;
; arriav_lfifo                       ; 4                                                ;
; arriav_mem_phy                     ; 1                                                ;
; arriav_read_fifo_read_clock_select ; 32                                               ;
; arriav_vfifo                       ; 4                                                ;
; boundary_port                      ; 120                                              ;
; cyclonev_hmc                       ; 1                                                ;
; cyclonev_termination               ; 1                                                ;
; cyclonev_termination_logic         ; 1                                                ;
; stratixv_pseudo_diff_out           ; 5                                                ;
;                                    ;                                                  ;
; Max LUT depth                      ; 0.00                                             ;
; Average LUT depth                  ; 0.00                                             ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; Elapsed Time Per Partition                           ;
+---------------------------------------+--------------+
; Partition Name                        ; Elapsed Time ;
+---------------------------------------+--------------+
; Top                                   ; 00:00:21     ;
; soc_system_hps_0_hps_io_border:border ; 00:00:00     ;
+---------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                        ;
+-------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+---------+
; Name                                                                    ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                ; Details ;
+-------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+---------+
; soc_system:u0|dsp:dsp|clk                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[2]      ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.processing_delay ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.processing_delay          ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.processing_delay ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.processing_delay          ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_byte        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_byte                 ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_byte        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_byte                 ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_data        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_data                 ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_data        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_data                 ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_size        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_size                 ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_size        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_size                 ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_type        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_type                 ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_type        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.read_type                 ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.send_answer      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.send_answer               ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.send_answer      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.send_answer               ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.wait_for_signal  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.wait_for_signal~_wirecell ; N/A     ;
; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.wait_for_signal  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|state.wait_for_signal~_wirecell ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|gnd                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
; auto_signaltap_0|vcc                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                              ; N/A     ;
+-------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Oct 23 01:14:09 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/andrew/zz3/zz/top.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v
    Info (12023): Found entity 1: soc_system File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_002 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv
    Info (12023): Found entity 1: soc_system_irq_mapper_001 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv
    Info (12023): Found entity 1: soc_system_irq_mapper File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_2 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_mux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_rsp_demux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_mux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_cmd_demux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_2_router_001 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_2_router_default_decode File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_2_router File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_001 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_mm_interconnect_5 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_mm_interconnect_5_rsp_mux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_mm_interconnect_5_cmd_mux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_mm_interconnect_5_cmd_demux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_mm_interconnect_5_router_001_default_decode File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_mm_interconnect_5_router_001 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_mm_interconnect_5_router_default_decode File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_mm_interconnect_5_router File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux_003 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux_002 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_mux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_004.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux_004 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux_002 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux_001 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_rsp_demux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_004.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux_004 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux_002 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux_001 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_mux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux_003 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux_002 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_cmd_demux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_009_default_decode File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_009 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_007_default_decode File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_007 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_006.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_006_default_decode File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_006.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_006 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_005_default_decode File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_005 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_003_default_decode File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_003 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router_002 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_1_router_default_decode File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_1_router File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
    Info (12023): Found entity 1: soc_system_mm_interconnect_0 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_rsp_mux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_mux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_cmd_demux File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router_001 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: soc_system_mm_interconnect_0_router_default_decode File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: soc_system_mm_interconnect_0_router File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v
    Info (12023): Found entity 1: soc_system_sysid_qsys File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_0.v
    Info (12023): Found entity 1: soc_system_pll_0 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_pll_0.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v
    Info (12023): Found entity 1: soc_system_onchip_memory2_0 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v
    Info (12023): Found entity 1: soc_system_jtag_uart_sim_scfifo_w File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: soc_system_jtag_uart_scfifo_w File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: soc_system_jtag_uart_sim_scfifo_r File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: soc_system_jtag_uart_scfifo_r File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: soc_system_jtag_uart File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v
    Info (12023): Found entity 1: intr_capturer File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/intr_capturer.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v
    Info (12023): Found entity 1: soc_system_hps_0 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
    Info (12023): Found entity 1: soc_system_hps_0_hps_io File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: soc_system_hps_0_hps_io_border File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: soc_system_hps_0_fpga_interfaces File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master.v
    Info (12023): Found entity 1: soc_system_fpga_only_master File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv
    Info (12023): Found entity 1: soc_system_fpga_only_master_p2b_adapter File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv
    Info (12023): Found entity 1: soc_system_fpga_only_master_b2p_adapter File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv Line: 55
Info (12021): Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv
    Info (12023): Found entity 1: soc_system_fpga_only_master_timing_adt File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 4 design units, including 4 entities, in source file soc_system/synthesis/submodules/dsp.sv
    Info (12023): Found entity 1: dsp File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 12
    Info (12023): Found entity 2: coder_tx File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 212
    Info (12023): Found entity 3: decoder_rx File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 368
    Info (12023): Found entity 4: mult_delay File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 623
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_driver.sv
    Info (12023): Found entity 1: hps_driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/matchedFilter.sv
    Info (12023): Found entity 1: m_filter File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/matchedFilter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/sdram_driver.sv
    Info (12023): Found entity 1: sdram_driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/sdram_driver.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v
    Info (12023): Found entity 1: debounce File: /home/andrew/zz3/zz/ip/debounce/debounce.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v
    Info (12023): Found entity 1: hps_reset File: /home/andrew/zz3/zz/ip/altsource_probe/hps_reset.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v
    Info (12023): Found entity 1: altera_edge_detector File: /home/andrew/zz3/zz/ip/edge_detect/altera_edge_detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/fir_ex/fir_ex.v
    Info (12023): Found entity 1: fir_ex File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file ip/fir_ex/fir_ex/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir_ex) File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file ip/fir_ex/fir_ex/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file ip/fir_ex/fir_ex/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir_ex) File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file ip/fir_ex/fir_ex/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_ex) File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_ex/fir_ex/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/fir_ex/fir_ex/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd
    Info (12022): Found design unit 1: fir_ex_0002_rtl_core-normal File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd Line: 49
    Info (12023): Found entity 1: fir_ex_0002_rtl_core File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_ex/fir_ex/fir_ex_0002_ast.vhd
    Info (12022): Found design unit 1: fir_ex_0002_ast-struct File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: fir_ex_0002_ast File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_ex/fir_ex/fir_ex_0002.vhd
    Info (12022): Found design unit 1: fir_ex_0002-syn File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002.vhd Line: 33
    Info (12023): Found entity 1: fir_ex_0002 File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file ip/fir_in/fir_in.v
    Info (12023): Found entity 1: fir_in File: /home/andrew/zz3/zz/ip/fir_in/fir_in.v Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file ip/fir_in/fir_in/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (fir_in) File: /home/andrew/zz3/zz/ip/fir_in/fir_in/dspba_library_package.vhd Line: 16
Info (12021): Found 4 design units, including 2 entities, in source file ip/fir_in/fir_in/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: /home/andrew/zz3/zz/ip/fir_in/fir_in/dspba_library.vhd Line: 33
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: /home/andrew/zz3/zz/ip/fir_in/fir_in/dspba_library.vhd Line: 115
    Info (12023): Found entity 1: dspba_delay File: /home/andrew/zz3/zz/ip/fir_in/fir_in/dspba_library.vhd Line: 17
    Info (12023): Found entity 2: dspba_sync_reg File: /home/andrew/zz3/zz/ip/fir_in/fir_in/dspba_library.vhd Line: 91
Info (12021): Found 2 design units, including 0 entities, in source file ip/fir_in/fir_in/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (fir_in) File: /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file ip/fir_in/fir_in/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_in) File: /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_in/fir_in/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_in/fir_in/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_in/fir_in/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_in/fir_in/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: /home/andrew/zz3/zz/ip/fir_in/fir_in/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/fir_in/fir_in/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/andrew/zz3/zz/ip/fir_in/fir_in/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd
    Info (12022): Found design unit 1: fir_in_0002_rtl_core-normal File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd Line: 49
    Info (12023): Found entity 1: fir_in_0002_rtl_core File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_in/fir_in/fir_in_0002_ast.vhd
    Info (12022): Found design unit 1: fir_in_0002_ast-struct File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_ast.vhd Line: 55
    Info (12023): Found entity 1: fir_in_0002_ast File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file ip/fir_in/fir_in/fir_in_0002.vhd
    Info (12022): Found design unit 1: fir_in_0002-syn File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002.vhd Line: 33
    Info (12023): Found entity 1: fir_in_0002 File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002.vhd Line: 19
Warning (10236): Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for "reset_qual_n" File: /home/andrew/zz3/zz/ip/edge_detect/altera_edge_detector.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "ADC_CONVST" at top.v(51) has no driver File: /home/andrew/zz3/zz/top.v Line: 51
Warning (10034): Output port "ADC_SCLK" at top.v(52) has no driver File: /home/andrew/zz3/zz/top.v Line: 52
Warning (10034): Output port "ADC_SDI" at top.v(53) has no driver File: /home/andrew/zz3/zz/top.v Line: 53
Info (12128): Elaborating entity "soc_system" for hierarchy "soc_system:u0" File: /home/andrew/zz3/zz/top.v Line: 253
Info (12128): Elaborating entity "dsp" for hierarchy "soc_system:u0|dsp:dsp" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 275
Warning (10034): Output port "pins[7..1]" at dsp.sv(30) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 30
Info (12128): Elaborating entity "fir_ex" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 86
Info (12128): Elaborating entity "fir_ex_0002" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at fir_ex_0002.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002.vhd Line: 54
Info (12128): Elaborating entity "fir_ex_0002_ast" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at fir_ex_0002_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_ast.vhd Line: 137
Info (12128): Elaborating entity "fir_ex_0002_rtl_core" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd Line: 231
Info (12128): Elaborating entity "dspba_delay" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd Line: 236
Info (12128): Elaborating entity "altera_syncram" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd Line: 587
Info (12130): Elaborated megafunction instantiation "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd Line: 587
Info (12133): Instantiated megafunction "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem" with the following parameter: File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd Line: 587
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "13"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_afv3.tdf
    Info (12023): Found entity 1: altera_syncram_afv3 File: /home/andrew/zz3/zz/db/altera_syncram_afv3.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_afv3" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_afv3:auto_generated" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bs94.tdf
    Info (12023): Found entity 1: altsyncram_bs94 File: /home/andrew/zz3/zz/db/altsyncram_bs94.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bs94" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr1_dmem|altera_syncram_afv3:auto_generated|altsyncram_bs94:altsyncram1" File: /home/andrew/zz3/zz/db/altera_syncram_afv3.tdf Line: 35
Info (12128): Elaborating entity "altera_syncram" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd Line: 828
Info (12130): Elaborated megafunction instantiation "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd Line: 828
Info (12133): Instantiated megafunction "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" with the following parameter: File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd Line: 828
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_d914.tdf
    Info (12023): Found entity 1: altera_syncram_d914 File: /home/andrew/zz3/zz/db/altera_syncram_d914.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_d914" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_emb4.tdf
    Info (12023): Found entity 1: altsyncram_emb4 File: /home/andrew/zz3/zz/db/altsyncram_emb4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_emb4" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_d914:auto_generated|altsyncram_emb4:altsyncram1" File: /home/andrew/zz3/zz/db/altera_syncram_d914.tdf Line: 38
Info (12128): Elaborating entity "dspba_delay" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd Line: 868
Info (12128): Elaborating entity "dspba_delay" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|fir_ex_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_rtl_core.vhd Line: 948
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "soc_system:u0|dsp:dsp|fir_ex:fir28_inst|fir_ex_0002:fir_ex_inst|fir_ex_0002_ast:fir_ex_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: /home/andrew/zz3/zz/ip/fir_ex/fir_ex/fir_ex_0002_ast.vhd Line: 244
Info (12128): Elaborating entity "coder_tx" for hierarchy "soc_system:u0|dsp:dsp|coder_tx:coder_tx_inst" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 97
Info (12128): Elaborating entity "decoder_rx" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 114
Warning (10230): Verilog HDL assignment warning at dsp.sv(467): truncated value with size 32 to match size of target (16) File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 467
Info (12128): Elaborating entity "mult_delay" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 599
Info (12128): Elaborating entity "lpm_mult" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|lpm_mult:lpm_mult_inst0" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 643
Info (12130): Elaborated megafunction instantiation "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|lpm_mult:lpm_mult_inst0" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 643
Info (12133): Instantiated megafunction "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|lpm_mult:lpm_mult_inst0" with the following parameter: File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 643
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "16"
    Info (12134): Parameter "lpm_widthb" = "16"
    Info (12134): Parameter "lpm_widthp" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jkq.v
    Info (12023): Found entity 1: mult_jkq File: /home/andrew/zz3/zz/db/mult_jkq.v Line: 29
Info (12128): Elaborating entity "mult_jkq" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|lpm_mult:lpm_mult_inst0|mult_jkq:auto_generated" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf Line: 377
Info (12128): Elaborating entity "altshift_taps" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 670
Info (12130): Elaborated megafunction instantiation "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 670
Info (12133): Instantiated megafunction "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 670
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "250"
    Info (12134): Parameter "width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_v551.tdf
    Info (12023): Found entity 1: shift_taps_v551 File: /home/andrew/zz3/zz/db/shift_taps_v551.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_v551" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_v551:auto_generated" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_psg1.tdf
    Info (12023): Found entity 1: altsyncram_psg1 File: /home/andrew/zz3/zz/db/altsyncram_psg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_psg1" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_v551:auto_generated|altsyncram_psg1:altsyncram2" File: /home/andrew/zz3/zz/db/shift_taps_v551.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9lf.tdf
    Info (12023): Found entity 1: cntr_9lf File: /home/andrew/zz3/zz/db/cntr_9lf.tdf Line: 28
Info (12128): Elaborating entity "cntr_9lf" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_v551:auto_generated|cntr_9lf:cntr1" File: /home/andrew/zz3/zz/db/shift_taps_v551.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: /home/andrew/zz3/zz/db/cmpr_g9c.tdf Line: 23
Info (12128): Elaborating entity "cmpr_g9c" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|mult_delay:mult_delay_preamb|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_v551:auto_generated|cntr_9lf:cntr1|cmpr_g9c:cmpr4" File: /home/andrew/zz3/zz/db/cntr_9lf.tdf Line: 36
Info (12128): Elaborating entity "fir_in" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 606
Info (12128): Elaborating entity "fir_in_0002" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst" File: /home/andrew/zz3/zz/ip/fir_in/fir_in.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at fir_in_0002.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002.vhd Line: 54
Info (12128): Elaborating entity "fir_in_0002_ast" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at fir_in_0002_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_ast.vhd Line: 137
Info (12128): Elaborating entity "fir_in_0002_rtl_core" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd Line: 230
Info (12128): Elaborating entity "dspba_delay" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd Line: 235
Info (12128): Elaborating entity "dspba_delay" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd Line: 240
Info (12128): Elaborating entity "altera_syncram" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd Line: 636
Info (12130): Elaborated megafunction instantiation "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd Line: 636
Info (12133): Instantiated megafunction "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" with the following parameter: File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd Line: 636
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_f914.tdf
    Info (12023): Found entity 1: altera_syncram_f914 File: /home/andrew/zz3/zz/db/altera_syncram_f914.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_f914" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_f914:auto_generated" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gmb4.tdf
    Info (12023): Found entity 1: altsyncram_gmb4 File: /home/andrew/zz3/zz/db/altsyncram_gmb4.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gmb4" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_f914:auto_generated|altsyncram_gmb4:altsyncram1" File: /home/andrew/zz3/zz/db/altera_syncram_f914.tdf Line: 38
Info (12128): Elaborating entity "altera_syncram" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd Line: 698
Info (12130): Elaborated megafunction instantiation "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd Line: 698
Info (12133): Instantiated megafunction "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" with the following parameter: File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd Line: 698
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_cfv3.tdf
    Info (12023): Found entity 1: altera_syncram_cfv3 File: /home/andrew/zz3/zz/db/altera_syncram_cfv3.tdf Line: 25
Info (12128): Elaborating entity "altera_syncram_cfv3" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_cfv3:auto_generated" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_syncram.tdf Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ds94.tdf
    Info (12023): Found entity 1: altsyncram_ds94 File: /home/andrew/zz3/zz/db/altsyncram_ds94.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ds94" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_cfv3:auto_generated|altsyncram_ds94:altsyncram1" File: /home/andrew/zz3/zz/db/altera_syncram_cfv3.tdf Line: 35
Info (12128): Elaborating entity "dspba_delay" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_im3_cma_delay" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd Line: 757
Info (12128): Elaborating entity "dspba_delay" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|fir_in_0002_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_im0_cma_delay" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_rtl_core.vhd Line: 789
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|fir_in:fir_lpf_inst|fir_in_0002:fir_in_inst|fir_in_0002_ast:fir_in_0002_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: /home/andrew/zz3/zz/ip/fir_in/fir_in/fir_in_0002_ast.vhd Line: 244
Info (12128): Elaborating entity "m_filter" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 610
Info (12128): Elaborating entity "altshift_taps" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/matchedFilter.sv Line: 32
Info (12130): Elaborated megafunction instantiation "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/matchedFilter.sv Line: 32
Info (12133): Instantiated megafunction "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/matchedFilter.sv Line: 32
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "27"
    Info (12134): Parameter "tap_distance" = "5"
    Info (12134): Parameter "width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_lm41.tdf
    Info (12023): Found entity 1: shift_taps_lm41 File: /home/andrew/zz3/zz/db/shift_taps_lm41.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_lm41" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lm41:auto_generated" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dpg1.tdf
    Info (12023): Found entity 1: altsyncram_dpg1 File: /home/andrew/zz3/zz/db/altsyncram_dpg1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dpg1" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lm41:auto_generated|altsyncram_dpg1:altsyncram2" File: /home/andrew/zz3/zz/db/shift_taps_lm41.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf
    Info (12023): Found entity 1: cntr_ohf File: /home/andrew/zz3/zz/db/cntr_ohf.tdf Line: 28
Info (12128): Elaborating entity "cntr_ohf" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lm41:auto_generated|cntr_ohf:cntr1" File: /home/andrew/zz3/zz/db/shift_taps_lm41.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: /home/andrew/zz3/zz/db/cmpr_a9c.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a9c" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lm41:auto_generated|cntr_ohf:cntr1|cmpr_a9c:cmpr4" File: /home/andrew/zz3/zz/db/cntr_ohf.tdf Line: 36
Info (12128): Elaborating entity "m_filter" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 614
Info (12128): Elaborating entity "altshift_taps" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/matchedFilter.sv Line: 32
Info (12130): Elaborated megafunction instantiation "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/matchedFilter.sv Line: 32
Info (12133): Instantiated megafunction "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/matchedFilter.sv Line: 32
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "4"
    Info (12134): Parameter "tap_distance" = "295"
    Info (12134): Parameter "width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bo41.tdf
    Info (12023): Found entity 1: shift_taps_bo41 File: /home/andrew/zz3/zz/db/shift_taps_bo41.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_bo41" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bo41:auto_generated" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_30h1.tdf
    Info (12023): Found entity 1: altsyncram_30h1 File: /home/andrew/zz3/zz/db/altsyncram_30h1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_30h1" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bo41:auto_generated|altsyncram_30h1:altsyncram2" File: /home/andrew/zz3/zz/db/shift_taps_bo41.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_alf.tdf
    Info (12023): Found entity 1: cntr_alf File: /home/andrew/zz3/zz/db/cntr_alf.tdf Line: 28
Info (12128): Elaborating entity "cntr_alf" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bo41:auto_generated|cntr_alf:cntr1" File: /home/andrew/zz3/zz/db/shift_taps_bo41.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: /home/andrew/zz3/zz/db/cmpr_h9c.tdf Line: 23
Info (12128): Elaborating entity "cmpr_h9c" for hierarchy "soc_system:u0|dsp:dsp|decoder_rx:decoder_rx_inst|m_filter:m_filter_inst1|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bo41:auto_generated|cntr_alf:cntr1|cmpr_h9c:cmpr4" File: /home/andrew/zz3/zz/db/cntr_alf.tdf Line: 36
Info (12128): Elaborating entity "hps_driver" for hierarchy "soc_system:u0|dsp:dsp|hps_driver:hps_driver_inst" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 142
Warning (10036): Verilog HDL or VHDL warning at hps_driver.sv(54): object "data_type" assigned a value but never read File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 54
Warning (10034): Output port "readdata" at hps_driver.sv(6) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 6
Warning (10034): Output port "data_tx" at hps_driver.sv(10) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 10
Warning (10034): Output port "size_fifo_tx" at hps_driver.sv(12) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 12
Warning (10034): Output port "led[7..2]" at hps_driver.sv(21) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 21
Warning (10034): Output port "rx_threshold" at hps_driver.sv(22) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 22
Warning (10034): Output port "comp_threshold" at hps_driver.sv(23) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 23
Warning (10034): Output port "guard_interval" at hps_driver.sv(24) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 24
Warning (10034): Output port "mem_addr" at hps_driver.sv(25) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 25
Warning (10034): Output port "wren_fifo_tx" at hps_driver.sv(11) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 11
Warning (10034): Output port "start_tx" at hps_driver.sv(14) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 14
Warning (10034): Output port "rden_fifo_rx" at hps_driver.sv(16) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 16
Warning (10034): Output port "navig_timer_start" at hps_driver.sv(20) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_driver.sv Line: 20
Info (12128): Elaborating entity "sdram_driver" for hierarchy "soc_system:u0|dsp:dsp|sdram_driver:sdram_driver_inst" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 154
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:u0|dsp:dsp|scfifo:tx_fifo" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 170
Info (12130): Elaborated megafunction instantiation "soc_system:u0|dsp:dsp|scfifo:tx_fifo" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 170
Info (12133): Instantiated megafunction "soc_system:u0|dsp:dsp|scfifo:tx_fifo" with the following parameter: File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/dsp.sv Line: 170
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_1881.tdf
    Info (12023): Found entity 1: scfifo_1881 File: /home/andrew/zz3/zz/db/scfifo_1881.tdf Line: 25
Info (12128): Elaborating entity "scfifo_1881" for hierarchy "soc_system:u0|dsp:dsp|scfifo:tx_fifo|scfifo_1881:auto_generated" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_8e81.tdf
    Info (12023): Found entity 1: a_dpfifo_8e81 File: /home/andrew/zz3/zz/db/a_dpfifo_8e81.tdf Line: 27
Info (12128): Elaborating entity "a_dpfifo_8e81" for hierarchy "soc_system:u0|dsp:dsp|scfifo:tx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo" File: /home/andrew/zz3/zz/db/scfifo_1881.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_crs1.tdf
    Info (12023): Found entity 1: altsyncram_crs1 File: /home/andrew/zz3/zz/db/altsyncram_crs1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_crs1" for hierarchy "soc_system:u0|dsp:dsp|scfifo:tx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram" File: /home/andrew/zz3/zz/db/a_dpfifo_8e81.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf
    Info (12023): Found entity 1: cntr_lgb File: /home/andrew/zz3/zz/db/cntr_lgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_lgb" for hierarchy "soc_system:u0|dsp:dsp|scfifo:tx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|cntr_lgb:rd_ptr_count" File: /home/andrew/zz3/zz/db/a_dpfifo_8e81.tdf Line: 38
Info (12128): Elaborating entity "soc_system_fpga_only_master" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 293
Info (12128): Elaborating entity "altera_avalon_st_jtag_interface" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 145
Info (12128): Elaborating entity "altera_jtag_sld_node" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" with the following parameter: File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_sld_node.v Line: 105
    Info (12134): Parameter "sld_mfg_id" = "110"
    Info (12134): Parameter "sld_type_id" = "132"
    Info (12134): Parameter "sld_version" = "1"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "3"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_jtag_dc_streaming" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 143
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer" with the following parameter: File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 197
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "altera_jtag_streaming" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 226
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer" with the following parameter: File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 231
    Info (12134): Parameter "depth" = "8"
Info (12128): Elaborating entity "altera_avalon_st_idle_remover" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 547
Info (12128): Elaborating entity "altera_avalon_st_idle_inserter" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_streaming.v Line: 564
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 246
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 112
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 129
Info (12128): Elaborating entity "altera_jtag_src_crosser" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 259
Info (12128): Elaborating entity "altera_jtag_control_signal_crosser" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v Line: 110
Info (12128): Elaborating entity "soc_system_fpga_only_master_timing_adt" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_timing_adt:timing_adt" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 155
Warning (10036): Verilog HDL or VHDL warning at soc_system_fpga_only_master_timing_adt.sv(82): object "in_ready" assigned a value but never read File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv Line: 82
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 196
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 213
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 230
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 257
Info (12128): Elaborating entity "packets_to_master" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "soc_system_fpga_only_master_b2p_adapter" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 273
Warning (10036): Verilog HDL or VHDL warning at soc_system_fpga_only_master_b2p_adapter.sv(78): object "out_channel" assigned a value but never read File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv Line: 78
Warning (10230): Verilog HDL assignment warning at soc_system_fpga_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1) File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv Line: 90
Info (12128): Elaborating entity "soc_system_fpga_only_master_p2b_adapter" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_p2b_adapter:p2b_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 289
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_fpga_only_master.v Line: 352
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "soc_system_hps_0" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 490
Info (12128): Elaborating entity "soc_system_hps_0_fpga_interfaces" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 360
Info (12128): Elaborating entity "soc_system_hps_0_hps_io" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_hps_0.v Line: 427
Info (12128): Elaborating entity "soc_system_hps_0_hps_io_border" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 141
Info (12128): Elaborating entity "hps_sdram" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv Line: 398
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..140]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[107..104]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[71..68]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Warning (10034): Output port "ddio_phy_dqdin[35..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: /home/andrew/zz3/zz/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Warning (12158): Entity "altera_mem_if_hhp_qseq_synth_top" contains only dangling pins File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "intr_capturer" for hierarchy "soc_system:u0|intr_capturer:intr_capturer_0" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 519
Info (12128): Elaborating entity "soc_system_jtag_uart" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 532
Info (12128): Elaborating entity "soc_system_jtag_uart_scfifo_w" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/andrew/zz3/zz/db/scfifo_3291.tdf Line: 25
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/andrew/zz3/zz/db/a_dpfifo_5771.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/andrew/zz3/zz/db/scfifo_3291.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/andrew/zz3/zz/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/andrew/zz3/zz/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/andrew/zz3/zz/db/cntr_vg7.tdf Line: 26
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/andrew/zz3/zz/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/andrew/zz3/zz/db/altsyncram_7pu1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/andrew/zz3/zz/db/a_dpfifo_5771.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/andrew/zz3/zz/db/cntr_jgb.tdf Line: 26
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/andrew/zz3/zz/db/a_dpfifo_5771.tdf Line: 45
Info (12128): Elaborating entity "soc_system_jtag_uart_scfifo_r" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" with the following parameter: File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "soc_system:u0|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "soc_system_onchip_memory2_0" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 546
Info (12128): Elaborating entity "altsyncram" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "soc_system_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "64"
    Info (12134): Parameter "width_byteena_a" = "8"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5nn1.tdf
    Info (12023): Found entity 1: altsyncram_5nn1 File: /home/andrew/zz3/zz/db/altsyncram_5nn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5nn1" for hierarchy "soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_5nn1:auto_generated" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "soc_system_pll_0" for hierarchy "soc_system:u0|soc_system_pll_0:pll_0" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 555
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_pll_0.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_pll_0.v Line: 91
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter: File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_pll_0.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "40.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "soc_system_sysid_qsys" for hierarchy "soc_system:u0|soc_system_sysid_qsys:sysid_qsys" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 562
Info (12128): Elaborating entity "soc_system_mm_interconnect_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 578
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:dsp_avalon_master_translator" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 169
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 233
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:dsp_avalon_master_agent" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 314
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 398
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 439
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 455
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router|soc_system_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 179
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 471
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_001.sv Line: 178
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 488
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 505
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 539
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v Line: 568
Info (12128): Elaborating entity "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 690
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:fpga_only_master_master_translator" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 743
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 807
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 871
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 935
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:dsp_avalon_slave_translator" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1063
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1191
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:fpga_only_master_master_agent" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1272
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1400
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1484
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1525
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1566
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1650
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1691
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 1732
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:dsp_avalon_slave_agent" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2148
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:dsp_avalon_slave_agent_rdata_fifo" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2230
Warning (10030): Net "mem[0]" at altera_avalon_sc_fifo.v(108) has no driver or initial value, using a default initial value '0' File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (10030): Net "mem_used[-1]" at altera_avalon_sc_fifo.v(111) has no driver or initial value, using a default initial value '0' File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 111
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2246
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router|soc_system_mm_interconnect_1_router_default_decode:the_default_decode" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2278
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_002_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_002:router_002|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 187
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2294
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_003_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_003:router_003|soc_system_mm_interconnect_1_router_003_default_decode:the_default_decode" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_003.sv Line: 186
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_005" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2326
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_005_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_005:router_005|soc_system_mm_interconnect_1_router_005_default_decode:the_default_decode" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_005.sv Line: 181
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_006" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_006:router_006" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2342
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_006_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_006:router_006|soc_system_mm_interconnect_1_router_006_default_decode:the_default_decode" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_006.sv Line: 180
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_007" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_007:router_007" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2358
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_007_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_007:router_007|soc_system_mm_interconnect_1_router_007_default_decode:the_default_decode" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_007.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_009" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_009:router_009" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2390
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_router_009_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router_009:router_009|soc_system_mm_interconnect_1_router_009_default_decode:the_default_decode" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_009.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:fpga_only_master_master_limiter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2440
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2590
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2640
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2740
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:dsp_avalon_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux:cmd_demux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2757
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_002:cmd_demux_002" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2809
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_demux_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_demux_003:cmd_demux_003" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2838
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2896
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_001:cmd_mux_001" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2925
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_002:cmd_mux_002" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2942
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_cmd_mux_004" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 2994
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_004.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3023
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_demux_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_001:rsp_demux_001" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3052
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_demux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3069
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_demux_004" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux_004:rsp_demux_004" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3121
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux:rsp_mux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3138
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux_002" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3190
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_002.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_rsp_mux_003" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_003" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3219
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_mux_003:rsp_mux_003|altera_merlin_arbitrator:arb" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_003.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3314
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3380
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_mm_interconnect_5" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v Line: 3407
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_translator:dsp_avalon_slave_agent_m0_translator" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v Line: 180
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_translator:dsp_avalon_slave_translator_avalon_universal_slave_0_translator" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v Line: 244
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_master_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_translator_avalon_anti_slave_0_agent" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v Line: 325
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v Line: 409
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_merlin_slave_agent:dsp_avalon_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|altera_avalon_sc_fifo:dsp_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v Line: 450
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_mm_interconnect_5_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router:router" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v Line: 466
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_mm_interconnect_5_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router:router|soc_system_mm_interconnect_1_mm_interconnect_5_router_default_decode:the_default_decode" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router.sv Line: 174
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_mm_interconnect_5_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router_001:router_001" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v Line: 482
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_mm_interconnect_5_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_router_001:router_001|soc_system_mm_interconnect_1_mm_interconnect_5_router_001_default_decode:the_default_decode" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5_router_001.sv Line: 173
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_mm_interconnect_5_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_cmd_demux:cmd_demux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v Line: 499
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_mm_interconnect_5_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_cmd_mux:cmd_mux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v Line: 516
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_mm_interconnect_5_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_mm_interconnect_5_rsp_mux:rsp_mux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v Line: 550
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_mm_interconnect_5.v Line: 579
Info (12128): Elaborating entity "soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" for hierarchy "soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_mm_interconnect_5:mm_interconnect_5|soc_system_mm_interconnect_1_avalon_st_adapter_001:avalon_st_adapter|soc_system_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "soc_system_mm_interconnect_2" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 743
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:hps_only_master_master_agent" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 324
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 443
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 459
Warning (10036): Verilog HDL or VHDL warning at soc_system_mm_interconnect_2_router.sv(154): object "address" assigned a value but never read File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 154
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router:router|soc_system_mm_interconnect_2_router_default_decode:the_default_decode" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 188
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router_001" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 475
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_router_001_default_decode" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_router_001:router_001|soc_system_mm_interconnect_2_router_001_default_decode:the_default_decode" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_traffic_limiter:hps_only_master_master_limiter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 541
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_cmd_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_demux:cmd_demux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 564
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_cmd_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_cmd_mux:cmd_mux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 581
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_rsp_demux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_demux:rsp_demux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 615
Info (12128): Elaborating entity "soc_system_mm_interconnect_2_rsp_mux" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 655
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|soc_system_mm_interconnect_2_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 721
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "soc_system:u0|soc_system_mm_interconnect_2:mm_interconnect_2|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter" File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v Line: 853
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "soc_system_irq_mapper" for hierarchy "soc_system:u0|soc_system_irq_mapper:irq_mapper" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 751
Info (12128): Elaborating entity "soc_system_irq_mapper_001" for hierarchy "soc_system:u0|soc_system_irq_mapper_001:irq_mapper_001" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 757
Info (12128): Elaborating entity "soc_system_irq_mapper_002" for hierarchy "soc_system:u0|soc_system_irq_mapper_002:irq_mapper_002" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 764
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "soc_system:u0|altera_reset_controller:rst_controller" File: /home/andrew/zz3/zz/soc_system/synthesis/soc_system.v Line: 827
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:edge_key_0" File: /home/andrew/zz3/zz/top.v Line: 265
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce_inst" File: /home/andrew/zz3/zz/top.v Line: 286
Info (12128): Elaborating entity "hps_reset" for hierarchy "hps_reset:hps_reset_inst" File: /home/andrew/zz3/zz/top.v Line: 296
Info (12128): Elaborating entity "altsource_probe" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: /home/andrew/zz3/zz/ip/altsource_probe/hps_reset.v Line: 75
Info (12130): Elaborated megafunction instantiation "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" File: /home/andrew/zz3/zz/ip/altsource_probe/hps_reset.v Line: 75
Info (12133): Instantiated megafunction "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component" with the following parameter: File: /home/andrew/zz3/zz/ip/altsource_probe/hps_reset.v Line: 75
    Info (12134): Parameter "enable_metastability" = "YES"
    Info (12134): Parameter "instance_id" = "RST"
    Info (12134): Parameter "probe_width" = "0"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "source_initial_value" = " 0"
    Info (12134): Parameter "source_width" = "3"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsource_probe.v Line: 243
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 536
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 756
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_cold_reset" File: /home/andrew/zz3/zz/top.v Line: 303
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_warm_reset" File: /home/andrew/zz3/zz/top.v Line: 313
Info (12128): Elaborating entity "altera_edge_detector" for hierarchy "altera_edge_detector:pulse_debug_reset" File: /home/andrew/zz3/zz/top.v Line: 323
Warning (12010): Port "probe" on the entity instantiation of "altsource_probe_component" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND. File: /home/andrew/zz3/zz/ip/altsource_probe/hps_reset.v Line: 75
Warning (12010): Port "ir_out" on the entity instantiation of "node" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND. File: /home/andrew/zz3/zz/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0e84.tdf
    Info (12023): Found entity 1: altsyncram_0e84 File: /home/andrew/zz3/zz/db/altsyncram_0e84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_blc.tdf
    Info (12023): Found entity 1: mux_blc File: /home/andrew/zz3/zz/db/mux_blc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: /home/andrew/zz3/zz/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g7i.tdf
    Info (12023): Found entity 1: cntr_g7i File: /home/andrew/zz3/zz/db/cntr_g7i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf
    Info (12023): Found entity 1: cmpr_b9c File: /home/andrew/zz3/zz/db/cmpr_b9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q1j.tdf
    Info (12023): Found entity 1: cntr_q1j File: /home/andrew/zz3/zz/db/cntr_q1j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: /home/andrew/zz3/zz/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: /home/andrew/zz3/zz/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: /home/andrew/zz3/zz/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: /home/andrew/zz3/zz/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2017.10.23.02:14:47 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/andrew/zz3/zz/db/ip/sld4d43b179/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/andrew/zz3/zz/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/andrew/zz3/zz/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/andrew/zz3/zz/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/andrew/zz3/zz/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 262
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/andrew/zz3/zz/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/andrew/zz3/zz/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram|q_b[0]" File: /home/andrew/zz3/zz/db/altsyncram_crs1.tdf Line: 40
        Warning (14320): Synthesized away node "soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram|q_b[1]" File: /home/andrew/zz3/zz/db/altsyncram_crs1.tdf Line: 70
        Warning (14320): Synthesized away node "soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram|q_b[2]" File: /home/andrew/zz3/zz/db/altsyncram_crs1.tdf Line: 100
        Warning (14320): Synthesized away node "soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram|q_b[3]" File: /home/andrew/zz3/zz/db/altsyncram_crs1.tdf Line: 130
        Warning (14320): Synthesized away node "soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram|q_b[4]" File: /home/andrew/zz3/zz/db/altsyncram_crs1.tdf Line: 160
        Warning (14320): Synthesized away node "soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram|q_b[5]" File: /home/andrew/zz3/zz/db/altsyncram_crs1.tdf Line: 190
        Warning (14320): Synthesized away node "soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram|q_b[6]" File: /home/andrew/zz3/zz/db/altsyncram_crs1.tdf Line: 220
        Warning (14320): Synthesized away node "soc_system:u0|dsp:dsp|scfifo:rx_fifo|scfifo_1881:auto_generated|a_dpfifo_8e81:dpfifo|altsyncram_crs1:FIFOram|q_b[7]" File: /home/andrew/zz3/zz/db/altsyncram_crs1.tdf Line: 250
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]" File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "soc_system:u0|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf
    Info (12023): Found entity 1: altsyncram_g0n1 File: /home/andrew/zz3/zz/db/altsyncram_g0n1.tdf Line: 28
Warning (12241): 42 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[0]" and its non-tri-state driver. File: /home/andrew/zz3/zz/top.v Line: 73
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: /home/andrew/zz3/zz/top.v Line: 73
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_1[1]" is fed by GND File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13033): The pin "GPIO_1[2]" is fed by GND File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13033): The pin "GPIO_1[3]" is fed by GND File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13033): The pin "GPIO_1[4]" is fed by GND File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13033): The pin "GPIO_1[5]" is fed by GND File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13033): The pin "GPIO_1[6]" is fed by GND File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13033): The pin "GPIO_1[7]" is fed by GND File: /home/andrew/zz3/zz/top.v Line: 73
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[0]~synth" File: /home/andrew/zz3/zz/top.v Line: 73
    Warning (13010): Node "HPS_CONV_USB_N~synth" File: /home/andrew/zz3/zz/top.v Line: 79
    Warning (13010): Node "HPS_DDR3_DQ[0]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[1]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[2]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[3]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[4]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[5]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[6]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[7]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[8]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[9]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[10]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[11]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[12]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[13]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[14]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[15]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[16]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[17]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[18]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[19]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[20]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[21]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[22]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[23]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[24]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[25]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[26]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[27]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[28]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[29]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[30]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQ[31]~synth" File: /home/andrew/zz3/zz/top.v Line: 88
    Warning (13010): Node "HPS_DDR3_DQS_N[0]~synth" File: /home/andrew/zz3/zz/top.v Line: 97
    Warning (13010): Node "HPS_DDR3_DQS_N[1]~synth" File: /home/andrew/zz3/zz/top.v Line: 97
    Warning (13010): Node "HPS_DDR3_DQS_N[2]~synth" File: /home/andrew/zz3/zz/top.v Line: 97
    Warning (13010): Node "HPS_DDR3_DQS_N[3]~synth" File: /home/andrew/zz3/zz/top.v Line: 97
    Warning (13010): Node "HPS_DDR3_DQS_P[0]~synth" File: /home/andrew/zz3/zz/top.v Line: 98
    Warning (13010): Node "HPS_DDR3_DQS_P[1]~synth" File: /home/andrew/zz3/zz/top.v Line: 98
    Warning (13010): Node "HPS_DDR3_DQS_P[2]~synth" File: /home/andrew/zz3/zz/top.v Line: 98
    Warning (13010): Node "HPS_DDR3_DQS_P[3]~synth" File: /home/andrew/zz3/zz/top.v Line: 98
    Warning (13010): Node "HPS_ENET_INT_N~synth" File: /home/andrew/zz3/zz/top.v Line: 102
    Warning (13010): Node "HPS_ENET_MDIO~synth" File: /home/andrew/zz3/zz/top.v Line: 104
    Warning (13010): Node "HPS_GSENSOR_INT~synth" File: /home/andrew/zz3/zz/top.v Line: 110
    Warning (13010): Node "HPS_I2C0_SCLK~synth" File: /home/andrew/zz3/zz/top.v Line: 111
    Warning (13010): Node "HPS_I2C0_SDAT~synth" File: /home/andrew/zz3/zz/top.v Line: 112
    Warning (13010): Node "HPS_I2C1_SCLK~synth" File: /home/andrew/zz3/zz/top.v Line: 113
    Warning (13010): Node "HPS_I2C1_SDAT~synth" File: /home/andrew/zz3/zz/top.v Line: 114
    Warning (13010): Node "HPS_KEY~synth" File: /home/andrew/zz3/zz/top.v Line: 115
    Warning (13010): Node "HPS_LED~synth" File: /home/andrew/zz3/zz/top.v Line: 116
    Warning (13010): Node "HPS_LTC_GPIO~synth" File: /home/andrew/zz3/zz/top.v Line: 117
    Warning (13010): Node "HPS_SD_CMD~synth" File: /home/andrew/zz3/zz/top.v Line: 119
    Warning (13010): Node "HPS_SD_DATA[0]~synth" File: /home/andrew/zz3/zz/top.v Line: 120
    Warning (13010): Node "HPS_SD_DATA[1]~synth" File: /home/andrew/zz3/zz/top.v Line: 120
    Warning (13010): Node "HPS_SD_DATA[2]~synth" File: /home/andrew/zz3/zz/top.v Line: 120
    Warning (13010): Node "HPS_SD_DATA[3]~synth" File: /home/andrew/zz3/zz/top.v Line: 120
    Warning (13010): Node "HPS_SPIM_SS~synth" File: /home/andrew/zz3/zz/top.v Line: 124
    Warning (13010): Node "HPS_USB_DATA[0]~synth" File: /home/andrew/zz3/zz/top.v Line: 128
    Warning (13010): Node "HPS_USB_DATA[1]~synth" File: /home/andrew/zz3/zz/top.v Line: 128
    Warning (13010): Node "HPS_USB_DATA[2]~synth" File: /home/andrew/zz3/zz/top.v Line: 128
    Warning (13010): Node "HPS_USB_DATA[3]~synth" File: /home/andrew/zz3/zz/top.v Line: 128
    Warning (13010): Node "HPS_USB_DATA[4]~synth" File: /home/andrew/zz3/zz/top.v Line: 128
    Warning (13010): Node "HPS_USB_DATA[5]~synth" File: /home/andrew/zz3/zz/top.v Line: 128
    Warning (13010): Node "HPS_USB_DATA[6]~synth" File: /home/andrew/zz3/zz/top.v Line: 128
    Warning (13010): Node "HPS_USB_DATA[7]~synth" File: /home/andrew/zz3/zz/top.v Line: 128
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: /home/andrew/zz3/zz/top.v Line: 51
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: /home/andrew/zz3/zz/top.v Line: 52
    Warning (13410): Pin "ADC_SDI" is stuck at GND File: /home/andrew/zz3/zz/top.v Line: 53
    Warning (13410): Pin "LED[2]" is stuck at GND File: /home/andrew/zz3/zz/top.v Line: 140
    Warning (13410): Pin "LED[3]" is stuck at GND File: /home/andrew/zz3/zz/top.v Line: 140
    Warning (13410): Pin "LED[4]" is stuck at GND File: /home/andrew/zz3/zz/top.v Line: 140
    Warning (13410): Pin "LED[5]" is stuck at GND File: /home/andrew/zz3/zz/top.v Line: 140
    Warning (13410): Pin "LED[6]" is stuck at GND File: /home/andrew/zz3/zz/top.v Line: 140
    Warning (13410): Pin "LED[7]" is stuck at GND File: /home/andrew/zz3/zz/top.v Line: 140
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 780 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "soc_system_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file /home/andrew/zz3/zz/output_files/top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 47 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 31 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: OUTCLK port on the PLL is not properly connected on instance soc_system:u0|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: /home/andrew/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: /home/andrew/zz3/zz/top.v Line: 45
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: /home/andrew/zz3/zz/top.v Line: 46
    Warning (15610): No output dependent on input pin "ADC_SDO" File: /home/andrew/zz3/zz/top.v Line: 54
Info (21057): Implemented 11234 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 55 output pins
    Info (21060): Implemented 101 bidirectional pins
    Info (21061): Implemented 9173 logic cells
    Info (21064): Implemented 1222 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 195 warnings
    Info: Peak virtual memory: 1561 megabytes
    Info: Processing ended: Mon Oct 23 01:18:30 2017
    Info: Elapsed time: 00:04:21
    Info: Total CPU time (on all processors): 00:05:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/andrew/zz3/zz/output_files/top.map.smsg.


