# system info ahb_master_slave_with_qsys_bfm on 2015.08.10.14:24:39
system_info:
name,value
DEVICE,Unknown
DEVICE_FAMILY,Cyclone IV GX
GENERATION_ID,1439231076
#
#
# Files generated for ahb_master_slave_with_qsys_bfm on 2015.08.10.14:24:39
files:
filepath,kind,attributes,module,is_top
simulation/ahb_master_slave_with_qsys_bfm.v,VERILOG,,ahb_master_slave_with_qsys_bfm,true
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_master_bfm,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_master_bfm,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_master_bfm,false
simulation/submodules/altera_avalon_mm_master_bfm.sv,SYSTEM_VERILOG,,altera_avalon_mm_master_bfm,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_mm_slave_bfm,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,altera_avalon_mm_slave_bfm,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,altera_avalon_mm_slave_bfm,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,altera_avalon_mm_slave_bfm,false
simulation/submodules/top_level.sv,SYSTEM_VERILOG,,top_level,false
simulation/submodules/avalon_ahb_bridge.sv,SYSTEM_VERILOG,,avalon_ahb_bridge,false
simulation/submodules/ahb_avalon_bridge_with_burst.sv,SYSTEM_VERILOG,,ahb_avalon_bridge_with_burst,false
simulation/submodules/ahb_master_slave_with_qsys_bfm_mm_interconnect_0.v,VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_0,false
simulation/submodules/ahb_master_slave_with_qsys_bfm_mm_interconnect_3.v,VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_3,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/ahb_master_slave_with_qsys_bfm_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_0_router,false
simulation/submodules/ahb_master_slave_with_qsys_bfm_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/ahb_master_slave_with_qsys_bfm_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_0_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_0_cmd_mux,false
simulation/submodules/ahb_master_slave_with_qsys_bfm_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_0_rsp_mux,false
simulation/submodules/ahb_master_slave_with_qsys_bfm_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_0_rsp_mux,false
simulation/submodules/ahb_master_slave_with_qsys_bfm_mm_interconnect_3_router.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_3_router,false
simulation/submodules/ahb_master_slave_with_qsys_bfm_mm_interconnect_3_router_001.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_3_router_001,false
simulation/submodules/ahb_master_slave_with_qsys_bfm_mm_interconnect_3_cmd_demux.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_3_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_3_cmd_mux,false
simulation/submodules/ahb_master_slave_with_qsys_bfm_mm_interconnect_3_cmd_mux.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_3_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_3_rsp_mux,false
simulation/submodules/ahb_master_slave_with_qsys_bfm_mm_interconnect_3_rsp_mux.sv,SYSTEM_VERILOG,,ahb_master_slave_with_qsys_bfm_mm_interconnect_3_rsp_mux,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ahb_master_slave_with_qsys_bfm.mm_master_bfm_0,altera_avalon_mm_master_bfm
ahb_master_slave_with_qsys_bfm.mm_slave_bfm_0,altera_avalon_mm_slave_bfm
ahb_master_slave_with_qsys_bfm.ahb_master_slave_2_0,top_level
ahb_master_slave_with_qsys_bfm.avalon2ahb_bridge_0,avalon_ahb_bridge
ahb_master_slave_with_qsys_bfm.ahb2avalon_burst_bridge_0,ahb_avalon_bridge_with_burst
ahb_master_slave_with_qsys_bfm.mm_interconnect_0,ahb_master_slave_with_qsys_bfm_mm_interconnect_0
ahb_master_slave_with_qsys_bfm.mm_interconnect_0.mm_master_bfm_0_m0_translator,altera_merlin_master_translator
ahb_master_slave_with_qsys_bfm.mm_interconnect_0.avalon2ahb_bridge_0_avalon_slave_translator,altera_merlin_slave_translator
ahb_master_slave_with_qsys_bfm.mm_interconnect_0.mm_master_bfm_0_m0_agent,altera_merlin_master_agent
ahb_master_slave_with_qsys_bfm.mm_interconnect_0.avalon2ahb_bridge_0_avalon_slave_agent,altera_merlin_slave_agent
ahb_master_slave_with_qsys_bfm.mm_interconnect_0.avalon2ahb_bridge_0_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
ahb_master_slave_with_qsys_bfm.mm_interconnect_0.router,ahb_master_slave_with_qsys_bfm_mm_interconnect_0_router
ahb_master_slave_with_qsys_bfm.mm_interconnect_0.router_001,ahb_master_slave_with_qsys_bfm_mm_interconnect_0_router_001
ahb_master_slave_with_qsys_bfm.mm_interconnect_0.avalon2ahb_bridge_0_avalon_slave_burst_adapter,altera_merlin_burst_adapter
ahb_master_slave_with_qsys_bfm.mm_interconnect_0.cmd_demux,ahb_master_slave_with_qsys_bfm_mm_interconnect_0_cmd_demux
ahb_master_slave_with_qsys_bfm.mm_interconnect_0.rsp_demux,ahb_master_slave_with_qsys_bfm_mm_interconnect_0_cmd_demux
ahb_master_slave_with_qsys_bfm.mm_interconnect_0.cmd_mux,ahb_master_slave_with_qsys_bfm_mm_interconnect_0_cmd_mux
ahb_master_slave_with_qsys_bfm.mm_interconnect_0.rsp_mux,ahb_master_slave_with_qsys_bfm_mm_interconnect_0_rsp_mux
ahb_master_slave_with_qsys_bfm.mm_interconnect_3,ahb_master_slave_with_qsys_bfm_mm_interconnect_3
ahb_master_slave_with_qsys_bfm.mm_interconnect_3.ahb2avalon_burst_bridge_0_avalon_master_translator,altera_merlin_master_translator
ahb_master_slave_with_qsys_bfm.mm_interconnect_3.mm_slave_bfm_0_s0_translator,altera_merlin_slave_translator
ahb_master_slave_with_qsys_bfm.mm_interconnect_3.ahb2avalon_burst_bridge_0_avalon_master_agent,altera_merlin_master_agent
ahb_master_slave_with_qsys_bfm.mm_interconnect_3.mm_slave_bfm_0_s0_agent,altera_merlin_slave_agent
ahb_master_slave_with_qsys_bfm.mm_interconnect_3.mm_slave_bfm_0_s0_agent_rsp_fifo,altera_avalon_sc_fifo
ahb_master_slave_with_qsys_bfm.mm_interconnect_3.router,ahb_master_slave_with_qsys_bfm_mm_interconnect_3_router
ahb_master_slave_with_qsys_bfm.mm_interconnect_3.router_001,ahb_master_slave_with_qsys_bfm_mm_interconnect_3_router_001
ahb_master_slave_with_qsys_bfm.mm_interconnect_3.mm_slave_bfm_0_s0_burst_adapter,altera_merlin_burst_adapter
ahb_master_slave_with_qsys_bfm.mm_interconnect_3.cmd_demux,ahb_master_slave_with_qsys_bfm_mm_interconnect_3_cmd_demux
ahb_master_slave_with_qsys_bfm.mm_interconnect_3.rsp_demux,ahb_master_slave_with_qsys_bfm_mm_interconnect_3_cmd_demux
ahb_master_slave_with_qsys_bfm.mm_interconnect_3.cmd_mux,ahb_master_slave_with_qsys_bfm_mm_interconnect_3_cmd_mux
ahb_master_slave_with_qsys_bfm.mm_interconnect_3.rsp_mux,ahb_master_slave_with_qsys_bfm_mm_interconnect_3_rsp_mux
ahb_master_slave_with_qsys_bfm.rst_controller,altera_reset_controller
