[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge-ring pattern detected on lot W2024-3821. Wafer maps show 18% yield loss concentrated in a ring pattern 5-10mm from wafer edge. Pattern consistent across 6 wafers. Defects appear after plasma etch step.\n\nProcess Context: Wafers processed through ETCH-LAM-07. Recipe: POLY_GATE_STD. Tool had preventive maintenance 2,800 RF-hours ago. Previous lot showed normal yield.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring seal degradation in etch chamber\n- Tool ETCH-LAM-07 at 2,800 RF-hours exceeds O-ring life limit of 2,500 RF-hours\n- Degraded seal causing plasma leak at chamber edge\n- Edge etch rate 12% higher than center (spec: <5%)\n\n**Contributing Factors**:\n- PM 2,800 hours ago did not include O-ring replacement\n- No FDC alarm configured for edge/center uniformity\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-07\n2. **Replace O-ring**: P/N 839-0127, torque to 15 ft-lbs\n3. **Leak check**: Verify <1 mTorr/min leak rate\n4. **Seasoning**: Run 5-wafer conditioning sequence\n5. **Validation**: Process qual wafer, verify edge/center uniformity <5%\n\n## Prevention Measures\n\n- Add O-ring RF-hour tracking to PM system (replace at 2,500 hrs)\n- Configure FDC alarm for edge/center etch ratio >8%\n- Update PM checklist to include leak verification\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring-shaped defect pattern observed at 8-12mm from wafer edge on lot W2024-4102. Affected 8 of 25 wafers with 15% average yield loss. Defects are etch residue type, appearing as incomplete pattern transfer.\n\nProcess Context: ETCH-AMAT-03 used for metal etch. Recipe: AL_METAL1_V2. Tool RF-hours: 2,650. Last PM was 3 weeks ago. Edge uniformity measurement showed 9% variation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Plasma confinement ring erosion\n- Edge uniformity at 9% exceeds 5% specification\n- RF-hours at 2,650 indicates confinement ring approaching end of life\n- Erosion causing non-uniform plasma density at wafer periphery\n\n**Contributing Factors**:\n- Confinement ring not replaced during last PM\n- Metal etch recipe has higher plasma power accelerating erosion\n\n## Corrective Actions\n\n1. **Immediate**: Halt production on ETCH-AMAT-03\n2. **Inspect**: Remove and examine plasma confinement ring for erosion marks\n3. **Replace**: Install new confinement ring P/N 715-2847\n4. **Chamber clean**: Perform wet clean to remove erosion particles\n5. **Qualification**: Run 3 monitor wafers, verify uniformity <5%\n\n## Prevention Measures\n\n- Track confinement ring RF-hours separately (replace at 2,400 hrs for metal etch)\n- Add edge uniformity to post-PM qualification checklist\n- Implement SPC chart for edge/center ratio\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Distinct edge ring defects at 5-8mm from edge on lot W2024-5587. Defects appear as resist residue in ring pattern. 22% yield loss across 12 wafers. Pattern appeared suddenly mid-lot.\n\nProcess Context: Lithography track LITH-TEL-12 used for develop. Recipe: DUV_RESIST_A. EBR step included. Maintenance log shows EBR nozzle cleaned 200 wafers ago. No recent tool alarms.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge bead removal (EBR) nozzle clog\n- Sudden onset mid-lot indicates acute clog event\n- Resist residue pattern at 5-8mm matches EBR target zone\n- Nozzle cleaning 200 wafers ago may have been incomplete\n\n**Contributing Factors**:\n- Resist buildup in EBR solvent line\n- No flow sensor on EBR dispense to detect reduced flow\n\n## Corrective Actions\n\n1. **Immediate**: Pause lot processing on LITH-TEL-12\n2. **Inspect nozzle**: Check EBR nozzle for clog, clean with NMP solvent\n3. **Verify position**: Confirm nozzle position ±0.5mm from spec\n4. **Flow test**: Verify EBR solvent flow rate matches recipe spec\n5. **Validation**: Process test wafer, inspect edge under microscope\n\n## Prevention Measures\n\n- Install flow sensor on EBR dispense line\n- Reduce nozzle cleaning interval to 100 wafers\n- Add EBR verification step to daily startup qual\n\n**Severity**: Major\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-2938 at 10-15mm from edge. Defects show as particle contamination. 12% yield loss. Pattern observed on all 25 wafers in lot. Same pattern seen on previous lot processed on same tool.\n\nProcess Context: ETCH-LAM-11 poly etch chamber. Recipe: POLY_SPACER. Clamp ring last replaced 6 months ago. Chamber opened for inspection 48 hours before this lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Clamp ring contamination\n- Pattern at 10-15mm corresponds to clamp ring contact zone\n- Consistent pattern across multiple lots indicates systematic issue\n- Chamber opening 48 hours ago may have introduced particles to clamp ring area\n\n**Contributing Factors**:\n- Clamp ring age (6 months) showing wear patterns\n- Insufficient chamber conditioning after opening\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-11\n2. **Inspect clamp ring**: Check for contamination, wear marks, particle accumulation\n3. **Clean or replace**: If contaminated, ultrasonically clean; if worn, replace P/N 839-3341\n4. **Chamber conditioning**: Run 10 seasoning wafers (extended due to chamber opening)\n5. **Validation**: Process qual lot, verify no edge ring defects\n\n## Prevention Measures\n\n- Extend seasoning protocol after any chamber opening (10 wafers minimum)\n- Implement clamp ring inspection at 4-month intervals\n- Add particle check to post-chamber-open procedure\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6721 showing 25% yield loss. Ring pattern at 6-10mm from edge. Defect type is pitting/corrosion. Issue started after PM completion yesterday. 15 wafers affected.\n\nProcess Context: ETCH-AMAT-08 oxide etch. Recipe: STI_OXIDE_V3. Full PM performed including lid seal replacement. Leak check passed at 0.8 mTorr/min. Chamber currently at 3,100 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber lid seal installation error\n- Edge ring pattern immediately after PM indicates seal-related issue\n- Leak check passed but marginally (0.8 mTorr/min vs <1 mTorr/min spec)\n- Corrosion/pitting suggests plasma interaction with compromised seal\n\n**Contributing Factors**:\n- New lid seal may be seated incorrectly\n- Seal torque may not meet specification\n- Possible seal material incompatibility or defective batch\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-08\n2. **Re-inspect seal**: Open chamber, verify lid seal seated correctly\n3. **Re-torque**: Apply proper torque sequence per vendor spec (P/N 839-0892)\n4. **Leak check**: Must achieve <0.5 mTorr/min for margin\n5. **Extended seasoning**: Run 8 conditioning wafers\n6. **Validation**: Process qual wafer, verify no edge defects\n\n## Prevention Measures\n\n- Require <0.5 mTorr/min leak rate target (vs 1.0 limit) for new seals\n- Add seal installation checklist to PM procedure\n- Verify seal batch/lot number for traceability\n\n**Severity**: Critical\n**Yield Impact**: 25%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Intermittent edge ring defects on lot W2024-7834. Only wafers 5, 10, 15, 20, 25 affected (every 5th wafer). Ring pattern at 7-11mm from edge. 8% overall lot yield loss.\n\nProcess Context: ETCH-LAM-05 gate etch. Recipe: HKMG_GATE. Tool at 2,200 RF-hours. Chamber temperature cycling observed in FDC data. Chiller maintenance performed last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber temperature cycling causing seal expansion/contraction\n- Pattern of every 5th wafer correlates with chamber thermal cycle period\n- Chiller maintenance last week may have affected cooling stability\n- Temperature variation causing O-ring seal to cycle between proper and improper seating\n\n**Contributing Factors**:\n- Chiller setpoint or PID tuning changed during maintenance\n- Seal material showing thermal fatigue at 2,200 RF-hours\n\n## Corrective Actions\n\n1. **Review FDC**: Analyze temperature trends, identify cycling period\n2. **Chiller check**: Verify coolant flow, setpoint, PID parameters match pre-PM values\n3. **Stabilize temperature**: Allow 4-hour thermal soak before production\n4. **Seal inspection**: Check O-ring for thermal fatigue, replace if hardened P/N 839-0127\n5. **Validation**: Process 10 consecutive wafers, verify no pattern\n\n## Prevention Measures\n\n- Add temperature stability check to post-chiller-maintenance qual\n- Set FDC alarm for temperature variation >±1°C\n- Document chiller parameters before and after maintenance\n\n**Severity**: Minor\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects at 5-9mm from edge on lot W2024-8156. Pattern shows as etch non-uniformity with 14% higher etch rate at edge. 16% yield loss on 18 wafers. Issue persists across 3 consecutive lots.\n\nProcess Context: ETCH-TEL-02 dielectric etch. Recipe: TEOS_VIA. RF-hours: 2,780. Focus ring replaced 500 RF-hours ago. Gas flow verified normal. Chamber pressure stable.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: O-ring degradation beyond replacement threshold\n- 2,780 RF-hours significantly exceeds 2,500 RF-hour O-ring life limit\n- 14% edge etch rate variation indicates plasma edge leak\n- Persistence across 3 lots confirms systematic degradation\n\n**Contributing Factors**:\n- Focus ring replacement did not include O-ring inspection\n- PM schedule not synchronized with O-ring replacement cycle\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-TEL-02\n2. **O-ring replacement**: Replace all chamber O-rings P/N 839-0215 and 839-0216\n3. **Leak verification**: Achieve <0.5 mTorr/min\n4. **Uniformity map**: Run 49-point etch uniformity, target <3% edge/center\n5. **Lot disposition**: Review last 3 lots for rework potential\n\n## Prevention Measures\n\n- Link O-ring replacement to RF-hour counter alarm at 2,400 hours\n- Include O-ring inspection with any chamber open event\n- Add uniformity check to weekly qual wafer program\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Faint edge ring pattern on lot W2024-9203 at 12-15mm from edge. Defects are micro-scratches oriented radially. 6% yield loss on 8 wafers. Pattern only on wafers from slots 1-8 in FOUP.\n\nProcess Context: Post-etch handling through HANDLER-BROOKS-04. Wafers transferred to FOUP-7823 after ETCH-LAM-09. Robot end effector replaced 2 weeks ago. Edge grip alignment verified.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP slot damage in positions 1-8\n- Radial micro-scratches indicate mechanical contact during insertion\n- Only slots 1-8 affected rules out robot end effector (would affect all slots)\n- FOUP-7823 likely has burr or damage in lower slots\n\n**Contributing Factors**:\n- FOUP may have been dropped or impacted\n- Slots 1-8 are lower positions, more susceptible to cassette base damage\n\n## Corrective Actions\n\n1. **Quarantine**: Immediately quarantine FOUP-7823\n2. **Inspection**: Examine slots 1-8 under magnification for burrs/damage\n3. **FOUP replacement**: If damage confirmed, scrap FOUP-7823\n4. **Wafer review**: Inspect affected wafers for additional damage\n5. **Cross-reference**: Check if other lots used FOUP-7823 recently\n\n## Prevention Measures\n\n- Implement FOUP inspection every 100 uses\n- Add FOUP drop detection logging\n- Create slot-specific defect tracking to enable pattern detection\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defect pattern on lot W2024-1057 showing plasma damage at 8-13mm from edge. 20% yield loss. All 25 wafers affected. Damage correlates with RF power spike logged in FDC data at 14:32.\n\nProcess Context: ETCH-AMAT-12 metal etch. Recipe: CU_DUAL_DAMASCENE. RF power nominal 800W. FDC shows spike to 1,200W lasting 3 seconds. RF generator at 4,500 hours operation.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF generator instability causing power spike\n- 50% power spike (800W to 1,200W) caused localized plasma intensification\n- Edge region most sensitive to RF coupling variations\n- Generator at 4,500 hours approaching maintenance interval\n\n**Contributing Factors**:\n- RF generator capacitor degradation\n- No interlock configured for RF power excursion\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-AMAT-12\n2. **RF diagnostics**: Run generator self-test, check capacitor bank\n3. **Generator service**: Replace capacitors if out of spec, or full generator PM\n4. **Interlock setup**: Configure RF power ±10% interlock to abort process\n5. **Validation**: Run 5 monitor wafers with RF power logging enabled\n\n## Prevention Measures\n\n- Set RF generator PM at 4,000 hours\n- Implement RF power excursion alarm and auto-abort\n- Add RF stability check to daily qualification\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring contamination on lot W2024-2341 at 6-9mm from edge. Metallic particles detected via EDX analysis. 11% yield loss on 14 wafers. First occurrence of this defect type on this tool.\n\nProcess Context: ETCH-LAM-14 aluminum etch. Recipe: AL_PAD_OPEN. Chamber at 1,800 RF-hours. New process qualified 2 weeks ago. Previous recipe was oxide etch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cross-contamination from recipe change\n- Chamber previously ran oxide etch, now running aluminum etch\n- Metallic particles from new Al recipe reacting with residual oxide chemistry\n- Inadequate chamber conversion procedure\n\n**Contributing Factors**:\n- Chamber walls retain oxide etch byproducts\n- Aluminum process parameters aggressive for chamber condition\n- Insufficient seasoning after recipe change\n\n## Corrective Actions\n\n1. **Chamber clean**: Full wet clean to remove all residual deposits\n2. **Wall conditioning**: Apply new seasoning layer with Al recipe (15 wafers)\n3. **Edge focus**: Run edge-focus cleaning cycle\n4. **Particle check**: Run particle monitor wafer, target <5 particles >0.2um at edge\n5. **Gradual ramp**: Use reduced power for first 10 production wafers\n\n## Prevention Measures\n\n- Establish chamber conversion procedure for recipe family changes\n- Require extended seasoning (15 wafers) for metal/dielectric transitions\n- Add edge particle monitoring to recipe change qualification\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3567 with 9% yield loss. Ring visible at 10-14mm from edge. Defects show as incomplete etch. Only first 5 wafers of 25-wafer lot affected.\n\nProcess Context: ETCH-TEL-07 poly etch. Recipe: POLYCIDE_V2. Tool was idle for 6 hours before this lot. First lot of morning shift. Chamber at 2,100 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient chamber conditioning after extended idle\n- 6-hour idle allowed chamber walls to cool and desorb conditioning layer\n- First 5 wafers absorbed conditioning chemicals, affecting edge uniformity\n- Chamber stabilized by wafer 6\n\n**Contributing Factors**:\n- No idle-time-based conditioning protocol\n- Morning shift startup procedure does not include conditioning wafers\n\n## Corrective Actions\n\n1. **Immediate**: Process 3 dummy wafers before resuming production\n2. **Review**: Check first 5 wafers for rework eligibility\n3. **Recipe update**: Add auto-conditioning step if idle >4 hours\n4. **SOP update**: Morning shift to run 3 conditioning wafers before production\n\n## Prevention Measures\n\n- Implement auto-idle detection with conditioning wafer requirement\n- Set FDC idle time alarm at 4 hours\n- Update shift handoff procedure to include idle time communication\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Asymmetric edge ring on lot W2024-4829 - defects only on left side of wafer edge (9-12mm from edge, 270-degree sector). 7% yield loss on 10 wafers. Pattern rotates with wafer notch orientation.\n\nProcess Context: ETCH-LAM-03 STI etch. Recipe: STI_TRENCH_V4. Wafer rotation enabled during process. Gas injection from single side. Chamber at 1,950 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform gas injection causing asymmetric etch\n- Single-side gas injection creating flow asymmetry\n- Pattern rotating with notch confirms wafer-relative issue (not chamber-fixed)\n- Gas distribution compromised on injection side\n\n**Contributing Factors**:\n- Gas injection nozzle partially clogged\n- Showerhead holes asymmetrically blocked\n\n## Corrective Actions\n\n1. **Gas flow check**: Verify flow from all injection points\n2. **Nozzle inspection**: Check gas injection nozzle for deposits/clog\n3. **Showerhead mapping**: Use pressure mapping to identify blocked regions\n4. **Clean or replace**: Ultrasonically clean showerhead or replace P/N 623-1847\n5. **Validation**: Process test wafer with 49-point uniformity measurement\n\n## Prevention Measures\n\n- Add quarterly showerhead flow mapping to PM schedule\n- Monitor gas delivery pressure differentials via FDC\n- Implement dual-zone gas flow monitoring\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-5912 with polymer residue at 7-11mm from edge. 19% yield loss across 20 wafers. Residue analysis shows carbon-fluorine compounds. Issue appeared after gas bottle change.\n\nProcess Context: ETCH-AMAT-06 oxide etch using CF4/CHF3 chemistry. Recipe: CONTACT_OXIDE. New CF4 bottle connected 4 hours ago. Gas purity certificate shows 99.999%. Chamber at 2,350 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gas line contamination from bottle change\n- C-F polymer residue indicates gas chemistry issue\n- Onset after bottle change points to gas delivery contamination\n- Possible moisture or contaminant introduced during connection\n\n**Contributing Factors**:\n- Gas line purge may have been inadequate\n- Regulator or line fitting contamination\n- Moisture in new bottle or delivery system\n\n## Corrective Actions\n\n1. **Gas line purge**: Extended purge of CF4 line (30 minutes minimum)\n2. **Regulator check**: Inspect regulator for contamination, replace if needed\n3. **Moisture test**: Verify gas moisture <1 ppm at point of use\n4. **Line bake**: Heat gas delivery line if moisture suspected\n5. **Validation**: Run 5 monitor wafers after purge complete\n\n## Prevention Measures\n\n- Implement extended purge protocol for all gas changes (30 min minimum)\n- Add point-of-use moisture monitoring for critical gases\n- Require gas line certification after any connection change\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-6243 at 5-8mm from edge with 13% yield loss. Defects appear as localized hot spots causing resist reticulation. Pattern consistent across 16 wafers.\n\nProcess Context: LITH-TEL-09 hot plate bake after coat. Recipe: I_LINE_BAKE. Hot plate temperature set at 110C. Edge temperature measured 118C. Thermocouple replaced 1 month ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Hot plate edge zone temperature calibration error\n- Edge temperature 8C higher than setpoint (118C vs 110C)\n- Temperature differential causing resist over-bake and reticulation at edge\n- Recent thermocouple replacement may have calibration offset\n\n**Contributing Factors**:\n- Edge zone thermocouple not calibrated after replacement\n- Temperature uniformity not verified post-maintenance\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run full 49-point temperature uniformity test\n2. **Thermocouple cal**: Recalibrate edge zone thermocouple\n3. **Heater check**: Verify edge heater zone not over-powered\n4. **Target uniformity**: Achieve ±2C across wafer surface\n5. **Validation**: Process test wafer, verify no edge reticulation\n\n## Prevention Measures\n\n- Require temperature mapping after any thermocouple change\n- Add edge temperature to daily tool qualification check\n- Set FDC alarm for edge-center temperature difference >3C\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring yield loss of 28% on lot W2024-7358. Catastrophic etch damage at 8-15mm from edge. All 25 wafers affected. FDC data shows chamber pressure spike from 15mT to 45mT during process.\n\nProcess Context: ETCH-LAM-16 gate etch. Recipe: FINFET_GATE. Chamber at 2,600 RF-hours. Pressure spike lasted 8 seconds. Throttle valve position stable during event.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber vacuum leak causing pressure excursion\n- 3x pressure increase (15mT to 45mT) indicates significant leak\n- Stable throttle valve rules out pumping system issue\n- O-ring failure likely source at 2,600 RF-hours (exceeds 2,500 limit)\n\n**Contributing Factors**:\n- O-ring beyond service life\n- No process abort configured for pressure excursion\n- Leak may have been developing gradually\n\n## Corrective Actions\n\n1. **Immediate**: Tool down, do not attempt additional wafers\n2. **Leak detection**: Helium leak check entire chamber\n3. **O-ring replacement**: Replace all seals P/N 839-0127, 839-0128, 839-0129\n4. **Vacuum verification**: Achieve base pressure and leak rate <0.5 mTorr/min\n5. **Full qualification**: Run complete qual sequence before production\n\n## Prevention Measures\n\n- Set pressure excursion interlock to abort at ±20% deviation\n- Replace O-rings at 2,400 RF-hours (before 2,500 limit)\n- Add trending for base pressure and leak rate\n\n**Severity**: Critical\n**Yield Impact**: 28%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-8491 with 10% yield loss. Visible contamination ring at 11-14mm from edge. Contamination is organic per FTIR analysis. 12 wafers affected. Issue started after resist strip process.\n\nProcess Context: Wafers processed through STRIP-AMAT-02 then ETCH-LAM-08. Strip recipe: PHOTORESIST_ASH. Strip chamber at 3,200 RF-hours. Edge contamination detected after etch step.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete photoresist strip at wafer edge\n- Organic contamination indicates resist residue\n- Strip chamber at 3,200 RF-hours - edge ring may have erosion affecting edge plasma\n- Residue transferred to etch chamber causing contamination pattern\n\n**Contributing Factors**:\n- Strip chamber edge ring erosion reducing edge strip efficiency\n- Edge resist thickness may exceed strip recipe capability\n- Cross-contamination between strip and etch chambers\n\n## Corrective Actions\n\n1. **Strip verification**: Add edge inspection after strip on sample wafers\n2. **Strip recipe tune**: Increase edge zone time or power for complete removal\n3. **Edge ring check**: Inspect strip chamber edge ring, replace if eroded P/N 715-3892\n4. **Etch chamber clean**: Run O2 plasma clean to remove organic contamination\n5. **Validation**: Process test lot with edge inspection at each step\n\n## Prevention Measures\n\n- Add edge resist verification step to strip qualification\n- Track strip chamber edge ring at 3,000 RF-hour intervals\n- Implement cross-contamination checks between process steps\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Subtle edge ring at 6-10mm from edge on lot W2024-9623. CD measurements show 8% bias at edge vs center. 5% yield loss on 8 wafers. Pattern appeared after focus offset adjustment.\n\nProcess Context: LITH-ASML-03 scanner. Recipe: METAL1_LITHO. Focus offset changed from +0.05um to +0.15um yesterday. Edge exposure settings unchanged. Lens aberration check passed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Focus offset change affecting edge field exposure\n- 0.10um focus shift impacting depth of focus margin at wafer edge\n- Edge fields more sensitive to focus variation due to wafer bow\n- CD bias at edge indicates defocus condition\n\n**Contributing Factors**:\n- Focus offset optimized for center, not edge performance\n- Wafer chuck flatness affecting edge focus\n- No edge-specific focus compensation applied\n\n## Corrective Actions\n\n1. **Focus review**: Evaluate focus offset impact on edge vs center CD\n2. **Leveling check**: Verify wafer leveling sensor calibration\n3. **Edge compensation**: Consider edge-field focus offset adjustment\n4. **Chuck flatness**: Check chuck for edge zone flatness deviation\n5. **Validation**: Run focus-exposure matrix with edge CD measurements\n\n## Prevention Measures\n\n- Include edge field CD in focus offset qualification\n- Implement edge-to-center CD monitoring via FDC\n- Add edge focus margin check to recipe change procedure\n\n**Severity**: Minor\n**Yield Impact**: 5%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0134 showing 17% yield loss. Ring pattern at 9-13mm from edge. Defect type is micro-masking causing pillar formation. Pattern on all 24 wafers.\n\nProcess Context: ETCH-LAM-19 silicon etch. Recipe: DEEP_SI_TSV. Passivation gas: C4F8. Chamber at 2,450 RF-hours. Edge passivation appears thicker than center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge zone C4F8 passivation gas over-concentration\n- Micro-masking from excessive polymer deposition at edge\n- Gas flow pattern causing C4F8 accumulation in edge region\n- Creates differential etch rate leading to pillar formation\n\n**Contributing Factors**:\n- Gas distribution ring may have partial blockage\n- RF-hours at 2,450 approaching maintenance threshold\n- Edge gas flow rate not balanced with center\n\n## Corrective Actions\n\n1. **Gas flow mapping**: Check C4F8 distribution across wafer\n2. **Flow balance**: Adjust edge-to-center C4F8 ratio\n3. **Distribution ring**: Inspect and clean gas distribution ring P/N 623-2951\n4. **Recipe tune**: Reduce C4F8 flow or add edge-specific compensation\n5. **Validation**: Verify edge/center etch profile uniformity <5%\n\n## Prevention Measures\n\n- Add edge passivation thickness to process monitoring\n- Quarterly gas distribution uniformity check\n- Recipe DOE for edge-center gas balance optimization\n\n**Severity**: Major\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1256 at 5-7mm from edge. Electrical failures in edge die rows. 21% yield loss across 18 wafers. Issue correlates with new EBR solvent lot.\n\nProcess Context: LITH-TEL-14 coat and develop track. Recipe: ARF_RESIST_V2. EBR solvent lot changed 2 days ago. Solvent: PGMEA. New lot from same vendor. Solvent analysis shows 99.8% purity (spec: 99.9%).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR solvent purity below specification\n- Solvent at 99.8% vs 99.9% specification\n- 0.1% impurity causing edge resist interaction\n- Electrical failures indicate ionic contamination from solvent impurity\n\n**Contributing Factors**:\n- Incoming solvent QC may not have flagged marginal purity\n- Impurity type likely metallic or ionic\n- Edge zone most exposed to solvent during EBR\n\n## Corrective Actions\n\n1. **Quarantine solvent**: Remove current PGMEA lot from service\n2. **Impurity analysis**: Send solvent for metals/ionic analysis\n3. **Solvent replacement**: Install verified 99.9%+ purity lot\n4. **Line purge**: Flush EBR solvent delivery lines\n5. **Validation**: Process test lot with edge die electrical screening\n\n## Prevention Measures\n\n- Implement incoming solvent verification testing\n- Set purity specification to 99.95% for margin\n- Add edge die electrical test to lot acceptance criteria\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern with 8% yield loss on lot W2024-2387. Defects at 10-15mm from edge show as thin film delamination. 11 wafers affected. All from single deposition chamber.\n\nProcess Context: CVD-AMAT-07 TEOS oxide deposition. Recipe: ILD_TEOS_V3. Chamber at 1,650 RF-hours. Deposition rate trending 3% lower than baseline. Stress measurement shows tensile shift at edge.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge zone deposition temperature non-uniformity causing stress mismatch\n- Tensile stress shift at edge indicates temperature variation\n- 3% deposition rate decline suggests showerhead degradation\n- Film stress differential causing delamination at edge\n\n**Contributing Factors**:\n- Edge heater zone may be running cool\n- Showerhead gas distribution degrading\n- Film thickness variation contributing to stress differential\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run 49-point pedestal temperature measurement\n2. **Heater check**: Verify edge zone heater output matches center\n3. **Showerhead inspection**: Check for deposits or hole blockage P/N 623-1472\n4. **Process tune**: Adjust edge temperature or gas flow for stress matching\n5. **Validation**: Deposit monitor wafer, verify stress uniformity <50MPa variation\n\n## Prevention Measures\n\n- Add stress uniformity to weekly tool qualification\n- Monitor deposition rate trend, alarm at -2% deviation\n- Implement edge temperature FDC monitoring\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-3498 with 15% yield loss. Ring at 8-12mm from edge shows excessive material removal. 19 wafers affected. CMP process suspected.\n\nProcess Context: CMP-AMAT-04 oxide CMP. Recipe: STI_POLISH. Pad conditioned 50 wafers ago. Slurry flow verified normal. Edge removal rate 18% higher than center (spec: <10%).",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: CMP pad edge profile degradation\n- 18% edge removal rate exceeds 10% specification\n- Pad conditioning 50 wafers ago may have created edge wear pattern\n- Retaining ring pressure may be non-uniform\n\n**Contributing Factors**:\n- Pad approaching end of life creating non-uniform profile\n- Conditioner disk may be causing edge-preferential pad wear\n- Retaining ring wear affecting edge pressure\n\n## Corrective Actions\n\n1. **Pad profile**: Measure pad thickness profile center-to-edge\n2. **Pad replacement**: If edge wear >0.5mm, replace pad P/N 445-2893\n3. **Conditioner check**: Verify conditioner disk flatness and pressure\n4. **Retaining ring**: Inspect retaining ring for wear, replace if >1mm wear P/N 445-3901\n5. **Validation**: Run removal rate monitor, verify <10% edge/center variation\n\n## Prevention Measures\n\n- Track removal rate uniformity per lot via FDC\n- Set pad life limit based on edge/center ratio, not just wafer count\n- Add weekly pad profile measurement to PM schedule\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-4612 at 6-9mm from edge. Yield loss 12%. Defects are etch residue type. Pattern appears only on wafers processed in afternoon shift.\n\nProcess Context: ETCH-TEL-11 via etch. Recipe: DUAL_DAMASCENE_VIA. Morning shift: normal yield. Afternoon shift: edge ring defects. Same tool, recipe, and operators. Chamber at 2,150 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Time-dependent chamber drift affecting edge uniformity\n- Afternoon shift issues suggest chamber warming over operating day\n- Extended operation causing thermal drift in edge zone\n- Morning qualification may not reflect afternoon conditions\n\n**Contributing Factors**:\n- Chamber thermal equilibrium shifting during continuous operation\n- Edge seal behavior changing with temperature\n- Daily qualification only captures morning state\n\n## Corrective Actions\n\n1. **Thermal monitoring**: Add FDC tracking for chamber temperature throughout day\n2. **Mid-day qual**: Run uniformity monitor wafer at shift change\n3. **Thermal compensation**: Implement time-based recipe offset if needed\n4. **Seal inspection**: Check if O-ring behavior changes with extended heating\n5. **Validation**: Compare morning vs afternoon uniformity data over 1 week\n\n## Prevention Measures\n\n- Implement multi-point daily qualification (morning, mid-day, end of day)\n- Add FDC alarms for edge zone temperature drift >2C\n- Consider chamber cool-down period if running >8 hours continuous\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-5723 showing 23% yield loss. Pattern at 7-11mm from edge. Particle contamination type with high aspect ratio particles. All 22 wafers affected.\n\nProcess Context: ETCH-LAM-21 high aspect ratio contact etch. Recipe: HAR_CONTACT_V2. Chamber at 2,890 RF-hours. Upper electrode recently replaced. Lower electrode original.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Electrode material mismatch causing edge arcing\n- New upper electrode paired with worn lower electrode\n- RF coupling mismatch at electrode edges generating micro-arcs\n- High aspect ratio particles are electrode material sputtered from arcing\n\n**Contributing Factors**:\n- Lower electrode at 2,890 RF-hours is end-of-life\n- New upper electrode has different RF characteristics than worn lower\n- HAR recipe uses high RF power amplifying mismatch effects\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-21\n2. **Lower electrode replacement**: Install matched lower electrode P/N 715-4821\n3. **Chamber inspection**: Check for arc damage on chamber walls\n4. **RF tuning**: Verify RF match after both electrodes replaced\n5. **Validation**: Run qual wafer, verify no arcing in OES signal\n\n## Prevention Measures\n\n- Replace upper and lower electrodes as matched pair\n- Track electrode RF-hours separately for upper and lower\n- Set replacement threshold at 2,500 RF-hours for HAR recipes\n\n**Severity**: Critical\n**Yield Impact**: 23%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-6834 at 12-15mm from edge. Yield loss 9%. Defects show as resist thickness variation. Only affects thick resist recipe. Thin resist recipe normal.\n\nProcess Context: LITH-TEL-17 resist coat. Recipe: THICK_I_LINE (2.5um target). Spin speed 2,800 rpm. EBR position verified. Same cup used for both thick and thin recipes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge bead formation in thick resist causing non-uniform EBR\n- 2.5um thick resist creates larger edge bead than thin resist\n- Standard EBR not fully removing thick resist edge bead\n- Edge bead interfering with exposure and development\n\n**Contributing Factors**:\n- EBR parameters not optimized for thick resist\n- Spin acceleration profile creating excessive edge buildup\n- EBR solvent volume insufficient for thick resist\n\n## Corrective Actions\n\n1. **Edge profile**: Measure edge bead thickness pre and post EBR\n2. **EBR optimization**: Increase EBR solvent volume for thick recipe\n3. **Spin profile tune**: Adjust acceleration profile to reduce edge buildup\n4. **Multi-pass EBR**: Consider 2-pass EBR for thick resist\n5. **Validation**: Verify edge bead height <3um post-EBR\n\n## Prevention Measures\n\n- Create resist-thickness-specific EBR parameters\n- Add edge bead measurement to thick resist qualification\n- Recipe DOE for thick resist edge optimization\n\n**Severity**: Minor\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-7945 with 14% yield loss. Ring at 5-9mm from edge. Metal residue contamination. Issue on wafers processed right after chamber clean.\n\nProcess Context: ETCH-AMAT-15 metal etch. Recipe: TIN_HARDMASK. Wet chamber clean performed this morning. First production lot after clean. Chamber at 3,100 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Inadequate chamber conditioning after wet clean\n- Metal residue from insufficient seasoning post-clean\n- Wet clean exposed bare chamber surfaces\n- First lot absorbed desorbing contamination from chamber walls\n\n**Contributing Factors**:\n- Seasoning wafer count too low after wet clean\n- Chamber at 3,100 RF-hours has significant wall deposition history\n- Edge region most affected by wall desorption\n\n## Corrective Actions\n\n1. **Extended seasoning**: Run 15 additional conditioning wafers (vs standard 5)\n2. **Particle check**: Run particle monitor wafer, verify <3 particles >0.2um\n3. **Wall analysis**: Check for remaining contamination source\n4. **Lot disposition**: Evaluate affected wafers for rework\n5. **Process resume**: Only after particle and uniformity qual pass\n\n## Prevention Measures\n\n- Increase post-wet-clean conditioning to 15 wafers minimum\n- Scale conditioning count with chamber RF-hours (more hours = more conditioning)\n- Add particle qualification step to post-clean procedure\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring yield impact of 11% on lot W2024-8056. Pattern at 8-12mm from edge. Via etch incomplete at edge. Center vias fully open. 16 wafers affected.\n\nProcess Context: ETCH-LAM-23 via etch. Recipe: M2_VIA_OPEN. Endpoint detection used. Endpoint triggered normally. Over-etch time: 30%. Edge via depth 15% shallow vs center.\n\nProcess Context: ETCH-LAM-23 via etch. Recipe: M2_VIA_OPEN. Endpoint detection used. Endpoint triggered normally. Over-etch time: 30%. Edge via depth 15% shallow vs center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient over-etch for edge via completion\n- 30% over-etch insufficient for 15% edge etch rate lag\n- Endpoint based on center/average, misses edge completion\n- Edge plasma density lower causing reduced etch rate\n\n**Contributing Factors**:\n- Endpoint detection window favors center measurement\n- Edge uniformity degradation not captured by endpoint\n- Over-etch percentage may need increase for this via size\n\n## Corrective Actions\n\n1. **Over-etch increase**: Raise over-etch from 30% to 50%\n2. **Edge monitoring**: Add edge via SEM inspection to qualification\n3. **Uniformity check**: Verify edge/center etch rate, target <10% variation\n4. **Endpoint tuning**: Consider edge-weighted endpoint if available\n5. **Validation**: Process test wafer, verify edge via fully open\n\n## Prevention Measures\n\n- Add edge via depth to inline metrology sampling\n- Set over-etch margin based on edge/center uniformity measurement\n- Periodic via cross-section at wafer edge\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9167 at 10-14mm from edge. 18% yield loss. Defects are crystal damage type from ion implant. 20 wafers affected.\n\nProcess Context: IMPLANT-AMAT-03 high dose implant. Recipe: SOURCE_DRAIN_AS. Beam current stable. Wafer temperature exceeded 150C at edge (spec: <120C). Faraday cup readings normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer edge overheating during implant\n- Edge temperature 150C exceeds 120C limit by 25%\n- High dose implant generating excessive heat at edge\n- Inadequate thermal contact at wafer periphery\n\n**Contributing Factors**:\n- Wafer clamp thermal conductivity degraded at edge\n- Helium backside cooling not reaching edge zone\n- Recipe dose rate too high for edge thermal dissipation\n\n## Corrective Actions\n\n1. **Clamp inspection**: Check thermal contact ring for wear or deformation\n2. **He cooling check**: Verify helium flow reaching wafer edge\n3. **Recipe tune**: Consider multi-step implant with cooling breaks\n4. **Temperature monitoring**: Add edge zone temperature to FDC\n5. **Validation**: Run test implant with temperature mapping\n\n## Prevention Measures\n\n- Set edge temperature interlock at 130C\n- Add edge thermal monitoring to high-dose recipes\n- Implement dose-rate derating for edge-sensitive devices\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0278 showing 7% yield loss. Pattern at 6-10mm from edge. Defects appear as under-developed resist. 9 wafers affected. Issue worse on thinner wafers.\n\nProcess Context: LITH-TEL-21 develop track. Recipe: POS_RESIST_DEV. Developer: TMAH 2.38%. Develop time: 60 sec. Puddle develop process. Wafer thickness varies 770-780um in lot.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge develop uniformity affected by wafer thickness variation\n- Thinner wafers (770um) having edge develop issues\n- Puddle develop sensitive to wafer bow/surface tension\n- Edge puddle retention varies with wafer geometry\n\n**Contributing Factors**:\n- Puddle develop process not optimized for thickness variation\n- Edge surface tension effects\n- Developer temperature at edge may differ from center\n\n## Corrective Actions\n\n1. **Process analysis**: Correlate defects with specific wafer thickness\n2. **Develop optimization**: Test extended develop time (65-70 sec) for thin wafers\n3. **Edge rinse**: Add edge-specific rinse step\n4. **Developer flow**: Increase developer dispense for better edge coverage\n5. **Validation**: Process wafers spanning thickness range, verify uniformity\n\n## Prevention Measures\n\n- Sort incoming wafers by thickness for develop recipe assignment\n- Develop thickness-specific develop recipes if variation persists\n- Add edge develop uniformity to qualification criteria\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1389 at 7-12mm from edge. 16% yield loss. Corrosion-type defects. Issue appeared 24 hours after etch completion. 17 wafers affected.\n\nProcess Context: ETCH-LAM-26 aluminum etch. Recipe: AL_M3_PATTERN. Wafers stored in cleanroom after etch. Queue time to next step: 28 hours. Humidity in cleanroom: 45% RH.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-etch corrosion from chlorine residue at wafer edge\n- Al etch uses chlorine chemistry leaving Cl residue\n- 28-hour queue time allowed moisture absorption\n- 45% RH sufficient to trigger HCl formation at edge residue sites\n- Edge more susceptible due to higher residue concentration\n\n**Contributing Factors**:\n- Queue time exceeded Q-time limit (typically 4-8 hours for Al etch)\n- Post-etch strip/clean not performed before storage\n- No nitrogen purge in storage\n\n## Corrective Actions\n\n1. **Immediate clean**: Remaining wafers need immediate DI water rinse\n2. **Q-time enforcement**: Set hard Q-time limit of 4 hours for AL etch\n3. **Passivation step**: Add in-situ passivation plasma after Al etch\n4. **Storage upgrade**: Use nitrogen-purged storage for post-Al-etch wafers\n5. **Lot disposition**: Evaluate corroded wafers for salvage potential\n\n## Prevention Measures\n\n- Implement Q-time monitoring system with alerts\n- Add post-etch passivation to all Al etch recipes\n- Reduce cleanroom humidity to 40% in Al etch area\n\n**Severity**: Critical\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-2490 with 13% yield loss. Pattern at 5-8mm from edge. Defects show as local oxidation. 14 wafers affected. Issue on wafers with new liner oxide.\n\nProcess Context: FURNACE-TEL-05 liner oxidation. Recipe: LINER_OX_DRY. Temperature: 950C. Time: 30 min. Edge oxide 15% thicker than center. Previous lots with same recipe showed uniform oxide.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Furnace edge zone temperature higher than center\n- 15% thicker oxide at edge indicates higher temperature\n- Edge temperature approximately 20C higher based on oxide growth kinetics\n- Furnace heating element or insulation issue at edge zone\n\n**Contributing Factors**:\n- Heating element degradation causing non-uniform heating\n- Boat position may have shifted affecting temperature profile\n- Recent PM may have affected zone calibration\n\n## Corrective Actions\n\n1. **Temperature profile**: Run TC wafer to map edge-to-center temperature\n2. **Heating element check**: Verify edge zone heater output and calibration\n3. **Insulation inspection**: Check for degraded insulation at furnace ends\n4. **Zone rebalancing**: Adjust edge zone setpoint to compensate\n5. **Validation**: Process monitor wafer, verify <3% oxide uniformity\n\n## Prevention Measures\n\n- Weekly temperature uniformity check with TC wafer\n- Add oxide thickness uniformity to post-PM qualification\n- Set FDC alarm for edge zone temperature deviation >5C\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3501 at 9-13mm from edge. 10% yield loss. Particle contamination on 13 wafers. Particles are silicon-based per EDX. Issue after wafer handling.\n\nProcess Context: Wafers handled through HANDLER-YASKAWA-02 to FOUP transfer. Robot at 45,000 wafer moves. End effector last cleaned 2 weeks ago. Particle count in mini-environment: 0.5/ft3.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot end effector edge contact generating silicon particles\n- Robot at 45,000 moves approaching 50,000 replacement threshold\n- End effector wear causing edge contact with wafers\n- Silicon particles from wafer edge chipping during handling\n\n**Contributing Factors**:\n- End effector vacuum pad wear\n- Edge grip pads may be misaligned\n- 2-week interval between cleaning too long\n\n## Corrective Actions\n\n1. **End effector inspection**: Check for wear, scoring, misalignment\n2. **Replace end effector**: Install new P/N 412-1105 if wear detected\n3. **Teach point verification**: Verify all robot positions\n4. **Cleaning schedule**: Reduce to weekly end effector cleaning\n5. **Validation**: Run particle wafer through handler, target <0.1/ft3\n\n## Prevention Measures\n\n- Set end effector replacement at 40,000 moves (proactive)\n- Weekly end effector inspection and cleaning\n- Particle monitoring after every PM on handler\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-4612 at 11-15mm from edge. Yield loss 6%. Thin film stress cracking at edge. 8 wafers affected. New nitride recipe being qualified.\n\nProcess Context: CVD-AMAT-11 silicon nitride. Recipe: SIN_STRESS_HIGH (new). Deposition stress: -1.2 GPa compressive. Film thickness: 200nm. Previous recipe stress: -0.8 GPa.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Excessive compressive stress in new nitride recipe causing edge cracking\n- -1.2 GPa stress exceeds edge adhesion limit\n- 50% stress increase from previous recipe\n- Edge region has higher stress concentration due to geometry\n\n**Contributing Factors**:\n- New recipe optimized for center, not edge stress\n- Edge temperature may differ from center affecting stress\n- Underlying film stack may not accommodate high stress at edge\n\n## Corrective Actions\n\n1. **Stress optimization**: Reduce stress to -1.0 GPa for edge compatibility\n2. **Edge compensation**: Adjust edge zone parameters for stress balance\n3. **Process window**: Define stress limits based on edge cracking threshold\n4. **Film stack review**: Verify underlying films can accommodate stress\n5. **Validation**: Process test wafer, verify no edge cracking at -1.0 GPa\n\n## Prevention Measures\n\n- Include edge stress measurement in recipe qualification\n- Set stress limits based on edge cracking studies\n- Add edge inspection to inline monitoring for high-stress films\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-5723 at 8-11mm from edge. 19% yield loss. Pattern transfer defects showing incomplete exposure. 21 wafers affected. Issue specific to one scanner.\n\nProcess Context: LITH-ASML-07 scanner. Recipe: VIA2_LITHO. Dose: 25mJ/cm2. Edge exposure dose measured 18% lower than center. Illuminator uniformity check passed last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Scanner illumination non-uniformity affecting edge fields\n- 18% dose reduction at edge below process margin\n- Edge fields receiving insufficient exposure\n- Illuminator or lens vignetting affecting edge illumination\n\n**Contributing Factors**:\n- Illuminator uniformity check may not capture edge performance\n- Lens edge transmission degrading\n- Possible contamination on illumination optics edge\n\n## Corrective Actions\n\n1. **Extended uniformity test**: Run full-field illumination uniformity including edge\n2. **Optics inspection**: Check illuminator and lens for edge contamination\n3. **Dose compensation**: Implement edge field dose correction if available\n4. **Lens cleaning**: Clean optical surfaces if contamination found\n5. **Validation**: Verify edge dose uniformity <5% after correction\n\n## Prevention Measures\n\n- Include edge field in weekly illuminator uniformity check\n- Add edge dose monitoring to FDC\n- Quarterly full-field illumination mapping\n\n**Severity**: Major\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6834 at 6-10mm from edge. 22% yield loss. Plasma damage causing gate oxide breakdown. All 24 wafers critically affected.\n\nProcess Context: ETCH-LAM-28 gate etch. Recipe: HKMG_GATE_V3. Chamber at 2,720 RF-hours. RF match network replaced yesterday. First lot after RF match replacement.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: RF match network misconfiguration after replacement\n- Plasma damage indicates RF coupling issue\n- Edge zone more susceptible to RF non-uniformity\n- New RF match may have incorrect tuning for this chamber\n\n**Contributing Factors**:\n- Match network capacitor values may differ from original\n- Tuning not verified for gate etch recipe\n- No RF uniformity qualification after replacement\n\n## Corrective Actions\n\n1. **Immediate**: Tool down ETCH-LAM-28 - critical gate oxide damage\n2. **RF verification**: Check match network tuning and reflected power\n3. **Plasma uniformity**: Run OES scan to verify edge plasma characteristics\n4. **Match re-tuning**: Optimize match for minimum reflected power at edge\n5. **Full qualification**: Run complete gate etch qual sequence\n\n## Prevention Measures\n\n- Require RF match qualification after any match network service\n- Add edge plasma monitoring to post-RF-service checklist\n- Store and verify match network settings for each recipe\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-7945 at 5-7mm from edge. 8% yield loss. Metal voiding at edge. 10 wafers affected. Issue correlates with PVD chamber.\n\nProcess Context: PVD-AMAT-06 aluminum sputter. Recipe: AL_M1_FILL. Target at 850 kWh. Edge step coverage 65% vs center 85%. Deposition rate normal at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Target erosion affecting edge deposition uniformity\n- Target at 850 kWh approaching end of life (typically 1000 kWh)\n- Edge step coverage 20% lower than center indicates target groove affecting edge flux\n- Target erosion profile directing more atoms to center vs edge\n\n**Contributing Factors**:\n- Asymmetric target wear pattern\n- Magnet assembly may be off-center\n- Collimator affecting edge deposition\n\n## Corrective Actions\n\n1. **Target inspection**: Remove and measure target erosion profile\n2. **Target replacement**: If groove >60% of target thickness, replace P/N 812-2947\n3. **Magnet verification**: Check magnet position and field uniformity\n4. **Collimator check**: Inspect for asymmetric deposition or buildup\n5. **Validation**: Process test wafer, verify edge step coverage >80%\n\n## Prevention Measures\n\n- Set target replacement at 800 kWh (proactive vs 1000 limit)\n- Add edge step coverage to weekly PVD qualification\n- Monitor target kWh and edge uniformity correlation\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8056 at 10-14mm from edge. 11% yield loss. Line/space CD variation at edge. 14 wafers affected. Center CD within spec.\n\nProcess Context: LITH-NIKON-03 i-line stepper. Recipe: METAL1_ILINE. Edge CD: 0.52um vs center CD: 0.50um (spec: 0.50±0.02um). Focus verified at center. Lens aberration passed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Field curvature causing edge defocus\n- Edge CD 4% larger than center indicates defocus\n- Field curvature causing edge fields to be out of best focus plane\n- Wafer edge bow contributing to focus error\n\n**Contributing Factors**:\n- Lens field curvature at edge fields\n- Wafer flatness variation at edge\n- Focus calibration performed at center only\n\n## Corrective Actions\n\n1. **Focus mapping**: Run focus-exposure matrix at edge fields\n2. **Field curvature correction**: Apply field curvature compensation if available\n3. **Wafer leveling**: Verify leveling system performance at edge\n4. **Chuck flatness**: Check chuck for edge zone flatness\n5. **Validation**: Process test wafer, verify edge CD within ±0.02um\n\n## Prevention Measures\n\n- Include edge field CD in daily tool qualification\n- Periodic field curvature mapping (monthly)\n- Add edge CD to lot sampling plan\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9167 at 8-12mm from edge. 15% yield loss. Contact resistance high at edge die. 18 wafers affected. Contact etch looked normal.\n\nProcess Context: Barrier/seed PVD through PVD-AMAT-09. Recipe: TA_TAN_BARRIER. Edge barrier thickness 40% thinner than center. Target at 600 kWh. Chuck temperature uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: PVD edge shadowing from shield geometry\n- 40% edge thickness reduction indicates severe shadowing\n- Shield design limiting deposition at wafer periphery\n- High contact resistance from thin barrier allowing Cu diffusion\n\n**Contributing Factors**:\n- Shield may be mispositioned\n- Shield buildup changing effective geometry\n- Target-to-wafer distance not optimized for edge coverage\n\n## Corrective Actions\n\n1. **Shield inspection**: Check shield position and buildup P/N 823-4521\n2. **Shield cleaning**: Remove deposited material from shield edges\n3. **Shield adjustment**: Optimize shield position for edge coverage\n4. **Recipe tune**: Increase edge zone exposure time or power\n5. **Validation**: Verify edge barrier thickness >90% of center\n\n## Prevention Measures\n\n- Add edge thickness measurement to PVD qualification\n- Quarterly shield inspection and cleaning\n- Track shield kWh separately from target for replacement scheduling\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0278 at 7-10mm from edge. 12% yield loss. Tungsten fill incomplete at edge vias. 15 wafers affected. Center tungsten fill normal.\n\nProcess Context: CVD-AMAT-14 tungsten CVD. Recipe: W_CONTACT_FILL. WF6 flow: 300sccm. Edge deposition rate 25% lower than center. Showerhead at 4,200 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead degradation affecting edge gas distribution\n- 25% lower edge deposition rate indicates gas starvation\n- Showerhead at 4,200 RF-hours (approaching 5,000 limit) with hole degradation\n- Edge holes likely clogged or eroded more than center\n\n**Contributing Factors**:\n- WF6 corrosive nature accelerating hole degradation\n- Gas pressure drop at edge region\n- Possible thermal non-uniformity affecting CVD kinetics at edge\n\n## Corrective Actions\n\n1. **Showerhead inspection**: Remove and examine hole pattern, especially edge holes\n2. **Flow verification**: Measure gas flow uniformity across showerhead\n3. **Replace showerhead**: Install new P/N 623-3891 if edge holes degraded\n4. **Edge flow boost**: Consider edge gas injection modification\n5. **Validation**: Verify edge/center deposition uniformity <10%\n\n## Prevention Measures\n\n- Replace showerhead at 4,000 RF-hours for W CVD (proactive)\n- Quarterly showerhead flow uniformity test\n- Add edge thickness ratio to FDC monitoring\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1389 at 5-8mm from edge. 9% yield loss. Defects are crystal slip lines at edge. 11 wafers affected. High temperature anneal suspected.\n\nProcess Context: ANNEAL-TEL-02 RTP spike anneal. Recipe: SPIKE_1050C. Peak temperature: 1050C. Ramp rate: 150C/sec. Edge temperature 25C higher than center per pyrometer.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge over-temperature during RTP causing slip\n- Edge 25C higher than center at 1050C exceeds slip threshold\n- Fast ramp rate (150C/sec) amplifies edge thermal stress\n- Crystal slip initiated at wafer edge due to thermal gradient\n\n**Contributing Factors**:\n- Lamp intensity higher at edge\n- Pyrometer calibration may not capture edge accurately\n- Wafer emissivity different at edge affecting heating\n\n## Corrective Actions\n\n1. **Lamp profiling**: Map lamp intensity across wafer, reduce edge zone power\n2. **Ramp rate reduction**: Consider 100C/sec for better thermal uniformity\n3. **Pyrometer calibration**: Verify edge temperature measurement accuracy\n4. **Temperature uniformity**: Target ±10C across wafer at peak\n5. **Validation**: Process test wafer with slip detection inspection\n\n## Prevention Measures\n\n- Add edge temperature monitoring to high-temperature recipes\n- Quarterly lamp uniformity calibration\n- Set edge temperature interlock for critical anneals\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-2490 at 12-15mm from edge. 7% yield loss. Dielectric breakdown at edge. 9 wafers affected. Edge capacitor structures failing.\n\nProcess Context: CVD-AMAT-17 low-k dielectric. Recipe: ULK_ILD_V2. K value: 2.5. Edge film porosity higher than center. Deposition temperature uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform precursor delivery causing edge porosity variation\n- Higher edge porosity indicates precursor starvation or temperature issue\n- Pore distribution affecting dielectric strength at edge\n- Low-k films sensitive to deposition uniformity\n\n**Contributing Factors**:\n- Precursor flow non-uniformity at wafer edge\n- Edge zone possibly running cooler affecting crosslinking\n- Showerhead edge zone delivery issue\n\n## Corrective Actions\n\n1. **Porosity mapping**: Run full-wafer porosity measurement\n2. **Precursor flow**: Verify edge zone precursor delivery\n3. **Temperature check**: Confirm edge zone temperature matches center\n4. **Recipe tune**: Adjust edge zone parameters for uniform porosity\n5. **Validation**: Process test wafer, verify edge k-value matches center\n\n## Prevention Measures\n\n- Add edge porosity/k-value to film qualification\n- Monthly precursor delivery uniformity check\n- FDC monitoring for edge zone process parameters\n\n**Severity**: Minor\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3601 at 9-12mm from edge. 20% yield loss. Short circuits at edge die. 22 wafers affected. Metal residue between lines at edge.\n\nProcess Context: ETCH-LAM-31 copper etch (barrier etch). Recipe: CU_BARRIER_ETCH. Etch time: 45 sec. Edge over-etch 10 sec less than center. Endpoint triggered on center signal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Insufficient edge over-etch leaving barrier residue\n- Edge etch 10 sec behind center at endpoint\n- Endpoint based on center signal, missing edge completion\n- Barrier residue causing metal shorts between lines\n\n**Contributing Factors**:\n- Edge etch rate lower than center\n- Endpoint algorithm not accounting for edge delay\n- Over-etch time insufficient for edge completion\n\n## Corrective Actions\n\n1. **Over-etch extension**: Increase over-etch by 15 seconds\n2. **Edge monitoring**: Add edge zone to endpoint detection\n3. **Uniformity improvement**: Check plasma uniformity, target <10% edge/center\n4. **Lot disposition**: Affected wafers likely scrapped due to shorts\n5. **Validation**: Process test wafer with edge cross-section\n\n## Prevention Measures\n\n- Implement edge-weighted endpoint or multi-zone detection\n- Add edge metal residue check to inline inspection\n- Set over-etch based on edge completion, not center\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-4712 at 6-9mm from edge. 14% yield loss. Pattern collapse at edge. 16 wafers affected. Center patterns standing.\n\nProcess Context: LITH-TEL-25 develop track. Recipe: DEVLOP_ARF. Rinse spin: 2000rpm. Dry spin: 4000rpm. Surfactant added to rinse. Edge surface tension issues suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge pattern collapse from surface tension during drying\n- High aspect ratio patterns at edge collapsing during dry spin\n- Edge surface tension higher due to centrifugal flow concentration\n- Surfactant concentration at edge may be insufficient\n\n**Contributing Factors**:\n- Dry spin speed (4000rpm) creating high edge forces\n- Surfactant not reaching edge uniformly\n- Edge patterns may have slightly different profile\n\n## Corrective Actions\n\n1. **Spin optimization**: Reduce dry spin to 3000rpm with longer time\n2. **Surfactant boost**: Increase surfactant concentration\n3. **Edge-specific rinse**: Add dedicated edge rinse with surfactant\n4. **IPA vapor dry**: Consider IPA vapor drying for edge protection\n5. **Validation**: Process test wafer, verify edge pattern integrity\n\n## Prevention Measures\n\n- Add edge pattern inspection to develop qualification\n- Optimize surfactant delivery for uniform coverage\n- Consider lower-surface-tension rinse chemistry\n\n**Severity**: Major\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-5823 at 10-13mm from edge. 11% yield loss. Dielectric peeling at edge. 13 wafers affected. Adhesion failure at low-k/cap interface.\n\nProcess Context: CVD-AMAT-19 cap oxide on low-k. Recipe: CAP_OXIDE_V3. Pre-treatment plasma: N2/H2. Edge adhesion 30% weaker than center per scratch test. Cap thickness uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge pre-treatment plasma non-uniformity affecting adhesion\n- 30% lower edge adhesion indicates surface preparation issue\n- Pre-treatment N2/H2 plasma not reaching edge uniformly\n- Low-k surface not properly activated at edge before cap deposition\n\n**Contributing Factors**:\n- Plasma edge density lower during pre-treatment\n- Edge low-k surface may have different moisture content\n- Pre-treatment time insufficient for edge\n\n## Corrective Actions\n\n1. **Pre-treatment extension**: Increase pre-treatment time by 50%\n2. **Edge plasma check**: Verify pre-treatment plasma uniformity\n3. **Process sequence**: Consider edge-specific pre-treatment step\n4. **Adhesion verification**: Add edge adhesion test to qualification\n5. **Validation**: Process test wafer, verify edge adhesion >80% of center\n\n## Prevention Measures\n\n- Add edge adhesion to low-k integration qualification\n- Monitor edge pre-treatment plasma via OES\n- Periodic peel test sampling at wafer edge\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6934 at 5-8mm from edge. 17% yield loss. Electromigration failures at edge interconnects. 19 wafers affected. Center interconnects reliable.\n\nProcess Context: Copper dual damascene process. Edge line width 10% narrower than center. Barrier coverage at edge 25% thinner. PVD and plating tools verified normal at center.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge lithography/etch causing narrower lines with thin barrier\n- 10% narrower lines reduce EM margin\n- 25% thinner barrier at edge allows Cu diffusion hotspots\n- Compounded effect of litho CD and PVD coverage issues at edge\n\n**Contributing Factors**:\n- Edge CD bias from lithography not corrected\n- PVD barrier edge shadowing\n- ECP plating may also have edge non-uniformity\n\n## Corrective Actions\n\n1. **CD compensation**: Apply edge CD bias correction in litho\n2. **Barrier improvement**: Optimize PVD for edge step coverage\n3. **Cross-section analysis**: Full edge interconnect analysis\n4. **EM test wafers**: Run EM qualification at wafer edge\n5. **Validation**: Verify edge CD and barrier meet reliability specs\n\n## Prevention Measures\n\n- Include edge die in reliability qualification\n- Add edge CD and barrier thickness to process control\n- Periodic edge EM sampling for reliability monitoring\n\n**Severity**: Critical\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-7045 at 8-11mm from edge. 6% yield loss. Photo defects at edge fields only. 8 wafers affected. Reticle inspection passed.\n\nProcess Context: LITH-ASML-11 EUV scanner. Recipe: M1_EUV_V2. Edge field dose uniformity: 3% lower than center. Pellicle-less operation. Recent source power adjustment.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EUV source power uniformity drift after adjustment\n- 3% edge dose reduction from source power adjustment\n- Edge fields more sensitive to source uniformity changes\n- Pellicle-less operation means no attenuation to mask non-uniformity\n\n**Contributing Factors**:\n- Source power adjustment not optimized for edge illumination\n- EUV optics vignetting affecting edge fields\n- No pellicle to average out source variations\n\n## Corrective Actions\n\n1. **Source tuning**: Optimize source for uniform field illumination\n2. **Dose compensation**: Apply edge field dose correction\n3. **Uniformity mapping**: Run full-field dose uniformity measurement\n4. **Optics check**: Verify EUV optics transmission at edges\n5. **Validation**: Process test wafer, verify edge dose within 2% of center\n\n## Prevention Measures\n\n- Include edge field dose in post-source-adjustment qualification\n- Add edge dose uniformity to daily tool monitoring\n- Track source power vs edge dose correlation\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8156 at 7-10mm from edge. 13% yield loss. Gate length variation at edge. 15 wafers affected. Edge gate length 5nm longer than center.\n\nProcess Context: ETCH-LAM-33 gate etch. Recipe: FINFET_GATE_V4. Edge etch rate 8% slower than center. Chamber at 2,380 RF-hours. End-of-lot etch rate stable.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge etch rate lag causing gate length variation\n- 8% slower edge etch rate causing 5nm longer gates\n- Plasma density gradient from center to edge\n- RF-hours at 2,380 approaching O-ring replacement threshold\n\n**Contributing Factors**:\n- Edge plasma confinement degrading\n- Possible seal wear affecting edge plasma\n- Recipe not optimized for edge uniformity\n\n## Corrective Actions\n\n1. **Uniformity mapping**: Run full-wafer etch uniformity test\n2. **Seal inspection**: Check chamber seals for degradation\n3. **Edge plasma boost**: Consider edge gas flow or RF adjustment\n4. **Recipe tune**: Optimize for edge etch rate matching\n5. **Validation**: Verify edge gate length within ±2nm of target\n\n## Prevention Measures\n\n- Add edge gate length to inline metrology\n- Track edge/center etch rate ratio via FDC\n- Replace seals proactively at 2,400 RF-hours for gate etch\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9267 at 11-14mm from edge. 8% yield loss. Junction leakage at edge transistors. 10 wafers affected. Edge implant dose suspected.\n\nProcess Context: IMPLANT-AMAT-07 source/drain implant. Recipe: SD_ARSE_HIGH. Beam current: 15mA. Edge dose 12% lower than center per SRP. Faraday cage calibration passed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam shadowing at wafer edge reducing implant dose\n- 12% dose reduction at edge causing shallow junction\n- Clamp ring or edge shield partially blocking beam at periphery\n- Edge transistors have higher junction leakage from low doping\n\n**Contributing Factors**:\n- Clamp design causing beam shadowing\n- Beam scan pattern not optimized for edge coverage\n- Wafer positioning may shift edge into shadow zone\n\n## Corrective Actions\n\n1. **Clamp review**: Check clamp position vs beam path\n2. **Scan optimization**: Adjust beam scan to increase edge dwell time\n3. **Shield adjustment**: Modify edge shielding if causing shadow\n4. **Dose compensation**: Apply edge dose compensation if available\n5. **Validation**: Verify edge dose within 5% of center\n\n## Prevention Measures\n\n- Add edge dose uniformity to implant qualification\n- Track edge vs center dose ratio via FDC\n- Quarterly edge dose verification for high-dose recipes\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0378 at 6-9mm from edge. 16% yield loss. Metal hillock formation at edge. 18 wafers affected. Center metal smooth.\n\nProcess Context: PVD-AMAT-12 aluminum deposition. Recipe: AL_TOP_METAL. Substrate temperature: 350C. Edge temperature measured 380C. Deposition rate normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge over-temperature during PVD causing hillock formation\n- Edge at 380C exceeds 350C target by 30C\n- Higher temperature at edge increasing Al grain growth and hillock formation\n- Hillocks causing shorts and reliability issues\n\n**Contributing Factors**:\n- Pedestal heater edge zone running hot\n- Poor thermal contact at edge\n- Plasma heating contribution at edge\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run full pedestal temperature measurement\n2. **Heater adjustment**: Reduce edge zone heater power\n3. **Thermal contact**: Verify wafer-to-pedestal contact at edge\n4. **Recipe tune**: Consider lower bulk temperature with compensation\n5. **Validation**: Verify edge temperature within ±10C of target\n\n## Prevention Measures\n\n- Add edge temperature monitoring to PVD FDC\n- Quarterly pedestal temperature uniformity check\n- Hillock inspection as part of metal film qualification\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1489 at 5-7mm from edge. 10% yield loss. TSV void at edge. 12 wafers affected. Center TSV fill complete.\n\nProcess Context: ECP-LAM-02 copper electroplating. Recipe: TSV_FILL_V2. Edge current density 15% lower than center. Anode at 80% life. Plating time extended for uniformity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform current distribution causing edge plating deficit\n- 15% lower edge current density causing incomplete fill\n- Anode at 80% life may have erosion affecting edge current\n- TSV void from insufficient copper at edge\n\n**Contributing Factors**:\n- Anode shape changed with use affecting current distribution\n- Thief ring may be stealing current from edge\n- Electrolyte flow at edge possibly inadequate\n\n## Corrective Actions\n\n1. **Anode inspection**: Check anode profile for asymmetric erosion\n2. **Current adjustment**: Optimize current for edge uniformity\n3. **Thief ring review**: Adjust thief ring current if needed\n4. **Flow optimization**: Verify electrolyte flow at edge zone\n5. **Validation**: Verify edge TSV fill completeness via cross-section\n\n## Prevention Measures\n\n- Replace anode at 70% life for TSV applications (proactive)\n- Add edge current density to ECP process monitoring\n- Quarterly edge TSV fill verification\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-2590 at 9-12mm from edge. 19% yield loss. Oxide punch-through at edge. 21 wafers affected. Edge oxide 20% thinner than center.\n\nProcess Context: FURNACE-TEL-08 gate oxidation. Recipe: GATE_OX_12A. Target thickness: 12A. Edge thickness: 9.6A. Oxidation temperature: 850C. O2 flow uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature non-uniformity causing thin oxide\n- 20% thinner oxide at edge indicates lower temperature\n- Edge running ~15C cooler than center based on oxide kinetics\n- Gate oxide punch-through from 9.6A (below 10A minimum for reliability)\n\n**Contributing Factors**:\n- Boat edge position has thermal radiation losses\n- End heater zone may be under-powered\n- Wafer spacing at edge positions inadequate\n\n## Corrective Actions\n\n1. **Temperature profiling**: Run TC wafer to map temperature uniformity\n2. **Zone adjustment**: Increase end zone heater power\n3. **Boat positioning**: Verify wafer spacing and boat position\n4. **Recipe extension**: Consider longer oxidation time for edge margin\n5. **Validation**: Verify edge oxide thickness >11A (>90% of target)\n\n## Prevention Measures\n\n- Weekly TC wafer temperature uniformity check\n- Add edge oxide thickness to inline metrology\n- Set oxide thickness spec with edge margin included\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3601 at 8-11mm from edge. 7% yield loss. Via resistance high at edge. 9 wafers affected. Via etch depth normal but liner thin.\n\nProcess Context: PVD-AMAT-15 TaN/Ta liner. Recipe: BARRIER_LINER_V4. Edge liner: 8nm vs center: 12nm. Chamber at 700 kWh. Step coverage at edge via bottom: 25%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Poor PVD step coverage at edge via structures\n- Edge liner 33% thinner than center\n- 25% step coverage at edge via bottom inadequate for contact\n- Chamber at 700 kWh may have target/shield wear affecting edge flux\n\n**Contributing Factors**:\n- Target erosion creating non-uniform deposition profile\n- Shield geometry affecting edge via coverage\n- Possible collimator affecting edge deposition\n\n## Corrective Actions\n\n1. **Target inspection**: Check target erosion profile\n2. **Shield review**: Verify shield position and condition P/N 823-5612\n3. **Recipe optimization**: Increase edge zone bias or time\n4. **Collimator check**: Verify collimator condition\n5. **Validation**: Process test wafer, verify edge step coverage >40%\n\n## Prevention Measures\n\n- Add edge step coverage to barrier liner qualification\n- Track target kWh vs edge coverage correlation\n- Replace target at 600 kWh for critical barrier applications\n\n**Severity**: Major\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-4712 at 10-14mm from edge. 21% yield loss. CMOS latch-up at edge circuits. 23 wafers affected. Well implant suspected.\n\nProcess Context: IMPLANT-AMAT-11 well implant. Recipe: NWELL_DEEP. Beam current: 8mA. Edge well depth 15% shallower than center. High energy implant: 500keV.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge channeling effect causing shallow well implant\n- High energy implant more susceptible to channeling variations\n- Edge well 15% shallower affects isolation and causes latch-up\n- Crystal orientation variation at wafer edge affecting channeling\n\n**Contributing Factors**:\n- Screen oxide at edge may be thinner\n- Beam angle at edge differs from center\n- Wafer tilt creating edge implant angle variation\n\n## Corrective Actions\n\n1. **Screen oxide check**: Verify uniform screen oxide at edge\n2. **Beam analysis**: Check beam angle uniformity across wafer\n3. **Tilt optimization**: Verify wafer tilt settings\n4. **Energy adjustment**: Consider dual implant for edge compensation\n5. **Validation**: Verify edge well depth via SIMS\n\n## Prevention Measures\n\n- Add edge well depth to implant qualification\n- Monitor screen oxide uniformity\n- Include edge circuits in latch-up testing\n\n**Severity**: Critical\n**Yield Impact**: 21%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-5823 at 6-8mm from edge. 12% yield loss. Spacer etch residue at edge. 14 wafers affected. Center spacer profile normal.\n\nProcess Context: ETCH-LAM-35 spacer etch. Recipe: SIN_SPACER_V3. Etch selectivity: 10:1 (nitride:oxide). Edge selectivity measured 7:1. Chamber at 2,250 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge selectivity degradation leaving spacer residue\n- Selectivity 30% lower at edge (7:1 vs 10:1)\n- Reduced selectivity causing incomplete spacer formation\n- Residue between spacer and gate causing performance issues\n\n**Contributing Factors**:\n- Edge plasma chemistry different from center\n- O-ring condition at 2,250 RF-hours affecting edge plasma\n- Fluorine-to-oxygen ratio may vary at edge\n\n## Corrective Actions\n\n1. **Chemistry tune**: Adjust gas ratios for edge selectivity improvement\n2. **Plasma uniformity**: Check edge plasma density and composition\n3. **Seal inspection**: Verify O-ring condition affecting edge chemistry\n4. **Edge-specific step**: Consider edge-focused clean step\n5. **Validation**: Verify edge selectivity >9:1 after optimization\n\n## Prevention Measures\n\n- Add edge selectivity to spacer etch qualification\n- Track selectivity uniformity via FDC\n- Include edge cross-section in process development\n\n**Severity**: Major\n**Yield Impact**: 12%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6934 at 5-9mm from edge. 15% yield loss. Copper dishing at edge. 17 wafers affected. Center CMP uniform.\n\nProcess Context: CMP-AMAT-08 copper CMP. Recipe: CU_POLISH_V2. Edge dishing: 120nm vs center: 60nm. Pad at 600 wafers. Polish pressure uniform. Slurry verified fresh.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pad edge wear causing non-uniform polish at wafer edge\n- Edge dishing 2x center indicates over-polish at edge\n- Pad at 600 wafers showing edge wear pattern\n- Wafer edge experiencing higher effective pressure due to pad profile\n\n**Contributing Factors**:\n- Retaining ring pressure distribution\n- Pad conditioning creating edge wear pattern\n- Platen edge temperature possibly different\n\n## Corrective Actions\n\n1. **Pad profile**: Measure pad thickness profile edge-to-center\n2. **Pad replacement**: If edge wear >0.3mm, replace P/N 445-3001\n3. **Pressure optimization**: Adjust retaining ring edge pressure\n4. **Conditioning review**: Optimize conditioner for uniform pad wear\n5. **Validation**: Verify edge dishing <80nm after optimization\n\n## Prevention Measures\n\n- Track dishing uniformity via FDC\n- Replace pad based on edge dishing trend, not wafer count\n- Monthly pad profile measurement\n\n**Severity**: Major\n**Yield Impact**: 15%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-7045 at 11-15mm from edge. 9% yield loss. FinFET fin height variation at edge. 11 wafers affected. Edge fins 8% taller than center.\n\nProcess Context: ETCH-LAM-37 fin etch. Recipe: FINFET_FIN_V5. Edge etch rate 10% slower. Hardmask selectivity normal. Chamber at 2,150 RF-hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge etch rate lag causing taller fins at wafer edge\n- 10% slower edge etch rate leaving fins 8% taller\n- Fin height variation affecting device performance uniformity\n- Plasma density gradient from center to edge\n\n**Contributing Factors**:\n- Edge plasma conditions not optimized\n- Possible seal or confinement degradation\n- Recipe optimized for center performance\n\n## Corrective Actions\n\n1. **Etch uniformity mapping**: Full wafer etch rate measurement\n2. **Edge plasma boost**: Increase edge gas flow or power\n3. **Recipe tuning**: Create edge-compensated recipe variant\n4. **Chamber maintenance**: Check seals and confinement ring\n5. **Validation**: Verify fin height uniformity <3% edge-to-center\n\n## Prevention Measures\n\n- Add edge fin height to inline metrology sampling\n- Track edge/center etch rate ratio\n- Include edge die in FinFET electrical characterization\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8156 at 7-10mm from edge. 18% yield loss. Strained silicon relaxation at edge. 20 wafers affected. SiGe epitaxy at edge showing defects.\n\nProcess Context: EPI-AMAT-03 SiGe epitaxy. Recipe: SIGE_STRAIN_V2. Edge temperature 12C lower than center. Growth rate uniform. Ge content: 25%.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature non-uniformity affecting SiGe growth quality\n- 12C lower edge temperature causing lattice defects\n- SiGe growth kinetics different at edge temperature\n- Strain relaxation from defective edge epitaxy\n\n**Contributing Factors**:\n- Lamp heating edge zone under-powered\n- Wafer edge emissivity different from center\n- Susceptor edge thermal mass affecting temperature\n\n## Corrective Actions\n\n1. **Temperature mapping**: Run TC wafer for full thermal profile\n2. **Lamp adjustment**: Increase edge zone lamp power\n3. **Emissivity correction**: Apply edge emissivity compensation\n4. **Recipe tune**: Adjust edge zone setpoint\n5. **Validation**: Verify edge temperature within ±5C of target\n\n## Prevention Measures\n\n- Add edge defect density to epitaxy qualification\n- Track edge temperature uniformity via pyrometry\n- Include edge TEM analysis in SiGe process development\n\n**Severity**: Critical\n**Yield Impact**: 18%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9267 at 8-12mm from edge. 11% yield loss. Contact resistance variation at edge. 13 wafers affected. Silicide formation incomplete at edge.\n\nProcess Context: ANNEAL-TEL-05 silicide anneal. Recipe: NISI_RTP. Temperature: 450C. Edge temperature measured 430C. Aneal time: 30 sec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge under-temperature causing incomplete silicidation\n- Edge 20C cooler than target affecting NiSi formation\n- Incomplete silicide increasing contact resistance\n- Temperature differential causing phase and thickness variation\n\n**Contributing Factors**:\n- RTP lamp edge zone calibration off\n- Pyrometer not accurately reading edge temperature\n- Wafer edge emissivity variation\n\n## Corrective Actions\n\n1. **Lamp profiling**: Verify edge zone lamp power output\n2. **Temperature calibration**: Recalibrate edge zone pyrometer\n3. **Edge zone boost**: Increase edge lamp power for compensation\n4. **Recipe optimization**: Extend anneal time for edge margin\n5. **Validation**: Verify edge contact resistance within spec\n\n## Prevention Measures\n\n- Weekly edge zone temperature verification\n- Add edge contact resistance to inline monitoring\n- Include edge die in silicide qualification\n\n**Severity**: Major\n**Yield Impact**: 11%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0378 at 6-9mm from edge. 14% yield loss. High-k gate dielectric breakdown at edge. 16 wafers affected. Edge EOT 0.3nm thicker than center.\n\nProcess Context: ALD-AMAT-02 HfO2 deposition. Recipe: HFK_GATE_V3. Cycle count: 40. Edge thickness 2.2nm vs center 1.9nm. Precursor pulse uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge ALD over-deposition affecting EOT\n- Edge 15% thicker causing EOT variation\n- Higher edge thickness from precursor residence time difference\n- Thicker high-k causing reliability issues and EOT out of spec\n\n**Contributing Factors**:\n- Edge gas residence time longer than center\n- Purge efficiency lower at wafer edge\n- Edge zone possibly running at different temperature\n\n## Corrective Actions\n\n1. **Flow analysis**: Map precursor and purge flow at edge\n2. **Purge optimization**: Increase purge time or flow at edge\n3. **Edge zone tuning**: Adjust edge temperature if needed\n4. **Recipe modification**: Create edge-compensated ALD recipe\n5. **Validation**: Verify edge EOT within ±0.1nm of target\n\n## Prevention Measures\n\n- Add edge high-k thickness to inline metrology\n- Track edge/center thickness ratio via FDC\n- Include edge capacitors in reliability qualification\n\n**Severity**: Critical\n**Yield Impact**: 14%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1489 at 10-13mm from edge. 8% yield loss. Metal line void at edge. 10 wafers affected. Edge seed layer 30% thinner.\n\nProcess Context: PVD-AMAT-18 copper seed. Recipe: CU_SEED_V4. Edge seed: 50nm vs center: 70nm. Target at 400 kWh. Via aspect ratio: 5:1.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: PVD seed layer edge coverage deficit\n- 30% thinner edge seed layer\n- Insufficient seed for ECP nucleation at edge vias\n- Seed thinning causing void formation during plating\n\n**Contributing Factors**:\n- Target erosion affecting edge deposition flux\n- Shield shadowing at wafer edge\n- Collimator affecting directional deposition at edge\n\n## Corrective Actions\n\n1. **Target inspection**: Check target profile for asymmetric erosion\n2. **Shield adjustment**: Optimize shield position for edge coverage\n3. **Recipe tuning**: Increase edge zone time or power\n4. **Collimator review**: Verify collimator condition and position\n5. **Validation**: Verify edge seed thickness >60nm\n\n## Prevention Measures\n\n- Add edge seed thickness to PVD monitoring\n- Replace target at 350 kWh for critical seed applications\n- Periodic edge via cross-section for seed coverage\n\n**Severity**: Major\n**Yield Impact**: 8%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-2590 at 5-8mm from edge. 20% yield loss. STI fill void at edge. 22 wafers affected. Edge trench profile retrograde.\n\nProcess Context: CVD-AMAT-21 HDP oxide fill. Recipe: STI_FILL_V5. Edge sputter/dep ratio different from center. RF bias: 2000W. Source power: 6000W.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge RF coupling variation causing retrograde trench profile\n- Edge sputter/deposition ratio imbalanced\n- Retrograde profile preventing complete fill\n- Void formation from incomplete gap fill at edge\n\n**Contributing Factors**:\n- RF bias coupling different at wafer edge\n- Edge plasma density variation\n- ESC edge zone affecting RF uniformity\n\n## Corrective Actions\n\n1. **RF mapping**: Verify bias uniformity across wafer\n2. **ESC check**: Verify electrostatic chuck edge zone condition\n3. **Recipe tuning**: Adjust edge sputter/dep ratio\n4. **Plasma diagnostics**: Run edge OES for plasma characterization\n5. **Validation**: Verify edge trench profile vertical with SEM\n\n## Prevention Measures\n\n- Add edge void inspection to STI process monitoring\n- Track edge RF bias via FDC\n- Include edge trench profile in gap fill qualification\n\n**Severity**: Critical\n**Yield Impact**: 20%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-3701 at 9-12mm from edge. 6% yield loss. Polymer residue at edge after strip. 8 wafers affected. Center clean.\n\nProcess Context: STRIP-LAM-04 photoresist strip. Recipe: PR_STRIP_O2. Strip time: 90 sec. Edge strip rate 20% slower. Chamber at 3,500 RF-hours. O2 flow: 2000sccm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge strip rate deficiency leaving polymer residue\n- 20% slower edge strip rate insufficient for complete removal\n- Chamber at 3,500 RF-hours may have edge plasma degradation\n- Polymer residue contaminating downstream processes\n\n**Contributing Factors**:\n- Edge plasma density lower\n- Chamber wall deposits affecting edge plasma\n- Strip recipe not optimized for edge uniformity\n\n## Corrective Actions\n\n1. **Time extension**: Increase strip time to 120 sec for edge margin\n2. **Chamber maintenance**: Check chamber condition at high RF-hours\n3. **Edge verification**: Add edge inspection step post-strip\n4. **Recipe tune**: Optimize edge zone parameters\n5. **Validation**: Verify no residue at edge under UV inspection\n\n## Prevention Measures\n\n- Add edge residue check to strip process monitoring\n- Track strip uniformity via FDC\n- Set strip chamber maintenance at 3,000 RF-hours\n\n**Severity**: Minor\n**Yield Impact**: 6%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-4812 at 7-11mm from edge. 17% yield loss. BEOL dielectric cracking at edge. 19 wafers affected. Edge mechanical stress high.\n\nProcess Context: CVD-AMAT-23 low-k cap. Recipe: LK_CAP_STACK. Stack stress: -400MPa compressive. Edge stress: -550MPa. Film thickness: 300nm.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge stress concentration causing dielectric cracking\n- Edge stress 38% higher than center (-550MPa vs -400MPa)\n- Stress exceeds cracking threshold at edge\n- Film stack buckling and cracking at wafer periphery\n\n**Contributing Factors**:\n- Edge temperature during deposition different from center\n- Edge film composition may vary\n- Underlying film stack adding to edge stress\n\n## Corrective Actions\n\n1. **Stress mapping**: Full wafer stress measurement\n2. **Edge temperature tune**: Optimize edge zone temperature\n3. **Recipe modification**: Reduce edge compressive stress\n4. **Stack analysis**: Review underlying film contribution to edge stress\n5. **Validation**: Verify edge stress within ±100MPa of center\n\n## Prevention Measures\n\n- Add edge stress to BEOL film qualification\n- Track edge/center stress ratio\n- Include edge mechanical testing in reliability qualification\n\n**Severity**: Critical\n**Yield Impact**: 17%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-5923 at 6-10mm from edge. 13% yield loss. Memory cell threshold voltage shift at edge. 15 wafers affected. Edge Vt 50mV higher than center.\n\nProcess Context: Multiple process steps. Edge analysis shows tunnel oxide 0.2nm thicker at edge. Flash memory product. 28nm node.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cumulative edge process variations affecting memory Vt\n- Tunnel oxide 0.2nm thicker raising Vt\n- Edge thermal history slightly different across process steps\n- Multiple small variations compounding to 50mV Vt shift\n\n**Contributing Factors**:\n- Oxidation edge temperature slightly higher\n- Edge doping profile variation\n- Floating gate work function edge variation\n\n## Corrective Actions\n\n1. **Edge audit**: Review all thermal steps for edge temperature\n2. **Oxide tune**: Optimize tunnel oxide edge uniformity\n3. **Process centering**: Adjust key steps for edge Vt improvement\n4. **Lot sorting**: Consider edge die Vt binning\n5. **Validation**: Verify edge Vt within ±30mV of center\n\n## Prevention Measures\n\n- Add edge Vt to inline monitoring\n- Track edge-sensitive process parameters\n- Include edge memory cells in reliability testing\n\n**Severity**: Major\n**Yield Impact**: 13%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-6034 at 8-11mm from edge. 10% yield loss. Power device on-resistance high at edge. 12 wafers affected. Edge epitaxy doping 15% lower.\n\nProcess Context: EPI-AMAT-06 power device epitaxy. Recipe: N_EPI_POWER. Doping: phosphorus. Edge doping: 8.5E15/cm3 vs target 1E16/cm3. Gas flow uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge dopant gas depletion during epitaxy\n- Edge doping 15% lower than target\n- Phosphine depletion at edge due to flow dynamics\n- Higher resistance from lower carrier concentration\n\n**Contributing Factors**:\n- Edge gas residence time insufficient\n- Center-to-edge flow dynamics favoring center doping\n- Edge temperature may affect dopant incorporation\n\n## Corrective Actions\n\n1. **Flow optimization**: Increase total flow for better edge delivery\n2. **Edge zone tuning**: Adjust edge temperature for dopant incorporation\n3. **Doping profile**: Map full-wafer doping uniformity\n4. **Recipe modification**: Create edge-compensated doping recipe\n5. **Validation**: Verify edge doping within 10% of target\n\n## Prevention Measures\n\n- Add edge doping to epitaxy process monitoring\n- Track edge/center doping ratio via FDC\n- Include edge devices in power characterization\n\n**Severity**: Major\n**Yield Impact**: 10%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-7145 at 5-8mm from edge. 22% yield loss. Image sensor dark current high at edge pixels. 24 wafers affected. Edge passivation suspected.\n\nProcess Context: CVD-TEL-03 passivation nitride. Recipe: SIN_PASSIVATION. Edge hydrogen content 20% lower than center. Film stress uniform. Thickness uniform.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge hydrogen deficiency in passivation affecting dark current\n- 20% lower edge hydrogen content\n- Insufficient passivation of silicon dangling bonds at edge\n- Higher dark current from interface states at edge pixels\n\n**Contributing Factors**:\n- Edge SiH4/NH3 ratio different from center\n- Edge temperature affecting hydrogen incorporation\n- Gas flow dynamics favoring center hydrogen delivery\n\n## Corrective Actions\n\n1. **Hydrogen mapping**: Full wafer FTIR for hydrogen content\n2. **Gas ratio tune**: Adjust edge zone SiH4/NH3 ratio\n3. **Temperature optimization**: Verify edge zone temperature\n4. **Recipe modification**: Create edge-optimized passivation recipe\n5. **Validation**: Verify edge dark current within spec\n\n## Prevention Measures\n\n- Add edge hydrogen content to passivation qualification\n- Track edge/center hydrogen ratio\n- Include edge pixels in dark current monitoring\n\n**Severity**: Critical\n**Yield Impact**: 22%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-8256 at 10-14mm from edge. 7% yield loss. Analog circuit matching poor at edge. 9 wafers affected. Edge device parameters drifted.\n\nProcess Context: Mature 180nm analog process. Edge-to-center Vt mismatch increased from 5mV to 15mV over past month. No process changes documented.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Gradual equipment drift affecting edge uniformity\n- 3x increase in edge Vt mismatch over one month\n- No documented changes suggests slow equipment degradation\n- Analog matching highly sensitive to small parameter shifts\n\n**Contributing Factors**:\n- Equipment consumables gradually wearing\n- Chamber conditions slowly changing\n- FDC thresholds may not be catching gradual drift\n\n## Corrective Actions\n\n1. **Trend analysis**: Review FDC data for gradual parameter drift\n2. **Equipment audit**: Check all critical tools for edge uniformity\n3. **Consumables review**: Check RF-hours, target usage, seal condition\n4. **Baseline restoration**: Perform maintenance to restore edge uniformity\n5. **Validation**: Verify edge matching returns to <8mV\n\n## Prevention Measures\n\n- Add edge matching to weekly lot sampling\n- Implement edge uniformity trend monitoring in FDC\n- Tighten drift thresholds for analog-critical parameters\n\n**Severity**: Major\n**Yield Impact**: 7%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-9367 at 6-9mm from edge. 16% yield loss. RF device Q-factor low at edge. 18 wafers affected. Edge metal resistivity 12% higher.\n\nProcess Context: PVD-AMAT-20 aluminum for RF inductors. Recipe: AL_RF_THICK. Edge grain size smaller than center. Deposition temperature: 200C. Thickness: 3um.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge temperature variation affecting aluminum grain structure\n- Smaller edge grain size increasing resistivity\n- 12% higher resistivity reducing inductor Q-factor\n- Edge temperature likely lower affecting grain growth\n\n**Contributing Factors**:\n- Edge pedestal temperature lower\n- Plasma heating contribution different at edge\n- Deposition rate may vary at edge affecting grain formation\n\n## Corrective Actions\n\n1. **Temperature profiling**: Verify edge zone temperature during deposition\n2. **Grain analysis**: SEM/EBSD comparison of edge vs center grain\n3. **Edge temperature boost**: Increase edge heater setpoint\n4. **Recipe optimization**: Tune for uniform grain size\n5. **Validation**: Verify edge resistivity within 5% of center\n\n## Prevention Measures\n\n- Add edge resistivity to RF metal qualification\n- Track edge/center grain size ratio\n- Include edge inductors in RF device characterization\n\n**Severity**: Major\n**Yield Impact**: 16%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring defects on lot W2024-0478 at 9-12mm from edge. 9% yield loss. Photoresist adhesion failure at edge during develop. 11 wafers affected. Center adhesion normal.\n\nProcess Context: LITH-TEL-28 coat track. Recipe: ARF_COAT_V2. HMDS vapor prime included. Edge HMDS coverage suspected. Vapor prime time: 60 sec.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HMDS vapor prime not reaching wafer edge\n- Edge resist adhesion failure from inadequate HMDS coverage\n- Vapor prime flow dynamics favoring center\n- Resist lifting during develop at edge\n\n**Contributing Factors**:\n- HMDS vapor delivery geometry\n- Edge temperature during prime possibly different\n- Vapor residence time at edge insufficient\n\n## Corrective Actions\n\n1. **HMDS verification**: Check edge contact angle post-prime\n2. **Prime extension**: Increase HMDS prime time to 90 sec\n3. **Flow optimization**: Improve HMDS vapor delivery to edge\n4. **Temperature check**: Verify edge chuck temperature during prime\n5. **Validation**: Verify edge resist adhesion passes tape test\n\n## Prevention Measures\n\n- Add edge adhesion check to HMDS process monitoring\n- Track prime coverage uniformity\n- Include edge patterns in develop defect monitoring\n\n**Severity**: Major\n**Yield Impact**: 9%"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge ring pattern on lot W2024-1589 at 5-7mm from edge. 19% yield loss. MEMS structure release incomplete at edge. 21 wafers affected. Edge sacrificial layer residue.\n\nProcess Context: ETCH-SPTS-02 MEMS vapor HF release. Recipe: SAC_OX_RELEASE. Edge release rate 25% slower. Process time: 15 min. Chamber at 1,800 cycles.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge HF vapor delivery deficiency\n- 25% slower edge release rate leaving sacrificial oxide\n- Vapor HF concentration lower at edge\n- Incomplete release causing MEMS structure failure\n\n**Contributing Factors**:\n- Vapor flow pattern favoring center\n- Edge temperature affecting HF reactivity\n- Chamber walls absorbing HF near edge region\n\n## Corrective Actions\n\n1. **Flow analysis**: Map HF vapor delivery across wafer\n2. **Time extension**: Increase release time to 20 min with edge monitor\n3. **Temperature optimization**: Verify uniform edge temperature\n4. **Vapor enhancement**: Improve edge zone HF delivery\n5. **Validation**: Verify complete edge release via optical inspection\n\n## Prevention Measures\n\n- Add edge release verification to MEMS process monitoring\n- Track release uniformity across wafer\n- Include edge structures in MEMS release qualification\n\n**Severity**: Critical\n**Yield Impact**: 19%"
  }
]
