


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       *************************************************
    2 00000000         ;                                               uC/OS-II
                       
    3 00000000         ;                                         The Real-Time 
                       Kernel
    4 00000000         ;
    5 00000000         ;                               (c) Copyright 1992-2006,
                        Micrium, Weston, FL
    6 00000000         ;                                          All Rights Re
                       served
    7 00000000         ;
    8 00000000         ;                                           ARM Cortex-M
                       3 Port
    9 00000000         ;
   10 00000000         ; File      : OS_CPU_A.ASM
   11 00000000         ; Version   : V2.89
   12 00000000         ; By        : Jean J. Labrosse
   13 00000000         ;             Brian Nagel
   14 00000000         ;
   15 00000000         ; For       : ARMv7M Cortex-M3
   16 00000000         ; Mode      : Thumb2
   17 00000000         ; Toolchain : RealView Development Suite
   18 00000000         ;             RealView Microcontroller Development Kit (
                       MDK)
   19 00000000         ;             ARM Developer Suite (ADS)
   20 00000000         ;             Keil uVision
   21 00000000         ;*******************************************************
                       *************************************************
   22 00000000         
   23 00000000         ;*******************************************************
                       *************************************************
   24 00000000         ;                                           PUBLIC FUNCT
                       IONS
   25 00000000         ;*******************************************************
                       *************************************************
   26 00000000         
   27 00000000                 EXTERN           OSRunning   ; External referenc
                                                            es
   28 00000000                 EXTERN           OSPrioCur
   29 00000000                 EXTERN           OSPrioHighRdy
   30 00000000                 EXTERN           OSTCBCur
   31 00000000                 EXTERN           OSTCBHighRdy
   32 00000000                 EXTERN           OSIntExit
   33 00000000                 EXTERN           OSTaskSwHook
   34 00000000                 EXTERN           OS_CPU_ExceptStkBase
   35 00000000         
   36 00000000         
   37 00000000                 EXPORT           OS_CPU_SR_Save ; Functions decl
                                                            ared in this file
   38 00000000                 EXPORT           OS_CPU_SR_Restore
   39 00000000                 EXPORT           OSStartHighRdy
   40 00000000                 EXPORT           OSCtxSw
   41 00000000                 EXPORT           OSIntCtxSw
   42 00000000                 EXPORT           OS_CPU_PendSVHandler
   43 00000000         
   44 00000000         ;*******************************************************
                       *************************************************
   45 00000000         ;                                                EQUATES



ARM Macro Assembler    Page 2 


                       
   46 00000000         ;*******************************************************
                       *************************************************
   47 00000000         
   48 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; Interrupt control
                                                             state register.
   49 00000000 E000ED22 
                       NVIC_SYSPRI14
                               EQU              0xE000ED22  ; System priority r
                                                            egister (priority 1
                                                            4).
   50 00000000 000000FF 
                       NVIC_PENDSV_PRI
                               EQU              0xFF        ; PendSV priority v
                                                            alue (lowest).
   51 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; Value to trigger 
                                                            PendSV exception.
   52 00000000         
   53 00000000         ;*******************************************************
                       *************************************************
   54 00000000         ;                                      CODE GENERATION D
                       IRECTIVES
   55 00000000         ;*******************************************************
                       *************************************************
   56 00000000         
   57 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   58 00000000                 THUMB
   59 00000000                 REQUIRE8
   60 00000000                 PRESERVE8
   61 00000000         
   62 00000000         ;*******************************************************
                       *************************************************
   63 00000000         ;                                   CRITICAL SECTION MET
                       HOD 3 FUNCTIONS
   64 00000000         ;
   65 00000000         ; Description: Disable/Enable interrupts by preserving t
                       he state of interrupts.  Generally speaking you
   66 00000000         ;              would store the state of the interrupt di
                       sable flag in the local variable 'cpu_sr' and then
   67 00000000         ;              disable interrupts.  'cpu_sr' is allocate
                       d in all of uC/OS-II's functions that need to
   68 00000000         ;              disable interrupts.  You would restore th
                       e interrupt disable state by copying back 'cpu_sr'
   69 00000000         ;              into the CPU's status register.
   70 00000000         ;
   71 00000000         ; Prototypes :     OS_CPU_SR  OS_CPU_SR_Save(void);
   72 00000000         ;                  void       OS_CPU_SR_Restore(OS_CPU_S
                       R cpu_sr);
   73 00000000         ;
   74 00000000         ;
   75 00000000         ; Note(s)    : 1) These functions are used in general li
                       ke this:
   76 00000000         ;
   77 00000000         ;                 void Task (void *p_arg)



ARM Macro Assembler    Page 3 


   78 00000000         ;                 {
   79 00000000         ;                 #if OS_CRITICAL_METHOD == 3          /
                       * Allocate storage for CPU status register */
   80 00000000         ;                     OS_CPU_SR  cpu_sr;
   81 00000000         ;                 #endif
   82 00000000         ;
   83 00000000         ;                          :
   84 00000000         ;                          :
   85 00000000         ;                     OS_ENTER_CRITICAL();             /
                       * cpu_sr = OS_CPU_SaveSR();                */
   86 00000000         ;                          :
   87 00000000         ;                          :
   88 00000000         ;                     OS_EXIT_CRITICAL();              /
                       * OS_CPU_RestoreSR(cpu_sr);                */
   89 00000000         ;                          :
   90 00000000         ;                          :
   91 00000000         ;                 }
   92 00000000         ;*******************************************************
                       *************************************************
   93 00000000         
   94 00000000         OS_CPU_SR_Save
   95 00000000 F3EF 8010       MRS              R0, PRIMASK ; Set prio int mask
                                                             to mask all (excep
                                                            t faults)
   96 00000004 B672            CPSID            I
   97 00000006 4770            BX               LR
   98 00000008         
   99 00000008         OS_CPU_SR_Restore
  100 00000008 F380 8810       MSR              PRIMASK, R0
  101 0000000C 4770            BX               LR
  102 0000000E         
  103 0000000E         ;*******************************************************
                       *************************************************
  104 0000000E         ;                                          START MULTITA
                       SKING
  105 0000000E         ;                                       void OSStartHigh
                       Rdy(void)
  106 0000000E         ;
  107 0000000E         ; Note(s) : 1) This function triggers a PendSV exception
                        (essentially, causes a context switch) to cause
  108 0000000E         ;              the first task to start.
  109 0000000E         ;
  110 0000000E         ;           2) OSStartHighRdy() MUST:
  111 0000000E         ;              a) Setup PendSV exception priority to low
                       est;
  112 0000000E         ;              b) Set initial PSP to 0, to tell context 
                       switcher this is first run;
  113 0000000E         ;              c) Set the main stack to OS_CPU_ExceptStk
                       Base;
  114 0000000E         ;              d) Set OSRunning to TRUE;
  115 0000000E         ;              e) Trigger PendSV exception;
  116 0000000E         ;              f) Enable interrupts (tasks will run with
                        interrupts enabled).
  117 0000000E         ;*******************************************************
                       *************************************************
  118 0000000E         
  119 0000000E         OSStartHighRdy
  120 0000000E 4820            LDR              R0, =NVIC_SYSPRI14 ; Set the Pe
                                                            ndSV exception prio



ARM Macro Assembler    Page 4 


                                                            rity
  121 00000010 F04F 01FF       LDR              R1, =NVIC_PENDSV_PRI
  122 00000014 7001            STRB             R1, [R0]
  123 00000016         
  124 00000016 2000            MOVS             R0, #0      ; Set the PSP to 0 
                                                            for initial context
                                                             switch call
  125 00000018 F380 8809       MSR              PSP, R0
  126 0000001C F7FF FFFE       BL               OSTaskSwHook
  127 00000020         
  128 00000020 481C            LDR              R0, =OS_CPU_ExceptStkBase ; Ini
                                                            tialize the MSP to 
                                                            the OS_CPU_ExceptSt
                                                            kBase
  129 00000022 6801            LDR              R1, [R0]
  130 00000024 F381 8808       MSR              MSP, R1
  131 00000028         
  132 00000028 481B            LDR              R0, =OSRunning 
                                                            ; OSRunning = TRUE
  133 0000002A 2101            MOVS             R1, #1
  134 0000002C 7001            STRB             R1, [R0]
  135 0000002E         
  136 0000002E 481B            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  137 00000030 F04F 5180       LDR              R1, =NVIC_PENDSVSET
  138 00000034 6001            STR              R1, [R0]
  139 00000036         
  140 00000036 B662            CPSIE            I           ; Enable interrupts
                                                             at processor level
                                                            
  141 00000038         
  142 00000038         OSStartHang
  143 00000038 E7FE            B                OSStartHang ; Should never get 
                                                            here
  144 0000003A         
  145 0000003A         
  146 0000003A         ;*******************************************************
                       *************************************************
  147 0000003A         ;                               PERFORM A CONTEXT SWITCH
                        (From task level)
  148 0000003A         ;                                           void OSCtxSw
                       (void)
  149 0000003A         ;
  150 0000003A         ; Note(s) : 1) OSCtxSw() is called when OS wants to perf
                       orm a task context switch.  This function
  151 0000003A         ;              triggers the PendSV exception which is wh
                       ere the real work is done.
  152 0000003A         ;*******************************************************
                       *************************************************
  153 0000003A         
  154 0000003A         OSCtxSw
  155 0000003A 4818            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  156 0000003C F04F 5180       LDR              R1, =NVIC_PENDSVSET
  157 00000040 6001            STR              R1, [R0]



ARM Macro Assembler    Page 5 


  158 00000042 4770            BX               LR
  159 00000044         
  160 00000044         ;*******************************************************
                       *************************************************
  161 00000044         ;                             PERFORM A CONTEXT SWITCH (
                       From interrupt level)
  162 00000044         ;                                         void OSIntCtxS
                       w(void)
  163 00000044         ;
  164 00000044         ; Notes:    1) OSIntCtxSw() is called by OSIntExit() whe
                       n it determines a context switch is needed as
  165 00000044         ;              the result of an interrupt.  This functio
                       n simply triggers a PendSV exception which will
  166 00000044         ;              be handled when there are no more interru
                       pts active and interrupts are enabled.
  167 00000044         ;*******************************************************
                       *************************************************
  168 00000044         
  169 00000044         OSIntCtxSw
  170 00000044 4815            LDR              R0, =NVIC_INT_CTRL ; Trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
  171 00000046 F04F 5180       LDR              R1, =NVIC_PENDSVSET
  172 0000004A 6001            STR              R1, [R0]
  173 0000004C 4770            BX               LR
  174 0000004E         
  175 0000004E         ;*******************************************************
                       *************************************************
  176 0000004E         ;                                         HANDLE PendSV 
                       EXCEPTION
  177 0000004E         ;                                     void OS_CPU_PendSV
                       Handler(void)
  178 0000004E         ;
  179 0000004E         ; Note(s) : 1) PendSV is used to cause a context switch.
                         This is a recommended method for performing
  180 0000004E         ;              context switches with Cortex-M3.  This is
                        because the Cortex-M3 auto-saves half of the
  181 0000004E         ;              processor context on any exception, and r
                       estores same on return from exception.  So only
  182 0000004E         ;              saving of R4-R11 is required and fixing u
                       p the stack pointers.  Using the PendSV exception
  183 0000004E         ;              this way means that context saving and re
                       storing is identical whether it is initiated from
  184 0000004E         ;              a thread or occurs due to an interrupt or
                        exception.
  185 0000004E         ;
  186 0000004E         ;           2) Pseudo-code is:
  187 0000004E         ;              a) Get the process SP, if 0 then skip (go
                       to d) the saving part (first context switch);
  188 0000004E         ;              b) Save remaining regs r4-r11 on process 
                       stack;
  189 0000004E         ;              c) Save the process SP in its TCB, OSTCBC
                       ur->OSTCBStkPtr = SP;
  190 0000004E         ;              d) Call OSTaskSwHook();
  191 0000004E         ;              e) Get current high priority, OSPrioCur =
                        OSPrioHighRdy;
  192 0000004E         ;              f) Get current ready thread TCB, OSTCBCur
                        = OSTCBHighRdy;



ARM Macro Assembler    Page 6 


  193 0000004E         ;              g) Get new process SP from TCB, SP = OSTC
                       BHighRdy->OSTCBStkPtr;
  194 0000004E         ;              h) Restore R4-R11 from new process stack;
                       
  195 0000004E         ;              i) Perform exception return which will re
                       store remaining context.
  196 0000004E         ;
  197 0000004E         ;           3) On entry into PendSV handler:
  198 0000004E         ;              a) The following have been saved on the p
                       rocess stack (by processor):
  199 0000004E         ;                 xPSR, PC, LR, R12, R0-R3
  200 0000004E         ;              b) Processor mode is switched to Handler 
                       mode (from Thread mode)
  201 0000004E         ;              c) Stack is Main stack (switched from Pro
                       cess stack)
  202 0000004E         ;              d) OSTCBCur      points to the OS_TCB of 
                       the task to suspend
  203 0000004E         ;                 OSTCBHighRdy  points to the OS_TCB of 
                       the task to resume
  204 0000004E         ;
  205 0000004E         ;           4) Since PendSV is set to lowest priority in
                        the system (by OSStartHighRdy() above), we
  206 0000004E         ;              know that it will only be run when no oth
                       er exception or interrupt is active, and
  207 0000004E         ;              therefore safe to assume that context bei
                       ng switched out was using the process stack (PSP).
  208 0000004E         ;*******************************************************
                       *************************************************
  209 0000004E         
  210 0000004E         OS_CPU_PendSVHandler
  211 0000004E B672            CPSID            I           ; Prevent interrupt
                                                            ion during context 
                                                            switch
  212 00000050 F3EF 8009       MRS              R0, PSP     ; PSP is process st
                                                            ack pointer
  213 00000054 B128            CBZ              R0, OS_CPU_PendSVHandler_nosave
 
                                                            ; Skip register sav
                                                            e the first time
  214 00000056         
  215 00000056 3820            SUBS             R0, R0, #0x20 ; Save remaining 
                                                            regs r4-11 on proce
                                                            ss stack
  216 00000058 E880 0FF0       STM              R0, {R4-R11}
  217 0000005C         
  218 0000005C 4910            LDR              R1, =OSTCBCur ; OSTCBCur->OSTCB
                                                            StkPtr = SP;
  219 0000005E 6809            LDR              R1, [R1]
  220 00000060 6008            STR              R0, [R1]    ; R0 is SP of proce
                                                            ss being switched o
                                                            ut
  221 00000062         
  222 00000062         ; At this point, entire context of process has been save
                       d
  223 00000062         OS_CPU_PendSVHandler_nosave
  224 00000062 B500            PUSH             {R14}       ; Save LR exc_retur
                                                            n value
  225 00000064 480F            LDR              R0, =OSTaskSwHook 
                                                            ; OSTaskSwHook();



ARM Macro Assembler    Page 7 


  226 00000066 4780            BLX              R0
  227 00000068 F85D EB04       POP              {R14}
  228 0000006C         
  229 0000006C 480E            LDR              R0, =OSPrioCur ; OSPrioCur = OS
                                                            PrioHighRdy;
  230 0000006E 490F            LDR              R1, =OSPrioHighRdy
  231 00000070 780A            LDRB             R2, [R1]
  232 00000072 7002            STRB             R2, [R0]
  233 00000074         
  234 00000074 480A            LDR              R0, =OSTCBCur ; OSTCBCur  = OST
                                                            CBHighRdy;
  235 00000076 490E            LDR              R1, =OSTCBHighRdy
  236 00000078 680A            LDR              R2, [R1]
  237 0000007A 6002            STR              R2, [R0]
  238 0000007C         
  239 0000007C 6810            LDR              R0, [R2]    ; R0 is new process
                                                             SP; SP = OSTCBHigh
                                                            Rdy->OSTCBStkPtr;
  240 0000007E E890 0FF0       LDM              R0, {R4-R11} ; Restore r4-11 fr
                                                            om new process stac
                                                            k
  241 00000082 3020            ADDS             R0, R0, #0x20
  242 00000084 F380 8809       MSR              PSP, R0     ; Load PSP with new
                                                             process SP
  243 00000088 F04E 0E04       ORR              LR, LR, #0x04 ; Ensure exceptio
                                                            n return uses proce
                                                            ss stack
  244 0000008C B662            CPSIE            I
  245 0000008E 4770            BX               LR          ; Exception return 
                                                            will restore remain
                                                            ing context
  246 00000090         
  247 00000090                 END
              E000ED22 
              00000000 
              00000000 
              E000ED04 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\objects\os_cpu_a.d -o.\objects\os_cpu_a.o -IC:\Users\liangqiseu\
Desktop\stm32_lwip\RTE -IC:\Users\liangqiseu\Desktop\stm32_lwip\RTE\Device\STM3
2F103RC -IC:\Users\liangqiseu\Desktop\stm32_lwip\RTE\RTOS -Id:\Keil_v5\ARM\PACK
\ARM\CMSIS\4.5.0\CMSIS\Include -Id:\Keil_v5\ARM\PACK\Keil\STM32F1xx_DFP\2.0.0\D
evice\Include -Id:\Keil_v5\ARM\PACK\Keil\STM32F1xx_DFP\2.0.0\Device\StdPeriph_D
river\inc -Id:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uC-CPU -Id:\Keil_v5
\ARM\PACK\Micrium\RTOS\1.0.0\Software\uC-CPU\ARM-Cortex-M3\RealView -Id:\Keil_v
5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uC-LIB -Id:\Keil_v5\ARM\PACK\Micrium\RTO
S\1.0.0\Software\uCOS-II\Ports\ARM-Cortex-M3\Generic\RealView -Id:\Keil_v5\ARM\
PACK\Micrium\RTOS\1.0.0\Software\uCOS-II\Source --predefine="__MICROLIB SETA 1"
 --predefine="__UVISION_VERSION SETA 518" --predefine="_RTE_ SETA 1" --predefin
e="STM32F10X_HD SETA 1" --list=.\listings\os_cpu_a.lst d:\Keil_v5\ARM\PACK\Micr
ium\RTOS\1.0.0\Software\uCOS-II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.a
sm



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 57 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      None
Comment: .text unused
OSCtxSw 0000003A

Symbol: OSCtxSw
   Definitions
      At line 154 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 40 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: OSCtxSw used once
OSIntCtxSw 00000044

Symbol: OSIntCtxSw
   Definitions
      At line 169 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 41 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: OSIntCtxSw used once
OSStartHang 00000038

Symbol: OSStartHang
   Definitions
      At line 142 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 143 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: OSStartHang used once
OSStartHighRdy 0000000E

Symbol: OSStartHighRdy
   Definitions
      At line 119 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 39 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: OSStartHighRdy used once
OS_CPU_PendSVHandler 0000004E

Symbol: OS_CPU_PendSVHandler
   Definitions
      At line 210 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 42 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: OS_CPU_PendSVHandler used once



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

OS_CPU_PendSVHandler_nosave 00000062

Symbol: OS_CPU_PendSVHandler_nosave
   Definitions
      At line 223 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 213 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: OS_CPU_PendSVHandler_nosave used once
OS_CPU_SR_Restore 00000008

Symbol: OS_CPU_SR_Restore
   Definitions
      At line 99 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 38 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: OS_CPU_SR_Restore used once
OS_CPU_SR_Save 00000000

Symbol: OS_CPU_SR_Save
   Definitions
      At line 94 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 37 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: OS_CPU_SR_Save used once
9 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 48 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 136 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
      At line 155 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
      At line 170 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 51 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 137 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
      At line 156 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
      At line 171 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm

NVIC_PENDSV_PRI 000000FF

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 50 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 121 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI14 E000ED22

Symbol: NVIC_SYSPRI14
   Definitions
      At line 49 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 120 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: NVIC_SYSPRI14 used once
4 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OSIntExit 00000000

Symbol: OSIntExit
   Definitions
      At line 32 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      None
Comment: OSIntExit unused
OSPrioCur 00000000

Symbol: OSPrioCur
   Definitions
      At line 28 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 229 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: OSPrioCur used once
OSPrioHighRdy 00000000

Symbol: OSPrioHighRdy
   Definitions
      At line 29 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 230 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: OSPrioHighRdy used once
OSRunning 00000000

Symbol: OSRunning
   Definitions
      At line 27 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 132 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: OSRunning used once
OSTCBCur 00000000

Symbol: OSTCBCur
   Definitions
      At line 30 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 218 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
      At line 234 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm

OSTCBHighRdy 00000000

Symbol: OSTCBHighRdy
   Definitions
      At line 31 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 235 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
External symbols

II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: OSTCBHighRdy used once
OSTaskSwHook 00000000

Symbol: OSTaskSwHook
   Definitions
      At line 33 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 126 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
      At line 225 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm

OS_CPU_ExceptStkBase 00000000

Symbol: OS_CPU_ExceptStkBase
   Definitions
      At line 34 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-I
I\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
   Uses
      At line 128 in file d:\Keil_v5\ARM\PACK\Micrium\RTOS\1.0.0\Software\uCOS-
II\Ports\ARM-Cortex-M3\Generic\RealView\os_cpu_a.asm
Comment: OS_CPU_ExceptStkBase used once
8 symbols
357 symbols in table
