// Seed: 1413528767
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  input id_8;
  inout id_7;
  inout id_6;
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  logic id_9;
  type_0 id_10 (
      .id_0(1),
      .id_1(id_3 ^ 1),
      .id_2(id_9),
      .id_3(1),
      .id_4(id_9),
      .id_5(~id_1)
  );
  logic id_11;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1
);
  always @(posedge 1) id_4 = 1;
  assign id_3 = 1 ? id_1 : 1;
  logic id_10;
  type_17 id_11 (
      id_1,
      id_6,
      1 + 1
  );
  logic id_12;
  logic id_13;
endmodule
