# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../dual_port_bram.srcs/sources_1/new/block_ram_dual_port.sv" \
"../../../../dual_port_bram.srcs/sim_1/new/tb_bram_dual_port.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
