!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
AGC_CMD_ABORT	sx1301hal/loragw_hal_sx1301.c	67;"	d	file:
AGC_CMD_WAIT	sx1301hal/loragw_hal_sx1301.c	66;"	d	file:
AGC_MEM_ADDR	sx1302hal/loragw_sx1302.c	74;"	d	file:
AGC_RADIO_A_INIT_DONE	sx1302hal/loragw_sx1302.c	68;"	d	file:
AGC_RADIO_B_INIT_DONE	sx1302hal/loragw_sx1302.c	69;"	d	file:
AR	Makefile	/^AR := $(CROSS_COMPILE)ar$/;"	m
ARB_MEM_ADDR	sx1302hal/loragw_sx1302.c	75;"	d	file:
ARCH	Makefile	/^ARCH ?=$/;"	m
ARRAY_SIZE	lg02hal/loragw_sx127x_radio.c	47;"	d	file:
ARRAY_SIZE	loragw_gps.c	40;"	d	file:
ARRAY_SIZE	loragw_hal.c	41;"	d	file:
ARRAY_SIZE	loragw_i2c.c	37;"	d	file:
ARRAY_SIZE	loragw_lbt.c	46;"	d	file:
ARRAY_SIZE	loragw_rado.c	47;"	d	file:
ARRAY_SIZE	loragw_reg.c	35;"	d	file:
ARRAY_SIZE	loragw_spi.ftdi.c	23;"	d	file:
ARRAY_SIZE	loragw_spi.native.c	40;"	d	file:
ARRAY_SIZE	sx1301hal/loragw_fpga.c	34;"	d	file:
ARRAY_SIZE	sx1301hal/loragw_hal_sx1301.c	38;"	d	file:
ARRAY_SIZE	sx1301hal/loragw_radio_sx1301.c	33;"	d	file:
ARRAY_SIZE	sx1301hal/loragw_reg_sx1301.c	34;"	d	file:
ARRAY_SIZE	sx1302hal/loragw_cal.c	46;"	d	file:
ARRAY_SIZE	sx1302hal/loragw_stts751.c	29;"	d	file:
ARRAY_SIZE	sx1302hal/loragw_sx1250.c	37;"	d	file:
ARRAY_SIZE	sx1302hal/loragw_sx125x.c	34;"	d	file:
ARRAY_SIZE	sx1302hal/loragw_sx1302.c	47;"	d	file:
ARRAY_SIZE	sx1302hal/loragw_sx1302_rx.c	33;"	d	file:
ARRAY_SIZE	sx1302hal/loragw_sx1302_timestamp.c	37;"	d	file:
ARRAY_SIZE	test/test_loragw_counter.c	43;"	d	file:
ARRAY_SIZE	test/test_loragw_hal_rx.c	43;"	d	file:
ARRAY_SIZE	tst/test_loragw_cal.c	43;"	d	file:
ARRAY_SIZE	tst/test_loragw_hal.c	41;"	d	file:
ARRAY_SIZE	tst/test_loragw_spi.c	29;"	d	file:
BUFF_SIZE	test/test_loragw_spi.c	44;"	d	file:
BUFF_SIZE	test/test_loragw_spi_sx1250.c	46;"	d	file:
BURST_TEST_LENGTH	tst/test_loragw_reg.c	28;"	d	file:
BURST_TEST_SIZE	tst/test_loragw_spi.c	34;"	d	file:
BW_125KHZ	loragw_hal.h	105;"	d
BW_15K6HZ	loragw_hal.h	108;"	d
BW_250KHZ	loragw_hal.h	104;"	d
BW_31K2HZ	loragw_hal.h	107;"	d
BW_500KHZ	loragw_hal.h	103;"	d
BW_62K5HZ	loragw_hal.h	106;"	d
BW_7K8HZ	loragw_hal.h	109;"	d
BW_UNDEFINED	loragw_hal.h	102;"	d
CALIBRATE	sx1302hal/loragw_sx1250.h	/^    CALIBRATE               = 0x89,$/;"	e	enum:__anon5
CALIBRATE_IMAGE	sx1302hal/loragw_sx1250.h	/^    CALIBRATE_IMAGE         = 0x98,$/;"	e	enum:__anon5
CAL_DEC_GAIN	test/test_loragw_cal.c	63;"	d	file:
CAL_ITER	sx1302hal/loragw_cal.c	61;"	d	file:
CAL_SIG_ANA_DURATION	test/test_loragw_cal.c	64;"	d	file:
CAL_TX_CORR_DURATION	sx1302hal/loragw_cal.c	62;"	d	file:
CAL_TX_TONE_FREQ_HZ	sx1302hal/loragw_cal.c	60;"	d	file:
CAL_TX_TONE_FREQ_HZ	test/test_loragw_cal.c	62;"	d	file:
CAPTURE_RAM_SIZE	test/test_loragw_capture_ram.c	48;"	d	file:
CC	Makefile	/^CC := $(CROSS_COMPILE)gcc$/;"	m
CFLAGS	Makefile	/^CFLAGS := -O2 -Wall -Wextra -std=c99 -Iinc -I.$/;"	m
CHECK_NULL	lg02hal/loragw_sx127x_radio.c	51;"	d	file:
CHECK_NULL	lg02hal/loragw_sx127x_radio.c	55;"	d	file:
CHECK_NULL	loragw_gps.c	45;"	d	file:
CHECK_NULL	loragw_gps.c	50;"	d	file:
CHECK_NULL	loragw_hal.c	46;"	d	file:
CHECK_NULL	loragw_hal.c	51;"	d	file:
CHECK_NULL	loragw_i2c.c	41;"	d	file:
CHECK_NULL	loragw_i2c.c	45;"	d	file:
CHECK_NULL	loragw_lbt.c	50;"	d	file:
CHECK_NULL	loragw_lbt.c	54;"	d	file:
CHECK_NULL	loragw_rado.c	51;"	d	file:
CHECK_NULL	loragw_rado.c	55;"	d	file:
CHECK_NULL	loragw_reg.c	39;"	d	file:
CHECK_NULL	loragw_reg.c	43;"	d	file:
CHECK_NULL	loragw_spi.ftdi.c	27;"	d	file:
CHECK_NULL	loragw_spi.ftdi.c	31;"	d	file:
CHECK_NULL	loragw_spi.native.c	44;"	d	file:
CHECK_NULL	loragw_spi.native.c	48;"	d	file:
CHECK_NULL	sx1301hal/loragw_fpga.c	38;"	d	file:
CHECK_NULL	sx1301hal/loragw_fpga.c	42;"	d	file:
CHECK_NULL	sx1301hal/loragw_hal_sx1301.c	43;"	d	file:
CHECK_NULL	sx1301hal/loragw_hal_sx1301.c	48;"	d	file:
CHECK_NULL	sx1301hal/loragw_radio_sx1301.c	37;"	d	file:
CHECK_NULL	sx1301hal/loragw_radio_sx1301.c	41;"	d	file:
CHECK_NULL	sx1301hal/loragw_reg_sx1301.c	38;"	d	file:
CHECK_NULL	sx1301hal/loragw_reg_sx1301.c	42;"	d	file:
CHECK_NULL	sx1302hal/loragw_cal.c	50;"	d	file:
CHECK_NULL	sx1302hal/loragw_cal.c	54;"	d	file:
CHECK_NULL	sx1302hal/loragw_stts751.c	33;"	d	file:
CHECK_NULL	sx1302hal/loragw_stts751.c	37;"	d	file:
CHECK_NULL	sx1302hal/loragw_sx1250.c	41;"	d	file:
CHECK_NULL	sx1302hal/loragw_sx1250.c	45;"	d	file:
CHECK_NULL	sx1302hal/loragw_sx125x.c	38;"	d	file:
CHECK_NULL	sx1302hal/loragw_sx125x.c	42;"	d	file:
CHECK_NULL	sx1302hal/loragw_sx1302.c	51;"	d	file:
CHECK_NULL	sx1302hal/loragw_sx1302.c	55;"	d	file:
CHECK_NULL	sx1302hal/loragw_sx1302_rx.c	37;"	d	file:
CHECK_NULL	sx1302hal/loragw_sx1302_rx.c	41;"	d	file:
CHECK_NULL	sx1302hal/loragw_sx1302_timestamp.c	41;"	d	file:
CHECK_NULL	sx1302hal/loragw_sx1302_timestamp.c	45;"	d	file:
CLR_IRQ_STATUS	sx1302hal/loragw_sx1250.h	/^    CLR_IRQ_STATUS          = 0x02,$/;"	e	enum:__anon5
CROSS_COMPILE	Makefile	/^CROSS_COMPILE ?=$/;"	m
CR_LORA_4_5	loragw_hal.h	136;"	d
CR_LORA_4_6	loragw_hal.h	137;"	d
CR_LORA_4_7	loragw_hal.h	138;"	d
CR_LORA_4_8	loragw_hal.h	139;"	d
CR_UNDEFINED	loragw_hal.h	135;"	d
DEBUG_ARRAY	loragw_gps.c	44;"	d	file:
DEBUG_ARRAY	loragw_gps.c	49;"	d	file:
DEBUG_ARRAY	loragw_hal.c	45;"	d	file:
DEBUG_ARRAY	loragw_hal.c	50;"	d	file:
DEBUG_ARRAY	sx1301hal/loragw_hal_sx1301.c	42;"	d	file:
DEBUG_ARRAY	sx1301hal/loragw_hal_sx1301.c	47;"	d	file:
DEBUG_MSG	lg02hal/loragw_sx127x_radio.c	49;"	d	file:
DEBUG_MSG	lg02hal/loragw_sx127x_radio.c	53;"	d	file:
DEBUG_MSG	loragw_aux.c	33;"	d	file:
DEBUG_MSG	loragw_aux.c	36;"	d	file:
DEBUG_MSG	loragw_gps.c	42;"	d	file:
DEBUG_MSG	loragw_gps.c	47;"	d	file:
DEBUG_MSG	loragw_hal.c	43;"	d	file:
DEBUG_MSG	loragw_hal.c	48;"	d	file:
DEBUG_MSG	loragw_i2c.c	39;"	d	file:
DEBUG_MSG	loragw_i2c.c	43;"	d	file:
DEBUG_MSG	loragw_lbt.c	48;"	d	file:
DEBUG_MSG	loragw_lbt.c	52;"	d	file:
DEBUG_MSG	loragw_rado.c	49;"	d	file:
DEBUG_MSG	loragw_rado.c	53;"	d	file:
DEBUG_MSG	loragw_reg.c	37;"	d	file:
DEBUG_MSG	loragw_reg.c	41;"	d	file:
DEBUG_MSG	loragw_spi.ftdi.c	25;"	d	file:
DEBUG_MSG	loragw_spi.ftdi.c	29;"	d	file:
DEBUG_MSG	loragw_spi.native.c	42;"	d	file:
DEBUG_MSG	loragw_spi.native.c	46;"	d	file:
DEBUG_MSG	sx1301hal/loragw_fpga.c	36;"	d	file:
DEBUG_MSG	sx1301hal/loragw_fpga.c	40;"	d	file:
DEBUG_MSG	sx1301hal/loragw_hal_sx1301.c	40;"	d	file:
DEBUG_MSG	sx1301hal/loragw_hal_sx1301.c	45;"	d	file:
DEBUG_MSG	sx1301hal/loragw_radio_sx1301.c	35;"	d	file:
DEBUG_MSG	sx1301hal/loragw_radio_sx1301.c	39;"	d	file:
DEBUG_MSG	sx1301hal/loragw_reg_sx1301.c	36;"	d	file:
DEBUG_MSG	sx1301hal/loragw_reg_sx1301.c	40;"	d	file:
DEBUG_MSG	sx1302hal/loragw_cal.c	48;"	d	file:
DEBUG_MSG	sx1302hal/loragw_cal.c	52;"	d	file:
DEBUG_MSG	sx1302hal/loragw_stts751.c	31;"	d	file:
DEBUG_MSG	sx1302hal/loragw_stts751.c	35;"	d	file:
DEBUG_MSG	sx1302hal/loragw_sx1250.c	39;"	d	file:
DEBUG_MSG	sx1302hal/loragw_sx1250.c	43;"	d	file:
DEBUG_MSG	sx1302hal/loragw_sx125x.c	36;"	d	file:
DEBUG_MSG	sx1302hal/loragw_sx125x.c	40;"	d	file:
DEBUG_MSG	sx1302hal/loragw_sx1302.c	49;"	d	file:
DEBUG_MSG	sx1302hal/loragw_sx1302.c	53;"	d	file:
DEBUG_MSG	sx1302hal/loragw_sx1302_rx.c	35;"	d	file:
DEBUG_MSG	sx1302hal/loragw_sx1302_rx.c	39;"	d	file:
DEBUG_MSG	sx1302hal/loragw_sx1302_timestamp.c	39;"	d	file:
DEBUG_MSG	sx1302hal/loragw_sx1302_timestamp.c	43;"	d	file:
DEBUG_MSG	test/test_loragw_cal.c	48;"	d	file:
DEBUG_MSG	test/test_loragw_capture_ram.c	43;"	d	file:
DEBUG_PRINTF	lg02hal/loragw_sx127x_radio.c	50;"	d	file:
DEBUG_PRINTF	lg02hal/loragw_sx127x_radio.c	54;"	d	file:
DEBUG_PRINTF	loragw_aux.c	34;"	d	file:
DEBUG_PRINTF	loragw_aux.c	37;"	d	file:
DEBUG_PRINTF	loragw_gps.c	43;"	d	file:
DEBUG_PRINTF	loragw_gps.c	48;"	d	file:
DEBUG_PRINTF	loragw_hal.c	44;"	d	file:
DEBUG_PRINTF	loragw_hal.c	49;"	d	file:
DEBUG_PRINTF	loragw_i2c.c	40;"	d	file:
DEBUG_PRINTF	loragw_i2c.c	44;"	d	file:
DEBUG_PRINTF	loragw_lbt.c	49;"	d	file:
DEBUG_PRINTF	loragw_lbt.c	53;"	d	file:
DEBUG_PRINTF	loragw_rado.c	50;"	d	file:
DEBUG_PRINTF	loragw_rado.c	54;"	d	file:
DEBUG_PRINTF	loragw_reg.c	38;"	d	file:
DEBUG_PRINTF	loragw_reg.c	42;"	d	file:
DEBUG_PRINTF	loragw_spi.ftdi.c	26;"	d	file:
DEBUG_PRINTF	loragw_spi.ftdi.c	30;"	d	file:
DEBUG_PRINTF	loragw_spi.native.c	43;"	d	file:
DEBUG_PRINTF	loragw_spi.native.c	47;"	d	file:
DEBUG_PRINTF	sx1301hal/loragw_fpga.c	37;"	d	file:
DEBUG_PRINTF	sx1301hal/loragw_fpga.c	41;"	d	file:
DEBUG_PRINTF	sx1301hal/loragw_hal_sx1301.c	41;"	d	file:
DEBUG_PRINTF	sx1301hal/loragw_hal_sx1301.c	46;"	d	file:
DEBUG_PRINTF	sx1301hal/loragw_radio_sx1301.c	36;"	d	file:
DEBUG_PRINTF	sx1301hal/loragw_radio_sx1301.c	40;"	d	file:
DEBUG_PRINTF	sx1301hal/loragw_reg_sx1301.c	37;"	d	file:
DEBUG_PRINTF	sx1301hal/loragw_reg_sx1301.c	41;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_cal.c	49;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_cal.c	53;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_stts751.c	32;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_stts751.c	36;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_sx1250.c	40;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_sx1250.c	44;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_sx125x.c	37;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_sx125x.c	41;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_sx1302.c	50;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_sx1302.c	54;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_sx1302_rx.c	36;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_sx1302_rx.c	40;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_sx1302_timestamp.c	40;"	d	file:
DEBUG_PRINTF	sx1302hal/loragw_sx1302_timestamp.c	44;"	d	file:
DEBUG_PRINTF	test/test_loragw_cal.c	49;"	d	file:
DEFAULT_BAUDRATE	loragw_gps.c	60;"	d	file:
DEFAULT_CLK_SRC	test/test_loragw_cal.c	56;"	d	file:
DEFAULT_CLK_SRC	test/test_loragw_hal_tx.c	49;"	d	file:
DEFAULT_DAC_GAIN	test/test_loragw_cal.c	59;"	d	file:
DEFAULT_FREQ_HZ	test/test_loragw_cal.c	57;"	d	file:
DEFAULT_FREQ_HZ	test/test_loragw_counter.c	49;"	d	file:
DEFAULT_FREQ_HZ	test/test_loragw_hal_rx.c	49;"	d	file:
DEFAULT_FREQ_HZ	test/test_loragw_hal_tx.c	50;"	d	file:
DEFAULT_MIX_GAIN	test/test_loragw_cal.c	60;"	d	file:
DEFAULT_NOTCH_FREQ	tst/test_loragw_hal.c	47;"	d	file:
DEFAULT_RSSI_OFFSET	tst/test_loragw_cal.c	49;"	d	file:
DEFAULT_RSSI_OFFSET	tst/test_loragw_hal.c	46;"	d	file:
DEFAULT_TX_NOTCH_FREQ	tst/test_loragw_cal.c	48;"	d	file:
DIO_RSSI_PIN	loragw_lbt.h	34;"	d
DR_FSK_MAX	loragw_hal.h	131;"	d
DR_FSK_MIN	loragw_hal.h	130;"	d
DR_LORA_MULTI	loragw_hal.h	128;"	d
DR_LORA_SF10	loragw_hal.h	125;"	d
DR_LORA_SF11	loragw_hal.h	126;"	d
DR_LORA_SF12	loragw_hal.h	127;"	d
DR_LORA_SF7	loragw_hal.h	122;"	d
DR_LORA_SF8	loragw_hal.h	123;"	d
DR_LORA_SF9	loragw_hal.h	124;"	d
DR_UNDEFINED	loragw_hal.h	121;"	d
EVENT_DELAYED	loragw_hal.h	154;"	d
FREQ_OFFSET_LSB_125KHZ	sx1302hal/loragw_sx1302.c	85;"	d	file:
FREQ_OFFSET_LSB_250KHZ	sx1302hal/loragw_sx1302.c	86;"	d	file:
FREQ_OFFSET_LSB_500KHZ	sx1302hal/loragw_sx1302.c	87;"	d	file:
FREQ_SIG_NORM	tst/test_loragw_cal.c	56;"	d	file:
FULL_INIT	test/test_loragw_capture_ram.c	47;"	d	file:
FW_VERSION_ADDR	sx1301hal/loragw_hal_sx1301.c	58;"	d	file:
FW_VERSION_ADDR	tst/test_loragw_cal.c	53;"	d	file:
FW_VERSION_AGC	sx1301hal/loragw_hal_sx1301.c	60;"	d	file:
FW_VERSION_AGC	test/test_loragw_capture_ram.c	65;"	d	file:
FW_VERSION_ARB	sx1301hal/loragw_hal_sx1301.c	61;"	d	file:
FW_VERSION_ARB	test/test_loragw_capture_ram.c	66;"	d	file:
FW_VERSION_CAL	sx1301hal/loragw_hal_sx1301.c	59;"	d	file:
FW_VERSION_CAL	sx1302hal/loragw_sx1302.c	79;"	d	file:
FW_VERSION_CAL	test/test_loragw_capture_ram.c	64;"	d	file:
FW_VERSION_CAL	tst/test_loragw_cal.c	54;"	d	file:
GET_DEVICE_ERRORS	sx1302hal/loragw_sx1250.h	/^    GET_DEVICE_ERRORS       = 0x17$/;"	e	enum:__anon5
GET_IRQ_STATUS	sx1302hal/loragw_sx1250.h	/^    GET_IRQ_STATUS          = 0x12,$/;"	e	enum:__anon5
GET_PACKET_STATUS	sx1302hal/loragw_sx1250.h	/^    GET_PACKET_STATUS       = 0x14,$/;"	e	enum:__anon5
GET_RX_BUFFER_STATUS	sx1302hal/loragw_sx1250.h	/^    GET_RX_BUFFER_STATUS    = 0x13,$/;"	e	enum:__anon5
GET_STATUS	sx1302hal/loragw_sx1250.h	/^    GET_STATUS              = 0xC0,$/;"	e	enum:__anon5
GPIO_IN	gpio.h	38;"	d
GPIO_OUT	gpio.h	37;"	d
GPS_DELAYED	loragw_hal.h	153;"	d
HAL_DEBUG_FILE_LOG	sx1302hal/loragw_hal_sx1302.c	50;"	d	file:
HIGH	gpio.h	35;"	d
I2C_DEVICE	loragw_i2c.h	32;"	d
I2C_PORT_STTS751	test/test_loragw_i2c.c	44;"	d	file:
I2C_PORT_TEMP_SENSOR_0	sx1302hal/loragw_stts751.h	36;"	d
I2C_PORT_TEMP_SENSOR_1	sx1302hal/loragw_stts751.h	37;"	d
IF_FSK_STD	loragw_hal.h	73;"	d
IF_FSK_STD	sx1302hal/loragw_sx1302.h	36;"	d
IF_HZ_TO_REG	loragw_hal.h	57;"	d
IF_HZ_TO_REG	sx1302hal/loragw_sx1302.c	58;"	d	file:
IF_LORA_MULTI	loragw_hal.h	72;"	d
IF_LORA_MULTI	sx1302hal/loragw_sx1302.h	35;"	d
IF_LORA_STD	loragw_hal.h	71;"	d
IF_LORA_STD	sx1302hal/loragw_sx1302.h	34;"	d
IF_UNDEFINED	loragw_hal.h	70;"	d
IF_UNDEFINED	sx1302hal/loragw_sx1302.h	33;"	d
IGNORED	loragw_gps.h	/^    IGNORED,         \/*!> frame was not parsed by the system *\/$/;"	e	enum:gps_msg
IMMEDIATE	loragw_hal.h	149;"	d
INCLUDES	Makefile	/^INCLUDES = $(wildcard inc\/*.h)$/;"	m
INCOMPLETE	loragw_gps.h	/^    INCOMPLETE,      \/*!> frame parsed was missing bytes *\/$/;"	e	enum:gps_msg
INVALID	loragw_gps.h	/^    INVALID,         \/*!> system try to parse frame but failed *\/$/;"	e	enum:gps_msg
IS_FSK_BW	loragw_hal.h	50;"	d
IS_FSK_DR	loragw_hal.h	51;"	d
IS_LORA_BW	loragw_hal.h	45;"	d
IS_LORA_CR	loragw_hal.h	48;"	d
IS_LORA_MULTI_DR	loragw_hal.h	47;"	d
IS_LORA_STD_DR	loragw_hal.h	46;"	d
IS_TX_MODE	loragw_hal.h	53;"	d
LBT_CHANNEL_FREQ_NB	loragw_hal.h	179;"	d
LBT_TIMESTAMP_MASK	loragw_lbt.c	57;"	d	file:
LGW_ADDR_CAPTURE_COUNT	sx1301hal/loragw_reg_sx1301.h	335;"	d
LGW_ADJUST_MODEM_START_OFFSET_RDX4	sx1301hal/loragw_reg_sx1301.h	175;"	d
LGW_ADJUST_MODEM_START_OFFSET_SF12_RDX4	sx1301hal/loragw_reg_sx1301.h	176;"	d
LGW_BB_RSSI	sx1301hal/loragw_reg_sx1301.h	329;"	d
LGW_BIST0_FINISHED	sx1301hal/loragw_reg_sx1301.h	72;"	d
LGW_BIST1_FINISHED	sx1301hal/loragw_reg_sx1301.h	73;"	d
LGW_BURST_CHUNK	loragw_spi.h	41;"	d
LGW_CAPTURE_FORCE_TRIGGER	sx1301hal/loragw_reg_sx1301.h	318;"	d
LGW_CAPTURE_PERIOD	sx1301hal/loragw_reg_sx1301.h	320;"	d
LGW_CAPTURE_RAM_ADDR	sx1301hal/loragw_reg_sx1301.h	54;"	d
LGW_CAPTURE_RAM_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	76;"	d
LGW_CAPTURE_RAM_DATA	sx1301hal/loragw_reg_sx1301.h	55;"	d
LGW_CAPTURE_SOURCE	sx1301hal/loragw_reg_sx1301.h	316;"	d
LGW_CAPTURE_START	sx1301hal/loragw_reg_sx1301.h	317;"	d
LGW_CAPTURE_WRAP	sx1301hal/loragw_reg_sx1301.h	319;"	d
LGW_CHANN_AGC_GAIN	sx1301hal/loragw_reg_sx1301.h	150;"	d
LGW_CHANN_OVERRIDE_AGC_GAIN	sx1301hal/loragw_reg_sx1301.h	149;"	d
LGW_CHANN_RSSI	sx1301hal/loragw_reg_sx1301.h	328;"	d
LGW_CHANN_SELECT_RSSI	sx1301hal/loragw_reg_sx1301.h	215;"	d
LGW_CHAN_FIR_RAM0_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	77;"	d
LGW_CHAN_FIR_RAM1_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	78;"	d
LGW_CHAN_GAIN_OFFSET	sx1301hal/loragw_reg_sx1301.h	203;"	d
LGW_CHIP_ID	sx1301hal/loragw_reg_sx1301.h	129;"	d
LGW_CHIRP_INVERT_RX	sx1301hal/loragw_reg_sx1301.h	181;"	d
LGW_CLEAR_BIST0	sx1301hal/loragw_reg_sx1301.h	70;"	d
LGW_CLEAR_BIST1	sx1301hal/loragw_reg_sx1301.h	71;"	d
LGW_CLK32M_EN	sx1301hal/loragw_reg_sx1301.h	66;"	d
LGW_CLKHS_EN	sx1301hal/loragw_reg_sx1301.h	67;"	d
LGW_CONCENTRATOR_MODEM_ENABLE	sx1301hal/loragw_reg_sx1301.h	63;"	d
LGW_CORR0_DETECT_EN	sx1301hal/loragw_reg_sx1301.h	151;"	d
LGW_CORR0_RAM_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	79;"	d
LGW_CORR1_DETECT_EN	sx1301hal/loragw_reg_sx1301.h	152;"	d
LGW_CORR1_RAM_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	80;"	d
LGW_CORR2_DETECT_EN	sx1301hal/loragw_reg_sx1301.h	153;"	d
LGW_CORR2_RAM_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	81;"	d
LGW_CORR3_DETECT_EN	sx1301hal/loragw_reg_sx1301.h	154;"	d
LGW_CORR3_RAM_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	82;"	d
LGW_CORR4_DETECT_EN	sx1301hal/loragw_reg_sx1301.h	155;"	d
LGW_CORR4_RAM_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	83;"	d
LGW_CORR5_DETECT_EN	sx1301hal/loragw_reg_sx1301.h	156;"	d
LGW_CORR5_RAM_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	84;"	d
LGW_CORR6_DETECT_EN	sx1301hal/loragw_reg_sx1301.h	157;"	d
LGW_CORR6_RAM_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	85;"	d
LGW_CORR7_DETECT_EN	sx1301hal/loragw_reg_sx1301.h	158;"	d
LGW_CORR7_RAM_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	86;"	d
LGW_CORR_MAC_GAIN	sx1301hal/loragw_reg_sx1301.h	174;"	d
LGW_CORR_NUM_SAME_PEAK	sx1301hal/loragw_reg_sx1301.h	173;"	d
LGW_CORR_SAME_PEAKS_OPTION_SF10	sx1301hal/loragw_reg_sx1301.h	163;"	d
LGW_CORR_SAME_PEAKS_OPTION_SF11	sx1301hal/loragw_reg_sx1301.h	164;"	d
LGW_CORR_SAME_PEAKS_OPTION_SF12	sx1301hal/loragw_reg_sx1301.h	165;"	d
LGW_CORR_SAME_PEAKS_OPTION_SF6	sx1301hal/loragw_reg_sx1301.h	159;"	d
LGW_CORR_SAME_PEAKS_OPTION_SF7	sx1301hal/loragw_reg_sx1301.h	160;"	d
LGW_CORR_SAME_PEAKS_OPTION_SF8	sx1301hal/loragw_reg_sx1301.h	161;"	d
LGW_CORR_SAME_PEAKS_OPTION_SF9	sx1301hal/loragw_reg_sx1301.h	162;"	d
LGW_CORR_SIG_NOISE_RATIO_SF10	sx1301hal/loragw_reg_sx1301.h	170;"	d
LGW_CORR_SIG_NOISE_RATIO_SF11	sx1301hal/loragw_reg_sx1301.h	171;"	d
LGW_CORR_SIG_NOISE_RATIO_SF12	sx1301hal/loragw_reg_sx1301.h	172;"	d
LGW_CORR_SIG_NOISE_RATIO_SF6	sx1301hal/loragw_reg_sx1301.h	166;"	d
LGW_CORR_SIG_NOISE_RATIO_SF7	sx1301hal/loragw_reg_sx1301.h	167;"	d
LGW_CORR_SIG_NOISE_RATIO_SF8	sx1301hal/loragw_reg_sx1301.h	168;"	d
LGW_CORR_SIG_NOISE_RATIO_SF9	sx1301hal/loragw_reg_sx1301.h	169;"	d
LGW_DATABUFF_SIZE	loragw_hal.h	79;"	d
LGW_DATA_MNGT_CPT_FRAME_ALLOCATED	sx1301hal/loragw_reg_sx1301.h	369;"	d
LGW_DATA_MNGT_CPT_FRAME_FINISHED	sx1301hal/loragw_reg_sx1301.h	370;"	d
LGW_DATA_MNGT_CPT_FRAME_READEN	sx1301hal/loragw_reg_sx1301.h	371;"	d
LGW_DATA_MNGT_RAM_BIST0_STATUS	sx1301hal/loragw_reg_sx1301.h	120;"	d
LGW_DATA_MNGT_RAM_BIST1_STATUS	sx1301hal/loragw_reg_sx1301.h	121;"	d
LGW_DATA_MNGT_STATUS	sx1301hal/loragw_reg_sx1301.h	368;"	d
LGW_DBG_AGC_MCU_RAM_ADDR	sx1301hal/loragw_reg_sx1301.h	349;"	d
LGW_DBG_AGC_MCU_RAM_DATA	sx1301hal/loragw_reg_sx1301.h	333;"	d
LGW_DBG_ARB_MCU_RAM_ADDR	sx1301hal/loragw_reg_sx1301.h	348;"	d
LGW_DBG_ARB_MCU_RAM_DATA	sx1301hal/loragw_reg_sx1301.h	332;"	d
LGW_DBG_CHANN0_GAIN	sx1301hal/loragw_reg_sx1301.h	337;"	d
LGW_DBG_CHANN1_GAIN	sx1301hal/loragw_reg_sx1301.h	338;"	d
LGW_DBG_CHANN2_GAIN	sx1301hal/loragw_reg_sx1301.h	339;"	d
LGW_DBG_CHANN3_GAIN	sx1301hal/loragw_reg_sx1301.h	340;"	d
LGW_DBG_CHANN4_GAIN	sx1301hal/loragw_reg_sx1301.h	341;"	d
LGW_DBG_CHANN5_GAIN	sx1301hal/loragw_reg_sx1301.h	342;"	d
LGW_DBG_CHANN6_GAIN	sx1301hal/loragw_reg_sx1301.h	343;"	d
LGW_DBG_CHANN7_GAIN	sx1301hal/loragw_reg_sx1301.h	344;"	d
LGW_DBG_CORR_SELECT_CHANNEL	sx1301hal/loragw_reg_sx1301.h	178;"	d
LGW_DBG_CORR_SELECT_SF	sx1301hal/loragw_reg_sx1301.h	177;"	d
LGW_DBG_DEC_FILT_GAIN	sx1301hal/loragw_reg_sx1301.h	345;"	d
LGW_DBG_DETECT_CPT	sx1301hal/loragw_reg_sx1301.h	179;"	d
LGW_DBG_MCU_DATA	sx1301hal/loragw_reg_sx1301.h	331;"	d
LGW_DBG_SYMB_CPT	sx1301hal/loragw_reg_sx1301.h	180;"	d
LGW_DC_NOTCH_EN	sx1301hal/loragw_reg_sx1301.h	182;"	d
LGW_DEC_GAIN_OFFSET	sx1301hal/loragw_reg_sx1301.h	202;"	d
LGW_DEC_RSSI	sx1301hal/loragw_reg_sx1301.h	330;"	d
LGW_DEFAULT_NOTCH_FREQ	sx1301hal/loragw_fpga.h	33;"	d
LGW_EMERGENCY_FORCE_HOST_CTRL	sx1301hal/loragw_reg_sx1301.h	130;"	d
LGW_FILTER_GAIN	sx1301hal/loragw_reg_sx1301.h	137;"	d
LGW_FORCE_DEC_FILTER_GAIN	sx1301hal/loragw_reg_sx1301.h	206;"	d
LGW_FORCE_HOST_FE_CTRL	sx1301hal/loragw_reg_sx1301.h	205;"	d
LGW_FORCE_HOST_RADIO_CTRL	sx1301hal/loragw_reg_sx1301.h	204;"	d
LGW_FPGA_CTRL_ACCESS_HISTO_MEM	sx1301hal/loragw_fpga.h	52;"	d
LGW_FPGA_CTRL_CLEAR_HISTO_MEM	sx1301hal/loragw_fpga.h	53;"	d
LGW_FPGA_CTRL_FEATURE_START	sx1301hal/loragw_fpga.h	46;"	d
LGW_FPGA_CTRL_INPUT_SYNC_I	sx1301hal/loragw_fpga.h	48;"	d
LGW_FPGA_CTRL_INPUT_SYNC_Q	sx1301hal/loragw_fpga.h	49;"	d
LGW_FPGA_CTRL_INVERT_IQ	sx1301hal/loragw_fpga.h	51;"	d
LGW_FPGA_CTRL_OUTPUT_SYNC	sx1301hal/loragw_fpga.h	50;"	d
LGW_FPGA_CTRL_RADIO_RESET	sx1301hal/loragw_fpga.h	47;"	d
LGW_FPGA_FEATURE	sx1301hal/loragw_fpga.h	42;"	d
LGW_FPGA_HISTO_NB_READ	sx1301hal/loragw_fpga.h	56;"	d
LGW_FPGA_HISTO_RAM_ADDR	sx1301hal/loragw_fpga.h	54;"	d
LGW_FPGA_HISTO_RAM_DATA	sx1301hal/loragw_fpga.h	55;"	d
LGW_FPGA_HISTO_SCAN_FREQ	sx1301hal/loragw_fpga.h	77;"	d
LGW_FPGA_LBT_CH0_FREQ_OFFSET	sx1301hal/loragw_fpga.h	59;"	d
LGW_FPGA_LBT_CH1_FREQ_OFFSET	sx1301hal/loragw_fpga.h	60;"	d
LGW_FPGA_LBT_CH2_FREQ_OFFSET	sx1301hal/loragw_fpga.h	61;"	d
LGW_FPGA_LBT_CH3_FREQ_OFFSET	sx1301hal/loragw_fpga.h	62;"	d
LGW_FPGA_LBT_CH4_FREQ_OFFSET	sx1301hal/loragw_fpga.h	63;"	d
LGW_FPGA_LBT_CH5_FREQ_OFFSET	sx1301hal/loragw_fpga.h	64;"	d
LGW_FPGA_LBT_CH6_FREQ_OFFSET	sx1301hal/loragw_fpga.h	65;"	d
LGW_FPGA_LBT_CH7_FREQ_OFFSET	sx1301hal/loragw_fpga.h	66;"	d
LGW_FPGA_LBT_INITIAL_FREQ	sx1301hal/loragw_fpga.h	43;"	d
LGW_FPGA_LBT_SCAN_TIME_CH0	sx1301hal/loragw_fpga.h	68;"	d
LGW_FPGA_LBT_SCAN_TIME_CH1	sx1301hal/loragw_fpga.h	69;"	d
LGW_FPGA_LBT_SCAN_TIME_CH2	sx1301hal/loragw_fpga.h	70;"	d
LGW_FPGA_LBT_SCAN_TIME_CH3	sx1301hal/loragw_fpga.h	71;"	d
LGW_FPGA_LBT_SCAN_TIME_CH4	sx1301hal/loragw_fpga.h	72;"	d
LGW_FPGA_LBT_SCAN_TIME_CH5	sx1301hal/loragw_fpga.h	73;"	d
LGW_FPGA_LBT_SCAN_TIME_CH6	sx1301hal/loragw_fpga.h	74;"	d
LGW_FPGA_LBT_SCAN_TIME_CH7	sx1301hal/loragw_fpga.h	75;"	d
LGW_FPGA_LBT_TIMESTAMP_CH	sx1301hal/loragw_fpga.h	57;"	d
LGW_FPGA_LBT_TIMESTAMP_SELECT_CH	sx1301hal/loragw_fpga.h	58;"	d
LGW_FPGA_NOTCH_FREQ_OFFSET	sx1301hal/loragw_fpga.h	78;"	d
LGW_FPGA_RSSI_TARGET	sx1301hal/loragw_fpga.h	76;"	d
LGW_FPGA_SCAN_FREQ_OFFSET	sx1301hal/loragw_fpga.h	67;"	d
LGW_FPGA_SOFT_RESET	sx1301hal/loragw_fpga.h	41;"	d
LGW_FPGA_STATUS	sx1301hal/loragw_fpga.h	45;"	d
LGW_FPGA_TOTALREGS	sx1301hal/loragw_fpga.h	79;"	d
LGW_FPGA_VERSION	sx1301hal/loragw_fpga.h	44;"	d
LGW_FRAME_SYNCH_GAIN	sx1301hal/loragw_reg_sx1301.h	194;"	d
LGW_FRAME_SYNCH_PEAK1_POS	sx1301hal/loragw_reg_sx1301.h	191;"	d
LGW_FRAME_SYNCH_PEAK2_POS	sx1301hal/loragw_reg_sx1301.h	192;"	d
LGW_FREQ_TO_TIME_DRIFT	sx1301hal/loragw_reg_sx1301.h	187;"	d
LGW_FREQ_TO_TIME_INVERT	sx1301hal/loragw_reg_sx1301.h	186;"	d
LGW_FSK_AUTO_AFC_ON	sx1301hal/loragw_reg_sx1301.h	294;"	d
LGW_FSK_BROADCAST	sx1301hal/loragw_reg_sx1301.h	293;"	d
LGW_FSK_BR_RATIO	sx1301hal/loragw_reg_sx1301.h	283;"	d
LGW_FSK_CH_BW_EXPO	sx1301hal/loragw_reg_sx1301.h	273;"	d
LGW_FSK_CRC_EN	sx1301hal/loragw_reg_sx1301.h	278;"	d
LGW_FSK_CRC_IBM	sx1301hal/loragw_reg_sx1301.h	280;"	d
LGW_FSK_DCFREE_ENC	sx1301hal/loragw_reg_sx1301.h	279;"	d
LGW_FSK_ERROR_OSR_TOL	sx1301hal/loragw_reg_sx1301.h	281;"	d
LGW_FSK_MODEM_ENABLE	sx1301hal/loragw_reg_sx1301.h	64;"	d
LGW_FSK_MODEM_INVERT_IQ	sx1301hal/loragw_reg_sx1301.h	136;"	d
LGW_FSK_NODE_ADRS	sx1301hal/loragw_reg_sx1301.h	292;"	d
LGW_FSK_PATTERN_TIMEOUT_CFG	sx1301hal/loragw_reg_sx1301.h	295;"	d
LGW_FSK_PKT_LENGTH	sx1301hal/loragw_reg_sx1301.h	286;"	d
LGW_FSK_PKT_MODE	sx1301hal/loragw_reg_sx1301.h	276;"	d
LGW_FSK_PSIZE	sx1301hal/loragw_reg_sx1301.h	277;"	d
LGW_FSK_RADIO_SELECT	sx1301hal/loragw_reg_sx1301.h	282;"	d
LGW_FSK_REF_PATTERN_LSB	sx1301hal/loragw_reg_sx1301.h	284;"	d
LGW_FSK_REF_PATTERN_MSB	sx1301hal/loragw_reg_sx1301.h	285;"	d
LGW_FSK_RSSI_LENGTH	sx1301hal/loragw_reg_sx1301.h	274;"	d
LGW_FSK_RX_INVERT	sx1301hal/loragw_reg_sx1301.h	275;"	d
LGW_FSK_TX_GAUSSIAN_EN	sx1301hal/loragw_reg_sx1301.h	287;"	d
LGW_FSK_TX_GAUSSIAN_SELECT_BT	sx1301hal/loragw_reg_sx1301.h	288;"	d
LGW_FSK_TX_PATTERN_EN	sx1301hal/loragw_reg_sx1301.h	289;"	d
LGW_FSK_TX_PREAMBLE_SEQ	sx1301hal/loragw_reg_sx1301.h	290;"	d
LGW_FSK_TX_PSIZE	sx1301hal/loragw_reg_sx1301.h	291;"	d
LGW_GLOBAL_EN	sx1301hal/loragw_reg_sx1301.h	65;"	d
LGW_GPIO_MODE	sx1301hal/loragw_reg_sx1301.h	124;"	d
LGW_GPIO_PIN_REG_IN	sx1301hal/loragw_reg_sx1301.h	125;"	d
LGW_GPIO_PIN_REG_OUT	sx1301hal/loragw_reg_sx1301.h	126;"	d
LGW_GPIO_SELECT_INPUT	sx1301hal/loragw_reg_sx1301.h	122;"	d
LGW_GPIO_SELECT_OUTPUT	sx1301hal/loragw_reg_sx1301.h	123;"	d
LGW_GPS_EN	sx1301hal/loragw_reg_sx1301.h	363;"	d
LGW_GPS_ERROR	loragw_gps.h	89;"	d
LGW_GPS_MIN_MSG_SIZE	loragw_gps.h	91;"	d
LGW_GPS_NMEA_SYNC_CHAR	loragw_gps.h	93;"	d
LGW_GPS_POL	sx1301hal/loragw_reg_sx1301.h	364;"	d
LGW_GPS_SUCCESS	loragw_gps.h	88;"	d
LGW_GPS_UBX_SYNC_CHAR	loragw_gps.h	92;"	d
LGW_HAL_ERROR	loragw_hal.h	61;"	d
LGW_HAL_SUCCESS	loragw_hal.h	60;"	d
LGW_I2C_ERROR	loragw_i2c.h	30;"	d
LGW_I2C_SUCCESS	loragw_i2c.h	29;"	d
LGW_IFMODEM_CONFIG	loragw_hal.h	82;"	d
LGW_IFMODEM_CONFIG	sx1302hal/loragw_sx1302.c	90;"	d	file:
LGW_IF_CHAIN_NB	loragw_hal.h	77;"	d
LGW_IF_FREQ_0	sx1301hal/loragw_reg_sx1301.h	139;"	d
LGW_IF_FREQ_1	sx1301hal/loragw_reg_sx1301.h	140;"	d
LGW_IF_FREQ_2	sx1301hal/loragw_reg_sx1301.h	141;"	d
LGW_IF_FREQ_3	sx1301hal/loragw_reg_sx1301.h	142;"	d
LGW_IF_FREQ_4	sx1301hal/loragw_reg_sx1301.h	143;"	d
LGW_IF_FREQ_5	sx1301hal/loragw_reg_sx1301.h	144;"	d
LGW_IF_FREQ_6	sx1301hal/loragw_reg_sx1301.h	145;"	d
LGW_IF_FREQ_7	sx1301hal/loragw_reg_sx1301.h	146;"	d
LGW_IF_FREQ_8	sx1301hal/loragw_reg_sx1301.h	147;"	d
LGW_IF_FREQ_9	sx1301hal/loragw_reg_sx1301.h	148;"	d
LGW_IMPLICIT_CODING_RATE	sx1301hal/loragw_reg_sx1301.h	184;"	d
LGW_IMPLICIT_CRC_EN	sx1301hal/loragw_reg_sx1301.h	183;"	d
LGW_IMPLICIT_PAYLOAD_LENGHT	sx1301hal/loragw_reg_sx1301.h	185;"	d
LGW_IQ_MISMATCH_A_AMP_COEFF	sx1301hal/loragw_reg_sx1301.h	222;"	d
LGW_IQ_MISMATCH_A_PHI_COEFF	sx1301hal/loragw_reg_sx1301.h	223;"	d
LGW_IQ_MISMATCH_B_AMP_COEFF	sx1301hal/loragw_reg_sx1301.h	224;"	d
LGW_IQ_MISMATCH_B_PHI_COEFF	sx1301hal/loragw_reg_sx1301.h	226;"	d
LGW_IQ_MISMATCH_B_SEL_I	sx1301hal/loragw_reg_sx1301.h	225;"	d
LGW_LBT_ERROR	loragw_lbt.h	31;"	d
LGW_LBT_ISSUE	loragw_hal.h	62;"	d
LGW_LBT_SUCCESS	loragw_lbt.h	30;"	d
LGW_LLR_SCALE	sx1301hal/loragw_reg_sx1301.h	196;"	d
LGW_LNA_A_CTRL_LUT	sx1301hal/loragw_reg_sx1301.h	312;"	d
LGW_LNA_A_EN	sx1301hal/loragw_reg_sx1301.h	307;"	d
LGW_LNA_B_CTRL_LUT	sx1301hal/loragw_reg_sx1301.h	314;"	d
LGW_LNA_B_EN	sx1301hal/loragw_reg_sx1301.h	309;"	d
LGW_MAX_NOTCH_FREQ	sx1301hal/loragw_fpga.h	32;"	d
LGW_MAX_PAYLOAD_LEN	sx1301hal/loragw_reg_sx1301.h	199;"	d
LGW_MBWSSF_AGC_FREEZE_ON_DETECT	sx1301hal/loragw_reg_sx1301.h	248;"	d
LGW_MBWSSF_DETECT_MIN_SINGLE_PEAK	sx1301hal/loragw_reg_sx1301.h	254;"	d
LGW_MBWSSF_DETECT_TRIG_SAME_PEAK_NB	sx1301hal/loragw_reg_sx1301.h	255;"	d
LGW_MBWSSF_FRAME_SYNCH_GAIN	sx1301hal/loragw_reg_sx1301.h	252;"	d
LGW_MBWSSF_FRAME_SYNCH_PEAK1_POS	sx1301hal/loragw_reg_sx1301.h	249;"	d
LGW_MBWSSF_FRAME_SYNCH_PEAK2_POS	sx1301hal/loragw_reg_sx1301.h	250;"	d
LGW_MBWSSF_FREQ_TO_TIME_DRIFT	sx1301hal/loragw_reg_sx1301.h	257;"	d
LGW_MBWSSF_FREQ_TO_TIME_INVERT	sx1301hal/loragw_reg_sx1301.h	256;"	d
LGW_MBWSSF_IMPLICIT_CODING_RATE	sx1301hal/loragw_reg_sx1301.h	246;"	d
LGW_MBWSSF_IMPLICIT_CRC_EN	sx1301hal/loragw_reg_sx1301.h	245;"	d
LGW_MBWSSF_IMPLICIT_HEADER	sx1301hal/loragw_reg_sx1301.h	244;"	d
LGW_MBWSSF_IMPLICIT_PAYLOAD_LENGHT	sx1301hal/loragw_reg_sx1301.h	247;"	d
LGW_MBWSSF_LLR_SCALE	sx1301hal/loragw_reg_sx1301.h	266;"	d
LGW_MBWSSF_MAX_PAYLOAD_LEN	sx1301hal/loragw_reg_sx1301.h	271;"	d
LGW_MBWSSF_MODEM_BW	sx1301hal/loragw_reg_sx1301.h	263;"	d
LGW_MBWSSF_MODEM_ENABLE	sx1301hal/loragw_reg_sx1301.h	62;"	d
LGW_MBWSSF_MODEM_INVERT_IQ	sx1301hal/loragw_reg_sx1301.h	133;"	d
LGW_MBWSSF_ONLY_CRC_EN	sx1301hal/loragw_reg_sx1301.h	270;"	d
LGW_MBWSSF_PAYLOAD_FINE_TIMING_GAIN	sx1301hal/loragw_reg_sx1301.h	259;"	d
LGW_MBWSSF_PPM_CORRECTION	sx1301hal/loragw_reg_sx1301.h	258;"	d
LGW_MBWSSF_PPM_OFFSET	sx1301hal/loragw_reg_sx1301.h	268;"	d
LGW_MBWSSF_PREAMBLE_FINE_TIMING_GAIN	sx1301hal/loragw_reg_sx1301.h	260;"	d
LGW_MBWSSF_PREAMBLE_SYMB1_NB	sx1301hal/loragw_reg_sx1301.h	251;"	d
LGW_MBWSSF_RADIO_SELECT	sx1301hal/loragw_reg_sx1301.h	264;"	d
LGW_MBWSSF_RATE_SF	sx1301hal/loragw_reg_sx1301.h	269;"	d
LGW_MBWSSF_RX_CHIRP_INVERT	sx1301hal/loragw_reg_sx1301.h	265;"	d
LGW_MBWSSF_SNR_AVG_CST	sx1301hal/loragw_reg_sx1301.h	267;"	d
LGW_MBWSSF_SYNCH_DETECT_TH	sx1301hal/loragw_reg_sx1301.h	253;"	d
LGW_MBWSSF_TRACKING_INTEGRAL	sx1301hal/loragw_reg_sx1301.h	261;"	d
LGW_MBWSSF_ZERO_PAD	sx1301hal/loragw_reg_sx1301.h	262;"	d
LGW_MCU_AGC_DATA_RAM_BIST0_STATUS	sx1301hal/loragw_reg_sx1301.h	114;"	d
LGW_MCU_AGC_DATA_RAM_BIST1_STATUS	sx1301hal/loragw_reg_sx1301.h	115;"	d
LGW_MCU_AGC_PROG_RAM_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	74;"	d
LGW_MCU_AGC_STATUS	sx1301hal/loragw_reg_sx1301.h	127;"	d
LGW_MCU_ARB_DATA_RAM_BIST0_STATUS	sx1301hal/loragw_reg_sx1301.h	116;"	d
LGW_MCU_ARB_DATA_RAM_BIST1_STATUS	sx1301hal/loragw_reg_sx1301.h	117;"	d
LGW_MCU_ARB_PROG_RAM_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	75;"	d
LGW_MCU_ARB_STATUS	sx1301hal/loragw_reg_sx1301.h	128;"	d
LGW_MCU_CORRUPTION_DETECTED_0	sx1301hal/loragw_reg_sx1301.h	211;"	d
LGW_MCU_CORRUPTION_DETECTED_1	sx1301hal/loragw_reg_sx1301.h	212;"	d
LGW_MCU_PROM_ADDR	sx1301hal/loragw_reg_sx1301.h	56;"	d
LGW_MCU_PROM_DATA	sx1301hal/loragw_reg_sx1301.h	57;"	d
LGW_MCU_RST_0	sx1301hal/loragw_reg_sx1301.h	207;"	d
LGW_MCU_RST_1	sx1301hal/loragw_reg_sx1301.h	208;"	d
LGW_MCU_SELECT_EDGE_0	sx1301hal/loragw_reg_sx1301.h	213;"	d
LGW_MCU_SELECT_EDGE_1	sx1301hal/loragw_reg_sx1301.h	214;"	d
LGW_MCU_SELECT_MUX_0	sx1301hal/loragw_reg_sx1301.h	209;"	d
LGW_MCU_SELECT_MUX_1	sx1301hal/loragw_reg_sx1301.h	210;"	d
LGW_MIN_NOTCH_FREQ	sx1301hal/loragw_fpga.h	31;"	d
LGW_MISC_RADIO_EN	sx1301hal/loragw_reg_sx1301.h	135;"	d
LGW_MODEL_TYPE_LG01	loragw_hal.h	/^    LGW_MODEL_TYPE_LG01,$/;"	e	enum:lgw_model_type_e
LGW_MODEL_TYPE_LG02	loragw_hal.h	/^    LGW_MODEL_TYPE_LG02$/;"	e	enum:lgw_model_type_e
LGW_MODEL_TYPE_NONE	loragw_hal.h	/^    LGW_MODEL_TYPE_NONE,$/;"	e	enum:lgw_model_type_e
LGW_MODEL_TYPE_SX1301	loragw_hal.h	/^    LGW_MODEL_TYPE_SX1301,$/;"	e	enum:lgw_model_type_e
LGW_MODEL_TYPE_SX1302	loragw_hal.h	/^    LGW_MODEL_TYPE_SX1302,$/;"	e	enum:lgw_model_type_e
LGW_MODEL_TYPE_SX1308	loragw_hal.h	/^    LGW_MODEL_TYPE_SX1308,$/;"	e	enum:lgw_model_type_e
LGW_MODEM0_RAM0_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	87;"	d
LGW_MODEM0_RAM1_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	95;"	d
LGW_MODEM0_RAM2_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	103;"	d
LGW_MODEM1_RAM0_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	88;"	d
LGW_MODEM1_RAM1_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	96;"	d
LGW_MODEM1_RAM2_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	104;"	d
LGW_MODEM2_RAM0_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	89;"	d
LGW_MODEM2_RAM1_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	97;"	d
LGW_MODEM2_RAM2_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	105;"	d
LGW_MODEM3_RAM0_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	90;"	d
LGW_MODEM3_RAM1_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	98;"	d
LGW_MODEM3_RAM2_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	106;"	d
LGW_MODEM4_RAM0_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	91;"	d
LGW_MODEM4_RAM1_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	99;"	d
LGW_MODEM4_RAM2_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	107;"	d
LGW_MODEM5_RAM0_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	92;"	d
LGW_MODEM5_RAM1_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	100;"	d
LGW_MODEM5_RAM2_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	108;"	d
LGW_MODEM6_RAM0_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	93;"	d
LGW_MODEM6_RAM1_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	101;"	d
LGW_MODEM6_RAM2_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	109;"	d
LGW_MODEM7_RAM0_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	94;"	d
LGW_MODEM7_RAM1_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	102;"	d
LGW_MODEM7_RAM2_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	110;"	d
LGW_MODEM_INVERT_IQ	sx1301hal/loragw_reg_sx1301.h	132;"	d
LGW_MODEM_MBWSSF_RAM0_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	111;"	d
LGW_MODEM_MBWSSF_RAM1_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	112;"	d
LGW_MODEM_MBWSSF_RAM2_BIST_STATUS	sx1301hal/loragw_reg_sx1301.h	113;"	d
LGW_MODEM_STATUS	sx1301hal/loragw_reg_sx1301.h	321;"	d
LGW_MULTI_NB	loragw_hal.h	81;"	d
LGW_NEXT_PACKET_CNT	sx1301hal/loragw_reg_sx1301.h	334;"	d
LGW_ONLY_CRC_EN	sx1301hal/loragw_reg_sx1301.h	200;"	d
LGW_PACKET_DATA_FIFO_PTR	sx1301hal/loragw_reg_sx1301.h	347;"	d
LGW_PAGE_REG	sx1301hal/loragw_reg_sx1301.h	47;"	d
LGW_PAYLOAD_FINE_TIMING_GAIN	sx1301hal/loragw_reg_sx1301.h	188;"	d
LGW_PA_A_CTRL_LUT	sx1301hal/loragw_reg_sx1301.h	313;"	d
LGW_PA_A_EN	sx1301hal/loragw_reg_sx1301.h	308;"	d
LGW_PA_B_CTRL_LUT	sx1301hal/loragw_reg_sx1301.h	315;"	d
LGW_PA_B_EN	sx1301hal/loragw_reg_sx1301.h	310;"	d
LGW_PA_GAIN	sx1301hal/loragw_reg_sx1301.h	311;"	d
LGW_PKT_FIFO_SIZE	loragw_hal.h	78;"	d
LGW_PPM_OFFSET	sx1301hal/loragw_reg_sx1301.h	198;"	d
LGW_PREAMBLE_FINE_TIMING_GAIN	sx1301hal/loragw_reg_sx1301.h	189;"	d
LGW_PREAMBLE_SYMB1_NB	sx1301hal/loragw_reg_sx1301.h	193;"	d
LGW_RADIO_A_EN	sx1301hal/loragw_reg_sx1301.h	304;"	d
LGW_RADIO_B_EN	sx1301hal/loragw_reg_sx1301.h	305;"	d
LGW_RADIO_RST	sx1301hal/loragw_reg_sx1301.h	306;"	d
LGW_RADIO_SELECT	sx1301hal/loragw_reg_sx1301.h	138;"	d
LGW_RADIO_TYPE_NONE	loragw_hal.h	/^    LGW_RADIO_TYPE_NONE,$/;"	e	enum:lgw_radio_type_e
LGW_RADIO_TYPE_SX1255	loragw_hal.h	/^    LGW_RADIO_TYPE_SX1255,$/;"	e	enum:lgw_radio_type_e
LGW_RADIO_TYPE_SX1257	loragw_hal.h	/^    LGW_RADIO_TYPE_SX1257,$/;"	e	enum:lgw_radio_type_e
LGW_RADIO_TYPE_SX1272	loragw_hal.h	/^    LGW_RADIO_TYPE_SX1272,$/;"	e	enum:lgw_radio_type_e
LGW_RADIO_TYPE_SX1276	loragw_hal.h	/^    LGW_RADIO_TYPE_SX1276$/;"	e	enum:lgw_radio_type_e
LGW_REF_BW	loragw_hal.h	80;"	d
LGW_REG_ERROR	loragw_reg.h	48;"	d
LGW_REG_ERROR	sx1302hal/loragw_sx125x.h	44;"	d
LGW_REG_SUCCESS	loragw_reg.h	47;"	d
LGW_REG_SUCCESS	sx1302hal/loragw_sx125x.h	43;"	d
LGW_RF_CHAIN_NB	loragw_hal.h	66;"	d
LGW_RF_RX_BANDWIDTH	loragw_hal.h	67;"	d
LGW_RF_RX_BANDWIDTH_125KHZ	loragw_hal.h	113;"	d
LGW_RF_RX_BANDWIDTH_250KHZ	loragw_hal.h	114;"	d
LGW_RF_RX_BANDWIDTH_500KHZ	loragw_hal.h	115;"	d
LGW_RSSI_BB_DEFAULT_VALUE	sx1301hal/loragw_reg_sx1301.h	216;"	d
LGW_RSSI_BB_FILTER_ALPHA	sx1301hal/loragw_reg_sx1301.h	219;"	d
LGW_RSSI_CHANN_DEFAULT_VALUE	sx1301hal/loragw_reg_sx1301.h	218;"	d
LGW_RSSI_CHANN_FILTER_ALPHA	sx1301hal/loragw_reg_sx1301.h	221;"	d
LGW_RSSI_DEC_DEFAULT_VALUE	sx1301hal/loragw_reg_sx1301.h	217;"	d
LGW_RSSI_DEC_FILTER_ALPHA	sx1301hal/loragw_reg_sx1301.h	220;"	d
LGW_RX_DATA_BUF_ADDR	sx1301hal/loragw_reg_sx1301.h	50;"	d
LGW_RX_DATA_BUF_DATA	sx1301hal/loragw_reg_sx1301.h	51;"	d
LGW_RX_EDGE_SELECT	sx1301hal/loragw_reg_sx1301.h	134;"	d
LGW_RX_INVERT_IQ	sx1301hal/loragw_reg_sx1301.h	131;"	d
LGW_RX_PACKET_DATA_FIFO_ADDR_POINTER	sx1301hal/loragw_reg_sx1301.h	59;"	d
LGW_RX_PACKET_DATA_FIFO_NUM_STORED	sx1301hal/loragw_reg_sx1301.h	58;"	d
LGW_RX_PACKET_DATA_FIFO_PAYLOAD_SIZE	sx1301hal/loragw_reg_sx1301.h	61;"	d
LGW_RX_PACKET_DATA_FIFO_STATUS	sx1301hal/loragw_reg_sx1301.h	60;"	d
LGW_SIG_ANALYSER_AVG_LEN	sx1301hal/loragw_reg_sx1301.h	356;"	d
LGW_SIG_ANALYSER_EN	sx1301hal/loragw_reg_sx1301.h	355;"	d
LGW_SIG_ANALYSER_FREQ	sx1301hal/loragw_reg_sx1301.h	360;"	d
LGW_SIG_ANALYSER_I_OUT	sx1301hal/loragw_reg_sx1301.h	361;"	d
LGW_SIG_ANALYSER_PRECISION	sx1301hal/loragw_reg_sx1301.h	357;"	d
LGW_SIG_ANALYSER_Q_OUT	sx1301hal/loragw_reg_sx1301.h	362;"	d
LGW_SIG_ANALYSER_VALID_OUT	sx1301hal/loragw_reg_sx1301.h	358;"	d
LGW_SIG_GEN_ANALYSER_MUX_SEL	sx1301hal/loragw_reg_sx1301.h	353;"	d
LGW_SIG_GEN_EN	sx1301hal/loragw_reg_sx1301.h	354;"	d
LGW_SIG_GEN_FREQ	sx1301hal/loragw_reg_sx1301.h	359;"	d
LGW_SNR_AVG_CST	sx1301hal/loragw_reg_sx1301.h	197;"	d
LGW_SOFT_RESET	sx1301hal/loragw_reg_sx1301.h	48;"	d
LGW_SPI_DATA_FIFO_PTR	sx1301hal/loragw_reg_sx1301.h	346;"	d
LGW_SPI_ERROR	loragw_spi.h	40;"	d
LGW_SPI_MASTER_CHIP_SELECT_POLARITY	sx1301hal/loragw_reg_sx1301.h	350;"	d
LGW_SPI_MASTER_CPHA	sx1301hal/loragw_reg_sx1301.h	352;"	d
LGW_SPI_MASTER_CPOL	sx1301hal/loragw_reg_sx1301.h	351;"	d
LGW_SPI_MUX_TARGET_EEPROM	loragw_spi.h	45;"	d
LGW_SPI_MUX_TARGET_FPGA	loragw_spi.h	44;"	d
LGW_SPI_MUX_TARGET_RADIOA	loragw_spi.h	49;"	d
LGW_SPI_MUX_TARGET_RADIOB	loragw_spi.h	50;"	d
LGW_SPI_MUX_TARGET_SX127X	loragw_spi.h	46;"	d
LGW_SPI_MUX_TARGET_SX1301	loragw_spi.h	43;"	d
LGW_SPI_MUX_TARGET_SX1302	loragw_spi.h	48;"	d
LGW_SPI_RADIO_A__ADDR	sx1301hal/loragw_reg_sx1301.h	298;"	d
LGW_SPI_RADIO_A__CS	sx1301hal/loragw_reg_sx1301.h	299;"	d
LGW_SPI_RADIO_A__DATA	sx1301hal/loragw_reg_sx1301.h	296;"	d
LGW_SPI_RADIO_A__DATA_READBACK	sx1301hal/loragw_reg_sx1301.h	297;"	d
LGW_SPI_RADIO_B__ADDR	sx1301hal/loragw_reg_sx1301.h	302;"	d
LGW_SPI_RADIO_B__CS	sx1301hal/loragw_reg_sx1301.h	303;"	d
LGW_SPI_RADIO_B__DATA	sx1301hal/loragw_reg_sx1301.h	300;"	d
LGW_SPI_RADIO_B__DATA_READBACK	sx1301hal/loragw_reg_sx1301.h	301;"	d
LGW_SPI_SUCCESS	loragw_spi.h	39;"	d
LGW_START_BIST0	sx1301hal/loragw_reg_sx1301.h	68;"	d
LGW_START_BIST1	sx1301hal/loragw_reg_sx1301.h	69;"	d
LGW_SW_TEST_REG1	sx1301hal/loragw_reg_sx1301.h	365;"	d
LGW_SW_TEST_REG2	sx1301hal/loragw_reg_sx1301.h	366;"	d
LGW_SW_TEST_REG3	sx1301hal/loragw_reg_sx1301.h	367;"	d
LGW_SX127X_RXBW_100K_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_100K_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_100K_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_100K_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_10K4_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_10K4_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_10K4_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_10K4_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_125K_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_125K_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_125K_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_125K_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_12K5_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_12K5_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_12K5_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_12K5_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_15K6_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_15K6_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_15K6_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_15K6_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_166K7_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_166K7_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_166K7_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_166K7_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_200K_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_200K_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_200K_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_200K_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_20K8_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_20K8_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_20K8_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_20K8_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_250K_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_250K_HZ$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_250K_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_250K_HZ$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_25K_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_25K_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_25K_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_25K_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_2K6_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_2K6_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_2K6_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_2K6_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_31K3_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_31K3_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_31K3_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_31K3_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_3K1_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_3K1_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_3K1_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_3K1_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_3K9_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_3K9_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_3K9_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_3K9_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_41K7_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_41K7_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_41K7_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_41K7_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_50K_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_50K_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_50K_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_50K_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_5K2_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_5K2_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_5K2_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_5K2_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_62K5_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_62K5_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_62K5_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_62K5_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_6K3_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_6K3_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_6K3_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_6K3_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_7K8_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_7K8_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_7K8_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_7K8_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_83K3_HZ	lg02hal/loragw_sx127x_radio.h	/^    LGW_SX127X_RXBW_83K3_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX127X_RXBW_83K3_HZ	loragw_rado.h	/^    LGW_SX127X_RXBW_83K3_HZ,$/;"	e	enum:lgw_sx127x_rxbw_e
LGW_SX1301_TOTALREGS	sx1301hal/loragw_reg_sx1301.h	374;"	d
LGW_SX1302_TOTALREGS	sx1302hal/loragw_reg_sx1302.h	1081;"	d
LGW_SYNCH_DETECT_TH	sx1301hal/loragw_reg_sx1301.h	195;"	d
LGW_TIMESTAMP	sx1301hal/loragw_reg_sx1301.h	336;"	d
LGW_TRACKING_INTEGRAL	sx1301hal/loragw_reg_sx1301.h	190;"	d
LGW_TX_CHIRP_LOW_PASS	sx1301hal/loragw_reg_sx1301.h	241;"	d
LGW_TX_DATA_BUF_ADDR	sx1301hal/loragw_reg_sx1301.h	52;"	d
LGW_TX_DATA_BUF_DATA	sx1301hal/loragw_reg_sx1301.h	53;"	d
LGW_TX_EDGE_SELECT	sx1301hal/loragw_reg_sx1301.h	238;"	d
LGW_TX_EDGE_SELECT_TOP	sx1301hal/loragw_reg_sx1301.h	239;"	d
LGW_TX_FCC_WIDEBAND	sx1301hal/loragw_reg_sx1301.h	242;"	d
LGW_TX_FRAME_SYNCH_PEAK1_POS	sx1301hal/loragw_reg_sx1301.h	231;"	d
LGW_TX_FRAME_SYNCH_PEAK2_POS	sx1301hal/loragw_reg_sx1301.h	232;"	d
LGW_TX_GAIN	sx1301hal/loragw_reg_sx1301.h	240;"	d
LGW_TX_MODE	sx1301hal/loragw_reg_sx1301.h	236;"	d
LGW_TX_OFFSET_I	sx1301hal/loragw_reg_sx1301.h	234;"	d
LGW_TX_OFFSET_Q	sx1301hal/loragw_reg_sx1301.h	235;"	d
LGW_TX_RAMP_DURATION	sx1301hal/loragw_reg_sx1301.h	233;"	d
LGW_TX_START_DELAY	sx1301hal/loragw_reg_sx1301.h	230;"	d
LGW_TX_STATUS	sx1301hal/loragw_reg_sx1301.h	272;"	d
LGW_TX_SWAP_IQ	sx1301hal/loragw_reg_sx1301.h	243;"	d
LGW_TX_TOP_RAM_BIST0_STATUS	sx1301hal/loragw_reg_sx1301.h	118;"	d
LGW_TX_TOP_RAM_BIST1_STATUS	sx1301hal/loragw_reg_sx1301.h	119;"	d
LGW_TX_TRIG_ALL	sx1301hal/loragw_reg_sx1301.h	372;"	d
LGW_TX_TRIG_DELAYED	sx1301hal/loragw_reg_sx1301.h	228;"	d
LGW_TX_TRIG_GPS	sx1301hal/loragw_reg_sx1301.h	229;"	d
LGW_TX_TRIG_IMMEDIATE	sx1301hal/loragw_reg_sx1301.h	227;"	d
LGW_TX_ZERO_PAD	sx1301hal/loragw_reg_sx1301.h	237;"	d
LGW_VALID_HEADER_COUNTER_0	sx1301hal/loragw_reg_sx1301.h	322;"	d
LGW_VALID_HEADER_COUNTER_FSK	sx1301hal/loragw_reg_sx1301.h	325;"	d
LGW_VALID_HEADER_COUNTER_MBWSSF	sx1301hal/loragw_reg_sx1301.h	324;"	d
LGW_VALID_PACKET_COUNTER_0	sx1301hal/loragw_reg_sx1301.h	323;"	d
LGW_VALID_PACKET_COUNTER_FSK	sx1301hal/loragw_reg_sx1301.h	327;"	d
LGW_VALID_PACKET_COUNTER_MBWSSF	sx1301hal/loragw_reg_sx1301.h	326;"	d
LGW_VERSION	sx1301hal/loragw_reg_sx1301.h	49;"	d
LGW_XTAL_FREQU	loragw_hal.h	65;"	d
LGW_ZERO_PAD	sx1301hal/loragw_reg_sx1301.h	201;"	d
LIBLORAGW_VERSION	Makefile	/^LIBLORAGW_VERSION := `cat ..\/VERSION`$/;"	m
LIBS	Makefile	/^LIBS := -lloragw -lrt -lmpsse -lm -lusb-1.0 -lftdi$/;"	m
LINUXDEV_PATH_DEFAULT	test/test_loragw_cal.c	54;"	d	file:
LINUXDEV_PATH_DEFAULT	test/test_loragw_capture_ram.c	45;"	d	file:
LINUXDEV_PATH_DEFAULT	test/test_loragw_counter.c	41;"	d	file:
LINUXDEV_PATH_DEFAULT	test/test_loragw_gps.c	46;"	d	file:
LINUXDEV_PATH_DEFAULT	test/test_loragw_hal_rx.c	41;"	d	file:
LINUXDEV_PATH_DEFAULT	test/test_loragw_hal_tx.c	47;"	d	file:
LINUXDEV_PATH_DEFAULT	test/test_loragw_reg.c	39;"	d	file:
LINUXDEV_PATH_DEFAULT	test/test_loragw_spi.c	50;"	d	file:
LINUXDEV_PATH_DEFAULT	test/test_loragw_spi_sx1250.c	48;"	d	file:
LOW	gpio.h	34;"	d
MATCH	test/test_loragw_gps.c	41;"	d	file:
MCU_AGC	sx1301hal/loragw_hal_sx1301.c	55;"	d	file:
MCU_AGC	sx1302hal/loragw_sx1302.c	71;"	d	file:
MCU_AGC	tst/test_loragw_cal.c	51;"	d	file:
MCU_AGC_FW_BYTE	sx1301hal/loragw_hal_sx1301.c	57;"	d	file:
MCU_AGC_FW_BYTE	tst/test_loragw_cal.c	52;"	d	file:
MCU_ARB	sx1301hal/loragw_hal_sx1301.c	54;"	d	file:
MCU_ARB	sx1302hal/loragw_sx1302.c	72;"	d	file:
MCU_ARB_FW_BYTE	sx1301hal/loragw_hal_sx1301.c	56;"	d	file:
MCU_FW_SIZE	sx1302hal/loragw_sx1302.c	77;"	d	file:
MINUS_10PPM	loragw_gps.c	59;"	d	file:
MIN_FSK_PREAMBLE	sx1301hal/loragw_hal_sx1301.c	71;"	d	file:
MIN_FSK_PREAMBLE	sx1302hal/loragw_sx1302.c	107;"	d	file:
MIN_LOOP	tinymt32.c	17;"	d	file:
MIN_LORA_PREAMBLE	sx1301hal/loragw_hal_sx1301.c	69;"	d	file:
MIN_LORA_PREAMBLE	sx1302hal/loragw_sx1302.c	105;"	d	file:
MOD_FSK	loragw_hal.h	98;"	d
MOD_LORA	loragw_hal.h	97;"	d
MOD_UNDEFINED	loragw_hal.h	96;"	d
NB_CAL_MAX	tst/test_loragw_cal.c	50;"	d	file:
NMEA_GBS	loragw_gps.h	/^    NMEA_GBS,        \/*!> GNSS Satellite Fault Detection *\/$/;"	e	enum:gps_msg
NMEA_GGA	loragw_gps.h	/^    NMEA_GGA,        \/*!> Global positioning system fix data (pos + alt) *\/$/;"	e	enum:gps_msg
NMEA_GLL	loragw_gps.h	/^    NMEA_GLL,        \/*!> Latitude and longitude, with time fix and status *\/$/;"	e	enum:gps_msg
NMEA_GNS	loragw_gps.h	/^    NMEA_GNS,        \/*!> GNSS fix data (pos + alt, sat number) *\/$/;"	e	enum:gps_msg
NMEA_GSA	loragw_gps.h	/^    NMEA_GSA,        \/*!> GNSS DOP and Active Satellites (sat number) *\/$/;"	e	enum:gps_msg
NMEA_GST	loragw_gps.h	/^    NMEA_GST,        \/*!> GNSS Pseudo Range Error Statistics *\/$/;"	e	enum:gps_msg
NMEA_GSV	loragw_gps.h	/^    NMEA_GSV,        \/*!> GNSS Satellites in View (sat SNR) *\/$/;"	e	enum:gps_msg
NMEA_RMC	loragw_gps.h	/^    NMEA_RMC,        \/*!> Recommended Minimum data (time + date) *\/$/;"	e	enum:gps_msg
NMEA_TXT	loragw_gps.h	/^    NMEA_TXT,        \/*!> Text Transmission *\/$/;"	e	enum:gps_msg
NMEA_VTG	loragw_gps.h	/^    NMEA_VTG,        \/*!> Course over ground and Ground speed *\/$/;"	e	enum:gps_msg
NMEA_ZDA	loragw_gps.h	/^    NMEA_ZDA,        \/*!> Time and Date *\/$/;"	e	enum:gps_msg
OBJDIR	Makefile	/^OBJDIR = obj$/;"	m
ON_EVENT	loragw_hal.h	152;"	d
ON_GPS	loragw_hal.h	151;"	d
PACKET_TYPE_GFSK	sx1302hal/loragw_sx1250.h	/^    PACKET_TYPE_GFSK        = 0x00,$/;"	e	enum:__anon7
PACKET_TYPE_LORA	sx1302hal/loragw_sx1250.h	/^    PACKET_TYPE_LORA        = 0x01$/;"	e	enum:__anon7
PAGE_ADDR	loragw_reg.c	48;"	d	file:
PAGE_MASK	loragw_reg.c	49;"	d	file:
PLL_LOCK_MAX_ATTEMPTS	sx1301hal/loragw_radio_sx1301.c	47;"	d	file:
PLL_LOCK_MAX_ATTEMPTS	sx1302hal/loragw_sx125x.c	51;"	d	file:
PLUS_10PPM	loragw_gps.c	58;"	d	file:
PRE_LOOP	tinymt32.c	18;"	d	file:
RADIO_TOTALREGS	sx1302hal/loragw_sx125x.h	120;"	d
RAM_SIZE	tst/test_loragw_cal.c	55;"	d	file:
RAND_RANGE	test/test_loragw_cal.c	46;"	d	file:
RAND_RANGE	test/test_loragw_counter.c	44;"	d	file:
RAND_RANGE	test/test_loragw_hal_rx.c	44;"	d	file:
RAND_RANGE	test/test_loragw_hal_tx.c	42;"	d	file:
READ_ACCESS	loragw_spi.h	36;"	d
READ_ACCESS	sx1302hal/loragw_sx125x.c	53;"	d	file:
READ_BUFFER	sx1302hal/loragw_sx1250.h	/^    READ_BUFFER             = 0x1E,$/;"	e	enum:__anon5
READ_REGISTER	sx1302hal/loragw_sx1250.h	/^    READ_REGISTER           = 0x1D,$/;"	e	enum:__anon5
REG_SELECT	sx1302hal/loragw_sx1302.h	41;"	d
RSSI_FSK_POLY_0	sx1301hal/loragw_hal_sx1301.c	75;"	d	file:
RSSI_FSK_POLY_0	sx1302hal/loragw_sx1302.c	81;"	d	file:
RSSI_FSK_POLY_1	sx1301hal/loragw_hal_sx1301.c	76;"	d	file:
RSSI_FSK_POLY_1	sx1302hal/loragw_sx1302.c	82;"	d	file:
RSSI_FSK_POLY_2	sx1301hal/loragw_hal_sx1301.c	77;"	d	file:
RSSI_FSK_POLY_2	sx1302hal/loragw_sx1302.c	83;"	d	file:
RSSI_MULTI_BIAS	sx1301hal/loragw_hal_sx1301.c	74;"	d	file:
RX_METADATA_NB	sx1301hal/loragw_hal_sx1301.c	64;"	d	file:
RX_OFF	loragw_hal.h	171;"	d
RX_ON	loragw_hal.h	172;"	d
RX_STATUS	loragw_hal.h	158;"	d
RX_STATUS_UNKNOWN	loragw_hal.h	170;"	d
RX_SUSPENDED	loragw_hal.h	173;"	d
RxBwExp	lg02hal/loragw_sx127x_radio.c	/^    uint8_t     RxBwExp;$/;"	m	struct:lgw_sx127x_FSK_bandwidth_s	file:
RxBwExp	loragw_rado.c	/^    uint8_t     RxBwExp;$/;"	m	struct:lgw_sx127x_FSK_bandwidth_s	file:
RxBwKHz	lg02hal/loragw_sx127x_radio.c	/^    uint32_t    RxBwKHz;$/;"	m	struct:lgw_sx127x_FSK_bandwidth_s	file:
RxBwKHz	loragw_rado.c	/^    uint32_t    RxBwKHz;$/;"	m	struct:lgw_sx127x_FSK_bandwidth_s	file:
RxBwMant	lg02hal/loragw_sx127x_radio.c	/^    uint8_t     RxBwMant;$/;"	m	struct:lgw_sx127x_FSK_bandwidth_s	file:
RxBwMant	loragw_rado.c	/^    uint8_t     RxBwMant;$/;"	m	struct:lgw_sx127x_FSK_bandwidth_s	file:
SET_BUFFER_BASE_ADDRESS	sx1302hal/loragw_sx1250.h	/^    SET_BUFFER_BASE_ADDRESS = 0x8F,$/;"	e	enum:__anon5
SET_DIO_IRQ_PARAMS	sx1302hal/loragw_sx1250.h	/^    SET_DIO_IRQ_PARAMS      = 0x08,$/;"	e	enum:__anon5
SET_FS	sx1302hal/loragw_sx1250.h	/^    SET_FS                  = 0xC1,$/;"	e	enum:__anon5
SET_MODULATION_PARAMS	sx1302hal/loragw_sx1250.h	/^    SET_MODULATION_PARAMS   = 0x8B,$/;"	e	enum:__anon5
SET_PACKET_PARAMS	sx1302hal/loragw_sx1250.h	/^    SET_PACKET_PARAMS       = 0x8C,$/;"	e	enum:__anon5
SET_PACKET_TYPE	sx1302hal/loragw_sx1250.h	/^    SET_PACKET_TYPE         = 0x8A,$/;"	e	enum:__anon5
SET_PA_CONFIG	sx1302hal/loragw_sx1250.h	/^    SET_PA_CONFIG           = 0x95,$/;"	e	enum:__anon5
SET_PPM_ON	loragw_hal.h	42;"	d
SET_PPM_ON	sx1302hal/loragw_sx1302.h	43;"	d
SET_RAMP_10U	sx1302hal/loragw_sx1250.h	/^    SET_RAMP_10U            = 0x00,$/;"	e	enum:__anon8
SET_RAMP_1700U	sx1302hal/loragw_sx1250.h	/^    SET_RAMP_1700U          = 0x06,$/;"	e	enum:__anon8
SET_RAMP_200U	sx1302hal/loragw_sx1250.h	/^    SET_RAMP_200U           = 0x04,$/;"	e	enum:__anon8
SET_RAMP_20U	sx1302hal/loragw_sx1250.h	/^    SET_RAMP_20U            = 0x01,$/;"	e	enum:__anon8
SET_RAMP_3400U	sx1302hal/loragw_sx1250.h	/^    SET_RAMP_3400U          = 0x07$/;"	e	enum:__anon8
SET_RAMP_40U	sx1302hal/loragw_sx1250.h	/^    SET_RAMP_40U            = 0x02,$/;"	e	enum:__anon8
SET_RAMP_800U	sx1302hal/loragw_sx1250.h	/^    SET_RAMP_800U           = 0x05,$/;"	e	enum:__anon8
SET_RAMP_80U	sx1302hal/loragw_sx1250.h	/^    SET_RAMP_80U            = 0x03,$/;"	e	enum:__anon8
SET_REGULATORMODE	sx1302hal/loragw_sx1250.h	/^    SET_REGULATORMODE       = 0x96,$/;"	e	enum:__anon5
SET_RFSWITCHMODE	sx1302hal/loragw_sx1250.h	/^    SET_RFSWITCHMODE        = 0x9D,$/;"	e	enum:__anon5
SET_RF_FREQUENCY	sx1302hal/loragw_sx1250.h	/^    SET_RF_FREQUENCY        = 0x86,$/;"	e	enum:__anon5
SET_RX	sx1302hal/loragw_sx1250.h	/^    SET_RX                  = 0x82,$/;"	e	enum:__anon5
SET_SLEEP	sx1302hal/loragw_sx1250.h	/^    SET_SLEEP               = 0x84,$/;"	e	enum:__anon5
SET_STANDBY	sx1302hal/loragw_sx1250.h	/^    SET_STANDBY             = 0x80,$/;"	e	enum:__anon5
SET_TX	sx1302hal/loragw_sx1250.h	/^    SET_TX                  = 0x83,$/;"	e	enum:__anon5
SET_TXCONTINUOUSPREAMBLE	sx1302hal/loragw_sx1250.h	/^    SET_TXCONTINUOUSPREAMBLE= 0xD2,$/;"	e	enum:__anon5
SET_TXCONTINUOUSWAVE	sx1302hal/loragw_sx1250.h	/^    SET_TXCONTINUOUSWAVE    = 0xD1,$/;"	e	enum:__anon5
SET_TX_PARAMS	sx1302hal/loragw_sx1250.h	/^    SET_TX_PARAMS           = 0x8E,$/;"	e	enum:__anon5
SPI_DEV_PATH	loragw_spi.h	34;"	d
SPI_SPEED	loragw_spi.native.c	54;"	d	file:
STAT_CRC_BAD	loragw_hal.h	145;"	d
STAT_CRC_OK	loragw_hal.h	146;"	d
STAT_NO_CRC	loragw_hal.h	144;"	d
STAT_UNDEFINED	loragw_hal.h	143;"	d
STDBY_RC	sx1302hal/loragw_sx1250.h	/^    STDBY_RC                = 0x00,$/;"	e	enum:__anon6
STDBY_XOSC	sx1302hal/loragw_sx1250.h	/^    STDBY_XOSC              = 0x01$/;"	e	enum:__anon6
STD_FSK_PREAMBLE	sx1301hal/loragw_hal_sx1301.c	72;"	d	file:
STD_FSK_PREAMBLE	sx1302hal/loragw_sx1302.c	108;"	d	file:
STD_LORA_PREAMBLE	sx1301hal/loragw_hal_sx1301.c	70;"	d	file:
STD_LORA_PREAMBLE	sx1302hal/loragw_sx1302.c	106;"	d	file:
STOP_TIMER_ON_PREAMBLE	sx1302hal/loragw_sx1250.h	/^    STOP_TIMER_ON_PREAMBLE  = 0x9F,$/;"	e	enum:__anon5
STTS751_0_PROD_ID	sx1302hal/loragw_stts751.c	67;"	d	file:
STTS751_0_PROD_ID	test/test_loragw_i2c.c	54;"	d	file:
STTS751_1_PROD_ID	sx1302hal/loragw_stts751.c	68;"	d	file:
STTS751_1_PROD_ID	test/test_loragw_i2c.c	55;"	d	file:
STTS751_CONF_EVENT_DIS	sx1302hal/loragw_stts751.c	52;"	d	file:
STTS751_CONF_RES_MASK	sx1302hal/loragw_stts751.c	50;"	d	file:
STTS751_CONF_RES_SHIFT	sx1302hal/loragw_stts751.c	51;"	d	file:
STTS751_CONF_STOP	sx1302hal/loragw_stts751.c	53;"	d	file:
STTS751_REG_CONF	sx1302hal/loragw_stts751.c	49;"	d	file:
STTS751_REG_CONF	test/test_loragw_i2c.c	48;"	d	file:
STTS751_REG_HLIM_H	sx1302hal/loragw_stts751.c	55;"	d	file:
STTS751_REG_HLIM_L	sx1302hal/loragw_stts751.c	56;"	d	file:
STTS751_REG_HYST	sx1302hal/loragw_stts751.c	60;"	d	file:
STTS751_REG_LLIM_H	sx1302hal/loragw_stts751.c	57;"	d	file:
STTS751_REG_LLIM_L	sx1302hal/loragw_stts751.c	58;"	d	file:
STTS751_REG_MAN_ID	sx1302hal/loragw_stts751.c	64;"	d	file:
STTS751_REG_MAN_ID	test/test_loragw_i2c.c	51;"	d	file:
STTS751_REG_PROD_ID	sx1302hal/loragw_stts751.c	63;"	d	file:
STTS751_REG_PROD_ID	test/test_loragw_i2c.c	50;"	d	file:
STTS751_REG_RATE	sx1302hal/loragw_stts751.c	54;"	d	file:
STTS751_REG_RATE	test/test_loragw_i2c.c	49;"	d	file:
STTS751_REG_REV_ID	sx1302hal/loragw_stts751.c	65;"	d	file:
STTS751_REG_REV_ID	test/test_loragw_i2c.c	52;"	d	file:
STTS751_REG_SMBUS_TO	sx1302hal/loragw_stts751.c	61;"	d	file:
STTS751_REG_STATUS	sx1302hal/loragw_stts751.c	44;"	d	file:
STTS751_REG_TEMP_H	sx1302hal/loragw_stts751.c	43;"	d	file:
STTS751_REG_TEMP_H	test/test_loragw_i2c.c	46;"	d	file:
STTS751_REG_TEMP_L	sx1302hal/loragw_stts751.c	48;"	d	file:
STTS751_REG_TEMP_L	test/test_loragw_i2c.c	47;"	d	file:
STTS751_REG_TLIM	sx1302hal/loragw_stts751.c	59;"	d	file:
STTS751_STATUS_TRIPH	sx1302hal/loragw_stts751.c	47;"	d	file:
STTS751_STATUS_TRIPL	sx1302hal/loragw_stts751.c	46;"	d	file:
STTS751_STATUS_TRIPT	sx1302hal/loragw_stts751.c	45;"	d	file:
ST_MAN_ID	sx1302hal/loragw_stts751.c	69;"	d	file:
ST_MAN_ID	test/test_loragw_i2c.c	56;"	d	file:
SX1250_FREQ_TO_REG	sx1302hal/loragw_sx1250.c	48;"	d	file:
SX1250_FREQ_TO_REG	sx1302hal/loragw_sx1250.h	29;"	d
SX1255_FREQ_TO_REG	sx1302hal/loragw_sx125x.h	38;"	d
SX1257_FREQ_TO_REG	sx1302hal/loragw_sx125x.h	37;"	d
SX125x_32MHz_FRAC	sx1301hal/loragw_radio_sx1301.h	28;"	d
SX125x_32MHz_FRAC	sx1302hal/loragw_sx125x.h	46;"	d
SX125x_ADC_TEMP	sx1301hal/loragw_sx125x.h	45;"	d
SX125x_ADC_TEMP	sx1302hal/loragw_sx125x.h	61;"	d
SX125x_LNA_ZIN	sx1301hal/loragw_sx125x.h	40;"	d
SX125x_LNA_ZIN	sx1302hal/loragw_sx125x.h	56;"	d
SX125x_REG_CLK_SELECT	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_CLK_SELECT = 35,$/;"	e	enum:__anon1
SX125x_REG_CLK_SELECT__CLK_OUT	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_CLK_SELECT__CLK_OUT = 38,$/;"	e	enum:__anon1
SX125x_REG_CLK_SELECT__DAC_CLK_SELECT	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_CLK_SELECT__DAC_CLK_SELECT = 39,$/;"	e	enum:__anon1
SX125x_REG_CLK_SELECT__DIG_LOOPBACK_EN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_CLK_SELECT__DIG_LOOPBACK_EN = 36,$/;"	e	enum:__anon1
SX125x_REG_CLK_SELECT__RF_LOOPBACK_EN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_CLK_SELECT__RF_LOOPBACK_EN = 37,$/;"	e	enum:__anon1
SX125x_REG_DIO_MAPPING	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_DIO_MAPPING = 30,$/;"	e	enum:__anon1
SX125x_REG_DIO_MAPPING__DIO_0_MAPPING	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_DIO_MAPPING__DIO_0_MAPPING = 31,$/;"	e	enum:__anon1
SX125x_REG_DIO_MAPPING__DIO_1_MAPPING	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_DIO_MAPPING__DIO_1_MAPPING = 32,$/;"	e	enum:__anon1
SX125x_REG_DIO_MAPPING__DIO_2_MAPPING	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_DIO_MAPPING__DIO_2_MAPPING = 33,$/;"	e	enum:__anon1
SX125x_REG_DIO_MAPPING__DIO_3_MAPPING	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_DIO_MAPPING__DIO_3_MAPPING = 34,$/;"	e	enum:__anon1
SX125x_REG_FRF_RX_LSB	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_FRF_RX_LSB = 7,$/;"	e	enum:__anon1
SX125x_REG_FRF_RX_MID	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_FRF_RX_MID = 6,$/;"	e	enum:__anon1
SX125x_REG_FRF_RX_MSB	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_FRF_RX_MSB = 5,$/;"	e	enum:__anon1
SX125x_REG_FRF_TX_LSB	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_FRF_TX_LSB = 10,$/;"	e	enum:__anon1
SX125x_REG_FRF_TX_MID	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_FRF_TX_MID = 9,$/;"	e	enum:__anon1
SX125x_REG_FRF_TX_MSB	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_FRF_TX_MSB = 8,$/;"	e	enum:__anon1
SX125x_REG_LOW_BAT_THRESH	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_LOW_BAT_THRESH = 44,$/;"	e	enum:__anon1
SX125x_REG_MODE	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_MODE = 0,$/;"	e	enum:__anon1
SX125x_REG_MODE_STATUS	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_MODE_STATUS = 40,$/;"	e	enum:__anon1
SX125x_REG_MODE_STATUS__LOW_BAT_EN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_MODE_STATUS__LOW_BAT_EN = 41,$/;"	e	enum:__anon1
SX125x_REG_MODE_STATUS__RX_PLL_LOCKED	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_MODE_STATUS__RX_PLL_LOCKED = 42,$/;"	e	enum:__anon1
SX125x_REG_MODE_STATUS__TX_PLL_LOCKED	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_MODE_STATUS__TX_PLL_LOCKED = 43,$/;"	e	enum:__anon1
SX125x_REG_MODE__PA_DRIVER_EN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_MODE__PA_DRIVER_EN = 1,$/;"	e	enum:__anon1
SX125x_REG_MODE__RX_EN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_MODE__RX_EN = 3,$/;"	e	enum:__anon1
SX125x_REG_MODE__STANDBY_EN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_MODE__STANDBY_EN = 4,$/;"	e	enum:__anon1
SX125x_REG_MODE__TX_EN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_MODE__TX_EN = 2,$/;"	e	enum:__anon1
SX125x_REG_RX_ANA_GAIN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_RX_ANA_GAIN = 19,$/;"	e	enum:__anon1
SX125x_REG_RX_ANA_GAIN__BB_GAIN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_RX_ANA_GAIN__BB_GAIN = 21,$/;"	e	enum:__anon1
SX125x_REG_RX_ANA_GAIN__LNA_GAIN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_RX_ANA_GAIN__LNA_GAIN = 20,$/;"	e	enum:__anon1
SX125x_REG_RX_ANA_GAIN__LNA_ZIN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_RX_ANA_GAIN__LNA_ZIN = 22,$/;"	e	enum:__anon1
SX125x_REG_RX_BW	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_RX_BW = 23,$/;"	e	enum:__anon1
SX125x_REG_RX_BW__ADC_BW	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_RX_BW__ADC_BW = 24,$/;"	e	enum:__anon1
SX125x_REG_RX_BW__ADC_TRIM	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_RX_BW__ADC_TRIM = 25,$/;"	e	enum:__anon1
SX125x_REG_RX_BW__BB_BW	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_RX_BW__BB_BW = 26,$/;"	e	enum:__anon1
SX125x_REG_RX_PLL_BW	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_RX_PLL_BW = 27,$/;"	e	enum:__anon1
SX125x_REG_RX_PLL_BW__ADC_TEMP_EN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_RX_PLL_BW__ADC_TEMP_EN = 29,$/;"	e	enum:__anon1
SX125x_REG_RX_PLL_BW__PLL_BW	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_RX_PLL_BW__PLL_BW = 28,$/;"	e	enum:__anon1
SX125x_REG_SX1255_XOSC_TEST	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_SX1255_XOSC_TEST = 48,$/;"	e	enum:__anon1
SX125x_REG_SX1255_XOSC_TEST__DISABLE	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_SX1255_XOSC_TEST__DISABLE = 49,$/;"	e	enum:__anon1
SX125x_REG_SX1255_XOSC_TEST__GM_STARTUP	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_SX1255_XOSC_TEST__GM_STARTUP = 50$/;"	e	enum:__anon1
SX125x_REG_SX1257_XOSC_TEST	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_SX1257_XOSC_TEST = 45,$/;"	e	enum:__anon1
SX125x_REG_SX1257_XOSC_TEST__DISABLE	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_SX1257_XOSC_TEST__DISABLE = 46,$/;"	e	enum:__anon1
SX125x_REG_SX1257_XOSC_TEST__GM_STARTUP	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_SX1257_XOSC_TEST__GM_STARTUP = 47,$/;"	e	enum:__anon1
SX125x_REG_TX_BW	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_TX_BW = 15,$/;"	e	enum:__anon1
SX125x_REG_TX_BW__ANA_BW	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_TX_BW__ANA_BW = 17,$/;"	e	enum:__anon1
SX125x_REG_TX_BW__PLL_BW	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_TX_BW__PLL_BW = 16,$/;"	e	enum:__anon1
SX125x_REG_TX_DAC_BW	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_TX_DAC_BW = 18,$/;"	e	enum:__anon1
SX125x_REG_TX_GAIN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_TX_GAIN = 12,$/;"	e	enum:__anon1
SX125x_REG_TX_GAIN__DAC_GAIN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_TX_GAIN__DAC_GAIN = 13,$/;"	e	enum:__anon1
SX125x_REG_TX_GAIN__MIX_GAIN	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_TX_GAIN__MIX_GAIN = 14,$/;"	e	enum:__anon1
SX125x_REG_VERSION	sx1302hal/loragw_sx125x.h	/^    SX125x_REG_VERSION = 11,$/;"	e	enum:__anon1
SX125x_RX_ADC_BW	sx1301hal/loragw_sx125x.h	41;"	d
SX125x_RX_ADC_BW	sx1302hal/loragw_sx125x.h	57;"	d
SX125x_RX_ADC_TRIM	sx1301hal/loragw_sx125x.h	42;"	d
SX125x_RX_ADC_TRIM	sx1302hal/loragw_sx125x.h	58;"	d
SX125x_RX_BB_BW	sx1301hal/loragw_sx125x.h	43;"	d
SX125x_RX_BB_BW	sx1302hal/loragw_sx125x.h	59;"	d
SX125x_RX_BB_GAIN	sx1301hal/loragw_sx125x.h	39;"	d
SX125x_RX_BB_GAIN	sx1302hal/loragw_sx125x.h	55;"	d
SX125x_RX_LNA_GAIN	sx1301hal/loragw_sx125x.h	38;"	d
SX125x_RX_LNA_GAIN	sx1302hal/loragw_sx125x.h	54;"	d
SX125x_RX_PLL_BW	sx1301hal/loragw_sx125x.h	44;"	d
SX125x_RX_PLL_BW	sx1302hal/loragw_sx125x.h	60;"	d
SX125x_TX_ANA_BW	sx1301hal/loragw_sx125x.h	36;"	d
SX125x_TX_ANA_BW	sx1302hal/loragw_sx125x.h	52;"	d
SX125x_TX_DAC_BW	sx1301hal/loragw_sx125x.h	37;"	d
SX125x_TX_DAC_BW	sx1302hal/loragw_sx125x.h	53;"	d
SX125x_TX_DAC_CLK_SEL	sx1301hal/loragw_sx125x.h	32;"	d
SX125x_TX_DAC_CLK_SEL	sx1302hal/loragw_sx125x.h	48;"	d
SX125x_TX_DAC_GAIN	sx1301hal/loragw_sx125x.h	33;"	d
SX125x_TX_DAC_GAIN	sx1302hal/loragw_sx125x.h	49;"	d
SX125x_TX_MIX_GAIN	sx1301hal/loragw_sx125x.h	34;"	d
SX125x_TX_MIX_GAIN	sx1302hal/loragw_sx125x.h	50;"	d
SX125x_TX_PLL_BW	sx1301hal/loragw_sx125x.h	35;"	d
SX125x_TX_PLL_BW	sx1302hal/loragw_sx125x.h	51;"	d
SX125x_XOSC_DISABLE	sx1301hal/loragw_sx125x.h	47;"	d
SX125x_XOSC_DISABLE	sx1302hal/loragw_sx125x.h	63;"	d
SX125x_XOSC_GM_STARTUP	sx1301hal/loragw_sx125x.h	46;"	d
SX125x_XOSC_GM_STARTUP	sx1302hal/loragw_sx125x.h	62;"	d
SX1272_REG_AFCBW	lg02hal/loragw_sx1272_fsk.h	45;"	d
SX1272_REG_AFCFEI	lg02hal/loragw_sx1272_fsk.h	52;"	d
SX1272_REG_AFCLSB	lg02hal/loragw_sx1272_fsk.h	54;"	d
SX1272_REG_AFCMSB	lg02hal/loragw_sx1272_fsk.h	53;"	d
SX1272_REG_AGCREF	lg02hal/loragw_sx1272_fsk.h	101;"	d
SX1272_REG_AGCTHRESH1	lg02hal/loragw_sx1272_fsk.h	102;"	d
SX1272_REG_AGCTHRESH2	lg02hal/loragw_sx1272_fsk.h	103;"	d
SX1272_REG_AGCTHRESH3	lg02hal/loragw_sx1272_fsk.h	104;"	d
SX1272_REG_BITRATEFRAC	lg02hal/loragw_sx1272_fsk.h	111;"	d
SX1272_REG_BITRATELSB	lg02hal/loragw_sx1272_fsk.h	27;"	d
SX1272_REG_BITRATEMSB	lg02hal/loragw_sx1272_fsk.h	26;"	d
SX1272_REG_BROADCASTADRS	lg02hal/loragw_sx1272_fsk.h	80;"	d
SX1272_REG_DIOMAPPING1	lg02hal/loragw_sx1272_fsk.h	96;"	d
SX1272_REG_DIOMAPPING2	lg02hal/loragw_sx1272_fsk.h	97;"	d
SX1272_REG_FDEVLSB	lg02hal/loragw_sx1272_fsk.h	29;"	d
SX1272_REG_FDEVMSB	lg02hal/loragw_sx1272_fsk.h	28;"	d
SX1272_REG_FEILSB	lg02hal/loragw_sx1272_fsk.h	56;"	d
SX1272_REG_FEIMSB	lg02hal/loragw_sx1272_fsk.h	55;"	d
SX1272_REG_FIFO	lg02hal/loragw_sx1272_fsk.h	23;"	d
SX1272_REG_FIFOTHRESH	lg02hal/loragw_sx1272_fsk.h	81;"	d
SX1272_REG_FORMERTEMP	lg02hal/loragw_sx1272_fsk.h	110;"	d
SX1272_REG_FRFLSB	lg02hal/loragw_sx1272_fsk.h	32;"	d
SX1272_REG_FRFMID	lg02hal/loragw_sx1272_fsk.h	31;"	d
SX1272_REG_FRFMSB	lg02hal/loragw_sx1272_fsk.h	30;"	d
SX1272_REG_IMAGECAL	lg02hal/loragw_sx1272_fsk.h	89;"	d
SX1272_REG_IRQFLAGS1	lg02hal/loragw_sx1272_fsk.h	93;"	d
SX1272_REG_IRQFLAGS2	lg02hal/loragw_sx1272_fsk.h	94;"	d
SX1272_REG_LNA	lg02hal/loragw_sx1272_fsk.h	38;"	d
SX1272_REG_LOWBAT	lg02hal/loragw_sx1272_fsk.h	91;"	d
SX1272_REG_LR_AGCREF	lg02hal/loragw_sx1272_lora.h	78;"	d
SX1272_REG_LR_AGCTHRESH1	lg02hal/loragw_sx1272_lora.h	79;"	d
SX1272_REG_LR_AGCTHRESH2	lg02hal/loragw_sx1272_lora.h	80;"	d
SX1272_REG_LR_AGCTHRESH3	lg02hal/loragw_sx1272_lora.h	81;"	d
SX1272_REG_LR_DETECTIONTHRESHOLD	lg02hal/loragw_sx1272_lora.h	67;"	d
SX1272_REG_LR_DETECTOPTIMIZE	lg02hal/loragw_sx1272_lora.h	65;"	d
SX1272_REG_LR_DIOMAPPING1	lg02hal/loragw_sx1272_lora.h	73;"	d
SX1272_REG_LR_DIOMAPPING2	lg02hal/loragw_sx1272_lora.h	74;"	d
SX1272_REG_LR_FEILSB	lg02hal/loragw_sx1272_lora.h	63;"	d
SX1272_REG_LR_FEIMID	lg02hal/loragw_sx1272_lora.h	62;"	d
SX1272_REG_LR_FEIMSB	lg02hal/loragw_sx1272_lora.h	61;"	d
SX1272_REG_LR_FIFO	lg02hal/loragw_sx1272_lora.h	23;"	d
SX1272_REG_LR_FIFOADDRPTR	lg02hal/loragw_sx1272_lora.h	36;"	d
SX1272_REG_LR_FIFORXBASEADDR	lg02hal/loragw_sx1272_lora.h	38;"	d
SX1272_REG_LR_FIFORXBYTEADDR	lg02hal/loragw_sx1272_lora.h	60;"	d
SX1272_REG_LR_FIFORXCURRENTADDR	lg02hal/loragw_sx1272_lora.h	39;"	d
SX1272_REG_LR_FIFOTXBASEADDR	lg02hal/loragw_sx1272_lora.h	37;"	d
SX1272_REG_LR_FORMERTEMP	lg02hal/loragw_sx1272_lora.h	87;"	d
SX1272_REG_LR_FRFLSB	lg02hal/loragw_sx1272_lora.h	28;"	d
SX1272_REG_LR_FRFMID	lg02hal/loragw_sx1272_lora.h	27;"	d
SX1272_REG_LR_FRFMSB	lg02hal/loragw_sx1272_lora.h	26;"	d
SX1272_REG_LR_HOPCHANNEL	lg02hal/loragw_sx1272_lora.h	51;"	d
SX1272_REG_LR_HOPPERIOD	lg02hal/loragw_sx1272_lora.h	59;"	d
SX1272_REG_LR_INVERTIQ	lg02hal/loragw_sx1272_lora.h	66;"	d
SX1272_REG_LR_INVERTIQ2	lg02hal/loragw_sx1272_lora.h	69;"	d
SX1272_REG_LR_IRQFLAGS	lg02hal/loragw_sx1272_lora.h	41;"	d
SX1272_REG_LR_IRQFLAGSMASK	lg02hal/loragw_sx1272_lora.h	40;"	d
SX1272_REG_LR_LNA	lg02hal/loragw_sx1272_lora.h	34;"	d
SX1272_REG_LR_MODEMCONFIG1	lg02hal/loragw_sx1272_lora.h	52;"	d
SX1272_REG_LR_MODEMCONFIG2	lg02hal/loragw_sx1272_lora.h	53;"	d
SX1272_REG_LR_MODEMSTAT	lg02hal/loragw_sx1272_lora.h	47;"	d
SX1272_REG_LR_OCP	lg02hal/loragw_sx1272_lora.h	32;"	d
SX1272_REG_LR_OPMODE	lg02hal/loragw_sx1272_lora.h	25;"	d
SX1272_REG_LR_PACONFIG	lg02hal/loragw_sx1272_lora.h	30;"	d
SX1272_REG_LR_PADAC	lg02hal/loragw_sx1272_lora.h	84;"	d
SX1272_REG_LR_PARAMP	lg02hal/loragw_sx1272_lora.h	31;"	d
SX1272_REG_LR_PAYLOADLENGTH	lg02hal/loragw_sx1272_lora.h	57;"	d
SX1272_REG_LR_PAYLOADMAXLENGTH	lg02hal/loragw_sx1272_lora.h	58;"	d
SX1272_REG_LR_PKTRSSIVALUE	lg02hal/loragw_sx1272_lora.h	49;"	d
SX1272_REG_LR_PKTSNRVALUE	lg02hal/loragw_sx1272_lora.h	48;"	d
SX1272_REG_LR_PLL	lg02hal/loragw_sx1272_lora.h	85;"	d
SX1272_REG_LR_PLLHOP	lg02hal/loragw_sx1272_lora.h	82;"	d
SX1272_REG_LR_PLLLOWPN	lg02hal/loragw_sx1272_lora.h	86;"	d
SX1272_REG_LR_PREAMBLELSB	lg02hal/loragw_sx1272_lora.h	56;"	d
SX1272_REG_LR_PREAMBLEMSB	lg02hal/loragw_sx1272_lora.h	55;"	d
SX1272_REG_LR_RSSIVALUE	lg02hal/loragw_sx1272_lora.h	50;"	d
SX1272_REG_LR_RSSIWIDEBAND	lg02hal/loragw_sx1272_lora.h	64;"	d
SX1272_REG_LR_RXHEADERCNTVALUELSB	lg02hal/loragw_sx1272_lora.h	44;"	d
SX1272_REG_LR_RXHEADERCNTVALUEMSB	lg02hal/loragw_sx1272_lora.h	43;"	d
SX1272_REG_LR_RXNBBYTES	lg02hal/loragw_sx1272_lora.h	42;"	d
SX1272_REG_LR_RXPACKETCNTVALUELSB	lg02hal/loragw_sx1272_lora.h	46;"	d
SX1272_REG_LR_RXPACKETCNTVALUEMSB	lg02hal/loragw_sx1272_lora.h	45;"	d
SX1272_REG_LR_SYMBTIMEOUTLSB	lg02hal/loragw_sx1272_lora.h	54;"	d
SX1272_REG_LR_SYNCWORD	lg02hal/loragw_sx1272_lora.h	68;"	d
SX1272_REG_LR_TCXO	lg02hal/loragw_sx1272_lora.h	83;"	d
SX1272_REG_LR_VERSION	lg02hal/loragw_sx1272_lora.h	76;"	d
SX1272_REG_NODEADRS	lg02hal/loragw_sx1272_fsk.h	79;"	d
SX1272_REG_OCP	lg02hal/loragw_sx1272_fsk.h	36;"	d
SX1272_REG_OOKAVG	lg02hal/loragw_sx1272_fsk.h	48;"	d
SX1272_REG_OOKFIX	lg02hal/loragw_sx1272_fsk.h	47;"	d
SX1272_REG_OOKPEAK	lg02hal/loragw_sx1272_fsk.h	46;"	d
SX1272_REG_OPMODE	lg02hal/loragw_sx1272_fsk.h	25;"	d
SX1272_REG_OSC	lg02hal/loragw_sx1272_fsk.h	63;"	d
SX1272_REG_PACKETCONFIG1	lg02hal/loragw_sx1272_fsk.h	76;"	d
SX1272_REG_PACKETCONFIG2	lg02hal/loragw_sx1272_fsk.h	77;"	d
SX1272_REG_PACONFIG	lg02hal/loragw_sx1272_fsk.h	34;"	d
SX1272_REG_PADAC	lg02hal/loragw_sx1272_fsk.h	107;"	d
SX1272_REG_PARAMP	lg02hal/loragw_sx1272_fsk.h	35;"	d
SX1272_REG_PAYLOADLENGTH	lg02hal/loragw_sx1272_fsk.h	78;"	d
SX1272_REG_PLL	lg02hal/loragw_sx1272_fsk.h	108;"	d
SX1272_REG_PLLHOP	lg02hal/loragw_sx1272_fsk.h	105;"	d
SX1272_REG_PLLLOWPN	lg02hal/loragw_sx1272_fsk.h	109;"	d
SX1272_REG_PREAMBLEDETECT	lg02hal/loragw_sx1272_fsk.h	57;"	d
SX1272_REG_PREAMBLELSB	lg02hal/loragw_sx1272_fsk.h	66;"	d
SX1272_REG_PREAMBLEMSB	lg02hal/loragw_sx1272_fsk.h	65;"	d
SX1272_REG_RES17	lg02hal/loragw_sx1272_fsk.h	49;"	d
SX1272_REG_RES18	lg02hal/loragw_sx1272_fsk.h	50;"	d
SX1272_REG_RES19	lg02hal/loragw_sx1272_fsk.h	51;"	d
SX1272_REG_RSSICOLLISION	lg02hal/loragw_sx1272_fsk.h	41;"	d
SX1272_REG_RSSICONFIG	lg02hal/loragw_sx1272_fsk.h	40;"	d
SX1272_REG_RSSITHRESH	lg02hal/loragw_sx1272_fsk.h	42;"	d
SX1272_REG_RSSIVALUE	lg02hal/loragw_sx1272_fsk.h	43;"	d
SX1272_REG_RXBW	lg02hal/loragw_sx1272_fsk.h	44;"	d
SX1272_REG_RXCONFIG	lg02hal/loragw_sx1272_fsk.h	39;"	d
SX1272_REG_RXDELAY	lg02hal/loragw_sx1272_fsk.h	61;"	d
SX1272_REG_RXTIMEOUT1	lg02hal/loragw_sx1272_fsk.h	58;"	d
SX1272_REG_RXTIMEOUT2	lg02hal/loragw_sx1272_fsk.h	59;"	d
SX1272_REG_RXTIMEOUT3	lg02hal/loragw_sx1272_fsk.h	60;"	d
SX1272_REG_SEQCONFIG1	lg02hal/loragw_sx1272_fsk.h	83;"	d
SX1272_REG_SEQCONFIG2	lg02hal/loragw_sx1272_fsk.h	84;"	d
SX1272_REG_SYNCCONFIG	lg02hal/loragw_sx1272_fsk.h	67;"	d
SX1272_REG_SYNCVALUE1	lg02hal/loragw_sx1272_fsk.h	68;"	d
SX1272_REG_SYNCVALUE2	lg02hal/loragw_sx1272_fsk.h	69;"	d
SX1272_REG_SYNCVALUE3	lg02hal/loragw_sx1272_fsk.h	70;"	d
SX1272_REG_SYNCVALUE4	lg02hal/loragw_sx1272_fsk.h	71;"	d
SX1272_REG_SYNCVALUE5	lg02hal/loragw_sx1272_fsk.h	72;"	d
SX1272_REG_SYNCVALUE6	lg02hal/loragw_sx1272_fsk.h	73;"	d
SX1272_REG_SYNCVALUE7	lg02hal/loragw_sx1272_fsk.h	74;"	d
SX1272_REG_SYNCVALUE8	lg02hal/loragw_sx1272_fsk.h	75;"	d
SX1272_REG_TCXO	lg02hal/loragw_sx1272_fsk.h	106;"	d
SX1272_REG_TEMP	lg02hal/loragw_sx1272_fsk.h	90;"	d
SX1272_REG_TIMER1COEF	lg02hal/loragw_sx1272_fsk.h	86;"	d
SX1272_REG_TIMER2COEF	lg02hal/loragw_sx1272_fsk.h	87;"	d
SX1272_REG_TIMERRESOL	lg02hal/loragw_sx1272_fsk.h	85;"	d
SX1272_REG_VERSION	lg02hal/loragw_sx1272_fsk.h	99;"	d
SX1276_REG_AFCBW	lg02hal/loragw_sx1276_fsk.h	45;"	d
SX1276_REG_AFCFEI	lg02hal/loragw_sx1276_fsk.h	52;"	d
SX1276_REG_AFCLSB	lg02hal/loragw_sx1276_fsk.h	54;"	d
SX1276_REG_AFCMSB	lg02hal/loragw_sx1276_fsk.h	53;"	d
SX1276_REG_AGCREF	lg02hal/loragw_sx1276_fsk.h	106;"	d
SX1276_REG_AGCTHRESH1	lg02hal/loragw_sx1276_fsk.h	107;"	d
SX1276_REG_AGCTHRESH2	lg02hal/loragw_sx1276_fsk.h	108;"	d
SX1276_REG_AGCTHRESH3	lg02hal/loragw_sx1276_fsk.h	109;"	d
SX1276_REG_BITRATEFRAC	lg02hal/loragw_sx1276_fsk.h	105;"	d
SX1276_REG_BITRATELSB	lg02hal/loragw_sx1276_fsk.h	27;"	d
SX1276_REG_BITRATEMSB	lg02hal/loragw_sx1276_fsk.h	26;"	d
SX1276_REG_BROADCASTADRS	lg02hal/loragw_sx1276_fsk.h	80;"	d
SX1276_REG_DIOMAPPING1	lg02hal/loragw_sx1276_fsk.h	96;"	d
SX1276_REG_DIOMAPPING2	lg02hal/loragw_sx1276_fsk.h	97;"	d
SX1276_REG_FDEVLSB	lg02hal/loragw_sx1276_fsk.h	29;"	d
SX1276_REG_FDEVMSB	lg02hal/loragw_sx1276_fsk.h	28;"	d
SX1276_REG_FEILSB	lg02hal/loragw_sx1276_fsk.h	56;"	d
SX1276_REG_FEIMSB	lg02hal/loragw_sx1276_fsk.h	55;"	d
SX1276_REG_FIFO	lg02hal/loragw_sx1276_fsk.h	23;"	d
SX1276_REG_FIFOTHRESH	lg02hal/loragw_sx1276_fsk.h	81;"	d
SX1276_REG_FORMERTEMP	lg02hal/loragw_sx1276_fsk.h	104;"	d
SX1276_REG_FRFLSB	lg02hal/loragw_sx1276_fsk.h	32;"	d
SX1276_REG_FRFMID	lg02hal/loragw_sx1276_fsk.h	31;"	d
SX1276_REG_FRFMSB	lg02hal/loragw_sx1276_fsk.h	30;"	d
SX1276_REG_IMAGECAL	lg02hal/loragw_sx1276_fsk.h	89;"	d
SX1276_REG_IRQFLAGS1	lg02hal/loragw_sx1276_fsk.h	93;"	d
SX1276_REG_IRQFLAGS2	lg02hal/loragw_sx1276_fsk.h	94;"	d
SX1276_REG_LNA	lg02hal/loragw_sx1276_fsk.h	38;"	d
SX1276_REG_LOWBAT	lg02hal/loragw_sx1276_fsk.h	91;"	d
SX1276_REG_LR_AGCREF	lg02hal/loragw_sx1276_lora.h	88;"	d
SX1276_REG_LR_AGCTHRESH1	lg02hal/loragw_sx1276_lora.h	89;"	d
SX1276_REG_LR_AGCTHRESH2	lg02hal/loragw_sx1276_lora.h	90;"	d
SX1276_REG_LR_AGCTHRESH3	lg02hal/loragw_sx1276_lora.h	91;"	d
SX1276_REG_LR_BITRATEFRAC	lg02hal/loragw_sx1276_lora.h	87;"	d
SX1276_REG_LR_DETECTIONTHRESHOLD	lg02hal/loragw_sx1276_lora.h	71;"	d
SX1276_REG_LR_DETECTOPTIMIZE	lg02hal/loragw_sx1276_lora.h	68;"	d
SX1276_REG_LR_DIOMAPPING1	lg02hal/loragw_sx1276_lora.h	78;"	d
SX1276_REG_LR_DIOMAPPING2	lg02hal/loragw_sx1276_lora.h	79;"	d
SX1276_REG_LR_FEILSB	lg02hal/loragw_sx1276_lora.h	64;"	d
SX1276_REG_LR_FEIMID	lg02hal/loragw_sx1276_lora.h	63;"	d
SX1276_REG_LR_FEIMSB	lg02hal/loragw_sx1276_lora.h	62;"	d
SX1276_REG_LR_FIFO	lg02hal/loragw_sx1276_lora.h	23;"	d
SX1276_REG_LR_FIFOADDRPTR	lg02hal/loragw_sx1276_lora.h	36;"	d
SX1276_REG_LR_FIFORXBASEADDR	lg02hal/loragw_sx1276_lora.h	38;"	d
SX1276_REG_LR_FIFORXBYTEADDR	lg02hal/loragw_sx1276_lora.h	60;"	d
SX1276_REG_LR_FIFORXCURRENTADDR	lg02hal/loragw_sx1276_lora.h	39;"	d
SX1276_REG_LR_FIFOTXBASEADDR	lg02hal/loragw_sx1276_lora.h	37;"	d
SX1276_REG_LR_FORMERTEMP	lg02hal/loragw_sx1276_lora.h	86;"	d
SX1276_REG_LR_FRFLSB	lg02hal/loragw_sx1276_lora.h	28;"	d
SX1276_REG_LR_FRFMID	lg02hal/loragw_sx1276_lora.h	27;"	d
SX1276_REG_LR_FRFMSB	lg02hal/loragw_sx1276_lora.h	26;"	d
SX1276_REG_LR_HOPCHANNEL	lg02hal/loragw_sx1276_lora.h	51;"	d
SX1276_REG_LR_HOPPERIOD	lg02hal/loragw_sx1276_lora.h	59;"	d
SX1276_REG_LR_INVERTIQ	lg02hal/loragw_sx1276_lora.h	69;"	d
SX1276_REG_LR_INVERTIQ2	lg02hal/loragw_sx1276_lora.h	74;"	d
SX1276_REG_LR_IRQFLAGS	lg02hal/loragw_sx1276_lora.h	41;"	d
SX1276_REG_LR_IRQFLAGSMASK	lg02hal/loragw_sx1276_lora.h	40;"	d
SX1276_REG_LR_LNA	lg02hal/loragw_sx1276_lora.h	34;"	d
SX1276_REG_LR_MODEMCONFIG1	lg02hal/loragw_sx1276_lora.h	52;"	d
SX1276_REG_LR_MODEMCONFIG2	lg02hal/loragw_sx1276_lora.h	53;"	d
SX1276_REG_LR_MODEMCONFIG3	lg02hal/loragw_sx1276_lora.h	61;"	d
SX1276_REG_LR_MODEMSTAT	lg02hal/loragw_sx1276_lora.h	47;"	d
SX1276_REG_LR_OCP	lg02hal/loragw_sx1276_lora.h	32;"	d
SX1276_REG_LR_OPMODE	lg02hal/loragw_sx1276_lora.h	25;"	d
SX1276_REG_LR_PACONFIG	lg02hal/loragw_sx1276_lora.h	30;"	d
SX1276_REG_LR_PADAC	lg02hal/loragw_sx1276_lora.h	85;"	d
SX1276_REG_LR_PARAMP	lg02hal/loragw_sx1276_lora.h	31;"	d
SX1276_REG_LR_PAYLOADLENGTH	lg02hal/loragw_sx1276_lora.h	57;"	d
SX1276_REG_LR_PAYLOADMAXLENGTH	lg02hal/loragw_sx1276_lora.h	58;"	d
SX1276_REG_LR_PKTRSSIVALUE	lg02hal/loragw_sx1276_lora.h	49;"	d
SX1276_REG_LR_PKTSNRVALUE	lg02hal/loragw_sx1276_lora.h	48;"	d
SX1276_REG_LR_PLL	lg02hal/loragw_sx1276_lora.h	92;"	d
SX1276_REG_LR_PLLHOP	lg02hal/loragw_sx1276_lora.h	83;"	d
SX1276_REG_LR_PREAMBLELSB	lg02hal/loragw_sx1276_lora.h	56;"	d
SX1276_REG_LR_PREAMBLEMSB	lg02hal/loragw_sx1276_lora.h	55;"	d
SX1276_REG_LR_RSSIVALUE	lg02hal/loragw_sx1276_lora.h	50;"	d
SX1276_REG_LR_RSSIWIDEBAND	lg02hal/loragw_sx1276_lora.h	65;"	d
SX1276_REG_LR_RXHEADERCNTVALUELSB	lg02hal/loragw_sx1276_lora.h	44;"	d
SX1276_REG_LR_RXHEADERCNTVALUEMSB	lg02hal/loragw_sx1276_lora.h	43;"	d
SX1276_REG_LR_RXNBBYTES	lg02hal/loragw_sx1276_lora.h	42;"	d
SX1276_REG_LR_RXPACKETCNTVALUELSB	lg02hal/loragw_sx1276_lora.h	46;"	d
SX1276_REG_LR_RXPACKETCNTVALUEMSB	lg02hal/loragw_sx1276_lora.h	45;"	d
SX1276_REG_LR_SYMBTIMEOUTLSB	lg02hal/loragw_sx1276_lora.h	54;"	d
SX1276_REG_LR_SYNCWORD	lg02hal/loragw_sx1276_lora.h	72;"	d
SX1276_REG_LR_TCXO	lg02hal/loragw_sx1276_lora.h	84;"	d
SX1276_REG_LR_TEST2F	lg02hal/loragw_sx1276_lora.h	66;"	d
SX1276_REG_LR_TEST30	lg02hal/loragw_sx1276_lora.h	67;"	d
SX1276_REG_LR_TEST36	lg02hal/loragw_sx1276_lora.h	70;"	d
SX1276_REG_LR_TEST3A	lg02hal/loragw_sx1276_lora.h	73;"	d
SX1276_REG_LR_VERSION	lg02hal/loragw_sx1276_lora.h	81;"	d
SX1276_REG_NODEADRS	lg02hal/loragw_sx1276_fsk.h	79;"	d
SX1276_REG_OCP	lg02hal/loragw_sx1276_fsk.h	36;"	d
SX1276_REG_OOKAVG	lg02hal/loragw_sx1276_fsk.h	48;"	d
SX1276_REG_OOKFIX	lg02hal/loragw_sx1276_fsk.h	47;"	d
SX1276_REG_OOKPEAK	lg02hal/loragw_sx1276_fsk.h	46;"	d
SX1276_REG_OPMODE	lg02hal/loragw_sx1276_fsk.h	25;"	d
SX1276_REG_OSC	lg02hal/loragw_sx1276_fsk.h	63;"	d
SX1276_REG_PACKETCONFIG1	lg02hal/loragw_sx1276_fsk.h	76;"	d
SX1276_REG_PACKETCONFIG2	lg02hal/loragw_sx1276_fsk.h	77;"	d
SX1276_REG_PACONFIG	lg02hal/loragw_sx1276_fsk.h	34;"	d
SX1276_REG_PADAC	lg02hal/loragw_sx1276_fsk.h	103;"	d
SX1276_REG_PARAMP	lg02hal/loragw_sx1276_fsk.h	35;"	d
SX1276_REG_PAYLOADLENGTH	lg02hal/loragw_sx1276_fsk.h	78;"	d
SX1276_REG_PLL	lg02hal/loragw_sx1276_fsk.h	110;"	d
SX1276_REG_PLLHOP	lg02hal/loragw_sx1276_fsk.h	101;"	d
SX1276_REG_PREAMBLEDETECT	lg02hal/loragw_sx1276_fsk.h	57;"	d
SX1276_REG_PREAMBLELSB	lg02hal/loragw_sx1276_fsk.h	66;"	d
SX1276_REG_PREAMBLEMSB	lg02hal/loragw_sx1276_fsk.h	65;"	d
SX1276_REG_RES17	lg02hal/loragw_sx1276_fsk.h	49;"	d
SX1276_REG_RES18	lg02hal/loragw_sx1276_fsk.h	50;"	d
SX1276_REG_RES19	lg02hal/loragw_sx1276_fsk.h	51;"	d
SX1276_REG_RSSICOLLISION	lg02hal/loragw_sx1276_fsk.h	41;"	d
SX1276_REG_RSSICONFIG	lg02hal/loragw_sx1276_fsk.h	40;"	d
SX1276_REG_RSSITHRESH	lg02hal/loragw_sx1276_fsk.h	42;"	d
SX1276_REG_RSSIVALUE	lg02hal/loragw_sx1276_fsk.h	43;"	d
SX1276_REG_RXBW	lg02hal/loragw_sx1276_fsk.h	44;"	d
SX1276_REG_RXCONFIG	lg02hal/loragw_sx1276_fsk.h	39;"	d
SX1276_REG_RXDELAY	lg02hal/loragw_sx1276_fsk.h	61;"	d
SX1276_REG_RXTIMEOUT1	lg02hal/loragw_sx1276_fsk.h	58;"	d
SX1276_REG_RXTIMEOUT2	lg02hal/loragw_sx1276_fsk.h	59;"	d
SX1276_REG_RXTIMEOUT3	lg02hal/loragw_sx1276_fsk.h	60;"	d
SX1276_REG_SEQCONFIG1	lg02hal/loragw_sx1276_fsk.h	83;"	d
SX1276_REG_SEQCONFIG2	lg02hal/loragw_sx1276_fsk.h	84;"	d
SX1276_REG_SYNCCONFIG	lg02hal/loragw_sx1276_fsk.h	67;"	d
SX1276_REG_SYNCVALUE1	lg02hal/loragw_sx1276_fsk.h	68;"	d
SX1276_REG_SYNCVALUE2	lg02hal/loragw_sx1276_fsk.h	69;"	d
SX1276_REG_SYNCVALUE3	lg02hal/loragw_sx1276_fsk.h	70;"	d
SX1276_REG_SYNCVALUE4	lg02hal/loragw_sx1276_fsk.h	71;"	d
SX1276_REG_SYNCVALUE5	lg02hal/loragw_sx1276_fsk.h	72;"	d
SX1276_REG_SYNCVALUE6	lg02hal/loragw_sx1276_fsk.h	73;"	d
SX1276_REG_SYNCVALUE7	lg02hal/loragw_sx1276_fsk.h	74;"	d
SX1276_REG_SYNCVALUE8	lg02hal/loragw_sx1276_fsk.h	75;"	d
SX1276_REG_TCXO	lg02hal/loragw_sx1276_fsk.h	102;"	d
SX1276_REG_TEMP	lg02hal/loragw_sx1276_fsk.h	90;"	d
SX1276_REG_TIMER1COEF	lg02hal/loragw_sx1276_fsk.h	86;"	d
SX1276_REG_TIMER2COEF	lg02hal/loragw_sx1276_fsk.h	87;"	d
SX1276_REG_TIMERRESOL	lg02hal/loragw_sx1276_fsk.h	85;"	d
SX1276_REG_VERSION	lg02hal/loragw_sx1276_fsk.h	99;"	d
SX127X_RESET_PIN	gpio.h	40;"	d
SX1302_AGC_MCU_MEM	test/test_loragw_spi.c	46;"	d	file:
SX1302_AGC_RADIO_GAIN_AUTO	sx1302hal/loragw_sx1302.h	29;"	d
SX1302_FREQ_TO_REG	sx1302hal/loragw_sx1302.c	60;"	d	file:
SX1302_FSK_MODEM_ID	sx1302hal/loragw_sx1302_rx.c	87;"	d	file:
SX1302_LORA_MODEM_ID_MAX	sx1302hal/loragw_sx1302_rx.c	85;"	d	file:
SX1302_LORA_STD_MODEM_ID	sx1302hal/loragw_sx1302_rx.c	86;"	d	file:
SX1302_PKT_CHANNEL	sx1302hal/loragw_sx1302_rx.c	45;"	d	file:
SX1302_PKT_CODING_RATE	sx1302hal/loragw_sx1302_rx.c	47;"	d	file:
SX1302_PKT_CRC_EN	sx1302hal/loragw_sx1302_rx.c	46;"	d	file:
SX1302_PKT_CRC_ERROR	sx1302hal/loragw_sx1302_rx.c	53;"	d	file:
SX1302_PKT_CRC_PAYLOAD_15_8	sx1302hal/loragw_sx1302_rx.c	69;"	d	file:
SX1302_PKT_CRC_PAYLOAD_7_0	sx1302hal/loragw_sx1302_rx.c	68;"	d	file:
SX1302_PKT_DATARATE	sx1302hal/loragw_sx1302_rx.c	48;"	d	file:
SX1302_PKT_FREQ_OFFSET_15_8	sx1302hal/loragw_sx1302_rx.c	51;"	d	file:
SX1302_PKT_FREQ_OFFSET_19_16	sx1302hal/loragw_sx1302_rx.c	52;"	d	file:
SX1302_PKT_FREQ_OFFSET_7_0	sx1302hal/loragw_sx1302_rx.c	50;"	d	file:
SX1302_PKT_HEADER_ERROR	sx1302hal/loragw_sx1302_rx.c	55;"	d	file:
SX1302_PKT_HEAD_METADATA	sx1302hal/loragw_sx1302_rx.c	81;"	d	file:
SX1302_PKT_MODEM_ID	sx1302hal/loragw_sx1302_rx.c	49;"	d	file:
SX1302_PKT_NUM_TS_METRICS	sx1302hal/loragw_sx1302_rx.c	70;"	d	file:
SX1302_PKT_PAYLOAD_LENGTH	sx1302hal/loragw_sx1302_rx.c	44;"	d	file:
SX1302_PKT_RSSI_CHAN	sx1302hal/loragw_sx1302_rx.c	58;"	d	file:
SX1302_PKT_RSSI_CHAN_MAX_NEG_DELTA	sx1302hal/loragw_sx1302_rx.c	60;"	d	file:
SX1302_PKT_RSSI_CHAN_MAX_POS_DELTA	sx1302hal/loragw_sx1302_rx.c	61;"	d	file:
SX1302_PKT_RSSI_SIG	sx1302hal/loragw_sx1302_rx.c	59;"	d	file:
SX1302_PKT_RSSI_SIG_MAX_NEG_DELTA	sx1302hal/loragw_sx1302_rx.c	62;"	d	file:
SX1302_PKT_RSSI_SIG_MAX_POS_DELTA	sx1302hal/loragw_sx1302_rx.c	63;"	d	file:
SX1302_PKT_SNR_AVG	sx1302hal/loragw_sx1302_rx.c	57;"	d	file:
SX1302_PKT_SYNCWORD_BYTE_0	sx1302hal/loragw_sx1302_rx.c	79;"	d	file:
SX1302_PKT_SYNCWORD_BYTE_1	sx1302hal/loragw_sx1302_rx.c	80;"	d	file:
SX1302_PKT_SYNC_ERROR	sx1302hal/loragw_sx1302_rx.c	54;"	d	file:
SX1302_PKT_TAIL_METADATA	sx1302hal/loragw_sx1302_rx.c	82;"	d	file:
SX1302_PKT_TIMESTAMP_15_8	sx1302hal/loragw_sx1302_rx.c	65;"	d	file:
SX1302_PKT_TIMESTAMP_23_16	sx1302hal/loragw_sx1302_rx.c	66;"	d	file:
SX1302_PKT_TIMESTAMP_31_24	sx1302hal/loragw_sx1302_rx.c	67;"	d	file:
SX1302_PKT_TIMESTAMP_7_0	sx1302hal/loragw_sx1302_rx.c	64;"	d	file:
SX1302_PKT_TIMING_SET	sx1302hal/loragw_sx1302_rx.c	56;"	d	file:
SX1302_REG_AGC_MCU	test/test_loragw_spi.c	48;"	d	file:
SX1302_REG_AGC_MCU_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	44;"	d	file:
SX1302_REG_AGC_MCU_CTRL_CLK_EN	sx1302hal/loragw_reg_sx1302.h	54;"	d
SX1302_REG_AGC_MCU_CTRL_FORCE_HOST_FE_CTRL	sx1302hal/loragw_reg_sx1302.h	55;"	d
SX1302_REG_AGC_MCU_CTRL_HOST_PROG	sx1302hal/loragw_reg_sx1302.h	57;"	d
SX1302_REG_AGC_MCU_CTRL_MCU_CLEAR	sx1302hal/loragw_reg_sx1302.h	56;"	d
SX1302_REG_AGC_MCU_CTRL_PARITY_ERROR	sx1302hal/loragw_reg_sx1302.h	58;"	d
SX1302_REG_AGC_MCU_DUMMY_DUMMY3	sx1302hal/loragw_reg_sx1302.h	89;"	d
SX1302_REG_AGC_MCU_LUT_TABLE_A_LNA_LUT	sx1302hal/loragw_reg_sx1302.h	71;"	d
SX1302_REG_AGC_MCU_LUT_TABLE_A_PA_LUT	sx1302hal/loragw_reg_sx1302.h	70;"	d
SX1302_REG_AGC_MCU_LUT_TABLE_B_LNA_LUT	sx1302hal/loragw_reg_sx1302.h	73;"	d
SX1302_REG_AGC_MCU_LUT_TABLE_B_PA_LUT	sx1302hal/loragw_reg_sx1302.h	72;"	d
SX1302_REG_AGC_MCU_MCU_AGC_STATUS_MCU_AGC_STATUS	sx1302hal/loragw_reg_sx1302.h	59;"	d
SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE0_MCU_MAIL_BOX_RD_DATA	sx1302hal/loragw_reg_sx1302.h	88;"	d
SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE1_MCU_MAIL_BOX_RD_DATA	sx1302hal/loragw_reg_sx1302.h	87;"	d
SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE2_MCU_MAIL_BOX_RD_DATA	sx1302hal/loragw_reg_sx1302.h	86;"	d
SX1302_REG_AGC_MCU_MCU_MAIL_BOX_RD_DATA_BYTE3_MCU_MAIL_BOX_RD_DATA	sx1302hal/loragw_reg_sx1302.h	85;"	d
SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE0_MCU_MAIL_BOX_WR_DATA	sx1302hal/loragw_reg_sx1302.h	84;"	d
SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE1_MCU_MAIL_BOX_WR_DATA	sx1302hal/loragw_reg_sx1302.h	83;"	d
SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE2_MCU_MAIL_BOX_WR_DATA	sx1302hal/loragw_reg_sx1302.h	82;"	d
SX1302_REG_AGC_MCU_MCU_MAIL_BOX_WR_DATA_BYTE3_MCU_MAIL_BOX_WR_DATA	sx1302hal/loragw_reg_sx1302.h	81;"	d
SX1302_REG_AGC_MCU_PA_GAIN_PA_A_GAIN	sx1302hal/loragw_reg_sx1302.h	61;"	d
SX1302_REG_AGC_MCU_PA_GAIN_PA_B_GAIN	sx1302hal/loragw_reg_sx1302.h	60;"	d
SX1302_REG_AGC_MCU_RF_EN_A_LNA_EN	sx1302hal/loragw_reg_sx1302.h	65;"	d
SX1302_REG_AGC_MCU_RF_EN_A_PA_EN	sx1302hal/loragw_reg_sx1302.h	64;"	d
SX1302_REG_AGC_MCU_RF_EN_A_RADIO_EN	sx1302hal/loragw_reg_sx1302.h	63;"	d
SX1302_REG_AGC_MCU_RF_EN_A_RADIO_RST	sx1302hal/loragw_reg_sx1302.h	62;"	d
SX1302_REG_AGC_MCU_RF_EN_B_LNA_EN	sx1302hal/loragw_reg_sx1302.h	69;"	d
SX1302_REG_AGC_MCU_RF_EN_B_PA_EN	sx1302hal/loragw_reg_sx1302.h	68;"	d
SX1302_REG_AGC_MCU_RF_EN_B_RADIO_EN	sx1302hal/loragw_reg_sx1302.h	67;"	d
SX1302_REG_AGC_MCU_RF_EN_B_RADIO_RST	sx1302hal/loragw_reg_sx1302.h	66;"	d
SX1302_REG_AGC_MCU_UART_CFG2_BIT_RATE	sx1302hal/loragw_reg_sx1302.h	80;"	d
SX1302_REG_AGC_MCU_UART_CFG_MSBF	sx1302hal/loragw_reg_sx1302.h	74;"	d
SX1302_REG_AGC_MCU_UART_CFG_PAR_EN	sx1302hal/loragw_reg_sx1302.h	75;"	d
SX1302_REG_AGC_MCU_UART_CFG_PAR_MODE	sx1302hal/loragw_reg_sx1302.h	76;"	d
SX1302_REG_AGC_MCU_UART_CFG_START_LEN	sx1302hal/loragw_reg_sx1302.h	77;"	d
SX1302_REG_AGC_MCU_UART_CFG_STOP_LEN	sx1302hal/loragw_reg_sx1302.h	78;"	d
SX1302_REG_AGC_MCU_UART_CFG_WORD_LEN	sx1302hal/loragw_reg_sx1302.h	79;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_0_ARB_DEBUG_CFG_0	sx1302hal/loragw_reg_sx1302.h	790;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_1_ARB_DEBUG_CFG_1	sx1302hal/loragw_reg_sx1302.h	791;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_2_ARB_DEBUG_CFG_2	sx1302hal/loragw_reg_sx1302.h	792;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_CFG_3_ARB_DEBUG_CFG_3	sx1302hal/loragw_reg_sx1302.h	793;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_0_ARB_DEBUG_STS_0	sx1302hal/loragw_reg_sx1302.h	794;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_10_ARB_DEBUG_STS_10	sx1302hal/loragw_reg_sx1302.h	804;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_11_ARB_DEBUG_STS_11	sx1302hal/loragw_reg_sx1302.h	805;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_12_ARB_DEBUG_STS_12	sx1302hal/loragw_reg_sx1302.h	806;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_13_ARB_DEBUG_STS_13	sx1302hal/loragw_reg_sx1302.h	807;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_14_ARB_DEBUG_STS_14	sx1302hal/loragw_reg_sx1302.h	808;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_15_ARB_DEBUG_STS_15	sx1302hal/loragw_reg_sx1302.h	809;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_1_ARB_DEBUG_STS_1	sx1302hal/loragw_reg_sx1302.h	795;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_2_ARB_DEBUG_STS_2	sx1302hal/loragw_reg_sx1302.h	796;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_3_ARB_DEBUG_STS_3	sx1302hal/loragw_reg_sx1302.h	797;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_4_ARB_DEBUG_STS_4	sx1302hal/loragw_reg_sx1302.h	798;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_5_ARB_DEBUG_STS_5	sx1302hal/loragw_reg_sx1302.h	799;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_6_ARB_DEBUG_STS_6	sx1302hal/loragw_reg_sx1302.h	800;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_7_ARB_DEBUG_STS_7	sx1302hal/loragw_reg_sx1302.h	801;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_8_ARB_DEBUG_STS_8	sx1302hal/loragw_reg_sx1302.h	802;"	d
SX1302_REG_ARB_MCU_ARB_DEBUG_STS_9_ARB_DEBUG_STS_9	sx1302hal/loragw_reg_sx1302.h	803;"	d
SX1302_REG_ARB_MCU_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	49;"	d	file:
SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_01_CHANNEL_0_OFFSET	sx1302hal/loragw_reg_sx1302.h	811;"	d
SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_01_CHANNEL_1_OFFSET	sx1302hal/loragw_reg_sx1302.h	810;"	d
SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_23_CHANNEL_2_OFFSET	sx1302hal/loragw_reg_sx1302.h	813;"	d
SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_23_CHANNEL_3_OFFSET	sx1302hal/loragw_reg_sx1302.h	812;"	d
SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_45_CHANNEL_4_OFFSET	sx1302hal/loragw_reg_sx1302.h	815;"	d
SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_45_CHANNEL_5_OFFSET	sx1302hal/loragw_reg_sx1302.h	814;"	d
SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_67_CHANNEL_6_OFFSET	sx1302hal/loragw_reg_sx1302.h	817;"	d
SX1302_REG_ARB_MCU_CHANNEL_SYNC_OFFSET_67_CHANNEL_7_OFFSET	sx1302hal/loragw_reg_sx1302.h	816;"	d
SX1302_REG_ARB_MCU_CTRL_CLK_EN	sx1302hal/loragw_reg_sx1302.h	776;"	d
SX1302_REG_ARB_MCU_CTRL_FORCE_HOST_FE_CTRL	sx1302hal/loragw_reg_sx1302.h	778;"	d
SX1302_REG_ARB_MCU_CTRL_HOST_PROG	sx1302hal/loragw_reg_sx1302.h	780;"	d
SX1302_REG_ARB_MCU_CTRL_MCU_CLEAR	sx1302hal/loragw_reg_sx1302.h	779;"	d
SX1302_REG_ARB_MCU_CTRL_PARITY_ERROR	sx1302hal/loragw_reg_sx1302.h	781;"	d
SX1302_REG_ARB_MCU_CTRL_RADIO_RST	sx1302hal/loragw_reg_sx1302.h	777;"	d
SX1302_REG_ARB_MCU_DUMMY_DUMMY3	sx1302hal/loragw_reg_sx1302.h	818;"	d
SX1302_REG_ARB_MCU_MCU_ARB_STATUS_MCU_ARB_STATUS	sx1302hal/loragw_reg_sx1302.h	782;"	d
SX1302_REG_ARB_MCU_UART_CFG2_BIT_RATE	sx1302hal/loragw_reg_sx1302.h	789;"	d
SX1302_REG_ARB_MCU_UART_CFG_MSBF	sx1302hal/loragw_reg_sx1302.h	783;"	d
SX1302_REG_ARB_MCU_UART_CFG_PAR_EN	sx1302hal/loragw_reg_sx1302.h	784;"	d
SX1302_REG_ARB_MCU_UART_CFG_PAR_MODE	sx1302hal/loragw_reg_sx1302.h	785;"	d
SX1302_REG_ARB_MCU_UART_CFG_START_LEN	sx1302hal/loragw_reg_sx1302.h	786;"	d
SX1302_REG_ARB_MCU_UART_CFG_STOP_LEN	sx1302hal/loragw_reg_sx1302.h	787;"	d
SX1302_REG_ARB_MCU_UART_CFG_WORD_LEN	sx1302hal/loragw_reg_sx1302.h	788;"	d
SX1302_REG_CAPTURE_RAM_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	48;"	d	file:
SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_CAPTUREFORCETRIGGER	sx1302hal/loragw_reg_sx1302.h	1068;"	d
SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_CAPTURESTART	sx1302hal/loragw_reg_sx1302.h	1069;"	d
SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_CAPTUREWRAP	sx1302hal/loragw_reg_sx1302.h	1067;"	d
SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_ENABLE	sx1302hal/loragw_reg_sx1302.h	1066;"	d
SX1302_REG_CAPTURE_RAM_CAPTURE_CFG_RAMCONFIG	sx1302hal/loragw_reg_sx1302.h	1070;"	d
SX1302_REG_CAPTURE_RAM_CAPTURE_PERIOD_0_CAPTUREPERIOD	sx1302hal/loragw_reg_sx1302.h	1073;"	d
SX1302_REG_CAPTURE_RAM_CAPTURE_PERIOD_1_CAPTUREPERIOD	sx1302hal/loragw_reg_sx1302.h	1074;"	d
SX1302_REG_CAPTURE_RAM_CAPTURE_SOURCE_A_SOURCEMUX	sx1302hal/loragw_reg_sx1302.h	1071;"	d
SX1302_REG_CAPTURE_RAM_CAPTURE_SOURCE_B_SOURCEMUX	sx1302hal/loragw_reg_sx1302.h	1072;"	d
SX1302_REG_CAPTURE_RAM_CLOCK_GATE_OVERRIDE_CLK_OVERRIDE	sx1302hal/loragw_reg_sx1302.h	1078;"	d
SX1302_REG_CAPTURE_RAM_DUMMY0_DUMMY0	sx1302hal/loragw_reg_sx1302.h	1079;"	d
SX1302_REG_CAPTURE_RAM_LAST_RAM_ADDR_0_LASTRAMADDR	sx1302hal/loragw_reg_sx1302.h	1076;"	d
SX1302_REG_CAPTURE_RAM_LAST_RAM_ADDR_1_LASTRAMADDR	sx1302hal/loragw_reg_sx1302.h	1077;"	d
SX1302_REG_CAPTURE_RAM_STATUS_CAPCOMPLETE	sx1302hal/loragw_reg_sx1302.h	1075;"	d
SX1302_REG_CLK_CTRL_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	45;"	d	file:
SX1302_REG_CLK_CTRL_CLK_SEL_CLKDIV_EN	sx1302hal/loragw_reg_sx1302.h	90;"	d
SX1302_REG_CLK_CTRL_CLK_SEL_CLK_RADIO_A_SEL	sx1302hal/loragw_reg_sx1302.h	92;"	d
SX1302_REG_CLK_CTRL_CLK_SEL_CLK_RADIO_B_SEL	sx1302hal/loragw_reg_sx1302.h	91;"	d
SX1302_REG_CLK_CTRL_DUMMY_DUMMY	sx1302hal/loragw_reg_sx1302.h	93;"	d
SX1302_REG_COMMON	test/test_loragw_spi.c	47;"	d	file:
SX1302_REG_COMMON_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	40;"	d	file:
SX1302_REG_COMMON_CTRL0_CLK32_RIF_CTRL	sx1302hal/loragw_reg_sx1302.h	37;"	d
SX1302_REG_COMMON_CTRL0_HOST_RADIO_CTRL	sx1302hal/loragw_reg_sx1302.h	38;"	d
SX1302_REG_COMMON_CTRL0_RADIO_MISC_EN	sx1302hal/loragw_reg_sx1302.h	39;"	d
SX1302_REG_COMMON_CTRL0_SX1261_MODE_RADIO_A	sx1302hal/loragw_reg_sx1302.h	41;"	d
SX1302_REG_COMMON_CTRL0_SX1261_MODE_RADIO_B	sx1302hal/loragw_reg_sx1302.h	40;"	d
SX1302_REG_COMMON_CTRL1_SAMPLING_EDGE_RADIO_A	sx1302hal/loragw_reg_sx1302.h	45;"	d
SX1302_REG_COMMON_CTRL1_SAMPLING_EDGE_RADIO_B	sx1302hal/loragw_reg_sx1302.h	43;"	d
SX1302_REG_COMMON_CTRL1_SWAP_IQ_RADIO_A	sx1302hal/loragw_reg_sx1302.h	44;"	d
SX1302_REG_COMMON_CTRL1_SWAP_IQ_RADIO_B	sx1302hal/loragw_reg_sx1302.h	42;"	d
SX1302_REG_COMMON_DUMMY_DUMMY	sx1302hal/loragw_reg_sx1302.h	53;"	d
SX1302_REG_COMMON_GEN_CONCENTRATOR_MODEM_ENABLE	sx1302hal/loragw_reg_sx1302.h	50;"	d
SX1302_REG_COMMON_GEN_FSK_MODEM_ENABLE	sx1302hal/loragw_reg_sx1302.h	49;"	d
SX1302_REG_COMMON_GEN_GLOBAL_EN	sx1302hal/loragw_reg_sx1302.h	48;"	d
SX1302_REG_COMMON_GEN_MBWSSF_MODEM_ENABLE	sx1302hal/loragw_reg_sx1302.h	51;"	d
SX1302_REG_COMMON_PAGE_PAGE	sx1302hal/loragw_reg_sx1302.h	36;"	d
SX1302_REG_COMMON_RADIO_SELECT_RADIO_SELECT	sx1302hal/loragw_reg_sx1302.h	47;"	d
SX1302_REG_COMMON_SPI_DIV_RATIO_SPI_HALF_PERIOD	sx1302hal/loragw_reg_sx1302.h	46;"	d
SX1302_REG_COMMON_VERSION_VERSION	sx1302hal/loragw_reg_sx1302.h	52;"	d
SX1302_REG_EXT_MEM_PAGED_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	36;"	d	file:
SX1302_REG_GPIO_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	41;"	d	file:
SX1302_REG_GPIO_DUMMY_DUMMY	sx1302hal/loragw_reg_sx1302.h	340;"	d
SX1302_REG_GPIO_GPIO_DIR_H_DIRECTION	sx1302hal/loragw_reg_sx1302.h	310;"	d
SX1302_REG_GPIO_GPIO_DIR_L_DIRECTION	sx1302hal/loragw_reg_sx1302.h	311;"	d
SX1302_REG_GPIO_GPIO_IN_H_IN_VALUE	sx1302hal/loragw_reg_sx1302.h	314;"	d
SX1302_REG_GPIO_GPIO_IN_L_IN_VALUE	sx1302hal/loragw_reg_sx1302.h	315;"	d
SX1302_REG_GPIO_GPIO_OUT_H_OUT_VALUE	sx1302hal/loragw_reg_sx1302.h	312;"	d
SX1302_REG_GPIO_GPIO_OUT_L_OUT_VALUE	sx1302hal/loragw_reg_sx1302.h	313;"	d
SX1302_REG_GPIO_GPIO_PD_H_PD_VALUE	sx1302hal/loragw_reg_sx1302.h	316;"	d
SX1302_REG_GPIO_GPIO_PD_L_PD_VALUE	sx1302hal/loragw_reg_sx1302.h	317;"	d
SX1302_REG_GPIO_GPIO_SEL_0_SELECTION	sx1302hal/loragw_reg_sx1302.h	318;"	d
SX1302_REG_GPIO_GPIO_SEL_1_SELECTION	sx1302hal/loragw_reg_sx1302.h	319;"	d
SX1302_REG_GPIO_GPIO_SEL_2_SELECTION	sx1302hal/loragw_reg_sx1302.h	320;"	d
SX1302_REG_GPIO_GPIO_SEL_3_SELECTION	sx1302hal/loragw_reg_sx1302.h	321;"	d
SX1302_REG_GPIO_GPIO_SEL_4_SELECTION	sx1302hal/loragw_reg_sx1302.h	322;"	d
SX1302_REG_GPIO_GPIO_SEL_5_SELECTION	sx1302hal/loragw_reg_sx1302.h	323;"	d
SX1302_REG_GPIO_GPIO_SEL_6_SELECTION	sx1302hal/loragw_reg_sx1302.h	324;"	d
SX1302_REG_GPIO_GPIO_SEL_7_SELECTION	sx1302hal/loragw_reg_sx1302.h	325;"	d
SX1302_REG_GPIO_GPIO_SEL_8_11_GPIO_11_9_SEL	sx1302hal/loragw_reg_sx1302.h	326;"	d
SX1302_REG_GPIO_GPIO_SEL_8_11_GPIO_8_SEL	sx1302hal/loragw_reg_sx1302.h	327;"	d
SX1302_REG_GPIO_HOST_IRQ_EN_RX_BUFFER_WATERMARK	sx1302hal/loragw_reg_sx1302.h	339;"	d
SX1302_REG_GPIO_HOST_IRQ_EN_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	338;"	d
SX1302_REG_GPIO_HOST_IRQ_EN_TX_DONE_A	sx1302hal/loragw_reg_sx1302.h	337;"	d
SX1302_REG_GPIO_HOST_IRQ_EN_TX_DONE_B	sx1302hal/loragw_reg_sx1302.h	336;"	d
SX1302_REG_GPIO_HOST_IRQ_EN_TX_TIMEOUT_A	sx1302hal/loragw_reg_sx1302.h	335;"	d
SX1302_REG_GPIO_HOST_IRQ_EN_TX_TIMEOUT_B	sx1302hal/loragw_reg_sx1302.h	334;"	d
SX1302_REG_GPIO_HOST_IRQ_RX_BUFFER_WATERMARK	sx1302hal/loragw_reg_sx1302.h	333;"	d
SX1302_REG_GPIO_HOST_IRQ_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	332;"	d
SX1302_REG_GPIO_HOST_IRQ_TX_DONE_A	sx1302hal/loragw_reg_sx1302.h	331;"	d
SX1302_REG_GPIO_HOST_IRQ_TX_DONE_B	sx1302hal/loragw_reg_sx1302.h	330;"	d
SX1302_REG_GPIO_HOST_IRQ_TX_TIMEOUT_A	sx1302hal/loragw_reg_sx1302.h	329;"	d
SX1302_REG_GPIO_HOST_IRQ_TX_TIMEOUT_B	sx1302hal/loragw_reg_sx1302.h	328;"	d
SX1302_REG_MBIST_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	42;"	d	file:
SX1302_REG_OTP_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	51;"	d	file:
SX1302_REG_OTP_BIT_POS_POS	sx1302hal/loragw_reg_sx1302.h	867;"	d
SX1302_REG_OTP_BYTE_ADDR_ADDR	sx1302hal/loragw_reg_sx1302.h	862;"	d
SX1302_REG_OTP_CFG_ACCESS_MODE	sx1302hal/loragw_reg_sx1302.h	866;"	d
SX1302_REG_OTP_DUMMY_DUMMY	sx1302hal/loragw_reg_sx1302.h	881;"	d
SX1302_REG_OTP_MODEM_EN_0_MODEM_EN	sx1302hal/loragw_reg_sx1302.h	877;"	d
SX1302_REG_OTP_MODEM_EN_1_MODEM_EN	sx1302hal/loragw_reg_sx1302.h	878;"	d
SX1302_REG_OTP_MODEM_SF_EN_SF_EN	sx1302hal/loragw_reg_sx1302.h	879;"	d
SX1302_REG_OTP_PIN_CTRL_0_CSB	sx1302hal/loragw_reg_sx1302.h	872;"	d
SX1302_REG_OTP_PIN_CTRL_0_LOAD	sx1302hal/loragw_reg_sx1302.h	871;"	d
SX1302_REG_OTP_PIN_CTRL_0_PGENB	sx1302hal/loragw_reg_sx1302.h	870;"	d
SX1302_REG_OTP_PIN_CTRL_0_STROBE	sx1302hal/loragw_reg_sx1302.h	869;"	d
SX1302_REG_OTP_PIN_CTRL_0_TM	sx1302hal/loragw_reg_sx1302.h	868;"	d
SX1302_REG_OTP_PIN_CTRL_1_FRST	sx1302hal/loragw_reg_sx1302.h	875;"	d
SX1302_REG_OTP_PIN_CTRL_1_FSCK	sx1302hal/loragw_reg_sx1302.h	873;"	d
SX1302_REG_OTP_PIN_CTRL_1_FSI	sx1302hal/loragw_reg_sx1302.h	874;"	d
SX1302_REG_OTP_PIN_STATUS_FSO	sx1302hal/loragw_reg_sx1302.h	876;"	d
SX1302_REG_OTP_RD_DATA_RD_DATA	sx1302hal/loragw_reg_sx1302.h	863;"	d
SX1302_REG_OTP_STATUS_CHECKSUM_STATUS	sx1302hal/loragw_reg_sx1302.h	864;"	d
SX1302_REG_OTP_STATUS_FSM_READY	sx1302hal/loragw_reg_sx1302.h	865;"	d
SX1302_REG_OTP_TIMESTAMP_EN_TIMESTAMP_EN	sx1302hal/loragw_reg_sx1302.h	880;"	d
SX1302_REG_RADIO_FE_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	43;"	d	file:
SX1302_REG_RADIO_FE_CTRL0_RADIO_A_DC_NOTCH_EN	sx1302hal/loragw_reg_sx1302.h	821;"	d
SX1302_REG_RADIO_FE_CTRL0_RADIO_A_FORCE_HOST_FILTER_GAIN	sx1302hal/loragw_reg_sx1302.h	822;"	d
SX1302_REG_RADIO_FE_CTRL0_RADIO_A_HOST_FILTER_GAIN	sx1302hal/loragw_reg_sx1302.h	823;"	d
SX1302_REG_RADIO_FE_CTRL0_RADIO_B_DC_NOTCH_EN	sx1302hal/loragw_reg_sx1302.h	836;"	d
SX1302_REG_RADIO_FE_CTRL0_RADIO_B_FORCE_HOST_FILTER_GAIN	sx1302hal/loragw_reg_sx1302.h	837;"	d
SX1302_REG_RADIO_FE_CTRL0_RADIO_B_HOST_FILTER_GAIN	sx1302hal/loragw_reg_sx1302.h	838;"	d
SX1302_REG_RADIO_FE_DEC_FILTER_RD_RADIO_A_DEC_FILTER_GAIN	sx1302hal/loragw_reg_sx1302.h	828;"	d
SX1302_REG_RADIO_FE_DEC_FILTER_RD_RADIO_B_DEC_FILTER_GAIN	sx1302hal/loragw_reg_sx1302.h	843;"	d
SX1302_REG_RADIO_FE_DUMMY_DUMMY	sx1302hal/loragw_reg_sx1302.h	861;"	d
SX1302_REG_RADIO_FE_GLBL_CTRL_DECIM_A_CLR	sx1302hal/loragw_reg_sx1302.h	820;"	d
SX1302_REG_RADIO_FE_GLBL_CTRL_DECIM_B_CLR	sx1302hal/loragw_reg_sx1302.h	819;"	d
SX1302_REG_RADIO_FE_IQ_COMP_AMP_COEFF_RADIO_A_AMP_COEFF	sx1302hal/loragw_reg_sx1302.h	831;"	d
SX1302_REG_RADIO_FE_IQ_COMP_AMP_COEFF_RADIO_B_AMP_COEFF	sx1302hal/loragw_reg_sx1302.h	846;"	d
SX1302_REG_RADIO_FE_IQ_COMP_PHI_COEFF_RADIO_A_PHI_COEFF	sx1302hal/loragw_reg_sx1302.h	832;"	d
SX1302_REG_RADIO_FE_IQ_COMP_PHI_COEFF_RADIO_B_PHI_COEFF	sx1302hal/loragw_reg_sx1302.h	847;"	d
SX1302_REG_RADIO_FE_RADIO_DIO_DIR_RADIO_A_DIO_DIR	sx1302hal/loragw_reg_sx1302.h	835;"	d
SX1302_REG_RADIO_FE_RADIO_DIO_DIR_RADIO_B_DIO_DIR	sx1302hal/loragw_reg_sx1302.h	850;"	d
SX1302_REG_RADIO_FE_RADIO_DIO_TEST_DIR_RADIO_A_DIO_TEST_DIR	sx1302hal/loragw_reg_sx1302.h	834;"	d
SX1302_REG_RADIO_FE_RADIO_DIO_TEST_DIR_RADIO_B_DIO_TEST_DIR	sx1302hal/loragw_reg_sx1302.h	849;"	d
SX1302_REG_RADIO_FE_RADIO_DIO_TEST_MODE_RADIO_A_DIO_TEST_MODE	sx1302hal/loragw_reg_sx1302.h	833;"	d
SX1302_REG_RADIO_FE_RADIO_DIO_TEST_MODE_RADIO_B_DIO_TEST_MODE	sx1302hal/loragw_reg_sx1302.h	848;"	d
SX1302_REG_RADIO_FE_RSSI_BB_FILTER_ALPHA_RADIO_A_RSSI_BB_FILTER_ALPHA	sx1302hal/loragw_reg_sx1302.h	829;"	d
SX1302_REG_RADIO_FE_RSSI_BB_FILTER_ALPHA_RADIO_B_RSSI_BB_FILTER_ALPHA	sx1302hal/loragw_reg_sx1302.h	844;"	d
SX1302_REG_RADIO_FE_RSSI_BB_RD_RADIO_A_RSSI_BB_OUT	sx1302hal/loragw_reg_sx1302.h	827;"	d
SX1302_REG_RADIO_FE_RSSI_BB_RD_RADIO_B_RSSI_BB_OUT	sx1302hal/loragw_reg_sx1302.h	842;"	d
SX1302_REG_RADIO_FE_RSSI_DB_DEF_RADIO_A_RSSI_DB_DEFAULT_VALUE	sx1302hal/loragw_reg_sx1302.h	824;"	d
SX1302_REG_RADIO_FE_RSSI_DB_DEF_RADIO_B_RSSI_DB_DEFAULT_VALUE	sx1302hal/loragw_reg_sx1302.h	839;"	d
SX1302_REG_RADIO_FE_RSSI_DEC_DEF_RADIO_A_RSSI_DEC_DEFAULT_VALUE	sx1302hal/loragw_reg_sx1302.h	825;"	d
SX1302_REG_RADIO_FE_RSSI_DEC_DEF_RADIO_B_RSSI_DEC_DEFAULT_VALUE	sx1302hal/loragw_reg_sx1302.h	840;"	d
SX1302_REG_RADIO_FE_RSSI_DEC_FILTER_ALPHA_RADIO_A_RSSI_DEC_FILTER_ALPHA	sx1302hal/loragw_reg_sx1302.h	830;"	d
SX1302_REG_RADIO_FE_RSSI_DEC_FILTER_ALPHA_RADIO_B_RSSI_DEC_FILTER_ALPHA	sx1302hal/loragw_reg_sx1302.h	845;"	d
SX1302_REG_RADIO_FE_RSSI_DEC_RD_RADIO_A_RSSI_DEC_OUT	sx1302hal/loragw_reg_sx1302.h	826;"	d
SX1302_REG_RADIO_FE_RSSI_DEC_RD_RADIO_B_RSSI_DEC_OUT	sx1302hal/loragw_reg_sx1302.h	841;"	d
SX1302_REG_RADIO_FE_SIG_ANA_ABS_LSB_CORR_ABS_OUT	sx1302hal/loragw_reg_sx1302.h	860;"	d
SX1302_REG_RADIO_FE_SIG_ANA_ABS_MSB_CORR_ABS_OUT	sx1302hal/loragw_reg_sx1302.h	859;"	d
SX1302_REG_RADIO_FE_SIG_ANA_CFG_BUSY	sx1302hal/loragw_reg_sx1302.h	852;"	d
SX1302_REG_RADIO_FE_SIG_ANA_CFG_DURATION	sx1302hal/loragw_reg_sx1302.h	853;"	d
SX1302_REG_RADIO_FE_SIG_ANA_CFG_EN	sx1302hal/loragw_reg_sx1302.h	857;"	d
SX1302_REG_RADIO_FE_SIG_ANA_CFG_FORCE_HAL_CTRL	sx1302hal/loragw_reg_sx1302.h	854;"	d
SX1302_REG_RADIO_FE_SIG_ANA_CFG_RADIO_SEL	sx1302hal/loragw_reg_sx1302.h	856;"	d
SX1302_REG_RADIO_FE_SIG_ANA_CFG_START	sx1302hal/loragw_reg_sx1302.h	855;"	d
SX1302_REG_RADIO_FE_SIG_ANA_CFG_VALID	sx1302hal/loragw_reg_sx1302.h	851;"	d
SX1302_REG_RADIO_FE_SIG_ANA_FREQ_FREQ	sx1302hal/loragw_reg_sx1302.h	858;"	d
SX1302_REG_RX_BUFFER_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	37;"	d	file:
SX1302_REG_RX_TOP_BAD_MODEM_ID_READ_0_BAD_MODEM_ID_READ	sx1302hal/loragw_reg_sx1302.h	770;"	d
SX1302_REG_RX_TOP_BAD_MODEM_ID_READ_1_BAD_MODEM_ID_READ	sx1302hal/loragw_reg_sx1302.h	771;"	d
SX1302_REG_RX_TOP_BAD_MODEM_ID_READ_2_BAD_MODEM_ID_READ	sx1302hal/loragw_reg_sx1302.h	772;"	d
SX1302_REG_RX_TOP_BAD_MODEM_ID_WRITE_0_BAD_MODEM_ID_WRITE	sx1302hal/loragw_reg_sx1302.h	767;"	d
SX1302_REG_RX_TOP_BAD_MODEM_ID_WRITE_1_BAD_MODEM_ID_WRITE	sx1302hal/loragw_reg_sx1302.h	768;"	d
SX1302_REG_RX_TOP_BAD_MODEM_ID_WRITE_2_BAD_MODEM_ID_WRITE	sx1302hal/loragw_reg_sx1302.h	769;"	d
SX1302_REG_RX_TOP_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	46;"	d	file:
SX1302_REG_RX_TOP_CHANN_DAGC_CFG1_CHAN_DAGC_THRESHOLD_HIGH	sx1302hal/loragw_reg_sx1302.h	380;"	d
SX1302_REG_RX_TOP_CHANN_DAGC_CFG2_CHAN_DAGC_THRESHOLD_LOW	sx1302hal/loragw_reg_sx1302.h	381;"	d
SX1302_REG_RX_TOP_CHANN_DAGC_CFG3_CHAN_DAGC_MAX_ATTEN	sx1302hal/loragw_reg_sx1302.h	382;"	d
SX1302_REG_RX_TOP_CHANN_DAGC_CFG3_CHAN_DAGC_MIN_ATTEN	sx1302hal/loragw_reg_sx1302.h	383;"	d
SX1302_REG_RX_TOP_CHANN_DAGC_CFG4_CHAN_DAGC_STEP	sx1302hal/loragw_reg_sx1302.h	384;"	d
SX1302_REG_RX_TOP_CHANN_DAGC_CFG5_CHAN_DAGC_MODE	sx1302hal/loragw_reg_sx1302.h	385;"	d
SX1302_REG_RX_TOP_CLK_CONTROL_CHAN_CLK_EN	sx1302hal/loragw_reg_sx1302.h	389;"	d
SX1302_REG_RX_TOP_CLOCK_GATE_OVERRIDE_0_CLK_OVERRIDE	sx1302hal/loragw_reg_sx1302.h	773;"	d
SX1302_REG_RX_TOP_CORRELATOR_ENABLE_ACC_CLEAR_ENABLE_CORR_ACC_CLEAR	sx1302hal/loragw_reg_sx1302.h	395;"	d
SX1302_REG_RX_TOP_CORRELATOR_ENABLE_ONLY_FIRST_DET_EDGE_ENABLE_ONLY_FIRST_DET_EDGE	sx1302hal/loragw_reg_sx1302.h	394;"	d
SX1302_REG_RX_TOP_CORRELATOR_EN_CORR_EN	sx1302hal/loragw_reg_sx1302.h	392;"	d
SX1302_REG_RX_TOP_CORRELATOR_SF_EN_CORR_SF_EN	sx1302hal/loragw_reg_sx1302.h	393;"	d
SX1302_REG_RX_TOP_CORR_CLOCK_ENABLE_CLK_EN	sx1302hal/loragw_reg_sx1302.h	391;"	d
SX1302_REG_RX_TOP_DAGC_CFG_COMB_FILTER_EN	sx1302hal/loragw_reg_sx1302.h	567;"	d
SX1302_REG_RX_TOP_DAGC_CFG_FREEZE_ON_SYNC	sx1302hal/loragw_reg_sx1302.h	569;"	d
SX1302_REG_RX_TOP_DAGC_CFG_GAIN_DROP_COMP	sx1302hal/loragw_reg_sx1302.h	566;"	d
SX1302_REG_RX_TOP_DAGC_CFG_GAIN_INCR_STEP	sx1302hal/loragw_reg_sx1302.h	565;"	d
SX1302_REG_RX_TOP_DAGC_CFG_NO_FREEZE_START	sx1302hal/loragw_reg_sx1302.h	568;"	d
SX1302_REG_RX_TOP_DAGC_CFG_TARGET_LVL	sx1302hal/loragw_reg_sx1302.h	564;"	d
SX1302_REG_RX_TOP_DAGC_CNT0_SAMPLE	sx1302hal/loragw_reg_sx1302.h	570;"	d
SX1302_REG_RX_TOP_DAGC_CNT1_THR_M6	sx1302hal/loragw_reg_sx1302.h	571;"	d
SX1302_REG_RX_TOP_DAGC_CNT2_THR_M12	sx1302hal/loragw_reg_sx1302.h	572;"	d
SX1302_REG_RX_TOP_DAGC_CNT3_THR_M18	sx1302hal/loragw_reg_sx1302.h	573;"	d
SX1302_REG_RX_TOP_DAGC_CNT4_FORCE_GAIN	sx1302hal/loragw_reg_sx1302.h	575;"	d
SX1302_REG_RX_TOP_DAGC_CNT4_GAIN	sx1302hal/loragw_reg_sx1302.h	574;"	d
SX1302_REG_RX_TOP_DC_NOTCH_CFG1_AUTO_BW_RED	sx1302hal/loragw_reg_sx1302.h	526;"	d
SX1302_REG_RX_TOP_DC_NOTCH_CFG1_BW_START	sx1302hal/loragw_reg_sx1302.h	525;"	d
SX1302_REG_RX_TOP_DC_NOTCH_CFG1_BYPASS	sx1302hal/loragw_reg_sx1302.h	528;"	d
SX1302_REG_RX_TOP_DC_NOTCH_CFG1_ENABLE	sx1302hal/loragw_reg_sx1302.h	529;"	d
SX1302_REG_RX_TOP_DC_NOTCH_CFG1_NO_FAST_START	sx1302hal/loragw_reg_sx1302.h	527;"	d
SX1302_REG_RX_TOP_DC_NOTCH_CFG2_BW	sx1302hal/loragw_reg_sx1302.h	531;"	d
SX1302_REG_RX_TOP_DC_NOTCH_CFG2_BW_LOCKED	sx1302hal/loragw_reg_sx1302.h	530;"	d
SX1302_REG_RX_TOP_DC_NOTCH_CFG3_BW_RED	sx1302hal/loragw_reg_sx1302.h	532;"	d
SX1302_REG_RX_TOP_DC_NOTCH_CFG4_IIR_DCC_TIME	sx1302hal/loragw_reg_sx1302.h	533;"	d
SX1302_REG_RX_TOP_DETECT_ACC1_ACC_PNR	sx1302hal/loragw_reg_sx1302.h	711;"	d
SX1302_REG_RX_TOP_DETECT_ACC1_USE_GAIN_SYMB	sx1302hal/loragw_reg_sx1302.h	710;"	d
SX1302_REG_RX_TOP_DETECT_ACC2_ACC_2_SAME_PEAKS	sx1302hal/loragw_reg_sx1302.h	714;"	d
SX1302_REG_RX_TOP_DETECT_ACC2_ACC_AUTO_RESCALE	sx1302hal/loragw_reg_sx1302.h	715;"	d
SX1302_REG_RX_TOP_DETECT_ACC2_ACC_COEFF	sx1302hal/loragw_reg_sx1302.h	713;"	d
SX1302_REG_RX_TOP_DETECT_ACC2_ACC_PEAK_POS_SEL	sx1302hal/loragw_reg_sx1302.h	716;"	d
SX1302_REG_RX_TOP_DETECT_ACC2_ACC_PEAK_SUM_EN	sx1302hal/loragw_reg_sx1302.h	717;"	d
SX1302_REG_RX_TOP_DETECT_ACC2_NOISE_COEFF	sx1302hal/loragw_reg_sx1302.h	712;"	d
SX1302_REG_RX_TOP_DETECT_ACC3_MIN_SINGLE_PEAK	sx1302hal/loragw_reg_sx1302.h	718;"	d
SX1302_REG_RX_TOP_DETECT_MSP0_MSP_PNR	sx1302hal/loragw_reg_sx1302.h	702;"	d
SX1302_REG_RX_TOP_DETECT_MSP1_MSP2_PNR	sx1302hal/loragw_reg_sx1302.h	703;"	d
SX1302_REG_RX_TOP_DETECT_MSP2_MSP2_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	704;"	d
SX1302_REG_RX_TOP_DETECT_MSP2_MSP_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	705;"	d
SX1302_REG_RX_TOP_DETECT_MSP3_ACC_MIN2	sx1302hal/loragw_reg_sx1302.h	706;"	d
SX1302_REG_RX_TOP_DETECT_MSP3_ACC_WIN_LEN	sx1302hal/loragw_reg_sx1302.h	707;"	d
SX1302_REG_RX_TOP_DETECT_MSP3_MSP_CNT_MODE	sx1302hal/loragw_reg_sx1302.h	709;"	d
SX1302_REG_RX_TOP_DETECT_MSP3_MSP_POS_SEL	sx1302hal/loragw_reg_sx1302.h	708;"	d
SX1302_REG_RX_TOP_DUMMY0_DUMMY0	sx1302hal/loragw_reg_sx1302.h	390;"	d
SX1302_REG_RX_TOP_DUMMY1_DUMMY1	sx1302hal/loragw_reg_sx1302.h	524;"	d
SX1302_REG_RX_TOP_DUMMY2_DUMMY2	sx1302hal/loragw_reg_sx1302.h	743;"	d
SX1302_REG_RX_TOP_DUMMY3_DUMMY3	sx1302hal/loragw_reg_sx1302.h	775;"	d
SX1302_REG_RX_TOP_FINE_TIMING_7_GAIN_I_AUTO_MAX	sx1302hal/loragw_reg_sx1302.h	644;"	d
SX1302_REG_RX_TOP_FINE_TIMING_7_GAIN_P_AUTO_MAX	sx1302hal/loragw_reg_sx1302.h	645;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_0_GAIN_P_HDR_RED	sx1302hal/loragw_reg_sx1302.h	621;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_0_MODE	sx1302hal/loragw_reg_sx1302.h	625;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_0_POS_LIMIT	sx1302hal/loragw_reg_sx1302.h	623;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_0_ROUNDING	sx1302hal/loragw_reg_sx1302.h	622;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_0_SUM_SIZE	sx1302hal/loragw_reg_sx1302.h	624;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_1_GAIN_P_AUTO	sx1302hal/loragw_reg_sx1302.h	626;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_1_GAIN_P_PAYLOAD	sx1302hal/loragw_reg_sx1302.h	627;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_1_GAIN_P_PREAMB	sx1302hal/loragw_reg_sx1302.h	628;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_2_GAIN_I_AUTO	sx1302hal/loragw_reg_sx1302.h	629;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_2_GAIN_I_PAYLOAD	sx1302hal/loragw_reg_sx1302.h	630;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_2_GAIN_I_PREAMB	sx1302hal/loragw_reg_sx1302.h	631;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_3_FINESYNCH_GAIN	sx1302hal/loragw_reg_sx1302.h	633;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_3_FINESYNCH_SUM	sx1302hal/loragw_reg_sx1302.h	632;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_4_GAIN_I_EN_SF5	sx1302hal/loragw_reg_sx1302.h	637;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_4_GAIN_I_EN_SF6	sx1302hal/loragw_reg_sx1302.h	636;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_4_GAIN_I_EN_SF7	sx1302hal/loragw_reg_sx1302.h	635;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_4_GAIN_I_EN_SF8	sx1302hal/loragw_reg_sx1302.h	634;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_5_GAIN_I_EN_SF10	sx1302hal/loragw_reg_sx1302.h	640;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_5_GAIN_I_EN_SF11	sx1302hal/loragw_reg_sx1302.h	639;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_5_GAIN_I_EN_SF12	sx1302hal/loragw_reg_sx1302.h	638;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_5_GAIN_I_EN_SF9	sx1302hal/loragw_reg_sx1302.h	641;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_6_GAIN_P_PREAMB_SF12	sx1302hal/loragw_reg_sx1302.h	642;"	d
SX1302_REG_RX_TOP_FINE_TIMING_A_6_GAIN_P_PREAMB_SF5_6	sx1302hal/loragw_reg_sx1302.h	643;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_0_GAIN_P_HDR_RED	sx1302hal/loragw_reg_sx1302.h	646;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_0_MODE	sx1302hal/loragw_reg_sx1302.h	650;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_0_POS_LIMIT	sx1302hal/loragw_reg_sx1302.h	648;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_0_ROUNDING	sx1302hal/loragw_reg_sx1302.h	647;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_0_SUM_SIZE	sx1302hal/loragw_reg_sx1302.h	649;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_1_GAIN_P_AUTO	sx1302hal/loragw_reg_sx1302.h	651;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_1_GAIN_P_PAYLOAD	sx1302hal/loragw_reg_sx1302.h	652;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_1_GAIN_P_PREAMB	sx1302hal/loragw_reg_sx1302.h	653;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_2_GAIN_I_AUTO	sx1302hal/loragw_reg_sx1302.h	654;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_2_GAIN_I_PAYLOAD	sx1302hal/loragw_reg_sx1302.h	655;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_2_GAIN_I_PREAMB	sx1302hal/loragw_reg_sx1302.h	656;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_3_FINESYNCH_GAIN	sx1302hal/loragw_reg_sx1302.h	658;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_3_FINESYNCH_SUM	sx1302hal/loragw_reg_sx1302.h	657;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_4_GAIN_I_EN_SF5	sx1302hal/loragw_reg_sx1302.h	662;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_4_GAIN_I_EN_SF6	sx1302hal/loragw_reg_sx1302.h	661;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_4_GAIN_I_EN_SF7	sx1302hal/loragw_reg_sx1302.h	660;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_4_GAIN_I_EN_SF8	sx1302hal/loragw_reg_sx1302.h	659;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_5_GAIN_I_EN_SF10	sx1302hal/loragw_reg_sx1302.h	665;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_5_GAIN_I_EN_SF11	sx1302hal/loragw_reg_sx1302.h	664;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_5_GAIN_I_EN_SF12	sx1302hal/loragw_reg_sx1302.h	663;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_5_GAIN_I_EN_SF9	sx1302hal/loragw_reg_sx1302.h	666;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_6_GAIN_P_PREAMB_SF12	sx1302hal/loragw_reg_sx1302.h	667;"	d
SX1302_REG_RX_TOP_FINE_TIMING_B_6_GAIN_P_PREAMB_SF5_6	sx1302hal/loragw_reg_sx1302.h	668;"	d
SX1302_REG_RX_TOP_FRAME_SYNCH0_SF5_PEAK1_POS_SF5	sx1302hal/loragw_reg_sx1302.h	610;"	d
SX1302_REG_RX_TOP_FRAME_SYNCH0_SF6_PEAK1_POS_SF6	sx1302hal/loragw_reg_sx1302.h	612;"	d
SX1302_REG_RX_TOP_FRAME_SYNCH0_SF7TO12_PEAK1_POS_SF7TO12	sx1302hal/loragw_reg_sx1302.h	614;"	d
SX1302_REG_RX_TOP_FRAME_SYNCH1_SF5_PEAK2_POS_SF5	sx1302hal/loragw_reg_sx1302.h	611;"	d
SX1302_REG_RX_TOP_FRAME_SYNCH1_SF6_PEAK2_POS_SF6	sx1302hal/loragw_reg_sx1302.h	613;"	d
SX1302_REG_RX_TOP_FRAME_SYNCH1_SF7TO12_PEAK2_POS_SF7TO12	sx1302hal/loragw_reg_sx1302.h	615;"	d
SX1302_REG_RX_TOP_FRAME_SYNCH2_AUTO_SCALE	sx1302hal/loragw_reg_sx1302.h	617;"	d
SX1302_REG_RX_TOP_FRAME_SYNCH2_DROP_ON_SYNCH	sx1302hal/loragw_reg_sx1302.h	618;"	d
SX1302_REG_RX_TOP_FRAME_SYNCH2_FINETIME_ON_LAST	sx1302hal/loragw_reg_sx1302.h	616;"	d
SX1302_REG_RX_TOP_FRAME_SYNCH2_GAIN	sx1302hal/loragw_reg_sx1302.h	619;"	d
SX1302_REG_RX_TOP_FRAME_SYNCH2_TIMEOUT_OPT	sx1302hal/loragw_reg_sx1302.h	620;"	d
SX1302_REG_RX_TOP_FREQ_0_LSB_IF_FREQ_0	sx1302hal/loragw_reg_sx1302.h	361;"	d
SX1302_REG_RX_TOP_FREQ_0_MSB_IF_FREQ_0	sx1302hal/loragw_reg_sx1302.h	360;"	d
SX1302_REG_RX_TOP_FREQ_1_LSB_IF_FREQ_1	sx1302hal/loragw_reg_sx1302.h	363;"	d
SX1302_REG_RX_TOP_FREQ_1_MSB_IF_FREQ_1	sx1302hal/loragw_reg_sx1302.h	362;"	d
SX1302_REG_RX_TOP_FREQ_2_LSB_IF_FREQ_2	sx1302hal/loragw_reg_sx1302.h	365;"	d
SX1302_REG_RX_TOP_FREQ_2_MSB_IF_FREQ_2	sx1302hal/loragw_reg_sx1302.h	364;"	d
SX1302_REG_RX_TOP_FREQ_3_LSB_IF_FREQ_3	sx1302hal/loragw_reg_sx1302.h	367;"	d
SX1302_REG_RX_TOP_FREQ_3_MSB_IF_FREQ_3	sx1302hal/loragw_reg_sx1302.h	366;"	d
SX1302_REG_RX_TOP_FREQ_4_LSB_IF_FREQ_4	sx1302hal/loragw_reg_sx1302.h	369;"	d
SX1302_REG_RX_TOP_FREQ_4_MSB_IF_FREQ_4	sx1302hal/loragw_reg_sx1302.h	368;"	d
SX1302_REG_RX_TOP_FREQ_5_LSB_IF_FREQ_5	sx1302hal/loragw_reg_sx1302.h	371;"	d
SX1302_REG_RX_TOP_FREQ_5_MSB_IF_FREQ_5	sx1302hal/loragw_reg_sx1302.h	370;"	d
SX1302_REG_RX_TOP_FREQ_6_LSB_IF_FREQ_6	sx1302hal/loragw_reg_sx1302.h	373;"	d
SX1302_REG_RX_TOP_FREQ_6_MSB_IF_FREQ_6	sx1302hal/loragw_reg_sx1302.h	372;"	d
SX1302_REG_RX_TOP_FREQ_7_LSB_IF_FREQ_7	sx1302hal/loragw_reg_sx1302.h	375;"	d
SX1302_REG_RX_TOP_FREQ_7_MSB_IF_FREQ_7	sx1302hal/loragw_reg_sx1302.h	374;"	d
SX1302_REG_RX_TOP_FREQ_TO_TIME0_FREQ_TO_TIME_DRIFT_MANT	sx1302hal/loragw_reg_sx1302.h	669;"	d
SX1302_REG_RX_TOP_FREQ_TO_TIME1_FREQ_TO_TIME_DRIFT_MANT	sx1302hal/loragw_reg_sx1302.h	670;"	d
SX1302_REG_RX_TOP_FREQ_TO_TIME2_FREQ_TO_TIME_DRIFT_EXP	sx1302hal/loragw_reg_sx1302.h	671;"	d
SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_DETECT	sx1302hal/loragw_reg_sx1302.h	677;"	d
SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FINE_DELTA	sx1302hal/loragw_reg_sx1302.h	673;"	d
SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_DELTA	sx1302hal/loragw_reg_sx1302.h	672;"	d
SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_ERROR	sx1302hal/loragw_reg_sx1302.h	674;"	d
SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_OFFSET	sx1302hal/loragw_reg_sx1302.h	676;"	d
SX1302_REG_RX_TOP_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_SYMB	sx1302hal/loragw_reg_sx1302.h	675;"	d
SX1302_REG_RX_TOP_FREQ_TO_TIME4_FREQ_TO_TIME_INVERT_RNG	sx1302hal/loragw_reg_sx1302.h	678;"	d
SX1302_REG_RX_TOP_FREQ_TRACK2_FREQ_TRACK_FINE	sx1302hal/loragw_reg_sx1302.h	695;"	d
SX1302_REG_RX_TOP_FREQ_TRACK2_FREQ_TRACK_HDR_SKIP	sx1302hal/loragw_reg_sx1302.h	696;"	d
SX1302_REG_RX_TOP_FREQ_TRACK3_FREQ_SYNCH_GAIN	sx1302hal/loragw_reg_sx1302.h	697;"	d
SX1302_REG_RX_TOP_FREQ_TRACK3_FREQ_TRACK_AUTO_THR	sx1302hal/loragw_reg_sx1302.h	698;"	d
SX1302_REG_RX_TOP_FREQ_TRACK4_FREQ_SYNCH_THR	sx1302hal/loragw_reg_sx1302.h	701;"	d
SX1302_REG_RX_TOP_FREQ_TRACK4_GAIN_AUTO_SNR_MIN	sx1302hal/loragw_reg_sx1302.h	700;"	d
SX1302_REG_RX_TOP_FREQ_TRACK4_SNR_MIN_WINDOW	sx1302hal/loragw_reg_sx1302.h	699;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_A_0_FREQ_TRACK_EN_SF5	sx1302hal/loragw_reg_sx1302.h	682;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_A_0_FREQ_TRACK_EN_SF6	sx1302hal/loragw_reg_sx1302.h	681;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_A_0_FREQ_TRACK_EN_SF7	sx1302hal/loragw_reg_sx1302.h	680;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_A_0_FREQ_TRACK_EN_SF8	sx1302hal/loragw_reg_sx1302.h	679;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_A_1_FREQ_TRACK_EN_SF10	sx1302hal/loragw_reg_sx1302.h	685;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_A_1_FREQ_TRACK_EN_SF11	sx1302hal/loragw_reg_sx1302.h	684;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_A_1_FREQ_TRACK_EN_SF12	sx1302hal/loragw_reg_sx1302.h	683;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_A_1_FREQ_TRACK_EN_SF9	sx1302hal/loragw_reg_sx1302.h	686;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_B_0_FREQ_TRACK_EN_SF5	sx1302hal/loragw_reg_sx1302.h	690;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_B_0_FREQ_TRACK_EN_SF6	sx1302hal/loragw_reg_sx1302.h	689;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_B_0_FREQ_TRACK_EN_SF7	sx1302hal/loragw_reg_sx1302.h	688;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_B_0_FREQ_TRACK_EN_SF8	sx1302hal/loragw_reg_sx1302.h	687;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_B_1_FREQ_TRACK_EN_SF10	sx1302hal/loragw_reg_sx1302.h	693;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_B_1_FREQ_TRACK_EN_SF11	sx1302hal/loragw_reg_sx1302.h	692;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_B_1_FREQ_TRACK_EN_SF12	sx1302hal/loragw_reg_sx1302.h	691;"	d
SX1302_REG_RX_TOP_FREQ_TRACK_B_1_FREQ_TRACK_EN_SF9	sx1302hal/loragw_reg_sx1302.h	694;"	d
SX1302_REG_RX_TOP_GAIN_CONTROL_CHAN_GAIN	sx1302hal/loragw_reg_sx1302.h	388;"	d
SX1302_REG_RX_TOP_GAIN_CONTROL_CHAN_GAIN_VALID	sx1302hal/loragw_reg_sx1302.h	387;"	d
SX1302_REG_RX_TOP_GFSK_MODEM_GOOD_PKT_CNT_GFSK_MODEM_GOOD_PKTS	sx1302hal/loragw_reg_sx1302.h	766;"	d
SX1302_REG_RX_TOP_GFSK_MODEM_PLD_ERR_PKT_CNT_GFSK_MODEM_PLD_ERR_PKTS	sx1302hal/loragw_reg_sx1302.h	765;"	d
SX1302_REG_RX_TOP_GFSK_MODEM_SYNC_ERR_PKT_CNT_GFSK_MODEM_SYNC_ERR_PKTS	sx1302hal/loragw_reg_sx1302.h	764;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	47;"	d	file:
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_BIT_RATE_LSB_BIT_RATE	sx1302hal/loragw_reg_sx1302.h	1055;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_BIT_RATE_MSB_BIT_RATE	sx1302hal/loragw_reg_sx1302.h	1054;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_FSK_MODEM_CLK_OVERRIDE	sx1302hal/loragw_reg_sx1302.h	1030;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_FSK_TRANSPOSE_CLK_OVERRIDE	sx1302hal/loragw_reg_sx1302.h	1029;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_MODEM_CLK_OVERRIDE	sx1302hal/loragw_reg_sx1302.h	1032;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_CLOCK_GATE_OVERRIDE_TRANSPOSE_CLK_OVERRIDE	sx1302hal/loragw_reg_sx1302.h	1031;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_COMB_FILTER_EN	sx1302hal/loragw_reg_sx1302.h	927;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_FREEZE_ON_SYNC	sx1302hal/loragw_reg_sx1302.h	929;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_GAIN_DROP_COMP	sx1302hal/loragw_reg_sx1302.h	926;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_GAIN_INCR_STEP	sx1302hal/loragw_reg_sx1302.h	925;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_NO_FREEZE_START	sx1302hal/loragw_reg_sx1302.h	928;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CFG_TARGET_LVL	sx1302hal/loragw_reg_sx1302.h	924;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT0_SAMPLE	sx1302hal/loragw_reg_sx1302.h	930;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT1_THR_M6	sx1302hal/loragw_reg_sx1302.h	931;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT2_THR_M12	sx1302hal/loragw_reg_sx1302.h	932;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT3_THR_M18	sx1302hal/loragw_reg_sx1302.h	933;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT4_FORCE_GAIN	sx1302hal/loragw_reg_sx1302.h	935;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DAGC_CNT4_GAIN	sx1302hal/loragw_reg_sx1302.h	934;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_AUTO_BW_RED	sx1302hal/loragw_reg_sx1302.h	886;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_BW_START	sx1302hal/loragw_reg_sx1302.h	885;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_BYPASS	sx1302hal/loragw_reg_sx1302.h	888;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_ENABLE	sx1302hal/loragw_reg_sx1302.h	889;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG1_NO_FAST_START	sx1302hal/loragw_reg_sx1302.h	887;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG2_BW	sx1302hal/loragw_reg_sx1302.h	891;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG2_BW_LOCKED	sx1302hal/loragw_reg_sx1302.h	890;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG3_BW_RED	sx1302hal/loragw_reg_sx1302.h	892;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DC_NOTCH_CFG4_IIR_DCC_TIME	sx1302hal/loragw_reg_sx1302.h	893;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC1_ACC_PNR	sx1302hal/loragw_reg_sx1302.h	1018;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC1_USE_GAIN_SYMB	sx1302hal/loragw_reg_sx1302.h	1017;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_2_SAME_PEAKS	sx1302hal/loragw_reg_sx1302.h	1021;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_AUTO_RESCALE	sx1302hal/loragw_reg_sx1302.h	1022;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_COEFF	sx1302hal/loragw_reg_sx1302.h	1020;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_PEAK_POS_SEL	sx1302hal/loragw_reg_sx1302.h	1023;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_ACC_PEAK_SUM_EN	sx1302hal/loragw_reg_sx1302.h	1024;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC2_NOISE_COEFF	sx1302hal/loragw_reg_sx1302.h	1019;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_ACC3_MIN_SINGLE_PEAK	sx1302hal/loragw_reg_sx1302.h	1025;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP0_MSP_PNR	sx1302hal/loragw_reg_sx1302.h	1009;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP1_MSP2_PNR	sx1302hal/loragw_reg_sx1302.h	1010;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP2_MSP2_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	1011;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP2_MSP_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	1012;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_ACC_MIN2	sx1302hal/loragw_reg_sx1302.h	1013;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_ACC_WIN_LEN	sx1302hal/loragw_reg_sx1302.h	1014;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_MSP_CNT_MODE	sx1302hal/loragw_reg_sx1302.h	1016;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DETECT_MSP3_MSP_POS_SEL	sx1302hal/loragw_reg_sx1302.h	1015;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DUMMY0_DUMMY0	sx1302hal/loragw_reg_sx1302.h	1033;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_DUMMY1_DUMMY1	sx1302hal/loragw_reg_sx1302.h	1065;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_GAIN_P_HDR_RED	sx1302hal/loragw_reg_sx1302.h	975;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_MODE	sx1302hal/loragw_reg_sx1302.h	979;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_POS_LIMIT	sx1302hal/loragw_reg_sx1302.h	977;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_ROUNDING	sx1302hal/loragw_reg_sx1302.h	976;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING0_SUM_SIZE	sx1302hal/loragw_reg_sx1302.h	978;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_GAIN_P_AUTO	sx1302hal/loragw_reg_sx1302.h	980;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_GAIN_P_PAYLOAD	sx1302hal/loragw_reg_sx1302.h	981;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING1_GAIN_P_PREAMB	sx1302hal/loragw_reg_sx1302.h	982;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING2_GAIN_I_EN	sx1302hal/loragw_reg_sx1302.h	983;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING2_GAIN_I_PAYLOAD	sx1302hal/loragw_reg_sx1302.h	984;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING2_GAIN_I_PREAMB	sx1302hal/loragw_reg_sx1302.h	985;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_FINESYNCH_GAIN	sx1302hal/loragw_reg_sx1302.h	987;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_FINESYNCH_SUM	sx1302hal/loragw_reg_sx1302.h	986;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING3_GAIN_I_AUTO	sx1302hal/loragw_reg_sx1302.h	988;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING4_GAIN_I_AUTO_MAX	sx1302hal/loragw_reg_sx1302.h	989;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FINE_TIMING4_GAIN_P_AUTO_MAX	sx1302hal/loragw_reg_sx1302.h	990;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH0_PEAK1_POS	sx1302hal/loragw_reg_sx1302.h	968;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH1_PEAK2_POS	sx1302hal/loragw_reg_sx1302.h	969;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_AUTO_SCALE	sx1302hal/loragw_reg_sx1302.h	971;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_DROP_ON_SYNCH	sx1302hal/loragw_reg_sx1302.h	972;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_FINETIME_ON_LAST	sx1302hal/loragw_reg_sx1302.h	970;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_GAIN	sx1302hal/loragw_reg_sx1302.h	973;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FRAME_SYNCH2_TIMEOUT_OPT	sx1302hal/loragw_reg_sx1302.h	974;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME0_FREQ_TO_TIME_DRIFT_MANT	sx1302hal/loragw_reg_sx1302.h	991;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME1_FREQ_TO_TIME_DRIFT_MANT	sx1302hal/loragw_reg_sx1302.h	992;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME2_FREQ_TO_TIME_DRIFT_EXP	sx1302hal/loragw_reg_sx1302.h	993;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_DETECT	sx1302hal/loragw_reg_sx1302.h	999;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FINE_DELTA	sx1302hal/loragw_reg_sx1302.h	995;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_DELTA	sx1302hal/loragw_reg_sx1302.h	994;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_FREQ_ERROR	sx1302hal/loragw_reg_sx1302.h	996;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_OFFSET	sx1302hal/loragw_reg_sx1302.h	998;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME3_FREQ_TO_TIME_INVERT_TIME_SYMB	sx1302hal/loragw_reg_sx1302.h	997;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TO_TIME4_FREQ_TO_TIME_INVERT_RNG	sx1302hal/loragw_reg_sx1302.h	1000;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_EN	sx1302hal/loragw_reg_sx1302.h	1003;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_FINE	sx1302hal/loragw_reg_sx1302.h	1001;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK0_FREQ_TRACK_HDR_SKIP	sx1302hal/loragw_reg_sx1302.h	1002;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK1_FREQ_SYNCH_GAIN	sx1302hal/loragw_reg_sx1302.h	1004;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK1_FREQ_TRACK_AUTO_THR	sx1302hal/loragw_reg_sx1302.h	1005;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK2_FREQ_SYNCH_THR	sx1302hal/loragw_reg_sx1302.h	1008;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK2_GAIN_AUTO_SNR_MIN	sx1302hal/loragw_reg_sx1302.h	1007;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FREQ_TRACK2_SNR_MIN_WINDOW	sx1302hal/loragw_reg_sx1302.h	1006;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_BROADCAST_BROADCAST	sx1302hal/loragw_reg_sx1302.h	1050;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_CRC_EN	sx1302hal/loragw_reg_sx1302.h	1038;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_CRC_IBM	sx1302hal/loragw_reg_sx1302.h	1036;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_DCFREE_ENC	sx1302hal/loragw_reg_sx1302.h	1037;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_0_PKT_MODE	sx1302hal/loragw_reg_sx1302.h	1039;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_ADRS_COMP	sx1302hal/loragw_reg_sx1302.h	1040;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_CH_BW_EXPO	sx1302hal/loragw_reg_sx1302.h	1042;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_1_PSIZE	sx1302hal/loragw_reg_sx1302.h	1041;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_AUTO_AFC	sx1302hal/loragw_reg_sx1302.h	1044;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_MODEM_INVERT_IQ	sx1302hal/loragw_reg_sx1302.h	1043;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_RADIO_SELECT	sx1302hal/loragw_reg_sx1302.h	1045;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_3_RX_INVERT	sx1302hal/loragw_reg_sx1302.h	1046;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_4_ERROR_OSR_TOL	sx1302hal/loragw_reg_sx1302.h	1048;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_CFG_4_RSSI_LENGTH	sx1302hal/loragw_reg_sx1302.h	1047;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_FREQ_LSB_IF_FREQ_0	sx1302hal/loragw_reg_sx1302.h	1035;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_FREQ_MSB_IF_FREQ_0	sx1302hal/loragw_reg_sx1302.h	1034;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_NODE_ADRS_NODE_ADRS	sx1302hal/loragw_reg_sx1302.h	1049;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_PKT_LENGTH_PKT_LENGTH	sx1302hal/loragw_reg_sx1302.h	1051;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1063;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1062;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1061;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1060;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1059;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1058;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1057;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1056;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_RSSI_FILTER_ALPHA_FSK_RSSI_FILTER_ALPHA	sx1302hal/loragw_reg_sx1302.h	1064;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_TIMEOUT_LSB_TIMEOUT	sx1302hal/loragw_reg_sx1302.h	1053;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_FSK_TIMEOUT_MSB_TIMEOUT	sx1302hal/loragw_reg_sx1302.h	1052;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_FREQ_LSB_IF_FREQ_0	sx1302hal/loragw_reg_sx1302.h	883;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_FREQ_MSB_IF_FREQ_0	sx1302hal/loragw_reg_sx1302.h	882;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_LORA_SERVICE_RADIO_SEL_RADIO_SELECT	sx1302hal/loragw_reg_sx1302.h	884;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_CHIRP_INVERT	sx1302hal/loragw_reg_sx1302.h	959;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_CONTINUOUS	sx1302hal/loragw_reg_sx1302.h	961;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_DFT_PEAK_EN	sx1302hal/loragw_reg_sx1302.h	958;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG0_SWAP_IQ	sx1302hal/loragw_reg_sx1302.h	960;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG1_DETECT_TIMEOUT	sx1302hal/loragw_reg_sx1302.h	962;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG2_AUTO_ACK_DELAY	sx1302hal/loragw_reg_sx1302.h	964;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG2_AUTO_ACK_RANGE	sx1302hal/loragw_reg_sx1302.h	963;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_CLK_EN_RESYNC_DIN	sx1302hal/loragw_reg_sx1302.h	966;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_LLR_SCALE	sx1302hal/loragw_reg_sx1302.h	967;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_CFG3_RESTART_ON_HDR_ERR	sx1302hal/loragw_reg_sx1302.h	965;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC0_RADIO_GAIN_RED_DB	sx1302hal/loragw_reg_sx1302.h	911;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC0_RADIO_GAIN_RED_SEL	sx1302hal/loragw_reg_sx1302.h	910;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_DC_COMP_EN	sx1302hal/loragw_reg_sx1302.h	912;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_FORCE_DEFAULT_FIR	sx1302hal/loragw_reg_sx1302.h	913;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_FREEZE_ON_SYNC	sx1302hal/loragw_reg_sx1302.h	915;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC1_RSSI_EARLY_LATCH	sx1302hal/loragw_reg_sx1302.h	914;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_DAGC_FIR_HYST	sx1302hal/loragw_reg_sx1302.h	917;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_DAGC_IN_COMP	sx1302hal/loragw_reg_sx1302.h	916;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_RSSI_MAX_SAMPLE	sx1302hal/loragw_reg_sx1302.h	918;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_AGC2_RSSI_MIN_SAMPLE	sx1302hal/loragw_reg_sx1302.h	919;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_0_FIR1_COEFF_0	sx1302hal/loragw_reg_sx1302.h	894;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_1_FIR1_COEFF_1	sx1302hal/loragw_reg_sx1302.h	895;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_2_FIR1_COEFF_2	sx1302hal/loragw_reg_sx1302.h	896;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_3_FIR1_COEFF_3	sx1302hal/loragw_reg_sx1302.h	897;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_4_FIR1_COEFF_4	sx1302hal/loragw_reg_sx1302.h	898;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_5_FIR1_COEFF_5	sx1302hal/loragw_reg_sx1302.h	899;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_6_FIR1_COEFF_6	sx1302hal/loragw_reg_sx1302.h	900;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR1_7_FIR1_COEFF_7	sx1302hal/loragw_reg_sx1302.h	901;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_0_FIR2_COEFF_0	sx1302hal/loragw_reg_sx1302.h	902;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_1_FIR2_COEFF_1	sx1302hal/loragw_reg_sx1302.h	903;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_2_FIR2_COEFF_2	sx1302hal/loragw_reg_sx1302.h	904;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_3_FIR2_COEFF_3	sx1302hal/loragw_reg_sx1302.h	905;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_4_FIR2_COEFF_4	sx1302hal/loragw_reg_sx1302.h	906;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_5_FIR2_COEFF_5	sx1302hal/loragw_reg_sx1302.h	907;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_6_FIR2_COEFF_6	sx1302hal/loragw_reg_sx1302.h	908;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_FIR2_7_FIR2_COEFF_7	sx1302hal/loragw_reg_sx1302.h	909;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_DAGC_FIR_FAST	sx1302hal/loragw_reg_sx1302.h	920;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_FORCE_GAIN_FIR	sx1302hal/loragw_reg_sx1302.h	921;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_GAIN_FIR1	sx1302hal/loragw_reg_sx1302.h	922;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_RX_DFE_GAIN0_GAIN_FIR2	sx1302hal/loragw_reg_sx1302.h	923;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TIMESTAMP_ENABLE	sx1302hal/loragw_reg_sx1302.h	1027;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TIMESTAMP_NB_SYMB	sx1302hal/loragw_reg_sx1302.h	1028;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TIMESTAMP_SEL_SNR_MIN	sx1302hal/loragw_reg_sx1302.h	1026;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG0_MODEM_BW	sx1302hal/loragw_reg_sx1302.h	936;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG0_MODEM_SF	sx1302hal/loragw_reg_sx1302.h	937;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_CODING_RATE	sx1302hal/loragw_reg_sx1302.h	941;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_MODEM_EN	sx1302hal/loragw_reg_sx1302.h	940;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_PPM_OFFSET	sx1302hal/loragw_reg_sx1302.h	939;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG1_PPM_OFFSET_HDR_CTRL	sx1302hal/loragw_reg_sx1302.h	938;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_CADRXTX	sx1302hal/loragw_reg_sx1302.h	944;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_CRC_EN	sx1302hal/loragw_reg_sx1302.h	946;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_FINE_SYNCH_EN	sx1302hal/loragw_reg_sx1302.h	942;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_IMPLICIT_HEADER	sx1302hal/loragw_reg_sx1302.h	945;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG2_MODEM_START	sx1302hal/loragw_reg_sx1302.h	943;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG3_PAYLOAD_LENGTH	sx1302hal/loragw_reg_sx1302.h	947;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG4_INT_STEP_ORIDE	sx1302hal/loragw_reg_sx1302.h	949;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG4_INT_STEP_ORIDE_EN	sx1302hal/loragw_reg_sx1302.h	948;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG5_HEADER_DIFF_MODE	sx1302hal/loragw_reg_sx1302.h	950;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG5_ZERO_PAD	sx1302hal/loragw_reg_sx1302.h	951;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG6_PREAMBLE_SYMB_NB	sx1302hal/loragw_reg_sx1302.h	952;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG7_PREAMBLE_SYMB_NB	sx1302hal/loragw_reg_sx1302.h	953;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_INT_DELAY	sx1302hal/loragw_reg_sx1302.h	954;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_RX	sx1302hal/loragw_reg_sx1302.h	955;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_AUTO_ACK_TX	sx1302hal/loragw_reg_sx1302.h	956;"	d
SX1302_REG_RX_TOP_LORA_SERVICE_FSK_TXRX_CFG8_POST_PREAMBLE_GAP_LONG	sx1302hal/loragw_reg_sx1302.h	957;"	d
SX1302_REG_RX_TOP_MODEM_BUSY_LSB_RX_MODEM_BUSY	sx1302hal/loragw_reg_sx1302.h	723;"	d
SX1302_REG_RX_TOP_MODEM_BUSY_MSB_RX_MODEM_BUSY	sx1302hal/loragw_reg_sx1302.h	722;"	d
SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_0_CLK_OVERRIDE	sx1302hal/loragw_reg_sx1302.h	742;"	d
SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_1_CLK_OVERRIDE	sx1302hal/loragw_reg_sx1302.h	741;"	d
SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_2_CLK_OVERRIDE	sx1302hal/loragw_reg_sx1302.h	740;"	d
SX1302_REG_RX_TOP_MODEM_CLOCK_GATE_OVERRIDE_3_CLK_OVERRIDE	sx1302hal/loragw_reg_sx1302.h	739;"	d
SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF5	sx1302hal/loragw_reg_sx1302.h	734;"	d
SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF6	sx1302hal/loragw_reg_sx1302.h	733;"	d
SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF7	sx1302hal/loragw_reg_sx1302.h	732;"	d
SX1302_REG_RX_TOP_MODEM_PPM_OFFSET1_PPM_OFFSET_SF8	sx1302hal/loragw_reg_sx1302.h	731;"	d
SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF10	sx1302hal/loragw_reg_sx1302.h	737;"	d
SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF11	sx1302hal/loragw_reg_sx1302.h	736;"	d
SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF12	sx1302hal/loragw_reg_sx1302.h	735;"	d
SX1302_REG_RX_TOP_MODEM_PPM_OFFSET2_PPM_OFFSET_SF9	sx1302hal/loragw_reg_sx1302.h	738;"	d
SX1302_REG_RX_TOP_MODEM_STATE_RX_MODEM_STATE	sx1302hal/loragw_reg_sx1302.h	725;"	d
SX1302_REG_RX_TOP_MODEM_STATE_RX_MODEM_STS_SPARE	sx1302hal/loragw_reg_sx1302.h	724;"	d
SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_LSB_MODEM_SYNC_DELTA	sx1302hal/loragw_reg_sx1302.h	730;"	d
SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_MODEM_SYNC_DELTA	sx1302hal/loragw_reg_sx1302.h	729;"	d
SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_PEAK_POS_FINE_GAIN_H	sx1302hal/loragw_reg_sx1302.h	726;"	d
SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_PEAK_POS_FINE_GAIN_L	sx1302hal/loragw_reg_sx1302.h	727;"	d
SX1302_REG_RX_TOP_MODEM_SYNC_DELTA_MSB_PEAK_POS_FINE_SIGN	sx1302hal/loragw_reg_sx1302.h	728;"	d
SX1302_REG_RX_TOP_MULTI_SF_GOOD_PKT_CNT_MULTI_SF_GOOD_PKTS	sx1302hal/loragw_reg_sx1302.h	760;"	d
SX1302_REG_RX_TOP_MULTI_SF_PLD_ERR_PKT_CNT_MULTI_SF_PLD_ERR_PKTS	sx1302hal/loragw_reg_sx1302.h	759;"	d
SX1302_REG_RX_TOP_MULTI_SF_SYNC_ERR_PKT_CNT_MULTI_SF_SYNC_ERR_PKTS	sx1302hal/loragw_reg_sx1302.h	758;"	d
SX1302_REG_RX_TOP_RADIO_SELECT_RADIO_SELECT	sx1302hal/loragw_reg_sx1302.h	376;"	d
SX1302_REG_RX_TOP_RSSI_CONTROL_RSSI_FILTER_ALPHA	sx1302hal/loragw_reg_sx1302.h	377;"	d
SX1302_REG_RX_TOP_RSSI_CONTROL_SELECT_RSSI	sx1302hal/loragw_reg_sx1302.h	378;"	d
SX1302_REG_RX_TOP_RSSI_DEF_VALUE_CHAN_RSSI_DEF_VALUE	sx1302hal/loragw_reg_sx1302.h	379;"	d
SX1302_REG_RX_TOP_RSSI_VALUE_CHAN_RSSI	sx1302hal/loragw_reg_sx1302.h	386;"	d
SX1302_REG_RX_TOP_RX_BUFFER_DEBUG_MODE	sx1302hal/loragw_reg_sx1302.h	744;"	d
SX1302_REG_RX_TOP_RX_BUFFER_DIRECT_RAM_IF	sx1302hal/loragw_reg_sx1302.h	745;"	d
SX1302_REG_RX_TOP_RX_BUFFER_IRQ_CTRL_LSB_RX_BUFFER_IRQ_THRESHOLD	sx1302hal/loragw_reg_sx1302.h	751;"	d
SX1302_REG_RX_TOP_RX_BUFFER_IRQ_CTRL_MSB_RX_BUFFER_IRQ_THRESHOLD	sx1302hal/loragw_reg_sx1302.h	750;"	d
SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_READ_LSB_LAST_ADDR_READ	sx1302hal/loragw_reg_sx1302.h	753;"	d
SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_READ_MSB_LAST_ADDR_READ	sx1302hal/loragw_reg_sx1302.h	752;"	d
SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_WRITE_LSB_LAST_ADDR_WRITE	sx1302hal/loragw_reg_sx1302.h	755;"	d
SX1302_REG_RX_TOP_RX_BUFFER_LAST_ADDR_WRITE_MSB_LAST_ADDR_WRITE	sx1302hal/loragw_reg_sx1302.h	754;"	d
SX1302_REG_RX_TOP_RX_BUFFER_LEGACY_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	746;"	d
SX1302_REG_RX_TOP_RX_BUFFER_NB_BYTES_LSB_RX_BUFFER_NB_BYTES	sx1302hal/loragw_reg_sx1302.h	757;"	d
SX1302_REG_RX_TOP_RX_BUFFER_NB_BYTES_MSB_RX_BUFFER_NB_BYTES	sx1302hal/loragw_reg_sx1302.h	756;"	d
SX1302_REG_RX_TOP_RX_BUFFER_STORE_HEADER_ERR_META	sx1302hal/loragw_reg_sx1302.h	747;"	d
SX1302_REG_RX_TOP_RX_BUFFER_STORE_SYNC_FAIL_META	sx1302hal/loragw_reg_sx1302.h	748;"	d
SX1302_REG_RX_TOP_RX_BUFFER_TIMESTAMP_CFG_MAX_TS_METRICS	sx1302hal/loragw_reg_sx1302.h	749;"	d
SX1302_REG_RX_TOP_RX_CFG0_CHIRP_INVERT	sx1302hal/loragw_reg_sx1302.h	604;"	d
SX1302_REG_RX_TOP_RX_CFG0_CONTINUOUS	sx1302hal/loragw_reg_sx1302.h	606;"	d
SX1302_REG_RX_TOP_RX_CFG0_DFT_PEAK_EN	sx1302hal/loragw_reg_sx1302.h	603;"	d
SX1302_REG_RX_TOP_RX_CFG0_SWAP_IQ	sx1302hal/loragw_reg_sx1302.h	605;"	d
SX1302_REG_RX_TOP_RX_CFG1_DETECT_TIMEOUT	sx1302hal/loragw_reg_sx1302.h	607;"	d
SX1302_REG_RX_TOP_RX_CFG2_CLK_EN_RESYNC_DIN	sx1302hal/loragw_reg_sx1302.h	608;"	d
SX1302_REG_RX_TOP_RX_CFG2_LLR_SCALE	sx1302hal/loragw_reg_sx1302.h	609;"	d
SX1302_REG_RX_TOP_RX_DFE_AGC0_RADIO_GAIN_RED_DB	sx1302hal/loragw_reg_sx1302.h	551;"	d
SX1302_REG_RX_TOP_RX_DFE_AGC0_RADIO_GAIN_RED_SEL	sx1302hal/loragw_reg_sx1302.h	550;"	d
SX1302_REG_RX_TOP_RX_DFE_AGC1_DC_COMP_EN	sx1302hal/loragw_reg_sx1302.h	552;"	d
SX1302_REG_RX_TOP_RX_DFE_AGC1_FORCE_DEFAULT_FIR	sx1302hal/loragw_reg_sx1302.h	553;"	d
SX1302_REG_RX_TOP_RX_DFE_AGC1_FREEZE_ON_SYNC	sx1302hal/loragw_reg_sx1302.h	555;"	d
SX1302_REG_RX_TOP_RX_DFE_AGC1_RSSI_EARLY_LATCH	sx1302hal/loragw_reg_sx1302.h	554;"	d
SX1302_REG_RX_TOP_RX_DFE_AGC2_DAGC_FIR_HYST	sx1302hal/loragw_reg_sx1302.h	557;"	d
SX1302_REG_RX_TOP_RX_DFE_AGC2_DAGC_IN_COMP	sx1302hal/loragw_reg_sx1302.h	556;"	d
SX1302_REG_RX_TOP_RX_DFE_AGC2_RSSI_MAX_SAMPLE	sx1302hal/loragw_reg_sx1302.h	558;"	d
SX1302_REG_RX_TOP_RX_DFE_AGC2_RSSI_MIN_SAMPLE	sx1302hal/loragw_reg_sx1302.h	559;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR1_0_FIR1_COEFF_0	sx1302hal/loragw_reg_sx1302.h	534;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR1_1_FIR1_COEFF_1	sx1302hal/loragw_reg_sx1302.h	535;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR1_2_FIR1_COEFF_2	sx1302hal/loragw_reg_sx1302.h	536;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR1_3_FIR1_COEFF_3	sx1302hal/loragw_reg_sx1302.h	537;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR1_4_FIR1_COEFF_4	sx1302hal/loragw_reg_sx1302.h	538;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR1_5_FIR1_COEFF_5	sx1302hal/loragw_reg_sx1302.h	539;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR1_6_FIR1_COEFF_6	sx1302hal/loragw_reg_sx1302.h	540;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR1_7_FIR1_COEFF_7	sx1302hal/loragw_reg_sx1302.h	541;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR2_0_FIR2_COEFF_0	sx1302hal/loragw_reg_sx1302.h	542;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR2_1_FIR2_COEFF_1	sx1302hal/loragw_reg_sx1302.h	543;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR2_2_FIR2_COEFF_2	sx1302hal/loragw_reg_sx1302.h	544;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR2_3_FIR2_COEFF_3	sx1302hal/loragw_reg_sx1302.h	545;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR2_4_FIR2_COEFF_4	sx1302hal/loragw_reg_sx1302.h	546;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR2_5_FIR2_COEFF_5	sx1302hal/loragw_reg_sx1302.h	547;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR2_6_FIR2_COEFF_6	sx1302hal/loragw_reg_sx1302.h	548;"	d
SX1302_REG_RX_TOP_RX_DFE_FIR2_7_FIR2_COEFF_7	sx1302hal/loragw_reg_sx1302.h	549;"	d
SX1302_REG_RX_TOP_RX_DFE_GAIN0_DAGC_FIR_FAST	sx1302hal/loragw_reg_sx1302.h	560;"	d
SX1302_REG_RX_TOP_RX_DFE_GAIN0_FORCE_GAIN_FIR	sx1302hal/loragw_reg_sx1302.h	561;"	d
SX1302_REG_RX_TOP_RX_DFE_GAIN0_GAIN_FIR1	sx1302hal/loragw_reg_sx1302.h	562;"	d
SX1302_REG_RX_TOP_RX_DFE_GAIN0_GAIN_FIR2	sx1302hal/loragw_reg_sx1302.h	563;"	d
SX1302_REG_RX_TOP_SAMPLE_4_MSPS_LATCHED_125K_SAMPLE_4_MSPS_LATCHED_125K	sx1302hal/loragw_reg_sx1302.h	774;"	d
SX1302_REG_RX_TOP_SERV_MODEM_GOOD_PKT_CNT_SERV_MODEM_GOOD_PKTS	sx1302hal/loragw_reg_sx1302.h	763;"	d
SX1302_REG_RX_TOP_SERV_MODEM_PLD_ERR_PKT_CNT_SERV_MODEM_PLD_ERR_PKTS	sx1302hal/loragw_reg_sx1302.h	762;"	d
SX1302_REG_RX_TOP_SERV_MODEM_SYNC_ERR_PKT_CNT_SERV_MODEM_SYNC_ERR_PKTS	sx1302hal/loragw_reg_sx1302.h	761;"	d
SX1302_REG_RX_TOP_SF10_CFG1_ACC_2_SAME_PEAKS	sx1302hal/loragw_reg_sx1302.h	481;"	d
SX1302_REG_RX_TOP_SF10_CFG1_ACC_AUTO_RESCALE	sx1302hal/loragw_reg_sx1302.h	480;"	d
SX1302_REG_RX_TOP_SF10_CFG1_ACC_COEFF	sx1302hal/loragw_reg_sx1302.h	479;"	d
SX1302_REG_RX_TOP_SF10_CFG1_ACC_PEAK_POS_SEL	sx1302hal/loragw_reg_sx1302.h	478;"	d
SX1302_REG_RX_TOP_SF10_CFG1_ACC_PEAK_SUM_EN	sx1302hal/loragw_reg_sx1302.h	477;"	d
SX1302_REG_RX_TOP_SF10_CFG1_ACC_WIN_LEN	sx1302hal/loragw_reg_sx1302.h	476;"	d
SX1302_REG_RX_TOP_SF10_CFG2_ACC_MIN2	sx1302hal/loragw_reg_sx1302.h	482;"	d
SX1302_REG_RX_TOP_SF10_CFG2_ACC_PNR	sx1302hal/loragw_reg_sx1302.h	483;"	d
SX1302_REG_RX_TOP_SF10_CFG3_MIN_SINGLE_PEAK	sx1302hal/loragw_reg_sx1302.h	484;"	d
SX1302_REG_RX_TOP_SF10_CFG4_MSP_PNR	sx1302hal/loragw_reg_sx1302.h	485;"	d
SX1302_REG_RX_TOP_SF10_CFG5_MSP2_PNR	sx1302hal/loragw_reg_sx1302.h	486;"	d
SX1302_REG_RX_TOP_SF10_CFG6_MSP_CNT_MODE	sx1302hal/loragw_reg_sx1302.h	488;"	d
SX1302_REG_RX_TOP_SF10_CFG6_MSP_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	487;"	d
SX1302_REG_RX_TOP_SF10_CFG6_MSP_POS_SEL	sx1302hal/loragw_reg_sx1302.h	489;"	d
SX1302_REG_RX_TOP_SF10_CFG7_MSP2_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	490;"	d
SX1302_REG_RX_TOP_SF10_CFG7_NOISE_COEFF	sx1302hal/loragw_reg_sx1302.h	491;"	d
SX1302_REG_RX_TOP_SF11_CFG1_ACC_2_SAME_PEAKS	sx1302hal/loragw_reg_sx1302.h	497;"	d
SX1302_REG_RX_TOP_SF11_CFG1_ACC_AUTO_RESCALE	sx1302hal/loragw_reg_sx1302.h	496;"	d
SX1302_REG_RX_TOP_SF11_CFG1_ACC_COEFF	sx1302hal/loragw_reg_sx1302.h	495;"	d
SX1302_REG_RX_TOP_SF11_CFG1_ACC_PEAK_POS_SEL	sx1302hal/loragw_reg_sx1302.h	494;"	d
SX1302_REG_RX_TOP_SF11_CFG1_ACC_PEAK_SUM_EN	sx1302hal/loragw_reg_sx1302.h	493;"	d
SX1302_REG_RX_TOP_SF11_CFG1_ACC_WIN_LEN	sx1302hal/loragw_reg_sx1302.h	492;"	d
SX1302_REG_RX_TOP_SF11_CFG2_ACC_MIN2	sx1302hal/loragw_reg_sx1302.h	498;"	d
SX1302_REG_RX_TOP_SF11_CFG2_ACC_PNR	sx1302hal/loragw_reg_sx1302.h	499;"	d
SX1302_REG_RX_TOP_SF11_CFG3_MIN_SINGLE_PEAK	sx1302hal/loragw_reg_sx1302.h	500;"	d
SX1302_REG_RX_TOP_SF11_CFG4_MSP_PNR	sx1302hal/loragw_reg_sx1302.h	501;"	d
SX1302_REG_RX_TOP_SF11_CFG5_MSP2_PNR	sx1302hal/loragw_reg_sx1302.h	502;"	d
SX1302_REG_RX_TOP_SF11_CFG6_MSP_CNT_MODE	sx1302hal/loragw_reg_sx1302.h	504;"	d
SX1302_REG_RX_TOP_SF11_CFG6_MSP_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	503;"	d
SX1302_REG_RX_TOP_SF11_CFG6_MSP_POS_SEL	sx1302hal/loragw_reg_sx1302.h	505;"	d
SX1302_REG_RX_TOP_SF11_CFG7_MSP2_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	506;"	d
SX1302_REG_RX_TOP_SF11_CFG7_NOISE_COEFF	sx1302hal/loragw_reg_sx1302.h	507;"	d
SX1302_REG_RX_TOP_SF12_CFG1_ACC_2_SAME_PEAKS	sx1302hal/loragw_reg_sx1302.h	513;"	d
SX1302_REG_RX_TOP_SF12_CFG1_ACC_AUTO_RESCALE	sx1302hal/loragw_reg_sx1302.h	512;"	d
SX1302_REG_RX_TOP_SF12_CFG1_ACC_COEFF	sx1302hal/loragw_reg_sx1302.h	511;"	d
SX1302_REG_RX_TOP_SF12_CFG1_ACC_PEAK_POS_SEL	sx1302hal/loragw_reg_sx1302.h	510;"	d
SX1302_REG_RX_TOP_SF12_CFG1_ACC_PEAK_SUM_EN	sx1302hal/loragw_reg_sx1302.h	509;"	d
SX1302_REG_RX_TOP_SF12_CFG1_ACC_WIN_LEN	sx1302hal/loragw_reg_sx1302.h	508;"	d
SX1302_REG_RX_TOP_SF12_CFG2_ACC_MIN2	sx1302hal/loragw_reg_sx1302.h	514;"	d
SX1302_REG_RX_TOP_SF12_CFG2_ACC_PNR	sx1302hal/loragw_reg_sx1302.h	515;"	d
SX1302_REG_RX_TOP_SF12_CFG3_MIN_SINGLE_PEAK	sx1302hal/loragw_reg_sx1302.h	516;"	d
SX1302_REG_RX_TOP_SF12_CFG4_MSP_PNR	sx1302hal/loragw_reg_sx1302.h	517;"	d
SX1302_REG_RX_TOP_SF12_CFG5_MSP2_PNR	sx1302hal/loragw_reg_sx1302.h	518;"	d
SX1302_REG_RX_TOP_SF12_CFG6_MSP_CNT_MODE	sx1302hal/loragw_reg_sx1302.h	520;"	d
SX1302_REG_RX_TOP_SF12_CFG6_MSP_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	519;"	d
SX1302_REG_RX_TOP_SF12_CFG6_MSP_POS_SEL	sx1302hal/loragw_reg_sx1302.h	521;"	d
SX1302_REG_RX_TOP_SF12_CFG7_MSP2_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	522;"	d
SX1302_REG_RX_TOP_SF12_CFG7_NOISE_COEFF	sx1302hal/loragw_reg_sx1302.h	523;"	d
SX1302_REG_RX_TOP_SF5_CFG1_ACC_2_SAME_PEAKS	sx1302hal/loragw_reg_sx1302.h	401;"	d
SX1302_REG_RX_TOP_SF5_CFG1_ACC_AUTO_RESCALE	sx1302hal/loragw_reg_sx1302.h	400;"	d
SX1302_REG_RX_TOP_SF5_CFG1_ACC_COEFF	sx1302hal/loragw_reg_sx1302.h	399;"	d
SX1302_REG_RX_TOP_SF5_CFG1_ACC_PEAK_POS_SEL	sx1302hal/loragw_reg_sx1302.h	398;"	d
SX1302_REG_RX_TOP_SF5_CFG1_ACC_PEAK_SUM_EN	sx1302hal/loragw_reg_sx1302.h	397;"	d
SX1302_REG_RX_TOP_SF5_CFG1_ACC_WIN_LEN	sx1302hal/loragw_reg_sx1302.h	396;"	d
SX1302_REG_RX_TOP_SF5_CFG2_ACC_MIN2	sx1302hal/loragw_reg_sx1302.h	402;"	d
SX1302_REG_RX_TOP_SF5_CFG2_ACC_PNR	sx1302hal/loragw_reg_sx1302.h	403;"	d
SX1302_REG_RX_TOP_SF5_CFG3_MIN_SINGLE_PEAK	sx1302hal/loragw_reg_sx1302.h	404;"	d
SX1302_REG_RX_TOP_SF5_CFG4_MSP_PNR	sx1302hal/loragw_reg_sx1302.h	405;"	d
SX1302_REG_RX_TOP_SF5_CFG5_MSP2_PNR	sx1302hal/loragw_reg_sx1302.h	406;"	d
SX1302_REG_RX_TOP_SF5_CFG6_MSP_CNT_MODE	sx1302hal/loragw_reg_sx1302.h	408;"	d
SX1302_REG_RX_TOP_SF5_CFG6_MSP_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	407;"	d
SX1302_REG_RX_TOP_SF5_CFG6_MSP_POS_SEL	sx1302hal/loragw_reg_sx1302.h	409;"	d
SX1302_REG_RX_TOP_SF5_CFG7_MSP2_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	410;"	d
SX1302_REG_RX_TOP_SF5_CFG7_NOISE_COEFF	sx1302hal/loragw_reg_sx1302.h	411;"	d
SX1302_REG_RX_TOP_SF6_CFG1_ACC_2_SAME_PEAKS	sx1302hal/loragw_reg_sx1302.h	417;"	d
SX1302_REG_RX_TOP_SF6_CFG1_ACC_AUTO_RESCALE	sx1302hal/loragw_reg_sx1302.h	416;"	d
SX1302_REG_RX_TOP_SF6_CFG1_ACC_COEFF	sx1302hal/loragw_reg_sx1302.h	415;"	d
SX1302_REG_RX_TOP_SF6_CFG1_ACC_PEAK_POS_SEL	sx1302hal/loragw_reg_sx1302.h	414;"	d
SX1302_REG_RX_TOP_SF6_CFG1_ACC_PEAK_SUM_EN	sx1302hal/loragw_reg_sx1302.h	413;"	d
SX1302_REG_RX_TOP_SF6_CFG1_ACC_WIN_LEN	sx1302hal/loragw_reg_sx1302.h	412;"	d
SX1302_REG_RX_TOP_SF6_CFG2_ACC_MIN2	sx1302hal/loragw_reg_sx1302.h	418;"	d
SX1302_REG_RX_TOP_SF6_CFG2_ACC_PNR	sx1302hal/loragw_reg_sx1302.h	419;"	d
SX1302_REG_RX_TOP_SF6_CFG3_MIN_SINGLE_PEAK	sx1302hal/loragw_reg_sx1302.h	420;"	d
SX1302_REG_RX_TOP_SF6_CFG4_MSP_PNR	sx1302hal/loragw_reg_sx1302.h	421;"	d
SX1302_REG_RX_TOP_SF6_CFG5_MSP2_PNR	sx1302hal/loragw_reg_sx1302.h	422;"	d
SX1302_REG_RX_TOP_SF6_CFG6_MSP_CNT_MODE	sx1302hal/loragw_reg_sx1302.h	424;"	d
SX1302_REG_RX_TOP_SF6_CFG6_MSP_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	423;"	d
SX1302_REG_RX_TOP_SF6_CFG6_MSP_POS_SEL	sx1302hal/loragw_reg_sx1302.h	425;"	d
SX1302_REG_RX_TOP_SF6_CFG7_MSP2_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	426;"	d
SX1302_REG_RX_TOP_SF6_CFG7_NOISE_COEFF	sx1302hal/loragw_reg_sx1302.h	427;"	d
SX1302_REG_RX_TOP_SF7_CFG1_ACC_2_SAME_PEAKS	sx1302hal/loragw_reg_sx1302.h	433;"	d
SX1302_REG_RX_TOP_SF7_CFG1_ACC_AUTO_RESCALE	sx1302hal/loragw_reg_sx1302.h	432;"	d
SX1302_REG_RX_TOP_SF7_CFG1_ACC_COEFF	sx1302hal/loragw_reg_sx1302.h	431;"	d
SX1302_REG_RX_TOP_SF7_CFG1_ACC_PEAK_POS_SEL	sx1302hal/loragw_reg_sx1302.h	430;"	d
SX1302_REG_RX_TOP_SF7_CFG1_ACC_PEAK_SUM_EN	sx1302hal/loragw_reg_sx1302.h	429;"	d
SX1302_REG_RX_TOP_SF7_CFG1_ACC_WIN_LEN	sx1302hal/loragw_reg_sx1302.h	428;"	d
SX1302_REG_RX_TOP_SF7_CFG2_ACC_MIN2	sx1302hal/loragw_reg_sx1302.h	434;"	d
SX1302_REG_RX_TOP_SF7_CFG2_ACC_PNR	sx1302hal/loragw_reg_sx1302.h	435;"	d
SX1302_REG_RX_TOP_SF7_CFG3_MIN_SINGLE_PEAK	sx1302hal/loragw_reg_sx1302.h	436;"	d
SX1302_REG_RX_TOP_SF7_CFG4_MSP_PNR	sx1302hal/loragw_reg_sx1302.h	437;"	d
SX1302_REG_RX_TOP_SF7_CFG5_MSP2_PNR	sx1302hal/loragw_reg_sx1302.h	438;"	d
SX1302_REG_RX_TOP_SF7_CFG6_MSP_CNT_MODE	sx1302hal/loragw_reg_sx1302.h	440;"	d
SX1302_REG_RX_TOP_SF7_CFG6_MSP_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	439;"	d
SX1302_REG_RX_TOP_SF7_CFG6_MSP_POS_SEL	sx1302hal/loragw_reg_sx1302.h	441;"	d
SX1302_REG_RX_TOP_SF7_CFG7_MSP2_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	442;"	d
SX1302_REG_RX_TOP_SF7_CFG7_NOISE_COEFF	sx1302hal/loragw_reg_sx1302.h	443;"	d
SX1302_REG_RX_TOP_SF8_CFG1_ACC_2_SAME_PEAKS	sx1302hal/loragw_reg_sx1302.h	449;"	d
SX1302_REG_RX_TOP_SF8_CFG1_ACC_AUTO_RESCALE	sx1302hal/loragw_reg_sx1302.h	448;"	d
SX1302_REG_RX_TOP_SF8_CFG1_ACC_COEFF	sx1302hal/loragw_reg_sx1302.h	447;"	d
SX1302_REG_RX_TOP_SF8_CFG1_ACC_PEAK_POS_SEL	sx1302hal/loragw_reg_sx1302.h	446;"	d
SX1302_REG_RX_TOP_SF8_CFG1_ACC_PEAK_SUM_EN	sx1302hal/loragw_reg_sx1302.h	445;"	d
SX1302_REG_RX_TOP_SF8_CFG1_ACC_WIN_LEN	sx1302hal/loragw_reg_sx1302.h	444;"	d
SX1302_REG_RX_TOP_SF8_CFG2_ACC_MIN2	sx1302hal/loragw_reg_sx1302.h	450;"	d
SX1302_REG_RX_TOP_SF8_CFG2_ACC_PNR	sx1302hal/loragw_reg_sx1302.h	451;"	d
SX1302_REG_RX_TOP_SF8_CFG3_MIN_SINGLE_PEAK	sx1302hal/loragw_reg_sx1302.h	452;"	d
SX1302_REG_RX_TOP_SF8_CFG4_MSP_PNR	sx1302hal/loragw_reg_sx1302.h	453;"	d
SX1302_REG_RX_TOP_SF8_CFG5_MSP2_PNR	sx1302hal/loragw_reg_sx1302.h	454;"	d
SX1302_REG_RX_TOP_SF8_CFG6_MSP_CNT_MODE	sx1302hal/loragw_reg_sx1302.h	456;"	d
SX1302_REG_RX_TOP_SF8_CFG6_MSP_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	455;"	d
SX1302_REG_RX_TOP_SF8_CFG6_MSP_POS_SEL	sx1302hal/loragw_reg_sx1302.h	457;"	d
SX1302_REG_RX_TOP_SF8_CFG7_MSP2_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	458;"	d
SX1302_REG_RX_TOP_SF8_CFG7_NOISE_COEFF	sx1302hal/loragw_reg_sx1302.h	459;"	d
SX1302_REG_RX_TOP_SF9_CFG1_ACC_2_SAME_PEAKS	sx1302hal/loragw_reg_sx1302.h	465;"	d
SX1302_REG_RX_TOP_SF9_CFG1_ACC_AUTO_RESCALE	sx1302hal/loragw_reg_sx1302.h	464;"	d
SX1302_REG_RX_TOP_SF9_CFG1_ACC_COEFF	sx1302hal/loragw_reg_sx1302.h	463;"	d
SX1302_REG_RX_TOP_SF9_CFG1_ACC_PEAK_POS_SEL	sx1302hal/loragw_reg_sx1302.h	462;"	d
SX1302_REG_RX_TOP_SF9_CFG1_ACC_PEAK_SUM_EN	sx1302hal/loragw_reg_sx1302.h	461;"	d
SX1302_REG_RX_TOP_SF9_CFG1_ACC_WIN_LEN	sx1302hal/loragw_reg_sx1302.h	460;"	d
SX1302_REG_RX_TOP_SF9_CFG2_ACC_MIN2	sx1302hal/loragw_reg_sx1302.h	466;"	d
SX1302_REG_RX_TOP_SF9_CFG2_ACC_PNR	sx1302hal/loragw_reg_sx1302.h	467;"	d
SX1302_REG_RX_TOP_SF9_CFG3_MIN_SINGLE_PEAK	sx1302hal/loragw_reg_sx1302.h	468;"	d
SX1302_REG_RX_TOP_SF9_CFG4_MSP_PNR	sx1302hal/loragw_reg_sx1302.h	469;"	d
SX1302_REG_RX_TOP_SF9_CFG5_MSP2_PNR	sx1302hal/loragw_reg_sx1302.h	470;"	d
SX1302_REG_RX_TOP_SF9_CFG6_MSP_CNT_MODE	sx1302hal/loragw_reg_sx1302.h	472;"	d
SX1302_REG_RX_TOP_SF9_CFG6_MSP_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	471;"	d
SX1302_REG_RX_TOP_SF9_CFG6_MSP_POS_SEL	sx1302hal/loragw_reg_sx1302.h	473;"	d
SX1302_REG_RX_TOP_SF9_CFG7_MSP2_PEAK_NB	sx1302hal/loragw_reg_sx1302.h	474;"	d
SX1302_REG_RX_TOP_SF9_CFG7_NOISE_COEFF	sx1302hal/loragw_reg_sx1302.h	475;"	d
SX1302_REG_RX_TOP_TIMESTAMP_ENABLE	sx1302hal/loragw_reg_sx1302.h	720;"	d
SX1302_REG_RX_TOP_TIMESTAMP_NB_SYMB	sx1302hal/loragw_reg_sx1302.h	721;"	d
SX1302_REG_RX_TOP_TIMESTAMP_SEL_SNR_MIN	sx1302hal/loragw_reg_sx1302.h	719;"	d
SX1302_REG_RX_TOP_TXRX_CFG1_CODING_RATE	sx1302hal/loragw_reg_sx1302.h	579;"	d
SX1302_REG_RX_TOP_TXRX_CFG1_MODEM_EN	sx1302hal/loragw_reg_sx1302.h	578;"	d
SX1302_REG_RX_TOP_TXRX_CFG1_PPM_OFFSET	sx1302hal/loragw_reg_sx1302.h	577;"	d
SX1302_REG_RX_TOP_TXRX_CFG1_PPM_OFFSET_HDR_CTRL	sx1302hal/loragw_reg_sx1302.h	576;"	d
SX1302_REG_RX_TOP_TXRX_CFG2_CADRXTX	sx1302hal/loragw_reg_sx1302.h	581;"	d
SX1302_REG_RX_TOP_TXRX_CFG2_CRC_EN	sx1302hal/loragw_reg_sx1302.h	583;"	d
SX1302_REG_RX_TOP_TXRX_CFG2_IMPLICIT_HEADER	sx1302hal/loragw_reg_sx1302.h	582;"	d
SX1302_REG_RX_TOP_TXRX_CFG2_MODEM_START	sx1302hal/loragw_reg_sx1302.h	580;"	d
SX1302_REG_RX_TOP_TXRX_CFG3_PAYLOAD_LENGTH	sx1302hal/loragw_reg_sx1302.h	584;"	d
SX1302_REG_RX_TOP_TXRX_CFG4_INT_STEP_ORIDE	sx1302hal/loragw_reg_sx1302.h	586;"	d
SX1302_REG_RX_TOP_TXRX_CFG4_INT_STEP_ORIDE_EN	sx1302hal/loragw_reg_sx1302.h	585;"	d
SX1302_REG_RX_TOP_TXRX_CFG5_HEADER_DIFF_MODE	sx1302hal/loragw_reg_sx1302.h	587;"	d
SX1302_REG_RX_TOP_TXRX_CFG5_ZERO_PAD	sx1302hal/loragw_reg_sx1302.h	588;"	d
SX1302_REG_RX_TOP_TXRX_CFG6_PREAMBLE_SYMB_NB	sx1302hal/loragw_reg_sx1302.h	589;"	d
SX1302_REG_RX_TOP_TXRX_CFG7_PREAMBLE_SYMB_NB	sx1302hal/loragw_reg_sx1302.h	590;"	d
SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_INT_DELAY	sx1302hal/loragw_reg_sx1302.h	591;"	d
SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_RX	sx1302hal/loragw_reg_sx1302.h	592;"	d
SX1302_REG_RX_TOP_TXRX_CFG8_AUTO_ACK_TX	sx1302hal/loragw_reg_sx1302.h	593;"	d
SX1302_REG_RX_TOP_TXRX_CFG8_POST_PREAMBLE_GAP_LONG	sx1302hal/loragw_reg_sx1302.h	594;"	d
SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF10	sx1302hal/loragw_reg_sx1302.h	597;"	d
SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF11	sx1302hal/loragw_reg_sx1302.h	596;"	d
SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF12	sx1302hal/loragw_reg_sx1302.h	595;"	d
SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF5	sx1302hal/loragw_reg_sx1302.h	602;"	d
SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF6	sx1302hal/loragw_reg_sx1302.h	601;"	d
SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF7	sx1302hal/loragw_reg_sx1302.h	600;"	d
SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF8	sx1302hal/loragw_reg_sx1302.h	599;"	d
SX1302_REG_RX_TOP_TXRX_CFG9_FINE_SYNCH_EN_SF9	sx1302hal/loragw_reg_sx1302.h	598;"	d
SX1302_REG_TIMESTAMP_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	50;"	d	file:
SX1302_REG_TIMESTAMP_DUMMY_DUMMY	sx1302hal/loragw_reg_sx1302.h	359;"	d
SX1302_REG_TIMESTAMP_GPS_CTRL_GPS_EN	sx1302hal/loragw_reg_sx1302.h	342;"	d
SX1302_REG_TIMESTAMP_GPS_CTRL_GPS_POL	sx1302hal/loragw_reg_sx1302.h	341;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_IRQ_0_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	358;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_IRQ_1_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	357;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_IRQ_2_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	356;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_IRQ_3_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	355;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_LSB1_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	350;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_LSB2_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	349;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_MSB1_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	348;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_MSB2_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	347;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_LSB1_TIMESTAMP_PPS	sx1302hal/loragw_reg_sx1302.h	346;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_LSB2_TIMESTAMP_PPS	sx1302hal/loragw_reg_sx1302.h	345;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_MSB1_TIMESTAMP_PPS	sx1302hal/loragw_reg_sx1302.h	344;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_PPS_MSB2_TIMESTAMP_PPS	sx1302hal/loragw_reg_sx1302.h	343;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_SET0_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	354;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_SET1_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	353;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_SET2_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	352;"	d
SX1302_REG_TIMESTAMP_TIMESTAMP_SET3_TIMESTAMP	sx1302hal/loragw_reg_sx1302.h	351;"	d
SX1302_REG_TX_TOP_AGC_TX_BW_AGC_TX_BW	sx1302hal/loragw_reg_sx1302.h	1137;"	d
SX1302_REG_TX_TOP_AGC_TX_PWR_AGC_TX_PWR	sx1302hal/loragw_reg_sx1302.h	1140;"	d
SX1302_REG_TX_TOP_A_AGC_TX_BW_AGC_TX_BW	sx1302hal/loragw_reg_sx1302.h	111;"	d
SX1302_REG_TX_TOP_A_AGC_TX_PWR_AGC_TX_PWR	sx1302hal/loragw_reg_sx1302.h	112;"	d
SX1302_REG_TX_TOP_A_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	38;"	d	file:
SX1302_REG_TX_TOP_A_DUMMY_CONTROL_DUMMY	sx1302hal/loragw_reg_sx1302.h	117;"	d
SX1302_REG_TX_TOP_A_DUMMY_GSFK_DUMMY	sx1302hal/loragw_reg_sx1302.h	158;"	d
SX1302_REG_TX_TOP_A_DUMMY_LORA_DUMMY	sx1302hal/loragw_reg_sx1302.h	201;"	d
SX1302_REG_TX_TOP_A_DUMMY_MODULATOR_DUMMY	sx1302hal/loragw_reg_sx1302.h	134;"	d
SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_AUTO_SCALE	sx1302hal/loragw_reg_sx1302.h	190;"	d
SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_DROP_ON_SYNCH	sx1302hal/loragw_reg_sx1302.h	191;"	d
SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_GAIN	sx1302hal/loragw_reg_sx1302.h	192;"	d
SX1302_REG_TX_TOP_A_FRAME_SYNCH_0_PEAK1_POS	sx1302hal/loragw_reg_sx1302.h	193;"	d
SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_FINETIME_ON_LAST	sx1302hal/loragw_reg_sx1302.h	194;"	d
SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_PEAK2_POS	sx1302hal/loragw_reg_sx1302.h	196;"	d
SX1302_REG_TX_TOP_A_FRAME_SYNCH_1_TIMEOUT_OPT	sx1302hal/loragw_reg_sx1302.h	195;"	d
SX1302_REG_TX_TOP_A_FSK_BIT_RATE_LSB_BIT_RATE	sx1302hal/loragw_reg_sx1302.h	144;"	d
SX1302_REG_TX_TOP_A_FSK_BIT_RATE_MSB_BIT_RATE	sx1302hal/loragw_reg_sx1302.h	143;"	d
SX1302_REG_TX_TOP_A_FSK_CFG_0_CRC_EN	sx1302hal/loragw_reg_sx1302.h	139;"	d
SX1302_REG_TX_TOP_A_FSK_CFG_0_CRC_IBM	sx1302hal/loragw_reg_sx1302.h	137;"	d
SX1302_REG_TX_TOP_A_FSK_CFG_0_DCFREE_ENC	sx1302hal/loragw_reg_sx1302.h	138;"	d
SX1302_REG_TX_TOP_A_FSK_CFG_0_PKT_MODE	sx1302hal/loragw_reg_sx1302.h	140;"	d
SX1302_REG_TX_TOP_A_FSK_CFG_0_TX_CONT	sx1302hal/loragw_reg_sx1302.h	136;"	d
SX1302_REG_TX_TOP_A_FSK_MOD_FSK_GAUSSIAN_EN	sx1302hal/loragw_reg_sx1302.h	149;"	d
SX1302_REG_TX_TOP_A_FSK_MOD_FSK_GAUSSIAN_SELECT_BT	sx1302hal/loragw_reg_sx1302.h	148;"	d
SX1302_REG_TX_TOP_A_FSK_MOD_FSK_PREAMBLE_SEQ	sx1302hal/loragw_reg_sx1302.h	146;"	d
SX1302_REG_TX_TOP_A_FSK_MOD_FSK_REF_PATTERN_EN	sx1302hal/loragw_reg_sx1302.h	147;"	d
SX1302_REG_TX_TOP_A_FSK_MOD_FSK_REF_PATTERN_SIZE	sx1302hal/loragw_reg_sx1302.h	145;"	d
SX1302_REG_TX_TOP_A_FSK_PKT_LEN_PKT_LENGTH	sx1302hal/loragw_reg_sx1302.h	135;"	d
SX1302_REG_TX_TOP_A_FSK_PREAMBLE_SIZE_LSB_PREAMBLE_SIZE	sx1302hal/loragw_reg_sx1302.h	142;"	d
SX1302_REG_TX_TOP_A_FSK_PREAMBLE_SIZE_MSB_PREAMBLE_SIZE	sx1302hal/loragw_reg_sx1302.h	141;"	d
SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	157;"	d
SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	156;"	d
SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	155;"	d
SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	154;"	d
SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	153;"	d
SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	152;"	d
SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	151;"	d
SX1302_REG_TX_TOP_A_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	150;"	d
SX1302_REG_TX_TOP_A_GEN_CFG_0_MODULATION_TYPE	sx1302hal/loragw_reg_sx1302.h	106;"	d
SX1302_REG_TX_TOP_A_LORA_TX_FLAG_CONT_DONE	sx1302hal/loragw_reg_sx1302.h	199;"	d
SX1302_REG_TX_TOP_A_LORA_TX_FLAG_FRAME_DONE	sx1302hal/loragw_reg_sx1302.h	198;"	d
SX1302_REG_TX_TOP_A_LORA_TX_FLAG_PLD_DONE	sx1302hal/loragw_reg_sx1302.h	200;"	d
SX1302_REG_TX_TOP_A_LORA_TX_STATE_STATUS	sx1302hal/loragw_reg_sx1302.h	197;"	d
SX1302_REG_TX_TOP_A_TEST_0_TX_ACTIVE_CTRL	sx1302hal/loragw_reg_sx1302.h	107;"	d
SX1302_REG_TX_TOP_A_TEST_0_TX_ACTIVE_SEL	sx1302hal/loragw_reg_sx1302.h	108;"	d
SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_0_TIMEOUT_CNT	sx1302hal/loragw_reg_sx1302.h	115;"	d
SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_1_TIMEOUT_CNT	sx1302hal/loragw_reg_sx1302.h	114;"	d
SX1302_REG_TX_TOP_A_TIMEOUT_CNT_BYTE_2_TIMEOUT_CNT	sx1302hal/loragw_reg_sx1302.h	113;"	d
SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE0_TIMER_DELAYED_TRIG	sx1302hal/loragw_reg_sx1302.h	101;"	d
SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE1_TIMER_DELAYED_TRIG	sx1302hal/loragw_reg_sx1302.h	100;"	d
SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE2_TIMER_DELAYED_TRIG	sx1302hal/loragw_reg_sx1302.h	99;"	d
SX1302_REG_TX_TOP_A_TIMER_TRIG_BYTE3_TIMER_DELAYED_TRIG	sx1302hal/loragw_reg_sx1302.h	98;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG0_0_MODEM_BW	sx1302hal/loragw_reg_sx1302.h	159;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG0_0_MODEM_SF	sx1302hal/loragw_reg_sx1302.h	160;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG0_1_CODING_RATE	sx1302hal/loragw_reg_sx1302.h	164;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG0_1_POST_PREAMBLE_GAP_LONG	sx1302hal/loragw_reg_sx1302.h	163;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG0_1_PPM_OFFSET	sx1302hal/loragw_reg_sx1302.h	162;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG0_1_PPM_OFFSET_HDR_CTRL	sx1302hal/loragw_reg_sx1302.h	161;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG0_2_CADRXTX	sx1302hal/loragw_reg_sx1302.h	167;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG0_2_CRC_EN	sx1302hal/loragw_reg_sx1302.h	169;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG0_2_FINE_SYNCH_EN	sx1302hal/loragw_reg_sx1302.h	165;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG0_2_IMPLICIT_HEADER	sx1302hal/loragw_reg_sx1302.h	168;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG0_2_MODEM_EN	sx1302hal/loragw_reg_sx1302.h	166;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG0_3_PAYLOAD_LENGTH	sx1302hal/loragw_reg_sx1302.h	170;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG1_0_INT_STEP_ORIDE	sx1302hal/loragw_reg_sx1302.h	172;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG1_0_INT_STEP_ORIDE_EN	sx1302hal/loragw_reg_sx1302.h	171;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG1_1_HEADER_DIFF_MODE	sx1302hal/loragw_reg_sx1302.h	174;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG1_1_MODEM_START	sx1302hal/loragw_reg_sx1302.h	173;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG1_1_ZERO_PAD	sx1302hal/loragw_reg_sx1302.h	175;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG1_2_PREAMBLE_SYMB_NB	sx1302hal/loragw_reg_sx1302.h	176;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG1_3_PREAMBLE_SYMB_NB	sx1302hal/loragw_reg_sx1302.h	177;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_INT_DELAY	sx1302hal/loragw_reg_sx1302.h	178;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_RX	sx1302hal/loragw_reg_sx1302.h	179;"	d
SX1302_REG_TX_TOP_A_TXRX_CFG1_4_AUTO_ACK_TX	sx1302hal/loragw_reg_sx1302.h	180;"	d
SX1302_REG_TX_TOP_A_TX_CFG0_0_CHIRP_INVERT	sx1302hal/loragw_reg_sx1302.h	184;"	d
SX1302_REG_TX_TOP_A_TX_CFG0_0_CHIRP_LOWPASS	sx1302hal/loragw_reg_sx1302.h	181;"	d
SX1302_REG_TX_TOP_A_TX_CFG0_0_CONTCHIRP	sx1302hal/loragw_reg_sx1302.h	183;"	d
SX1302_REG_TX_TOP_A_TX_CFG0_0_CONTINUOUS	sx1302hal/loragw_reg_sx1302.h	185;"	d
SX1302_REG_TX_TOP_A_TX_CFG0_0_PPM_OFFSET_SIG	sx1302hal/loragw_reg_sx1302.h	182;"	d
SX1302_REG_TX_TOP_A_TX_CFG0_1_POWER_RANGING	sx1302hal/loragw_reg_sx1302.h	186;"	d
SX1302_REG_TX_TOP_A_TX_CFG1_0_FRAME_NB	sx1302hal/loragw_reg_sx1302.h	187;"	d
SX1302_REG_TX_TOP_A_TX_CFG1_1_HOP_CTRL	sx1302hal/loragw_reg_sx1302.h	188;"	d
SX1302_REG_TX_TOP_A_TX_CFG1_1_IFS	sx1302hal/loragw_reg_sx1302.h	189;"	d
SX1302_REG_TX_TOP_A_TX_CTRL_WRITE_BUFFER	sx1302hal/loragw_reg_sx1302.h	104;"	d
SX1302_REG_TX_TOP_A_TX_FLAG_PKT_DONE	sx1302hal/loragw_reg_sx1302.h	110;"	d
SX1302_REG_TX_TOP_A_TX_FLAG_TX_TIMEOUT	sx1302hal/loragw_reg_sx1302.h	109;"	d
SX1302_REG_TX_TOP_A_TX_FSM_STATUS_TX_STATUS	sx1302hal/loragw_reg_sx1302.h	116;"	d
SX1302_REG_TX_TOP_A_TX_RAMP_DURATION_TX_RAMP_DURATION	sx1302hal/loragw_reg_sx1302.h	105;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL2_PLL_DIV_CTRL_AGC	sx1302hal/loragw_reg_sx1302.h	124;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL2_SX125X_IQ_INVERT	sx1302hal/loragw_reg_sx1302.h	123;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_PLL_DIV_CTRL	sx1302hal/loragw_reg_sx1302.h	118;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_CLK_EDGE	sx1302hal/loragw_reg_sx1302.h	119;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_IF_DST	sx1302hal/loragw_reg_sx1302.h	121;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_IF_SRC	sx1302hal/loragw_reg_sx1302.h	122;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_CTRL_TX_MODE	sx1302hal/loragw_reg_sx1302.h	120;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_DEV_H_FREQ_DEV	sx1302hal/loragw_reg_sx1302.h	131;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_DEV_L_FREQ_DEV	sx1302hal/loragw_reg_sx1302.h	132;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_H_FREQ_RF	sx1302hal/loragw_reg_sx1302.h	128;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_L_FREQ_RF	sx1302hal/loragw_reg_sx1302.h	130;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_FREQ_RF_M_FREQ_RF	sx1302hal/loragw_reg_sx1302.h	129;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_IQ_GAIN_IQ_GAIN	sx1302hal/loragw_reg_sx1302.h	125;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_I_OFFSET_I_OFFSET	sx1302hal/loragw_reg_sx1302.h	126;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_Q_OFFSET_Q_OFFSET	sx1302hal/loragw_reg_sx1302.h	127;"	d
SX1302_REG_TX_TOP_A_TX_RFFE_IF_TEST_MOD_FREQ	sx1302hal/loragw_reg_sx1302.h	133;"	d
SX1302_REG_TX_TOP_A_TX_START_DELAY_LSB_TX_START_DELAY	sx1302hal/loragw_reg_sx1302.h	103;"	d
SX1302_REG_TX_TOP_A_TX_START_DELAY_MSB_TX_START_DELAY	sx1302hal/loragw_reg_sx1302.h	102;"	d
SX1302_REG_TX_TOP_A_TX_TRIG_TX_FSM_CLR	sx1302hal/loragw_reg_sx1302.h	94;"	d
SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_DELAYED	sx1302hal/loragw_reg_sx1302.h	96;"	d
SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_GPS	sx1302hal/loragw_reg_sx1302.h	95;"	d
SX1302_REG_TX_TOP_A_TX_TRIG_TX_TRIG_IMMEDIATE	sx1302hal/loragw_reg_sx1302.h	97;"	d
SX1302_REG_TX_TOP_B_AGC_TX_BW_AGC_TX_BW	sx1302hal/loragw_reg_sx1302.h	219;"	d
SX1302_REG_TX_TOP_B_AGC_TX_PWR_AGC_TX_PWR	sx1302hal/loragw_reg_sx1302.h	220;"	d
SX1302_REG_TX_TOP_B_BASE_ADDR	sx1302hal/loragw_reg_sx1302.c	39;"	d	file:
SX1302_REG_TX_TOP_B_DUMMY_CONTROL_DUMMY	sx1302hal/loragw_reg_sx1302.h	225;"	d
SX1302_REG_TX_TOP_B_DUMMY_GSFK_DUMMY	sx1302hal/loragw_reg_sx1302.h	266;"	d
SX1302_REG_TX_TOP_B_DUMMY_LORA_DUMMY	sx1302hal/loragw_reg_sx1302.h	309;"	d
SX1302_REG_TX_TOP_B_DUMMY_MODULATOR_DUMMY	sx1302hal/loragw_reg_sx1302.h	242;"	d
SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_AUTO_SCALE	sx1302hal/loragw_reg_sx1302.h	298;"	d
SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_DROP_ON_SYNCH	sx1302hal/loragw_reg_sx1302.h	299;"	d
SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_GAIN	sx1302hal/loragw_reg_sx1302.h	300;"	d
SX1302_REG_TX_TOP_B_FRAME_SYNCH_0_PEAK1_POS	sx1302hal/loragw_reg_sx1302.h	301;"	d
SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_FINETIME_ON_LAST	sx1302hal/loragw_reg_sx1302.h	302;"	d
SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_PEAK2_POS	sx1302hal/loragw_reg_sx1302.h	304;"	d
SX1302_REG_TX_TOP_B_FRAME_SYNCH_1_TIMEOUT_OPT	sx1302hal/loragw_reg_sx1302.h	303;"	d
SX1302_REG_TX_TOP_B_FSK_BIT_RATE_LSB_BIT_RATE	sx1302hal/loragw_reg_sx1302.h	252;"	d
SX1302_REG_TX_TOP_B_FSK_BIT_RATE_MSB_BIT_RATE	sx1302hal/loragw_reg_sx1302.h	251;"	d
SX1302_REG_TX_TOP_B_FSK_CFG_0_CRC_EN	sx1302hal/loragw_reg_sx1302.h	247;"	d
SX1302_REG_TX_TOP_B_FSK_CFG_0_CRC_IBM	sx1302hal/loragw_reg_sx1302.h	245;"	d
SX1302_REG_TX_TOP_B_FSK_CFG_0_DCFREE_ENC	sx1302hal/loragw_reg_sx1302.h	246;"	d
SX1302_REG_TX_TOP_B_FSK_CFG_0_PKT_MODE	sx1302hal/loragw_reg_sx1302.h	248;"	d
SX1302_REG_TX_TOP_B_FSK_CFG_0_TX_CONT	sx1302hal/loragw_reg_sx1302.h	244;"	d
SX1302_REG_TX_TOP_B_FSK_MOD_FSK_GAUSSIAN_EN	sx1302hal/loragw_reg_sx1302.h	257;"	d
SX1302_REG_TX_TOP_B_FSK_MOD_FSK_GAUSSIAN_SELECT_BT	sx1302hal/loragw_reg_sx1302.h	256;"	d
SX1302_REG_TX_TOP_B_FSK_MOD_FSK_PREAMBLE_SEQ	sx1302hal/loragw_reg_sx1302.h	254;"	d
SX1302_REG_TX_TOP_B_FSK_MOD_FSK_REF_PATTERN_EN	sx1302hal/loragw_reg_sx1302.h	255;"	d
SX1302_REG_TX_TOP_B_FSK_MOD_FSK_REF_PATTERN_SIZE	sx1302hal/loragw_reg_sx1302.h	253;"	d
SX1302_REG_TX_TOP_B_FSK_PKT_LEN_PKT_LENGTH	sx1302hal/loragw_reg_sx1302.h	243;"	d
SX1302_REG_TX_TOP_B_FSK_PREAMBLE_SIZE_LSB_PREAMBLE_SIZE	sx1302hal/loragw_reg_sx1302.h	250;"	d
SX1302_REG_TX_TOP_B_FSK_PREAMBLE_SIZE_MSB_PREAMBLE_SIZE	sx1302hal/loragw_reg_sx1302.h	249;"	d
SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	265;"	d
SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	264;"	d
SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	263;"	d
SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	262;"	d
SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	261;"	d
SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	260;"	d
SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	259;"	d
SX1302_REG_TX_TOP_B_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	258;"	d
SX1302_REG_TX_TOP_B_GEN_CFG_0_MODULATION_TYPE	sx1302hal/loragw_reg_sx1302.h	214;"	d
SX1302_REG_TX_TOP_B_LORA_TX_FLAG_CONT_DONE	sx1302hal/loragw_reg_sx1302.h	307;"	d
SX1302_REG_TX_TOP_B_LORA_TX_FLAG_FRAME_DONE	sx1302hal/loragw_reg_sx1302.h	306;"	d
SX1302_REG_TX_TOP_B_LORA_TX_FLAG_PLD_DONE	sx1302hal/loragw_reg_sx1302.h	308;"	d
SX1302_REG_TX_TOP_B_LORA_TX_STATE_STATUS	sx1302hal/loragw_reg_sx1302.h	305;"	d
SX1302_REG_TX_TOP_B_TEST_0_TX_ACTIVE_CTRL	sx1302hal/loragw_reg_sx1302.h	215;"	d
SX1302_REG_TX_TOP_B_TEST_0_TX_ACTIVE_SEL	sx1302hal/loragw_reg_sx1302.h	216;"	d
SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_0_TIMEOUT_CNT	sx1302hal/loragw_reg_sx1302.h	223;"	d
SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_1_TIMEOUT_CNT	sx1302hal/loragw_reg_sx1302.h	222;"	d
SX1302_REG_TX_TOP_B_TIMEOUT_CNT_BYTE_2_TIMEOUT_CNT	sx1302hal/loragw_reg_sx1302.h	221;"	d
SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE0_TIMER_DELAYED_TRIG	sx1302hal/loragw_reg_sx1302.h	209;"	d
SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE1_TIMER_DELAYED_TRIG	sx1302hal/loragw_reg_sx1302.h	208;"	d
SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE2_TIMER_DELAYED_TRIG	sx1302hal/loragw_reg_sx1302.h	207;"	d
SX1302_REG_TX_TOP_B_TIMER_TRIG_BYTE3_TIMER_DELAYED_TRIG	sx1302hal/loragw_reg_sx1302.h	206;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG0_0_MODEM_BW	sx1302hal/loragw_reg_sx1302.h	267;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG0_0_MODEM_SF	sx1302hal/loragw_reg_sx1302.h	268;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG0_1_CODING_RATE	sx1302hal/loragw_reg_sx1302.h	272;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG0_1_POST_PREAMBLE_GAP_LONG	sx1302hal/loragw_reg_sx1302.h	271;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG0_1_PPM_OFFSET	sx1302hal/loragw_reg_sx1302.h	270;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG0_1_PPM_OFFSET_HDR_CTRL	sx1302hal/loragw_reg_sx1302.h	269;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG0_2_CADRXTX	sx1302hal/loragw_reg_sx1302.h	275;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG0_2_CRC_EN	sx1302hal/loragw_reg_sx1302.h	277;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG0_2_FINE_SYNCH_EN	sx1302hal/loragw_reg_sx1302.h	273;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG0_2_IMPLICIT_HEADER	sx1302hal/loragw_reg_sx1302.h	276;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG0_2_MODEM_EN	sx1302hal/loragw_reg_sx1302.h	274;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG0_3_PAYLOAD_LENGTH	sx1302hal/loragw_reg_sx1302.h	278;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG1_0_INT_STEP_ORIDE	sx1302hal/loragw_reg_sx1302.h	280;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG1_0_INT_STEP_ORIDE_EN	sx1302hal/loragw_reg_sx1302.h	279;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG1_1_HEADER_DIFF_MODE	sx1302hal/loragw_reg_sx1302.h	282;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG1_1_MODEM_START	sx1302hal/loragw_reg_sx1302.h	281;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG1_1_ZERO_PAD	sx1302hal/loragw_reg_sx1302.h	283;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG1_2_PREAMBLE_SYMB_NB	sx1302hal/loragw_reg_sx1302.h	284;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG1_3_PREAMBLE_SYMB_NB	sx1302hal/loragw_reg_sx1302.h	285;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_INT_DELAY	sx1302hal/loragw_reg_sx1302.h	286;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_RX	sx1302hal/loragw_reg_sx1302.h	287;"	d
SX1302_REG_TX_TOP_B_TXRX_CFG1_4_AUTO_ACK_TX	sx1302hal/loragw_reg_sx1302.h	288;"	d
SX1302_REG_TX_TOP_B_TX_CFG0_0_CHIRP_INVERT	sx1302hal/loragw_reg_sx1302.h	292;"	d
SX1302_REG_TX_TOP_B_TX_CFG0_0_CHIRP_LOWPASS	sx1302hal/loragw_reg_sx1302.h	289;"	d
SX1302_REG_TX_TOP_B_TX_CFG0_0_CONTCHIRP	sx1302hal/loragw_reg_sx1302.h	291;"	d
SX1302_REG_TX_TOP_B_TX_CFG0_0_CONTINUOUS	sx1302hal/loragw_reg_sx1302.h	293;"	d
SX1302_REG_TX_TOP_B_TX_CFG0_0_PPM_OFFSET_SIG	sx1302hal/loragw_reg_sx1302.h	290;"	d
SX1302_REG_TX_TOP_B_TX_CFG0_1_POWER_RANGING	sx1302hal/loragw_reg_sx1302.h	294;"	d
SX1302_REG_TX_TOP_B_TX_CFG1_0_FRAME_NB	sx1302hal/loragw_reg_sx1302.h	295;"	d
SX1302_REG_TX_TOP_B_TX_CFG1_1_HOP_CTRL	sx1302hal/loragw_reg_sx1302.h	296;"	d
SX1302_REG_TX_TOP_B_TX_CFG1_1_IFS	sx1302hal/loragw_reg_sx1302.h	297;"	d
SX1302_REG_TX_TOP_B_TX_CTRL_WRITE_BUFFER	sx1302hal/loragw_reg_sx1302.h	212;"	d
SX1302_REG_TX_TOP_B_TX_FLAG_PKT_DONE	sx1302hal/loragw_reg_sx1302.h	218;"	d
SX1302_REG_TX_TOP_B_TX_FLAG_TX_TIMEOUT	sx1302hal/loragw_reg_sx1302.h	217;"	d
SX1302_REG_TX_TOP_B_TX_FSM_STATUS_TX_STATUS	sx1302hal/loragw_reg_sx1302.h	224;"	d
SX1302_REG_TX_TOP_B_TX_RAMP_DURATION_TX_RAMP_DURATION	sx1302hal/loragw_reg_sx1302.h	213;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL2_PLL_DIV_CTRL_AGC	sx1302hal/loragw_reg_sx1302.h	232;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL2_SX125X_IQ_INVERT	sx1302hal/loragw_reg_sx1302.h	231;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_PLL_DIV_CTRL	sx1302hal/loragw_reg_sx1302.h	226;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_CLK_EDGE	sx1302hal/loragw_reg_sx1302.h	227;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_IF_DST	sx1302hal/loragw_reg_sx1302.h	229;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_IF_SRC	sx1302hal/loragw_reg_sx1302.h	230;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_CTRL_TX_MODE	sx1302hal/loragw_reg_sx1302.h	228;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_DEV_H_FREQ_DEV	sx1302hal/loragw_reg_sx1302.h	239;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_DEV_L_FREQ_DEV	sx1302hal/loragw_reg_sx1302.h	240;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_H_FREQ_RF	sx1302hal/loragw_reg_sx1302.h	236;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_L_FREQ_RF	sx1302hal/loragw_reg_sx1302.h	238;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_FREQ_RF_M_FREQ_RF	sx1302hal/loragw_reg_sx1302.h	237;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_IQ_GAIN_IQ_GAIN	sx1302hal/loragw_reg_sx1302.h	233;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_I_OFFSET_I_OFFSET	sx1302hal/loragw_reg_sx1302.h	234;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_Q_OFFSET_Q_OFFSET	sx1302hal/loragw_reg_sx1302.h	235;"	d
SX1302_REG_TX_TOP_B_TX_RFFE_IF_TEST_MOD_FREQ	sx1302hal/loragw_reg_sx1302.h	241;"	d
SX1302_REG_TX_TOP_B_TX_START_DELAY_LSB_TX_START_DELAY	sx1302hal/loragw_reg_sx1302.h	211;"	d
SX1302_REG_TX_TOP_B_TX_START_DELAY_MSB_TX_START_DELAY	sx1302hal/loragw_reg_sx1302.h	210;"	d
SX1302_REG_TX_TOP_B_TX_TRIG_TX_FSM_CLR	sx1302hal/loragw_reg_sx1302.h	202;"	d
SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_DELAYED	sx1302hal/loragw_reg_sx1302.h	204;"	d
SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_GPS	sx1302hal/loragw_reg_sx1302.h	203;"	d
SX1302_REG_TX_TOP_B_TX_TRIG_TX_TRIG_IMMEDIATE	sx1302hal/loragw_reg_sx1302.h	205;"	d
SX1302_REG_TX_TOP_DUMMY_CONTROL_DUMMY	sx1302hal/loragw_reg_sx1302.h	1155;"	d
SX1302_REG_TX_TOP_DUMMY_GSFK_DUMMY	sx1302hal/loragw_reg_sx1302.h	1278;"	d
SX1302_REG_TX_TOP_DUMMY_LORA_DUMMY	sx1302hal/loragw_reg_sx1302.h	1407;"	d
SX1302_REG_TX_TOP_DUMMY_MODULATOR_DUMMY	sx1302hal/loragw_reg_sx1302.h	1206;"	d
SX1302_REG_TX_TOP_FRAME_SYNCH_0_AUTO_SCALE	sx1302hal/loragw_reg_sx1302.h	1374;"	d
SX1302_REG_TX_TOP_FRAME_SYNCH_0_DROP_ON_SYNCH	sx1302hal/loragw_reg_sx1302.h	1377;"	d
SX1302_REG_TX_TOP_FRAME_SYNCH_0_GAIN	sx1302hal/loragw_reg_sx1302.h	1380;"	d
SX1302_REG_TX_TOP_FRAME_SYNCH_0_PEAK1_POS	sx1302hal/loragw_reg_sx1302.h	1383;"	d
SX1302_REG_TX_TOP_FRAME_SYNCH_1_FINETIME_ON_LAST	sx1302hal/loragw_reg_sx1302.h	1386;"	d
SX1302_REG_TX_TOP_FRAME_SYNCH_1_PEAK2_POS	sx1302hal/loragw_reg_sx1302.h	1392;"	d
SX1302_REG_TX_TOP_FRAME_SYNCH_1_TIMEOUT_OPT	sx1302hal/loragw_reg_sx1302.h	1389;"	d
SX1302_REG_TX_TOP_FSK_BIT_RATE_LSB_BIT_RATE	sx1302hal/loragw_reg_sx1302.h	1236;"	d
SX1302_REG_TX_TOP_FSK_BIT_RATE_MSB_BIT_RATE	sx1302hal/loragw_reg_sx1302.h	1233;"	d
SX1302_REG_TX_TOP_FSK_CFG_0_CRC_EN	sx1302hal/loragw_reg_sx1302.h	1221;"	d
SX1302_REG_TX_TOP_FSK_CFG_0_CRC_IBM	sx1302hal/loragw_reg_sx1302.h	1215;"	d
SX1302_REG_TX_TOP_FSK_CFG_0_DCFREE_ENC	sx1302hal/loragw_reg_sx1302.h	1218;"	d
SX1302_REG_TX_TOP_FSK_CFG_0_PKT_MODE	sx1302hal/loragw_reg_sx1302.h	1224;"	d
SX1302_REG_TX_TOP_FSK_CFG_0_TX_CONT	sx1302hal/loragw_reg_sx1302.h	1212;"	d
SX1302_REG_TX_TOP_FSK_MOD_FSK_GAUSSIAN_EN	sx1302hal/loragw_reg_sx1302.h	1251;"	d
SX1302_REG_TX_TOP_FSK_MOD_FSK_GAUSSIAN_SELECT_BT	sx1302hal/loragw_reg_sx1302.h	1248;"	d
SX1302_REG_TX_TOP_FSK_MOD_FSK_PREAMBLE_SEQ	sx1302hal/loragw_reg_sx1302.h	1242;"	d
SX1302_REG_TX_TOP_FSK_MOD_FSK_REF_PATTERN_EN	sx1302hal/loragw_reg_sx1302.h	1245;"	d
SX1302_REG_TX_TOP_FSK_MOD_FSK_REF_PATTERN_SIZE	sx1302hal/loragw_reg_sx1302.h	1239;"	d
SX1302_REG_TX_TOP_FSK_PKT_LEN_PKT_LENGTH	sx1302hal/loragw_reg_sx1302.h	1209;"	d
SX1302_REG_TX_TOP_FSK_PREAMBLE_SIZE_LSB_PREAMBLE_SIZE	sx1302hal/loragw_reg_sx1302.h	1230;"	d
SX1302_REG_TX_TOP_FSK_PREAMBLE_SIZE_MSB_PREAMBLE_SIZE	sx1302hal/loragw_reg_sx1302.h	1227;"	d
SX1302_REG_TX_TOP_FSK_REF_PATTERN_BYTE0_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1275;"	d
SX1302_REG_TX_TOP_FSK_REF_PATTERN_BYTE1_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1272;"	d
SX1302_REG_TX_TOP_FSK_REF_PATTERN_BYTE2_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1269;"	d
SX1302_REG_TX_TOP_FSK_REF_PATTERN_BYTE3_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1266;"	d
SX1302_REG_TX_TOP_FSK_REF_PATTERN_BYTE4_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1263;"	d
SX1302_REG_TX_TOP_FSK_REF_PATTERN_BYTE5_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1260;"	d
SX1302_REG_TX_TOP_FSK_REF_PATTERN_BYTE6_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1257;"	d
SX1302_REG_TX_TOP_FSK_REF_PATTERN_BYTE7_FSK_REF_PATTERN	sx1302hal/loragw_reg_sx1302.h	1254;"	d
SX1302_REG_TX_TOP_GEN_CFG_0_MODULATION_TYPE	sx1302hal/loragw_reg_sx1302.h	1122;"	d
SX1302_REG_TX_TOP_LORA_TX_FLAG_CONT_DONE	sx1302hal/loragw_reg_sx1302.h	1401;"	d
SX1302_REG_TX_TOP_LORA_TX_FLAG_FRAME_DONE	sx1302hal/loragw_reg_sx1302.h	1398;"	d
SX1302_REG_TX_TOP_LORA_TX_FLAG_PLD_DONE	sx1302hal/loragw_reg_sx1302.h	1404;"	d
SX1302_REG_TX_TOP_LORA_TX_STATE_STATUS	sx1302hal/loragw_reg_sx1302.h	1395;"	d
SX1302_REG_TX_TOP_TEST_0_TX_ACTIVE_CTRL	sx1302hal/loragw_reg_sx1302.h	1125;"	d
SX1302_REG_TX_TOP_TEST_0_TX_ACTIVE_SEL	sx1302hal/loragw_reg_sx1302.h	1128;"	d
SX1302_REG_TX_TOP_TIMEOUT_CNT_BYTE_0_TIMEOUT_CNT	sx1302hal/loragw_reg_sx1302.h	1149;"	d
SX1302_REG_TX_TOP_TIMEOUT_CNT_BYTE_1_TIMEOUT_CNT	sx1302hal/loragw_reg_sx1302.h	1146;"	d
SX1302_REG_TX_TOP_TIMEOUT_CNT_BYTE_2_TIMEOUT_CNT	sx1302hal/loragw_reg_sx1302.h	1143;"	d
SX1302_REG_TX_TOP_TIMER_TRIG_BYTE0_TIMER_DELAYED_TRIG	sx1302hal/loragw_reg_sx1302.h	1107;"	d
SX1302_REG_TX_TOP_TIMER_TRIG_BYTE1_TIMER_DELAYED_TRIG	sx1302hal/loragw_reg_sx1302.h	1104;"	d
SX1302_REG_TX_TOP_TIMER_TRIG_BYTE2_TIMER_DELAYED_TRIG	sx1302hal/loragw_reg_sx1302.h	1101;"	d
SX1302_REG_TX_TOP_TIMER_TRIG_BYTE3_TIMER_DELAYED_TRIG	sx1302hal/loragw_reg_sx1302.h	1098;"	d
SX1302_REG_TX_TOP_TXRX_CFG0_0_MODEM_BW	sx1302hal/loragw_reg_sx1302.h	1281;"	d
SX1302_REG_TX_TOP_TXRX_CFG0_0_MODEM_SF	sx1302hal/loragw_reg_sx1302.h	1284;"	d
SX1302_REG_TX_TOP_TXRX_CFG0_1_CODING_RATE	sx1302hal/loragw_reg_sx1302.h	1296;"	d
SX1302_REG_TX_TOP_TXRX_CFG0_1_POST_PREAMBLE_GAP_LONG	sx1302hal/loragw_reg_sx1302.h	1293;"	d
SX1302_REG_TX_TOP_TXRX_CFG0_1_PPM_OFFSET	sx1302hal/loragw_reg_sx1302.h	1290;"	d
SX1302_REG_TX_TOP_TXRX_CFG0_1_PPM_OFFSET_HDR_CTRL	sx1302hal/loragw_reg_sx1302.h	1287;"	d
SX1302_REG_TX_TOP_TXRX_CFG0_2_CADRXTX	sx1302hal/loragw_reg_sx1302.h	1305;"	d
SX1302_REG_TX_TOP_TXRX_CFG0_2_CRC_EN	sx1302hal/loragw_reg_sx1302.h	1311;"	d
SX1302_REG_TX_TOP_TXRX_CFG0_2_FINE_SYNCH_EN	sx1302hal/loragw_reg_sx1302.h	1299;"	d
SX1302_REG_TX_TOP_TXRX_CFG0_2_IMPLICIT_HEADER	sx1302hal/loragw_reg_sx1302.h	1308;"	d
SX1302_REG_TX_TOP_TXRX_CFG0_2_MODEM_EN	sx1302hal/loragw_reg_sx1302.h	1302;"	d
SX1302_REG_TX_TOP_TXRX_CFG0_3_PAYLOAD_LENGTH	sx1302hal/loragw_reg_sx1302.h	1314;"	d
SX1302_REG_TX_TOP_TXRX_CFG1_0_INT_STEP_ORIDE	sx1302hal/loragw_reg_sx1302.h	1320;"	d
SX1302_REG_TX_TOP_TXRX_CFG1_0_INT_STEP_ORIDE_EN	sx1302hal/loragw_reg_sx1302.h	1317;"	d
SX1302_REG_TX_TOP_TXRX_CFG1_1_HEADER_DIFF_MODE	sx1302hal/loragw_reg_sx1302.h	1326;"	d
SX1302_REG_TX_TOP_TXRX_CFG1_1_MODEM_START	sx1302hal/loragw_reg_sx1302.h	1323;"	d
SX1302_REG_TX_TOP_TXRX_CFG1_1_ZERO_PAD	sx1302hal/loragw_reg_sx1302.h	1329;"	d
SX1302_REG_TX_TOP_TXRX_CFG1_2_PREAMBLE_SYMB_NB	sx1302hal/loragw_reg_sx1302.h	1332;"	d
SX1302_REG_TX_TOP_TXRX_CFG1_3_PREAMBLE_SYMB_NB	sx1302hal/loragw_reg_sx1302.h	1335;"	d
SX1302_REG_TX_TOP_TXRX_CFG1_4_AUTO_ACK_INT_DELAY	sx1302hal/loragw_reg_sx1302.h	1338;"	d
SX1302_REG_TX_TOP_TXRX_CFG1_4_AUTO_ACK_RX	sx1302hal/loragw_reg_sx1302.h	1341;"	d
SX1302_REG_TX_TOP_TXRX_CFG1_4_AUTO_ACK_TX	sx1302hal/loragw_reg_sx1302.h	1344;"	d
SX1302_REG_TX_TOP_TX_CFG0_0_CHIRP_INVERT	sx1302hal/loragw_reg_sx1302.h	1356;"	d
SX1302_REG_TX_TOP_TX_CFG0_0_CHIRP_LOWPASS	sx1302hal/loragw_reg_sx1302.h	1347;"	d
SX1302_REG_TX_TOP_TX_CFG0_0_CONTCHIRP	sx1302hal/loragw_reg_sx1302.h	1353;"	d
SX1302_REG_TX_TOP_TX_CFG0_0_CONTINUOUS	sx1302hal/loragw_reg_sx1302.h	1359;"	d
SX1302_REG_TX_TOP_TX_CFG0_0_PPM_OFFSET_SIG	sx1302hal/loragw_reg_sx1302.h	1350;"	d
SX1302_REG_TX_TOP_TX_CFG0_1_POWER_RANGING	sx1302hal/loragw_reg_sx1302.h	1362;"	d
SX1302_REG_TX_TOP_TX_CFG1_0_FRAME_NB	sx1302hal/loragw_reg_sx1302.h	1365;"	d
SX1302_REG_TX_TOP_TX_CFG1_1_HOP_CTRL	sx1302hal/loragw_reg_sx1302.h	1368;"	d
SX1302_REG_TX_TOP_TX_CFG1_1_IFS	sx1302hal/loragw_reg_sx1302.h	1371;"	d
SX1302_REG_TX_TOP_TX_CTRL_WRITE_BUFFER	sx1302hal/loragw_reg_sx1302.h	1116;"	d
SX1302_REG_TX_TOP_TX_FLAG_PKT_DONE	sx1302hal/loragw_reg_sx1302.h	1134;"	d
SX1302_REG_TX_TOP_TX_FLAG_TX_TIMEOUT	sx1302hal/loragw_reg_sx1302.h	1131;"	d
SX1302_REG_TX_TOP_TX_FSM_STATUS_TX_STATUS	sx1302hal/loragw_reg_sx1302.h	1152;"	d
SX1302_REG_TX_TOP_TX_RAMP_DURATION_TX_RAMP_DURATION	sx1302hal/loragw_reg_sx1302.h	1119;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_CTRL2_PLL_DIV_CTRL_AGC	sx1302hal/loragw_reg_sx1302.h	1176;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_CTRL2_SX125X_IQ_INVERT	sx1302hal/loragw_reg_sx1302.h	1173;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_CTRL_PLL_DIV_CTRL	sx1302hal/loragw_reg_sx1302.h	1158;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_CTRL_TX_CLK_EDGE	sx1302hal/loragw_reg_sx1302.h	1161;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_CTRL_TX_IF_DST	sx1302hal/loragw_reg_sx1302.h	1167;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_CTRL_TX_IF_SRC	sx1302hal/loragw_reg_sx1302.h	1170;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_CTRL_TX_MODE	sx1302hal/loragw_reg_sx1302.h	1164;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_FREQ_DEV_H_FREQ_DEV	sx1302hal/loragw_reg_sx1302.h	1197;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_FREQ_DEV_L_FREQ_DEV	sx1302hal/loragw_reg_sx1302.h	1200;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_FREQ_RF_H_FREQ_RF	sx1302hal/loragw_reg_sx1302.h	1188;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_FREQ_RF_L_FREQ_RF	sx1302hal/loragw_reg_sx1302.h	1194;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_FREQ_RF_M_FREQ_RF	sx1302hal/loragw_reg_sx1302.h	1191;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_IQ_GAIN_IQ_GAIN	sx1302hal/loragw_reg_sx1302.h	1179;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_I_OFFSET_I_OFFSET	sx1302hal/loragw_reg_sx1302.h	1182;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_Q_OFFSET_Q_OFFSET	sx1302hal/loragw_reg_sx1302.h	1185;"	d
SX1302_REG_TX_TOP_TX_RFFE_IF_TEST_MOD_FREQ	sx1302hal/loragw_reg_sx1302.h	1203;"	d
SX1302_REG_TX_TOP_TX_START_DELAY_LSB_TX_START_DELAY	sx1302hal/loragw_reg_sx1302.h	1113;"	d
SX1302_REG_TX_TOP_TX_START_DELAY_MSB_TX_START_DELAY	sx1302hal/loragw_reg_sx1302.h	1110;"	d
SX1302_REG_TX_TOP_TX_TRIG_TX_FSM_CLR	sx1302hal/loragw_reg_sx1302.h	1086;"	d
SX1302_REG_TX_TOP_TX_TRIG_TX_TRIG_DELAYED	sx1302hal/loragw_reg_sx1302.h	1092;"	d
SX1302_REG_TX_TOP_TX_TRIG_TX_TRIG_GPS	sx1302hal/loragw_reg_sx1302.h	1089;"	d
SX1302_REG_TX_TOP_TX_TRIG_TX_TRIG_IMMEDIATE	sx1302hal/loragw_reg_sx1302.h	1095;"	d
TAKE_N_BITS_FROM	loragw_aux.h	34;"	d
TEST_AMP_PHI	test/test_loragw_cal.c	68;"	d	file:
TEST_FREQ_SCAN	test/test_loragw_cal.c	66;"	d	file:
TEST_OFFSET_IQ	test/test_loragw_cal.c	67;"	d	file:
TIMESTAMPED	loragw_hal.h	150;"	d
TIMING_REPEAT	tst/test_loragw_spi.c	35;"	d	file:
TINYMT32_H	tinymt32.h	2;"	d
TINYMT32_MASK	tinymt32.h	26;"	d
TINYMT32_MEXP	tinymt32.h	22;"	d
TINYMT32_MUL	tinymt32.h	27;"	d
TINYMT32_SH0	tinymt32.h	23;"	d
TINYMT32_SH1	tinymt32.h	24;"	d
TINYMT32_SH8	tinymt32.h	25;"	d
TINYMT32_T	tinymt32.h	/^struct TINYMT32_T {$/;"	s
TRACE	loragw_gps.c	52;"	d	file:
TRACE	loragw_hal.h	43;"	d
TS_CPS	loragw_gps.c	57;"	d	file:
TS_HOP	loragw_lbt.h	33;"	d
TX_CALIB_DONE_BY_HAL	sx1302hal/loragw_cal.c	41;"	d	file:
TX_EMITTING	loragw_hal.h	166;"	d
TX_FREE	loragw_hal.h	164;"	d
TX_GAIN_LUT_SIZE_MAX	loragw_hal.h	176;"	d
TX_METADATA_NB	sx1301hal/loragw_hal_sx1301.c	63;"	d	file:
TX_OFF	loragw_hal.h	163;"	d
TX_SCHEDULED	loragw_hal.h	165;"	d
TX_START_DELAY_DEFAULT	loragw_hal.h	117;"	d
TX_START_DELAY_DEFAULT	sx1302hal/loragw_sx1302.h	30;"	d
TX_STATUS	loragw_hal.h	157;"	d
TX_STATUS_UNKNOWN	loragw_hal.h	162;"	d
UBX_MSG_NAVTIMEGPS_LEN	loragw_gps.c	62;"	d	file:
UBX_NAV_TIMEGPS	loragw_gps.h	/^    UBX_NAV_TIMEGPS, \/*!> GPS Time Solution *\/$/;"	e	enum:gps_msg
UBX_NAV_TIMEUTC	loragw_gps.h	/^    UBX_NAV_TIMEUTC  \/*!> UTC Time Solution *\/$/;"	e	enum:gps_msg
UNKNOWN	loragw_gps.h	/^    UNKNOWN,         \/*!> neutral value *\/$/;"	e	enum:gps_msg
WAIT_BUSY_SX1250_MS	sx1302hal/loragw_sx1250.c	53;"	d	file:
WRITE_ACCESS	loragw_spi.h	37;"	d
WRITE_ACCESS	sx1302hal/loragw_sx125x.c	54;"	d	file:
WRITE_BUFFER	sx1302hal/loragw_sx1250.h	/^    WRITE_BUFFER            = 0x0E,$/;"	e	enum:__anon5
WRITE_REGISTER	sx1302hal/loragw_sx1250.h	/^    WRITE_REGISTER          = 0x0D,$/;"	e	enum:__anon5
_GNU_SOURCE	loragw_gps.c	21;"	d	file:
_GNU_SOURCE	loragw_gps.h	24;"	d
_GPIO_H	gpio.h	13;"	d
_LORAGW_AGC_PARAMS_H	sx1302hal/loragw_agc_params.h	17;"	d
_LORAGW_AUX_H	loragw_aux.h	17;"	d
_LORAGW_CAL_H	sx1302hal/loragw_cal.h	17;"	d
_LORAGW_DBG_H	loragw_debug.h	17;"	d
_LORAGW_FPGA_REG_H	sx1301hal/loragw_fpga.h	20;"	d
_LORAGW_GPS_H	loragw_gps.h	19;"	d
_LORAGW_HAL_H	loragw_hal.h	29;"	d
_LORAGW_HAL_SX1301_H	sx1301hal/loragw_hal_sx1301.h	18;"	d
_LORAGW_I2C_H	loragw_i2c.h	17;"	d
_LORAGW_LBT_H	loragw_lbt.h	17;"	d
_LORAGW_RADIO_H	lg02hal/loragw_sx127x_radio.h	29;"	d
_LORAGW_RADIO_H	loragw_rado.h	29;"	d
_LORAGW_RADIO_SX1301_H	sx1301hal/loragw_radio_sx1301.h	17;"	d
_LORAGW_REG_H	loragw_reg.h	21;"	d
_LORAGW_REG_SX1301_H	sx1301hal/loragw_reg_sx1301.h	21;"	d
_LORAGW_REG_SX1302_H	sx1302hal/loragw_reg_sx1302.h	20;"	d
_LORAGW_SPI_H	loragw_spi.h	22;"	d
_LORAGW_STTS751_H	sx1302hal/loragw_stts751.h	17;"	d
_LORAGW_SX1250_H	sx1302hal/loragw_sx1250.h	17;"	d
_LORAGW_SX125X_H	sx1302hal/loragw_sx125x.h	16;"	d
_LORAGW_SX1272_REGS_FSK_H	lg02hal/loragw_sx1272_fsk.h	16;"	d
_LORAGW_SX1272_REGS_LORA_H	lg02hal/loragw_sx1272_lora.h	16;"	d
_LORAGW_SX1276_REGS_FSK_H	lg02hal/loragw_sx1276_fsk.h	16;"	d
_LORAGW_SX1276_REGS_LORA_H	lg02hal/loragw_sx1276_lora.h	16;"	d
_LORAGW_SX1302_H	sx1302hal/loragw_sx1302.h	16;"	d
_LORAGW_SX1302_HAL_H	sx1302hal/loragw_hal_sx1302.h	17;"	d
_LORAGW_SX1302_RX_H	sx1302hal/loragw_sx1302_rx.h	17;"	d
_LORAGW_SX1302_TIMESTAMP_H	sx1302hal/loragw_sx1302_timestamp.h	22;"	d
_XOPEN_SOURCE	loragw_aux.c	21;"	d	file:
_XOPEN_SOURCE	loragw_aux.c	23;"	d	file:
_XOPEN_SOURCE	loragw_lbt.c	19;"	d	file:
_XOPEN_SOURCE	loragw_lbt.c	21;"	d	file:
_XOPEN_SOURCE	sx1302hal/loragw_hal_sx1302.c	21;"	d	file:
_XOPEN_SOURCE	sx1302hal/loragw_hal_sx1302.c	23;"	d	file:
_XOPEN_SOURCE	test/test_loragw_cal.c	21;"	d	file:
_XOPEN_SOURCE	test/test_loragw_cal.c	23;"	d	file:
_XOPEN_SOURCE	test/test_loragw_capture_ram.c	21;"	d	file:
_XOPEN_SOURCE	test/test_loragw_capture_ram.c	23;"	d	file:
_XOPEN_SOURCE	test/test_loragw_counter.c	21;"	d	file:
_XOPEN_SOURCE	test/test_loragw_counter.c	23;"	d	file:
_XOPEN_SOURCE	test/test_loragw_gps.c	21;"	d	file:
_XOPEN_SOURCE	test/test_loragw_gps.c	23;"	d	file:
_XOPEN_SOURCE	test/test_loragw_hal_rx.c	21;"	d	file:
_XOPEN_SOURCE	test/test_loragw_hal_rx.c	23;"	d	file:
_XOPEN_SOURCE	test/test_loragw_hal_tx.c	21;"	d	file:
_XOPEN_SOURCE	test/test_loragw_hal_tx.c	23;"	d	file:
_XOPEN_SOURCE	test/test_loragw_i2c.c	21;"	d	file:
_XOPEN_SOURCE	test/test_loragw_i2c.c	23;"	d	file:
_XOPEN_SOURCE	test/test_loragw_reg.c	20;"	d	file:
_XOPEN_SOURCE	test/test_loragw_reg.c	22;"	d	file:
_XOPEN_SOURCE	test/test_loragw_spi.c	21;"	d	file:
_XOPEN_SOURCE	test/test_loragw_spi.c	23;"	d	file:
_XOPEN_SOURCE	test/test_loragw_spi_sx1250.c	21;"	d	file:
_XOPEN_SOURCE	test/test_loragw_spi_sx1250.c	23;"	d	file:
_XOPEN_SOURCE	tst/test_loragw_cal.c	22;"	d	file:
_XOPEN_SOURCE	tst/test_loragw_cal.c	24;"	d	file:
_XOPEN_SOURCE	tst/test_loragw_gps.c	22;"	d	file:
_XOPEN_SOURCE	tst/test_loragw_gps.c	24;"	d	file:
_XOPEN_SOURCE	tst/test_loragw_hal.c	22;"	d	file:
_XOPEN_SOURCE	tst/test_loragw_hal.c	24;"	d	file:
__SX125X_REGS_H__	sx1301hal/loragw_sx125x.h	16;"	d
addr	loragw_reg.h	/^    uint8_t addr;        \/*!< base address of the register (7 bit) *\/$/;"	m	struct:lgw_reg_s
addr	sx1302hal/loragw_sx125x.h	/^	uint8_t addr; \/* base address of the register *\/$/;"	m	struct:radio_reg_s
agc_cal_tx_dc_offset	sx1302hal/loragw_cal.c	/^void agc_cal_tx_dc_offset(uint8_t rf_chain, signed char freq, char amp_hal, char phi_hal, char level_reqired, char precision, int8_t * offset_i_res, int8_t * offset_q_res, uint16_t * rej) {$/;"	f
agc_gain_params_s	sx1302hal/loragw_agc_params.h	/^struct agc_gain_params_s {$/;"	s
agc_params_sx1250	sx1302hal/loragw_agc_params.h	/^const struct agc_gain_params_s agc_params_sx1250 = {$/;"	v	typeref:struct:agc_gain_params_s
agc_params_sx125x	sx1302hal/loragw_agc_params.h	/^const struct agc_gain_params_s agc_params_sx125x = {$/;"	v	typeref:struct:agc_gain_params_s
alt	loragw_gps.h	/^    short   alt;    \/*!> altitude in meters (WGS 84 geoid ref.) *\/$/;"	m	struct:coord_s
amp	sx1302hal/loragw_cal.h	/^    int8_t amp;$/;"	m	struct:lgw_sx125x_cal_rx_result_s
amp_a	tst/test_loragw_cal.c	/^    int8_t amp_a;$/;"	m	struct:cal_res_s	file:
amp_b	tst/test_loragw_cal.c	/^    int8_t amp_b;$/;"	m	struct:cal_res_s	file:
ana_max	sx1302hal/loragw_agc_params.h	/^    uint8_t ana_max;$/;"	m	struct:agc_gain_params_s
ana_min	sx1302hal/loragw_agc_params.h	/^    uint8_t ana_min;$/;"	m	struct:agc_gain_params_s
ana_thresh_h	sx1302hal/loragw_agc_params.h	/^    uint8_t ana_thresh_h;$/;"	m	struct:agc_gain_params_s
ana_thresh_l	sx1302hal/loragw_agc_params.h	/^    uint8_t ana_thresh_l;$/;"	m	struct:agc_gain_params_s
bandwidth	loragw_hal.h	/^    uint8_t     bandwidth;      \/*!> RX bandwidth, 0 for default *\/$/;"	m	struct:lgw_conf_rxif_s
bandwidth	loragw_hal.h	/^    uint8_t     bandwidth;      \/*!> modulation bandwidth (LoRa only) *\/$/;"	m	struct:lgw_pkt_rx_s
bandwidth	loragw_hal.h	/^    uint8_t     bandwidth;      \/*!> modulation bandwidth (LoRa only) *\/$/;"	m	struct:lgw_pkt_tx_s
board_cfg	loragw_hal.h	/^    struct lgw_conf_board_s     board_cfg;$/;"	m	struct:lgw_context_s	typeref:struct:lgw_context_s::lgw_conf_board_s
board_setconf	loragw_hal.h	/^    int (*board_setconf)(struct lgw_conf_board_s conf);$/;"	m	struct:loragw
buffer	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t buffer[4096];   \/*!> byte array to hald the data fetched from the RX buffer *\/$/;"	m	struct:rx_buffer_s
buffer_index	sx1302hal/loragw_sx1302_rx.h	/^    int buffer_index;       \/*!> Current parsing index in the buffer *\/$/;"	m	struct:rx_buffer_s
buffer_pkt_nb	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t buffer_pkt_nb;$/;"	m	struct:rx_buffer_s
buffer_size	sx1302hal/loragw_sx1302_rx.h	/^    uint16_t buffer_size;   \/*!> The number of bytes currently stored in the buffer *\/$/;"	m	struct:rx_buffer_s
cal_offset_a_i	sx1301hal/loragw_hal_sx1301.c	/^static int8_t cal_offset_a_i[8]; \/* TX I offset for radio A *\/$/;"	v	file:
cal_offset_a_q	sx1301hal/loragw_hal_sx1301.c	/^static int8_t cal_offset_a_q[8]; \/* TX Q offset for radio A *\/$/;"	v	file:
cal_offset_b_i	sx1301hal/loragw_hal_sx1301.c	/^static int8_t cal_offset_b_i[8]; \/* TX I offset for radio B *\/$/;"	v	file:
cal_offset_b_q	sx1301hal/loragw_hal_sx1301.c	/^static int8_t cal_offset_b_q[8]; \/* TX Q offset for radio B *\/$/;"	v	file:
cal_res_s	tst/test_loragw_cal.c	/^struct cal_res_s {$/;"	s	file:
cal_rx_result_assert	sx1302hal/loragw_cal.c	/^bool cal_rx_result_assert(struct lgw_sx125x_cal_rx_result_s *res_rx_min, struct lgw_sx125x_cal_rx_result_s *res_rx_max) {$/;"	f
cal_rx_result_init	sx1302hal/loragw_cal.c	/^void cal_rx_result_init(struct lgw_sx125x_cal_rx_result_s *res_rx_min, struct lgw_sx125x_cal_rx_result_s *res_rx_max) {$/;"	f
cal_rx_result_sort	sx1302hal/loragw_cal.c	/^void cal_rx_result_sort(struct lgw_sx125x_cal_rx_result_s *res_rx, struct lgw_sx125x_cal_rx_result_s *res_rx_min, struct lgw_sx125x_cal_rx_result_s *res_rx_max) {$/;"	f
cal_tx_dc_offset	test/test_loragw_cal.c	/^int cal_tx_dc_offset(uint8_t test_id, uint8_t rf_chain, uint32_t freq_hz, uint8_t dac_gain, uint8_t mix_gain, uint8_t radio_type, int32_t f_offset, int32_t i_offset, int32_t q_offset, bool full_log, bool use_agc, uint8_t amp, uint8_t phi) {$/;"	f
cal_tx_log	test/test_loragw_cal.c	/^struct cal_tx_log {$/;"	s	file:
cal_tx_result_assert	sx1302hal/loragw_cal.c	/^bool cal_tx_result_assert(struct lgw_sx125x_cal_tx_result_s *res_tx_min, struct lgw_sx125x_cal_tx_result_s *res_tx_max) {$/;"	f
cal_tx_result_init	sx1302hal/loragw_cal.c	/^void cal_tx_result_init(struct lgw_sx125x_cal_tx_result_s *res_tx_min, struct lgw_sx125x_cal_tx_result_s *res_tx_max) {$/;"	f
cal_tx_result_sort	sx1302hal/loragw_cal.c	/^void cal_tx_result_sort(struct lgw_sx125x_cal_tx_result_s *res_tx, struct lgw_sx125x_cal_tx_result_s *res_tx_min, struct lgw_sx125x_cal_tx_result_s *res_tx_max) {$/;"	f
calculate_freq_to_time_drift	sx1302hal/loragw_sx1302.c	/^int calculate_freq_to_time_drift(uint32_t freq_hz, uint8_t bw, uint16_t * mant, uint8_t * exp) {$/;"	f
chan_attn_max	sx1302hal/loragw_agc_params.h	/^    uint8_t chan_attn_max;$/;"	m	struct:agc_gain_params_s
chan_attn_min	sx1302hal/loragw_agc_params.h	/^    uint8_t chan_attn_min;$/;"	m	struct:agc_gain_params_s
chan_thresh_h	sx1302hal/loragw_agc_params.h	/^    uint8_t chan_thresh_h;$/;"	m	struct:agc_gain_params_s
chan_thresh_l	sx1302hal/loragw_agc_params.h	/^    uint8_t chan_thresh_l;$/;"	m	struct:agc_gain_params_s
channels	loragw_hal.h	/^    struct lgw_conf_lbt_chan_s  channels[LBT_CHANNEL_FREQ_NB];$/;"	m	struct:lgw_conf_lbt_s	typeref:struct:lgw_conf_lbt_s::lgw_conf_lbt_chan_s
clip_8b	sx1302hal/loragw_cal.c	/^int8_t clip_8b(int8_t val1, int8_t val2) {$/;"	f
clksrc	loragw_hal.h	/^    uint8_t clksrc;         \/*!> Index of RF chain which provides clock to concentrator *\/$/;"	m	struct:lgw_conf_board_s
coderate	loragw_hal.h	/^    uint8_t     coderate;       \/*!> error-correcting code of the packet (LoRa only) *\/$/;"	m	struct:lgw_pkt_rx_s
coderate	loragw_hal.h	/^    uint8_t     coderate;       \/*!> error-correcting code of the packet (LoRa only) *\/$/;"	m	struct:lgw_pkt_tx_s
coding_rate	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     coding_rate;                \/* LoRa only *\/$/;"	m	struct:rx_packet_s
coeff_a	loragw_hal.h	/^    float coeff_a;$/;"	m	struct:lgw_rssi_tcomp_s
coeff_b	loragw_hal.h	/^    float coeff_b;$/;"	m	struct:lgw_rssi_tcomp_s
coeff_c	loragw_hal.h	/^    float coeff_c;$/;"	m	struct:lgw_rssi_tcomp_s
coeff_d	loragw_hal.h	/^    float coeff_d;$/;"	m	struct:lgw_rssi_tcomp_s
coeff_e	loragw_hal.h	/^    float coeff_e;$/;"	m	struct:lgw_rssi_tcomp_s
conf_ref_payload_s	loragw_hal.h	/^struct conf_ref_payload_s {$/;"	s
coord_s	loragw_gps.h	/^struct coord_s {$/;"	s
count_us	loragw_gps.h	/^    uint32_t        count_us;   \/*!> reference concentrator internal timestamp *\/$/;"	m	struct:tref
count_us	loragw_hal.h	/^    uint32_t    count_us;       \/*!> internal concentrator counter for timestamping, 1 microsecond resolution *\/$/;"	m	struct:lgw_pkt_rx_s
count_us	loragw_hal.h	/^    uint32_t    count_us;       \/*!> timestamp or delay in microseconds for TX trigger *\/$/;"	m	struct:lgw_pkt_tx_s
counter_us	sx1302hal/loragw_sx1302.c	/^timestamp_counter_t counter_us;$/;"	v
counter_us_27bits_ref	sx1302hal/loragw_sx1302_timestamp.h	/^    uint32_t counter_us_27bits_ref;     \/* reference value (last read) *\/$/;"	m	struct:timestamp_info_s
counter_us_27bits_wrap	sx1302hal/loragw_sx1302_timestamp.h	/^    uint8_t  counter_us_27bits_wrap;    \/* rollover\/wrap status *\/$/;"	m	struct:timestamp_info_s
crc	loragw_hal.h	/^    uint16_t    crc;            \/*!> CRC that was received in the payload *\/$/;"	m	struct:lgw_pkt_rx_s
crc_en	sx1302hal/loragw_sx1302_rx.h	/^    bool        crc_en;$/;"	m	struct:rx_packet_s
dac_gain	loragw_hal.h	/^    uint8_t dac_gain;   \/*!> 2 bits, control of the radio DAC *\/$/;"	m	struct:lgw_tx_gain_s
dac_gain	sx1302hal/loragw_cal.h	/^    uint8_t dac_gain;$/;"	m	struct:lgw_sx125x_cal_tx_result_s
datarate	loragw_hal.h	/^    uint32_t    datarate;       \/*!> RX datarate of the packet (SF for LoRa) *\/$/;"	m	struct:lgw_pkt_rx_s
datarate	loragw_hal.h	/^    uint32_t    datarate;       \/*!> RX datarate, 0 for default *\/$/;"	m	struct:lgw_conf_rxif_s
datarate	loragw_hal.h	/^    uint32_t    datarate;       \/*!> TX datarate (baudrate for FSK, SF for LoRa) *\/$/;"	m	struct:lgw_pkt_tx_s
dbg_check_payload	loragw_debug.c	/^int dbg_check_payload(struct lgw_conf_debug_s * context, FILE * file, uint8_t * payload_received, uint8_t size, uint8_t ref_payload_idx, uint8_t sf) {$/;"	f
dbg_generate_random_payload	loragw_debug.c	/^void dbg_generate_random_payload(uint32_t pkt_cnt, uint8_t * buffer_expected, uint8_t size) {$/;"	f
dbg_init_gpio	sx1302hal/loragw_hal_sx1302.c	/^void dbg_init_gpio(void) {$/;"	f
dbg_init_random	loragw_debug.c	/^void dbg_init_random(void) {$/;"	f
dbg_log_buffer_to_file	loragw_debug.c	/^void dbg_log_buffer_to_file(FILE * file, uint8_t * buffer, uint16_t size) {$/;"	f
dbg_log_payload_diff_to_file	loragw_debug.c	/^void dbg_log_payload_diff_to_file(FILE * file, uint8_t * buffer1, uint8_t * buffer2, uint16_t size) {$/;"	f
dbg_toggle_gpio	sx1302hal/loragw_hal_sx1302.c	/^void dbg_toggle_gpio(void) {$/;"	f
debug	tst/test_loragw_cal.c	/^    uint8_t debug [8];$/;"	m	struct:cal_res_s	file:
debug_cfg	loragw_hal.h	/^    struct lgw_conf_debug_s     debug_cfg;$/;"	m	struct:lgw_context_s	typeref:struct:lgw_context_s::lgw_conf_debug_s
dec_attn_max	sx1302hal/loragw_agc_params.h	/^    uint8_t dec_attn_max;$/;"	m	struct:agc_gain_params_s
dec_attn_min	sx1302hal/loragw_agc_params.h	/^    uint8_t dec_attn_min;$/;"	m	struct:agc_gain_params_s
dec_thresh_h1	sx1302hal/loragw_agc_params.h	/^    uint8_t dec_thresh_h1;$/;"	m	struct:agc_gain_params_s
dec_thresh_h2	sx1302hal/loragw_agc_params.h	/^    uint8_t dec_thresh_h2;$/;"	m	struct:agc_gain_params_s
dec_thresh_l	sx1302hal/loragw_agc_params.h	/^    uint8_t dec_thresh_l;$/;"	m	struct:agc_gain_params_s
deviceSel	sx1302hal/loragw_agc_params.h	/^    uint8_t deviceSel;      \/* sx1250 only *\/$/;"	m	struct:agc_gain_params_s
dflt	loragw_reg.h	/^    int32_t dflt;        \/*!< register default value *\/$/;"	m	struct:lgw_reg_s
difftimespec	loragw_lbt.c	/^static uint64_t difftimespec(struct timespec* end, struct timespec* begin) {$/;"	f	file:
dig_gain	loragw_hal.h	/^    uint8_t dig_gain;   \/*!> 2 bits, control of the digital gain of SX1301 *\/$/;"	m	struct:lgw_tx_gain_s
digital_read	gpio.c	/^int digital_read(int gpio) {$/;"	f
digital_write	gpio.c	/^void digital_write(int gpio, int state)$/;"	f
enable	loragw_hal.h	/^    bool                        enable;             \/*!> enable or disable LBT *\/$/;"	m	struct:lgw_conf_lbt_s
enable	loragw_hal.h	/^    bool                    enable;         \/*!> enable or disable that RF chain *\/$/;"	m	struct:lgw_conf_rxrf_s
enable	loragw_hal.h	/^    bool        enable;         \/*!> enable or disable that IF chain *\/$/;"	m	struct:lgw_conf_rxif_s
enable_precision_ts	loragw_hal.h	/^    bool enable_precision_ts;$/;"	m	struct:lgw_conf_timestamp_s
exit_sig	test/test_loragw_cal.c	/^static int exit_sig = 0; \/* 1 -> application terminates cleanly (shut down hardware, close open files, etc) *\/$/;"	v	file:
exit_sig	test/test_loragw_capture_ram.c	/^static int exit_sig = 0; \/* 1 -> application terminates cleanly (shut down hardware, close open files, etc) *\/$/;"	v	file:
exit_sig	test/test_loragw_counter.c	/^static int exit_sig = 0; \/* 1 -> application terminates cleanly (shut down hardware, close open files, etc) *\/$/;"	v	file:
exit_sig	test/test_loragw_gps.c	/^static int exit_sig = 0; \/* 1 -> application terminates cleanly (shut down hardware, close open files, etc) *\/$/;"	v	file:
exit_sig	test/test_loragw_hal_rx.c	/^static int exit_sig = 0; \/* 1 -> application terminates cleanly (shut down hardware, close open files, etc) *\/$/;"	v	file:
exit_sig	test/test_loragw_hal_tx.c	/^static int exit_sig = 0; \/* 1 -> application terminates cleanly (shut down hardware, close open files, etc) *\/$/;"	v	file:
exit_sig	test/test_loragw_i2c.c	/^static int exit_sig = 0; \/* 1 -> application terminates cleanly (shut down hardware, close open files, etc) *\/$/;"	v	file:
exit_sig	test/test_loragw_spi.c	/^static int exit_sig = 0; \/* 1 -> application terminates cleanly (shut down hardware, close open files, etc) *\/$/;"	v	file:
exit_sig	test/test_loragw_spi_sx1250.c	/^static int exit_sig = 0; \/* 1 -> application terminates cleanly (shut down hardware, close open files, etc) *\/$/;"	v	file:
exit_sig	tst/test_loragw_gps.c	/^static int exit_sig = 0; \/* 1 -> application terminates cleanly (shut down hardware, close open files, etc) *\/$/;"	v	file:
exit_sig	tst/test_loragw_hal.c	/^static int exit_sig = 0; \/* 1 -> application terminates cleanly (shut down hardware, close open files, etc) *\/$/;"	v	file:
f_dev	loragw_hal.h	/^    uint8_t     f_dev;          \/*!> frequency deviation, in kHz (FSK only) *\/$/;"	m	struct:lgw_pkt_tx_s
fp	test/test_loragw_cal.c	/^FILE * fp;$/;"	v
fpga_regs	sx1301hal/loragw_fpga.c	/^const struct lgw_reg_s fpga_regs[LGW_FPGA_TOTALREGS] = {$/;"	v	typeref:struct:lgw_reg_s
freq_hz	loragw_hal.h	/^    int32_t     freq_hz;        \/*!> center frequ of the IF chain, relative to RF chain frequency *\/$/;"	m	struct:lgw_conf_rxif_s
freq_hz	loragw_hal.h	/^    uint32_t                freq_hz;        \/*!> center frequency of the radio in Hz *\/$/;"	m	struct:lgw_conf_rxrf_s
freq_hz	loragw_hal.h	/^    uint32_t    freq_hz;        \/*!> center frequency of TX *\/$/;"	m	struct:lgw_pkt_tx_s
freq_hz	loragw_hal.h	/^    uint32_t    freq_hz;        \/*!> central frequency of the IF chain *\/$/;"	m	struct:lgw_pkt_rx_s
freq_hz	loragw_hal.h	/^    uint32_t freq_hz;$/;"	m	struct:lgw_conf_lbt_chan_s
frequency_offset_error	sx1302hal/loragw_sx1302_rx.h	/^    int32_t     frequency_offset_error;     \/* LoRa only *\/$/;"	m	struct:rx_packet_s
fsk_cfg	loragw_hal.h	/^    struct lgw_conf_rxif_s      fsk_cfg;                                \/* FSK channel config parameters *\/$/;"	m	struct:lgw_context_s	typeref:struct:lgw_context_s::lgw_conf_rxif_s
fsk_rx_bw	sx1301hal/loragw_hal_sx1301.c	/^static uint8_t fsk_rx_bw; \/* bandwidth setting of FSK modem *\/$/;"	v	file:
fsk_rx_bw	sx1302hal/loragw_sx1302.h	/^    uint8_t     fsk_rx_bw; \/* bandwidth setting of FSK modem *\/$/;"	m	struct:__anon4
fsk_rx_dr	sx1301hal/loragw_hal_sx1301.c	/^static uint32_t fsk_rx_dr; \/* FSK modem datarate in bauds *\/$/;"	v	file:
fsk_rx_dr	sx1302hal/loragw_sx1302.h	/^    uint32_t    fsk_rx_dr; \/* FSK modem datarate in bauds *\/$/;"	m	struct:__anon4
fsk_sync_word	sx1301hal/loragw_hal_sx1301.c	/^static uint64_t fsk_sync_word= 0xC194C1; \/* default FSK sync word (ALIGNED RIGHT, MSbit first) *\/$/;"	v	file:
fsk_sync_word	sx1302hal/loragw_sx1302.h	/^    uint64_t    fsk_sync_word; \/* default FSK sync word (ALIGNED RIGHT, MSbit first) *\/$/;"	m	struct:__anon4
fsk_sync_word_size	sx1301hal/loragw_hal_sx1301.c	/^static uint8_t fsk_sync_word_size = 3; \/* default number of bytes for FSK sync word *\/$/;"	v	file:
fsk_sync_word_size	sx1302hal/loragw_sx1302.h	/^    uint8_t     fsk_sync_word_size; \/* default number of bytes for FSK sync word *\/$/;"	m	struct:__anon4
ftdi_sx127x_reset	loragw_spi.ftdi.c	/^int ftdi_sx127x_reset(void* spi_target, int invert) {$/;"	f
full_duplex	loragw_hal.h	/^    bool    full_duplex;    \/*!> Indicates if the gateway operates in full duplex mode or not *\/$/;"	m	struct:lgw_conf_board_s
get_img_rej	tst/test_loragw_cal.c	/^uint8_t get_img_rej(int16_t *sig_i, int16_t *sig_q, int nb_samp, double f_sig_norm) {$/;"	f
get_rxbw_index	loragw_lbt.c	/^enum lgw_sx127x_rxbw_e get_rxbw_index(uint32_t hz) {$/;"	f
gpio_get_state	gpio.c	/^static int gpio_get_state(int gpio) {$/;"	f	file:
gpio_release	gpio.c	/^static bool gpio_release(int gpio) {$/;"	f	file:
gpio_reserve	gpio.c	/^static bool gpio_reserve(int gpio) {$/;"	f	file:
gpio_set_direction	gpio.c	/^static bool gpio_set_direction(int gpio, int direction) {$/;"	f	file:
gpio_set_state	gpio.c	/^static bool gpio_set_state(int gpio, int state) {$/;"	f	file:
gps	loragw_gps.h	/^    struct timespec gps;        \/*!> reference GPS time (since 01.Jan.1980) *\/$/;"	m	struct:tref	typeref:struct:tref::timespec
gps_alt	loragw_gps.c	/^static short gps_alt = 0; \/* altitude *\/$/;"	v	file:
gps_day	loragw_gps.c	/^static short gps_day = 0; \/* day of the month (1-31) *\/$/;"	v	file:
gps_dla	loragw_gps.c	/^static short gps_dla = 0; \/* degrees of latitude *\/$/;"	v	file:
gps_dlo	loragw_gps.c	/^static short gps_dlo = 0; \/* degrees of longitude *\/$/;"	v	file:
gps_fTOW	loragw_gps.c	/^static int32_t gps_fTOW = 0; \/* Fractional part of iTOW (+\/-500000) in nanosec *\/$/;"	v	file:
gps_fra	loragw_gps.c	/^static float gps_fra = 0.0; \/* fractions of seconds (<1) *\/$/;"	v	file:
gps_hou	loragw_gps.c	/^static short gps_hou = 0; \/* hours (0-23) *\/$/;"	v	file:
gps_iTOW	loragw_gps.c	/^static uint32_t gps_iTOW = 0; \/* GPS time of week in milliseconds *\/$/;"	v	file:
gps_min	loragw_gps.c	/^static short gps_min = 0; \/* minutes (0-59) *\/$/;"	v	file:
gps_mla	loragw_gps.c	/^static double gps_mla = 0.0; \/* minutes of latitude *\/$/;"	v	file:
gps_mlo	loragw_gps.c	/^static double gps_mlo = 0.0; \/* minutes of longitude *\/$/;"	v	file:
gps_mod	loragw_gps.c	/^static char gps_mod = 'N'; \/* GPS mode (N no fix, A autonomous, D differential) *\/$/;"	v	file:
gps_mon	loragw_gps.c	/^static short gps_mon = 0; \/* month (1-12) *\/$/;"	v	file:
gps_msg	loragw_gps.h	/^enum gps_msg {$/;"	g
gps_ola	loragw_gps.c	/^static char gps_ola = 0; \/* orientation (N-S) of latitude *\/$/;"	v	file:
gps_olo	loragw_gps.c	/^static char gps_olo = 0; \/* orientation (E-W) of longitude *\/$/;"	v	file:
gps_pos_ok	loragw_gps.c	/^static bool gps_pos_ok = false;$/;"	v	file:
gps_process_coords	test/test_loragw_gps.c	/^static void gps_process_coords(void) {$/;"	f	file:
gps_process_coords	tst/test_loragw_gps.c	/^static void gps_process_coords(void) {$/;"	f	file:
gps_process_sync	test/test_loragw_gps.c	/^static void gps_process_sync(void) {$/;"	f	file:
gps_process_sync	tst/test_loragw_gps.c	/^static void gps_process_sync(void) {$/;"	f	file:
gps_sat	loragw_gps.c	/^static short gps_sat = 0; \/* number of satellites used for fix *\/$/;"	v	file:
gps_sec	loragw_gps.c	/^static short gps_sec = 0; \/* seconds (0-60)(60 is for leap second) *\/$/;"	v	file:
gps_time_ok	loragw_gps.c	/^static bool gps_time_ok = false;$/;"	v	file:
gps_week	loragw_gps.c	/^static int16_t gps_week = 0; \/* GPS week number of the navigation epoch *\/$/;"	v	file:
gps_yea	loragw_gps.c	/^static short gps_yea = 0; \/* year (2 or 4 digits) *\/$/;"	v	file:
header_error	sx1302hal/loragw_sx1302_rx.h	/^    bool        header_error;               \/* LoRa only *\/$/;"	m	struct:rx_packet_s
hpMax	sx1302hal/loragw_agc_params.h	/^    uint8_t hpMax;          \/* sx1250 only *\/$/;"	m	struct:agc_gain_params_s
i2c_dev	test/test_loragw_i2c.c	/^static int i2c_dev = -1;$/;"	v	file:
i2c_linuxdev_close	loragw_i2c.c	/^int i2c_linuxdev_close(int i2c_fd) {$/;"	f
i2c_linuxdev_open	loragw_i2c.c	/^int i2c_linuxdev_open(const char *path, uint8_t device_addr, int *i2c_fd) {$/;"	f
i2c_linuxdev_read	loragw_i2c.c	/^int i2c_linuxdev_read(int i2c_fd, uint8_t device_addr, uint8_t reg_addr, uint8_t *data) {$/;"	f
i2c_linuxdev_write	loragw_i2c.c	/^int i2c_linuxdev_write(int i2c_fd, uint8_t device_addr, uint8_t reg_addr, uint8_t data) {$/;"	f
i_offset	test/test_loragw_cal.c	/^    int32_t i_offset;$/;"	m	struct:cal_tx_log	file:
id	loragw_hal.h	/^    uint32_t id;$/;"	m	struct:conf_ref_payload_s
if_chain	loragw_hal.h	/^    uint8_t     if_chain;       \/*!> by which IF chain was packet received *\/$/;"	m	struct:lgw_pkt_rx_s
if_chain_cfg	loragw_hal.h	/^    struct lgw_conf_rxif_s      if_chain_cfg[LGW_IF_CHAIN_NB];$/;"	m	struct:lgw_context_s	typeref:struct:lgw_context_s::lgw_conf_rxif_s
if_enable	sx1301hal/loragw_hal_sx1301.c	/^static bool if_enable[LGW_IF_CHAIN_NB];$/;"	v	file:
if_enable	sx1302hal/loragw_sx1302.h	/^    bool        if_enable;$/;"	m	struct:__anon2
if_freq	sx1301hal/loragw_hal_sx1301.c	/^static int32_t if_freq[LGW_IF_CHAIN_NB]; \/* relative to radio frequency, +\/- in Hz *\/$/;"	v	file:
if_freq	sx1302hal/loragw_sx1302.h	/^    int32_t     if_freq; \/* relative to radio frequency, +\/- in Hz *\/$/;"	m	struct:__anon2
if_rf_chain	sx1301hal/loragw_hal_sx1301.c	/^static bool if_rf_chain[LGW_IF_CHAIN_NB]; \/* for each IF, 0 -> radio A, 1 -> radio B *\/$/;"	v	file:
if_rf_chain	sx1302hal/loragw_sx1302.h	/^    bool        if_rf_chain; \/* for each IF, 0 -> radio A, 1 -> radio B *\/$/;"	m	struct:__anon2
ifmod_config	sx1301hal/loragw_hal_sx1301.c	/^static const uint8_t ifmod_config[LGW_IF_CHAIN_NB] = LGW_IFMODEM_CONFIG;$/;"	v	file:
ifmod_config	sx1302hal/loragw_sx1302.c	/^const uint8_t ifmod_config[LGW_IF_CHAIN_NB] = LGW_IFMODEM_CONFIG;$/;"	v
img_rej_a	tst/test_loragw_cal.c	/^    uint8_t img_rej_a;$/;"	m	struct:cal_res_s	file:
img_rej_b	tst/test_loragw_cal.c	/^    uint8_t img_rej_b;$/;"	m	struct:cal_res_s	file:
implicit_coderate	loragw_hal.h	/^    uint8_t     implicit_coderate;          \/*!> LoRa Service implicit header coding rate  *\/$/;"	m	struct:lgw_conf_rxif_s
implicit_crc_en	loragw_hal.h	/^    bool        implicit_crc_en;            \/*!> LoRa Service implicit header CRC enable *\/$/;"	m	struct:lgw_conf_rxif_s
implicit_hdr	loragw_hal.h	/^    bool        implicit_hdr;               \/*!> LoRa Service implicit header *\/$/;"	m	struct:lgw_conf_rxif_s
implicit_payload_length	loragw_hal.h	/^    uint8_t     implicit_payload_length;    \/*!> LoRa Service implicit header payload length (number of bytes, 0 for default) *\/$/;"	m	struct:lgw_conf_rxif_s
ini_func1	tinymt32.c	/^static uint32_t ini_func1(uint32_t x) {$/;"	f	file:
ini_func2	tinymt32.c	/^static uint32_t ini_func2(uint32_t x) {$/;"	f	file:
inst	sx1302hal/loragw_sx1302_timestamp.h	/^    struct timestamp_info_s inst; \/* holds current reference of the instantaneous counter *\/$/;"	m	struct:timestamp_counter_s	typeref:struct:timestamp_counter_s::timestamp_info_s
invert_pol	loragw_hal.h	/^    bool        invert_pol;     \/*!> invert signal polarity, for orthogonal downlinks (LoRa only) *\/$/;"	m	struct:lgw_pkt_tx_s
is_equal_freq	loragw_lbt.c	/^bool is_equal_freq(uint32_t a, uint32_t b) {$/;"	f
is_started	loragw_hal.h	/^    bool                        is_started;$/;"	m	struct:lgw_context_s
isftdi	loragw_hal.h	/^    bool                        isftdi;             \/*!> use FTDI device or not *\/$/;"	m	struct:lgw_conf_lbt_s
lat	loragw_gps.h	/^    double  lat;    \/*!> latitude [-90,90] (North +, South -) *\/$/;"	m	struct:coord_s
lbt_chan_free	loragw_lbt.c	/^static bool lbt_chan_free[LBT_CHANNEL_FREQ_NB];$/;"	v	file:
lbt_chan_is_free	loragw_lbt.c	/^int lbt_chan_is_free(struct lgw_pkt_tx_s * pkt_data, uint16_t tx_start_delay, bool * tx_allowed) {$/;"	f
lbt_channel_cfg	loragw_lbt.c	/^static struct lgw_conf_lbt_chan_s lbt_channel_cfg[LBT_CHANNEL_FREQ_NB];$/;"	v	typeref:struct:lgw_conf_lbt_chan_s	file:
lbt_enable	loragw_lbt.c	/^static bool lbt_enable;$/;"	v	file:
lbt_is_channel_free	loragw_lbt.c	/^int lbt_is_channel_free(struct lgw_pkt_tx_s * pkt_data, uint16_t tx_start_delay, bool * tx_allowed) {$/;"	f
lbt_is_enabled	loragw_lbt.c	/^bool lbt_is_enabled(void) {$/;"	f
lbt_isftdi	loragw_lbt.c	/^static bool lbt_isftdi;$/;"	v	file:
lbt_nb_active_channel	loragw_lbt.c	/^static uint8_t lbt_nb_active_channel;$/;"	v	file:
lbt_rssi_offset_dB	loragw_lbt.c	/^static int8_t lbt_rssi_offset_dB;$/;"	v	file:
lbt_rssi_target_dBm	loragw_lbt.c	/^static int8_t lbt_rssi_target_dBm;$/;"	v	file:
lbt_run_rssi_scan	loragw_lbt.c	/^void lbt_run_rssi_scan(void* exitsig) {$/;"	f
lbt_setconf	loragw_lbt.c	/^int lbt_setconf(struct lgw_conf_lbt_s * conf) {$/;"	f
lbt_setup	loragw_lbt.c	/^int lbt_setup(void) {$/;"	f
lbt_single_scan	loragw_lbt.c	/^static bool lbt_single_scan(uint64_t frequency, uint16_t scan_time_us) {$/;"	f	file:
lbt_spi_path	loragw_lbt.c	/^static char lbt_spi_path[32];$/;"	v	file:
lbt_start	loragw_lbt.c	/^int lbt_start(void) {$/;"	f
lbt_start_freq	loragw_lbt.c	/^static uint32_t lbt_start_freq;$/;"	v	file:
lbt_timestamp	loragw_lbt.c	/^static uint32_t lbt_timestamp[LBT_CHANNEL_FREQ_NB];$/;"	v	file:
leng	loragw_reg.h	/^    uint8_t leng;        \/*!< number of bits in the register *\/$/;"	m	struct:lgw_reg_s
leng	sx1302hal/loragw_sx125x.h	/^	uint8_t leng; \/* number of bits in the register *\/$/;"	m	struct:radio_reg_s
lgw_abort_sx1301_tx	sx1301hal/loragw_hal_sx1301.c	/^int lgw_abort_sx1301_tx(void) {$/;"	f
lgw_abort_sx1302_tx	sx1302hal/loragw_hal_sx1302.c	/^int lgw_abort_sx1302_tx(uint8_t rf_chain) {$/;"	f
lgw_abort_tx	loragw_hal.h	/^    int (*lgw_abort_tx)(uint8_t rf_chain);$/;"	m	struct:loragw
lgw_board_sx1301_setconf	sx1301hal/loragw_hal_sx1301.c	/^int lgw_board_sx1301_setconf(struct lgw_conf_board_s conf) {$/;"	f
lgw_board_sx1302_setconf	sx1302hal/loragw_hal_sx1302.c	/^int lgw_board_sx1302_setconf(struct lgw_conf_board_s * conf) {$/;"	f
lgw_bw_getval	loragw_hal.c	/^int32_t lgw_bw_getval(int x) {$/;"	f
lgw_cnt2gps	loragw_gps.c	/^int lgw_cnt2gps(struct tref ref, uint32_t count_us, struct timespec *gps_time) {$/;"	f
lgw_cnt2utc	loragw_gps.c	/^int lgw_cnt2utc(struct tref ref, uint32_t count_us, struct timespec *utc) {$/;"	f
lgw_conf_board_s	loragw_hal.h	/^struct lgw_conf_board_s {$/;"	s
lgw_conf_debug_s	loragw_hal.h	/^struct lgw_conf_debug_s {$/;"	s
lgw_conf_lbt_chan_s	loragw_hal.h	/^struct lgw_conf_lbt_chan_s {$/;"	s
lgw_conf_lbt_s	loragw_hal.h	/^struct lgw_conf_lbt_s {$/;"	s
lgw_conf_rxif_s	loragw_hal.h	/^struct lgw_conf_rxif_s {$/;"	s
lgw_conf_rxrf_s	loragw_hal.h	/^struct lgw_conf_rxrf_s {$/;"	s
lgw_conf_timestamp_s	loragw_hal.h	/^struct lgw_conf_timestamp_s {$/;"	s
lgw_constant_adjust	sx1301hal/loragw_hal_sx1301.c	/^static void lgw_constant_adjust(void) {$/;"	f	file:
lgw_context	sx1302hal/loragw_hal_sx1302.c	/^static lgw_context_t lgw_context = {$/;"	v	file:
lgw_context_s	loragw_hal.h	/^typedef struct lgw_context_s {$/;"	s
lgw_context_t	loragw_hal.h	/^} lgw_context_t;$/;"	t	typeref:struct:lgw_context_s
lgw_debug_setconf	loragw_hal.h	/^    int (*lgw_debug_setconf)(struct lgw_conf_debug_s * conf);$/;"	m	struct:loragw
lgw_debug_setconf	sx1302hal/loragw_hal_sx1302.c	/^int lgw_debug_setconf(struct lgw_conf_debug_s * conf) {$/;"	f
lgw_fpga_configure	sx1301hal/loragw_fpga.c	/^int lgw_fpga_configure(uint32_t tx_notch_freq) {$/;"	f
lgw_fpga_get_tx_notch_delay	sx1301hal/loragw_fpga.c	/^float lgw_fpga_get_tx_notch_delay(void) {$/;"	f
lgw_fpga_reg_r	sx1301hal/loragw_fpga.c	/^int lgw_fpga_reg_r(uint16_t register_id, int32_t *reg_value) {$/;"	f
lgw_fpga_reg_rb	sx1301hal/loragw_fpga.c	/^int lgw_fpga_reg_rb(uint16_t register_id, uint8_t *data, uint16_t size) {$/;"	f
lgw_fpga_reg_w	sx1301hal/loragw_fpga.c	/^int lgw_fpga_reg_w(uint16_t register_id, int32_t reg_value) {$/;"	f
lgw_fpga_reg_wb	sx1301hal/loragw_fpga.c	/^int lgw_fpga_reg_wb(uint16_t register_id, uint8_t *data, uint16_t size) {$/;"	f
lgw_ft_spi_close	loragw_spi.ftdi.c	/^int lgw_ft_spi_close(void *spi_target) {$/;"	f
lgw_ft_spi_open	loragw_spi.ftdi.c	/^int lgw_ft_spi_open(void **spi_target_ptr) {$/;"	f
lgw_ft_spi_r	loragw_spi.ftdi.c	/^int lgw_ft_spi_r(void *spi_target, uint8_t spi_mux_target, uint8_t address, uint8_t *data) {$/;"	f
lgw_ft_spi_w	loragw_spi.ftdi.c	/^int lgw_ft_spi_w(void *spi_target, uint8_t spi_mux_target, uint8_t address, uint8_t data) {$/;"	f
lgw_get_eui	loragw_hal.h	/^    int (*lgw_get_eui)(uint64_t * eui);$/;"	m	struct:loragw
lgw_get_instcnt	sx1302hal/loragw_hal_sx1302.c	/^int lgw_get_instcnt(uint32_t* inst_cnt_us) {$/;"	f
lgw_get_sx1301_eui	sx1301hal/loragw_hal_sx1301.c	/^int lgw_get_sx1301_eui(uint64_t* eui) {$/;"	f
lgw_get_sx1301_temperature	sx1301hal/loragw_hal_sx1301.c	/^int lgw_get_sx1301_temperature(float* temperature) {$/;"	f
lgw_get_sx1301_trigcnt	sx1301hal/loragw_hal_sx1301.c	/^int lgw_get_sx1301_trigcnt(uint32_t* trig_cnt_us) {$/;"	f
lgw_get_sx1302_eui	sx1302hal/loragw_hal_sx1302.c	/^int lgw_get_sx1302_eui(uint64_t* eui) {$/;"	f
lgw_get_sx1302_temperature	sx1302hal/loragw_hal_sx1302.c	/^int lgw_get_sx1302_temperature(float* temperature) {$/;"	f
lgw_get_sx1302_trigcnt	sx1302hal/loragw_hal_sx1302.c	/^int lgw_get_sx1302_trigcnt(uint32_t* trig_cnt_us) {$/;"	f
lgw_get_temperature	loragw_hal.h	/^    int (*lgw_get_temperature)(float * temperature);$/;"	m	struct:loragw
lgw_get_trigcnt	loragw_hal.h	/^    int (*lgw_get_trigcnt)(uint32_t* trig_cnt_us);$/;"	m	struct:loragw
lgw_get_tx_start_delay	loragw_hal.c	/^uint16_t lgw_get_tx_start_delay(bool tx_notch_enable, uint8_t bw) {$/;"	f
lgw_gps2cnt	loragw_gps.c	/^int lgw_gps2cnt(struct tref ref, struct timespec gps_time, uint32_t *count_us) {$/;"	f
lgw_gps_disable	loragw_gps.c	/^int lgw_gps_disable(int fd) {$/;"	f
lgw_gps_enable	loragw_gps.c	/^int lgw_gps_enable(char *tty_path, char *gps_family, speed_t target_brate, int *fd_ptr) {$/;"	f
lgw_gps_get	loragw_gps.c	/^int lgw_gps_get(struct timespec *utc, struct timespec *gps_time, struct coord_s *loc, struct coord_s *err) {$/;"	f
lgw_gps_sync	loragw_gps.c	/^int lgw_gps_sync(struct tref *ref, uint32_t count_us, struct timespec utc, struct timespec gps_time) {$/;"	f
lgw_lbt_setconf	loragw_hal.c	/^int lgw_lbt_setconf(struct lgw_conf_lbt_s conf) {$/;"	f
lgw_lbt_setconf	loragw_hal.h	/^    int (*lgw_lbt_setconf)(struct lgw_conf_lbt_s conf);$/;"	m	struct:loragw
lgw_lbt_sx1301_setconf	sx1301hal/loragw_hal_sx1301.c	/^int lgw_lbt_sx1301_setconf(struct lgw_conf_lbt_s conf) {$/;"	f
lgw_lbt_target	loragw_lbt.c	/^void *lgw_lbt_target = NULL; \/*! generic pointer to the LBT device *\/$/;"	v
lgw_mem_rb	loragw_reg.c	/^int lgw_mem_rb(uint16_t mem_addr, uint8_t *data, uint16_t size, bool fifo_mode) {$/;"	f
lgw_mem_wb	loragw_reg.c	/^int lgw_mem_wb(uint16_t mem_addr, const uint8_t *data, uint16_t size) {$/;"	f
lgw_model_type_e	loragw_hal.h	/^enum lgw_model_type_e {$/;"	g
lgw_parse_nmea	loragw_gps.c	/^enum gps_msg lgw_parse_nmea(const char *serial_buff, int buff_size) {$/;"	f
lgw_parse_ubx	loragw_gps.c	/^enum gps_msg lgw_parse_ubx(const char *serial_buff, size_t buff_size, size_t *msg_size) {$/;"	f
lgw_pkt_rx_s	loragw_hal.h	/^struct lgw_pkt_rx_s {$/;"	s
lgw_pkt_tx_s	loragw_hal.h	/^struct lgw_pkt_tx_s {$/;"	s
lgw_radio_type_e	loragw_hal.h	/^enum lgw_radio_type_e {$/;"	g
lgw_radio_type_version_s	lg02hal/loragw_sx127x_radio.c	/^struct lgw_radio_type_version_s {$/;"	s	file:
lgw_radio_type_version_s	loragw_rado.c	/^struct lgw_radio_type_version_s {$/;"	s	file:
lgw_receive	loragw_hal.h	/^    int (*lgw_receive)(uint8_t max_pkt, struct lgw_pkt_rx_s *pkt_data);$/;"	m	struct:loragw
lgw_reg_r	loragw_reg.c	/^int lgw_reg_r(struct lgw_reg_s *loregs, uint16_t register_id, int32_t *reg_value) {$/;"	f
lgw_reg_rb	loragw_reg.c	/^int lgw_reg_rb(struct lgw_reg_s *loregs, uint16_t register_id, uint8_t *data, uint16_t size) {$/;"	f
lgw_reg_s	loragw_reg.h	/^struct lgw_reg_s {$/;"	s
lgw_reg_w	loragw_reg.c	/^int lgw_reg_w(struct lgw_reg_s *loregs, uint16_t register_id, int32_t reg_value) {$/;"	f
lgw_reg_wb	loragw_reg.c	/^int lgw_reg_wb(struct lgw_reg_s *loregs, uint16_t register_id, uint8_t *data, uint16_t size) {$/;"	f
lgw_regpage	loragw_reg.c	/^int lgw_regpage = -1; \/*! keep the value of the register page selected *\/$/;"	v
lgw_rssi_tcomp_s	loragw_hal.h	/^struct lgw_rssi_tcomp_s {$/;"	s
lgw_rxif_setconf	loragw_hal.h	/^    int (*lgw_rxif_setconf)(uint8_t if_chain, struct lgw_conf_rxif_s conf);$/;"	m	struct:loragw
lgw_rxif_sx1301_setconf	sx1301hal/loragw_hal_sx1301.c	/^int lgw_rxif_sx1301_setconf(uint8_t if_chain, struct lgw_conf_rxif_s conf) {$/;"	f
lgw_rxif_sx1302_setconf	sx1302hal/loragw_hal_sx1302.c	/^int lgw_rxif_sx1302_setconf(uint8_t if_chain, struct lgw_conf_rxif_s * conf) {$/;"	f
lgw_rxrf_setconf	loragw_hal.h	/^    int (*lgw_rxrf_setconf)(uint8_t rf_chain, struct lgw_conf_rxrf_s conf);$/;"	m	struct:loragw
lgw_rxrf_sx1301_setconf	sx1301hal/loragw_hal_sx1301.c	/^int lgw_rxrf_sx1301_setconf(uint8_t rf_chain, struct lgw_conf_rxrf_s conf) {$/;"	f
lgw_rxrf_sx1302_setconf	sx1302hal/loragw_hal_sx1302.c	/^int lgw_rxrf_sx1302_setconf(uint8_t rf_chain, struct lgw_conf_rxrf_s * conf) {$/;"	f
lgw_send	loragw_hal.h	/^    int (*lgw_send)(struct lgw_pkt_tx_s pkt_data);$/;"	m	struct:loragw
lgw_setup_sx125x	sx1301hal/loragw_radio_sx1301.c	/^int lgw_setup_sx125x(uint8_t rf_chain, uint8_t rf_clkout, bool rf_enable, uint8_t rf_radio_type, uint32_t freq_hz) {$/;"	f
lgw_setup_sx127x	lg02hal/loragw_sx127x_radio.c	/^int lgw_setup_sx127x(bool isftdi, uint32_t frequency, uint8_t modulation, enum lgw_sx127x_rxbw_e rxbw_khz, int8_t rssi_offset) {$/;"	f
lgw_setup_sx127x	loragw_rado.c	/^int lgw_setup_sx127x(bool isftdi, uint32_t frequency, uint8_t modulation, enum lgw_sx127x_rxbw_e rxbw_khz, int8_t rssi_offset) {$/;"	f
lgw_sf_getval	loragw_hal.c	/^int32_t lgw_sf_getval(int x) {$/;"	f
lgw_spi_close	loragw_spi.native.c	/^int lgw_spi_close(void *spi_target) {$/;"	f
lgw_spi_open	loragw_spi.native.c	/^int lgw_spi_open(const char * spidev_path, void **spi_target_ptr) {$/;"	f
lgw_spi_r	loragw_spi.native.c	/^int lgw_spi_r(void *spi_target, uint8_t spi_mux_target, uint16_t address, uint8_t *data) {$/;"	f
lgw_spi_rb	loragw_spi.native.c	/^int lgw_spi_rb(void *spi_target, uint8_t spi_mux_target, uint16_t address, uint8_t *data, uint16_t size) {$/;"	f
lgw_spi_target	loragw_spi.h	/^void *lgw_spi_target = NULL; \/*! generic pointer to the SPI device *\/$/;"	v
lgw_spi_w	loragw_spi.native.c	/^int lgw_spi_w(void *spi_target, uint8_t spi_mux_target, uint16_t address, uint8_t data) {$/;"	f
lgw_spi_wb	loragw_spi.native.c	/^int lgw_spi_wb(void *spi_target, uint8_t spi_mux_target, uint16_t address, const uint8_t *data, uint16_t size) {$/;"	f
lgw_start	loragw_hal.h	/^    int (*lgw_start)();$/;"	m	struct:loragw
lgw_status	loragw_hal.h	/^    int (*lgw_status)(uint8_t rf_chain, uint8_t select, uint8_t *code);$/;"	m	struct:loragw
lgw_stop	loragw_hal.h	/^    int (*lgw_stop)();$/;"	m	struct:loragw
lgw_sx125x_cal_rx_result_s	sx1302hal/loragw_cal.h	/^struct lgw_sx125x_cal_rx_result_s {$/;"	s
lgw_sx125x_cal_tx_result_s	sx1302hal/loragw_cal.h	/^struct lgw_sx125x_cal_tx_result_s {$/;"	s
lgw_sx125x_reg_r	sx1302hal/loragw_sx125x.c	/^int lgw_sx125x_reg_r(radio_reg_t idx, uint8_t *data, uint8_t rf_chain) {$/;"	f
lgw_sx125x_reg_w	sx1302hal/loragw_sx125x.c	/^int lgw_sx125x_reg_w(radio_reg_t idx, uint8_t data, uint8_t rf_chain) {$/;"	f
lgw_sx127x_FSK_bandwidth_s	lg02hal/loragw_sx127x_radio.c	/^struct lgw_sx127x_FSK_bandwidth_s {$/;"	s	file:
lgw_sx127x_FSK_bandwidth_s	loragw_rado.c	/^struct lgw_sx127x_FSK_bandwidth_s {$/;"	s	file:
lgw_sx127x_reg_r	lg02hal/loragw_sx127x_radio.c	/^int lgw_sx127x_reg_r(bool isftdi, uint8_t address, uint8_t *reg_value) {$/;"	f
lgw_sx127x_reg_r	loragw_rado.c	/^int lgw_sx127x_reg_r(bool isftdi, uint8_t address, uint8_t *reg_value) {$/;"	f
lgw_sx127x_reg_w	lg02hal/loragw_sx127x_radio.c	/^int lgw_sx127x_reg_w(bool isftdi, uint8_t address, uint8_t reg_value) {$/;"	f
lgw_sx127x_reg_w	loragw_rado.c	/^int lgw_sx127x_reg_w(bool isftdi, uint8_t address, uint8_t reg_value) {$/;"	f
lgw_sx127x_rxbw_e	lg02hal/loragw_sx127x_radio.h	/^enum lgw_sx127x_rxbw_e {$/;"	g
lgw_sx127x_rxbw_e	loragw_rado.h	/^enum lgw_sx127x_rxbw_e {$/;"	g
lgw_sx1301_connect	sx1301hal/loragw_reg_sx1301.c	/^int lgw_sx1301_connect(const char* spidev_path) {$/;"	f
lgw_sx1301_disconnect	sx1301hal/loragw_reg_sx1301.c	/^int lgw_sx1301_disconnect(void) {$/;"	f
lgw_sx1301_receive	sx1301hal/loragw_hal_sx1301.c	/^int lgw_sx1301_receive(uint8_t max_pkt, struct lgw_pkt_rx_s *pkt_data) {$/;"	f
lgw_sx1301_reset	sx1301hal/loragw_reg_sx1301.c	/^int lgw_sx1301_reset(void) {$/;"	f
lgw_sx1301_send	sx1301hal/loragw_hal_sx1301.c	/^int lgw_sx1301_send(struct lgw_pkt_tx_s pkt_data) {$/;"	f
lgw_sx1301_start	sx1301hal/loragw_hal_sx1301.c	/^int lgw_sx1301_start(void) {$/;"	f
lgw_sx1301_status	sx1301hal/loragw_hal_sx1301.c	/^int lgw_sx1301_status(uint8_t select, uint8_t *code) {$/;"	f
lgw_sx1301_stop	sx1301hal/loragw_hal_sx1301.c	/^int lgw_sx1301_stop(void) {$/;"	f
lgw_sx1302_connect	sx1302hal/loragw_reg_sx1302.c	/^int lgw_sx1302_connect(const char * spidev_path) {$/;"	f
lgw_sx1302_disconnect	sx1302hal/loragw_reg_sx1302.c	/^int lgw_sx1302_disconnect(void) {$/;"	f
lgw_sx1302_receive	sx1302hal/loragw_hal_sx1302.c	/^int lgw_sx1302_receive(uint8_t max_pkt, struct lgw_pkt_rx_s *pkt_data) {$/;"	f
lgw_sx1302_reg_r	sx1302hal/loragw_reg_sx1302.c	/^int lgw_sx1302_reg_r(uint16_t register_id, int32_t* reg_value) {$/;"	f
lgw_sx1302_reg_rb	sx1302hal/loragw_reg_sx1302.c	/^int lgw_sx1302_reg_rb(uint16_t register_id, uint8_t* data, uint16_t size) {$/;"	f
lgw_sx1302_reg_w	sx1302hal/loragw_reg_sx1302.c	/^int lgw_sx1302_reg_w(uint16_t register_id, int32_t* reg_value) {$/;"	f
lgw_sx1302_reg_wb	sx1302hal/loragw_reg_sx1302.c	/^int lgw_sx1302_reg_wb(uint16_t register_id, uint8_t* data, uint16_t size) {$/;"	f
lgw_sx1302_send	sx1302hal/loragw_hal_sx1302.c	/^int lgw_sx1302_send(struct lgw_pkt_tx_s * pkt_data) {$/;"	f
lgw_sx1302_start	sx1302hal/loragw_hal_sx1302.c	/^int lgw_sx1302_start(void) {$/;"	f
lgw_sx1302_status	sx1302hal/loragw_hal_sx1302.c	/^int lgw_sx1302_status(uint8_t rf_chain, uint8_t select, uint8_t *code) {$/;"	f
lgw_sx1302_stop	sx1302hal/loragw_hal_sx1302.c	/^int lgw_sx1302_stop(void) {$/;"	f
lgw_time_on_air	loragw_hal.c	/^uint32_t lgw_time_on_air(struct lgw_pkt_tx_s *packet) {$/;"	f
lgw_timestamp_setconf	sx1302hal/loragw_hal_sx1302.c	/^int lgw_timestamp_setconf(struct lgw_conf_timestamp_s * conf) {$/;"	f
lgw_tx_gain_lut_s	loragw_hal.h	/^struct lgw_tx_gain_lut_s {$/;"	s
lgw_tx_gain_s	loragw_hal.h	/^struct lgw_tx_gain_s {$/;"	s
lgw_txgain_setconf	loragw_hal.h	/^    int (*lgw_txgain_setconf)(struct lgw_tx_gain_lut_s *conf);$/;"	m	struct:loragw
lgw_txgain_sx1301_setconf	sx1301hal/loragw_hal_sx1301.c	/^int lgw_txgain_sx1301_setconf(struct lgw_tx_gain_lut_s *conf) {$/;"	f
lgw_txgain_sx1302_setconf	sx1302hal/loragw_hal_sx1302.c	/^int lgw_txgain_sx1302_setconf(uint8_t rf_chain, struct lgw_tx_gain_lut_s * conf) {$/;"	f
lgw_utc2cnt	loragw_gps.c	/^int lgw_utc2cnt(struct tref ref, struct timespec utc, uint32_t *count_us) {$/;"	f
lgw_version_info	loragw_hal.c	/^const char* lgw_version_info() {$/;"	f
lgw_version_string	loragw_hal.c	/^const char lgw_version_string[] = "Version: " LIBLORAGW_VERSION ";";$/;"	v
lgw_version_string	loragw_hal.h	/^const char lgw_version_string[] = "Version: " LIBLORAGW_VERSION ";";$/;"	v
load_firmware	sx1301hal/loragw_hal_sx1301.c	/^static int load_firmware(uint8_t target, uint8_t *firmware, uint16_t size) {$/;"	f	file:
log_file	sx1302hal/loragw_hal_sx1302.c	/^FILE * log_file = NULL;$/;"	v
log_file_name	loragw_hal.h	/^    char log_file_name[128];$/;"	m	struct:lgw_conf_debug_s
lon	loragw_gps.h	/^    double  lon;    \/*!> longitude [-180,180] (East +, West -)*\/$/;"	m	struct:coord_s
lora_crc16	sx1302hal/loragw_sx1302.c	/^void lora_crc16(const char data, int *crc) {$/;"	f
lora_multi_sfmask	sx1301hal/loragw_hal_sx1301.c	/^static uint8_t lora_multi_sfmask[LGW_MULTI_NB]; \/* enables SF for LoRa 'multi' modems *\/$/;"	v	file:
lora_rx_bw	sx1301hal/loragw_hal_sx1301.c	/^static uint8_t lora_rx_bw; \/* bandwidth setting for LoRa standalone modem *\/$/;"	v	file:
lora_rx_bw	sx1302hal/loragw_sx1302.h	/^    uint8_t     lora_rx_bw; \/* bandwidth setting for LoRa standalone modem *\/$/;"	m	struct:__anon3
lora_rx_implicit_coderate	sx1302hal/loragw_sx1302.h	/^    uint8_t     lora_rx_implicit_coderate; \/* implicit header payload coderate setting for LoRa standalone modem *\/$/;"	m	struct:__anon3
lora_rx_implicit_crc_en	sx1302hal/loragw_sx1302.h	/^    bool        lora_rx_implicit_crc_en; \/* implicit header payload crc enable setting for LoRa standalone modem *\/$/;"	m	struct:__anon3
lora_rx_implicit_hdr	sx1302hal/loragw_sx1302.h	/^    bool        lora_rx_implicit_hdr; \/* implicit header setting for LoRa standalone modem *\/$/;"	m	struct:__anon3
lora_rx_implicit_length	sx1302hal/loragw_sx1302.h	/^    uint8_t     lora_rx_implicit_length; \/* implicit header payload length setting for LoRa standalone modem *\/$/;"	m	struct:__anon3
lora_rx_ppm_offset	sx1301hal/loragw_hal_sx1301.c	/^static bool lora_rx_ppm_offset;$/;"	v	file:
lora_rx_sf	sx1301hal/loragw_hal_sx1301.c	/^static uint8_t lora_rx_sf; \/* spreading factor setting for LoRa standalone modem *\/$/;"	v	file:
lora_rx_sf	sx1302hal/loragw_sx1302.h	/^    uint8_t     lora_rx_sf; \/* spreading factor setting for LoRa standalone modem *\/$/;"	m	struct:__anon3
lora_service_cfg	loragw_hal.h	/^    struct lgw_conf_rxif_s      lora_service_cfg;                       \/* LoRa service channel config parameters *\/$/;"	m	struct:lgw_context_s	typeref:struct:lgw_context_s::lgw_conf_rxif_s
loragw	loragw_hal.h	/^struct loragw {$/;"	s
lorawan_public	loragw_hal.h	/^    bool    lorawan_public; \/*!> Enable ONLY for *public* networks using the LoRa MAC protocol *\/$/;"	m	struct:lgw_conf_board_s
lorawan_public	sx1301hal/loragw_hal_sx1301.c	/^static bool lorawan_public = false;$/;"	v	file:
lut	loragw_hal.h	/^    struct lgw_tx_gain_s    lut[TX_GAIN_LUT_SIZE_MAX];  \/*!> Array of Tx gain struct *\/$/;"	m	struct:lgw_tx_gain_lut_s	typeref:struct:lgw_tx_gain_lut_s::lgw_tx_gain_s
main	test/test_loragw_cal.c	/^int main(int argc, char **argv)$/;"	f
main	test/test_loragw_capture_ram.c	/^int main(int argc, char **argv)$/;"	f
main	test/test_loragw_counter.c	/^int main(int argc, char **argv)$/;"	f
main	test/test_loragw_gps.c	/^int main(int argc, char **argv)$/;"	f
main	test/test_loragw_hal_rx.c	/^int main(int argc, char **argv)$/;"	f
main	test/test_loragw_hal_tx.c	/^int main(int argc, char **argv)$/;"	f
main	test/test_loragw_i2c.c	/^int main(int argc, char ** argv)$/;"	f
main	test/test_loragw_reg.c	/^int main(int argc, char ** argv)$/;"	f
main	test/test_loragw_spi.c	/^int main(int argc, char ** argv)$/;"	f
main	test/test_loragw_spi_sx1250.c	/^int main(int argc, char ** argv)$/;"	f
main	tst/test_loragw_cal.c	/^int main(int argc, char **argv)$/;"	f
main	tst/test_loragw_gps.c	/^int main()$/;"	f
main	tst/test_loragw_hal.c	/^int main(int argc, char **argv)$/;"	f
main	tst/test_loragw_reg.c	/^int main()$/;"	f
main	tst/test_loragw_spi.c	/^int main()$/;"	f
mat1	tinymt32.h	/^    uint32_t mat1;$/;"	m	struct:TINYMT32_T
mat2	tinymt32.h	/^    uint32_t mat2;$/;"	m	struct:TINYMT32_T
match_label	loragw_gps.c	/^static bool match_label(const char *s, char *label, int size, char wildcard) {$/;"	f	file:
max_ts_metrics	loragw_hal.h	/^    uint8_t max_ts_metrics;$/;"	m	struct:lgw_conf_timestamp_s
mean	test/test_loragw_cal.c	/^    int32_t mean;$/;"	m	struct:cal_tx_log	file:
mix_gain	loragw_hal.h	/^    uint8_t mix_gain;   \/*!> 4 bits, control of the radio mixer *\/$/;"	m	struct:lgw_tx_gain_s
mix_gain	sx1302hal/loragw_cal.h	/^    uint8_t mix_gain;$/;"	m	struct:lgw_sx125x_cal_tx_result_s
modem_id	loragw_hal.h	/^	uint8_t     modem_id;$/;"	m	struct:lgw_pkt_rx_s
modem_id	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     modem_id;$/;"	m	struct:rx_packet_s
modulation	loragw_hal.h	/^    uint8_t     modulation;     \/*!> modulation to use for the packet *\/$/;"	m	struct:lgw_pkt_tx_s
modulation	loragw_hal.h	/^    uint8_t     modulation;     \/*!> modulation used by the packet *\/$/;"	m	struct:lgw_pkt_rx_s
mx_spi	loragw_spi.ftdi.c	/^static pthread_mutex_t mx_spi = PTHREAD_MUTEX_INITIALIZER;$/;"	v	file:
nb_channel	loragw_hal.h	/^    uint8_t                     nb_channel;         \/*!> number of LBT channels *\/$/;"	m	struct:lgw_conf_lbt_s
nb_ref_payload	loragw_hal.h	/^    uint8_t                     nb_ref_payload;$/;"	m	struct:lgw_conf_debug_s
nb_symbols	loragw_hal.h	/^    uint8_t nb_symbols;$/;"	m	struct:lgw_conf_timestamp_s
nibble_to_hexchar	loragw_gps.c	/^static char nibble_to_hexchar(uint8_t a) {$/;"	f	file:
nmea_checksum	loragw_gps.c	/^static int nmea_checksum(const char *nmea_string, int buff_size, char *checksum) {$/;"	f	file:
no_crc	loragw_hal.h	/^    bool        no_crc;         \/*!> if true, do not send a CRC in the packet *\/$/;"	m	struct:lgw_pkt_tx_s
no_header	loragw_hal.h	/^    bool        no_header;      \/*!> if true, enable implicit header mode (LoRa), fixed length (FSK) *\/$/;"	m	struct:lgw_pkt_tx_s
num_ts_metrics_stored	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     num_ts_metrics_stored;      \/* LoRa only *\/$/;"	m	struct:rx_packet_s
offs	loragw_reg.h	/^    uint8_t offs;        \/*!< position of the register LSB (between 0 to 7) *\/$/;"	m	struct:lgw_reg_s
offs	sx1302hal/loragw_sx125x.h	/^	uint8_t offs; \/* position of the register LSB (between 0 to 7) *\/$/;"	m	struct:radio_reg_s
offset_i	loragw_hal.h	/^    int8_t offset_i;    \/*!> (sx125x) calibrated I offset *\/$/;"	m	struct:lgw_tx_gain_s
offset_i	sx1302hal/loragw_cal.h	/^    int8_t offset_i;$/;"	m	struct:lgw_sx125x_cal_tx_result_s
offset_i_a	tst/test_loragw_cal.c	/^    int8_t offset_i_a [8];$/;"	m	struct:cal_res_s	file:
offset_i_b	tst/test_loragw_cal.c	/^    int8_t offset_i_b [8];$/;"	m	struct:cal_res_s	file:
offset_q	loragw_hal.h	/^    int8_t offset_q;    \/*!> (sx125x) calibrated Q offset *\/$/;"	m	struct:lgw_tx_gain_s
offset_q	sx1302hal/loragw_cal.h	/^    int8_t offset_q;$/;"	m	struct:lgw_sx125x_cal_tx_result_s
offset_q_a	tst/test_loragw_cal.c	/^    int8_t offset_q_a [8];$/;"	m	struct:cal_res_s	file:
offset_q_b	tst/test_loragw_cal.c	/^    int8_t offset_q_b [8];$/;"	m	struct:cal_res_s	file:
offset_rej_a	tst/test_loragw_cal.c	/^    uint8_t offset_rej_a [8];$/;"	m	struct:cal_res_s	file:
offset_rej_b	tst/test_loragw_cal.c	/^    uint8_t offset_rej_b [8];$/;"	m	struct:cal_res_s	file:
paDutyCycle	sx1302hal/loragw_agc_params.h	/^    uint8_t paDutyCycle;    \/* sx1250 only *\/$/;"	m	struct:agc_gain_params_s
pa_gain	loragw_hal.h	/^    uint8_t pa_gain;    \/*!> 2 bits, control of the external PA (SX1301 I\/O) *\/$/;"	m	struct:lgw_tx_gain_s
packet_checksum	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     packet_checksum;$/;"	m	struct:rx_packet_s
page	loragw_reg.h	/^    int8_t  page;        \/*!< page containing the register (-1 for all pages) *\/$/;"	m	struct:lgw_reg_s
page_switch	loragw_reg.c	/^int page_switch(uint8_t target) {$/;"	f
payload	loragw_hal.h	/^    uint8_t     payload[256];   \/*!> buffer containing the payload *\/$/;"	m	struct:lgw_pkt_rx_s
payload	loragw_hal.h	/^    uint8_t     payload[256];   \/*!> buffer containing the payload *\/$/;"	m	struct:lgw_pkt_tx_s
payload	loragw_hal.h	/^    uint8_t payload[255];$/;"	m	struct:conf_ref_payload_s
payload	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     payload[255];$/;"	m	struct:rx_packet_s
payload_crc_error	sx1302hal/loragw_sx1302_rx.h	/^    bool        payload_crc_error;$/;"	m	struct:rx_packet_s
period_certification	tinymt32.c	/^static void period_certification(tinymt32_t * random) {$/;"	f	file:
phi	sx1302hal/loragw_cal.h	/^    int8_t phi;$/;"	m	struct:lgw_sx125x_cal_rx_result_s
phi_a	tst/test_loragw_cal.c	/^    int8_t phi_a;$/;"	m	struct:cal_res_s	file:
phi_b	tst/test_loragw_cal.c	/^    int8_t phi_b;$/;"	m	struct:cal_res_s	file:
ppm_ref	test/test_loragw_gps.c	/^struct tref ppm_ref;$/;"	v	typeref:struct:tref
ppm_ref	tst/test_loragw_gps.c	/^struct tref ppm_ref;$/;"	v	typeref:struct:tref
pps	sx1302hal/loragw_sx1302_timestamp.h	/^    struct timestamp_info_s pps;  \/* holds current reference of the pps-trigged counter *\/$/;"	m	struct:timestamp_counter_s	typeref:struct:timestamp_counter_s::timestamp_info_s
preamble	loragw_hal.h	/^    uint16_t    preamble;       \/*!> set the preamble length, 0 for default *\/$/;"	m	struct:lgw_pkt_tx_s
prev_cnt	loragw_hal.h	/^    uint32_t prev_cnt;$/;"	m	struct:conf_ref_payload_s
pwr_idx	loragw_hal.h	/^    uint8_t pwr_idx;    \/*!> (sx1250) 6 bits: control the radio power index to be used for configuration *\/$/;"	m	struct:lgw_tx_gain_s
q_offset	test/test_loragw_cal.c	/^    int32_t q_offset;$/;"	m	struct:cal_tx_log	file:
quit_sig	test/test_loragw_cal.c	/^static int quit_sig = 0; \/* 1 -> application terminates without shutting down the hardware *\/$/;"	v	file:
quit_sig	test/test_loragw_capture_ram.c	/^static int quit_sig = 0; \/* 1 -> application terminates without shutting down the hardware *\/$/;"	v	file:
quit_sig	test/test_loragw_counter.c	/^static int quit_sig = 0; \/* 1 -> application terminates without shutting down the hardware *\/$/;"	v	file:
quit_sig	test/test_loragw_gps.c	/^static int quit_sig = 0; \/* 1 -> application terminates without shutting down the hardware *\/$/;"	v	file:
quit_sig	test/test_loragw_hal_rx.c	/^static int quit_sig = 0; \/* 1 -> application terminates without shutting down the hardware *\/$/;"	v	file:
quit_sig	test/test_loragw_hal_tx.c	/^static int quit_sig = 0; \/* 1 -> application terminates without shutting down the hardware *\/$/;"	v	file:
quit_sig	test/test_loragw_i2c.c	/^static int quit_sig = 0; \/* 1 -> application terminates without shutting down the hardware *\/$/;"	v	file:
quit_sig	test/test_loragw_spi.c	/^static int quit_sig = 0; \/* 1 -> application terminates without shutting down the hardware *\/$/;"	v	file:
quit_sig	test/test_loragw_spi_sx1250.c	/^static int quit_sig = 0; \/* 1 -> application terminates without shutting down the hardware *\/$/;"	v	file:
quit_sig	tst/test_loragw_gps.c	/^static int quit_sig = 0; \/* 1 -> application terminates without shutting down the hardware *\/$/;"	v	file:
quit_sig	tst/test_loragw_hal.c	/^static int quit_sig = 0; \/* 1 -> application terminates without shutting down the hardware *\/$/;"	v	file:
radio_reg_s	sx1302hal/loragw_sx125x.h	/^struct radio_reg_s$/;"	s
radio_reg_t	sx1302hal/loragw_sx125x.h	/^radio_reg_t;$/;"	t	typeref:enum:__anon1
rdon	loragw_reg.h	/^    bool    rdon;        \/*!< 1 indicates a read-only register *\/$/;"	m	struct:lgw_reg_s
read_capture	tst/test_loragw_cal.c	/^int read_capture(int16_t *sig_i, int16_t *sig_q, int nb_samp) {$/;"	f
ref_payload	loragw_hal.h	/^    struct conf_ref_payload_s   ref_payload[16];$/;"	m	struct:lgw_conf_debug_s	typeref:struct:lgw_conf_debug_s::conf_ref_payload_s
reg_r_align32	loragw_reg.c	/^int reg_r_align32(void *spi_target, uint8_t spi_mux_target, struct lgw_reg_s r, int32_t *reg_value) {$/;"	f
reg_version	lg02hal/loragw_sx127x_radio.c	/^    uint8_t reg_version;$/;"	m	struct:lgw_radio_type_version_s	file:
reg_version	loragw_rado.c	/^    uint8_t reg_version;$/;"	m	struct:lgw_radio_type_version_s	file:
reg_w_align32	loragw_reg.c	/^int reg_w_align32(void *spi_target, uint8_t spi_mux_target, struct lgw_reg_s r, int32_t reg_value) {$/;"	f
rej	sx1302hal/loragw_cal.h	/^    uint16_t rej;$/;"	m	struct:lgw_sx125x_cal_rx_result_s
rej	sx1302hal/loragw_cal.h	/^    uint16_t rej;$/;"	m	struct:lgw_sx125x_cal_tx_result_s
rej_init	sx1302hal/loragw_cal.h	/^    uint16_t rej_init;$/;"	m	struct:lgw_sx125x_cal_rx_result_s
reset_sx127x	lg02hal/loragw_sx127x_radio.c	/^int reset_sx127x(bool isftdi, int invert) {$/;"	f
reset_sx127x	loragw_rado.c	/^int reset_sx127x(bool isftdi, int invert) {$/;"	f
rf_chain	loragw_hal.h	/^    uint8_t     rf_chain;       \/*!> through which RF chain the packet was received *\/$/;"	m	struct:lgw_pkt_rx_s
rf_chain	loragw_hal.h	/^    uint8_t     rf_chain;       \/*!> through which RF chain will the packet be sent *\/$/;"	m	struct:lgw_pkt_tx_s
rf_chain	loragw_hal.h	/^    uint8_t     rf_chain;       \/*!> to which RF chain is that IF chain associated *\/$/;"	m	struct:lgw_conf_rxif_s
rf_chain_cfg	loragw_hal.h	/^    struct lgw_conf_rxrf_s      rf_chain_cfg[LGW_RF_CHAIN_NB];$/;"	m	struct:lgw_context_s	typeref:struct:lgw_context_s::lgw_conf_rxrf_s
rf_clkout	sx1301hal/loragw_hal_sx1301.c	/^static uint8_t rf_clkout = 0;$/;"	v	file:
rf_clkout	test/test_loragw_capture_ram.c	/^static uint8_t rf_clkout = 0;$/;"	v	file:
rf_enable	sx1301hal/loragw_hal_sx1301.c	/^static bool rf_enable[LGW_RF_CHAIN_NB];$/;"	v	file:
rf_enable	test/test_loragw_capture_ram.c	/^static bool rf_enable[LGW_RF_CHAIN_NB];$/;"	v	file:
rf_power	loragw_hal.h	/^    int8_t      rf_power;       \/*!> TX power, in dBm *\/$/;"	m	struct:lgw_pkt_tx_s
rf_power	loragw_hal.h	/^    int8_t  rf_power;   \/*!> measured TX power at the board connector, in dBm *\/$/;"	m	struct:lgw_tx_gain_s
rf_radio_type	sx1301hal/loragw_hal_sx1301.c	/^static enum lgw_radio_type_e rf_radio_type[LGW_RF_CHAIN_NB];$/;"	v	typeref:enum:lgw_radio_type_e	file:
rf_radio_type	test/test_loragw_cal.c	/^static lgw_radio_type_t rf_radio_type[LGW_RF_CHAIN_NB] = {LGW_RADIO_TYPE_SX1257, LGW_RADIO_TYPE_SX1257};$/;"	v	file:
rf_radio_type	test/test_loragw_capture_ram.c	/^static lgw_radio_type_t rf_radio_type[LGW_RF_CHAIN_NB];$/;"	v	file:
rf_rssi_offset	sx1301hal/loragw_hal_sx1301.c	/^static float rf_rssi_offset[LGW_RF_CHAIN_NB];$/;"	v	file:
rf_rx_freq	sx1301hal/loragw_hal_sx1301.c	/^static uint32_t rf_rx_freq[LGW_RF_CHAIN_NB]; \/* absolute, in Hz *\/$/;"	v	file:
rf_rx_freq	test/test_loragw_cal.c	/^static uint32_t rf_rx_freq[LGW_RF_CHAIN_NB] = {865500000, 865500000};$/;"	v	file:
rf_rx_freq	test/test_loragw_capture_ram.c	/^static uint32_t rf_rx_freq[LGW_RF_CHAIN_NB]; \/* absolute, in Hz *\/$/;"	v	file:
rf_rx_image_amp	sx1302hal/loragw_cal.c	/^static int8_t rf_rx_image_amp[LGW_RF_CHAIN_NB] = {0, 0};$/;"	v	file:
rf_rx_image_phi	sx1302hal/loragw_cal.c	/^static int8_t rf_rx_image_phi[LGW_RF_CHAIN_NB] = {0, 0};$/;"	v	file:
rf_tx_enable	sx1301hal/loragw_hal_sx1301.c	/^static bool rf_tx_enable[LGW_RF_CHAIN_NB];$/;"	v	file:
rf_tx_notch_freq	sx1301hal/loragw_hal_sx1301.c	/^static uint32_t rf_tx_notch_freq[LGW_RF_CHAIN_NB];$/;"	v	file:
rssi_chan_avg	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     rssi_chan_avg;$/;"	m	struct:rx_packet_s
rssi_chan_max_neg_delta	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     rssi_chan_max_neg_delta;$/;"	m	struct:rx_packet_s
rssi_chan_max_pos_delta	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     rssi_chan_max_pos_delta;$/;"	m	struct:rx_packet_s
rssi_offset	loragw_hal.h	/^    float                   rssi_offset;    \/*!> Board-specific RSSI correction factor *\/$/;"	m	struct:lgw_conf_rxrf_s
rssi_offset	loragw_hal.h	/^    int8_t                      rssi_offset;        \/*!> RSSI offset to be applied to SX127x RSSI values *\/$/;"	m	struct:lgw_conf_lbt_s
rssi_sig_max_neg_delta	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     rssi_sig_max_neg_delta;     \/* LoRa only *\/$/;"	m	struct:rx_packet_s
rssi_sig_max_pos_delta	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     rssi_sig_max_pos_delta;     \/* LoRa only *\/$/;"	m	struct:rx_packet_s
rssi_signal_avg	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     rssi_signal_avg;            \/* LoRa only *\/$/;"	m	struct:rx_packet_s
rssi_target	loragw_hal.h	/^    int8_t                      rssi_target;        \/*!> RSSI threshold to detect if channel is busy or not (dBm) *\/$/;"	m	struct:lgw_conf_lbt_s
rssi_tcomp	loragw_hal.h	/^	struct lgw_rssi_tcomp_s rssi_tcomp;         \/*!> Board-specific RSSI temperature compensation coefficients *\/$/;"	m	struct:lgw_conf_rxrf_s	typeref:struct:lgw_conf_rxrf_s::lgw_rssi_tcomp_s
rssic	loragw_hal.h	/^    float       rssic;          \/*!> average RSSI of the channel in dB *\/$/;"	m	struct:lgw_pkt_rx_s
rssis	loragw_hal.h	/^    float       rssis;          \/*!> average RSSI of the signal in dB *\/$/;"	m	struct:lgw_pkt_rx_s
rx_buffer	sx1302hal/loragw_sx1302.c	/^rx_buffer_t rx_buffer;$/;"	v
rx_buffer_del	sx1302hal/loragw_sx1302_rx.c	/^int rx_buffer_del(rx_buffer_t * self) {$/;"	f
rx_buffer_dump	sx1302hal/loragw_sx1302_rx.c	/^void rx_buffer_dump(FILE * file, uint16_t start_addr, uint16_t end_addr) {$/;"	f
rx_buffer_fetch	sx1302hal/loragw_sx1302_rx.c	/^int rx_buffer_fetch(rx_buffer_t * self) {$/;"	f
rx_buffer_new	sx1302hal/loragw_sx1302_rx.c	/^int rx_buffer_new(rx_buffer_t * self) {$/;"	f
rx_buffer_pop	sx1302hal/loragw_sx1302_rx.c	/^int rx_buffer_pop(rx_buffer_t * self, rx_packet_t * pkt) {$/;"	f
rx_buffer_read_ptr_addr	sx1302hal/loragw_sx1302_rx.c	/^uint16_t rx_buffer_read_ptr_addr(void) {$/;"	f
rx_buffer_s	sx1302hal/loragw_sx1302_rx.h	/^typedef struct rx_buffer_s {$/;"	s
rx_buffer_t	sx1302hal/loragw_sx1302_rx.h	/^} rx_buffer_t;$/;"	t	typeref:struct:rx_buffer_s
rx_buffer_write_ptr_addr	sx1302hal/loragw_sx1302_rx.c	/^uint16_t rx_buffer_write_ptr_addr(void) {$/;"	f
rx_channel_in	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     rx_channel_in;$/;"	m	struct:rx_packet_s
rx_crc16_value	sx1302hal/loragw_sx1302_rx.h	/^    uint16_t    rx_crc16_value;             \/* LoRa only *\/$/;"	m	struct:rx_packet_s
rx_packet_s	sx1302hal/loragw_sx1302_rx.h	/^typedef struct rx_packet_s {$/;"	s
rx_packet_t	sx1302hal/loragw_sx1302_rx.h	/^} rx_packet_t;$/;"	t	typeref:struct:rx_packet_s
rx_rate_sf	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     rx_rate_sf;                 \/* LoRa only *\/$/;"	m	struct:rx_packet_s
rxbytenb_modem	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     rxbytenb_modem;$/;"	m	struct:rx_packet_s
sampling_frequency	test/test_loragw_capture_ram.c	/^uint32_t sampling_frequency[] = {4e6, 4e6, 4e6, 4e6, 4e6, 4e6, 4e6, 0, 0, 1e6, 125e3, 125e3, 125e3, 125e3, 125e3, 125e3, 125e3, 125e3, 8e6, 125e3, 125e3, 125e3, 0, 32e6, 32e6, 0, 32e6, 32e6, 0, 32e6, 32e6, 32e6};$/;"	v
scan_time_us	loragw_hal.h	/^    uint16_t scan_time_us;$/;"	m	struct:lgw_conf_lbt_chan_s
setup_sx1272_FSK	lg02hal/loragw_sx127x_radio.c	/^int setup_sx1272_FSK(bool isftdi, uint32_t frequency, enum lgw_sx127x_rxbw_e rxbw_khz, int8_t rssi_offset) {$/;"	f
setup_sx1272_FSK	loragw_rado.c	/^int setup_sx1272_FSK(bool isftdi, uint32_t frequency, enum lgw_sx127x_rxbw_e rxbw_khz, int8_t rssi_offset) {$/;"	f
setup_sx1276_FSK	lg02hal/loragw_sx127x_radio.c	/^int setup_sx1276_FSK(bool isftdi, uint32_t frequency, enum lgw_sx127x_rxbw_e rxbw_khz, int8_t rssi_offset) {$/;"	f
setup_sx1276_FSK	loragw_rado.c	/^int setup_sx1276_FSK(bool isftdi, uint32_t frequency, enum lgw_sx127x_rxbw_e rxbw_khz, int8_t rssi_offset) {$/;"	f
setup_tx_dc_offset	test/test_loragw_cal.c	/^int setup_tx_dc_offset(uint8_t rf_chain, uint32_t freq_hz, uint8_t dac_gain, uint8_t mix_gain, uint8_t radio_type) {$/;"	f
sig	sx1302hal/loragw_cal.h	/^    uint16_t sig;$/;"	m	struct:lgw_sx125x_cal_tx_result_s
sig_handler	test/test_loragw_cal.c	/^static void sig_handler(int sigio)$/;"	f	file:
sig_handler	test/test_loragw_capture_ram.c	/^static void sig_handler(int sigio)$/;"	f	file:
sig_handler	test/test_loragw_counter.c	/^static void sig_handler(int sigio) {$/;"	f	file:
sig_handler	test/test_loragw_gps.c	/^static void sig_handler(int sigio) {$/;"	f	file:
sig_handler	test/test_loragw_hal_rx.c	/^static void sig_handler(int sigio) {$/;"	f	file:
sig_handler	test/test_loragw_hal_tx.c	/^static void sig_handler(int sigio)$/;"	f	file:
sig_handler	test/test_loragw_i2c.c	/^static void sig_handler(int sigio) {$/;"	f	file:
sig_handler	test/test_loragw_spi.c	/^static void sig_handler(int sigio) {$/;"	f	file:
sig_handler	test/test_loragw_spi_sx1250.c	/^static void sig_handler(int sigio) {$/;"	f	file:
sig_handler	tst/test_loragw_gps.c	/^static void sig_handler(int sigio) {$/;"	f	file:
sig_handler	tst/test_loragw_hal.c	/^static void sig_handler(int sigio) {$/;"	f	file:
sign	loragw_reg.h	/^    bool    sign;        \/*!< 1 indicates the register is signed (2 complem.) *\/$/;"	m	struct:lgw_reg_s
single_input_mode	loragw_hal.h	/^    bool                    single_input_mode;  \/*!> Configure the radio in single or differential input mode (SX1250 only) *\/$/;"	m	struct:lgw_conf_rxrf_s
size	loragw_hal.h	/^    uint16_t    size;           \/*!> payload size in bytes *\/$/;"	m	struct:lgw_pkt_rx_s
size	loragw_hal.h	/^    uint16_t    size;           \/*!> payload size in bytes *\/$/;"	m	struct:lgw_pkt_tx_s
size	loragw_hal.h	/^    uint8_t                 size;                       \/*!> Number of LUT indexes *\/$/;"	m	struct:lgw_tx_gain_lut_s
snr	loragw_hal.h	/^    float       snr;            \/*!> average packet SNR, in dB (LoRa only) *\/$/;"	m	struct:lgw_pkt_rx_s
snr	sx1302hal/loragw_cal.h	/^    uint16_t snr;$/;"	m	struct:lgw_sx125x_cal_rx_result_s
snr_average	sx1302hal/loragw_sx1302_rx.h	/^    int8_t      snr_average;                \/* LoRa only *\/$/;"	m	struct:rx_packet_s
snr_max	loragw_hal.h	/^    float       snr_max;        \/*!> maximum packet SNR, in dB (LoRa only) *\/$/;"	m	struct:lgw_pkt_rx_s
snr_min	loragw_hal.h	/^    float       snr_min;        \/*!> minimum packet SNR, in dB (LoRa only) *\/$/;"	m	struct:lgw_pkt_rx_s
spi_path	loragw_hal.h	/^    char*                       spi_path;$/;"	m	struct:lgw_conf_lbt_s
spidev_path	loragw_hal.h	/^    char    spidev_path[64];\/*!> Path to access the SPI device to connect to the SX1302 *\/$/;"	m	struct:lgw_conf_board_s
status	loragw_hal.h	/^    uint8_t     status;         \/*!> status of the received packet *\/$/;"	m	struct:lgw_pkt_rx_s
status	tinymt32.h	/^    uint32_t status[4];$/;"	m	struct:TINYMT32_T
str_chop	loragw_gps.c	/^int str_chop(char *s, int buff_size, char separator, int *idx_ary, int max_idx) {$/;"	f
stts751_configure	sx1302hal/loragw_stts751.c	/^int stts751_configure(int i2c_fd, uint8_t i2c_addr) {$/;"	f
stts751_get_temperature	sx1302hal/loragw_stts751.c	/^int stts751_get_temperature(int i2c_fd, uint8_t i2c_addr, float * temperature) {$/;"	f
sx1250_calibrate	sx1302hal/loragw_sx1250.c	/^int sx1250_calibrate(uint8_t rf_chain, uint32_t freq_hz) {$/;"	f
sx1250_op_code_t	sx1302hal/loragw_sx1250.h	/^} sx1250_op_code_t;$/;"	t	typeref:enum:__anon5
sx1250_packet_type_t	sx1302hal/loragw_sx1250.h	/^} sx1250_packet_type_t;$/;"	t	typeref:enum:__anon7
sx1250_ramp_time_t	sx1302hal/loragw_sx1250.h	/^} sx1250_ramp_time_t;$/;"	t	typeref:enum:__anon8
sx1250_read_command	sx1302hal/loragw_sx1250.c	/^int sx1250_read_command(uint8_t rf_chain, sx1250_op_code_t op_code, uint8_t *data, uint16_t size) {$/;"	f
sx1250_setup	sx1302hal/loragw_sx1250.c	/^int sx1250_setup(uint8_t rf_chain, uint32_t freq_hz, bool single_input_mode) {$/;"	f
sx1250_standby_modes_t	sx1302hal/loragw_sx1250.h	/^} sx1250_standby_modes_t;$/;"	t	typeref:enum:__anon6
sx1250_write_command	sx1302hal/loragw_sx1250.c	/^int sx1250_write_command(uint8_t rf_chain, sx1250_op_code_t op_code, uint8_t *data, uint16_t size) {$/;"	f
sx125x_cal	tst/test_loragw_cal.c	/^uint8_t sx125x_cal(uint8_t cal_cmd, struct cal_res_s *cal_res) {$/;"	f
sx125x_cal_rx_image	sx1302hal/loragw_cal.c	/^int sx125x_cal_rx_image(uint8_t rf_chain, uint32_t freq_hz, bool use_loopback, uint8_t radio_type, struct lgw_sx125x_cal_rx_result_s * res) {$/;"	f
sx125x_cal_tx_dc_offset	sx1302hal/loragw_cal.c	/^int sx125x_cal_tx_dc_offset(uint8_t rf_chain, uint32_t freq_hz, uint8_t dac_gain, uint8_t mix_gain, uint8_t radio_type, struct lgw_sx125x_cal_tx_result_s * res) {$/;"	f
sx125x_read	sx1301hal/loragw_radio_sx1301.c	/^uint8_t sx125x_read(uint8_t channel, uint8_t addr) {$/;"	f
sx125x_reg_r	sx1302hal/loragw_sx125x.c	/^int sx125x_reg_r(void *spi_target, uint8_t spi_mux_target, uint8_t address, uint8_t *data) {$/;"	f
sx125x_reg_w	sx1302hal/loragw_sx125x.c	/^int sx125x_reg_w(void *spi_target, uint8_t spi_mux_target, uint8_t address, uint8_t data) {$/;"	f
sx125x_regs	sx1302hal/loragw_sx125x.c	/^static const struct radio_reg_s sx125x_regs[RADIO_TOTALREGS] = {$/;"	v	typeref:struct:radio_reg_s	file:
sx125x_setup	sx1302hal/loragw_sx125x.c	/^int sx125x_setup(uint8_t rf_chain, uint8_t rf_clkout, bool rf_enable, uint8_t rf_radio_type, uint32_t freq_hz) {$/;"	f
sx125x_write	sx1301hal/loragw_radio_sx1301.c	/^void sx125x_write(uint8_t channel, uint8_t addr, uint8_t data) {$/;"	f
sx127x_FskBandwidths	lg02hal/loragw_sx127x_radio.c	/^const struct lgw_sx127x_FSK_bandwidth_s sx127x_FskBandwidths[] =$/;"	v	typeref:struct:lgw_sx127x_FSK_bandwidth_s
sx127x_FskBandwidths	loragw_rado.c	/^const struct lgw_sx127x_FSK_bandwidth_s sx127x_FskBandwidths[] =$/;"	v	typeref:struct:lgw_sx127x_FSK_bandwidth_s
sx1301_regs	sx1301hal/loragw_reg_sx1301.c	/^const struct lgw_reg_s sx1301_regs[LGW_SX1301_TOTALREGS] = {$/;"	v	typeref:struct:lgw_reg_s
sx1302_agc_load_firmware	sx1302hal/loragw_sx1302.c	/^int sx1302_agc_load_firmware(const uint8_t *firmware) {$/;"	f
sx1302_agc_mailbox_read	sx1302hal/loragw_sx1302.c	/^int sx1302_agc_mailbox_read(uint8_t mailbox, uint8_t* value) {$/;"	f
sx1302_agc_mailbox_write	sx1302hal/loragw_sx1302.c	/^int sx1302_agc_mailbox_write(uint8_t mailbox, uint8_t value) {$/;"	f
sx1302_agc_start	sx1302hal/loragw_sx1302.c	/^int sx1302_agc_start(uint8_t version, lgw_radio_type_t radio_type, uint8_t ana_gain, uint8_t dec_gain, uint8_t fdd_mode) {$/;"	f
sx1302_agc_status	sx1302hal/loragw_sx1302.c	/^int sx1302_agc_status(uint8_t* status) {$/;"	f
sx1302_agc_wait_status	sx1302hal/loragw_sx1302.c	/^int sx1302_agc_wait_status(uint8_t status) {$/;"	f
sx1302_arb_debug_read	sx1302hal/loragw_sx1302.c	/^int sx1302_arb_debug_read(uint8_t reg_id, uint8_t* value) {$/;"	f
sx1302_arb_debug_write	sx1302hal/loragw_sx1302.c	/^int sx1302_arb_debug_write(uint8_t reg_id, uint8_t value) {$/;"	f
sx1302_arb_get_debug_stats_alloc	sx1302hal/loragw_sx1302.c	/^uint8_t sx1302_arb_get_debug_stats_alloc(uint8_t channel) {$/;"	f
sx1302_arb_get_debug_stats_detect	sx1302hal/loragw_sx1302.c	/^uint8_t sx1302_arb_get_debug_stats_detect(uint8_t channel) {$/;"	f
sx1302_arb_load_firmware	sx1302hal/loragw_sx1302.c	/^int sx1302_arb_load_firmware(const uint8_t *firmware) {$/;"	f
sx1302_arb_print_debug_stats	sx1302hal/loragw_sx1302.c	/^void sx1302_arb_print_debug_stats(void) {$/;"	f
sx1302_arb_set_debug_stats	sx1302hal/loragw_sx1302.c	/^void sx1302_arb_set_debug_stats(bool enable, uint8_t sf) {$/;"	f
sx1302_arb_start	sx1302hal/loragw_sx1302.c	/^int sx1302_arb_start(uint8_t version) {$/;"	f
sx1302_arb_status	sx1302hal/loragw_sx1302.c	/^int sx1302_arb_status(uint8_t* status) {$/;"	f
sx1302_arb_wait_status	sx1302hal/loragw_sx1302.c	/^int sx1302_arb_wait_status(uint8_t status) {$/;"	f
sx1302_cal_start	sx1302hal/loragw_cal.c	/^int sx1302_cal_start(uint8_t version, struct lgw_conf_rxrf_s * rf_chain_cfg, struct lgw_tx_gain_lut_s * txgain_lut) {$/;"	f
sx1302_channelizer_configure	sx1302hal/loragw_sx1302.c	/^int sx1302_channelizer_configure(struct lgw_conf_rxif_s * if_cfg, bool fix_gain) {$/;"	f
sx1302_fetch	sx1302hal/loragw_sx1302.c	/^int sx1302_fetch(uint8_t * nb_pkt) {$/;"	f
sx1302_fsk_cfg_t	sx1302hal/loragw_sx1302.h	/^} sx1302_fsk_cfg_t;$/;"	t	typeref:struct:__anon4
sx1302_fsk_configure	sx1302hal/loragw_sx1302.c	/^int sx1302_fsk_configure(struct lgw_conf_rxif_s * cfg) {$/;"	f
sx1302_get_eui	sx1302hal/loragw_sx1302.c	/^int sx1302_get_eui(uint64_t * eui) {$/;"	f
sx1302_get_ifmod_config	sx1302hal/loragw_sx1302.c	/^uint8_t sx1302_get_ifmod_config(uint8_t if_chain) {$/;"	f
sx1302_gps_enable	sx1302hal/loragw_sx1302.c	/^int sx1302_gps_enable(bool enable) {$/;"	f
sx1302_if_cfg_t	sx1302hal/loragw_sx1302.h	/^} sx1302_if_cfg_t;$/;"	t	typeref:struct:__anon2
sx1302_init	sx1302hal/loragw_sx1302.c	/^void sx1302_init(struct lgw_conf_timestamp_s *conf_ts) {$/;"	f
sx1302_lora_correlator_configure	sx1302hal/loragw_sx1302.c	/^int sx1302_lora_correlator_configure() {$/;"	f
sx1302_lora_modem_configure	sx1302hal/loragw_sx1302.c	/^int sx1302_lora_modem_configure(uint32_t radio_freq_hz) {$/;"	f
sx1302_lora_payload_crc	sx1302hal/loragw_sx1302.c	/^uint16_t sx1302_lora_payload_crc(const uint8_t * data, uint8_t size) {$/;"	f
sx1302_lora_service_cfg_t	sx1302hal/loragw_sx1302.h	/^} sx1302_lora_service_cfg_t;$/;"	t	typeref:struct:__anon3
sx1302_lora_service_correlator_configure	sx1302hal/loragw_sx1302.c	/^int sx1302_lora_service_correlator_configure(struct lgw_conf_rxif_s * cfg) {$/;"	f
sx1302_lora_service_modem_configure	sx1302hal/loragw_sx1302.c	/^int sx1302_lora_service_modem_configure(struct lgw_conf_rxif_s * cfg, uint32_t radio_freq_hz) {$/;"	f
sx1302_lora_syncword	sx1302hal/loragw_sx1302.c	/^int sx1302_lora_syncword(bool public, uint8_t lora_service_sf) {$/;"	f
sx1302_modem_enable	sx1302hal/loragw_sx1302.c	/^int sx1302_modem_enable(void) {$/;"	f
sx1302_pa_lna_lut_configure	sx1302hal/loragw_sx1302.c	/^int sx1302_pa_lna_lut_configure(void) {$/;"	f
sx1302_parse	sx1302hal/loragw_sx1302.c	/^int sx1302_parse(lgw_context_t * context, struct lgw_pkt_rx_s * p) {$/;"	f
sx1302_radio_calibrate	sx1302hal/loragw_sx1302.c	/^int sx1302_radio_calibrate(struct lgw_conf_rxrf_s * context_rf_chain, uint8_t clksrc, struct lgw_tx_gain_lut_s * txgain_lut) {$/;"	f
sx1302_radio_clock_select	sx1302hal/loragw_sx1302.c	/^int sx1302_radio_clock_select(uint8_t rf_chain) {$/;"	f
sx1302_radio_fe_configure	sx1302hal/loragw_sx1302.c	/^int sx1302_radio_fe_configure(void) {$/;"	f
sx1302_radio_host_ctrl	sx1302hal/loragw_sx1302.c	/^int sx1302_radio_host_ctrl(bool host_ctrl) {$/;"	f
sx1302_radio_reset	sx1302hal/loragw_sx1302.c	/^int sx1302_radio_reset(uint8_t rf_chain, lgw_radio_type_t type) {$/;"	f
sx1302_radio_set_mode	sx1302hal/loragw_sx1302.c	/^int sx1302_radio_set_mode(uint8_t rf_chain, lgw_radio_type_t type) {$/;"	f
sx1302_regs	sx1302hal/loragw_reg_sx1302.c	/^const struct lgw_reg_s sx1302_regs[LGW_SX1302_TOTALREGS+1] = {$/;"	v	typeref:struct:lgw_reg_s
sx1302_rssi_get_temperature_offset	sx1302hal/loragw_sx1302.c	/^float sx1302_rssi_get_temperature_offset(struct lgw_rssi_tcomp_s * context, float temperature) {$/;"	f
sx1302_rx_status	sx1302hal/loragw_sx1302.c	/^uint8_t sx1302_rx_status(uint8_t rf_chain) {$/;"	f
sx1302_send	sx1302hal/loragw_sx1302.c	/^int sx1302_send(lgw_radio_type_t radio_type, struct lgw_tx_gain_lut_s * tx_lut, bool lwan_public, struct lgw_conf_rxif_s * context_fsk, struct lgw_pkt_tx_s * pkt_data) {$/;"	f
sx1302_timestamp_counter	sx1302hal/loragw_sx1302.c	/^uint32_t sx1302_timestamp_counter(bool pps) {$/;"	f
sx1302_tx_abort	sx1302hal/loragw_sx1302.c	/^int sx1302_tx_abort(uint8_t rf_chain) {$/;"	f
sx1302_tx_configure	sx1302hal/loragw_sx1302.c	/^int sx1302_tx_configure(lgw_radio_type_t radio_type) {$/;"	f
sx1302_tx_set_start_delay	sx1302hal/loragw_sx1302.c	/^int sx1302_tx_set_start_delay(uint8_t rf_chain, lgw_radio_type_t radio_type, uint8_t modulation, uint8_t bandwidth, uint16_t * delay) {$/;"	f
sx1302_tx_status	sx1302hal/loragw_sx1302.c	/^uint8_t sx1302_tx_status(uint8_t rf_chain) {$/;"	f
sx1302_update	sx1302hal/loragw_sx1302.c	/^int sx1302_update(void) {$/;"	f
sync_error	sx1302hal/loragw_sx1302_rx.h	/^    bool        sync_error;                 \/* LoRa only *\/$/;"	m	struct:rx_packet_s
sync_word	loragw_hal.h	/^    uint64_t    sync_word;      \/*!> FSK sync word (ALIGN RIGHT, eg. 0xC194C1) *\/$/;"	m	struct:lgw_conf_rxif_s
sync_word_size	loragw_hal.h	/^    uint8_t     sync_word_size; \/*!> size of FSK sync word (number of bytes, 0 for default) *\/$/;"	m	struct:lgw_conf_rxif_s
systime	loragw_gps.h	/^    time_t          systime;    \/*!> system time when solution was calculated *\/$/;"	m	struct:tref
test_amp_phi	test/test_loragw_cal.c	/^int test_amp_phi(uint8_t rf_chain, uint8_t f_offset, bool full_log, bool use_agc) {$/;"	f
test_capture_ram	test/test_loragw_cal.c	/^int test_capture_ram(uint8_t rf_chain) {$/;"	f
test_freq_scan	test/test_loragw_cal.c	/^int test_freq_scan(uint8_t rf_chain, bool full_log, bool use_agc) {$/;"	f
test_iq_offset	test/test_loragw_cal.c	/^int test_iq_offset(uint8_t rf_chain, uint8_t f_offset, bool full_log, bool use_agc) {$/;"	f
timestamp_avg	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     timestamp_avg[255];         \/* LoRa only *\/$/;"	m	struct:rx_packet_s
timestamp_cfg	loragw_hal.h	/^    struct lgw_conf_timestamp_s timestamp_cfg;$/;"	m	struct:lgw_context_s	typeref:struct:lgw_context_s::lgw_conf_timestamp_s
timestamp_cnt	sx1302hal/loragw_sx1302_rx.h	/^    uint32_t    timestamp_cnt;$/;"	m	struct:rx_packet_s
timestamp_counter_correction	sx1302hal/loragw_sx1302_timestamp.c	/^uint32_t timestamp_counter_correction(int ifmod, uint8_t bandwidth, uint8_t datarate, uint8_t coderate, uint32_t crc_en, uint16_t payload_length) {$/;"	f
timestamp_counter_delete	sx1302hal/loragw_sx1302_timestamp.c	/^void timestamp_counter_delete(timestamp_counter_t * self) {$/;"	f
timestamp_counter_expand	sx1302hal/loragw_sx1302_timestamp.c	/^uint32_t timestamp_counter_expand(timestamp_counter_t * self, bool pps, uint32_t cnt_us) {$/;"	f
timestamp_counter_get	sx1302hal/loragw_sx1302_timestamp.c	/^uint32_t timestamp_counter_get(timestamp_counter_t * self, bool pps) {$/;"	f
timestamp_counter_mode	sx1302hal/loragw_sx1302_timestamp.c	/^int timestamp_counter_mode(bool enable_precision_ts, uint8_t max_ts_metrics, uint8_t nb_symbols) {$/;"	f
timestamp_counter_new	sx1302hal/loragw_sx1302_timestamp.c	/^void timestamp_counter_new(timestamp_counter_t * self) {$/;"	f
timestamp_counter_s	sx1302hal/loragw_sx1302_timestamp.h	/^typedef struct timestamp_counter_s {$/;"	s
timestamp_counter_t	sx1302hal/loragw_sx1302_timestamp.h	/^} timestamp_counter_t;$/;"	t	typeref:struct:timestamp_counter_s
timestamp_counter_update	sx1302hal/loragw_sx1302_timestamp.c	/^void timestamp_counter_update(timestamp_counter_t * self, bool pps, uint32_t cnt) {$/;"	f
timestamp_info_s	sx1302hal/loragw_sx1302_timestamp.h	/^struct timestamp_info_s {$/;"	s
timestamp_pkt_expand	sx1302hal/loragw_sx1302_timestamp.c	/^uint32_t timestamp_pkt_expand(timestamp_counter_t * self, uint32_t pkt_cnt_us) {$/;"	f
timestamp_stddev	sx1302hal/loragw_sx1302_rx.h	/^    uint8_t     timestamp_stddev[255];      \/* LoRa only *\/$/;"	m	struct:rx_packet_s
timing_set	sx1302hal/loragw_sx1302_rx.h	/^    bool        timing_set;                 \/* LoRa only *\/$/;"	m	struct:rx_packet_s
tinymt	loragw_debug.c	/^static tinymt32_t tinymt;$/;"	v	file:
tinymt32_generate_32double	tinymt32.h	/^inline static double tinymt32_generate_32double(tinymt32_t * random) {$/;"	f
tinymt32_generate_float	tinymt32.h	/^inline static float tinymt32_generate_float(tinymt32_t * random) {$/;"	f
tinymt32_generate_float01	tinymt32.h	/^inline static float tinymt32_generate_float01(tinymt32_t * random) {$/;"	f
tinymt32_generate_float12	tinymt32.h	/^inline static float tinymt32_generate_float12(tinymt32_t * random) {$/;"	f
tinymt32_generate_floatOC	tinymt32.h	/^inline static float tinymt32_generate_floatOC(tinymt32_t * random) {$/;"	f
tinymt32_generate_floatOO	tinymt32.h	/^inline static float tinymt32_generate_floatOO(tinymt32_t * random) {$/;"	f
tinymt32_generate_uint32	tinymt32.h	/^inline static uint32_t tinymt32_generate_uint32(tinymt32_t * random) {$/;"	f
tinymt32_get_mexp	tinymt32.h	/^inline static int tinymt32_get_mexp($/;"	f
tinymt32_get_mexp	tinymt32.h	/^inline static int tinymt32_get_mexp(tinymt32_t * random) {$/;"	f
tinymt32_init	tinymt32.c	/^void tinymt32_init(tinymt32_t * random, uint32_t seed) {$/;"	f
tinymt32_init_by_array	tinymt32.c	/^void tinymt32_init_by_array(tinymt32_t * random, uint32_t init_key[],$/;"	f
tinymt32_next_state	tinymt32.h	/^inline static void tinymt32_next_state(tinymt32_t * random) {$/;"	f
tinymt32_t	tinymt32.h	/^typedef struct TINYMT32_T tinymt32_t;$/;"	t	typeref:struct:TINYMT32_T
tinymt32_temper	tinymt32.h	/^inline static uint32_t tinymt32_temper(tinymt32_t * random) {$/;"	f
tinymt32_temper_conv	tinymt32.h	/^inline static float tinymt32_temper_conv(tinymt32_t * random) {$/;"	f
tinymt32_temper_conv_open	tinymt32.h	/^inline static float tinymt32_temper_conv_open(tinymt32_t * random) {$/;"	f
tmat	tinymt32.h	/^    uint32_t tmat;$/;"	m	struct:TINYMT32_T
tref	loragw_gps.h	/^struct tref {$/;"	s
ts_addr	sx1302hal/loragw_hal_sx1302.c	/^static uint8_t ts_addr = 0xFF;$/;"	v	file:
ts_fd	sx1302hal/loragw_hal_sx1302.c	/^static int     ts_fd = -1;$/;"	v	file:
ttyopt_restore	loragw_gps.c	/^static struct termios ttyopt_restore;$/;"	v	typeref:struct:termios	file:
tx_enable	loragw_hal.h	/^    bool                    tx_enable;      \/*!> enable or disable TX on that RF chain *\/$/;"	m	struct:lgw_conf_rxrf_s
tx_gain_lut	loragw_hal.h	/^    struct lgw_tx_gain_lut_s    tx_gain_lut[LGW_RF_CHAIN_NB];$/;"	m	struct:lgw_context_s	typeref:struct:lgw_context_s::lgw_tx_gain_lut_s
tx_mode	loragw_hal.h	/^    uint8_t     tx_mode;        \/*!> select on what event\/time the TX is triggered *\/$/;"	m	struct:lgw_pkt_tx_s
tx_notch_freq	loragw_hal.h	/^    uint32_t                tx_notch_freq;  \/*!> TX notch filter frequency [126KHz..250KHz] *\/$/;"	m	struct:lgw_conf_rxrf_s
tx_notch_offset	sx1301hal/loragw_fpga.c	/^static uint8_t tx_notch_offset;$/;"	v	file:
tx_notch_support	sx1301hal/loragw_fpga.c	/^static bool tx_notch_support = false;$/;"	v	file:
txgain_lut	sx1301hal/loragw_hal_sx1301.c	/^static struct lgw_tx_gain_lut_s txgain_lut = {$/;"	v	typeref:struct:lgw_tx_gain_lut_s	file:
txlut	test/test_loragw_cal.c	/^static struct lgw_tx_gain_lut_s txlut; \/* TX gain table *\/$/;"	v	typeref:struct:lgw_tx_gain_lut_s	file:
type	lg02hal/loragw_sx127x_radio.c	/^    enum lgw_radio_type_e type;$/;"	m	struct:lgw_radio_type_version_s	typeref:enum:lgw_radio_type_version_s::lgw_radio_type_e	file:
type	loragw_hal.h	/^    enum lgw_radio_type_e   type;           \/*!> Radio type for that RF chain (SX1255, SX1257....) *\/$/;"	m	struct:lgw_conf_rxrf_s	typeref:enum:lgw_conf_rxrf_s::lgw_radio_type_e
type	loragw_rado.c	/^    enum lgw_radio_type_e type;$/;"	m	struct:lgw_radio_type_version_s	typeref:enum:lgw_radio_type_version_s::lgw_radio_type_e	file:
usage	test/test_loragw_cal.c	/^void usage(void) {$/;"	f
usage	test/test_loragw_capture_ram.c	/^void usage(void)$/;"	f
usage	test/test_loragw_counter.c	/^void usage(void) {$/;"	f
usage	test/test_loragw_gps.c	/^void usage(void) {$/;"	f
usage	test/test_loragw_hal_rx.c	/^void usage(void) {$/;"	f
usage	test/test_loragw_hal_tx.c	/^void usage(void) {$/;"	f
usage	test/test_loragw_i2c.c	/^static void usage(void) {$/;"	f	file:
usage	test/test_loragw_reg.c	/^static void usage(void) {$/;"	f	file:
usage	test/test_loragw_spi.c	/^static void usage(void) {$/;"	f	file:
usage	test/test_loragw_spi_sx1250.c	/^static void usage(void) {$/;"	f	file:
usage	tst/test_loragw_cal.c	/^void usage(void) {$/;"	f
usage	tst/test_loragw_hal.c	/^void usage(void) {$/;"	f
utc	loragw_gps.h	/^    struct timespec utc;        \/*!> reference UTC time (from GPS\/NMEA) *\/$/;"	m	struct:tref	typeref:struct:tref::timespec
validate_nmea_checksum	loragw_gps.c	/^static bool validate_nmea_checksum(const char *serial_buff, int buff_size) {$/;"	f	file:
wait_ms	loragw_aux.c	/^void wait_ms(unsigned long a) {$/;"	f
wait_us	loragw_aux.c	/^void wait_us(unsigned long a) {$/;"	f
xtal_err	loragw_gps.h	/^    double          xtal_err;   \/*!> raw clock error (eg. <1 'slow' XTAL) *\/$/;"	m	struct:tref
