\subsection{arch Architecture Reference}
\label{classrxiq__siso_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=194pt]{d5/d27/classrxiq__siso_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+reset\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf inst1\+\_\+reset\+\_\+proc}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf out\+\_\+reg\+\_\+fifo\+\_\+wdata}{\bfseries  ( {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst0\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+fifo\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+fifo\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf int\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf mux\+\_\+fifo\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wrreq\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf fifo\+\_\+wdata\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf rxiq\+\_\+siso\+\_\+sdr\+\_\+inst0}  {\bfseries entity rxiq\+\_\+siso\+\_\+sdr}   
\item 
{\bf rxiq\+\_\+siso\+\_\+ddr\+\_\+inst1}  {\bfseries entity rxiq\+\_\+siso\+\_\+ddr}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 37} of file {\bf rxiq\+\_\+siso.\+vhd}.



\subsubsection{Member Function Documentation}
\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!inst0\+\_\+reset\+\_\+proc@{inst0\+\_\+reset\+\_\+proc}}
\index{inst0\+\_\+reset\+\_\+proc@{inst0\+\_\+reset\+\_\+proc}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{inst0\+\_\+reset\+\_\+procreset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} inst0\+\_\+reset\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrxiq__siso_1_1arch_a257f40a241986303c981dd40b403879b}


Definition at line {\bf 64} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!inst1\+\_\+reset\+\_\+proc@{inst1\+\_\+reset\+\_\+proc}}
\index{inst1\+\_\+reset\+\_\+proc@{inst1\+\_\+reset\+\_\+proc}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{inst1\+\_\+reset\+\_\+procreset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} inst1\+\_\+reset\+\_\+proc(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf clk}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classrxiq__siso_1_1arch_acbcb4829d6aeee4b001f192e6c712b33}


Definition at line {\bf 77} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!out\+\_\+reg\+\_\+fifo\+\_\+wdata@{out\+\_\+reg\+\_\+fifo\+\_\+wdata}}
\index{out\+\_\+reg\+\_\+fifo\+\_\+wdata@{out\+\_\+reg\+\_\+fifo\+\_\+wdata}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{out\+\_\+reg\+\_\+fifo\+\_\+wdatareset\+\_\+n,clk}]{\setlength{\rightskip}{0pt plus 5cm}out\+\_\+reg\+\_\+fifo\+\_\+wdata (
\begin{DoxyParamCaption}
\item[{}]{reset\+\_\+n, }
\item[{}]{clk}
\end{DoxyParamCaption}
)}\label{classrxiq__siso_1_1arch_a08abc43003695da1217162628214fea0}


Definition at line {\bf 133} of file {\bf rxiq\+\_\+siso.\+vhd}.



\subsubsection{Member Data Documentation}
\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!fifo\+\_\+wdata\+\_\+reg@{fifo\+\_\+wdata\+\_\+reg}}
\index{fifo\+\_\+wdata\+\_\+reg@{fifo\+\_\+wdata\+\_\+reg}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{fifo\+\_\+wdata\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wdata\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso_1_1arch_a8fa3d3c247bd917f865dad85c7ab8230}


Definition at line {\bf 56} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!fifo\+\_\+wrreq\+\_\+reg@{fifo\+\_\+wrreq\+\_\+reg}}
\index{fifo\+\_\+wrreq\+\_\+reg@{fifo\+\_\+wrreq\+\_\+reg}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{fifo\+\_\+wrreq\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+wrreq\+\_\+reg} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso_1_1arch_a5a83a7f7da8c52ed90bc182ae3ec9776}


Definition at line {\bf 55} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!inst0\+\_\+fifo\+\_\+wdata@{inst0\+\_\+fifo\+\_\+wdata}}
\index{inst0\+\_\+fifo\+\_\+wdata@{inst0\+\_\+fifo\+\_\+wdata}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{inst0\+\_\+fifo\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+fifo\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso_1_1arch_ab8538d1192522f79ea3818cff7073601}


Definition at line {\bf 42} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!inst0\+\_\+fifo\+\_\+wrreq@{inst0\+\_\+fifo\+\_\+wrreq}}
\index{inst0\+\_\+fifo\+\_\+wrreq@{inst0\+\_\+fifo\+\_\+wrreq}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{inst0\+\_\+fifo\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso_1_1arch_a838f6eec202423e2c44778f9b58d48ac}


Definition at line {\bf 41} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!inst0\+\_\+reset\+\_\+n@{inst0\+\_\+reset\+\_\+n}}
\index{inst0\+\_\+reset\+\_\+n@{inst0\+\_\+reset\+\_\+n}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{inst0\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso_1_1arch_a4b6af19981b4822cfccf8892d8029d53}


Definition at line {\bf 43} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!inst1\+\_\+fifo\+\_\+wdata@{inst1\+\_\+fifo\+\_\+wdata}}
\index{inst1\+\_\+fifo\+\_\+wdata@{inst1\+\_\+fifo\+\_\+wdata}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{inst1\+\_\+fifo\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+fifo\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso_1_1arch_a91f7db9d89531230134c3c88057ad8db}


Definition at line {\bf 47} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!inst1\+\_\+fifo\+\_\+wrreq@{inst1\+\_\+fifo\+\_\+wrreq}}
\index{inst1\+\_\+fifo\+\_\+wrreq@{inst1\+\_\+fifo\+\_\+wrreq}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{inst1\+\_\+fifo\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso_1_1arch_a286359d883f24bf07f12dd0a7c633579}


Definition at line {\bf 46} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!inst1\+\_\+reset\+\_\+n@{inst1\+\_\+reset\+\_\+n}}
\index{inst1\+\_\+reset\+\_\+n@{inst1\+\_\+reset\+\_\+n}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{inst1\+\_\+reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso_1_1arch_aa53b96cdbf1158069a1632f79bceb64b}


Definition at line {\bf 48} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!int\+\_\+fifo\+\_\+wrreq@{int\+\_\+fifo\+\_\+wrreq}}
\index{int\+\_\+fifo\+\_\+wrreq@{int\+\_\+fifo\+\_\+wrreq}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{int\+\_\+fifo\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf int\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso_1_1arch_a0a1f5bb5c248d5f700eb76946c6bc45c}


Definition at line {\bf 52} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!mux\+\_\+fifo\+\_\+wdata@{mux\+\_\+fifo\+\_\+wdata}}
\index{mux\+\_\+fifo\+\_\+wdata@{mux\+\_\+fifo\+\_\+wdata}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{mux\+\_\+fifo\+\_\+wdata}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux\+\_\+fifo\+\_\+wdata} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf iq\+\_\+width}} \textcolor{vhdlchar}{$\ast$}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso_1_1arch_aa03056f73be7924fbbf5b9ace3e06f3b}


Definition at line {\bf 53} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!mux\+\_\+fifo\+\_\+wrreq@{mux\+\_\+fifo\+\_\+wrreq}}
\index{mux\+\_\+fifo\+\_\+wrreq@{mux\+\_\+fifo\+\_\+wrreq}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{mux\+\_\+fifo\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mux\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classrxiq__siso_1_1arch_ab4526061768b458604c6d3d36c712824}


Definition at line {\bf 51} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!rxiq\+\_\+siso\+\_\+ddr\+\_\+inst1@{rxiq\+\_\+siso\+\_\+ddr\+\_\+inst1}}
\index{rxiq\+\_\+siso\+\_\+ddr\+\_\+inst1@{rxiq\+\_\+siso\+\_\+ddr\+\_\+inst1}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{rxiq\+\_\+siso\+\_\+ddr\+\_\+inst1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rxiq\+\_\+siso\+\_\+ddr\+\_\+inst1} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rxiq\+\_\+siso\+\_\+ddr}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classrxiq__siso_1_1arch_a2f9a3e558805188f28dae7a41c6720e1}


Definition at line {\bf 125} of file {\bf rxiq\+\_\+siso.\+vhd}.

\index{rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}!rxiq\+\_\+siso\+\_\+sdr\+\_\+inst0@{rxiq\+\_\+siso\+\_\+sdr\+\_\+inst0}}
\index{rxiq\+\_\+siso\+\_\+sdr\+\_\+inst0@{rxiq\+\_\+siso\+\_\+sdr\+\_\+inst0}!rxiq\+\_\+siso\+::arch@{rxiq\+\_\+siso\+::arch}}
\paragraph[{rxiq\+\_\+siso\+\_\+sdr\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rxiq\+\_\+siso\+\_\+sdr\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{rxiq\+\_\+siso\+\_\+sdr}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classrxiq__siso_1_1arch_aa31dbdfb8eecd91fad2f6c22c33fa887}


Definition at line {\bf 107} of file {\bf rxiq\+\_\+siso.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/rx\+\_\+path\+\_\+top/diq2fifo/synth/{\bf rxiq\+\_\+siso.\+vhd}\end{DoxyCompactItemize}
