# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/ip/ram3_80_2/sim/ram3_80_2.v"
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/ip/ram2_672_2/sim/ram2_672_2.v"
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/ip/ram1_960_2/sim/ram1_960_2.v"
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/ip/ram0_3200_2/sim/ram0_3200_2.v"
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/new/FC_top.v"
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/imports/new/dist_to_fc1.v"
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/imports/new/fc_quant.v"
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/imports/new/fc_quant_2.v"
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/imports/new/opu_array.v"
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/imports/new/piso.v"
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/imports/new/shifter_and_accumlator.v"
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/imports/new/subtractor.v"
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/imports/new/top.v"
verilog xil_defaultlib  "../../../FC1.srcs/sources_1/imports/new/u_delay_Mtime_Nbit_neg.v"
verilog xil_defaultlib  "../../../FC1.srcs/sim_1/imports/new/tb_opu_ip_seri_config.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
