<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Theses<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Dean L. Lewis. "<b>Design for Pre-bond Testability in 3D Integrated Circuits</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2012.<br>[<a href='/MARS/pub/lewis.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Taeweon Suh. "<b>Integration and Evaluation of Cache Coherence Protocols for Multiprocessor SoCs</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006.<br>[<a href='/MARS/pub/tsuh.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Theses<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Dean L. Lewis. "<b>Design for Pre-bond Testability in 3D Integrated Circuits</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2012.<br>[<a href='/MARS/pub/lewis.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_></span></td><td align='justify'><span class=mars4_>Taeweon Suh. "<b>Integration and Evaluation of Cache Coherence Protocols for Multiprocessor SoCs</b>." School of Electrical and Computer Engineering, Georgia Institute of Technology, 2006.<br>[<a href='/MARS/pub/tsuh.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
