
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite -- Symbiotic EDA Edition [20190521A ] |
 |                                                                            |
 |  Copyright (C) 2012 - 2019 Symbiotic GmbH                                  |
 |                                                                            |
 |  Licensed to: Symbiotic EDA Eval License Program                           |
 |  Licensee contact: office@symbioticeda.com                                 |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.8+472 (git sha1 c907899, clang 3.8.0-2ubuntu4 -fPIC -Os)

[license] Signature verified.
[license] License cache is hot.

-- Running command `read -define D8' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr19_SW_Release, released at Wed May  1 16:05:25 2019.

-- Executing script file `yosys_45.ys' --

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr19_SW_Release, released at Wed May  1 16:05:25 2019.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'instances.sv'
VERIFIC-WARNING [VERI-2365] instances.sv:95: generate block is allowed only inside loop and conditional generate in SystemVerilog mode
VERIFIC-WARNING [VERI-2365] instances.sv:126: generate block is allowed only inside loop and conditional generate in SystemVerilog mode

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr19_SW_Release, released at Wed May  1 16:05:25 2019.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '../../submodules/seu_ip/reg_sbf.sv'

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr19_SW_Release, released at Wed May  1 16:05:25 2019.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '../../submodules/seu_ip/way3_voter.sv'

5. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific Apr19_SW_Release, released at Wed May  1 16:05:25 2019.
Adding Verilog module 'instances' to elaboration queue.
Running hier_tree::Elaborate().
VERIFIC-INFO [VERI-1018] instances.sv:20: compiling module 'instances'
VERIFIC-INFO [VERI-1018] ../../submodules/seu_ip/way3_voter.sv:24: compiling module 'way3_voter(IN_WIDTH=8)'
VERIFIC-INFO [VERI-1018] ../../submodules/seu_ip/reg_sbf.sv:26: compiling module 'reg_sbf(IN_WIDTH=8)'
Importing module instances.
Importing module way3_voter(IN_WIDTH=8).
Importing module reg_sbf(IN_WIDTH=8).

6. Executing PREP pass.

6.1. Executing HIERARCHY pass (managing design hierarchy).

6.1.1. Analyzing design hierarchy..
Top module:  \instances
Used module:     \reg_sbf(IN_WIDTH=8)
Used module:     \way3_voter(IN_WIDTH=8)

6.1.2. Analyzing design hierarchy..
Top module:  \instances
Used module:     \reg_sbf(IN_WIDTH=8)
Used module:     \way3_voter(IN_WIDTH=8)
Removed 0 unused modules.

6.2. Executing PROC pass (convert processes to netlists).

6.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

6.2.3. Executing PROC_INIT pass (extract init attributes).

6.2.4. Executing PROC_ARST pass (detect async resets in processes).

6.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

6.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).

6.2.7. Executing PROC_DFF pass (convert process syncs to FFs).

6.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module reg_sbf(IN_WIDTH=8).
<suppressed ~1 debug messages>
Optimizing module way3_voter(IN_WIDTH=8).
Optimizing module instances.
<suppressed ~2 debug messages>

6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \reg_sbf(IN_WIDTH=8)..
Finding unused cells or wires in module \way3_voter(IN_WIDTH=8)..
Finding unused cells or wires in module \instances..
Removed 11 unused cells and 63 unused wires.
<suppressed ~20 debug messages>

6.5. Executing CHECK pass (checking for obvious problems).
checking module instances..
checking module reg_sbf(IN_WIDTH=8)..
checking module way3_voter(IN_WIDTH=8)..
found and reported 0 problems.

6.6. Executing OPT pass (performing simple optimizations).

6.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module instances.
Optimizing module reg_sbf(IN_WIDTH=8).
Optimizing module way3_voter(IN_WIDTH=8).

6.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\instances'.
Finding identical cells in module `\reg_sbf(IN_WIDTH=8)'.
Finding identical cells in module `\way3_voter(IN_WIDTH=8)'.
Removed a total of 0 cells.

6.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \instances..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_sbf(IN_WIDTH=8)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \way3_voter(IN_WIDTH=8)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

6.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \instances.
  Optimizing cells in module \reg_sbf(IN_WIDTH=8).
  Optimizing cells in module \way3_voter(IN_WIDTH=8).
Performed a total of 0 changes.

6.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\instances'.
Finding identical cells in module `\reg_sbf(IN_WIDTH=8)'.
Finding identical cells in module `\way3_voter(IN_WIDTH=8)'.
Removed a total of 0 cells.

6.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \instances..
Finding unused cells or wires in module \reg_sbf(IN_WIDTH=8)..
Finding unused cells or wires in module \way3_voter(IN_WIDTH=8)..

6.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module instances.
Optimizing module reg_sbf(IN_WIDTH=8).
Optimizing module way3_voter(IN_WIDTH=8).

6.6.9. Finished OPT passes. (There is nothing left to do.)

6.7. Executing WREDUCE pass (reducing word size of cells).

6.8. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \instances..
Finding unused cells or wires in module \reg_sbf(IN_WIDTH=8)..
Finding unused cells or wires in module \way3_voter(IN_WIDTH=8)..

6.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.11. Executing OPT pass (performing simple optimizations).

6.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module instances.
Optimizing module reg_sbf(IN_WIDTH=8).
Optimizing module way3_voter(IN_WIDTH=8).

6.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\instances'.
Finding identical cells in module `\reg_sbf(IN_WIDTH=8)'.
Finding identical cells in module `\way3_voter(IN_WIDTH=8)'.
Removed a total of 0 cells.

6.11.3. Executing OPT_RMDFF pass (remove dff with constant values).

6.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \instances..
Finding unused cells or wires in module \reg_sbf(IN_WIDTH=8)..
Finding unused cells or wires in module \way3_voter(IN_WIDTH=8)..

6.11.5. Finished fast OPT passes.

6.12. Printing statistics.

=== instances ===

   Number of wires:                 17
   Number of wire bits:            101
   Number of public wires:          17
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== reg_sbf(IN_WIDTH=8) ===

   Number of wires:                 10
   Number of wire bits:             24
   Number of public wires:           8
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            1
     $mux                            2
     $reduce_xor                     2
     $xor                            1

=== way3_voter(IN_WIDTH=8) ===

   Number of wires:                 14
   Number of wire bits:             56
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 11
     $eq                             3
     $mux                            6
     $ne                             1
     $not                            1

=== design hierarchy ===

   instances                         1

   Number of wires:                 17
   Number of wire bits:            101
   Number of public wires:          17
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

6.13. Executing CHECK pass (checking for obvious problems).
checking module instances..
checking module reg_sbf(IN_WIDTH=8)..
checking module way3_voter(IN_WIDTH=8)..
found and reported 0 problems.

7. Executing PROC pass (convert processes to netlists).

7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.3. Executing PROC_INIT pass (extract init attributes).

7.4. Executing PROC_ARST pass (detect async resets in processes).

7.5. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.6. Executing PROC_DLATCH pass (convert process syncs to latches).

7.7. Executing PROC_DFF pass (convert process syncs to FFs).

7.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module instances.
Optimizing module reg_sbf(IN_WIDTH=8).
Optimizing module way3_voter(IN_WIDTH=8).

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\instances'.
Finding identical cells in module `\reg_sbf(IN_WIDTH=8)'.
Finding identical cells in module `\way3_voter(IN_WIDTH=8)'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \instances..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_sbf(IN_WIDTH=8)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \way3_voter(IN_WIDTH=8)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \instances.
  Optimizing cells in module \reg_sbf(IN_WIDTH=8).
  Optimizing cells in module \way3_voter(IN_WIDTH=8).
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\instances'.
Finding identical cells in module `\reg_sbf(IN_WIDTH=8)'.
Finding identical cells in module `\way3_voter(IN_WIDTH=8)'.
Removed a total of 0 cells.

8.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \instances..
Finding unused cells or wires in module \reg_sbf(IN_WIDTH=8)..
Finding unused cells or wires in module \way3_voter(IN_WIDTH=8)..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module instances.
Optimizing module reg_sbf(IN_WIDTH=8).
Optimizing module way3_voter(IN_WIDTH=8).

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing FSM pass (extract and optimize FSM).

9.1. Executing FSM_DETECT pass (finding FSMs in design).

9.2. Executing FSM_EXTRACT pass (extracting FSM from design).

9.3. Executing FSM_OPT pass (simple optimizations of FSMs).

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \instances..
Finding unused cells or wires in module \reg_sbf(IN_WIDTH=8)..
Finding unused cells or wires in module \way3_voter(IN_WIDTH=8)..

9.5. Executing FSM_OPT pass (simple optimizations of FSMs).

9.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

9.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

9.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module instances.
Optimizing module reg_sbf(IN_WIDTH=8).
Optimizing module way3_voter(IN_WIDTH=8).

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\instances'.
Finding identical cells in module `\reg_sbf(IN_WIDTH=8)'.
Finding identical cells in module `\way3_voter(IN_WIDTH=8)'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \instances..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_sbf(IN_WIDTH=8)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \way3_voter(IN_WIDTH=8)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \instances.
  Optimizing cells in module \reg_sbf(IN_WIDTH=8).
  Optimizing cells in module \way3_voter(IN_WIDTH=8).
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\instances'.
Finding identical cells in module `\reg_sbf(IN_WIDTH=8)'.
Finding identical cells in module `\way3_voter(IN_WIDTH=8)'.
Removed a total of 0 cells.

10.6. Executing OPT_RMDFF pass (remove dff with constant values).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \instances..
Finding unused cells or wires in module \reg_sbf(IN_WIDTH=8)..
Finding unused cells or wires in module \way3_voter(IN_WIDTH=8)..

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module instances.
Optimizing module reg_sbf(IN_WIDTH=8).
Optimizing module way3_voter(IN_WIDTH=8).

10.9. Finished OPT passes. (There is nothing left to do.)

11. Executing MEMORY pass.

11.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

11.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \instances..
Finding unused cells or wires in module \reg_sbf(IN_WIDTH=8)..
Finding unused cells or wires in module \way3_voter(IN_WIDTH=8)..

11.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \instances..
Finding unused cells or wires in module \reg_sbf(IN_WIDTH=8)..
Finding unused cells or wires in module \way3_voter(IN_WIDTH=8)..

11.5. Executing MEMORY_COLLECT pass (generating $mem cells).

11.6. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module instances.
Optimizing module reg_sbf(IN_WIDTH=8).
Optimizing module way3_voter(IN_WIDTH=8).

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\instances'.
Finding identical cells in module `\reg_sbf(IN_WIDTH=8)'.
Finding identical cells in module `\way3_voter(IN_WIDTH=8)'.
Removed a total of 0 cells.

12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \instances..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_sbf(IN_WIDTH=8)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \way3_voter(IN_WIDTH=8)..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \instances.
  Optimizing cells in module \reg_sbf(IN_WIDTH=8).
  Optimizing cells in module \way3_voter(IN_WIDTH=8).
Performed a total of 0 changes.

12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\instances'.
Finding identical cells in module `\reg_sbf(IN_WIDTH=8)'.
Finding identical cells in module `\way3_voter(IN_WIDTH=8)'.
Removed a total of 0 cells.

12.6. Executing OPT_RMDFF pass (remove dff with constant values).

12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \instances..
Finding unused cells or wires in module \reg_sbf(IN_WIDTH=8)..
Finding unused cells or wires in module \way3_voter(IN_WIDTH=8)..

12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module instances.
Optimizing module reg_sbf(IN_WIDTH=8).
Optimizing module way3_voter(IN_WIDTH=8).

12.9. Finished OPT passes. (There is nothing left to do.)

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_xor.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
No more expansions possible.
<suppressed ~17 debug messages>

14. Executing OPT pass (performing simple optimizations).

14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module instances.
Optimizing module reg_sbf(IN_WIDTH=8).
<suppressed ~1 debug messages>
Optimizing module way3_voter(IN_WIDTH=8).
<suppressed ~28 debug messages>

14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\instances'.
Finding identical cells in module `\reg_sbf(IN_WIDTH=8)'.
Finding identical cells in module `\way3_voter(IN_WIDTH=8)'.
<suppressed ~45 debug messages>
Removed a total of 15 cells.

14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \instances..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_sbf(IN_WIDTH=8)..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \way3_voter(IN_WIDTH=8)..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \instances.
  Optimizing cells in module \reg_sbf(IN_WIDTH=8).
  Optimizing cells in module \way3_voter(IN_WIDTH=8).
Performed a total of 0 changes.

14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\instances'.
Finding identical cells in module `\reg_sbf(IN_WIDTH=8)'.
Finding identical cells in module `\way3_voter(IN_WIDTH=8)'.
Removed a total of 0 cells.

14.6. Executing OPT_RMDFF pass (remove dff with constant values).

14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \instances..
Finding unused cells or wires in module \reg_sbf(IN_WIDTH=8)..
Finding unused cells or wires in module \way3_voter(IN_WIDTH=8)..
Removed 3 unused cells and 15 unused wires.
<suppressed ~5 debug messages>

14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module instances.
Optimizing module reg_sbf(IN_WIDTH=8).
Optimizing module way3_voter(IN_WIDTH=8).

14.9. Rerunning OPT passes. (Maybe there is more to do..)

14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \instances..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \reg_sbf(IN_WIDTH=8)..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \way3_voter(IN_WIDTH=8)..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \instances.
  Optimizing cells in module \reg_sbf(IN_WIDTH=8).
  Optimizing cells in module \way3_voter(IN_WIDTH=8).
Performed a total of 0 changes.

14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\instances'.
Finding identical cells in module `\reg_sbf(IN_WIDTH=8)'.
Finding identical cells in module `\way3_voter(IN_WIDTH=8)'.
Removed a total of 0 cells.

14.13. Executing OPT_RMDFF pass (remove dff with constant values).

14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \instances..
Finding unused cells or wires in module \reg_sbf(IN_WIDTH=8)..
Finding unused cells or wires in module \way3_voter(IN_WIDTH=8)..

14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module instances.
Optimizing module reg_sbf(IN_WIDTH=8).
Optimizing module way3_voter(IN_WIDTH=8).

14.16. Finished OPT passes. (There is nothing left to do.)

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell DFFNEGX1 (noninv, pins=3, area=7.98) is a direct match for cell type $_DFF_N_.
  cell DFFPOSX1 (noninv, pins=3, area=7.98) is a direct match for cell type $_DFF_P_.
  cell DFFSR (noninv, pins=5, area=10.32) is a direct match for cell type $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  create mapping for $_DFF_NN0_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NN1_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFF_NP0_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_NP1_ from mapping for $_DFFSR_NPP_.
  create mapping for $_DFF_PN0_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PN1_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFF_PP0_ from mapping for $_DFFSR_PPP_.
  create mapping for $_DFF_PP1_ from mapping for $_DFFSR_PPP_.
  final dff cell mappings:
    DFFNEGX1 _DFF_N_ (.CLK( C), .D( D), .Q( Q));
    DFFPOSX1 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    DFFSR _DFF_NN0_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_NN1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_NP0_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_NP1_ (.CLK(~C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( 1));
    DFFSR _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S( R));
    DFFSR _DFF_PP0_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( 1));
    DFFSR _DFF_PP1_ (.CLK( C), .D( D), .Q( Q), .R( 1), .S(~R));
    DFFSR _DFFSR_NNN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_NNP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_NPN_ (.CLK(~C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_NPP_ (.CLK(~C), .D( D), .Q( Q), .R(~R), .S(~S));
    DFFSR _DFFSR_PNN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S( S));
    DFFSR _DFFSR_PNP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S( S));
    DFFSR _DFFSR_PPN_ (.CLK( C), .D( D), .Q( Q), .R( R), .S(~S));
    DFFSR _DFFSR_PPP_ (.CLK( C), .D( D), .Q( Q), .R(~R), .S(~S));
Mapping DFF cells in module `\instances':
Mapping DFF cells in module `\reg_sbf(IN_WIDTH=8)':
  mapped 1 $_DFF_P_ cells to \DFFPOSX1 cells.
Mapping DFF cells in module `\way3_voter(IN_WIDTH=8)':

16. Executing ABC pass (technology mapping using ABC).

16.1. Extracting gate netlist of module `\instances' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

16.2. Extracting gate netlist of module `\reg_sbf(IN_WIDTH=8)' to `<abc-temp-dir>/input.blif'..
Extracted 16 gates and 35 wires to a netlist network with 18 inputs and 2 outputs.

16.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/gcabo/PDKs/FreePDK45/osu_soc/lib/files/gscl45nm.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "gscl45nm" from "/home/gcabo/PDKs/FreePDK45/osu_soc/lib/files/gscl45nm.lib" has 25 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + read_constr -v /home/gcabo/BSC/bsc_pmu/experiments/FT-resource-comp/synth.constr 
ABC: Setting driving cell to be "INVX1".
ABC: Setting output load to be 0.015000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -D 10 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 10 
ABC: + dnsize -D 10 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     16 (  0.0 %)   Cap =  4.7 ff (  0.0 %)   Area =       71.33 (100.0 %)   Delay =   246.43 ps  ( 25.0 %)               
ABC: Path  0 --      18 : 0    1 pi      A =   0.00  Df =  10.4   -1.9 ps  S =  21.0 ps  Cin =  0.0 ff  Cout =   5.7 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      33 : 2    1 XOR2X1  A =   4.69  Df =  71.4  -24.1 ps  S =  59.5 ps  Cin =  5.3 ff  Cout =   5.6 ff  Cmax = 223.3 ff  G =  100  
ABC: Path  2 --      34 : 2    1 XNOR2X1 A =   4.69  Df = 136.1  -22.2 ps  S =  54.5 ps  Cin =  5.1 ff  Cout =   5.6 ff  Cmax = 228.3 ff  G =  104  
ABC: Path  3 --      35 : 2    1 XNOR2X1 A =   4.69  Df = 200.3  -22.4 ps  S =  54.5 ps  Cin =  5.1 ff  Cout =   5.6 ff  Cmax = 228.3 ff  G =  104  
ABC: Path  4 --      36 : 2    1 XNOR2X1 A =   4.69  Df = 246.4  -13.1 ps  S =  27.7 ps  Cin =  5.1 ff  Cout =   0.0 ff  Cmax = 228.3 ff  G =    0  
ABC: Start-point = pi17 (\reg_parity_int).  End-point = po1 (\error_o).
ABC: + write_blif <abc-temp-dir>/output.blif 

16.2.2. Re-integrating ABC results.
ABC RESULTS:           AOI21X1 cells:        1
ABC RESULTS:           OAI21X1 cells:        1
ABC RESULTS:           XNOR2X1 cells:       10
ABC RESULTS:            XOR2X1 cells:        4
ABC RESULTS:        internal signals:       15
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:        2
Removing temp directory.

16.3. Extracting gate netlist of module `\way3_voter(IN_WIDTH=8)' to `<abc-temp-dir>/input.blif'..
Extracted 72 gates and 98 wires to a netlist network with 24 inputs and 10 outputs.

16.3.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/gcabo/PDKs/FreePDK45/osu_soc/lib/files/gscl45nm.lib 
ABC: Parsing finished successfully.  Parsing time =     0.00 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFNEGX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFPOSX1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFSR".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "LATCH".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUFX2".
ABC: Library "gscl45nm" from "/home/gcabo/PDKs/FreePDK45/osu_soc/lib/files/gscl45nm.lib" has 25 cells (6 skipped: 4 seq; 2 tri-state; 0 no func; 0 dont_use).  Time =     0.00 sec
ABC: Memory =    0.36 MB. Time =     0.00 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FAX1").
ABC: + read_constr -v /home/gcabo/BSC/bsc_pmu/experiments/FT-resource-comp/synth.constr 
ABC: Setting driving cell to be "INVX1".
ABC: Setting output load to be 0.015000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -D 10 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 10 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 10 
ABC: + dnsize -D 10 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     63 ( 27.0 %)   Cap =  5.1 ff (  0.3 %)   Area =      200.86 ( 98.4 %)   Delay =   238.73 ps  ( 34.9 %)               
ABC: Path  0 --      24 : 0    2 pi      A =   0.00  Df =  26.4   -5.9 ps  S =  35.7 ps  Cin =  0.0 ff  Cout =  11.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      40 : 2    1 XNOR2X1 A =   4.69  Df =  77.3  -18.6 ps  S =  40.0 ps  Cin =  5.1 ff  Cout =   2.5 ff  Cmax = 228.3 ff  G =   47  
ABC: Path  2 --      43 : 3    1 NAND3X1 A =   2.35  Df = 100.5   -0.5 ps  S =  40.8 ps  Cin =  2.7 ff  Cout =   3.1 ff  Cmax =   0.0 ff  G =  115  
ABC: Path  3 --      48 : 3    1 NOR3X1  A =   2.82  Df = 154.1  -17.5 ps  S =  58.5 ps  Cin =  3.1 ff  Cout =   4.0 ff  Cmax =  96.9 ff  G =  125  
ABC: Path  4 --      49 : 1    9 BUFX4   A =   2.82  Df = 198.8   -2.6 ps  S =  48.7 ps  Cin =  3.9 ff  Cout =  36.0 ff  Cmax = 999.3 ff  G =  891  
ABC: Path  5 --      97 : 3    1 NOR3X1  A =   2.82  Df = 238.7   -0.4 ps  S =  39.2 ps  Cin =  3.1 ff  Cout =   0.0 ff  Cmax =  96.9 ff  G =    0  
ABC: Start-point = pi23 (\in2 [7]).  End-point = po9 (\error2_o).
ABC: + write_blif <abc-temp-dir>/output.blif 

16.3.2. Re-integrating ABC results.
ABC RESULTS:             BUFX4 cells:        1
ABC RESULTS:             INVX1 cells:       16
ABC RESULTS:            MUX2X1 cells:        8
ABC RESULTS:           NAND2X1 cells:        4
ABC RESULTS:           NAND3X1 cells:        6
ABC RESULTS:            NOR3X1 cells:        4
ABC RESULTS:           XNOR2X1 cells:       24
ABC RESULTS:        internal signals:       64
ABC RESULTS:           input signals:       24
ABC RESULTS:          output signals:       10
Removing temp directory.

17. Printing statistics.

=== instances ===

   Number of wires:                 17
   Number of wire bits:            101
   Number of public wires:          17
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== reg_sbf(IN_WIDTH=8) ===

   Number of wires:                 47
   Number of wire bits:             69
   Number of public wires:           8
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     AOI21X1                         1
     DFFPOSX1                        1
     OAI21X1                         1
     XNOR2X1                        10
     XOR2X1                          4

   Chip area for module '\reg_sbf(IN_WIDTH=8)': 79.311700

=== way3_voter(IN_WIDTH=8) ===

   Number of wires:                108
   Number of wire bits:            183
   Number of public wires:           6
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     BUFX4                           1
     INVX1                          16
     MUX2X1                          8
     NAND2X1                         4
     NAND3X1                         6
     NOR3X1                          4
     XNOR2X1                        24

   Chip area for module '\way3_voter(IN_WIDTH=8)': 200.860400

=== design hierarchy ===

   instances                         1

   Number of wires:                 17
   Number of wire bits:            101
   Number of public wires:          17
   Number of public wire bits:     101
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

Removed 0 unused cells and 73 unused wires.

18. Executing Verilog backend.
Dumping module `\instances'.
Dumping module `\reg_sbf(IN_WIDTH=8)'.
Dumping module `\way3_voter(IN_WIDTH=8)'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: a6027ecedf
CPU: user 0.10s system 0.02s, MEM: 139.73 MB total, 24.29 MB resident
Yosys 0.8+472 (git sha1 c907899, clang 3.8.0-2ubuntu4 -fPIC -Os)
Time spent: 15% 13x opt_expr (0 sec), 13% 2x write_verilog (0 sec), ...
