Fitter report for vgacam
Sat Dec 06 17:56:09 2014
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Interconnect Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+------------------------------------+------------------------------------------+
; Fitter Status                      ; Successful - Sat Dec 06 17:56:09 2014    ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name                      ; vgacam                                   ;
; Top-level Entity Name              ; vgacam                                   ;
; Family                             ; Cyclone III                              ;
; Device                             ; EP3C5E144C8                              ;
; Timing Models                      ; Final                                    ;
; Total logic elements               ; 341 / 5,136 ( 7 % )                      ;
;     Total combinational functions  ; 296 / 5,136 ( 6 % )                      ;
;     Dedicated logic registers      ; 199 / 5,136 ( 4 % )                      ;
; Total registers                    ; 199                                      ;
; Total pins                         ; 46 / 95 ( 48 % )                         ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 262,144 / 423,936 ( 62 % )               ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                           ;
; Total PLLs                         ; 1 / 2 ( 50 % )                           ;
+------------------------------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C5E144C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.75        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   7.7%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; xclk     ; Missing drive strength and slew rate ;
; poopen   ; Missing drive strength and slew rate ;
; vgaclk   ; Missing drive strength and slew rate ;
; hsync    ; Missing drive strength and slew rate ;
; vsync    ; Missing drive strength and slew rate ;
; sync_b   ; Missing drive strength and slew rate ;
; r[0]     ; Missing drive strength and slew rate ;
; r[1]     ; Missing drive strength and slew rate ;
; r[2]     ; Missing drive strength and slew rate ;
; r[3]     ; Missing drive strength and slew rate ;
; r[4]     ; Missing drive strength and slew rate ;
; r[5]     ; Missing drive strength and slew rate ;
; r[6]     ; Missing drive strength and slew rate ;
; r[7]     ; Missing drive strength and slew rate ;
; g[0]     ; Missing drive strength and slew rate ;
; g[1]     ; Missing drive strength and slew rate ;
; g[2]     ; Missing drive strength and slew rate ;
; g[3]     ; Missing drive strength and slew rate ;
; g[4]     ; Missing drive strength and slew rate ;
; g[5]     ; Missing drive strength and slew rate ;
; g[6]     ; Missing drive strength and slew rate ;
; g[7]     ; Missing drive strength and slew rate ;
; b[0]     ; Missing drive strength and slew rate ;
; b[1]     ; Missing drive strength and slew rate ;
; b[2]     ; Missing drive strength and slew rate ;
; b[3]     ; Missing drive strength and slew rate ;
; b[4]     ; Missing drive strength and slew rate ;
; b[5]     ; Missing drive strength and slew rate ;
; b[6]     ; Missing drive strength and slew rate ;
; b[7]     ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 645 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 645 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 475     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 159     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 11      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in H:/microps_final_project/microps/wtfRam/vgacam.pin.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                        ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                  ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 341 / 5,136 ( 7 % )                                                                                                                    ;
;     -- Combinational with no register       ; 142                                                                                                                                    ;
;     -- Register only                        ; 45                                                                                                                                     ;
;     -- Combinational with a register        ; 154                                                                                                                                    ;
;                                             ;                                                                                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                                                                                        ;
;     -- 4 input functions                    ; 113                                                                                                                                    ;
;     -- 3 input functions                    ; 63                                                                                                                                     ;
;     -- <=2 input functions                  ; 120                                                                                                                                    ;
;     -- Register only                        ; 45                                                                                                                                     ;
;                                             ;                                                                                                                                        ;
; Logic elements by mode                      ;                                                                                                                                        ;
;     -- normal mode                          ; 222                                                                                                                                    ;
;     -- arithmetic mode                      ; 74                                                                                                                                     ;
;                                             ;                                                                                                                                        ;
; Total registers*                            ; 199 / 5,560 ( 4 % )                                                                                                                    ;
;     -- Dedicated logic registers            ; 199 / 5,136 ( 4 % )                                                                                                                    ;
;     -- I/O registers                        ; 0 / 424 ( 0 % )                                                                                                                        ;
;                                             ;                                                                                                                                        ;
; Total LABs:  partially or completely used   ; 35 / 321 ( 11 % )                                                                                                                      ;
; User inserted logic elements                ; 0                                                                                                                                      ;
; Virtual pins                                ; 0                                                                                                                                      ;
; I/O pins                                    ; 46 / 95 ( 48 % )                                                                                                                       ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )                                                                                                                         ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )                                                                                                                         ;
;                                             ;                                                                                                                                        ;
; Global signals                              ; 6                                                                                                                                      ;
; M9Ks                                        ; 32 / 46 ( 70 % )                                                                                                                       ;
; Total block memory bits                     ; 262,144 / 423,936 ( 62 % )                                                                                                             ;
; Total block memory implementation bits      ; 294,912 / 423,936 ( 70 % )                                                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )                                                                                                                         ;
; PLLs                                        ; 1 / 2 ( 50 % )                                                                                                                         ;
; Global clocks                               ; 6 / 10 ( 60 % )                                                                                                                        ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                                                                        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                                                                          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                                                                          ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )                                                                                                                          ;
; Average interconnect usage (total/H/V)      ; 3% / 2% / 3%                                                                                                                           ;
; Peak interconnect usage (total/H/V)         ; 7% / 6% / 8%                                                                                                                           ;
; Maximum fan-out node                        ; altera_internal_jtag~TCKUTAPclkctrl                                                                                                    ;
; Maximum fan-out                             ; 147                                                                                                                                    ;
; Highest non-global fan-out signal           ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13] ;
; Highest non-global fan-out                  ; 37                                                                                                                                     ;
; Total fan-out                               ; 2793                                                                                                                                   ;
; Average fan-out                             ; 4.14                                                                                                                                   ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                            ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                ; Low                            ;
;                                             ;                    ;                    ;                                ;
; Total logic elements                        ; 238 / 5136 ( 5 % ) ; 103 / 5136 ( 2 % ) ; 0 / 5136 ( 0 % )               ;
;     -- Combinational with no register       ; 103                ; 39                 ; 0                              ;
;     -- Register only                        ; 37                 ; 8                  ; 0                              ;
;     -- Combinational with a register        ; 98                 ; 56                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                    ;                                ;
;     -- 4 input functions                    ; 71                 ; 42                 ; 0                              ;
;     -- 3 input functions                    ; 32                 ; 31                 ; 0                              ;
;     -- <=2 input functions                  ; 98                 ; 22                 ; 0                              ;
;     -- Register only                        ; 37                 ; 8                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Logic elements by mode                      ;                    ;                    ;                                ;
;     -- normal mode                          ; 131                ; 91                 ; 0                              ;
;     -- arithmetic mode                      ; 70                 ; 4                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Total registers                             ; 135                ; 64                 ; 0                              ;
;     -- Dedicated logic registers            ; 135 / 5136 ( 3 % ) ; 64 / 5136 ( 1 % )  ; 0 / 5136 ( 0 % )               ;
;     -- I/O registers                        ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Total LABs:  partially or completely used   ; 27 / 321 ( 8 % )   ; 14 / 321 ( 4 % )   ; 0 / 321 ( 0 % )                ;
;                                             ;                    ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                  ; 0                              ;
; I/O pins                                    ; 46                 ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )     ; 0 / 46 ( 0 % )     ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 262144             ; 0                  ; 0                              ;
; Total RAM block bits                        ; 294912             ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )    ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )      ; 0 / 2 ( 0 % )      ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 32 / 46 ( 69 % )   ; 0 / 46 ( 0 % )     ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 5 / 12 ( 41 % )    ; 0 / 12 ( 0 % )     ; 2 / 12 ( 16 % )                ;
;                                             ;                    ;                    ;                                ;
; Connections                                 ;                    ;                    ;                                ;
;     -- Input Connections                    ; 212                ; 99                 ; 1                              ;
;     -- Registered Input Connections         ; 98                 ; 73                 ; 0                              ;
;     -- Output Connections                   ; 187                ; 69                 ; 56                             ;
;     -- Registered Output Connections        ; 5                  ; 68                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Internal Connections                        ;                    ;                    ;                                ;
;     -- Total Connections                    ; 2368               ; 587                ; 64                             ;
;     -- Registered Connections               ; 890                ; 417                ; 0                              ;
;                                             ;                    ;                    ;                                ;
; External Connections                        ;                    ;                    ;                                ;
;     -- Top                                  ; 174                ; 168                ; 57                             ;
;     -- sld_hub:auto_hub                     ; 168                ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 57                 ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Partition Interface                         ;                    ;                    ;                                ;
;     -- Input Ports                          ; 34                 ; 15                 ; 1                              ;
;     -- Output Ports                         ; 37                 ; 33                 ; 1                              ;
;     -- Bidir Ports                          ; 0                  ; 0                  ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Registered Ports                            ;                    ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 4                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 23                 ; 0                              ;
;                                             ;                    ;                    ;                                ;
; Port Connectivity                           ;                    ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 1                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 1                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 18                 ; 0                              ;
+---------------------------------------------+--------------------+--------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; button     ; 80    ; 5        ; 34           ; 7            ; 7            ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; clk        ; 88    ; 5        ; 34           ; 12           ; 21           ; 3                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; digital[0] ; 84    ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; digital[1] ; 85    ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; digital[2] ; 86    ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; digital[3] ; 87    ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; digital[4] ; 91    ; 6        ; 34           ; 12           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; digital[5] ; 74    ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; digital[6] ; 75    ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; digital[7] ; 76    ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; href       ; 71    ; 4        ; 32           ; 0            ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; switch[0]  ; 51    ; 3        ; 16           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; switch[1]  ; 50    ; 3        ; 13           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; switch[2]  ; 49    ; 3        ; 13           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; switch[3]  ; 44    ; 3        ; 5            ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; vref       ; 72    ; 4        ; 32           ; 0            ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; b[0]   ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; b[1]   ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; b[2]   ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; b[3]   ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; b[4]   ; 111   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; b[5]   ; 110   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; b[6]   ; 106   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; b[7]   ; 105   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g[0]   ; 132   ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g[1]   ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g[2]   ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g[3]   ; 127   ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g[4]   ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g[5]   ; 125   ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g[6]   ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; g[7]   ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; hsync  ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; poopen ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r[0]   ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r[1]   ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r[2]   ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r[3]   ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r[4]   ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r[5]   ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r[6]   ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; r[7]   ; 133   ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sync_b ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vgaclk ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vsync  ; 103   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; xclk   ; 70    ; 4        ; 32           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; digital[2]              ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; digital[3]              ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; vsync                   ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; g[0]                    ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; r[7]                    ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; r[4]                    ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; r[3]                    ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 4 / 13 ( 31 % )   ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )     ; 2.5V          ; --           ;
; 3        ; 4 / 11 ( 36 % )   ; 2.5V          ; --           ;
; 4        ; 4 / 14 ( 29 % )   ; 2.5V          ; --           ;
; 5        ; 9 / 14 ( 64 % )   ; 2.5V          ; --           ;
; 6        ; 4 / 10 ( 40 % )   ; 2.5V          ; --           ;
; 7        ; 13 / 13 ( 100 % ) ; 2.5V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 23         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; switch[3]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; switch[2]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; switch[1]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; switch[0]                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; poopen                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; xclk                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; href                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; vref                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; digital[5]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; digital[6]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; digital[7]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 80       ; 113        ; 5        ; button                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; digital[0]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; digital[1]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; digital[2]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; digital[3]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; digital[4]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; vsync                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; b[7]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; b[6]                                                      ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; b[5]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; b[4]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; hsync                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; vgaclk                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; b[3]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; b[2]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; b[1]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; b[0]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; g[7]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; g[6]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; g[5]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; g[4]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; g[3]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; g[2]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; g[1]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; g[0]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; r[7]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; r[6]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; r[5]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; r[4]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; r[3]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; r[2]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; r[1]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; r[0]                                                      ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; sync_b                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                       ;
+-------------------------------+-------------------------------------------------------------------+
; Name                          ; pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------+
; SDC pin name                  ; vgapll|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                            ;
; Compensate clock              ; clock0                                                            ;
; Compensated input/output pins ; --                                                                ;
; Switchover type               ; --                                                                ;
; Input frequency 0             ; 40.0 MHz                                                          ;
; Input frequency 1             ; --                                                                ;
; Nominal PFD frequency         ; 13.3 MHz                                                          ;
; Nominal VCO frequency         ; 453.3 MHz                                                         ;
; VCO post scale K counter      ; 2                                                                 ;
; VCO frequency control         ; Auto                                                              ;
; VCO phase shift step          ; 275 ps                                                            ;
; VCO multiply                  ; --                                                                ;
; VCO divide                    ; --                                                                ;
; Freq min lock                 ; 29.4 MHz                                                          ;
; Freq max lock                 ; 57.37 MHz                                                         ;
; M VCO Tap                     ; 0                                                                 ;
; M Initial                     ; 1                                                                 ;
; M value                       ; 34                                                                ;
; N value                       ; 3                                                                 ;
; Charge pump current           ; setting 1                                                         ;
; Loop filter resistance        ; setting 24                                                        ;
; Loop filter capacitance       ; setting 0                                                         ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                ;
; Bandwidth type                ; Medium                                                            ;
; Real time reconfigurable      ; Off                                                               ;
; Scan chain MIF file           ; --                                                                ;
; Preserve PLL counter order    ; Off                                                               ;
; PLL location                  ; PLL_2                                                             ;
; Inclk0 signal                 ; clk                                                               ;
; Inclk1 signal                 ; --                                                                ;
; Inclk0 signal type            ; Dedicated Pin                                                     ;
; Inclk1 signal type            ; --                                                                ;
+-------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; Name                                                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                       ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+
; pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 17   ; 27  ; 25.19 MHz        ; 0 (0 ps)    ; 2.50 (275 ps)    ; 50/50      ; C0      ; 18            ; 9/9 Even   ; --            ; 1       ; 0       ; vgapll|altpll_component|auto_generated|pll1|clk[0] ;
+-------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                          ; Library Name ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vgacam                                                             ; 341 (3)     ; 199 (0)                   ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 46   ; 0            ; 142 (3)      ; 45 (0)            ; 154 (0)          ; |vgacam                                                                                                                                                                      ;              ;
;    |final_project_fpga:final_project_fpga|                          ; 70 (6)      ; 61 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 32 (0)            ; 29 (6)           ; |vgacam|final_project_fpga:final_project_fpga                                                                                                                                ;              ;
;       |camera_controller:cam_cont|                                  ; 29 (29)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 22 (22)          ; |vgacam|final_project_fpga:final_project_fpga|camera_controller:cam_cont                                                                                                     ;              ;
;       |read_y_cr_cb:read_y_cr_cb|                                   ; 35 (35)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 32 (32)           ; 1 (1)            ; |vgacam|final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb                                                                                                      ;              ;
;    |pll:vgapll|                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |vgacam|pll:vgapll                                                                                                                                                           ;              ;
;       |altpll:altpll_component|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |vgacam|pll:vgapll|altpll:altpll_component                                                                                                                                   ;              ;
;          |pll_altpll:auto_generated|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |vgacam|pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                         ;              ;
;    |sld_hub:auto_hub|                                               ; 103 (63)    ; 64 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (27)      ; 8 (8)             ; 56 (31)          ; |vgacam|sld_hub:auto_hub                                                                                                                                                     ;              ;
;       |sld_rom_sr:hub_info_reg|                                     ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |vgacam|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                             ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                   ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |vgacam|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                           ;              ;
;    |smallram2:smallram2_inst|                                       ; 92 (0)      ; 53 (0)                    ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 5 (0)             ; 48 (0)           ; |vgacam|smallram2:smallram2_inst                                                                                                                                             ;              ;
;       |altsyncram:altsyncram_component|                             ; 92 (0)      ; 53 (0)                    ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 5 (0)             ; 48 (0)           ; |vgacam|smallram2:smallram2_inst|altsyncram:altsyncram_component                                                                                                             ;              ;
;          |altsyncram_ogh1:auto_generated|                           ; 92 (0)      ; 53 (0)                    ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 39 (0)       ; 5 (0)             ; 48 (0)           ; |vgacam|smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated                                                                              ;              ;
;             |altsyncram_rv72:altsyncram1|                           ; 7 (3)       ; 3 (3)                     ; 0 (0)         ; 262144      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 1 (1)             ; 2 (2)            ; |vgacam|smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1                                                  ;              ;
;                |decode_ara:decode4|                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |vgacam|smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|decode_ara:decode4                               ;              ;
;                |decode_ara:decode5|                                 ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |vgacam|smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|decode_ara:decode5                               ;              ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 85 (60)     ; 50 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (19)      ; 4 (4)             ; 46 (37)          ; |vgacam|smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ;              ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 25 (25)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 9 (9)            ; |vgacam|smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;              ;
;    |vgaController:vgaCont|                                          ; 67 (67)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 22 (22)          ; |vgacam|vgaController:vgaCont                                                                                                                                                ;              ;
;    |videoGen:videoGen|                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |vgacam|videoGen:videoGen                                                                                                                                                    ;              ;
+---------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                        ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; Name       ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+------------+----------+---------------+---------------+-----------------------+-----+------+
; xclk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; poopen     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vgaclk     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; hsync      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vsync      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sync_b     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; r[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; g[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; switch[0]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switch[1]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switch[2]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; switch[3]  ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; href       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; vref       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; button     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; digital[7] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; digital[6] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; digital[5] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; digital[4] ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; digital[3] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; digital[2] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; digital[1] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; digital[0] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+------------+----------+---------------+---------------+-----------------------+-----+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; switch[0]                                                                                                                                                  ;                   ;         ;
; switch[1]                                                                                                                                                  ;                   ;         ;
; switch[2]                                                                                                                                                  ;                   ;         ;
; switch[3]                                                                                                                                                  ;                   ;         ;
; href                                                                                                                                                       ;                   ;         ;
;      - final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref                                                                            ; 1                 ; 6       ;
;      - final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]~18                                                                            ; 1                 ; 6       ;
;      - final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]~19                                                                            ; 1                 ; 6       ;
;      - final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref~0                                                                        ; 1                 ; 6       ;
;      - final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]~0                                                                          ; 1                 ; 6       ;
;      - final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|always0~0                                                                           ; 1                 ; 6       ;
; vref                                                                                                                                                       ;                   ;         ;
;      - final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]~18                                                                            ; 0                 ; 6       ;
;      - final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]~19                                                                            ; 0                 ; 6       ;
;      - final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]~18                                                                            ; 0                 ; 6       ;
;      - final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref~0                                                                        ; 0                 ; 6       ;
;      - final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]~0                                                                          ; 0                 ; 6       ;
;      - final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|always0~0                                                                           ; 0                 ; 6       ;
; clk                                                                                                                                                        ;                   ;         ;
; button                                                                                                                                                     ;                   ;         ;
;      - smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|decode_ara:decode4|eq_node[1]~0 ; 1                 ; 6       ;
;      - address[13]~0                                                                                                                                       ; 1                 ; 6       ;
;      - vgaController:vgaCont|Add3~18                                                                                                                       ; 1                 ; 6       ;
;      - address[0]~1                                                                                                                                        ; 1                 ; 6       ;
;      - vgaController:vgaCont|Add2~2                                                                                                                        ; 1                 ; 6       ;
;      - vgaController:vgaCont|Add2~5                                                                                                                        ; 1                 ; 6       ;
;      - vgaController:vgaCont|Add2~8                                                                                                                        ; 1                 ; 6       ;
;      - vgaController:vgaCont|Add2~11                                                                                                                       ; 1                 ; 6       ;
;      - vgaController:vgaCont|Add2~14                                                                                                                       ; 1                 ; 6       ;
;      - vgaController:vgaCont|Add2~17                                                                                                                       ; 1                 ; 6       ;
;      - vgaController:vgaCont|Add3~19                                                                                                                       ; 1                 ; 6       ;
;      - vgaController:vgaCont|Add3~20                                                                                                                       ; 1                 ; 6       ;
;      - vgaController:vgaCont|Add3~21                                                                                                                       ; 1                 ; 6       ;
;      - vgaController:vgaCont|Add3~22                                                                                                                       ; 1                 ; 6       ;
;      - vgaController:vgaCont|Add3~23                                                                                                                       ; 1                 ; 6       ;
;      - vgaController:vgaCont|Add3~24                                                                                                                       ; 1                 ; 6       ;
;      - smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|decode_ara:decode4|eq_node[0]~1 ; 1                 ; 6       ;
; digital[7]                                                                                                                                                 ;                   ;         ;
;      - final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]                                                                               ; 0                 ; 6       ;
; digital[6]                                                                                                                                                 ;                   ;         ;
;      - final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]~feeder                                                                        ; 0                 ; 6       ;
; digital[5]                                                                                                                                                 ;                   ;         ;
;      - final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]                                                                               ; 0                 ; 6       ;
; digital[4]                                                                                                                                                 ;                   ;         ;
; digital[3]                                                                                                                                                 ;                   ;         ;
;      - final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]                                                                               ; 1                 ; 6       ;
; digital[2]                                                                                                                                                 ;                   ;         ;
;      - final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]~feeder                                                                        ; 0                 ; 6       ;
; digital[1]                                                                                                                                                 ;                   ;         ;
;      - final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]~feeder                                                                        ; 0                 ; 6       ;
; digital[0]                                                                                                                                                 ;                   ;         ;
;      - final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]                                                                               ; 0                 ; 6       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                    ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                            ; JTAG_X1_Y12_N0     ; 147     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                            ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                     ; PIN_88             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                     ; PIN_88             ; 2       ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]~18                                                                                                                ; LCCOMB_X21_Y12_N8  ; 20      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]~19                                                                                                                ; LCCOMB_X17_Y12_N0  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]~18                                                                                                                ; LCCOMB_X18_Y12_N30 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; final_project_fpga:final_project_fpga|dataclk                                                                                                                                           ; FF_X1_Y10_N1       ; 22      ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; final_project_fpga:final_project_fpga|lolclk                                                                                                                                            ; FF_X1_Y11_N17      ; 2       ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|always0~0                                                                                                               ; LCCOMB_X25_Y11_N0  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]~0                                                                                                              ; LCCOMB_X26_Y13_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; final_project_fpga:final_project_fpga|xclk                                                                                                                                              ; FF_X32_Y11_N17     ; 35      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                           ; PLL_2              ; 55      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                ; FF_X13_Y20_N19     ; 22      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                          ; FF_X14_Y21_N3      ; 18      ; Async. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                        ; LCCOMB_X13_Y20_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                          ; FF_X14_Y21_N17     ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[0]~2                                                                                                                                                          ; LCCOMB_X13_Y20_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                 ; LCCOMB_X13_Y20_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~15                                                                                                                                  ; LCCOMB_X14_Y19_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~14                                                                                                                             ; LCCOMB_X14_Y21_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~19                                                                                                                             ; LCCOMB_X14_Y19_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                     ; FF_X17_Y20_N27     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; FF_X16_Y20_N19     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                     ; FF_X13_Y20_N5      ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                     ; FF_X13_Y21_N17     ; 10      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                              ; LCCOMB_X17_Y20_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                    ; FF_X17_Y19_N17     ; 20      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|decode_ara:decode4|eq_node[0]~1                                     ; LCCOMB_X17_Y12_N30 ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|decode_ara:decode4|eq_node[1]~0                                     ; LCCOMB_X17_Y12_N2  ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|decode_ara:decode5|eq_node[0]~1                                     ; LCCOMB_X14_Y21_N26 ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|decode_ara:decode5|eq_node[1]~0                                     ; LCCOMB_X14_Y21_N8  ; 16      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; LCCOMB_X14_Y21_N28 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; LCCOMB_X14_Y21_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; LCCOMB_X13_Y21_N24 ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; LCCOMB_X13_Y21_N6  ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                  ; FF_X16_Y21_N27     ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~43                                                ; LCCOMB_X13_Y21_N2  ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~16                                                ; LCCOMB_X13_Y21_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~7       ; LCCOMB_X18_Y21_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16 ; LCCOMB_X18_Y21_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 ; LCCOMB_X18_Y21_N22 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vgaController:vgaCont|Add3~18                                                                                                                                                           ; LCCOMB_X18_Y14_N4  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; vgaController:vgaCont|LessThan0~1                                                                                                                                                       ; LCCOMB_X18_Y14_N20 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vgaController:vgaCont|LessThan1~1                                                                                                                                                       ; LCCOMB_X18_Y13_N16 ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; vgaController:vgaCont|always0~0                                                                                                                                                         ; LCCOMB_X18_Y13_N10 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                          ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                  ; JTAG_X1_Y12_N0 ; 147     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; clk                                                                           ; PIN_88         ; 2       ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; final_project_fpga:final_project_fpga|dataclk                                 ; FF_X1_Y10_N1   ; 22      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; final_project_fpga:final_project_fpga|lolclk                                  ; FF_X1_Y11_N17  ; 2       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; final_project_fpga:final_project_fpga|xclk                                    ; FF_X32_Y11_N17 ; 35      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2          ; 55      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+-------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                    ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                                                  ; 37      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; 35      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; 35      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; 35      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                  ; 34      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                                                  ; 34      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                                                  ; 34      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; 34      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; 34      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; 34      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; 34      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; 34      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; 34      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; 34      ;
; vgaController:vgaCont|Add3~18                                                                                                                                                           ; 33      ;
; vgaController:vgaCont|Add3~24                                                                                                                                                           ; 32      ;
; vgaController:vgaCont|Add3~23                                                                                                                                                           ; 32      ;
; vgaController:vgaCont|Add3~22                                                                                                                                                           ; 32      ;
; vgaController:vgaCont|Add3~21                                                                                                                                                           ; 32      ;
; vgaController:vgaCont|Add3~20                                                                                                                                                           ; 32      ;
; vgaController:vgaCont|Add3~19                                                                                                                                                           ; 32      ;
; vgaController:vgaCont|Add2~17                                                                                                                                                           ; 32      ;
; vgaController:vgaCont|Add2~14                                                                                                                                                           ; 32      ;
; vgaController:vgaCont|Add2~11                                                                                                                                                           ; 32      ;
; vgaController:vgaCont|Add2~8                                                                                                                                                            ; 32      ;
; vgaController:vgaCont|Add2~5                                                                                                                                                            ; 32      ;
; vgaController:vgaCont|Add2~2                                                                                                                                                            ; 32      ;
; address[0]~1                                                                                                                                                                            ; 32      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                     ; 29      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                     ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                            ; 23      ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                ; 22      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                    ; 20      ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]~18                                                                                                                ; 20      ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                          ; 18      ;
; button~input                                                                                                                                                                            ; 17      ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|always0~0                                                                                                               ; 17      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                           ; 17      ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]~0                                                                                                              ; 16      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~16                                                ; 16      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|address_reg_b[0]                                                    ; 16      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|decode_ara:decode5|eq_node[0]~1                                     ; 16      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|decode_ara:decode4|eq_node[0]~1                                     ; 16      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|decode_ara:decode5|eq_node[1]~0                                     ; 16      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|decode_ara:decode4|eq_node[1]~0                                     ; 16      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                     ; 15      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                           ; 15      ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~43                                                ; 14      ;
; address[13]~0                                                                                                                                                                           ; 14      ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                            ; 13      ;
; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                        ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                    ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                     ; 10      ;
; vgaController:vgaCont|always0~0                                                                                                                                                         ; 10      ;
; vgaController:vgaCont|LessThan1~1                                                                                                                                                       ; 10      ;
; vgaController:vgaCont|LessThan0~1                                                                                                                                                       ; 10      ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]~18                                                                                                                ; 10      ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]~19                                                                                                                ; 10      ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                            ; 9       ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                            ; 9       ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                            ; 9       ;
; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                          ; 9       ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                            ; 9       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|out_address_reg_a[0]                                                ; 8       ;
; vgaController:vgaCont|rden~2                                                                                                                                                            ; 8       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]    ; 8       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]    ; 8       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]    ; 8       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                   ; 7       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]    ; 7       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]    ; 7       ;
; vgaController:vgaCont|vcnt[9]                                                                                                                                                           ; 7       ;
; vref~input                                                                                                                                                                              ; 6       ;
; href~input                                                                                                                                                                              ; 6       ;
; sld_hub:auto_hub|irsr_reg[3]                                                                                                                                                            ; 6       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                          ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                ; 6       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; 6       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sdr~0                                                                 ; 6       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~19                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~14                                                                                                                             ; 5       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~2                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|irf_reg[1][0]~3                                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                       ; 5       ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                          ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                ; 5       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19 ; 5       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16 ; 5       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|Equal1~0                                                              ; 5       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|clear_signal       ; 5       ;
; vgaController:vgaCont|LessThan9~0                                                                                                                                                       ; 5       ;
; vgaController:vgaCont|vcnt[1]                                                                                                                                                           ; 5       ;
; vgaController:vgaCont|vcnt[2]                                                                                                                                                           ; 5       ;
; vgaController:vgaCont|vcnt[4]                                                                                                                                                           ; 5       ;
; vgaController:vgaCont|vcnt[3]                                                                                                                                                           ; 5       ;
; vgaController:vgaCont|hcnt[6]                                                                                                                                                           ; 5       ;
; vgaController:vgaCont|hcnt[5]                                                                                                                                                           ; 5       ;
; vgaController:vgaCont|hcnt[8]                                                                                                                                                           ; 5       ;
; vgaController:vgaCont|hcnt[7]                                                                                                                                                           ; 5       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]                                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~15                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|irsr_reg[0]~2                                                                                                                                                          ; 4       ;
; sld_hub:auto_hub|irf_proc~0                                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                ; 4       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~3                                      ; 4       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~2                                      ; 4       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~0                                      ; 4       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~7       ; 4       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                           ; 4       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                           ; 4       ;
; vgaController:vgaCont|hsync~1                                                                                                                                                           ; 4       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|wren~2                                                                                                                 ; 4       ;
; vgaController:vgaCont|vcnt[0]                                                                                                                                                           ; 4       ;
; vgaController:vgaCont|vcnt[8]                                                                                                                                                           ; 4       ;
; vgaController:vgaCont|vcnt[7]                                                                                                                                                           ; 4       ;
; vgaController:vgaCont|vcnt[6]                                                                                                                                                           ; 4       ;
; vgaController:vgaCont|vcnt[5]                                                                                                                                                           ; 4       ;
; vgaController:vgaCont|hcnt[4]                                                                                                                                                           ; 4       ;
; vgaController:vgaCont|hcnt[3]                                                                                                                                                           ; 4       ;
; vgaController:vgaCont|hcnt[9]                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                     ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]                                        ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; 3       ;
; videoGen:videoGen|r[7]~7                                                                                                                                                                ; 3       ;
; videoGen:videoGen|r[6]~6                                                                                                                                                                ; 3       ;
; videoGen:videoGen|r[5]~5                                                                                                                                                                ; 3       ;
; videoGen:videoGen|r[4]~4                                                                                                                                                                ; 3       ;
; videoGen:videoGen|r[3]~3                                                                                                                                                                ; 3       ;
; videoGen:videoGen|r[2]~2                                                                                                                                                                ; 3       ;
; videoGen:videoGen|r[1]~1                                                                                                                                                                ; 3       ;
; videoGen:videoGen|r[0]~0                                                                                                                                                                ; 3       ;
; vgaController:vgaCont|LessThan8~1                                                                                                                                                       ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]                                                  ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]                                                  ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]                                                  ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]                                                  ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; 3       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; 3       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]                                                                                                                   ; 3       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]                                                                                                                   ; 3       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]                                                                                                                   ; 3       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]                                                                                                                   ; 3       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]                                                                                                                   ; 3       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]                                                                                                                   ; 3       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]                                                                                                                   ; 3       ;
; sld_hub:auto_hub|reset_ena_reg_proc~0                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]~3                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|Equal6~0                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|irsr_reg[2]~1                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|Equal0~1                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|Equal0~0                                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|node_ena_proc~1                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|hub_mode_reg[1]~0                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                     ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[15]                                                                                                               ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[14]                                                                                                               ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[13]                                                                                                               ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[12]                                                                                                               ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[11]                                                                                                               ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[10]                                                                                                               ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[9]                                                                                                                ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[8]                                                                                                                ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[0]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[1]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[2]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[3]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[4]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[5]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[6]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en                                                                                                                      ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d1[7]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|counter[0]                                                                                                                                        ; 2       ;
; final_project_fpga:final_project_fpga|counterlol[0]                                                                                                                                     ; 2       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~2          ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[0]                                                                                                                ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[1]                                                                                                                ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[2]                                                                                                                ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[3]                                                                                                                ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[4]                                                                                                                ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[5]                                                                                                                ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[6]                                                                                                                ; 2       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|pixel[7]                                                                                                                ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref                                                                                                              ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|oldhref                                                                                                                ; 2       ;
; final_project_fpga:final_project_fpga|counterx[0]                                                                                                                                       ; 2       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; 2       ;
; vgaController:vgaCont|rden~1                                                                                                                                                            ; 2       ;
; vgaController:vgaCont|vsync~0                                                                                                                                                           ; 2       ;
; vgaController:vgaCont|hcnt[2]                                                                                                                                                           ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]                                                                                                                   ; 2       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]                                                                                                                   ; 2       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]                                                                                                                   ; 2       ;
; pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]~clkctrl_e_vgaclk                                                                                          ; 1       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                      ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                               ; 1       ;
; altera_reserved_tck~input                                                                                                                                                               ; 1       ;
; altera_reserved_tms~input                                                                                                                                                               ; 1       ;
; digital[0]~input                                                                                                                                                                        ; 1       ;
; digital[1]~input                                                                                                                                                                        ; 1       ;
; digital[2]~input                                                                                                                                                                        ; 1       ;
; digital[3]~input                                                                                                                                                                        ; 1       ;
; digital[4]~input                                                                                                                                                                        ; 1       ;
; digital[5]~input                                                                                                                                                                        ; 1       ;
; digital[6]~input                                                                                                                                                                        ; 1       ;
; digital[7]~input                                                                                                                                                                        ; 1       ;
; clk~input                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|tdo~_wirecell                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                             ; 1       ;
; sld_hub:auto_hub|hub_mode_reg[0]~7                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|hub_mode_reg[2]~6                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|hub_mode_reg[2]~5                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|Equal0~2                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|irsr_reg~10                                                                                                                                                            ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg~6                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|irsr_reg[3]~9                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|irsr_reg[3]~8                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|irsr_reg[3]~7                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|irsr_reg[3]~6                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg~5                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg~4                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg~3                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|hub_mode_reg[1]~4                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|hub_mode_reg[1]~2                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|hub_mode_reg[1]~1                                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]~1                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg~0                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|irsr_reg~5                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|irsr_reg~4                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|irsr_reg~3                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|irsr_reg~0                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|tdo_bypass_reg~0                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~12                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~11                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~10                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~7                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~6                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~5                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~4                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~2                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0                                                                                                                                      ; 1       ;
; sld_hub:auto_hub|Equal1~0                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|clr_reg_proc~0                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|node_ena~3                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|node_ena~2                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|node_ena_proc~0                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|node_ena~1                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|node_ena~0                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|irf_reg~7                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|irf_reg~6                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|irf_reg~5                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|irf_reg~4                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|irf_reg[1][0]~2                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|irf_reg[1][0]~1                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|irf_reg~0                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|tdo~5                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|tdo~4                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|tdo~3                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|tdo~2                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|tdo~1                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|tdo~0                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[4]~17                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~16                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[3]~15                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~12                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[2]~11                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]~10                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[1]~9                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~8                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter[0]~7                                                                                                                              ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|en~0                                                                                                                    ; 1       ;
; final_project_fpga:final_project_fpga|counter[0]~0                                                                                                                                      ; 1       ;
; final_project_fpga:final_project_fpga|counterlol[0]~0                                                                                                                                   ; 1       ;
; final_project_fpga:final_project_fpga|dataclk~0                                                                                                                                         ; 1       ;
; final_project_fpga:final_project_fpga|lolclk~0                                                                                                                                          ; 1       ;
; final_project_fpga:final_project_fpga|counterx[0]~0                                                                                                                                     ; 1       ;
; final_project_fpga:final_project_fpga|xclk~0                                                                                                                                            ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~17         ; 1       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d2[7]                                                                                                                   ; 1       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d2[6]                                                                                                                   ; 1       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d2[5]                                                                                                                   ; 1       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d2[4]                                                                                                                   ; 1       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d2[3]                                                                                                                   ; 1       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d2[2]                                                                                                                   ; 1       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d2[1]                                                                                                                   ; 1       ;
; final_project_fpga:final_project_fpga|read_y_cr_cb:read_y_cr_cb|d2[0]                                                                                                                   ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~16         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~15         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~14         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~13         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~12         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[4]~7                                      ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~6                                      ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~5                                      ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]~4                                      ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~1                                      ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~11         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~10         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~9          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~8          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~15 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~42                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|firstVref~0                                                                                                            ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                      ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~6          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~5          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~4          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR~3          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                       ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|address_reg_a[0]                                                    ; 1       ;
; vgaController:vgaCont|LessThan9~1                                                                                                                                                       ; 1       ;
; vgaController:vgaCont|oldhsync                                                                                                                                                          ; 1       ;
; vgaController:vgaCont|LessThan1~0                                                                                                                                                       ; 1       ;
; vgaController:vgaCont|LessThan0~0                                                                                                                                                       ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; 1       ;
; vgaController:vgaCont|LessThan8~2                                                                                                                                                       ; 1       ;
; vgaController:vgaCont|LessThan8~0                                                                                                                                                       ; 1       ;
; vgaController:vgaCont|rden~0                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|LessThan6~0                                                                                                                                                       ; 1       ;
; vgaController:vgaCont|sync_b                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|vsync~1                                                                                                                                                           ; 1       ;
; vgaController:vgaCont|hsync~0                                                                                                                                                           ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|wren~1                                                                                                                 ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|wren~0                                                                                                                 ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|LessThan1~0                                                                                                            ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|LessThan0~0                                                                                                            ; 1       ;
; final_project_fpga:final_project_fpga|xclk                                                                                                                                              ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15]~15                                               ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a31~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a15~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14]~14                                               ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a30~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a14~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13]~13                                               ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a29~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a13~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12]~12                                               ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a28~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a12~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]~11                                               ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a27~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a11~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]~10                                               ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a26~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a10~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]~9                                                 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a25~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a9~PORTBDATAOUT0                                          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]~8                                                 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a24~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a8~PORTBDATAOUT0                                          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~8                                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~7                                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~6                                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~5                                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~4                                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~3                                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~2                                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~1                                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|Add1~0                                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~17 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~14 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]~13 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~12 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~11 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~10 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]~9  ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~8  ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~7  ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~7                                                 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]~6                                                 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]~5                                                 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~4                                                 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]~3                                                 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]~2                                                 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]~1                                                 ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]~40                                               ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]~39                                               ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]~38                                               ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]~37                                               ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]~36                                               ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]~35                                               ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]~34                                               ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]~33                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]~32                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~31                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]~30                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~29                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~28                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~27                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~26                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~25                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~24                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~23                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~22                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~21                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~20                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~19                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~18                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~17                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~16                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~15                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~14                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]~0                                                 ; 1       ;
; vgaController:vgaCont|Add2~15                                                                                                                                                           ; 1       ;
; vgaController:vgaCont|Add2~13                                                                                                                                                           ; 1       ;
; vgaController:vgaCont|Add2~12                                                                                                                                                           ; 1       ;
; vgaController:vgaCont|Add2~10                                                                                                                                                           ; 1       ;
; vgaController:vgaCont|Add2~9                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add2~7                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add2~6                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add2~4                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add2~3                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add2~1                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add2~0                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add3~16                                                                                                                                                           ; 1       ;
; vgaController:vgaCont|Add3~15                                                                                                                                                           ; 1       ;
; vgaController:vgaCont|Add3~14                                                                                                                                                           ; 1       ;
; vgaController:vgaCont|Add3~13                                                                                                                                                           ; 1       ;
; vgaController:vgaCont|Add3~12                                                                                                                                                           ; 1       ;
; vgaController:vgaCont|Add3~11                                                                                                                                                           ; 1       ;
; vgaController:vgaCont|Add3~10                                                                                                                                                           ; 1       ;
; vgaController:vgaCont|Add3~9                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add3~8                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add3~7                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add3~6                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add3~5                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add3~4                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add3~3                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|Add3~1                                                                                                                                                            ; 1       ;
; vgaController:vgaCont|vcnt[9]~28                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[8]~27                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[8]~26                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[7]~25                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[7]~24                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[6]~23                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[6]~22                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[5]~21                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[5]~20                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[4]~19                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[4]~18                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[3]~17                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[3]~16                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[2]~15                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[2]~14                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[1]~13                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[1]~12                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[0]~11                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|vcnt[0]~10                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[9]~28                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[8]~27                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[8]~26                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[7]~25                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[7]~24                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[6]~23                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[6]~22                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[5]~21                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[5]~20                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[4]~19                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[4]~18                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[3]~17                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[3]~16                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[2]~15                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[2]~14                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[1]~13                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[1]~12                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[0]~11                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[0]~10                                                                                                                                                        ; 1       ;
; vgaController:vgaCont|hcnt[0]                                                                                                                                                           ; 1       ;
; vgaController:vgaCont|hcnt[1]                                                                                                                                                           ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[9]~29                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]~28                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[8]~27                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]~26                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[7]~25                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[9]~30                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]~29                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[8]~28                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]~27                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[7]~26                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]~24                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[6]~23                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]~22                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[5]~21                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]~20                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[4]~19                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]~17                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[3]~16                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]~15                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[2]~14                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]~13                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[1]~12                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]~11                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|y[0]~10                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]~25                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[6]~24                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]~23                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[5]~22                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]~21                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[4]~20                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]~17                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[3]~16                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]~15                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[2]~14                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]~13                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[1]~12                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]~11                                                                                                                ; 1       ;
; final_project_fpga:final_project_fpga|camera_controller:cam_cont|x[0]~10                                                                                                                ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~PORTBDATAOUT0                                          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0                                                        ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a16                                                       ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1~PORTBDATAOUT0                                          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a1                                                        ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a17                                                       ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2~PORTBDATAOUT0                                          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a2                                                        ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a18~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a18                                                       ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a3~PORTBDATAOUT0                                          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a3                                                        ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a19~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a19                                                       ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4~PORTBDATAOUT0                                          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a4                                                        ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a20~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a20                                                       ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a5~PORTBDATAOUT0                                          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a5                                                        ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a21~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a21                                                       ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6~PORTBDATAOUT0                                          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a6                                                        ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a22                                                       ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7~PORTBDATAOUT0                                          ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a7                                                        ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23~PORTBDATAOUT0                                         ; 1       ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a23                                                       ; 1       ;
; pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_fbout                                                                                                            ; 1       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                           ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 16384        ; 16           ; 16384        ; 16           ; yes                    ; yes                     ; yes                    ; no                      ; 262144 ; 16384                       ; 16                          ; 16384                       ; 16                          ; 262144              ; 32   ; None ; M9K_X27_Y15_N0, M9K_X27_Y16_N0, M9K_X15_Y6_N0, M9K_X15_Y7_N0, M9K_X15_Y15_N0, M9K_X15_Y14_N0, M9K_X15_Y10_N0, M9K_X15_Y12_N0, M9K_X15_Y11_N0, M9K_X15_Y13_N0, M9K_X15_Y16_N0, M9K_X15_Y17_N0, M9K_X15_Y19_N0, M9K_X15_Y20_N0, M9K_X15_Y18_N0, M9K_X15_Y21_N0, M9K_X27_Y14_N0, M9K_X27_Y13_N0, M9K_X15_Y9_N0, M9K_X15_Y5_N0, M9K_X15_Y8_N0, M9K_X27_Y8_N0, M9K_X27_Y12_N0, M9K_X27_Y9_N0, M9K_X27_Y7_N0, M9K_X27_Y6_N0, M9K_X27_Y11_N0, M9K_X27_Y10_N0, M9K_X27_Y20_N0, M9K_X27_Y18_N0, M9K_X27_Y21_N0, M9K_X27_Y19_N0 ;
+--------------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 1,440 / 32,401 ( 4 % ) ;
; C16 interconnects          ; 14 / 1,326 ( 1 % )     ;
; C4 interconnects           ; 762 / 21,816 ( 3 % )   ;
; Direct links               ; 104 / 32,401 ( < 1 % ) ;
; Global clocks              ; 6 / 10 ( 60 % )        ;
; Local interconnects        ; 197 / 10,320 ( 2 % )   ;
; R24 interconnects          ; 28 / 1,289 ( 2 % )     ;
; R4 interconnects           ; 736 / 28,186 ( 3 % )   ;
+----------------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 9.74) ; Number of LABs  (Total = 35) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 3                            ;
; 2                                          ; 6                            ;
; 3                                          ; 0                            ;
; 4                                          ; 1                            ;
; 5                                          ; 2                            ;
; 6                                          ; 0                            ;
; 7                                          ; 3                            ;
; 8                                          ; 0                            ;
; 9                                          ; 1                            ;
; 10                                         ; 2                            ;
; 11                                         ; 1                            ;
; 12                                         ; 1                            ;
; 13                                         ; 0                            ;
; 14                                         ; 0                            ;
; 15                                         ; 1                            ;
; 16                                         ; 14                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.86) ; Number of LABs  (Total = 35) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 8                            ;
; 1 Clock                            ; 30                           ;
; 1 Clock enable                     ; 15                           ;
; 1 Sync. clear                      ; 6                            ;
; 1 Sync. load                       ; 4                            ;
; 2 Clock enables                    ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 14.91) ; Number of LABs  (Total = 35) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 3                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 6                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 0                            ;
; 10                                           ; 2                            ;
; 11                                           ; 1                            ;
; 12                                           ; 2                            ;
; 13                                           ; 2                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 2                            ;
; 21                                           ; 0                            ;
; 22                                           ; 2                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 3                            ;
; 26                                           ; 3                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.83) ; Number of LABs  (Total = 35) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 7                            ;
; 2                                               ; 2                            ;
; 3                                               ; 1                            ;
; 4                                               ; 2                            ;
; 5                                               ; 2                            ;
; 6                                               ; 1                            ;
; 7                                               ; 3                            ;
; 8                                               ; 4                            ;
; 9                                               ; 3                            ;
; 10                                              ; 2                            ;
; 11                                              ; 3                            ;
; 12                                              ; 3                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 2                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 10.51) ; Number of LABs  (Total = 35) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 4                            ;
; 2                                            ; 2                            ;
; 3                                            ; 4                            ;
; 4                                            ; 1                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 4                            ;
; 8                                            ; 3                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 2                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 0                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 3                            ;
; 19                                           ; 1                            ;
; 20                                           ; 0                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 0                            ;
; 27                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 46           ; 0            ; 46           ; 0            ; 0            ; 50        ; 46           ; 0            ; 50        ; 50        ; 0            ; 30           ; 0            ; 0            ; 16           ; 0            ; 30           ; 16           ; 0            ; 0            ; 0            ; 30           ; 0            ; 0            ; 0            ; 0            ; 0            ; 50        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 50           ; 4            ; 50           ; 50           ; 0         ; 4            ; 50           ; 0         ; 0         ; 50           ; 20           ; 50           ; 50           ; 34           ; 50           ; 20           ; 34           ; 50           ; 50           ; 50           ; 20           ; 50           ; 50           ; 50           ; 50           ; 50           ; 0         ; 50           ; 50           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; xclk                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; poopen              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vgaclk              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; hsync               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vsync               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sync_b              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; r[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; g[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[0]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[1]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[2]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[3]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[4]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[5]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[6]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[7]                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; switch[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; href                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vref                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; button              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digital[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digital[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digital[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digital[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digital[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digital[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digital[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; digital[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.5               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                        ; Destination Register                                                                                                                                ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.194             ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.194             ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12] ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.193             ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.193             ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.193             ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]  ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.193             ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10] ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.193             ;
; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11] ; smallram2:smallram2_inst|altsyncram:altsyncram_component|altsyncram_ogh1:auto_generated|altsyncram_rv72:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.193             ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Sat Dec 06 17:55:59 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off vgacam -c vgacam
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP3C5E144C8 for design "vgacam"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone III PLL type, but with warnings
    Warning (15567): Can't achieve requested Medium bandwidth type; current PLL requires a bandwidth value of between 0.500 Mhz and 2.000 Mhz -- achieved bandwidth of 0.45 MHz to 0.98 MHz
    Info (15099): Implementing clock multiplication of 17, clock division of 27, and phase shift of 0 degrees (0 ps) for pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C10E144C8 is compatible
    Info (176445): Device EP3C16E144C8 is compatible
    Info (176445): Device EP3C25E144C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vgacam.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: final_project_fpga:final_project_fpga|dataclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: final_project_fpga:final_project_fpga|xclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: final_project_fpga:final_project_fpga|lolclk was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: vgapll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 25.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info (176353): Automatically promoted node pll:vgapll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node final_project_fpga:final_project_fpga|xclk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node xclk~output
Info (176353): Automatically promoted node final_project_fpga:final_project_fpga|dataclk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node final_project_fpga:final_project_fpga|lolclk 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (144001): Generated suppressed messages file H:/microps_final_project/microps/wtfRam/vgacam.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 498 megabytes
    Info: Processing ended: Sat Dec 06 17:56:11 2014
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in H:/microps_final_project/microps/wtfRam/vgacam.fit.smsg.


