\doxysection{System clock switch}
\label{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e}\index{System clock switch@{System clock switch}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+SYS\+\_\+\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+SYS\+\_\+\+CLKSOURCE\+\_\+\+HSE}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+SYS\+\_\+\+CLKSOURCE\+\_\+\+PLL}~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e_ga311d41bc162d539bd38d745deb878a05}} 
\index{System clock switch@{System clock switch}!LL\_RCC\_SYS\_CLKSOURCE\_HSE@{LL\_RCC\_SYS\_CLKSOURCE\_HSE}}
\index{LL\_RCC\_SYS\_CLKSOURCE\_HSE@{LL\_RCC\_SYS\_CLKSOURCE\_HSE}!System clock switch@{System clock switch}}
\doxysubsubsection{LL\_RCC\_SYS\_CLKSOURCE\_HSE}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+SYS\+\_\+\+CLKSOURCE\+\_\+\+HSE~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}

HSE selection as system clock 

Definition at line \textbf{ 217} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e_ga4340558f32a9cd1b5ad4953eef90bf65}} 
\index{System clock switch@{System clock switch}!LL\_RCC\_SYS\_CLKSOURCE\_HSI@{LL\_RCC\_SYS\_CLKSOURCE\_HSI}}
\index{LL\_RCC\_SYS\_CLKSOURCE\_HSI@{LL\_RCC\_SYS\_CLKSOURCE\_HSI}!System clock switch@{System clock switch}}
\doxysubsubsection{LL\_RCC\_SYS\_CLKSOURCE\_HSI}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+SYS\+\_\+\+CLKSOURCE\+\_\+\+HSI~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}

HSI selection as system clock 

Definition at line \textbf{ 216} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___s_y_s___c_l_k_s_o_u_r_c_e_ga9afc95ef42b49164b87663a89312e7ac}} 
\index{System clock switch@{System clock switch}!LL\_RCC\_SYS\_CLKSOURCE\_PLL@{LL\_RCC\_SYS\_CLKSOURCE\_PLL}}
\index{LL\_RCC\_SYS\_CLKSOURCE\_PLL@{LL\_RCC\_SYS\_CLKSOURCE\_PLL}!System clock switch@{System clock switch}}
\doxysubsubsection{LL\_RCC\_SYS\_CLKSOURCE\_PLL}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+SYS\+\_\+\+CLKSOURCE\+\_\+\+PLL~\textbf{ RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}

PLL selection as system clock 

Definition at line \textbf{ 218} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

