IEEEtranBSTCTL{IEEEexample:BSTcontrol,
  CTLuse_article_number = "yes",
  CTLuse_paper = "yes",
  CTLuse_forced_etal = "no",
  CTLmax_names_forced_etal = "10",
  CTLnames_show_etal = "1",
  CTLuse_alt_spacing = "yes",
  CTLalt_stretch_factor = "4",
  CTLdash_repeated_names = "yes",
  CTLname_format_string = "{f.~}{vv~}{ll}{, jj}",
  CTLname_latex_cmd = ""
};


@inproceedings{Thapliyal2005b,
author={H. Thapliyal and M. B. Srinivas},
title={An Extension to {DNA} Based {F}redkin Gate Circuits: Design of Reversible Sequential Circuits using {F}redkin Gates},
booktitle={Proceedings of SPIE Volume: 6050 -- Optomechatronic Micro/Nano Devices and Components},
pages={pp.196--202},
year=2005,
note={article number 60500O}
};

@inproceedings{RiceCISSE2006,
author={J. E. Rice},
title={An Analysis of Several Proposals for Reversible Latches}, 
booktitle={Proceedings of the Second 
International Joint Conferences on Computer, Information, 
and Systems Sciences and Engineering (CISSE)},
year=2006,
note={ December 4--14, CDROM 1 paper no. 548 (e-conference), Springer},
pages={}
};

@inproceedings{RiceISCAS2006,
author={J. E. Rice},
title={{A New Look at Reversible Memory Elements}},
booktitle={Proceedings of the International Symposium on Circuits and Systems (ISCAS)},
year=2006,
note={May 21--24, Kos, Greece, IEEE (CDROM paper 1628.pdf)},
};


@article{Ye96,
title={{Energy Recovery Circuits Using Reversible and Partially Reversible
Logic}},
author={Y. Ye and K. Roy},
year={1996},
journal={IEEE Trans. on Circuits and Systems},
volume=43,
number=9,
month=sept,
pages={769--778}
};


@techreport{Toffoli80,
title={Reversible Computing},
author={T. Toffoli},
institution={MIT},
year={1980},
number={MIT/LCS/TM No. 151}
};



@article{Fredkin82,
title={Conservative Logic},
author={E. Fredkin and T. Toffoli},
journal={International Journal of Theoretical Physics},
volume={21},
number={3/4},
year={1982},
pages={219--253}
};


@inproceedings{Gergel2005,
author={B. Gergel and J. E. Rice},
title={{Reversible Logic Synthesis Example using a Transformation Based
Algorithm}},
booktitle={Proceedings of the International Workshop on Ultra Large
Scale Integration (ULSI)},
year=2005,
pages={}
};


@inproceedings{Kwon2000,
title={A three-port n{RERL} register file for ultra-low-energy applications},
author={J.-H. Kwon and J. Lim and S.-I. Chae},
booktitle={Proceedings of the 2000 International Symposium on
  Low Power Electronics and Design (ISLPED '00)}, 
year={2000},
pages={161--166 }
};


@article{Landauer61,
author={R. Landauer}, 
title={Irreversibility and Heat Generation in the Computing Process},
journal={IBM Journal of Research and Development}, 
volume={5},
pages={183--191}, 
year={1961}
};


@inproceedings{Henzler2005,
title={Making Adiabatic Circuits Attractive for Today's {VLSI} Industry by Multi-mode Operation-adiabatic Mode Circuits},
author={S. Henzler and T. Nirschl and M. Eireiner and E. Amirante and  D. Schmitt-Landsiedel},
year=2005,
booktitle={Proceedings of the 2nd Conference on Computing Frontiers},
pages={414--420},
note={May 4--6, Ischia, Italy, ACM Press}
};

@inproceedings{Chuang2006,
title={Reversible Logic Designs for Sequential Elements},
author={M.-L. Chuang and C-Y. Wang},
booktitle={Proceedings of the  13th Workshop on
Synthesis and System Integration of Mixed Information Technologies (SASIMI)},
year=2006,
pages={127--133},
note={April 3--4, Nagoya, Japan, Sasimi Workshop}
};

@inproceedings{Levitin2005,
title={Thermodynamical cost of reversible computing},
note={extended abstract for invited talk},
author={L. B. Levitin and  T. Toffoli},
year=2005,
booktitle={Proceedings of the 2nd Conference on Computing Frontiers},
pages={445--446},
note={May 4--6, Ischia, Italy, ACM Press}
};

@inproceedings{VanRentergem2006,
title={Using Group Theory in Reversible Computing},
author={Y. Van Rentergem and A. De Vos and K. De Keyser},
year=2006,
booktitle={Proceedings of the 2006 IEEE Congress
  on Evolutionary Computation (CEC2006)},
pages={2397--2404}
};

@article{Storme1999,
title={Group Theoretical Aspects of Reversible Logic Gates},
author={L. Storme and A. De Vos and G. Jacobs},
year={1999},
journal={Journal of Universal Computer Science},
vol=5,
number=5,
pages={307--321}
};

@inproceedings{DeVos2005,
title={Reversible Computing: From Mathematical Group Theory to 
Electronical Circuit Experiment},
author={A. De Vos and  Y. Van Rentergem},
year=2005,
booktitle={Proceedings of the 2nd Conference on Computing Frontiers},
pages={35--44},
note={May 4--6, Ischia, Italy, ACM Press}
};

@inproceedings{DeBenedictis2005,
title={Reversible Logic for Supercomputing},
author={E. P. DeBenedictis},
year=2005,
booktitle={Proceedings of the 2nd Conference on Computing Frontiers },
pages={391--402},
note={May 4--6, Ischia, Italy, ACM Press}
};

@inproceedings{Miller2005,
title={Two-state, reversible, universal cellular automata in three dimensions},
author={D. B. Miller and E. Fredkin},
year=2005,
booktitle={Proceedings of the 2nd Conference on Computing Frontiers },
pages={45--51},
note={May 4--6, Ischia, Italy, ACM Press}
};

@inproceedings{Vitanyi2005,
title={Time, space, and energy in reversible computing},
author={P. Vitanyi},
year=2005, 
booktitle={Proceedings of the 2nd Conference on Computing Frontiers },
pages={435--444},
note={May 4--6, Ischia, Italy, ACM Press}
};


@misc{FrankISLPED2003,
title={Adiabatic Circuits and Reversible Computing:  Dispelling the Misconceptions},
author={M. P. Frank},
year=2003,
note={downloaded from
http://www.cise.ufl.edu/research/revcomp/Frank-ISLPED-03.doc}
};

@inproceedings{Frankismvl2005,
title={Approaching the Physical Limits of Computing},
author={M. P. Frank},
year=2005,
booktitle={Proceedings of the International Symposium on Multiple-Valued Logic (ISMVL)},
pages={168--187},
note={May 18--21, Calgary, Alberta, IEEE Computer Society}
};

@inproceedings{Frank2005,
title={Introduction to Reversible Computing: Motivation, Progress, and Challenges},
author={M. P. Frank},
year=2005,
booktitle={Proceedings of the 2nd Conference on Computing Frontiers},
pages={385--390},
note={May 4--6, Ischia, Italy, ACM Press}
};

@inproceedings{Kim2005,
title={Implementation of a Simple 8-bit Microprocessor with
Reversible Energy Recovery Logic},
author={S. Kim and S.-I. Chae},
year=2005,
booktitle={{Proceedings of the 2nd Conference on Computing Frontiers}},
pages={421--426},
note={May 4--6, Ischia, Italy, ACM Press}
};

@article{Bennett73,
title={Logical Reversibility of Computation},
journal={IBM Journal of Research and Development},
author={C. H. Bennett},
year={1973},
pages={525--532},
volume={6},
number={},
month={}
};


@misc{Frank2003,
title={Reversible Computing: Quantum Computing's Practical Cousin},
author={M. P. Frank},
note={lecture notes and abstract for talk given 
at Simons Conference Lecture, Stony Brook, NY, May 2003.
www.cise.ufl.edu/research/revcomp/Simons}
};

@inproceedings{Thapliyal2005a,
title={A Beginning in the Reversible Logic
Synthesis of Sequential Circuits},
author={H. Thapliyal and M. B. Srinivas and M. Zwolinski},
booktitle={Proceedings of Military and Aerospace Programmable Logic Devices 
(MAPLD) International Conference},
year=2005,
pages={number 1012 (online proceedings)},
note={September 7--9, Washington, DC, USA, NASA Office of Logic Design}  
};

%%note={online Sept. 2005, 
%%http://klabs.org/mapld05/abstracts/1012\_thapliyal\_2\_a.html}

@article{Picton1996,
title={Multi-Valued Sequential Logic Design using Fredkin Gates},
author={P. Picton},
journal={Multiple-Valued Logic},
pages={241--251},
volume=1,
year=1996
};

@inproceedings{Perkowski2001,
title={A General Decomposition for Reversible Logic},
author={M. Perkowski and L. Jozwiak and A. Mishchenko and A. Al-Rabadi and 
        A. Coppola and A. Buller and X. Song and M. Khan and 
        S. N.  Yanushkevich and V. P. Shmerko and M. Chrzanowska-Jeske},
booktitle={Proceedings of the International Workshop on Methods and Representations (RM)},
year={2001},
pages={119--138},
note={August 10--11, Starkville, Mississippi, USA, RM Workshop}
};

@inproceedings{Perkowski2001iwls,
title={Regularity and Symmetry as a Base for Efficient Realization of Reversible Logic Circuits},
author={M. Perkowski and P. Kerntopf and A. Buller and M. Chrzanowska-Jeske and A. Mishchenko and 
	X. Song and A. Al-Rabadi and L. Jozwiak and A. Coppola},
notea={downloaded from http://www.ee.pdx.edu/~mperkows/PQLG/POSTSCRIPT/tahoe55n.ps},
noteb={       Marek Perkowski, Portland State University, USA,
              Pawel Kerntopf, Technical University of Warsaw, Poland,
              Andrzej Buller, ATR, Japan,
              Malgorzata Chrzanowska-Jeske, Portland State University, USA, 
              Alan Mishchenko, Portland State University, USA, 
              Xiaoyu Song, Portland State University, USA, 
              Anas Al-Rabadi, Portland State University, USA, 
              Lech Jozwiak, Technical University, Eindhoven, The Netherlands,   
              Alan Coppola, Cypress Semiconductor Northwest
},
booktitle={Proceedings of the International Workshop on Logic 
 Synthesis (IWLS)},
year={2001}
};

@misc{ViamontesQuiDD,
author={G. F. Viamontes and  I. L. Markov and J. P. Hayes},
title={{QuIDDPro}: High-Performance
Quantum Circuit Simulation},
note={http://vlsicad.eecs.umich.edu/Quantum/qp/},
year=2006
};

@article{Viamontes2005,
  author={G. F. Viamontes and  I. L. Markov and J. P. Hayes}, 
  title={Graph-based Simulation of Quantum Computation in the Density Matrix Representation},
  journal={Quantum Information \& Computation}, 
  volume=5,
  number=2,
  pages={113--130},
  year=2005, 
  note={preprint available at quant-ph/0403114}
};


@article{Viamontes2005a,
  author={G. F. Viamontes and I. L. Markov and J. P. Hayes}, 
  title={Is Quantum Search Practical?},
  journal={Computing in Science and Engineering}, 
  volume=7,
  number=4,
  pages={22--30}, 
  month={May/June}, 
  year=2005,
  note={preprint available at quant-ph/0405001}
};


@article{Viamontes2003,
  author={G. F. Viamontes and I. L. Markov and J. P. Hayes}, 
  title={Improving Gate-Level Simulation of Quantum Circuits}, 
  journal={Quantum Information Processing}, 
  volume=2,
  number=5, 
  pages={347--380}, 
  month=oct,
  year=2003,
  note={preprint available at quant-ph/0309060}
};

@article{Gupta2006,
title={An Algorithm for Synthesis of Reversible Logic Circuits},
author={P. Gupta and A. Agrawal and N. K. Jha},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
volume={25},
number={11},
month=nov,
year=2006,
pages={2317--2330}
};

@inproceedings{Agrawal2004,
  title={Synthesis of Reversible Logic},
  author={A. Agrawal and N. K. Jha},
  year=2004,
  booktitle={Proceedings of the Design, Automation and Test in Europe
	Conference and Exhibition (DATE)},
  pages={1384--1385},
  note={16--20 February, Paris, France, IEEE Computer Society}
};

@inproceedings{Miller2002,
  author={D. M. Miller},
  title={Spectral and Two-Place Decomposition Techniques in
	Reversible Logic},
  booktitle={Proceedings of the IEEE Midwest Symposium on
	 Circuits and Systems (MWCAS)},
  year={2002},
  pages={II493-II496}
};

@inproceedings{Miller2004,
  title={A Synthesis Method for {MVL} Reversible Logic},
  author={D. M. Miller and G. W. Dueck and D. Maslov},
  year=2004,
  booktitle={Proceedings of the 34th International Symposium on 
  Multiple-Valued Logic (ISMVL)},
  pages={74--80},
  note={May 19-22, Toronto, Canada , IEEE}
};

@inproceedings{Maslov2003ICCAD,
  title={Fredkin/{T}offoli Templates for Reversible Logic Synthesis},
  author={D.  Maslov and G. W.  Dueck and D. M. Miller},
  booktitle={International Conference on Computer Aided Design (ICCAD)},
  year=2003,
  pages={256--261}
};

@inproceedings{Shende2002,
  title={Reversible Logic Circuit Synthesis},
  author={V. V. Shende and A. K.  Prasad and I. L.  Markov and J. P. Hayes},
  booktitle={IEEE/ACM International Conference on
Computer Aided Design (ICCAD)},
  year={2002},
  pages={353--360},
  note={November 10--14, San Jose, CA, USA, ACM}
};

@inproceedings{Iwama2002,
  title={Transformation Rules for Designing {CNOT}-based Quantum Circuits},
  author={K.  Iwama and Y. Kambayashi and S.  Yamashita},
  booktitle={Proceedings of the 39th Design Automation Conference},
  year={2002},
  pages={419--424}
};

@article{Maslov2004,
  title={Reversible Cascades with Minimal Garbage},
  author={D. Maslov and G. W. Dueck},
  journal={IEEE Trans. on Computer-Aided Design},
  volume={23},
  number={11},
  month=nov,
  year=2004,
  pages={1497--1509}
};

@inproceedings{Miller2003,
 author = {D. M. Miller and D. Maslov and G. W. Dueck},
 title = {A transformation based algorithm for reversible logic synthesis},
 booktitle = {DAC '03: Proceedings of the 40th conference on Design automation},
 year = {2003},
 isbn = {1-58113-688-9},
 pages = {318--323},
 location = {Anaheim, CA, USA},
 doi = {http://doi.acm.org/10.1145/775832.775915},
 publisher = {ACM},
 address = {New York, NY, USA},
 }

@inproceedings{Maslov2003,
  author={D. Maslov and G. W. Dueck and D. M. Miller},
  title={Simplification of {T}offoli Networks via Templates}, 
  booktitle={Proceedings of the 16th Symposium on Integrated Circuits and System Design},
  year=2003
};

@inproceedings{Maslov2003a,
  author={D. Maslov and G. W. Dueck}, 
  title={Complexity of Reversible {T}offoli Cascades and {EXOR} {PLA}s}, 
  booktitle={Proceedings of the International Workshop on Ultra-Large Scale Intergration},
  year=2003
};


@inproceedings{Maslov2003b,
  author={D. Maslov and G. W. Dueck and D. M. Miller}, 
  title={Templates for {T}offoli Network Synthesis}, 
  booktitle={Proceedings of the International Workshop on Logic Synthesis},
  year=2003
};

@misc{Marshall2000,
  title={http://www.themilkyway.com/quantum/FinalReport/QuantumGates}, 
  author={Jon Marshall},
  year={2000}
};

@inproceedings{Dueck2003,
  author={G. W. Dueck and D. Maslov and D. M. Miller}, 
  title={Transformation-based Synthesis of Networks of {Toffoli/Fredkin} 
Gates}, 
  booktitle={Proceedings of the IEEE Canadian Conference on Electrical and Computer Engineering},
  year=2003,
pages={211--214, vol.1}
};

@inproceedings{Maslov2003c,
  author={D. Maslov and G. W. Dueck}, 
  title={Garbage in Reversible Designs of Multiple-Output Functions}, 
  booktitle={Proceedings of the 6th International Symposium on Representations and Methodology of Future Computing Technologies},
  year=2003
};

@inproceedings{Dueck2003a,
  author={G. W. Dueck and D. Maslov}, 
  title={Reversible Function Synthesis with Minimum Garbage Outputs}, 
  booktitle={Proceedings of the 6th International Symposium on Representations and Methodology of Future Computing Technologies},
  year=2003
};

@inproceedings{Miller2003a,
  author={D. M. Miller and G. W. Dueck}, 
  title={Spectral Techniques for Reversible Logic Synthesis}, 
  booktitle={Proceedings of the 6th International Symposium on Representations and Methodology of Future Computing Technologies}, 
 year=2003
};

@inproceedings{Perkowski2001dsd,
title={Regular Realization of Symmetric Functions using Reversible Logic},
author={M. Perkowski and P. Kerntopf and A. Buller and M. 
Chrzanowska-Jeske and A. Mishchenko and X. Song and A. Al-Rabadi
and L. Jozwiak  and A. Coppola and B. Massey},
booktitle={Proceedings of the Euromicro Symposium on Digital System Design (DSD)},
year={2001},
pages={245--252}
};

@inproceedings{Kerntopf2002,
title={Synthesis of Multipurpose Reversible Logic Gates},
author={P. Kerntopf},
year={2002},
booktitle={Proceedings of the Euromicro Symposium on Digital System Design:
        Architectures, Methods and Tools (DSD)},
pages={269--267}
};

@inproceedings{Kerntopf2004,
title={A New Heuristic Algorithm for Reversible Logic Synthesis},
author={P. Kerntopf},
pages={834--837},
booktitle={Proceedings of the Design Automation Conference (DAC)},
year=2004,
note={June 7--11, San Diego, CA, USA, ACM}
};

@inproceedings{Mishchenko2002,
title={Logic Synthesis of Reversible Wave Cascades},
author={A. Mishchenko and M. Perkowski},
booktitle={Proceedings of the International Workshop on Logic Synthesis (IWLS)},
year={2002},
pages={197--202},
note={June 4-7, New Orleans, USA, IWLS Workshop}
};


@inproceedings{Khlopotine2002,
title={Reversible Logic Synthesis by Iterative Compositions},
author={A. B. Khlopotine and M. Perkowski and P. Kerntopf},
year={2002},
booktitle={Proceedings of the International Workshop on
 Logic Synthesis (IWLS)}
};

@article{Lukac2003,
title={Evolutionary approach to Quantum and Reversible Circuits synthesis},
author={M. Lukac and M. Perkowski and H. Goi and M. Pivtoraiko
  and C. H. Yu and K. Chung and H. Jee and B-G. Kim and Y-D. Kim},
journal={Artificial Intelligence Review,
 Special Issue on Artificial Intelligence in Logic Design},
year=2003,
pages={361--417},
volume=20,
number={3--4},
month=dec
};

@article{Aguirre2003,
title={Evolutionary Synthesis of Logic Circuits Using Information Theory},
journal={Artificial Intelligence Review},
volume=20,
number={3--4},
month=dec,
year=2003,
author={A. H. Aguirre and C. A. Coello Coello}
};

@inproceedings{Khan2003,
title={Multi-Output {ESOP} Synthesis with Cascades of New Reversible Gate Family},
author={M. H. A. Khan and M. A. Perkowski},
booktitle={Proceedings of the 6th International Symposium on 
 Representations and Methodology of Future Computing Technology (RM 2003)}, 
pages={144--153},
year=2003
};

@article{Maslov2005a,
title={Synthesis of {Fredkin-Toffoli} Reversible Networks},
author={D. Maslov and G. W. Dueck and D. M. Miller},
journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
volume=13,
number=6,
month=jun,
year=2005,
pages={765--769}
};

@article{Maslov2005b,
title={Toffoli Network Synthesis with Templates},
author={D. Maslov and G. W. Dueck and D. M. Miller},
journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)},
volume=24,
number=6,
month=jun,
year=2005,
pages={807--817}
};
 
@inproceedings{Thornton2006,
title={A Decision Diagram Package for Reversible and 
Quantum Circuit Simulation}, 
booktitle={Proceedings of the IEEE Congress on Evolutionary Computation},
note={held at the IEEE World Congress on Computational Intelligence (WCCI)},
month=jul,
year=2006,
pages={8597--8604},
author={M. Thornton and D. M. Miller and D. Goodman}
};

@article{Shende2003,
title={Synthesis of Reversible Logic Circuits},
author={V. V. Shende and A. K. Prasad and I. L. Markov and J. P.  Hayes},
journal={IEEE Trans. on Computer-Aided Design of Integrated Circuits 
and Systems},
volume=22,
number=6,
month=jun,
year=2003,
pages={710--722}
};

@article{VanRentergem2005,
title={Implementing an Arbitrary Reversible Logic Gate},
author={Y. Van Rentergem and A. De Vos and L. Storme},
journal={Journal of Physics A: Mathematical and General},
volume=38,
number=16,
month=apr,
year=2005,
pages={3555-3577}
};

@article{DeVos2006,
title={The Decomposition of an Arbitrary Reversible Logic Circuit},
author={A. De Vos and Y. Van Rentergem and K. De Keyser},
journal={Journal of Physics A: Mathematical and General},
volume=39,
number=18,
month=may,
year=2006,
pages={5015--5035} 
};

@article{Sasao79,
title={Conservative Logic Elements and Their Universality},
author={T. Sasao and K. Kinoshita},
journal={IEEE Transactions on Computers},
volume={C-28},
number=9,
month=sept,
year=1979,
pages={682--685}
};

@article{Sasao78b,
title={Realization of Minimum Circuits with Two-Input Conservative 
Logic Elements},
author={T. Sasao and K. Kinoshita},
journal={IEEE Transactions on Computers},
volume={C-27},
number=8,
year=1978,
month=aug,
pages={749--752}
};

@article{Sasao78a,
title={Cascade Realization of 3-Input 3-Output Conservative 
Logic Circuits},
author={T. Sasao and K. Kinoshita},
journal={IEEE Transactions on Computers},
volume={C-27},
number=3,
year=1978,
month=mar,
pages={214--221}
};

@book{Nielsen2000,
title={Quantum Computation and Quantum Information},
author={M. A. Nielsen and  I. L. Chuang},
publisher={Cambridge University Press},
year={2000}
};

@article{Ricejrnl2007,
title={An Introduction to Reversible Latches},
author={J. E. Rice},
year={2007},
volume={51},
number={6},
pages={700--709},
doit={10.1093/comjnl/bxm116},
journal={The Computer Journal},
};

@inproceedings{Abdollahi2006,
title={Analysis and Synthesis of Quantum Circuits by Using Quantum Decision Diagrams},
author={A. Abdollahi and M. Pedram},
booktitle={Volume 1 of the Proceedings of Design, Automation and 
Test in Europe (DATE)},
year=2006,
pages={1--6}
};

@phdthesis{Maslov2003,
author={D. Maslov},
title={Reversible Logic Synthesis},
year=2003,
school={University of New Brunswick},
month=sept
};

@inproceedings{Mirmotahari2006,
title={Using Multiple-Valued Gates to Implement Reversible Logic},
author={O. Mirmotahari and Y. Berg and J. Lomsdalen and V. Overas},
booktitle={Proceedings of PhD Research in Microelectronics and Electronics (PRIME)},
year=2006, 
pages={361--364}
};


@inproceedings{Thornton07b,
title={Quantum Logic Circuit Simulation Based on the {QMDD} Data Structure},
author={D. Goodman and M. A. Thornton and D. Feinstein and D. M. Miller},
booktitle={Proceedings of Representations and Methodologies},
pages={99--105},
year={2007}
};

@techreport{Patra95,
    author = "Priyadarsan Patra",
    title = "Asymptotically Zero Power in Reversible Sequential Machines",
    number = "CS-TR-95-14",
    month = jan,
    year = 1995,
    url = "citeseer.ist.psu.edu/article/patra95asymptotically.html" ,
    institution = "Dept. of Computing Sciences, University of Texas at Austin"
    
};

@article{Yang2008,
title={Bi-Directional Synthesis of 4-Bit Reversible Circuits},
author={Guowu Yang and Xiaoyu Song and William N. N. Hung and Marek A. Perkowski2},
journal={The Computer Journal},
year= 2008,
volume=51,
number=2,
pages={207--215},
doi={ doi:10.1093/comjnl/bxm042}
};


@article{Maslov2007,
 author = {D. Maslov and G. W. Dueck and D. M. Miller},
 title = {Techniques for the synthesis of reversible {T}offoli networks},
 journal = {ACM Transactions on Design Automation of Electronic Systems (TODAES)},
 volume ={12},
 number = {4},
 year = {2007},
 issn = {1084-4309},
 pages = {42},
 doi = {http://0-doi.acm.org.darius.uleth.ca/10.1145/1278349.1278355},
 publisher = {ACM},
 address = {New York, NY, USA},
 };



@article{DiVincenzo95,
title={Quantum Computation},
author={David P. DiVincenzo},
journal={Science},
year={1995},
volume={270}
};

@article{DiVincenzo2000,
title={The Physical Implementation of Quantum Computation},
journal={Fortschritte der Physik},
volume=48, 
number={9--11}, 
month=sept,
year=2000,
pages={771--783},
author={David P. DiVincenzo}
};


@article{Barenco95,
author={A. Barenco and C. H. Bennett and R. Cleve and D. P. DiVincenzo and N. Margolus and P. Shor and T. Sleator and J. A. Smolin and H. Weinfurter},
title={Elementary Gates for Quantum Computations},
  journal = {Physical Review A},
  volume = {52},
  number = {5},
  pages = {3457--3467},
  numpages = {10},
  year = {1995},
  month = nov,
  doi = {10.1103/PhysRevA.52.3457},
  publisher = {American Physical Society}
}

@article{Maslov2003d,
title={Improved quantum cost for n-bit Toffoli gates},
author={D. Maslov and G. W.  Dueck},
journal={Electronics Letters},
year=2003,
volume=39,
number=25,
pages={1790--1791},
month=dec,
doi={10.1049/el:20031202}
};

@inproceedings{Miller2006,
author={D. M. Miller and M. A. Thornton},
title={{QMDD}: A Decision Diagram Structure for Reversible and Quantum Circuits},
booktitle={Proceedings of the IEEE International Symposium on Multiple-Valued Logic (ISMVL)},
note={May 17--20},
year=2006,
pages={\#30 on Proceedings CDROM}
};

@article{Biswas2008,
journal={Microelectronics Journal},
title={Efficient approaches for designing reversible {B}inary {C}oded {D}ecimal adders},
pages={1693--1703},
author={Ashis Kumer Biswas and Md. Mahmudul Hasan and Ahsan Raja Chowdhury and Hafiz Md. Hasan Babu},
volume=39,
number=12,
year=2008
};

@INPROCEEDINGS{Wille2008,
  AUTHOR    = {R. Wille and
               D. Gro{\ss}e and
               L. Teuber and
               G. W. Dueck and
               R. Drechsler},
  TITLE     = {{RevLib}: An Online Resource for 
               Reversible Functions and Reversible Circuits},
  BOOKTITLE = {{International Symposium on Multiple Valued Logic}},
  PAGES     = {220--225},
  YEAR      = {2008},
  note      = {{RevLib} is available at http://www.revlib.org}
}

@misc{Maslov2008,
  author={D. Maslov and G. W. Dueck and N. Scott},
  url={http://webhome.cs.uvic.ca/~dmaslov},
  title={Reversible Logic Synthesis Benchmarks Page},
  year=2008
};

@inproceedings{Thornton2007,
title={{ESOP}-based {T}offoli Gate Cascade Generation},
author={K. Fazel and M. Thornton and J. E. Rice},
booktitle={Proceedings of the IEEE Pacific Rim Conference on
Communications, Computers and Signal Processing (PACRIM)},
year={2007},
pages={206--209},
note={Aug. 22--24 2007, Victoria, BC, Canada, IEEE Press}
};

@inproceedings{Rice2009,
title={Toffoli Gate Cascade Generation Using {ESOP} Minimization and
{QMDD}-Based Swapping},
author={J. E. Rice and K. B. Fazel and M. A. Thornton and K. B. Kent},
booktitle={Proceedings of the International Symposium on Representations and Methodology of Future Computing Technologies (RM2009)},
year=2009,
pages={63--72},
note={May 23--24, Naha, Okinawa, Japan}
};

@article{DeVos2007,
journal={International  Journal  of Circuit Theory and  Applications},
year={2007},
volume={35},
number={3},
pages={325--341},
note={Published online 17 April 2007 in Wiley InterScience (www.interscience.wiley.com)},
doi={10.1002/cta.413},
title={Synthesis of Reversible Logic for Nanoelectronic Circuits},
author={A. De Vos and Y. Van Rentergem}
};


@inproceedings{Chowdhury2006,
title={A new approach to synthesize multiple-output functions using reversible programmable logic array},
author={A. R. Chowdhury and R.  Nazmul and H. Md. Hasan Babu},
booktitle={Proceedings of the 19th International Conference on
VLSI Design (held jointly with 5th International Conference on 
Embedded Systems and Design)},
note={3-7 Jan.},
year=2006,
pages={1--6},
doi={Digital Object Identifier 10.1109/VLSID.2006.18}
};


@inproceedings{AlRabadi2004b,
author={A. N. Al-Rabadi}, 
title={Quantum Circuit Synthesis Using Classes of {GF}(3) Reversible 
Fast Spectral Transforms}, 
booktitle={Proceedings of the IEEE International Symposium on Multiple-Valued Logic (ISMVL)}, 
pages={87--93}, 
address={Toronto, Canada}, 
date={May 19-22}, 
year=2004
}; 

@article{AlRabadi2002,
author={A. Al-Rabadi and L. Casperson and M. Perkowski}, 
title={Multiple-Valued Quantum Logic}, 
journal={Quantum Computers and Computing}, 
address={Moscow State University and Russian Academy of Sciences, Institute of Computer Science, Russia}, 
volume={3}, 
number={1}, 
pages={63--91}, 
year={2002}
};

phdthesis{AlRabadi2002b,
title={Novel methods for reversible logic synthesis and their application to quantum computing},
author={Al-Rabadi, Anas Naser Essa},
institution={Portland State University}, 
year={2002}
};

@inproceedings{Wille2010,
title={Reducing the Number of Lines in Reversible Circuits},
author={R. Wille and M. Soeken and R. Drechsler},
booktitle={Proceedings of the Design Automation Conference (DAC)},
year=2010, 
note={June 13--18, Anaheim, California},
pages={647--652} 
};

@article{Vasudevan2006,
journal={IEEE Transactions on Instrumentation and Measurement},
volume=59, 
number=2,
month=apr,
year=2006,
pages={406--413},
title={Reversible-Logic Design With Online Testability},
author={D. P. Vasudevan and P. K. Lala and J. Di and J. P. Parkerson}
};

@article{Haghparast2008,
journal={World Applied Sciences Journal},
volume=3,
number=1,
pages={114--118}, 
year=2008,
title={Design of a Novel Fault Tolerant Reversible Full Adder  
for Nanotechnology Based Systems},
author={M. Haghparast and K. Navi},
};

@inproceedings{James2007,
title={Fault tolerant error coding and detection using reversible gates},
author={R. K. James and T. K.  Shahana and K. P. Jacob and S. Sasi},
booktitle={Proceedings of TENCON 2007 - 2007 IEEE Region 10 Conference},
doi={10.1109/TENCON.2007.4428776},
year={2007},
pages={1--4}
};


@inproceedings{Vasudevan2004,
booktitle={Proceedings of the 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT04)},
year=2004,
title={Online Testable Reversible Logic Circuit Design using
{NAND} Blocks},
author={D. P. Vasudevan and P. K. Lala and J. P. Parkerson}
};


@inproceedings{Islam2009carry,
title={Fault tolerant reversible logic synthesis: Carry look-ahead and carry-skip adders},
author={M. S. Islam and M. M. Rahman and Z.  Begumand and M. Z. Hafiz},
booktitle={Proceedings of the International Conference on Advances in Computational Tools for Engineering Applications},
doi={10.1109/ACTEA.2009.5227871},
year=2009,
pages={296--401}
};


@article{DeVos2009,
title={Multiple-Valued Reversible Logic Circuits},
author={A. {De Vos} and Y.  Van Rentergem},
journal={Journal of Multiple-Valued Logic \& Soft Computing},
year=2009, 
volume=15,
number={5/6},
pages={489--505}
};

};

@book{Miller2008,
author={D. M. Miller and M. A. Thornton},
title={Multiple Valued Logic: Concepts and Representations},
year=2008,
publisher={Morgan \& Claypool}
};


@inproceedings{Farazmand2010,
title={Online Multiple Fault Detection in Reversible Circuits},
author={N. Farazmand and M. Zamani and M. B.  Tahoori},
booktitle={Proceedings of the 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT)},
doi={10.1109/DFT.2010.57},
year=2010,
pages={420--437}
};

@inproceedings{Suen2010,
title={Using Autocorrelation Coefficients-based Cost Functions in 
{ESOP}-based {T}offoli Gate Cascade Generation}, 
author={J. E. Rice and V. Suen},
booktitle={Proceedings of the 23rd IEEE Canadian Conference 
on Electrical and Computer Engineering (CCECE)},
pages={1--6},
year=2010,
note={May, Calgary, Canada}
};

@inproceedings{Hamza2010,
author={Z. Hamza and G. W. Dueck},
title={Near-Optimal Ordering of {ESOP} Cubes for
{T}offoli Networks},
year=2010,
booktitle={Proceedings of the 2nd Annual Workshop on Reversible
Computation (RC)},
note={July 2--3 Bremen, Germany}
};


@InProceedings{Wille2007,
  author        = {R. Wille and D. Gro{\ss}e},
  title         = {Fast Exact {Toffoli} Network Synthesis of Reversible Logic},
  booktitle     = {Int'l Conf. on CAD},
  pages         = {60--64},
  year          = 2007
};



@inproceedings{Sanaee2009,
title={Generating {T}offoli Networks from {ESOP} Expressions},
author={Y. Sanaee and G. W. Dueck},
booktitle={Proceedings of the IEEE Pacific Rim Conference on
Communications, Computers and Signal Processing (PACRIM)},
year=2009,
pages={715--719},
note={Victoria, BC, Canada, 23--26 Aug.}
};

@inproceedings{Sanaee2010,
author={Y. Sanaee and G. W. Dueck},
title={{ESOP}-Based {T}offoli Network Generation with Transformations},
booktitle={Proceedings of the 40th IEEE International Symposium on Multiple-Valued Logic (ISMVL)},
year=2010,
note={26--28 May, Barcelona, Spain},
pages={276--281},
doi={10.1109/ISMVL.2010.58}
};

@inproceedings{Nayeem2011,
title={Ordering Techniques for {ESOP}-Based {T}offoli Cascade Generation},
author={J. E. Rice and N. Nayeem},
booktitle={Proceedings of the IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PacRim)},
year=2011,
pages={274--279},
note={Victoria, BC, Canada, 23--26 Aug.}
};

@inproceedings{Perkowski2005,
title={Test generation and fault localization for quantum circuits},
author={M. Perkowski and J. Biamonte and M. Lukac},
booktitle={Proceedings of the 35th International Symposium on Multiple-Valued Logic (ISMVL)},
doi={10.1109/ISMVL.2005.46},
year=2005,
pages={62--68}
};


@misc{ITRS2002,
title={International Technology Roadmap for Semiconductors (ITRS)},
howpublished={http://public.itrs.net, 2002 update},
year={2009}
};

@misc{ITRS2009,
title={International Technology Roadmap for Semiconductors (ITRS)},
howpublished={http://public.itrs.net, 2009 executive summary},
year={2009}
};

@misc{ITRS2011,
title={International Technology Roadmap for Semiconductors (ITRS)},
howpublished={http://public.itrs.net, 2011 executive summary},
year={2009}
};

@inproceedings{Zhong2006,
author={J. Zhong and J. C. Muzio},
title={Analyzing Fault Models for Reversible Logic Circuits},
booktitle={IEEE Congress on Evolutionary Computation (CEC)},
year=2006,
pages={2422--2427},
note={Vancouver, BC}
};


@ARTICLE{Picton91,
  AUTHOR =       {P. Picton},
  TITLE =        {Optoelectronic, Multivalued, Conservative Logic},
  JOURNAL =      {International Journal of Optical Computing},
  YEAR =         {1991},
  volume =       {2},
  number =       {},
  pages =        {19--29},
  month =        {},
  note =         {},
  abstract =     {},
  keywords =     {},
  source =       {}
}

@BOOK{AlRabadi2004,
  AUTHOR =       {A. N. Al-Rabadi},
  editor =       {},
  TITLE =        {Reversible Logic Synthesis: From Fundamentals to Quantum Computing},
  PUBLISHER =    {Springer-Verlag},
  YEAR =         {2004},
  volume =       {},
  number =       {},
  series =       {},
  address =      {},
  edition =      {},
  month =        {},
  note =         {},
  abstract =     {},
  isbn =         {},
  price =        {},
  keywords =     {},
  source =       {}
}

@INPROCEEDINGS{Athas94,
  AUTHOR =       {W. C. Athas  and  L. J. Svensson},
  TITLE =        {Reversible logic issues in adiabatic {CMOS}},
  BOOKTITLE =    {Proceedings of the Workshop on Physics and Computation (PhysComp)},
  YEAR =         {1994},
  editor =       {},
  volume =       {},
  number =       {},
  series =       {},
  pages =        {111--118},
  address =      {Dallas, TX},
  month =        {},
  organization = {},
  publisher =    {},
  note =         {},
  abstract =     {},
  keywords =     {}
}

@inproceedings{AlRabadi2004c,
author={A. N. Al-Rabadi}, 
title={New Classes of {K}ronecker-Based Reversible Decision Trees and their Group-Theoretic Representations},
booktitle={Proceedings of the International Workshop on Spectral Methods and Multirate Signal Processing (SMMSP)}, 
pages={233--243}, 
note={Vienna, Austria, September 11-12}, 
year=2004
};

@inproceedings{Nayeem2011RM,
author={N. M. Nayeem and J. E. Rice},
title={Improved {ESOP}-based Synthesis of Reversible Logic},
booktitle={Proceedings of the 2011 Reed-Muller Workshop},
year=2011,
note={25--26 May, Tuusula, Finland},
pages={57--62}
};

@inproceedings{Miller2010,
title={Reducing Reversible Circuit Cost by Adding Lines},
author={D. M. Miller and R. Wille and R. Drechsler},
booktitle={Proceedings of the 40th IEEE International Symposium on Multiple-Valued Logic (ISMVL)},
year=2010,
doi={10.1109/ISMVL.2010.48},
pages={217--222},
note={26--28 May, Barcelona, Spain}
};
 
@inproceedings{Lukac2011,
booktitle={Proceedings of the Reed-Muller 2011 Workshop}, 
note={May 25--26, Tuusula, Finland}, 
pages={63--70},
title={Decomposition of Reversible Logic Function Based on Cube-Reordering},
author={M. Lukac and M. Kameyama and M. Perkowski and P. Kerntopf}, 
year=2011 };

@inproceedings{Wille2009a,
title={Equivalence Checking of Reversible Circuits},
author={R. Wille and D. Gro{\ss}e and D. M.  Miller and R. Drechsler},
booktitle={Proceedings of the 39th International Symposium on Multiple-Valued Logic (ISMVL)},
year=2009,
doi={10.1109/ISMVL.2009.19},
pages={324--330}
};

@inproceedings{Wille2009b,
 author = {Wille, Robert and Drechsler, Rolf},
 title = {BDD-based synthesis of reversible logic for large functions},
 booktitle = {Proceedings of the 46th Annual Design Automation Conference},
 series = {DAC '09},
 year =2009,
 isbn = {978-1-60558-497-3},
 location = {San Francisco, California},
 pages = {270--275},
 numpages = {6},
 url = {http://0-doi.acm.org.darius.uleth.ca/10.1145/1629911.1629984},
 doi = {10.1145/1629911.1629984},
 acmid = {1629984},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {decision diagrams, quantum logic, reversible logic, synthesis},
} 

@inproceedings{Khan2004,
title={Genetic algorithm based synthesis of multi-output ternary functions using quantum cascade of generalized ternary gates},
author={Khan, M. H. A. and Perkowski, M.},
booktitle={Proceedings of the Congress on Evolutionary Computation (CEC)},
year=2004,
volume=2,
pages={2194--2201}
};

@inproceedings{Kole2010,
title={Synthesis of online testable reversible circuit},
author={Kole, D.K. and Rahaman, H. and Das, D.K. and Bhattacharya, B.B.},
booktitle={Proceedings of the IEEE 13th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS)}, 
year=2010,
pages={277--280}
};

@ARTICLE{Maslov2008,
  AUTHOR =       {D. Maslov and G. W. Dueck and D. M. Miller and C. Negrevergne},
  TITLE =        {Quantum Circuit Simplification and Level Compaction},
  JOURNAL =      {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  YEAR =         {2008},
  volume =       {27},
  number =       {3},
  pages =        {436--444},
  month =        {},
  note =         {},
  abstract =     {},
  keywords =     {},
  source =       {}
}

@article{Feynman1986,
   author = {Feynman, Richard},
   affiliation = {California Institute of Technology Department of Physics 91125 Pasadena California 91125 Pasadena California},
   title = {Quantum mechanical computers},
   journal = {Foundations of Physics},
   publisher = {Springer Netherlands},
   issn = {0015-9018},
   keyword = {Physics and Astronomy},
   pages = {507-531},
   volume = {16},
   issue = {6},
   url = {http://dx.doi.org/10.1007/BF01886518},
   note = {10.1007/BF01886518},
   year = {1986}
}

@article{Donald2008,
 author = {Donald, James and Jha, Niraj K.},
 title = {Reversible logic synthesis with {Fr}edkin and {P}eres gates},
 journal = {Journal of Emerging Technologies in Computer Systems},
 issue_date = {March 2008},
 volume = {4},
 number = {1},
 month = apr,
 year = {2008},
 issn = {1550-4832},
 pages = {2:1--2:19},
 articleno = {2},
 numpages = {19},
 url = {http://doi.acm.org/10.1145/1330521.1330523},
 doi = {10.1145/1330521.1330523},
 acmid = {1330523},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Quantum computing, reversible logic},
} 

@inproceedings{Khan2011,
title={Synthesis of Reversible Synchronous Counters},
author={Khan, M. H. A. and Perkowski, M.},
booktitle={Proceedings of the 41st IEEE International Symposium on Multiple-Valued Logic (ISMVL)},
doi={10.1109/ISMVL.2011.25},
year=2011,
pages={242--247}
};

@inproceedings{Mitra2012,
 author = {Mitra, Sajib Kumar and Jamal, Lafifa and Kaneko, Mineo and Hasan Babu, Hafiz Md.},
 title = {An efficient approach for designing and minimizing reversible programmable logic arrays},
 booktitle = {Proceedings of the great lakes symposium on VLSI},
 series = {GLSVLSI '12},
 year=2012,
 isbn = {978-1-4503-1244-8},
 location = {Salt Lake City, Utah, USA},
 pages = {215--220},
 numpages = {6},
 url = {http://0-doi.acm.org.darius.uleth.ca/10.1145/2206781.2206834},
 doi = {10.1145/2206781.2206834},
 acmid = {2206834},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {MUX gate, programmable logic arrays, reversible logic},
}

@article{Chuang2008,
 author = {Chuang, Min-Lun and Wang, Chun-Yao},
 title = {Synthesis of reversible sequential elements},
 journal = {J. Emerg. Technol. Comput. Syst.},
 issue_date = {January 2008},
 volume = 3,
 number = 4,
 month = jan,
 year = 2008,
 issn = {1550-4832},
 pages = {4:1--4:19},
 articleno = {4},
 numpages = {19},
 url = {http://0-doi.acm.org.darius.uleth.ca/10.1145/1324177.1324181},
 doi = {10.1145/1324177.1324181},
 acmid = {1324181},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Reversible logic, sequential circuits, sequential elements},
} 


@inproceedings{Lukac2008,
title={Evolutionary approach to quantum symbolic logic synthesis},
author={Lukac, M. and Perkowski, M.},
booktitle={Proceedings of the IEEE Congress on Evolutionary Computation (CEC)},
doi={10.1109/CEC.2008.4631254},
year=2008,
pages={3374--3380}
};



@article{Thapliyal2010,
 author = {Thapliyal, Himanshu and Ranganathan, Nagarajan},
 title = {Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs},
 journal = {Journal of Emerging Technologies in Computer Systems},
 volume = 6,
 number = 4,
 month = dec,
 year = 2010,
 issn = {1550-4832},
 pages = {14:1--14:31},
 articleno = {14},
 numpages = {31},
 url = {http://0-doi.acm.org.darius.uleth.ca/10.1145/1877745.1877748},
 doi = {10.1145/1877745.1877748},
 acmid = {1877748},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Fredkin gate, Reversible logic, sequential circuits},
} 


@article{Moore65,
author={G. E. Moore},
title= {Cramming more components onto integrated circuits},
journal={Electronics},
volume=38,
pages={114--117},
year=1965
};

@inproceedings{Moore75,
author={G. E. Moore},
title={Progress in digital integrated electronics},
booktitle={Technical Digest 1975 IEEE International Electron Devices Meeting},
year=1975,
pages={11--13}
};

@article{Muthukrishnan2000,
  title = {Multivalued logic gates for quantum computation},
  author = {Muthukrishnan, Ashok and Stroud, C. R.},
  journal = {Physical Review A},
  volume = 62,
  issue = 5,
  pages = {052309},
  numpages = {8},
  year = 2000,
  month = {Oct},
  doi = {10.1103/PhysRevA.62.052309},
  url = {http://link.aps.org/doi/10.1103/PhysRevA.62.052309},
  publisher = {American Physical Society}
}

@article{Alioto2002,
title={NAND/NOR Adiabatic Gates: Power Consumption
Evaluation and Comparison Versus the Fan-In},
author={Massimo Alioto and Gaetano Palumbo},
year=2002,
journal={IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I},
volume=49,
number=9,
month=sept,
pages={1253--1262}
};

@article{Pan2005,
author={W. D. Pan and M. Nalasani},
title={Reversible Logic}, 
journal={IEEE Potentials}, 
pages={38--41}, 
month={February/March}, 
year=2005
};

@inproceedings{Nayeem2012,
title={Design of an Online Testable Ternary Circuit from the Truth Table},
author={N. M. Nayeem and J. E. Rice}, 
booktitle={Proceedings of the 4th Workshop on Reversible Computation (RC2012)},
address={Copenhagen, Denmark July 2-3},
year={2012},
pages={}
};

@inproceedings{Nayeem2011b,
title={Online Fault Detection in Reversible Logic}, 
author={N. M. Nayeem and J. E. Rice}, 
booktitle={Proceedings of the 26th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT)}, 
month=oct,
year={2011},
address={Vancouver, BC, Canada},
pages={426--434}
};

@inproceedings{Nayeem2011a,
title={A Simple Approach for Designing Online Testable Reversible 
Circuits}, 
author={N. M. Nayeem and J. E. Rice}, 
booktitle={Proceedings of the 2011 IEEE Pacific Rim Conference 
on Communications, Computers and Signal Processing (PACRIM)},
month=aug,
year=2011,
address={Victoria, B.C., Canada}, 
pages={274--279},
note={(best paper award)}
};

@inproceedings{Rahman2011b,
title={On Designing a Ternary Reversible Circuit for Online 
Testability}, 
author={Md. R. Rahman and J. E. Rice}, 
booktitle={Proceedings of the 2011 IEEE Pacific Rim Conference 
on Communications, Computers and Signal Processing (PACRIM)}, 
month=aug,
year=2011,
address={Victoria, B.C., Canada}, 
pages={119--124}
};

@inproceedings{Rahman2011a,
author={M. R. Rahman and J. E. Rice},
title={Online Testable Ternary Reversible Circuit},
booktitle={Proceedings of the Reed-Muller 2011 Workshop},
note={May 25--26, Tuusula, Finland},
pages={71--79},
year=2011
};

@inproceedings{Hayes2004,
 author = {Hayes, J. P. and Polian, I. and Becker, B.},
 title = {Testing for Missing-Gate Faults in Reversible Circuits},
 booktitle = {Proceedings of the 13th Asian Test Symposium},
 series = {ATS '04},
 year = {2004},
 isbn = {0-7695-2235-1},
 pages = {100--105},
 numpages = {6},
 url = {http://dx.doi.org/10.1109/ATS.2004.84},
 doi = {http://dx.doi.org/10.1109/ATS.2004.84},
 acmid = {1038375},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {Reversible circuits, quantum circuits, fault models, missing gate faults, design for test},
};

@inproceedings{Polian2005,
title={A Family of Logical Fault Models for Reversible Circuits},
author={I. Polian and J. P. Hayes and T. Fiehn and B. Becker},
year=2005,
booktitle={Proceedings of the 14th Asian Test Symposium (ATS)},
pages={}
};

@ARTICLE{Patel2004,
  AUTHOR =       {K. N. Patel and J. P. Hayes and I. L. Markov},
  TITLE =        {Fault testing for reversible circuits},
  JOURNAL =      {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  YEAR =         {2004},
  volume =       {23},
  number =       {8},
  pages =        {1220--1230},
  month =        {},
  note =         {},
  abstract =     {},
  keywords =     {},
  source =       {}
};


@INPROCEEDINGS{Mahammad2006,
  AUTHOR =       {S. N. Mahammad and S. Hari and S. Shroff and V. Kamakoti},
  TITLE =        {Constructing Online Testable Circuits using Reversible Logic},
  BOOKTITLE =    {Proceedings of the 10th IEEE International VLSI Design and Test Symposium (VDAT)},
  YEAR =         {2006},
  editor =       {},
  volume =       {},
  number =       {},
  series =       {},
  pages =        {373--383},
  address =      {Goa, India},
  month =        {August},
  organization = {},
  publisher =    {},
  note =         {},
  abstract =     {},
  keywords =     {}
};

@article{Mahammad2010,
journal={IEEE Transactions on Instrumentation and Measurement},
volume=59,
number=1,
month=jan,
year=2010,
title={Constructing Online Testable Circuits
Using Reversible Logic},
author={Sk. N. Mahammad and K. Veezhinathan},
pages={101--109}
};

@inproceedings{Chakraborty2005,
 author = {A. Chakraborty},
 title = {Synthesis of Reversible Circuits for Testing with Universal Test Set and {C}-Testability of Reversible Iterative Logic Arrays},
 booktitle = {Proceedings of the 18th International Conference on VLSI Design},
 series = {},
 year = {2005},
 pages = {249--254},
 publisher = {},
 address = {},
 keywords = {},
};

@inproceedings{Ibrahim2008b,
 author = {M. Ibrahim and A. R. Chowdhury and H. M. H. Babu},
 title = {Minimization of {CTS} of k-{CNOT} Circuits for {SSF} and {MSF} Model},
 booktitle = {Proceedings of the IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems},
 year = {2008},
 pages = {290--298},
 publisher = {},
 address = {Boston, MA},
 keywords = {},
};

@inproceedings{Ibrahim2008a,
title={On the Minimization of Complete Test Set of Reversible k-{CNOT} Circuits for Stuck-at Fault Model},
author={M. Ibrahim and A. R. Chowdhury and H. M. H. Babu},
booktitle={Proceedings of the 11th International Conference on Computer and Information Technology (ICCIT)},
year=2008,
month=dec,
address={Khulna, Bangladesh},
pages={7--12}
};

@inproceedings{Rahaman2008,
 author = {H. Rahaman and D. K. Kole and D. K. Das and B. B. Bhattacharya},
 title = {On the Detection of Missing-Gate Faults in Reversible Circuits by a Universal Test Set},
 booktitle = {Proceedings of the 21st International Conference on VLSI Design},
 series = {},
 year = {2008},
 isbn = {0-7695-3083-4},
 pages = {163--168},
 numpages = {6},
 url = {http://dx.doi.org/10.1109/VLSI.2008.106},
 doi = {http://dx.doi.org/10.1109/VLSI.2008.106},
 acmid = {1339383},
 publisher = {},
 address = {},
}

@INPROCEEDINGS{Parhami2006,
author={Parhami, B.},
booktitle={Proceedings of the Fortieth Asilomar Conference on
  Signals, Systems and Computers (ACSSC)},
title={Fault-Tolerant Reversible Circuits},
year=2006,
month={29 2006-nov. 1},
volume={},
number={},
pages={1726--1729},
keywords={Feynman double-gate;Fredkin gate;Toffoli gate;binary full-adder circuit;bioinformatics;digital arithmetic processing;fault-tolerant reversible circuits;logic signal transformations;low-power design;nanotechnology;optical information processing;parity-preserving reversible gates;quantum computing;reversible hardware computation;reversible logic circuits;reversible logic gates;fault tolerant computing;logic circuits;logic design;},
doi={10.1109/ACSSC.2006.355056},
ISSN={1058-6393},
};

@INPROCEEDINGS{Islam2009,
author={Islam, S. and Rahman, M.M. and Begum, Z. and Hafiz, Z. and Al Mahmud, A.},
booktitle={IEEE Circuits and Systems International Conference on Testing and Diagnosis (ICTD)},
title={Synthesis of Fault Tolerant Reversible Logic Circuits},
year=2009,
month=apr,
volume={},
number={},
pages={1--4},
keywords={Fredkin gate;arbitrary Boolean function;fault tolerant reversible logic circuits;full adder circuit;garbage output;gate count;parity preserving reversible logic gate;Boolean functions;adders;fault tolerance;logic circuits;logic design;logic gates;},
doi={10.1109/CAS-ICTD.2009.4960883},
ISSN={},
};

@INPROCEEDINGS{Mitra2012b,
author={Mitra, S.K. and Chowdhury, A.R.},
booktitle={Proceedings of the 25th International Conference on VLSI Design (VLSID)},
title={Minimum Cost Fault Tolerant Adder Circuits in Reversible Logic Synthesis},
year=2012,
month=jan,
volume={},
number={},
pages={334--339},
keywords={CMOS technology;DNA informatics;RFT-CLA circuit;RFT-CSA circuit;RFT-FA;cost fault tolerant adder circuits;critical path delay criterion;n-bit reversible fault tolerant carry skip adder circuit;overlapped mapping;quantum computing;quantum cost;reversible computing;reversible fault tolerant carry look-ahead adder circuit;reversible full adder;reversible logic synthesis;adders;fault tolerance;logic circuits;logic design;},
doi={10.1109/VLSID.2012.93},
ISSN={1063-9667},
};

@INPROCEEDINGS{Boykin2005,
author={Boykin, P.O. and Roychowdhury, V.P.},
booktitle={Proceedings of the International Conference on Dependable Systems and Networks (DSN)},
title={Reversible fault-tolerant logic},
year=2005,
month={june-1 july},
volume={},
number={},
pages={444--453},
keywords={CMOS technology; circuit optimization; entropy; fault-tolerant circuit; fault-tolerant logic; nano-scale device; power dissipation; reliability; reversible computing; CMOS logic circuits; circuit optimisation; fault tolerant computing; nanoelectronics; quantum computing;},
doi={10.1109/DSN.2005.83},
ISSN={},
};

@INPROCEEDINGS{Vasudevan2005,
author={Vasudevan, D.P. and Lala, P.K. and Parkerson, J.P.},
booktitle={Proceedings of the 5th IEEE Conference on Nanotechnology},
title={The construction of a fault tolerant reversible gate for quantum computation},
year=2005,
month=jul,
volume={},
number={},
pages={112--115 vol. 1},
keywords={ design techniques; fault tolerant reversible gate construction; quantum circuits; quantum computation; quantum computer design; quantum computer model; quantum computing systems; design; fault tolerance; quantum computing; quantum gates;},
doi={10.1109/NANO.2005.1500705},
ISSN={},
};

@article{Lala2010,
author={Lala, P. K. and Parkerson, J. P. and Chakraborty, P.},
year=2010,
title={Adder Designs using Reversible Logic Gates},
journal={WSEAS TRANSACTIONS on CIRCUITS and SYSTEMS},
volume=9,
month=jun,
issue=6,
pages={369--378}
};

@INPROCEEDINGS{Drechsler2011,
author={Drechsler, R. and Wille, R.},
booktitle={Proceedings of the 2011 41st IEEE International Symposium onMultiple-Valued Logic (ISMVL)}, 
title={From Truth Tables to Programming Languages: Progress in the Design of Reversible Circuits},
year=2011,
month=may,
volume={},
number={},
pages={78--85},
keywords={computer hardware technologies;programming languages;quantum computation;reversible circuit design;truth tables;logic circuits;logic design;low-power electronics;programming languages;quantum computing;},
doi={10.1109/ISMVL.2011.40},
ISSN={0195-623X},
};

@inproceedings{Arabzadeh2010,
author={Mona Arabzadeh and Mehdi Saeedi and Morteza Saheb Zamani}, 
title={Rule-Based Optimization of Reversible Circuits}, 
booktitle={Proceedings of the 15th 
Asia and South Pacific Design Automation Conference (ASPDAC)}, 
pages={849--854}, 
year={2010}
};

@article{Saeedi2012,
author={Mehdi Saeedi and Igor L. Markov}, 
title={Synthesis and Optimization of Reversible Circuits - A Survey}, 
journal={ACM Computing Surveys},
volume={},
number={},
pages={},
year={2012},
note={to appear; downloaded from arXiv:1110.2574}
};

@inproceedings{Drechsler2012,
title={Reversible Circuits:
Recent Accomplishments and Future Challenges 
for an Emerging Technology},
author={Drechsler, R. and Wille, R.},
year={2012},
note={invited paper},
booktitle={Proceedings of the International Symposium on VLSI Design and Test (published as Lecture Notes in Computer Science Volume 7373)},
pages={383--392}
};

@article{Gay2006,
title={Quantum Programming Languages Survey and Bibliography},
author={S. J. Gay},
journal={Mathematical Structures in Computer Science}, 
volume=16,
number=4,
year=2006
};
