

================================================================
== Vivado HLS Report for 'pwm'
================================================================
* Date:           Thu Aug  9 10:06:35 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        pwm
* Solution:       pwm
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.89|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   12|   12|    6|    6| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      6|       -|      -|
|Expression       |        -|      -|       0|    988|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     182|    206|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     94|
|Register         |        -|      -|     855|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      6|    1037|   1288|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------+----------------+---------+-------+-----+-----+
    |     Instance     |     Module     | BRAM_18K| DSP48E|  FF | LUT |
    +------------------+----------------+---------+-------+-----+-----+
    |pwm_ctrl_s_axi_U  |pwm_ctrl_s_axi  |        2|      0|  182|  206|
    +------------------+----------------+---------+-------+-----+-----+
    |Total             |                |        2|      0|  182|  206|
    +------------------+----------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |pwm_mul_mul_17s_1bkb_U1  |pwm_mul_mul_17s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_17s_1bkb_U2  |pwm_mul_mul_17s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_17s_1bkb_U3  |pwm_mul_mul_17s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_17s_1bkb_U4  |pwm_mul_mul_17s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_17s_1bkb_U5  |pwm_mul_mul_17s_1bkb  |  i0 * i1  |
    |pwm_mul_mul_17s_1bkb_U6  |pwm_mul_mul_17s_1bkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |r_V_1_1_fu_290_p2          |     +    |      0|  0|  40|          33|          33|
    |r_V_1_2_fu_340_p2          |     +    |      0|  0|  40|          33|          33|
    |r_V_1_3_fu_395_p2          |     +    |      0|  0|  40|          33|          33|
    |r_V_1_4_fu_446_p2          |     +    |      0|  0|  40|          33|          33|
    |r_V_1_5_fu_497_p2          |     +    |      0|  0|  40|          33|          33|
    |r_V_1_fu_254_p2            |     +    |      0|  0|  40|          33|          33|
    |tmp_12_fu_214_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_13_fu_285_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_17_fu_335_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_21_fu_390_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_25_fu_441_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_29_fu_492_p2           |     +    |      0|  0|  23|           1|          16|
    |tmp_33_fu_540_p2           |     +    |      0|  0|  23|           1|          16|
    |r_V_fu_185_p2              |     -    |      0|  0|  24|          17|          17|
    |ap_block_pp0_stage0_01001  |    and   |      0|  0|   8|           1|           1|
    |p_Repl2_0_trunc_fu_587_p2  |    and   |      0|  0|   8|           1|           1|
    |p_Repl2_1_trunc_fu_610_p2  |    and   |      0|  0|   8|           1|           1|
    |p_Repl2_2_trunc_fu_633_p2  |    and   |      0|  0|   8|           1|           1|
    |p_Repl2_3_trunc_fu_656_p2  |    and   |      0|  0|   8|           1|           1|
    |p_Repl2_4_trunc_fu_679_p2  |    and   |      0|  0|   8|           1|           1|
    |p_Repl2_5_trunc_fu_708_p2  |    and   |      0|  0|   8|           1|           1|
    |tmp_15_1_fu_600_p2         |    and   |      0|  0|   8|           1|           1|
    |tmp_15_2_fu_623_p2         |    and   |      0|  0|   8|           1|           1|
    |tmp_15_3_fu_646_p2         |    and   |      0|  0|   8|           1|           1|
    |tmp_15_4_fu_669_p2         |    and   |      0|  0|   8|           1|           1|
    |tmp_15_5_fu_697_p2         |    and   |      0|  0|   8|           1|           1|
    |tmp_15_s_fu_577_p2         |    and   |      0|  0|   8|           1|           1|
    |tmp_10_fu_201_p2           |   icmp   |      0|  0|  13|          16|          16|
    |tmp_12_1_fu_417_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_12_2_fu_468_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_12_3_fu_516_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_12_4_fu_545_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_12_5_fu_684_p2         |   icmp   |      0|  0|  13|          16|          16|
    |tmp_2_fu_195_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_9_1_fu_294_p2          |   icmp   |      0|  0|  13|          15|           1|
    |tmp_9_2_fu_344_p2          |   icmp   |      0|  0|  13|          15|           1|
    |tmp_9_3_fu_399_p2          |   icmp   |      0|  0|  13|          15|           1|
    |tmp_9_4_fu_450_p2          |   icmp   |      0|  0|  13|          15|           1|
    |tmp_9_5_fu_501_p2          |   icmp   |      0|  0|  13|          15|           1|
    |tmp_9_fu_259_p2            |   icmp   |      0|  0|  13|          15|           1|
    |tmp_fu_281_p2              |   icmp   |      0|  0|  13|          16|          16|
    |tmp_s_fu_366_p2            |   icmp   |      0|  0|  13|          16|          16|
    |tmp_11_fu_703_p2           |    or    |      0|  0|   8|           1|           1|
    |tmp_1_fu_582_p2            |    or    |      0|  0|   8|           1|           1|
    |tmp_3_fu_605_p2            |    or    |      0|  0|   8|           1|           1|
    |tmp_4_fu_628_p2            |    or    |      0|  0|   8|           1|           1|
    |tmp_7_fu_651_p2            |    or    |      0|  0|   8|           1|           1|
    |tmp_8_fu_674_p2            |    or    |      0|  0|   8|           1|           1|
    |tmp_14_fu_323_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_15_fu_328_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_18_fu_378_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_18_s_fu_219_p3         |  select  |      0|  0|  16|           1|          16|
    |tmp_19_fu_383_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_22_fu_429_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_23_fu_434_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_26_fu_480_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_27_fu_485_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_30_fu_528_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_31_fu_533_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_34_fu_557_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_35_fu_562_p3           |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0              |    xor   |      0|  0|   8|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 988|         489|         706|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |m_V_address0             |  38|          7|    3|         21|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  94|         18|    6|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |OP1_V_reg_821                        |  33|   0|   33|          0|
    |acc_V                                |  16|   0|   16|          0|
    |acc_V_load_reg_794                   |  16|   0|   16|          0|
    |ap_CS_fsm                            |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_acc_V_load_reg_794  |  16|   0|   16|          0|
    |ap_reg_pp0_iter1_tmp_2_reg_806       |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_reg_917         |   1|   0|    1|          0|
    |min_duty_V_read_reg_778              |  16|   0|   16|          0|
    |out_p_V                              |   6|   0|    6|          0|
    |p_Val2_1_reg_897                     |  33|   0|   33|          0|
    |p_Val2_2_reg_949                     |  33|   0|   33|          0|
    |p_Val2_4_reg_1028                    |  33|   0|   33|          0|
    |p_Val2_5_reg_1065                    |  33|   0|   33|          0|
    |p_Val2_s_4_reg_986                   |  33|   0|   33|          0|
    |p_Val2_s_reg_851                     |  33|   0|   33|          0|
    |r_V_1_1_reg_932                      |  33|   0|   33|          0|
    |r_V_1_2_reg_969                      |  33|   0|   33|          0|
    |r_V_1_3_reg_1011                     |  33|   0|   33|          0|
    |r_V_1_4_reg_1048                     |  33|   0|   33|          0|
    |r_V_1_5_reg_1085                     |  33|   0|   33|          0|
    |r_V_1_reg_880                        |  33|   0|   33|          0|
    |r_V_reg_784                          |  17|   0|   17|          0|
    |reg_173                              |  16|   0|   16|          0|
    |tmp_10_reg_816                       |   1|   0|    1|          0|
    |tmp_12_1_reg_1038                    |   1|   0|    1|          0|
    |tmp_12_2_reg_1075                    |   1|   0|    1|          0|
    |tmp_12_3_reg_1102                    |   1|   0|    1|          0|
    |tmp_12_4_reg_1112                    |   1|   0|    1|          0|
    |tmp_13_reg_927                       |  16|   0|   16|          0|
    |tmp_16_reg_942                       |  16|   0|   16|          0|
    |tmp_17_reg_964                       |  16|   0|   16|          0|
    |tmp_20_reg_979                       |  16|   0|   16|          0|
    |tmp_21_reg_1006                      |  16|   0|   16|          0|
    |tmp_24_reg_1021                      |  16|   0|   16|          0|
    |tmp_25_reg_1043                      |  16|   0|   16|          0|
    |tmp_28_reg_1058                      |  16|   0|   16|          0|
    |tmp_29_reg_1080                      |  16|   0|   16|          0|
    |tmp_2_reg_806                        |   1|   0|    1|          0|
    |tmp_32_reg_1095                      |  16|   0|   16|          0|
    |tmp_33_reg_1107                      |  16|   0|   16|          0|
    |tmp_37_reg_856                       |  15|   0|   15|          0|
    |tmp_39_reg_902                       |  15|   0|   15|          0|
    |tmp_41_reg_954                       |  15|   0|   15|          0|
    |tmp_43_reg_991                       |  15|   0|   15|          0|
    |tmp_45_reg_1033                      |  15|   0|   15|          0|
    |tmp_47_reg_1070                      |  15|   0|   15|          0|
    |tmp_5_reg_890                        |  16|   0|   16|          0|
    |tmp_6_cast_reg_871                   |  16|   0|   33|         17|
    |tmp_9_1_reg_937                      |   1|   0|    1|          0|
    |tmp_9_2_reg_974                      |   1|   0|    1|          0|
    |tmp_9_3_reg_1016                     |   1|   0|    1|          0|
    |tmp_9_4_reg_1053                     |   1|   0|    1|          0|
    |tmp_9_5_reg_1090                     |   1|   0|    1|          0|
    |tmp_9_reg_885                        |   1|   0|    1|          0|
    |tmp_reg_917                          |   1|   0|    1|          0|
    |tmp_s_reg_1001                       |   1|   0|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 855|   0|  872|         17|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_AWREADY  | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_AWADDR   |  in |    6|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_WVALID   |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_WREADY   | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_WDATA    |  in |   32|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_WSTRB    |  in |    4|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_ARVALID  |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_ARREADY  | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_ARADDR   |  in |    6|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_RVALID   | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_RREADY   |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_RDATA    | out |   32|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_RRESP    | out |    2|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_BVALID   | out |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_BREADY   |  in |    1|    s_axi   |     ctrl     |     array    |
|s_axi_ctrl_BRESP    | out |    2|    s_axi   |     ctrl     |     array    |
|ap_clk              |  in |    1| ap_ctrl_hs |      pwm     | return value |
|ap_rst_n            |  in |    1| ap_ctrl_hs |      pwm     | return value |
|interrupt           | out |    1| ap_ctrl_hs |      pwm     | return value |
|out_V               | out |    6|   ap_none  |     out_V    |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 6, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 

* FSM state operations: 

 <State 1> : 2.32ns
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m_V_addr = getelementptr [6 x i16]* %m_V, i64 0, i64 0" [pwm.cpp:57]
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

 <State 2> : 3.43ns
ST_2 : Operation 16 [1/1] (1.00ns)   --->   "%period_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %period_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 17 [1/1] (1.00ns)   --->   "%max_duty_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %max_duty_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 18 [1/1] (1.00ns)   --->   "%min_duty_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %min_duty_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V = zext i16 %max_duty_V_read to i17" [pwm.cpp:57]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %min_duty_V_read to i17" [pwm.cpp:57]
ST_2 : Operation 21 [1/1] (2.07ns)   --->   "%r_V = sub i17 %lhs_V, %rhs_V" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/2] (2.32ns)   --->   "%m_V_load = load i16* %m_V_addr, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%m_V_addr_1 = getelementptr [6 x i16]* %m_V, i64 0, i64 1" [pwm.cpp:57]
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%acc_V_load = load i16* @acc_V, align 2" [pwm.cpp:62]
ST_2 : Operation 26 [1/1] (2.42ns)   --->   "%tmp_2 = icmp ult i16 %acc_V_load, %max_duty_V_read" [pwm.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.42ns)   --->   "%tmp_10 = icmp ult i16 %acc_V_load, %period_V_read" [pwm.cpp:65]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 3.89ns
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%OP1_V = sext i17 %r_V to i33" [pwm.cpp:57]
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%OP2_V = sext i16 %m_V_load to i33" [pwm.cpp:57]
ST_3 : Operation 30 [3/3] (3.89ns)   --->   "%p_Val2_s = mul nsw i33 %OP1_V, %OP2_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 31 [1/2] (2.32ns)   --->   "%m_V_load_1 = load i16* %m_V_addr_1, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%m_V_addr_2 = getelementptr [6 x i16]* %m_V, i64 0, i64 2" [pwm.cpp:57]
ST_3 : Operation 33 [2/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_3 : Operation 34 [1/1] (2.07ns)   --->   "%tmp_12 = add i16 1, %acc_V_load" [pwm.cpp:65]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.37ns)   --->   "%tmp_18_s = select i1 %tmp_10, i16 %tmp_12, i16 0" [pwm.cpp:65]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "store i16 %tmp_18_s, i16* @acc_V, align 2" [pwm.cpp:65]

 <State 4> : 3.89ns
ST_4 : Operation 37 [2/3] (3.89ns)   --->   "%p_Val2_s = mul nsw i33 %OP1_V, %OP2_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i16 %m_V_load_1 to i33" [pwm.cpp:57]
ST_4 : Operation 39 [3/3] (3.89ns)   --->   "%p_Val2_1 = mul nsw i33 %OP1_V, %OP2_V_1" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [1/2] (2.32ns)   --->   "%m_V_load_2 = load i16* %m_V_addr_2, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%m_V_addr_3 = getelementptr [6 x i16]* %m_V, i64 0, i64 3" [pwm.cpp:57]
ST_4 : Operation 42 [2/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

 <State 5> : 3.89ns
ST_5 : Operation 43 [1/3] (0.00ns)   --->   "%p_Val2_s = mul nsw i33 %OP1_V, %OP2_V" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i33 %p_Val2_s to i15" [pwm.cpp:57]
ST_5 : Operation 45 [2/3] (3.89ns)   --->   "%p_Val2_1 = mul nsw i33 %OP1_V, %OP2_V_1" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i16 %m_V_load_2 to i33" [pwm.cpp:57]
ST_5 : Operation 47 [3/3] (3.89ns)   --->   "%p_Val2_2 = mul nsw i33 %OP1_V, %OP2_V_2" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/2] (2.32ns)   --->   "%m_V_load_3 = load i16* %m_V_addr_3, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%m_V_addr_4 = getelementptr [6 x i16]* %m_V, i64 0, i64 4" [pwm.cpp:57]
ST_5 : Operation 50 [2/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

 <State 6> : 3.89ns
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6 = call i31 @_ssdm_op_BitConcatenate.i31.i16.i15(i16 %min_duty_V_read, i15 0)" [pwm.cpp:57]
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i31 %tmp_6 to i33" [pwm.cpp:57]
ST_6 : Operation 53 [1/1] (2.59ns)   --->   "%r_V_1 = add i33 %tmp_6_cast, %p_Val2_s" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (2.31ns)   --->   "%tmp_9 = icmp eq i15 %tmp_37, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_5 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1, i32 15, i32 30)" [pwm.cpp:57]
ST_6 : Operation 56 [1/3] (0.00ns)   --->   "%p_Val2_1 = mul nsw i33 %OP1_V, %OP2_V_1" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i33 %p_Val2_1 to i15" [pwm.cpp:57]
ST_6 : Operation 58 [2/3] (3.89ns)   --->   "%p_Val2_2 = mul nsw i33 %OP1_V, %OP2_V_2" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i16 %m_V_load_3 to i33" [pwm.cpp:57]
ST_6 : Operation 60 [3/3] (3.89ns)   --->   "%p_Val2_s_4 = mul nsw i33 %OP1_V, %OP2_V_3" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [1/2] (2.32ns)   --->   "%m_V_load_4 = load i16* %m_V_addr_4, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%m_V_addr_5 = getelementptr [6 x i16]* %m_V, i64 0, i64 5" [pwm.cpp:57]
ST_6 : Operation 63 [2/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>
ST_6 : Operation 64 [1/1] (2.42ns)   --->   "%tmp = icmp ult i16 %acc_V_load, %min_duty_V_read" [pwm.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.89ns
ST_7 : Operation 65 [1/1] (2.07ns)   --->   "%tmp_13 = add i16 1, %tmp_5" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (2.59ns)   --->   "%r_V_1_1 = add i33 %tmp_6_cast, %p_Val2_1" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (2.31ns)   --->   "%tmp_9_1 = icmp eq i15 %tmp_39, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_16 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_1, i32 15, i32 30)" [pwm.cpp:57]
ST_7 : Operation 69 [1/3] (0.00ns)   --->   "%p_Val2_2 = mul nsw i33 %OP1_V, %OP2_V_2" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i33 %p_Val2_2 to i15" [pwm.cpp:57]
ST_7 : Operation 71 [2/3] (3.89ns)   --->   "%p_Val2_s_4 = mul nsw i33 %OP1_V, %OP2_V_3" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i16 %m_V_load_4 to i33" [pwm.cpp:57]
ST_7 : Operation 73 [3/3] (3.89ns)   --->   "%p_Val2_4 = mul nsw i33 %OP1_V, %OP2_V_4" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 74 [1/2] (2.32ns)   --->   "%m_V_load_5 = load i16* %m_V_addr_5, align 2" [pwm.cpp:57]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 6> <RAM>

 <State 8> : 3.89ns
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1, i32 32)" [pwm.cpp:57]
ST_8 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_14 = select i1 %tmp_9, i16 %tmp_5, i16 %tmp_13" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_s)   --->   "%tmp_15 = select i1 %tmp_36, i16 %tmp_14, i16 %tmp_5" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (2.07ns)   --->   "%tmp_17 = add i16 1, %tmp_16" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/1] (2.59ns)   --->   "%r_V_1_2 = add i33 %tmp_6_cast, %p_Val2_2" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (2.31ns)   --->   "%tmp_9_2 = icmp eq i15 %tmp_41, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_20 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_2, i32 15, i32 30)" [pwm.cpp:57]
ST_8 : Operation 82 [1/3] (0.00ns)   --->   "%p_Val2_s_4 = mul nsw i33 %OP1_V, %OP2_V_3" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_43 = trunc i33 %p_Val2_s_4 to i15" [pwm.cpp:57]
ST_8 : Operation 84 [2/3] (3.89ns)   --->   "%p_Val2_4 = mul nsw i33 %OP1_V, %OP2_V_4" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i16 %m_V_load_5 to i33" [pwm.cpp:57]
ST_8 : Operation 86 [3/3] (3.89ns)   --->   "%p_Val2_5 = mul nsw i33 %OP1_V, %OP2_V_5" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 87 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_s = icmp ult i16 %acc_V_load, %tmp_15" [pwm.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 3.89ns
ST_9 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_1)   --->   "%tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_1, i32 32)" [pwm.cpp:57]
ST_9 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_1)   --->   "%tmp_18 = select i1 %tmp_9_1, i16 %tmp_16, i16 %tmp_17" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_1)   --->   "%tmp_19 = select i1 %tmp_38, i16 %tmp_18, i16 %tmp_16" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (2.07ns)   --->   "%tmp_21 = add i16 1, %tmp_20" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (2.59ns)   --->   "%r_V_1_3 = add i33 %tmp_6_cast, %p_Val2_s_4" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (2.31ns)   --->   "%tmp_9_3 = icmp eq i15 %tmp_43, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_24 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_3, i32 15, i32 30)" [pwm.cpp:57]
ST_9 : Operation 95 [1/3] (0.00ns)   --->   "%p_Val2_4 = mul nsw i33 %OP1_V, %OP2_V_4" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i33 %p_Val2_4 to i15" [pwm.cpp:57]
ST_9 : Operation 97 [2/3] (3.89ns)   --->   "%p_Val2_5 = mul nsw i33 %OP1_V, %OP2_V_5" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 98 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_12_1 = icmp ult i16 %acc_V_load, %tmp_19" [pwm.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 2.59ns
ST_10 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_2)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_2, i32 32)" [pwm.cpp:57]
ST_10 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_2)   --->   "%tmp_22 = select i1 %tmp_9_2, i16 %tmp_20, i16 %tmp_21" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_2)   --->   "%tmp_23 = select i1 %tmp_40, i16 %tmp_22, i16 %tmp_20" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (2.07ns)   --->   "%tmp_25 = add i16 1, %tmp_24" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 103 [1/1] (2.59ns)   --->   "%r_V_1_4 = add i33 %tmp_6_cast, %p_Val2_4" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (2.31ns)   --->   "%tmp_9_4 = icmp eq i15 %tmp_45, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_28 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_4, i32 15, i32 30)" [pwm.cpp:57]
ST_10 : Operation 106 [1/3] (0.00ns)   --->   "%p_Val2_5 = mul nsw i33 %OP1_V, %OP2_V_5" [pwm.cpp:57]   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i33 %p_Val2_5 to i15" [pwm.cpp:57]
ST_10 : Operation 108 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_12_2 = icmp ult i16 %acc_V_load, %tmp_23" [pwm.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 2.59ns
ST_11 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_3)   --->   "%tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_3, i32 32)" [pwm.cpp:57]
ST_11 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_3)   --->   "%tmp_26 = select i1 %tmp_9_3, i16 %tmp_24, i16 %tmp_25" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_3)   --->   "%tmp_27 = select i1 %tmp_42, i16 %tmp_26, i16 %tmp_24" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (2.07ns)   --->   "%tmp_29 = add i16 1, %tmp_28" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (2.59ns)   --->   "%r_V_1_5 = add i33 %tmp_6_cast, %p_Val2_5" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (2.31ns)   --->   "%tmp_9_5 = icmp eq i15 %tmp_47, 0" [pwm.cpp:57]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_32 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %r_V_1_5, i32 15, i32 30)" [pwm.cpp:57]
ST_11 : Operation 116 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_12_3 = icmp ult i16 %acc_V_load, %tmp_27" [pwm.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 2.43ns
ST_12 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_4)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_4, i32 32)" [pwm.cpp:57]
ST_12 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_4)   --->   "%tmp_30 = select i1 %tmp_9_4, i16 %tmp_28, i16 %tmp_29" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_4)   --->   "%tmp_31 = select i1 %tmp_44, i16 %tmp_30, i16 %tmp_28" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (2.07ns)   --->   "%tmp_33 = add i16 1, %tmp_32" [pwm.cpp:57]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_12_4 = icmp ult i16 %acc_V_load, %tmp_31" [pwm.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 3.36ns
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %min_duty_V), !map !111"
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %max_duty_V), !map !117"
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %period_V), !map !121"
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %m_V), !map !125"
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_V), !map !131"
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pwm_str) nounwind"
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %min_duty_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:44]
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %max_duty_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:45]
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %period_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:46]
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([6 x i16]* %m_V, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %m_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %out_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:48]
ST_13 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [pwm.cpp:49]
ST_13 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pwm.cpp:50]
ST_13 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_5)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %r_V_1_5, i32 32)" [pwm.cpp:57]
ST_13 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_5)   --->   "%tmp_34 = select i1 %tmp_9_5, i16 %tmp_32, i16 %tmp_33" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node tmp_12_5)   --->   "%tmp_35 = select i1 %tmp_46, i16 %tmp_34, i16 %tmp_32" [pwm.cpp:57]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%out_p_V_load = load i6* @out_p_V, align 1" [pwm.cpp:62]
ST_13 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_48 = trunc i6 %out_p_V_load to i1" [pwm.cpp:62]
ST_13 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_15_s = and i1 %tmp_48, %tmp_s" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_0_trunc)   --->   "%tmp_1 = or i1 %tmp_15_s, %tmp" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_Repl2_0_trunc = and i1 %tmp_1, %tmp_2" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %out_p_V_load, i32 1)" [pwm.cpp:62]
ST_13 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_15_1 = and i1 %tmp_49, %tmp_12_1" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1_trunc)   --->   "%tmp_3 = or i1 %tmp_15_1, %tmp" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_Repl2_1_trunc = and i1 %tmp_3, %tmp_2" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %out_p_V_load, i32 2)" [pwm.cpp:62]
ST_13 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_15_2 = and i1 %tmp_50, %tmp_12_2" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_2_trunc)   --->   "%tmp_4 = or i1 %tmp_15_2, %tmp" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 151 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_Repl2_2_trunc = and i1 %tmp_4, %tmp_2" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_51 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %out_p_V_load, i32 3)" [pwm.cpp:62]
ST_13 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_15_3 = and i1 %tmp_51, %tmp_12_3" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3_trunc)   --->   "%tmp_7 = or i1 %tmp_15_3, %tmp" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_Repl2_3_trunc = and i1 %tmp_7, %tmp_2" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %out_p_V_load, i32 4)" [pwm.cpp:62]
ST_13 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_15_4 = and i1 %tmp_52, %tmp_12_4" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4_trunc)   --->   "%tmp_8 = or i1 %tmp_15_4, %tmp" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_Repl2_4_trunc = and i1 %tmp_8, %tmp_2" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (2.42ns) (out node of the LUT)   --->   "%tmp_12_5 = icmp ult i16 %acc_V_load, %tmp_35" [pwm.cpp:62]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_53 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %out_p_V_load, i32 5)" [pwm.cpp:62]
ST_13 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_15_5 = and i1 %tmp_53, %tmp_12_5" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_5_trunc)   --->   "%tmp_11 = or i1 %tmp_15_5, %tmp" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (0.93ns) (out node of the LUT)   --->   "%p_Repl2_5_trunc = and i1 %tmp_11, %tmp_2" [pwm.cpp:62]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 165 [1/1] (0.00ns)   --->   "%p_Result_4_5 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1(i1 %p_Repl2_5_trunc, i1 %p_Repl2_4_trunc, i1 %p_Repl2_3_trunc, i1 %p_Repl2_2_trunc, i1 %p_Repl2_1_trunc, i1 %p_Repl2_0_trunc)" [pwm.cpp:62]
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "store i6 %p_Result_4_5, i6* @out_p_V, align 1" [pwm.cpp:62]
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i6P(i6* %out_V, i6 %p_Result_4_5)" [pwm.cpp:67]
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "ret void" [pwm.cpp:69]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ min_duty_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ max_duty_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ period_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ acc_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ out_p_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
m_V_addr        (getelementptr ) [ 00100000000000]
period_V_read   (read          ) [ 00000000000000]
max_duty_V_read (read          ) [ 00000000000000]
min_duty_V_read (read          ) [ 00011110000000]
lhs_V           (zext          ) [ 00000000000000]
rhs_V           (zext          ) [ 00000000000000]
r_V             (sub           ) [ 00010000000000]
m_V_load        (load          ) [ 00010000000000]
m_V_addr_1      (getelementptr ) [ 00010000000000]
acc_V_load      (load          ) [ 01111111111111]
tmp_2           (icmp          ) [ 01111111111111]
tmp_10          (icmp          ) [ 00010000000000]
OP1_V           (sext          ) [ 01111111111000]
OP2_V           (sext          ) [ 00001100000000]
m_V_load_1      (load          ) [ 00001000000000]
m_V_addr_2      (getelementptr ) [ 00001000000000]
tmp_12          (add           ) [ 00000000000000]
tmp_18_s        (select        ) [ 00000000000000]
StgValue_36     (store         ) [ 00000000000000]
OP2_V_1         (sext          ) [ 00000110000000]
m_V_load_2      (load          ) [ 00000100000000]
m_V_addr_3      (getelementptr ) [ 00000100000000]
p_Val2_s        (mul           ) [ 00000010000000]
tmp_37          (trunc         ) [ 00000010000000]
OP2_V_2         (sext          ) [ 01000011000000]
m_V_load_3      (load          ) [ 00000010000000]
m_V_addr_4      (getelementptr ) [ 00000010000000]
tmp_6           (bitconcatenate) [ 00000000000000]
tmp_6_cast      (zext          ) [ 01111101111100]
r_V_1           (add           ) [ 01100001100000]
tmp_9           (icmp          ) [ 01100001100000]
tmp_5           (partselect    ) [ 01100001100000]
p_Val2_1        (mul           ) [ 01000001000000]
tmp_39          (trunc         ) [ 01000001000000]
OP2_V_3         (sext          ) [ 01100001100000]
m_V_load_4      (load          ) [ 01000001000000]
m_V_addr_5      (getelementptr ) [ 01000001000000]
tmp             (icmp          ) [ 01111111111111]
tmp_13          (add           ) [ 00100000100000]
r_V_1_1         (add           ) [ 00110000110000]
tmp_9_1         (icmp          ) [ 00110000110000]
tmp_16          (partselect    ) [ 00110000110000]
p_Val2_2        (mul           ) [ 00100000100000]
tmp_41          (trunc         ) [ 00100000100000]
OP2_V_4         (sext          ) [ 00110000110000]
m_V_load_5      (load          ) [ 00100000100000]
tmp_36          (bitselect     ) [ 00000000000000]
tmp_14          (select        ) [ 00000000000000]
tmp_15          (select        ) [ 00000000000000]
tmp_17          (add           ) [ 00010000010000]
r_V_1_2         (add           ) [ 00011000011000]
tmp_9_2         (icmp          ) [ 00011000011000]
tmp_20          (partselect    ) [ 00011000011000]
p_Val2_s_4      (mul           ) [ 00010000010000]
tmp_43          (trunc         ) [ 00010000010000]
OP2_V_5         (sext          ) [ 00011000011000]
tmp_s           (icmp          ) [ 01011110011111]
tmp_38          (bitselect     ) [ 00000000000000]
tmp_18          (select        ) [ 00000000000000]
tmp_19          (select        ) [ 00000000000000]
tmp_21          (add           ) [ 00001000001000]
r_V_1_3         (add           ) [ 00001100001100]
tmp_9_3         (icmp          ) [ 00001100001100]
tmp_24          (partselect    ) [ 00001100001100]
p_Val2_4        (mul           ) [ 00001000001000]
tmp_45          (trunc         ) [ 00001000001000]
tmp_12_1        (icmp          ) [ 01001110001111]
tmp_40          (bitselect     ) [ 00000000000000]
tmp_22          (select        ) [ 00000000000000]
tmp_23          (select        ) [ 00000000000000]
tmp_25          (add           ) [ 00000100000100]
r_V_1_4         (add           ) [ 00000110000110]
tmp_9_4         (icmp          ) [ 00000110000110]
tmp_28          (partselect    ) [ 00000110000110]
p_Val2_5        (mul           ) [ 00000100000100]
tmp_47          (trunc         ) [ 00000100000100]
tmp_12_2        (icmp          ) [ 01000110000111]
tmp_42          (bitselect     ) [ 00000000000000]
tmp_26          (select        ) [ 00000000000000]
tmp_27          (select        ) [ 00000000000000]
tmp_29          (add           ) [ 00000010000010]
r_V_1_5         (add           ) [ 01000010000011]
tmp_9_5         (icmp          ) [ 01000010000011]
tmp_32          (partselect    ) [ 01000010000011]
tmp_12_3        (icmp          ) [ 01000010000011]
tmp_44          (bitselect     ) [ 00000000000000]
tmp_30          (select        ) [ 00000000000000]
tmp_31          (select        ) [ 00000000000000]
tmp_33          (add           ) [ 01000000000001]
tmp_12_4        (icmp          ) [ 01000000000001]
StgValue_122    (specbitsmap   ) [ 00000000000000]
StgValue_123    (specbitsmap   ) [ 00000000000000]
StgValue_124    (specbitsmap   ) [ 00000000000000]
StgValue_125    (specbitsmap   ) [ 00000000000000]
StgValue_126    (specbitsmap   ) [ 00000000000000]
StgValue_127    (spectopmodule ) [ 00000000000000]
StgValue_128    (specinterface ) [ 00000000000000]
StgValue_129    (specinterface ) [ 00000000000000]
StgValue_130    (specinterface ) [ 00000000000000]
empty           (specmemcore   ) [ 00000000000000]
StgValue_132    (specinterface ) [ 00000000000000]
StgValue_133    (specinterface ) [ 00000000000000]
StgValue_134    (specinterface ) [ 00000000000000]
StgValue_135    (specpipeline  ) [ 00000000000000]
tmp_46          (bitselect     ) [ 00000000000000]
tmp_34          (select        ) [ 00000000000000]
tmp_35          (select        ) [ 00000000000000]
out_p_V_load    (load          ) [ 00000000000000]
tmp_48          (trunc         ) [ 00000000000000]
tmp_15_s        (and           ) [ 00000000000000]
tmp_1           (or            ) [ 00000000000000]
p_Repl2_0_trunc (and           ) [ 00000000000000]
tmp_49          (bitselect     ) [ 00000000000000]
tmp_15_1        (and           ) [ 00000000000000]
tmp_3           (or            ) [ 00000000000000]
p_Repl2_1_trunc (and           ) [ 00000000000000]
tmp_50          (bitselect     ) [ 00000000000000]
tmp_15_2        (and           ) [ 00000000000000]
tmp_4           (or            ) [ 00000000000000]
p_Repl2_2_trunc (and           ) [ 00000000000000]
tmp_51          (bitselect     ) [ 00000000000000]
tmp_15_3        (and           ) [ 00000000000000]
tmp_7           (or            ) [ 00000000000000]
p_Repl2_3_trunc (and           ) [ 00000000000000]
tmp_52          (bitselect     ) [ 00000000000000]
tmp_15_4        (and           ) [ 00000000000000]
tmp_8           (or            ) [ 00000000000000]
p_Repl2_4_trunc (and           ) [ 00000000000000]
tmp_12_5        (icmp          ) [ 00000000000000]
tmp_53          (bitselect     ) [ 00000000000000]
tmp_15_5        (and           ) [ 00000000000000]
tmp_11          (or            ) [ 00000000000000]
p_Repl2_5_trunc (and           ) [ 00000000000000]
p_Result_4_5    (bitconcatenate) [ 00000000000000]
StgValue_166    (store         ) [ 00000000000000]
StgValue_167    (write         ) [ 00000000000000]
StgValue_168    (ret           ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="min_duty_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_duty_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_duty_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_duty_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="period_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="period_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="acc_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_p_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_p_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i31.i16.i15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i33.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i33.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pwm_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i6P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="period_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="period_V_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="max_duty_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="max_duty_V_read/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="min_duty_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_duty_V_read/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="StgValue_167_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="6" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_167/13 "/>
</bind>
</comp>

<comp id="115" class="1004" name="m_V_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="126" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_V_load/1 m_V_load_1/2 m_V_load_2/3 m_V_load_3/4 m_V_load_4/5 m_V_load_5/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="m_V_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="m_V_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="16" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_2/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="m_V_addr_3_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_3/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="m_V_addr_4_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_4/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="m_V_addr_5_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_V_addr_5/6 "/>
</bind>
</comp>

<comp id="173" class="1005" name="reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="1"/>
<pin id="175" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="m_V_load m_V_load_1 m_V_load_2 m_V_load_3 m_V_load_4 m_V_load_5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="lhs_V_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="16" slack="0"/>
<pin id="179" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="rhs_V_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="r_V_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="16" slack="0"/>
<pin id="188" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="acc_V_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_load/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="11"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_10_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="OP1_V_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="17" slack="1"/>
<pin id="209" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="OP2_V_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="1"/>
<pin id="212" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_12_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="1"/>
<pin id="217" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_18_s_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="0" index="2" bw="16" slack="0"/>
<pin id="223" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18_s/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="StgValue_36_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="OP2_V_1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="1"/>
<pin id="234" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_1/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_37_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="33" slack="0"/>
<pin id="238" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="OP2_V_2_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="1"/>
<pin id="241" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_2/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_6_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="31" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="4"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_6_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="31" slack="0"/>
<pin id="252" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="r_V_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="0" index="1" bw="33" slack="1"/>
<pin id="257" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_9_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="15" slack="1"/>
<pin id="261" dir="0" index="1" bw="15" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_5_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="33" slack="0"/>
<pin id="267" dir="0" index="2" bw="5" slack="0"/>
<pin id="268" dir="0" index="3" bw="6" slack="0"/>
<pin id="269" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_39_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="33" slack="0"/>
<pin id="276" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_39/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="OP2_V_3_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="1"/>
<pin id="279" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_3/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="4"/>
<pin id="283" dir="0" index="1" bw="16" slack="4"/>
<pin id="284" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_13_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="1"/>
<pin id="288" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="290" class="1004" name="r_V_1_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="1"/>
<pin id="292" dir="0" index="1" bw="33" slack="1"/>
<pin id="293" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_1/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_9_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="15" slack="1"/>
<pin id="296" dir="0" index="1" bw="15" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_1/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_16_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="33" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="0" index="3" bw="6" slack="0"/>
<pin id="304" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_41_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="33" slack="0"/>
<pin id="311" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/7 "/>
</bind>
</comp>

<comp id="312" class="1004" name="OP2_V_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="1"/>
<pin id="314" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_4/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_36_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="33" slack="2"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_36/8 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_14_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="2"/>
<pin id="325" dir="0" index="1" bw="16" slack="2"/>
<pin id="326" dir="0" index="2" bw="16" slack="1"/>
<pin id="327" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/8 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_15_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="0" index="2" bw="16" slack="2"/>
<pin id="332" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_15/8 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_17_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="16" slack="1"/>
<pin id="338" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="340" class="1004" name="r_V_1_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="31" slack="2"/>
<pin id="342" dir="0" index="1" bw="33" slack="1"/>
<pin id="343" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_2/8 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_9_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="15" slack="1"/>
<pin id="346" dir="0" index="1" bw="15" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_2/8 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_20_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="33" slack="0"/>
<pin id="352" dir="0" index="2" bw="5" slack="0"/>
<pin id="353" dir="0" index="3" bw="6" slack="0"/>
<pin id="354" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_43_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="33" slack="0"/>
<pin id="361" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_43/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="OP2_V_5_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="1"/>
<pin id="364" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP2_V_5/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_s_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="6"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp_38_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="33" slack="2"/>
<pin id="374" dir="0" index="2" bw="7" slack="0"/>
<pin id="375" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/9 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_18_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="2"/>
<pin id="380" dir="0" index="1" bw="16" slack="2"/>
<pin id="381" dir="0" index="2" bw="16" slack="1"/>
<pin id="382" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_19_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="16" slack="0"/>
<pin id="386" dir="0" index="2" bw="16" slack="2"/>
<pin id="387" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_21_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="1"/>
<pin id="393" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="r_V_1_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="31" slack="3"/>
<pin id="397" dir="0" index="1" bw="33" slack="1"/>
<pin id="398" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_3/9 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_9_3_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="15" slack="1"/>
<pin id="401" dir="0" index="1" bw="15" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_3/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_24_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="0"/>
<pin id="406" dir="0" index="1" bw="33" slack="0"/>
<pin id="407" dir="0" index="2" bw="5" slack="0"/>
<pin id="408" dir="0" index="3" bw="6" slack="0"/>
<pin id="409" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_45_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="33" slack="0"/>
<pin id="416" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_45/9 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_12_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="7"/>
<pin id="419" dir="0" index="1" bw="16" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_1/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_40_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="33" slack="2"/>
<pin id="425" dir="0" index="2" bw="7" slack="0"/>
<pin id="426" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/10 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_22_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="2"/>
<pin id="431" dir="0" index="1" bw="16" slack="2"/>
<pin id="432" dir="0" index="2" bw="16" slack="1"/>
<pin id="433" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_22/10 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_23_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="16" slack="0"/>
<pin id="437" dir="0" index="2" bw="16" slack="2"/>
<pin id="438" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_23/10 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_25_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="16" slack="1"/>
<pin id="444" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="446" class="1004" name="r_V_1_4_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="31" slack="4"/>
<pin id="448" dir="0" index="1" bw="33" slack="1"/>
<pin id="449" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_4/10 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_9_4_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="15" slack="1"/>
<pin id="452" dir="0" index="1" bw="15" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_4/10 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_28_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="0" index="1" bw="33" slack="0"/>
<pin id="458" dir="0" index="2" bw="5" slack="0"/>
<pin id="459" dir="0" index="3" bw="6" slack="0"/>
<pin id="460" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_28/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_47_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="33" slack="0"/>
<pin id="467" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_47/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_12_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="16" slack="8"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_2/10 "/>
</bind>
</comp>

<comp id="473" class="1004" name="tmp_42_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="33" slack="2"/>
<pin id="476" dir="0" index="2" bw="7" slack="0"/>
<pin id="477" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_42/11 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_26_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="2"/>
<pin id="482" dir="0" index="1" bw="16" slack="2"/>
<pin id="483" dir="0" index="2" bw="16" slack="1"/>
<pin id="484" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_26/11 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_27_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="16" slack="0"/>
<pin id="488" dir="0" index="2" bw="16" slack="2"/>
<pin id="489" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_27/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_29_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="1"/>
<pin id="495" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="r_V_1_5_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="31" slack="5"/>
<pin id="499" dir="0" index="1" bw="33" slack="1"/>
<pin id="500" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_1_5/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_9_5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="15" slack="1"/>
<pin id="503" dir="0" index="1" bw="15" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_5/11 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_32_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="0" index="1" bw="33" slack="0"/>
<pin id="509" dir="0" index="2" bw="5" slack="0"/>
<pin id="510" dir="0" index="3" bw="6" slack="0"/>
<pin id="511" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_32/11 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_12_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="9"/>
<pin id="518" dir="0" index="1" bw="16" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_3/11 "/>
</bind>
</comp>

<comp id="521" class="1004" name="tmp_44_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="33" slack="2"/>
<pin id="524" dir="0" index="2" bw="7" slack="0"/>
<pin id="525" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/12 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_30_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="2"/>
<pin id="530" dir="0" index="1" bw="16" slack="2"/>
<pin id="531" dir="0" index="2" bw="16" slack="1"/>
<pin id="532" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_30/12 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_31_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="16" slack="0"/>
<pin id="536" dir="0" index="2" bw="16" slack="2"/>
<pin id="537" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_33_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="1"/>
<pin id="543" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/12 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_12_4_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="10"/>
<pin id="547" dir="0" index="1" bw="16" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_4/12 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_46_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="33" slack="2"/>
<pin id="553" dir="0" index="2" bw="7" slack="0"/>
<pin id="554" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/13 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_34_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="2"/>
<pin id="559" dir="0" index="1" bw="16" slack="2"/>
<pin id="560" dir="0" index="2" bw="16" slack="1"/>
<pin id="561" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/13 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_35_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="0" index="1" bw="16" slack="0"/>
<pin id="565" dir="0" index="2" bw="16" slack="2"/>
<pin id="566" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35/13 "/>
</bind>
</comp>

<comp id="569" class="1004" name="out_p_V_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="6" slack="0"/>
<pin id="571" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_p_V_load/13 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_48_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="0"/>
<pin id="575" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_48/13 "/>
</bind>
</comp>

<comp id="577" class="1004" name="tmp_15_s_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="1" slack="5"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15_s/13 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="7"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_Repl2_0_trunc_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="0"/>
<pin id="589" dir="0" index="1" bw="1" slack="11"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_0_trunc/13 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_49_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="6" slack="0"/>
<pin id="595" dir="0" index="2" bw="1" slack="0"/>
<pin id="596" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/13 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_15_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="4"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15_1/13 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_3_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="1" slack="7"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/13 "/>
</bind>
</comp>

<comp id="610" class="1004" name="p_Repl2_1_trunc_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="0"/>
<pin id="612" dir="0" index="1" bw="1" slack="11"/>
<pin id="613" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_1_trunc/13 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tmp_50_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="6" slack="0"/>
<pin id="618" dir="0" index="2" bw="3" slack="0"/>
<pin id="619" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_50/13 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_15_2_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="3"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15_2/13 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_4_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="7"/>
<pin id="631" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="633" class="1004" name="p_Repl2_2_trunc_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="11"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_2_trunc/13 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_51_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="6" slack="0"/>
<pin id="641" dir="0" index="2" bw="3" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_51/13 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_15_3_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="2"/>
<pin id="649" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15_3/13 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_7_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="7"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_Repl2_3_trunc_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="11"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_3_trunc/13 "/>
</bind>
</comp>

<comp id="661" class="1004" name="tmp_52_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="6" slack="0"/>
<pin id="664" dir="0" index="2" bw="4" slack="0"/>
<pin id="665" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_52/13 "/>
</bind>
</comp>

<comp id="669" class="1004" name="tmp_15_4_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="1"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15_4/13 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_8_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="0"/>
<pin id="676" dir="0" index="1" bw="1" slack="7"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="679" class="1004" name="p_Repl2_4_trunc_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="11"/>
<pin id="682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_4_trunc/13 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_12_5_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="11"/>
<pin id="686" dir="0" index="1" bw="16" slack="0"/>
<pin id="687" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12_5/13 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_53_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="0"/>
<pin id="691" dir="0" index="1" bw="6" slack="0"/>
<pin id="692" dir="0" index="2" bw="4" slack="0"/>
<pin id="693" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/13 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_15_5_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="1" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_15_5/13 "/>
</bind>
</comp>

<comp id="703" class="1004" name="tmp_11_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="7"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_11/13 "/>
</bind>
</comp>

<comp id="708" class="1004" name="p_Repl2_5_trunc_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="1" slack="0"/>
<pin id="710" dir="0" index="1" bw="1" slack="11"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Repl2_5_trunc/13 "/>
</bind>
</comp>

<comp id="713" class="1004" name="p_Result_4_5_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="6" slack="0"/>
<pin id="715" dir="0" index="1" bw="1" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="0" index="3" bw="1" slack="0"/>
<pin id="718" dir="0" index="4" bw="1" slack="0"/>
<pin id="719" dir="0" index="5" bw="1" slack="0"/>
<pin id="720" dir="0" index="6" bw="1" slack="0"/>
<pin id="721" dir="1" index="7" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4_5/13 "/>
</bind>
</comp>

<comp id="730" class="1004" name="StgValue_166_store_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="0"/>
<pin id="732" dir="0" index="1" bw="6" slack="0"/>
<pin id="733" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_166/13 "/>
</bind>
</comp>

<comp id="736" class="1007" name="grp_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="17" slack="0"/>
<pin id="738" dir="0" index="1" bw="16" slack="0"/>
<pin id="739" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="743" class="1007" name="grp_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="17" slack="1"/>
<pin id="745" dir="0" index="1" bw="16" slack="0"/>
<pin id="746" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_1/4 "/>
</bind>
</comp>

<comp id="749" class="1007" name="grp_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="17" slack="2"/>
<pin id="751" dir="0" index="1" bw="16" slack="0"/>
<pin id="752" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="755" class="1007" name="grp_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="17" slack="3"/>
<pin id="757" dir="0" index="1" bw="16" slack="0"/>
<pin id="758" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_s_4/6 "/>
</bind>
</comp>

<comp id="761" class="1007" name="grp_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="17" slack="4"/>
<pin id="763" dir="0" index="1" bw="16" slack="0"/>
<pin id="764" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_4/7 "/>
</bind>
</comp>

<comp id="767" class="1007" name="grp_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="17" slack="5"/>
<pin id="769" dir="0" index="1" bw="16" slack="0"/>
<pin id="770" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/8 "/>
</bind>
</comp>

<comp id="773" class="1005" name="m_V_addr_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="3" slack="1"/>
<pin id="775" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr "/>
</bind>
</comp>

<comp id="778" class="1005" name="min_duty_V_read_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="16" slack="4"/>
<pin id="780" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="min_duty_V_read "/>
</bind>
</comp>

<comp id="784" class="1005" name="r_V_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="17" slack="1"/>
<pin id="786" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="789" class="1005" name="m_V_addr_1_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="3" slack="1"/>
<pin id="791" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_1 "/>
</bind>
</comp>

<comp id="794" class="1005" name="acc_V_load_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="16" slack="1"/>
<pin id="796" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_load "/>
</bind>
</comp>

<comp id="806" class="1005" name="tmp_2_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="11"/>
<pin id="808" dir="1" index="1" bw="1" slack="11"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="816" class="1005" name="tmp_10_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="821" class="1005" name="OP1_V_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="33" slack="1"/>
<pin id="823" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V "/>
</bind>
</comp>

<comp id="831" class="1005" name="OP2_V_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="33" slack="1"/>
<pin id="833" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="836" class="1005" name="m_V_addr_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="1"/>
<pin id="838" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="OP2_V_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="33" slack="1"/>
<pin id="843" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1 "/>
</bind>
</comp>

<comp id="846" class="1005" name="m_V_addr_3_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="3" slack="1"/>
<pin id="848" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_3 "/>
</bind>
</comp>

<comp id="851" class="1005" name="p_Val2_s_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="33" slack="1"/>
<pin id="853" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="856" class="1005" name="tmp_37_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="15" slack="1"/>
<pin id="858" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="861" class="1005" name="OP2_V_2_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="33" slack="1"/>
<pin id="863" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_2 "/>
</bind>
</comp>

<comp id="866" class="1005" name="m_V_addr_4_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="3" slack="1"/>
<pin id="868" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_4 "/>
</bind>
</comp>

<comp id="871" class="1005" name="tmp_6_cast_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="33" slack="1"/>
<pin id="873" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="880" class="1005" name="r_V_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="33" slack="2"/>
<pin id="882" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_9_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_5_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="16" slack="1"/>
<pin id="892" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="897" class="1005" name="p_Val2_1_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="33" slack="1"/>
<pin id="899" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="tmp_39_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="15" slack="1"/>
<pin id="904" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="907" class="1005" name="OP2_V_3_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="33" slack="1"/>
<pin id="909" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_3 "/>
</bind>
</comp>

<comp id="912" class="1005" name="m_V_addr_5_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="1"/>
<pin id="914" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_V_addr_5 "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="7"/>
<pin id="919" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="927" class="1005" name="tmp_13_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="16" slack="1"/>
<pin id="929" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="932" class="1005" name="r_V_1_1_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="33" slack="2"/>
<pin id="934" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_1 "/>
</bind>
</comp>

<comp id="937" class="1005" name="tmp_9_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="1"/>
<pin id="939" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="tmp_16_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="16" slack="1"/>
<pin id="944" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="949" class="1005" name="p_Val2_2_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="33" slack="1"/>
<pin id="951" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_41_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="15" slack="1"/>
<pin id="956" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="959" class="1005" name="OP2_V_4_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="33" slack="1"/>
<pin id="961" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_4 "/>
</bind>
</comp>

<comp id="964" class="1005" name="tmp_17_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="16" slack="1"/>
<pin id="966" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="969" class="1005" name="r_V_1_2_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="33" slack="2"/>
<pin id="971" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_2 "/>
</bind>
</comp>

<comp id="974" class="1005" name="tmp_9_2_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="1"/>
<pin id="976" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9_2 "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_20_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="16" slack="1"/>
<pin id="981" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="986" class="1005" name="p_Val2_s_4_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="33" slack="1"/>
<pin id="988" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_4 "/>
</bind>
</comp>

<comp id="991" class="1005" name="tmp_43_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="15" slack="1"/>
<pin id="993" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="996" class="1005" name="OP2_V_5_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="33" slack="1"/>
<pin id="998" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_5 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="tmp_s_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="1" slack="5"/>
<pin id="1003" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1006" class="1005" name="tmp_21_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="1"/>
<pin id="1008" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="r_V_1_3_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="33" slack="2"/>
<pin id="1013" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_3 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_9_3_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9_3 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="tmp_24_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="16" slack="1"/>
<pin id="1023" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="p_Val2_4_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="33" slack="1"/>
<pin id="1030" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_45_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="15" slack="1"/>
<pin id="1035" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="tmp_12_1_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="4"/>
<pin id="1040" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="tmp_12_1 "/>
</bind>
</comp>

<comp id="1043" class="1005" name="tmp_25_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="16" slack="1"/>
<pin id="1045" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="1048" class="1005" name="r_V_1_4_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="33" slack="2"/>
<pin id="1050" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_4 "/>
</bind>
</comp>

<comp id="1053" class="1005" name="tmp_9_4_reg_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="1" slack="1"/>
<pin id="1055" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9_4 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="tmp_28_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="16" slack="1"/>
<pin id="1060" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="p_Val2_5_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="33" slack="1"/>
<pin id="1067" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="tmp_47_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="15" slack="1"/>
<pin id="1072" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1075" class="1005" name="tmp_12_2_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="3"/>
<pin id="1077" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_12_2 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="tmp_29_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="16" slack="1"/>
<pin id="1082" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="r_V_1_5_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="33" slack="2"/>
<pin id="1087" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="r_V_1_5 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp_9_5_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="1" slack="1"/>
<pin id="1092" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9_5 "/>
</bind>
</comp>

<comp id="1095" class="1005" name="tmp_32_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="16" slack="1"/>
<pin id="1097" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="tmp_12_3_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="2"/>
<pin id="1104" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_12_3 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="tmp_33_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="16" slack="1"/>
<pin id="1109" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1112" class="1005" name="tmp_12_4_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="1" slack="1"/>
<pin id="1114" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="88" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="128" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="146" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="40" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="176"><net_src comp="123" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="96" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="102" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="177" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="181" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="96" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="191" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="90" pin="2"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="173" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="173" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="173" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="34" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="254" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="280"><net_src comp="173" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="22" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="298"><net_src comp="32" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="290" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="315"><net_src comp="173" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="333"><net_src comp="316" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="339"><net_src comp="22" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="348"><net_src comp="32" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="340" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="36" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="358"><net_src comp="38" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="365"><net_src comp="173" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="328" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="388"><net_src comp="371" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="22" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="403"><net_src comp="32" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="410"><net_src comp="34" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="395" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="412"><net_src comp="36" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="413"><net_src comp="38" pin="0"/><net_sink comp="404" pin=3"/></net>

<net id="421"><net_src comp="383" pin="3"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="44" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="439"><net_src comp="422" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="22" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="454"><net_src comp="32" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="446" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="36" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="38" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="472"><net_src comp="434" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="42" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="44" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="490"><net_src comp="473" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="480" pin="3"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="22" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="505"><net_src comp="32" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="34" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="497" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="36" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="38" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="520"><net_src comp="485" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="42" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="527"><net_src comp="44" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="538"><net_src comp="521" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="528" pin="3"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="22" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="533" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="42" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="44" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="567"><net_src comp="550" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="12" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="569" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="577" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="597"><net_src comp="76" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="569" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="74" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="592" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="605" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="620"><net_src comp="76" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="621"><net_src comp="569" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="622"><net_src comp="78" pin="0"/><net_sink comp="615" pin=2"/></net>

<net id="627"><net_src comp="615" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="623" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="628" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="76" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="569" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="80" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="638" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="646" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="651" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="666"><net_src comp="76" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="667"><net_src comp="569" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="668"><net_src comp="82" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="673"><net_src comp="661" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="669" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="674" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="562" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="76" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="569" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="696"><net_src comp="84" pin="0"/><net_sink comp="689" pin=2"/></net>

<net id="701"><net_src comp="689" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="684" pin="2"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="697" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="712"><net_src comp="703" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="722"><net_src comp="86" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="723"><net_src comp="708" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="724"><net_src comp="679" pin="2"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="656" pin="2"/><net_sink comp="713" pin=3"/></net>

<net id="726"><net_src comp="633" pin="2"/><net_sink comp="713" pin=4"/></net>

<net id="727"><net_src comp="610" pin="2"/><net_sink comp="713" pin=5"/></net>

<net id="728"><net_src comp="587" pin="2"/><net_sink comp="713" pin=6"/></net>

<net id="729"><net_src comp="713" pin="7"/><net_sink comp="108" pin=2"/></net>

<net id="734"><net_src comp="713" pin="7"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="12" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="740"><net_src comp="207" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="741"><net_src comp="210" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="742"><net_src comp="736" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="747"><net_src comp="232" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="748"><net_src comp="743" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="753"><net_src comp="239" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="754"><net_src comp="749" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="759"><net_src comp="277" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="760"><net_src comp="755" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="765"><net_src comp="312" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="766"><net_src comp="761" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="771"><net_src comp="362" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="772"><net_src comp="767" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="776"><net_src comp="115" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="781"><net_src comp="102" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="787"><net_src comp="185" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="792"><net_src comp="128" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="797"><net_src comp="191" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="799"><net_src comp="794" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="800"><net_src comp="794" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="801"><net_src comp="794" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="802"><net_src comp="794" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="803"><net_src comp="794" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="804"><net_src comp="794" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="805"><net_src comp="794" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="809"><net_src comp="195" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="811"><net_src comp="806" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="812"><net_src comp="806" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="813"><net_src comp="806" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="814"><net_src comp="806" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="815"><net_src comp="806" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="819"><net_src comp="201" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="824"><net_src comp="207" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="829"><net_src comp="821" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="830"><net_src comp="821" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="834"><net_src comp="210" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="839"><net_src comp="137" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="844"><net_src comp="232" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="849"><net_src comp="146" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="854"><net_src comp="736" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="859"><net_src comp="236" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="864"><net_src comp="239" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="869"><net_src comp="155" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="874"><net_src comp="250" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="878"><net_src comp="871" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="879"><net_src comp="871" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="883"><net_src comp="254" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="888"><net_src comp="259" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="893"><net_src comp="264" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="900"><net_src comp="743" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="905"><net_src comp="274" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="910"><net_src comp="277" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="915"><net_src comp="164" pin="3"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="920"><net_src comp="281" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="924"><net_src comp="917" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="925"><net_src comp="917" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="926"><net_src comp="917" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="930"><net_src comp="285" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="935"><net_src comp="290" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="940"><net_src comp="294" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="945"><net_src comp="299" pin="4"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="948"><net_src comp="942" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="952"><net_src comp="749" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="957"><net_src comp="309" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="962"><net_src comp="312" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="967"><net_src comp="335" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="972"><net_src comp="340" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="977"><net_src comp="344" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="982"><net_src comp="349" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="984"><net_src comp="979" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="985"><net_src comp="979" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="989"><net_src comp="755" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="994"><net_src comp="359" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="999"><net_src comp="362" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="1004"><net_src comp="366" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1009"><net_src comp="390" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="1014"><net_src comp="395" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1019"><net_src comp="399" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="1024"><net_src comp="404" pin="4"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="1027"><net_src comp="1021" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1031"><net_src comp="761" pin="2"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="1036"><net_src comp="414" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1037"><net_src comp="1033" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="1041"><net_src comp="417" pin="2"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1046"><net_src comp="441" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1051"><net_src comp="446" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="1056"><net_src comp="450" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1057"><net_src comp="1053" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1061"><net_src comp="455" pin="4"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="1064"><net_src comp="1058" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="1068"><net_src comp="767" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="1073"><net_src comp="465" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="1078"><net_src comp="468" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="1083"><net_src comp="492" pin="2"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="1088"><net_src comp="497" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="1093"><net_src comp="501" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1098"><net_src comp="506" pin="4"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1100"><net_src comp="1095" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1101"><net_src comp="1095" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="1105"><net_src comp="516" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1110"><net_src comp="540" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="1115"><net_src comp="545" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="669" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {13 }
	Port: acc_V | {3 }
	Port: out_p_V | {13 }
 - Input state : 
	Port: pwm : min_duty_V | {2 }
	Port: pwm : max_duty_V | {2 }
	Port: pwm : period_V | {2 }
	Port: pwm : m_V | {1 2 3 4 5 6 7 }
	Port: pwm : acc_V | {2 }
	Port: pwm : out_p_V | {13 }
  - Chain level:
	State 1
		m_V_load : 1
	State 2
		r_V : 1
		m_V_load_1 : 1
		tmp_2 : 1
		tmp_10 : 1
	State 3
		p_Val2_s : 1
		m_V_load_2 : 1
		tmp_18_s : 1
		StgValue_36 : 2
	State 4
		p_Val2_1 : 1
		m_V_load_3 : 1
	State 5
		tmp_37 : 1
		p_Val2_2 : 1
		m_V_load_4 : 1
	State 6
		tmp_6_cast : 1
		r_V_1 : 2
		tmp_5 : 3
		tmp_39 : 1
		p_Val2_s_4 : 1
		m_V_load_5 : 1
	State 7
		tmp_16 : 1
		tmp_41 : 1
		p_Val2_4 : 1
	State 8
		tmp_15 : 1
		tmp_20 : 1
		tmp_43 : 1
		p_Val2_5 : 1
		tmp_s : 2
	State 9
		tmp_19 : 1
		tmp_24 : 1
		tmp_45 : 1
		tmp_12_1 : 2
	State 10
		tmp_23 : 1
		tmp_28 : 1
		tmp_47 : 1
		tmp_12_2 : 2
	State 11
		tmp_27 : 1
		tmp_32 : 1
		tmp_12_3 : 2
	State 12
		tmp_31 : 1
		tmp_12_4 : 2
	State 13
		tmp_35 : 1
		tmp_48 : 1
		tmp_15_s : 2
		tmp_1 : 2
		p_Repl2_0_trunc : 2
		tmp_49 : 1
		tmp_15_1 : 2
		tmp_3 : 2
		p_Repl2_1_trunc : 2
		tmp_50 : 1
		tmp_15_2 : 2
		tmp_4 : 2
		p_Repl2_2_trunc : 2
		tmp_51 : 1
		tmp_15_3 : 2
		tmp_7 : 2
		p_Repl2_3_trunc : 2
		tmp_52 : 1
		tmp_15_4 : 2
		tmp_8 : 2
		p_Repl2_4_trunc : 2
		tmp_12_5 : 2
		tmp_53 : 1
		tmp_15_5 : 3
		tmp_11 : 3
		p_Repl2_5_trunc : 3
		p_Result_4_5 : 3
		StgValue_166 : 4
		StgValue_167 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_12_fu_214        |    0    |    0    |    23   |
|          |         r_V_1_fu_254        |    0    |    0    |    40   |
|          |        tmp_13_fu_285        |    0    |    0    |    23   |
|          |        r_V_1_1_fu_290       |    0    |    0    |    40   |
|          |        tmp_17_fu_335        |    0    |    0    |    23   |
|          |        r_V_1_2_fu_340       |    0    |    0    |    40   |
|    add   |        tmp_21_fu_390        |    0    |    0    |    23   |
|          |        r_V_1_3_fu_395       |    0    |    0    |    40   |
|          |        tmp_25_fu_441        |    0    |    0    |    23   |
|          |        r_V_1_4_fu_446       |    0    |    0    |    40   |
|          |        tmp_29_fu_492        |    0    |    0    |    23   |
|          |        r_V_1_5_fu_497       |    0    |    0    |    40   |
|          |        tmp_33_fu_540        |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_18_s_fu_219       |    0    |    0    |    16   |
|          |        tmp_14_fu_323        |    0    |    0    |    16   |
|          |        tmp_15_fu_328        |    0    |    0    |    16   |
|          |        tmp_18_fu_378        |    0    |    0    |    16   |
|          |        tmp_19_fu_383        |    0    |    0    |    16   |
|          |        tmp_22_fu_429        |    0    |    0    |    16   |
|  select  |        tmp_23_fu_434        |    0    |    0    |    16   |
|          |        tmp_26_fu_480        |    0    |    0    |    16   |
|          |        tmp_27_fu_485        |    0    |    0    |    16   |
|          |        tmp_30_fu_528        |    0    |    0    |    16   |
|          |        tmp_31_fu_533        |    0    |    0    |    16   |
|          |        tmp_34_fu_557        |    0    |    0    |    16   |
|          |        tmp_35_fu_562        |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_2_fu_195        |    0    |    0    |    13   |
|          |        tmp_10_fu_201        |    0    |    0    |    13   |
|          |         tmp_9_fu_259        |    0    |    0    |    13   |
|          |          tmp_fu_281         |    0    |    0    |    13   |
|          |        tmp_9_1_fu_294       |    0    |    0    |    13   |
|          |        tmp_9_2_fu_344       |    0    |    0    |    13   |
|          |         tmp_s_fu_366        |    0    |    0    |    13   |
|   icmp   |        tmp_9_3_fu_399       |    0    |    0    |    13   |
|          |       tmp_12_1_fu_417       |    0    |    0    |    13   |
|          |        tmp_9_4_fu_450       |    0    |    0    |    13   |
|          |       tmp_12_2_fu_468       |    0    |    0    |    13   |
|          |        tmp_9_5_fu_501       |    0    |    0    |    13   |
|          |       tmp_12_3_fu_516       |    0    |    0    |    13   |
|          |       tmp_12_4_fu_545       |    0    |    0    |    13   |
|          |       tmp_12_5_fu_684       |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|          |       tmp_15_s_fu_577       |    0    |    0    |    8    |
|          |    p_Repl2_0_trunc_fu_587   |    0    |    0    |    8    |
|          |       tmp_15_1_fu_600       |    0    |    0    |    8    |
|          |    p_Repl2_1_trunc_fu_610   |    0    |    0    |    8    |
|          |       tmp_15_2_fu_623       |    0    |    0    |    8    |
|    and   |    p_Repl2_2_trunc_fu_633   |    0    |    0    |    8    |
|          |       tmp_15_3_fu_646       |    0    |    0    |    8    |
|          |    p_Repl2_3_trunc_fu_656   |    0    |    0    |    8    |
|          |       tmp_15_4_fu_669       |    0    |    0    |    8    |
|          |    p_Repl2_4_trunc_fu_679   |    0    |    0    |    8    |
|          |       tmp_15_5_fu_697       |    0    |    0    |    8    |
|          |    p_Repl2_5_trunc_fu_708   |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_1_fu_582        |    0    |    0    |    8    |
|          |         tmp_3_fu_605        |    0    |    0    |    8    |
|    or    |         tmp_4_fu_628        |    0    |    0    |    8    |
|          |         tmp_7_fu_651        |    0    |    0    |    8    |
|          |         tmp_8_fu_674        |    0    |    0    |    8    |
|          |        tmp_11_fu_703        |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|    sub   |          r_V_fu_185         |    0    |    0    |    23   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_736         |    1    |    0    |    0    |
|          |          grp_fu_743         |    1    |    0    |    0    |
|    mul   |          grp_fu_749         |    1    |    0    |    0    |
|          |          grp_fu_755         |    1    |    0    |    0    |
|          |          grp_fu_761         |    1    |    0    |    0    |
|          |          grp_fu_767         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |   period_V_read_read_fu_90  |    0    |    0    |    0    |
|   read   |  max_duty_V_read_read_fu_96 |    0    |    0    |    0    |
|          | min_duty_V_read_read_fu_102 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |  StgValue_167_write_fu_108  |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         lhs_V_fu_177        |    0    |    0    |    0    |
|   zext   |         rhs_V_fu_181        |    0    |    0    |    0    |
|          |      tmp_6_cast_fu_250      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         OP1_V_fu_207        |    0    |    0    |    0    |
|          |         OP2_V_fu_210        |    0    |    0    |    0    |
|          |        OP2_V_1_fu_232       |    0    |    0    |    0    |
|   sext   |        OP2_V_2_fu_239       |    0    |    0    |    0    |
|          |        OP2_V_3_fu_277       |    0    |    0    |    0    |
|          |        OP2_V_4_fu_312       |    0    |    0    |    0    |
|          |        OP2_V_5_fu_362       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_37_fu_236        |    0    |    0    |    0    |
|          |        tmp_39_fu_274        |    0    |    0    |    0    |
|          |        tmp_41_fu_309        |    0    |    0    |    0    |
|   trunc  |        tmp_43_fu_359        |    0    |    0    |    0    |
|          |        tmp_45_fu_414        |    0    |    0    |    0    |
|          |        tmp_47_fu_465        |    0    |    0    |    0    |
|          |        tmp_48_fu_573        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_6_fu_243        |    0    |    0    |    0    |
|          |     p_Result_4_5_fu_713     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_5_fu_264        |    0    |    0    |    0    |
|          |        tmp_16_fu_299        |    0    |    0    |    0    |
|partselect|        tmp_20_fu_349        |    0    |    0    |    0    |
|          |        tmp_24_fu_404        |    0    |    0    |    0    |
|          |        tmp_28_fu_455        |    0    |    0    |    0    |
|          |        tmp_32_fu_506        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        tmp_36_fu_316        |    0    |    0    |    0    |
|          |        tmp_38_fu_371        |    0    |    0    |    0    |
|          |        tmp_40_fu_422        |    0    |    0    |    0    |
|          |        tmp_42_fu_473        |    0    |    0    |    0    |
|          |        tmp_44_fu_521        |    0    |    0    |    0    |
| bitselect|        tmp_46_fu_550        |    0    |    0    |    0    |
|          |        tmp_49_fu_592        |    0    |    0    |    0    |
|          |        tmp_50_fu_615        |    0    |    0    |    0    |
|          |        tmp_51_fu_638        |    0    |    0    |    0    |
|          |        tmp_52_fu_661        |    0    |    0    |    0    |
|          |        tmp_53_fu_689        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |    0    |   971   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     OP1_V_reg_821     |   33   |
|    OP2_V_1_reg_841    |   33   |
|    OP2_V_2_reg_861    |   33   |
|    OP2_V_3_reg_907    |   33   |
|    OP2_V_4_reg_959    |   33   |
|    OP2_V_5_reg_996    |   33   |
|     OP2_V_reg_831     |   33   |
|   acc_V_load_reg_794  |   16   |
|   m_V_addr_1_reg_789  |    3   |
|   m_V_addr_2_reg_836  |    3   |
|   m_V_addr_3_reg_846  |    3   |
|   m_V_addr_4_reg_866  |    3   |
|   m_V_addr_5_reg_912  |    3   |
|    m_V_addr_reg_773   |    3   |
|min_duty_V_read_reg_778|   16   |
|    p_Val2_1_reg_897   |   33   |
|    p_Val2_2_reg_949   |   33   |
|   p_Val2_4_reg_1028   |   33   |
|   p_Val2_5_reg_1065   |   33   |
|   p_Val2_s_4_reg_986  |   33   |
|    p_Val2_s_reg_851   |   33   |
|    r_V_1_1_reg_932    |   33   |
|    r_V_1_2_reg_969    |   33   |
|    r_V_1_3_reg_1011   |   33   |
|    r_V_1_4_reg_1048   |   33   |
|    r_V_1_5_reg_1085   |   33   |
|     r_V_1_reg_880     |   33   |
|      r_V_reg_784      |   17   |
|        reg_173        |   16   |
|     tmp_10_reg_816    |    1   |
|   tmp_12_1_reg_1038   |    1   |
|   tmp_12_2_reg_1075   |    1   |
|   tmp_12_3_reg_1102   |    1   |
|   tmp_12_4_reg_1112   |    1   |
|     tmp_13_reg_927    |   16   |
|     tmp_16_reg_942    |   16   |
|     tmp_17_reg_964    |   16   |
|     tmp_20_reg_979    |   16   |
|    tmp_21_reg_1006    |   16   |
|    tmp_24_reg_1021    |   16   |
|    tmp_25_reg_1043    |   16   |
|    tmp_28_reg_1058    |   16   |
|    tmp_29_reg_1080    |   16   |
|     tmp_2_reg_806     |    1   |
|    tmp_32_reg_1095    |   16   |
|    tmp_33_reg_1107    |   16   |
|     tmp_37_reg_856    |   15   |
|     tmp_39_reg_902    |   15   |
|     tmp_41_reg_954    |   15   |
|     tmp_43_reg_991    |   15   |
|    tmp_45_reg_1033    |   15   |
|    tmp_47_reg_1070    |   15   |
|     tmp_5_reg_890     |   16   |
|   tmp_6_cast_reg_871  |   33   |
|    tmp_9_1_reg_937    |    1   |
|    tmp_9_2_reg_974    |    1   |
|    tmp_9_3_reg_1016   |    1   |
|    tmp_9_4_reg_1053   |    1   |
|    tmp_9_5_reg_1090   |    1   |
|     tmp_9_reg_885     |    1   |
|      tmp_reg_917      |    1   |
|     tmp_s_reg_1001    |    1   |
+-----------------------+--------+
|         Total         |  1039  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p0  |  12  |   3  |   36   ||    53   |
|     grp_fu_736    |  p0  |   2  |  17  |   34   ||    9    |
|     grp_fu_736    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_743    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_749    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_755    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_761    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_767    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   262  || 14.4832 ||   116   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   971  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   116  |
|  Register |    -   |    -   |  1039  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   14   |  1039  |  1087  |
+-----------+--------+--------+--------+--------+
