Warning: Design 'pulpino_top_pads' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : pulpino_top_pads
Version: O-2018.06-SP1
Date   : Mon Jul 10 22:53:22 2023
****************************************

Library(s) Used:

    tcbn65lpbwp7ttc (File: /home/ICer/Asic_pulpino/DB/tcbn65lpbwp7ttc.db)
    tphn65lpnv2od3_sltc1 (File: /home/ICer/Asic_pulpino/DB/tphn65lpnv2od3_sltc1.db)
    ts1n65lpll1024x8m4 (File: /home/ICer/Asic_pulpino/DB/ts1n65lpll1024x8m4.db)

Number of ports:                        56844
Number of nets:                        114454
Number of cells:                        58722
Number of combinational cells:          47060
Number of sequential cells:             11152
Number of macros/black boxes:              68
Number of buf/inv:                      10171
Number of references:                       6

Combinational area:              88604.038617
Buf/Inv area:                     9195.479798
Noncombinational area:          245760.319721
Macro/Black Box area:           937288.875000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:               1271653.233338
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area                 Local cell area
                                  ---------------------  ------------------------------------ 
Hierarchical cell                 Absolute      Percent  Combi-      Noncombi-    Black-
                                  Total         Total    national    national     boxes        Design
--------------------------------  ------------  -------  ----------  -----------  -----------  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
pulpino_top_pads                  1271653.2333    100.0      1.6800  156750.0000   16500.0000  pulpino_top_pads
top_p                             1098401.5533     86.4     16.8000       0.0000       0.0000  pulpino_top
top_p/axi_interconnect_i            14803.5999      1.2      0.8400       0.0000       0.0000  axi_node_intf_wrap_NB_MASTER3_NB_SLAVE3_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_I_slave_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1I_master_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1
top_p/axi_interconnect_i/axi_node_i   14802.7599     1.2   138.8800       0.0000       0.0000  axi_node_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_MASTER_PORT3_N_SLAVE_PORT3_AXI_ID_IN2_N_REGION1
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK    1866.7600     0.1     0.0000      0.0000      0.0000 axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2_0
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/AR_ALLOCATOR     540.1200     0.0     1.6800      0.0000      0.0000 axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_0
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE     538.4400     0.0     0.8400      0.0000      0.0000 axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3_0
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_0
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_17
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_16
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ      21.8400     0.0     3.9200     17.9200      0.0000 axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_0
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/AW_ALLOCATOR     549.3600     0.0    10.9200      0.0000      0.0000 axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_0
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE     538.4400     0.0     0.8400      0.0000      0.0000 axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3_5
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_15
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_14
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_13
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ      21.8400     0.0     3.9200     17.9200      0.0000 axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_11
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/BR_DECODER      10.9200     0.0    10.9200      0.0000      0.0000 axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_0
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/BW_DECODER      10.9200     0.0    10.9200      0.0000      0.0000 axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_0
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC     755.4400     0.1    26.6000      6.7200      0.0000 axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_0
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO     589.9600     0.0   194.6000    389.7600      0.0000 generic_fifo_DATA_WIDTH5_DATA_DEPTH8_0
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_6
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_0__REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX     132.1600     0.0   132.1600      0.0000      0.0000 axi_multiplexer_DATA_WIDTH38_N_IN3_0
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK    1870.6800     0.1     0.0000      0.0000      0.0000 axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2_2
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/AR_ALLOCATOR     540.1200     0.0     1.6800      0.0000      0.0000 axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_2
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE     538.4400     0.0     0.8400      0.0000      0.0000 axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3_4
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_12
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_11
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_10
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ      21.8400     0.0     3.9200     17.9200      0.0000 axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_10
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/AW_ALLOCATOR     549.3600     0.0    10.9200      0.0000      0.0000 axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_2
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE     538.4400     0.0     0.8400      0.0000      0.0000 axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3_3
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_9
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_8
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_7
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ      21.8400     0.0     3.9200     17.9200      0.0000 axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_9
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/BR_DECODER      10.9200     0.0    10.9200      0.0000      0.0000 axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_2
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/BW_DECODER      10.9200     0.0    10.9200      0.0000      0.0000 axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_2
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC     759.3600     0.1    26.6000      6.7200      0.0000 axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_2
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO     591.6400     0.0   196.2800    389.7600      0.0000 generic_fifo_DATA_WIDTH5_DATA_DEPTH8_2
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_5
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_1__REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX     134.4000     0.0   134.4000      0.0000      0.0000 axi_multiplexer_DATA_WIDTH38_N_IN3_2
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK    1868.7200     0.1     0.0000      0.0000      0.0000 axi_request_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DW_DEPTH8_AXI_ID_IN2_1
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/AR_ALLOCATOR     540.1200     0.0     1.6800      0.0000      0.0000 axi_AR_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_1
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE     538.4400     0.0     0.8400      0.0000      0.0000 axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3_2
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_6
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_5
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_4
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/AR_ALLOCATOR/AW_ARB_TREE/RR_REQ      21.8400     0.0     3.9200     17.9200      0.0000 axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_8
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/AW_ALLOCATOR     549.3600     0.0    10.9200      0.0000      0.0000 axi_AW_allocator_AXI_ADDRESS_W32_AXI_USER_W1_N_TARG_PORT3_AXI_ID_IN2_1
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE     538.4400     0.0     0.8400      0.0000      0.0000 axi_ArbitrationTree_AUX_WIDTH64_ID_WIDTH5_N_MASTER3_1
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_3
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_2
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ     171.9200     0.0   171.9200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH64_ID_WIDTH5_1
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/AW_ALLOCATOR/AW_ARB_TREE/RR_REQ      21.8400     0.0     3.9200     17.9200      0.0000 axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_7
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/BR_DECODER      10.9200     0.0    10.9200      0.0000      0.0000 axi_address_decoder_BR_N_TARG_PORT3_AXI_ID_IN2_1
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/BW_DECODER      10.9200     0.0    10.9200      0.0000      0.0000 axi_address_decoder_BW_N_TARG_PORT3_AXI_ID_IN2_1
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC     757.4000     0.1    26.6000      6.7200      0.0000 axi_DW_allocator_AXI_USER_W1_N_TARG_PORT3_FIFO_DEPTH8_AXI_DATA_W32_1
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO     591.9200     0.0   196.5600    389.7600      0.0000 generic_fifo_DATA_WIDTH5_DATA_DEPTH8_1
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_4
top_p/axi_interconnect_i/axi_node_i/u_REQ_BLOCK_GEN_2__REQ_BLOCK/DW_ALLOC/WRITE_DATA_MUX     132.1600     0.0   132.1600      0.0000      0.0000 axi_multiplexer_DATA_WIDTH38_N_IN3_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK    3022.0400     0.2     0.0000      0.0000      0.0000 axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/AR_ADDR_DEC     668.3600     0.1   661.6400      6.7200      0.0000 axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/AW_ADDR_DEC     694.1200     0.1   680.6800     13.4400      0.0000 axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC     870.2400     0.1   244.1600    232.9600      0.0000 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE     327.0400     0.0     0.8400      0.0000      0.0000 axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE/BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ     101.3600     0.0   101.3600      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ     101.3600     0.0   101.3600      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_8
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ     101.6400     0.0   101.6400      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_7
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE/RR_REQ      21.8400     0.0     3.9200     17.9200      0.0000 axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_5
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/add_158      37.2400     0.0    37.2400      0.0000      0.0000 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_0_DW01_inc_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BR_ALLOC/add_303      28.8400     0.0    28.8400      0.0000      0.0000 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_0_DW01_inc_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BW_ALLOC     350.2800     0.0   113.1200    100.8000      0.0000 axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE      99.1200     0.0     0.8400      0.0000      0.0000 axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE/BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ      25.4800     0.0    25.4800      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ      25.4800     0.0    25.4800      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_8
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ      25.4800     0.0    25.4800      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_7
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE/RR_REQ      21.8400     0.0     3.9200     17.9200      0.0000 axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_6
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/BW_ALLOC/add_151      37.2400     0.0    37.2400      0.0000      0.0000 axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_0_DW01_inc_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/DW_ADDR_DEC     439.0400     0.0    15.4000      0.0000      0.0000 axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO     423.6400     0.0   162.6800    255.3600      0.0000 generic_fifo_DATA_WIDTH3_DATA_DEPTH8_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_0__RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_3
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK    3017.5600     0.2     0.0000      0.0000      0.0000 axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1_2
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/AR_ADDR_DEC     668.3600     0.1   661.6400      6.7200      0.0000 axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_2
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/AW_ADDR_DEC     694.1200     0.1   680.6800     13.4400      0.0000 axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_2
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC     865.7600     0.1   240.8000    232.9600      0.0000 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE     325.9200     0.0     0.8400      0.0000      0.0000 axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_2
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE/BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ     101.3600     0.0   101.3600      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_6
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ     100.2400     0.0   100.2400      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_5
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ     101.6400     0.0   101.6400      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_4
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE/RR_REQ      21.8400     0.0     3.9200     17.9200      0.0000 axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_3
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/add_158      37.2400     0.0    37.2400      0.0000      0.0000 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_DW01_inc_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BR_ALLOC/add_303      28.8400     0.0    28.8400      0.0000      0.0000 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_DW01_inc_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BW_ALLOC     350.2800     0.0   113.1200    100.8000      0.0000 axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE      99.1200     0.0     0.8400      0.0000      0.0000 axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3_2
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE/BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ      25.4800     0.0    25.4800      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_6
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ      25.4800     0.0    25.4800      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_5
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ      25.4800     0.0    25.4800      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_4
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE/RR_REQ      21.8400     0.0     3.9200     17.9200      0.0000 axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_4
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/BW_ALLOC/add_151      37.2400     0.0    37.2400      0.0000      0.0000 axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_2_DW01_inc_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/DW_ADDR_DEC     439.0400     0.0    15.4000      0.0000      0.0000 axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_2
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO     423.6400     0.0   162.6800    255.3600      0.0000 generic_fifo_DATA_WIDTH3_DATA_DEPTH8_2
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_1__RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_2
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK    3018.1200     0.2     0.0000      0.0000      0.0000 axi_response_block_AXI_ADDRESS_W32_AXI_DATA_W32_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_FIFO_DEPTH_DW8_AXI_ID_IN2_N_REGION1_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/AR_ADDR_DEC     668.3600     0.1   661.6400      6.7200      0.0000 axi_address_decoder_AR_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/AW_ADDR_DEC     694.1200     0.1   680.6800     13.4400      0.0000 axi_address_decoder_AW_ADDR_WIDTH32_N_INIT_PORT3_N_REGION1_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC     866.3200     0.1   240.8000    232.9600      0.0000 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE     326.4800     0.0     0.8400      0.0000      0.0000 axi_ArbitrationTree_AUX_WIDTH36_ID_WIDTH2_N_MASTER3_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE/BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ     101.6400     0.0   101.6400      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_3
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ     100.5200     0.0   100.5200      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_2
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ     101.6400     0.0   101.6400      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH36_ID_WIDTH2_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/ARB_TREE_BR_ARB_TREE/RR_REQ      21.8400     0.0     3.9200     17.9200      0.0000 axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/add_158      37.2400     0.0    37.2400      0.0000      0.0000 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_DW01_inc_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BR_ALLOC/add_303      28.8400     0.0    28.8400      0.0000      0.0000 axi_BR_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_DW01_inc_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BW_ALLOC     350.2800     0.0   113.1200    100.8000      0.0000 axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE      99.1200     0.0     0.8400      0.0000      0.0000 axi_ArbitrationTree_AUX_WIDTH3_ID_WIDTH2_N_MASTER3_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE/BINARY_TREE_STAGE_0__INCR_VERT_0__LAST_NODE_FAN_IN_REQ      25.4800     0.0    25.4800      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_3
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_0__LEAF_NODES_FAN_IN_REQ      25.4800     0.0    25.4800      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_2
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE/BINARY_TREE_STAGE_1__INCR_VERT_1__LEAF_NODES_FAN_IN_REQ      25.4800     0.0    25.4800      0.0000      0.0000 axi_FanInPrimitive_Req_AUX_WIDTH3_ID_WIDTH2_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BW_ALLOC/ARB_TREE_BW_ARB_TREE/RR_REQ      21.8400     0.0     3.9200     17.9200      0.0000 axi_RR_Flag_Req_MAX_COUNT3_WIDTH2_2
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/BW_ALLOC/add_151      37.2400     0.0    37.2400      0.0000      0.0000 axi_BW_allocator_AXI_USER_W1_N_INIT_PORT3_N_TARG_PORT3_AXI_DATA_W32_AXI_ID_IN2_1_DW01_inc_0
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/DW_ADDR_DEC     439.0400     0.0    15.4000      0.0000      0.0000 axi_address_decoder_DW_N_INIT_PORT3_FIFO_DEPTH8_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO     423.6400     0.0   162.6800    255.3600      0.0000 generic_fifo_DATA_WIDTH3_DATA_DEPTH8_1
top_p/axi_interconnect_i/axi_node_i/u_RESP_BLOCK_GEN_2__RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_1
top_p/clk_rst_gen_i                    70.8400      0.0     31.6400       0.0000       0.0000  clk_rst_gen
top_p/clk_rst_gen_i/i_rst_gen_soc      39.2000      0.0      5.6000      33.6000       0.0000  rstgen
top_p/core_region_i               1019559.4337     80.2    236.8800       7.0000       0.0000  core_region_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_MASTER_WIDTH2_AXI_ID_SLAVE_WIDTH4_AXI_USER_WIDTH1_USE_ZERO_RISCY0_RISCY_RV32F0_ZERO_RV32M1_ZERO_RV32E0_I_core_master_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1I_dbg_master_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1I_data_slave_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1I_instr_slave_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1I_debug_DEBUG_BUS__
top_p/core_region_i/CORE_RISCV_CORE   57518.7189     4.5   230.1600       6.7200       0.0000  riscv_core_N_EXT_PERF_COUNTERS0_FPU0_SHARED_FP0_SHARED_FP_DIVSQRT2
top_p/core_region_i/CORE_RISCV_CORE/core_clock_gate_i       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_27
top_p/core_region_i/CORE_RISCV_CORE/cs_registers_i    1899.2400     0.1  1176.0000    593.6000      0.0000 riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0
top_p/core_region_i/CORE_RISCV_CORE/cs_registers_i/add_775     129.6400     0.0   129.6400      0.0000      0.0000 riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0
top_p/core_region_i/CORE_RISCV_CORE/debug_unit_i    1024.5200     0.1   452.2000    572.3200      0.0000 riscv_debug_unit
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i   23513.2795     1.8   305.7600     61.0400      0.0000 riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/alu_i    7045.3599     0.6  3135.4400      0.0000      0.0000 riscv_alu_SHARED_INT_DIV0_FPU0
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/alu_i/add_168     229.8800     0.0   229.8800      0.0000      0.0000 riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/alu_i/add_182     208.6000     0.0   208.6000      0.0000      0.0000 riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/alu_i/alu_ff_i      79.5200     0.0    79.5200      0.0000      0.0000 alu_ff
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/alu_i/alu_popcnt_i     238.5600     0.0   238.5600      0.0000      0.0000 alu_popcnt
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/alu_i/int_div_div_i    2134.1600     0.2   624.9600    754.3200      0.0000 riscv_alu_div
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/alu_i/int_div_div_i/add_107     210.8400     0.0   210.8400      0.0000      0.0000 riscv_alu_div_DW01_add_0
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/alu_i/int_div_div_i/r76     150.3600     0.0   150.3600      0.0000      0.0000 riscv_alu_div_DW01_cmp6_0
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/alu_i/int_div_div_i/sub_100     155.9600     0.0   155.9600      0.0000      0.0000 riscv_alu_div_DW01_sub_1
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/alu_i/int_div_div_i/sub_107     237.7200     0.0   237.7200      0.0000      0.0000 riscv_alu_div_DW01_sub_0
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/alu_i/sll_881      77.2800     0.0    77.2800      0.0000      0.0000 riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/alu_i/sll_882     362.6000     0.0   362.6000      0.0000      0.0000 riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/alu_i/srl_283     579.3200     0.0   579.3200      0.0000      0.0000 riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i   16101.1196     1.3   500.0800     27.4400      0.0000 riscv_mult_SHARED_DSP_MULT0
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/add_0_root_add_0_root_add_114_2     224.2800     0.0   224.2800      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_15
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/add_0_root_add_0_root_add_230_2     210.8400     0.0   210.8400      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_12
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/add_0_root_add_0_root_add_269_4     210.8400     0.0   210.8400      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_4
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/add_0_root_add_0_root_add_283_2     210.8400     0.0   210.8400      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_0
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/add_1_root_add_0_root_add_114_2     217.0000     0.0   217.0000      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_16
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/add_1_root_add_0_root_add_230_2     210.8400     0.0   210.8400      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_14
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/add_1_root_add_0_root_add_269_4     210.8400     0.0   210.8400      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_5
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/add_1_root_add_0_root_add_283_2     210.8400     0.0   210.8400      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_1
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/add_2_root_add_269_4     130.2000     0.0   130.2000      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_7
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/add_3_root_add_269_4     123.4800     0.0   123.4800      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_6
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_113    2264.9199     0.2  2114.5599      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW02_mult_7
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_113/FS_1     150.3600     0.0   150.3600      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_17
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_230    3853.3599     0.3  3853.3599      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW02_mult_6
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_264     639.2400     0.1   564.4800      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW02_mult_2
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_264/FS_1      74.7600     0.0    74.7600      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_8
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_265     639.2400     0.1   564.4800      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW02_mult_3
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_265/FS_1      74.7600     0.0    74.7600      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_9
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_266     639.2400     0.1   564.4800      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW02_mult_4
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_266/FS_1      74.7600     0.0    74.7600      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_10
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_267     639.2400     0.1   564.4800      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW02_mult_5
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_267/FS_1      74.7600     0.0    74.7600      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_11
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_280    2247.8399     0.2  2114.5599      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW02_mult_0
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_280/FS_1     133.2800     0.0   133.2800      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_2
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_281    2247.8399     0.2  2114.5599      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW02_mult_1
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/mult_281/FS_1     133.2800     0.0   133.2800      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_add_3
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/sll_101      85.9600     0.0    85.9600      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW01_ash_0
top_p/core_region_i/CORE_RISCV_CORE/ex_stage_i/mult_i/sra_117     356.7200     0.0   356.7200      0.0000      0.0000 riscv_mult_SHARED_DSP_MULT0_DW_rash_0
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i   24169.3195     1.9  2897.7200   2780.9599      0.0000 riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/add_536     157.9200     0.0   157.9200      0.0000      0.0000 riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/add_537     138.8800     0.0   138.8800      0.0000      0.0000 riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/add_580     206.6400     0.0   206.6400      0.0000      0.0000 riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/add_581     206.6400     0.0   206.6400      0.0000      0.0000 riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/controller_i     375.2000     0.0   328.1600     47.0400      0.0000 riscv_controller_FPU0
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/decoder_i     788.7600     0.1   788.7600      0.0000      0.0000 riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_WOP_CPU6
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/hwloop_regs_i    2010.1200     0.2   238.2800   1576.9600      0.0000 riscv_hwloop_regs_N_REGS2
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/hwloop_regs_i/sub_103      97.4400     0.0    97.4400      0.0000      0.0000 riscv_hwloop_regs_N_REGS2_DW01_dec_1
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/hwloop_regs_i/sub_103_G2      97.4400     0.0    97.4400      0.0000      0.0000 riscv_hwloop_regs_N_REGS2_DW01_dec_0
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/int_controller_i      79.2400     0.0    14.2800     64.9600      0.0000 riscv_int_controller_PULP_SECURE0
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/r162     212.2400     0.0   212.2400      0.0000      0.0000 riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/registers_i   14135.7996     1.1  7469.5598   6666.2398      0.0000 riscv_register_file_ADDR_WIDTH6_FPU0
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/sll_468      82.6000     0.0    82.6000      0.0000      0.0000 riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0
top_p/core_region_i/CORE_RISCV_CORE/id_stage_i/sub_468      96.6000     0.0    96.6000      0.0000      0.0000 riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT2_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0
top_p/core_region_i/CORE_RISCV_CORE/if_stage_i    5400.3600     0.4   307.1600    650.7200      0.0000 riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0
top_p/core_region_i/CORE_RISCV_CORE/if_stage_i/compressed_decoder_i     308.0000     0.0   308.0000      0.0000      0.0000 riscv_compressed_decoder_FPU0
top_p/core_region_i/CORE_RISCV_CORE/if_stage_i/hwloop_controller_i     346.0800     0.0   120.9600      0.0000      0.0000 riscv_hwloop_controller_N_REGS2
top_p/core_region_i/CORE_RISCV_CORE/if_stage_i/hwloop_controller_i/eq_64     112.5600     0.0   112.5600      0.0000      0.0000 riscv_hwloop_controller_N_REGS2_DW01_cmp6_1
top_p/core_region_i/CORE_RISCV_CORE/if_stage_i/hwloop_controller_i/eq_64_G2     112.5600     0.0   112.5600      0.0000      0.0000 riscv_hwloop_controller_N_REGS2_DW01_cmp6_0
top_p/core_region_i/CORE_RISCV_CORE/if_stage_i/prefetch_32_prefetch_buffer_i    3788.4000     0.3   424.7600    248.6400      0.0000 riscv_prefetch_buffer
top_p/core_region_i/CORE_RISCV_CORE/if_stage_i/prefetch_32_prefetch_buffer_i/add_115     121.2400     0.0   121.2400      0.0000      0.0000 riscv_prefetch_buffer_DW01_add_0
top_p/core_region_i/CORE_RISCV_CORE/if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i    2993.7600     0.2  1109.6400   1762.8800      0.0000 riscv_fetch_fifo
top_p/core_region_i/CORE_RISCV_CORE/if_stage_i/prefetch_32_prefetch_buffer_i/fifo_i/add_182     121.2400     0.0   121.2400      0.0000      0.0000 riscv_fetch_fifo_DW01_inc_0
top_p/core_region_i/CORE_RISCV_CORE/load_store_unit_i    1269.5200     0.1   655.4800    358.4000      0.0000 riscv_load_store_unit
top_p/core_region_i/CORE_RISCV_CORE/load_store_unit_i/add_463_aco     210.8400     0.0   210.8400      0.0000      0.0000 riscv_load_store_unit_DW01_add_0
top_p/core_region_i/CORE_RISCV_CORE/load_store_unit_i/mult_add_463_aco      44.8000     0.0    44.8000      0.0000      0.0000 riscv_load_store_unit_DW02_mult_0
top_p/core_region_i/adv_dbg_if_i     7843.9199      0.6     55.7200       0.0000       0.0000  adv_dbg_if_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
top_p/core_region_i/adv_dbg_if_i/cluster_tap_i     509.8800     0.0   171.6400    334.0400      0.0000 adbg_tap_top
top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/u_clk_inv       0.8400     0.0     0.8400      0.0000      0.0000 cluster_clock_inverter
top_p/core_region_i/adv_dbg_if_i/cluster_tap_i/u_clk_mux       3.3600     0.0     3.3600      0.0000      0.0000 cluster_clock_mux2
top_p/core_region_i/adv_dbg_if_i/dbg_module_i    7278.3199     0.6    71.9600    618.2400      0.0000 adbg_top_NB_CORES1_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi    3868.4800     0.3   731.9200   1181.6000      0.0000 adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/add_383     140.5600     0.0   140.5600      0.0000      0.0000 adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_DW01_add_0
top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_biu_i    1319.0800     0.1   458.3600    860.7200      0.0000 adbg_axi_biu_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/axi_crc_i     334.6000     0.0   110.6000    224.0000      0.0000 adbg_crc32_0
top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/eq_558     112.5600     0.0   112.5600      0.0000      0.0000 adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_DW01_cmp6_0
top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_axi/sub_423      48.1600     0.0    48.1600      0.0000      0.0000 adbg_axi_module_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_DW01_dec_0
top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k    2719.6400     0.2   491.4000    649.6000      0.0000 adbg_or1k_module_NB_CORES1
top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/add_275     129.6400     0.0   129.6400      0.0000      0.0000 adbg_or1k_module_NB_CORES1_DW01_inc_1
top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/eq_416     112.5600     0.0   112.5600      0.0000      0.0000 adbg_or1k_module_NB_CORES1_DW01_cmp6_0
top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_biu_i     905.2400     0.1    94.0800    811.1600      0.0000 adbg_or1k_biu_NB_CORES1
top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_crc_i     334.6000     0.0   110.6000    224.0000      0.0000 adbg_crc32_1
top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/or1k_statusreg_i      48.4400     0.0     7.5600     40.8800      0.0000 adbg_or1k_status_reg_NB_CORES1
top_p/core_region_i/adv_dbg_if_i/dbg_module_i/i_dbg_cpu_or1k/sub_321      48.1600     0.0    48.1600      0.0000      0.0000 adbg_or1k_module_NB_CORES1_DW01_dec_0
top_p/core_region_i/axi_slice_core2axi    5005.0001     0.4     0.0000      0.0000      0.0000 axi_slice_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_SLICE_DEPTH2_I_axi_slave_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1I_axi_master_AXI_BUS_Master_AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i    5005.0001     0.4     0.0000      0.0000      0.0000 axi_slice_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_SLICE_DEPTH2
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/ar_buffer_i    1494.9200     0.1     0.0000      0.0000      0.0000 axi_ar_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/ar_buffer_i/buffer_i    1494.9200     0.1   530.6000    958.7200      0.0000 generic_fifo_DATA_WIDTH64_DATA_DEPTH2_1
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/ar_buffer_i/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_25
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/aw_buffer_i    1494.9200     0.1     0.0000      0.0000      0.0000 axi_aw_buffer_ID_WIDTH2_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/aw_buffer_i/buffer_i    1494.9200     0.1   530.6000    958.7200      0.0000 generic_fifo_DATA_WIDTH64_DATA_DEPTH2_0
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/aw_buffer_i/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_26
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/b_buffer_i     182.2800     0.0     0.0000      0.0000      0.0000 axi_b_buffer_ID_WIDTH2_USER_WIDTH1_BUFFER_DEPTH2
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/b_buffer_i/buffer_i     182.2800     0.0    77.0000     99.6800      0.0000 generic_fifo_DATA_WIDTH5_DATA_DEPTH2
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/b_buffer_i/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_22
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/r_buffer_i     916.4400     0.1     0.0000      0.0000      0.0000 axi_r_buffer_ID_WIDTH2_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/r_buffer_i/buffer_i     916.4400     0.1   330.6800    580.1600      0.0000 generic_fifo_DATA_WIDTH38_DATA_DEPTH2_2
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/r_buffer_i/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_23
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/w_buffer_i     916.4400     0.1     0.0000      0.0000      0.0000 axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_0
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/w_buffer_i/buffer_i     916.4400     0.1   330.6800    580.1600      0.0000 generic_fifo_DATA_WIDTH38_DATA_DEPTH2_0
top_p/core_region_i/axi_slice_core2axi/WITH_SLICE_axi_slice_i/w_buffer_i/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_24
top_p/core_region_i/core2axi_i        332.3600      0.0     57.1200       0.0000       0.0000  core2axi_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_I_master_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1
top_p/core_region_i/core2axi_i/core2axi_i     275.2400     0.0   255.0800     20.1600      0.0000 core2axi_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH2_AXI4_USER_WIDTH1
top_p/core_region_i/data_mem       461224.0775     36.3      2.2400       0.0000       0.0000  sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32_0
top_p/core_region_i/data_mem/macro_ram  461221.8375    36.3   685.7200     17.3600      0.0000 macro_sp_ram_0
top_p/core_region_i/data_mem/macro_ram/Bank1   57566.6647     4.5    17.3600      0.0000  57549.3047 Bank_0
top_p/core_region_i/data_mem/macro_ram/Bank2   57563.3047     4.5    14.0000      0.0000  57549.3047 Bank_15
top_p/core_region_i/data_mem/macro_ram/Bank3   57565.5447     4.5    16.2400      0.0000  57549.3047 Bank_14
top_p/core_region_i/data_mem/macro_ram/Bank4   57565.5447     4.5    16.2400      0.0000  57549.3047 Bank_13
top_p/core_region_i/data_mem/macro_ram/Bank5   57559.9447     4.5    10.6400      0.0000  57549.3047 Bank_12
top_p/core_region_i/data_mem/macro_ram/Bank6   57566.6647     4.5    17.3600      0.0000  57549.3047 Bank_11
top_p/core_region_i/data_mem/macro_ram/Bank7   57566.6647     4.5    17.3600      0.0000  57549.3047 Bank_10
top_p/core_region_i/data_mem/macro_ram/Bank8   57564.4247     4.5    15.1200      0.0000  57549.3047 Bank_9
top_p/core_region_i/data_mem_axi_if   11416.1599     0.9     1.6800       0.0000       0.0000  axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH15_I_slave_AXI_BUS_Slave_AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i   11414.4799     0.9    98.2800      6.7200      0.0000 axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH15
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL    1028.4400     0.1   295.4000    618.2400      0.0000 axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/r101      33.0400     0.0    33.0400      0.0000      0.0000 axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_DW01_inc_0
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/r99      81.7600     0.0    81.7600      0.0000      0.0000 axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_DW01_add_0
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP    2863.8400     0.2     0.0000      0.0000      0.0000 axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_1
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i    2863.8400     0.2   600.3200   2257.9200      0.0000 generic_fifo_DATA_WIDTH66_DATA_DEPTH4_1
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_15
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP    2863.8400     0.2     0.0000      0.0000      0.0000 axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_1
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i    2863.8400     0.2   600.3200   2257.9200      0.0000 generic_fifo_DATA_WIDTH66_DATA_DEPTH4_2
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_16
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP     418.3200     0.0     0.0000      0.0000      0.0000 axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4_1
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i     418.3200     0.0   137.2000    275.5200      0.0000 generic_fifo_DATA_WIDTH7_DATA_DEPTH4_1
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_12
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP    1786.6800     0.1     0.0000      0.0000      0.0000 axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_1
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i    1786.6800     0.1   396.7600   1384.3200      0.0000 generic_fifo_DATA_WIDTH40_DATA_DEPTH4_1
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_13
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP    1704.6400     0.1     0.0000      0.0000      0.0000 axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_1
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i    1704.6400     0.1   381.9200   1317.1200      0.0000 generic_fifo_DATA_WIDTH38_DATA_DEPTH4_1
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_14
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL     643.7200     0.1   197.4000    331.5200      0.0000 axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/r89      81.7600     0.0    81.7600      0.0000      0.0000 axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_DW01_add_0
top_p/core_region_i/data_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/r91      33.0400     0.0    33.0400      0.0000      0.0000 axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH15_DW01_inc_0
top_p/core_region_i/data_ram_mux_i     207.4800     0.0    194.0400      13.4400       0.0000  ram_mux_ADDR_WIDTH15_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
top_p/core_region_i/instr_mem      464103.3175     36.5     76.4400       6.7200       0.0000  instr_ram_wrap_RAM_SIZE32768_DATA_WIDTH32
top_p/core_region_i/instr_mem/boot_rom_wrap_i    2795.8000     0.2     0.8400      0.0000      0.0000 boot_rom_wrap_DATA_WIDTH32
top_p/core_region_i/instr_mem/boot_rom_wrap_i/boot_code_i    2794.9600     0.2  2705.3600     89.6000      0.0000 boot_code
top_p/core_region_i/instr_mem/sp_ram_wrap_i  461224.3575    36.3     2.2400      0.0000      0.0000 sp_ram_wrap_RAM_SIZE32768_DATA_WIDTH32_1
top_p/core_region_i/instr_mem/sp_ram_wrap_i/macro_ram  461222.1175    36.3   686.5600     16.8000      0.0000 macro_sp_ram_1
top_p/core_region_i/instr_mem/sp_ram_wrap_i/macro_ram/Bank1   57563.3047     4.5    14.0000      0.0000  57549.3047 Bank_8
top_p/core_region_i/instr_mem/sp_ram_wrap_i/macro_ram/Bank2   57565.5447     4.5    16.2400      0.0000  57549.3047 Bank_7
top_p/core_region_i/instr_mem/sp_ram_wrap_i/macro_ram/Bank3   57563.3047     4.5    14.0000      0.0000  57549.3047 Bank_6
top_p/core_region_i/instr_mem/sp_ram_wrap_i/macro_ram/Bank4   57565.5447     4.5    16.2400      0.0000  57549.3047 Bank_5
top_p/core_region_i/instr_mem/sp_ram_wrap_i/macro_ram/Bank5   57565.5447     4.5    16.2400      0.0000  57549.3047 Bank_4
top_p/core_region_i/instr_mem/sp_ram_wrap_i/macro_ram/Bank6   57565.5447     4.5    16.2400      0.0000  57549.3047 Bank_3
top_p/core_region_i/instr_mem/sp_ram_wrap_i/macro_ram/Bank7   57563.3047     4.5    14.0000      0.0000  57549.3047 Bank_2
top_p/core_region_i/instr_mem/sp_ram_wrap_i/macro_ram/Bank8   57566.6647     4.5    17.3600      0.0000  57549.3047 Bank_1
top_p/core_region_i/instr_mem_axi_if   11449.1999     0.9     1.6800      0.0000       0.0000  axi_mem_if_SP_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH4_AXI_USER_WIDTH1_MEM_ADDR_WIDTH16_I_slave_AXI_BUS_Slave_AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i   11447.5199     0.9   100.5200      6.7200      0.0000 axi_mem_if_SP_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_MEM_ADDR_WIDTH16
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL    1044.9600     0.1   298.7600    627.2000      0.0000 axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/r101      33.0400     0.0    33.0400      0.0000      0.0000 axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_DW01_inc_0
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/READ_CTRL/r99      85.9600     0.0    85.9600      0.0000      0.0000 axi_read_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_DW01_add_0
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP    2863.8400     0.2     0.0000      0.0000      0.0000 axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_0
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i    2863.8400     0.2   600.3200   2257.9200      0.0000 generic_fifo_DATA_WIDTH66_DATA_DEPTH4_3
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_20
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP    2864.9600     0.2     0.0000      0.0000      0.0000 axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_0
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i    2864.9600     0.2   601.4400   2257.9200      0.0000 generic_fifo_DATA_WIDTH66_DATA_DEPTH4_0
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_21
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP     418.3200     0.0     0.0000      0.0000      0.0000 axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH4_0
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i     418.3200     0.0   137.2000    275.5200      0.0000 generic_fifo_DATA_WIDTH7_DATA_DEPTH4_0
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_17
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP    1786.6800     0.1     0.0000      0.0000      0.0000 axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_0
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i    1786.6800     0.1   396.7600   1384.3200      0.0000 generic_fifo_DATA_WIDTH40_DATA_DEPTH4_0
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_18
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP    1703.5200     0.1     0.0000      0.0000      0.0000 axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH4_0
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i    1703.5200     0.1   380.8000   1317.1200      0.0000 generic_fifo_DATA_WIDTH38_DATA_DEPTH4_0
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_19
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL     658.0000     0.1   198.5200    340.4800      0.0000 axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/r89      85.9600     0.0    85.9600      0.0000      0.0000 axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_DW01_add_0
top_p/core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/WRITE_CTRL/r91      33.0400     0.0    33.0400      0.0000      0.0000 axi_write_only_ctrl_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_AXI_NUMBYTES4_MEM_ADDR_WIDTH16_DW01_inc_0
top_p/core_region_i/instr_ram_mux_i     215.3200     0.0   201.8800      13.4400       0.0000  ram_mux_ADDR_WIDTH16_OUT_WIDTH32_IN0_WIDTH32_IN1_WIDTH32
top_p/peripherals_i                 63950.8798      5.0    101.9200       0.0000       0.0000  peripherals_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_SLAVE_ID_WIDTH4_AXI_MASTER_ID_WIDTH2_I_axi_spi_master_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1I_debug_DEBUG_BUS__I_slave_AXI_BUS__AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1
top_p/peripherals_i/apb2per_debug_i     111.7200     0.0   105.0000       6.7200       0.0000  apb2per_PER_ADDR_WIDTH15_APB_ADDR_WIDTH32
top_p/peripherals_i/apb_event_unit_i    3891.1599     0.3   169.6800     13.4400       0.0000  apb_event_unit
top_p/peripherals_i/apb_event_unit_i/i_event_unit    1659.2800     0.1   512.4000   1146.8800      0.0000 generic_service_unit_APB_ADDR_WIDTH12_1
top_p/peripherals_i/apb_event_unit_i/i_interrupt_unit    1658.1600     0.1   511.2800   1146.8800      0.0000 generic_service_unit_APB_ADDR_WIDTH12_0
top_p/peripherals_i/apb_event_unit_i/i_sleep_unit     390.6000     0.0    85.9600    304.6400      0.0000 sleep_unit_APB_ADDR_WIDTH12
top_p/peripherals_i/apb_fll_if_i      297.9200      0.0    224.0000      73.9200       0.0000  apb_fll_if
top_p/peripherals_i/apb_gpio_i       5514.0400      0.4   1214.9200    4299.1200       0.0000  apb_gpio
top_p/peripherals_i/apb_i2c_i        1660.1200      0.1    137.2000     380.8000       0.0000  apb_i2c
top_p/peripherals_i/apb_i2c_i/byte_controller    1142.1200     0.1   126.0000    168.0000      0.0000 i2c_master_byte_ctrl
top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller     848.1200     0.1   257.3200    499.8000      0.0000 i2c_master_bit_ctrl
top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sub_222      48.1600     0.0    48.1600      0.0000      0.0000 i2c_master_bit_ctrl_DW01_dec_1
top_p/peripherals_i/apb_i2c_i/byte_controller/bit_controller/sub_249      42.8400     0.0    42.8400      0.0000      0.0000 i2c_master_bit_ctrl_DW01_dec_0
top_p/peripherals_i/apb_pulpino_i    3026.2400      0.2    503.1600    2523.0800       0.0000  apb_pulpino_00008000
top_p/peripherals_i/apb_spi_master_i   10022.0399     0.8   185.9200     94.0800       0.0000  apb_spi_master_BUFFER_DEPTH8
top_p/peripherals_i/apb_spi_master_i/u_axiregs    1811.0400     0.1   412.7200   1398.3200      0.0000 spi_master_apb_if_BUFFER_DEPTH8_APB_ADDR_WIDTH12
top_p/peripherals_i/apb_spi_master_i/u_rxfifo    2819.3200     0.2   522.2000   2297.1200      0.0000 spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH8_1
top_p/peripherals_i/apb_spi_master_i/u_spictrl    2292.3600     0.2   390.0400     42.0000      0.0000 spi_master_controller
top_p/peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen     236.8800     0.0    51.2400    156.8000      0.0000 spi_master_clkgen
top_p/peripherals_i/apb_spi_master_i/u_spictrl/u_clkgen/add_51      28.8400     0.0    28.8400      0.0000      0.0000 spi_master_clkgen_DW01_inc_0
top_p/peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg     801.6400     0.1   214.7600    477.1200      0.0000 spi_master_rx
top_p/peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/add_81      62.4400     0.0    62.4400      0.0000      0.0000 spi_master_rx_DW01_inc_0
top_p/peripherals_i/apb_spi_master_i/u_spictrl/u_rxreg/sub_57      47.3200     0.0    47.3200      0.0000      0.0000 spi_master_rx_DW01_dec_0
top_p/peripherals_i/apb_spi_master_i/u_spictrl/u_txreg     821.8000     0.1   241.6400    470.4000      0.0000 spi_master_tx
top_p/peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/add_87      62.4400     0.0    62.4400      0.0000      0.0000 spi_master_tx_DW01_inc_0
top_p/peripherals_i/apb_spi_master_i/u_spictrl/u_txreg/sub_62      47.3200     0.0    47.3200      0.0000      0.0000 spi_master_tx_DW01_dec_0
top_p/peripherals_i/apb_spi_master_i/u_txfifo    2819.3200     0.2   522.2000   2297.1200      0.0000 spi_master_fifo_DATA_WIDTH32_BUFFER_DEPTH8_0
top_p/peripherals_i/apb_timer_i      3844.1199      0.3     80.3600       0.0000       0.0000  apb_timer
top_p/peripherals_i/apb_timer_i/TIMER_GEN_0__timer_i    1881.8800     0.1   506.5200   1003.5200      0.0000 timer_0
top_p/peripherals_i/apb_timer_i/TIMER_GEN_0__timer_i/add_73     129.6400     0.0   129.6400      0.0000      0.0000 timer_0_DW01_inc_0
top_p/peripherals_i/apb_timer_i/TIMER_GEN_0__timer_i/eq_63     112.5600     0.0   112.5600      0.0000      0.0000 timer_0_DW01_cmp6_0
top_p/peripherals_i/apb_timer_i/TIMER_GEN_0__timer_i/r70     129.6400     0.0   129.6400      0.0000      0.0000 timer_0_DW01_inc_1
top_p/peripherals_i/apb_timer_i/TIMER_GEN_1__timer_i    1881.8800     0.1   506.5200   1003.5200      0.0000 timer_1
top_p/peripherals_i/apb_timer_i/TIMER_GEN_1__timer_i/add_73     129.6400     0.0   129.6400      0.0000      0.0000 timer_1_DW01_inc_0
top_p/peripherals_i/apb_timer_i/TIMER_GEN_1__timer_i/eq_63     112.5600     0.0   112.5600      0.0000      0.0000 timer_1_DW01_cmp6_0
top_p/peripherals_i/apb_timer_i/TIMER_GEN_1__timer_i/r70     129.6400     0.0   129.6400      0.0000      0.0000 timer_1_DW01_inc_1
top_p/peripherals_i/apb_uart_i      16143.1200      1.3    383.0400     861.2800       0.0000  apb_uart
top_p/peripherals_i/apb_uart_i/UART_BG16     274.1200     0.0    97.4400    114.2400      0.0000 uart_baudgen
top_p/peripherals_i/apb_uart_i/UART_BG16/add_54      62.4400     0.0    62.4400      0.0000      0.0000 uart_baudgen_DW01_inc_0
top_p/peripherals_i/apb_uart_i/UART_BG2      43.4000     0.0    12.0400     31.3600      0.0000 slib_clock_div_RATIO8
top_p/peripherals_i/apb_uart_i/UART_BIDET      10.3600     0.0     3.6400      6.7200      0.0000 slib_edge_detect_6
top_p/peripherals_i/apb_uart_i/UART_ED_CTS      10.3600     0.0     3.6400      6.7200      0.0000 slib_edge_detect_5
top_p/peripherals_i/apb_uart_i/UART_ED_DCD      10.3600     0.0     3.6400      6.7200      0.0000 slib_edge_detect_2
top_p/peripherals_i/apb_uart_i/UART_ED_DSR      10.3600     0.0     3.6400      6.7200      0.0000 slib_edge_detect_4
top_p/peripherals_i/apb_uart_i/UART_ED_RI      10.3600     0.0     3.6400      6.7200      0.0000 slib_edge_detect_3
top_p/peripherals_i/apb_uart_i/UART_FEDET      10.3600     0.0     3.6400      6.7200      0.0000 slib_edge_detect_7
top_p/peripherals_i/apb_uart_i/UART_IF_CTS      40.0400     0.0    17.6400     22.4000      0.0000 slib_input_filter_SIZE2_0
top_p/peripherals_i/apb_uart_i/UART_IF_DCD      40.0400     0.0    17.6400     22.4000      0.0000 slib_input_filter_SIZE2_2
top_p/peripherals_i/apb_uart_i/UART_IF_DSR      40.0400     0.0    17.6400     22.4000      0.0000 slib_input_filter_SIZE2_3
top_p/peripherals_i/apb_uart_i/UART_IF_RI      40.0400     0.0    17.6400     22.4000      0.0000 slib_input_filter_SIZE2_1
top_p/peripherals_i/apb_uart_i/UART_IIC      45.6400     0.0    18.4800     27.1600      0.0000 uart_interrupt
top_p/peripherals_i/apb_uart_i/UART_IIC_THRE_ED      10.3600     0.0     3.6400      6.7200      0.0000 slib_edge_detect_0
top_p/peripherals_i/apb_uart_i/UART_IS_CTS      14.2800     0.0     0.8400     13.4400      0.0000 slib_input_sync_4
top_p/peripherals_i/apb_uart_i/UART_IS_DCD      14.2800     0.0     0.8400     13.4400      0.0000 slib_input_sync_2
top_p/peripherals_i/apb_uart_i/UART_IS_DSR      14.2800     0.0     0.8400     13.4400      0.0000 slib_input_sync_3
top_p/peripherals_i/apb_uart_i/UART_IS_RI      14.2800     0.0     0.8400     13.4400      0.0000 slib_input_sync_1
top_p/peripherals_i/apb_uart_i/UART_IS_SIN      14.2800     0.0     0.8400     13.4400      0.0000 slib_input_sync_0
top_p/peripherals_i/apb_uart_i/UART_PEDET      10.3600     0.0     3.6400      6.7200      0.0000 slib_edge_detect_8
top_p/peripherals_i/apb_uart_i/UART_RCLK      10.3600     0.0     3.6400      6.7200      0.0000 slib_edge_detect_1
top_p/peripherals_i/apb_uart_i/UART_RX     505.9600     0.0   150.3600    122.6400      0.0000 uart_receiver
top_p/peripherals_i/apb_uart_i/UART_RX/RX_BRC      95.2000     0.0    61.6000     33.6000      0.0000 slib_counter_WIDTH4
top_p/peripherals_i/apb_uart_i/UART_RX/RX_IFSB      60.4800     0.0    31.3600     29.1200      0.0000 slib_input_filter_SIZE4
top_p/peripherals_i/apb_uart_i/UART_RX/RX_MVF      77.2800     0.0    36.9600     40.3200      0.0000 slib_mv_filter_WIDTH4_THRESHOLD10
top_p/peripherals_i/apb_uart_i/UART_RXFF    7754.8800     0.6  1182.7200   6522.8800      0.0000 slib_fifo_WIDTH11_SIZE_E6
top_p/peripherals_i/apb_uart_i/UART_RXFF/add_73      24.6400     0.0    24.6400      0.0000      0.0000 slib_fifo_WIDTH11_SIZE_E6_DW01_inc_2
top_p/peripherals_i/apb_uart_i/UART_RXFF/add_77      24.6400     0.0    24.6400      0.0000      0.0000 slib_fifo_WIDTH11_SIZE_E6_DW01_inc_1
top_p/peripherals_i/apb_uart_i/UART_TX     173.3200     0.0   115.0800     58.2400      0.0000 uart_transmitter
top_p/peripherals_i/apb_uart_i/UART_TXFF    5752.0400     0.5   920.3600   4782.4000      0.0000 slib_fifo_WIDTH8_SIZE_E6
top_p/peripherals_i/apb_uart_i/UART_TXFF/add_73      24.6400     0.0    24.6400      0.0000      0.0000 slib_fifo_WIDTH8_SIZE_E6_DW01_inc_2
top_p/peripherals_i/apb_uart_i/UART_TXFF/add_77      24.6400     0.0    24.6400      0.0000      0.0000 slib_fifo_WIDTH8_SIZE_E6_DW01_inc_1
top_p/peripherals_i/apb_uart_i/add_646      24.6400     0.0    24.6400      0.0000      0.0000 apb_uart_DW01_inc_0
top_p/peripherals_i/axi2apb_i        5598.0401      0.4      1.6800       0.0000       0.0000  axi2apb_wrap_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH4_APB_ADDR_WIDTH32_I_axi_slave_AXI_BUS_Slave_AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_4_AXI_USER_WIDTH_1I_apb_master_APB_BUS__
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i    5596.3601     0.4   102.4800    306.8800      0.0000 axi2apb32_AXI4_ADDRESS_WIDTH32_AXI4_RDATA_WIDTH32_AXI4_WDATA_WIDTH32_AXI4_ID_WIDTH4_AXI4_USER_WIDTH1_BUFF_DEPTH_SLAVE2_APB_ADDR_WIDTH32
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_ar_buffer    1541.6800     0.1     0.0000      0.0000      0.0000 axi_ar_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_ar_buffer/buffer_i    1541.6800     0.1   548.2400    987.8400      0.0000 generic_fifo_DATA_WIDTH66_DATA_DEPTH2_1
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_ar_buffer/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_10
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_aw_buffer    1540.2800     0.1     0.0000      0.0000      0.0000 axi_aw_buffer_ID_WIDTH4_ADDR_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_aw_buffer/buffer_i    1540.2800     0.1   546.8400    987.8400      0.0000 generic_fifo_DATA_WIDTH66_DATA_DEPTH2_0
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_aw_buffer/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_11
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_b_buffer     226.5200     0.0     0.0000      0.0000      0.0000 axi_b_buffer_ID_WIDTH4_USER_WIDTH1_BUFFER_DEPTH2
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_b_buffer/buffer_i     226.5200     0.0    92.1200    128.8000      0.0000 generic_fifo_DATA_WIDTH7_DATA_DEPTH2
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_b_buffer/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_7
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_r_buffer     962.0800     0.1     0.0000      0.0000      0.0000 axi_r_buffer_ID_WIDTH4_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_r_buffer/buffer_i     962.0800     0.1   347.2000    609.2800      0.0000 generic_fifo_DATA_WIDTH40_DATA_DEPTH2
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_r_buffer/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_8
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_w_buffer     916.4400     0.1     0.0000      0.0000      0.0000 axi_w_buffer_DATA_WIDTH32_USER_WIDTH1_BUFFER_DEPTH2_1
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_w_buffer/buffer_i     916.4400     0.1   330.6800    580.1600      0.0000 generic_fifo_DATA_WIDTH38_DATA_DEPTH2_1
top_p/peripherals_i/axi2apb_i/genblk1_axi2apb_i/Slave_w_buffer/buffer_i/cg_cell       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_9
top_p/peripherals_i/axi_spi_slave_i   10398.3600     0.8    61.3200       0.0000       0.0000  axi_spi_slave_wrap_AXI_ADDRESS_WIDTH32_AXI_DATA_WIDTH32_AXI_ID_WIDTH2_AXI_USER_WIDTH1_I_axi_master_AXI_BUS_Master_AXI_ADDR_WIDTH_32_AXI_DATA_WIDTH_32_AXI_ID_WIDTH_2_AXI_USER_WIDTH_1
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i   10337.0400     0.8    62.7200      0.0000      0.0000 axi_spi_slave_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug    1524.3200     0.1   354.7600    936.3200      0.0000 spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/add_142      62.4400     0.0    62.4400      0.0000      0.0000 spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_DW01_inc_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/add_154     123.4800     0.0   123.4800      0.0000      0.0000 spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_DW01_add_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_axiplug/r81      47.3200     0.0    47.3200      0.0000      0.0000 spi_slave_axi_plug_AXI_ADDR_WIDTH32_AXI_DATA_WIDTH32_AXI_USER_WIDTH1_AXI_ID_WIDTH2_DW01_dec_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx    3090.6400     0.2     0.0000      0.0000      0.0000 spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din    2843.1200     0.2    17.9200      0.0000      0.0000 dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/buffer    2707.6000     0.2   413.8400   2293.7600      0.0000 dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full      45.0800     0.0    24.9200      6.7200      0.0000 dc_full_detector_BUFFER_DEPTH8_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/full/full_synch      13.4400     0.0     0.0000     13.4400      0.0000 dc_synchronizer_1_0_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_din/write_tr      72.5200     0.0     5.3200     67.2000      0.0000 dc_token_ring_8_0000000c_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout     247.5200     0.0    67.4800      0.0000      0.0000 dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/empty_synch     107.5200     0.0     0.0000    107.5200      0.0000 dc_synchronizer_8_0000000c_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_rx/u_dout/read_tr      72.5200     0.0     5.3200     67.2000      0.0000 dc_token_ring_8_00000003_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx    3091.7600     0.2     0.0000      0.0000      0.0000 spi_slave_dc_fifo_DATA_WIDTH32_BUFFER_DEPTH8_1
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din    2844.2400     0.2    17.9200      0.0000      0.0000 dc_token_ring_fifo_din_DATA_WIDTH32_BUFFER_DEPTH8_1
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/buffer    2708.7200     0.2   414.9600   2293.7600      0.0000 dc_data_buffer_DATA_WIDTH32_BUFFER_DEPTH8_1
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full      45.0800     0.0    24.9200      6.7200      0.0000 dc_full_detector_BUFFER_DEPTH8_1
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/full/full_synch      13.4400     0.0     0.0000     13.4400      0.0000 dc_synchronizer_1_0_1
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_din/write_tr      72.5200     0.0     5.3200     67.2000      0.0000 dc_token_ring_8_0000000c_1
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout     247.5200     0.0    67.4800      0.0000      0.0000 dc_token_ring_fifo_dout_DATA_WIDTH32_BUFFER_DEPTH8_1
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/empty_synch     107.5200     0.0     0.0000    107.5200      0.0000 dc_synchronizer_8_0000000c_1
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_dcfifo_tx/u_dout/read_tr      72.5200     0.0     5.3200     67.2000      0.0000 dc_token_ring_8_00000003_1
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg     597.2400     0.0   149.5200    418.8800      0.0000 spi_slave_rx
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_rxreg/add_63      28.8400     0.0    28.8400      0.0000      0.0000 spi_slave_rx_DW01_inc_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm    1294.1600     0.1   232.4000    665.2800      0.0000 spi_slave_controller_DUMMY_CYCLES32
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_cmd_parser      53.4800     0.0    53.4800      0.0000      0.0000 spi_slave_cmd_parser
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_slave_sm/u_spiregs     343.0000     0.0    49.5600    293.4400      0.0000 spi_slave_regs_REG_SIZE8
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_syncro      84.2800     0.0    37.2400     47.0400      0.0000 spi_slave_syncro_AXI_ADDR_WIDTH32
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg     591.9200     0.0   128.2400    430.6400      0.0000 spi_slave_tx
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/add_69      28.8400     0.0    28.8400      0.0000      0.0000 spi_slave_tx_DW01_inc_0
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_inv_i       0.8400     0.0     0.8400      0.0000      0.0000 pulp_clock_inverter
top_p/peripherals_i/axi_spi_slave_i/axi_spi_slave_i/u_txreg/clk_mux_i       3.3600     0.0     3.3600      0.0000      0.0000 pulp_clock_mux2
top_p/peripherals_i/genblk1_0__core_clock_gate       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_0
top_p/peripherals_i/genblk1_1__core_clock_gate       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_35
top_p/peripherals_i/genblk1_2__core_clock_gate       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_34
top_p/peripherals_i/genblk1_3__core_clock_gate       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_33
top_p/peripherals_i/genblk1_4__core_clock_gate       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_32
top_p/peripherals_i/genblk1_5__core_clock_gate       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_31
top_p/peripherals_i/genblk1_6__core_clock_gate       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_30
top_p/peripherals_i/genblk1_7__core_clock_gate       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_29
top_p/peripherals_i/genblk1_8__core_clock_gate       5.6000     0.0     0.0000      5.6000      0.0000 cluster_clock_gating_28
top_p/peripherals_i/periph_bus_i     3291.6800      0.3      1.6800       0.0000       0.0000  periph_bus_wrap_APB_ADDR_WIDTH32_APB_DATA_WIDTH32_I_apb_slave_APB_BUS__I_uart_master_APB_BUS__I_gpio_master_APB_BUS__I_spi_master_APB_BUS__I_timer_master_APB_BUS__I_event_unit_master_APB_BUS__I_i2c_master_APB_BUS__I_fll_master_APB_BUS__I_soc_ctrl_master_APB_BUS__I_debug_master_APB_BUS__I_aegis_APB_BUS__
top_p/peripherals_i/periph_bus_i/apb_node_wrap_i    3290.0000     0.3     0.0000      0.0000      0.0000 apb_node_wrap_NB_MASTER10_APB_DATA_WIDTH32_APB_ADDR_WIDTH32_I_apb_slave_APB_BUS__APB_ADDR_WIDTH_32_APB_DATA_WIDTH_32I_apb_masters_APB_BUS__APB_ADDR_WIDTH_32_APB_DATA_WIDTH_32
top_p/peripherals_i/periph_bus_i/apb_node_wrap_i/apb_node_i    3290.0000     0.3  3290.0000      0.0000      0.0000 apb_node_NB_MASTER10_APB_DATA_WIDTH32_APB_ADDR_WIDTH32
--------------------------------  ------------  -------  ----------  -----------  -----------  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Total                                                    88604.0386  245760.3197  937288.8750

1
