// Seed: 1076982275
module module_0 (
    input tri0 id_0,
    input wand id_1
    , id_11,
    input tri1 id_2,
    output tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7,
    input wand id_8,
    input tri0 module_0
);
endmodule
module module_1 #(
    parameter id_1 = 32'd91
) (
    output wor id_0,
    input supply1 _id_1,
    output wor id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    input wor id_6
);
  wire id_8;
  assign id_8 = id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_0,
      id_6,
      id_0,
      id_6,
      id_5,
      id_3,
      id_6
  );
  assign modCall_1.id_6 = 0;
  logic [1 : id_1] id_9 = -1;
endmodule
