INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe Harris/Documents/Embedded Systems Cert/Logic Analysis_Design using Verilog/Redo Assignement/Debouncing/Debouncing.srcs/sources_1/new/debouncing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe Harris/Documents/Embedded Systems Cert/Logic Analysis_Design using Verilog/Redo Assignement/Debouncing/Debouncing.srcs/sim_1/new/debounce_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Joe Harris/Documents/Embedded Systems Cert/Logic Analysis_Design using Verilog/Redo Assignement/Debouncing/Debouncing.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
