Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 10 15:30:21 2020
| Host         : J1STUDY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_iic_hygro_tester_timing_summary_routed.rpt -pb fpga_iic_hygro_tester_timing_summary_routed.pb -rpx fpga_iic_hygro_tester_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_iic_hygro_tester
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.691        0.000                      0                 4946        0.051        0.000                      0                 4946        3.000        0.000                       0                  2034  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)                 Period(ns)      Frequency(MHz)
-----                  ------------                 ----------      --------------
VIRTUAL_clk100hz_ssd   {0.000 4999999.888}          9999999.776     0.000           
sys_clk_pin            {0.000 5.000}                10.000          100.000         
  s_clk_20mhz          {0.000 25.000}               50.000          20.000          
    clk100hz_ssd       {0.000 4999999.888}          9999999.776     0.000           
    genclk100khz       {0.000 5000.000}             10000.000       0.100           
    genclk400khz       {0.000 1250.000}             2500.000        0.400           
    genclk625khz       {0.000 800.000}              1600.000        0.625           
  s_clk_7_37mhz        {0.000 67.820}               135.640         7.372           
  s_clk_clkfbout       {0.000 25.000}               50.000          20.000          
wiz_20mhz_virt_in      {0.000 25.000}               50.000          20.000          
wiz_20mhz_virt_out     {0.000 25.000}               50.000          20.000          
wiz_7_373mhz_virt_in   {0.000 67.820}               135.640         7.372           
wiz_7_373mhz_virt_out  {0.000 67.820}               135.640         7.372           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints      WPWS(ns)      TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------      --------      --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                              3.000         0.000                       0                     1  
  s_clk_20mhz            7.691         0.000                      0                 4539         0.051         0.000                      0                 4539        24.500         0.000                       0                  1898  
    clk100hz_ssd   9999997.000         0.000                      0                    6         0.258         0.000                      0                    6   4999998.500         0.000                       0                     7  
    genclk400khz      2494.743         0.000                      0                  109         0.225         0.000                      0                  109      1249.500         0.000                       0                    60  
  s_clk_7_37mhz        130.838         0.000                      0                  124         0.247         0.000                      0                  124        67.320         0.000                       0                    66  
  s_clk_clkfbout                                                                                                                                                        48.751         0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                    WNS(ns)       TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints       WHS(ns)       THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                    -------       -------  ---------------------  -------------------       -------       -------  ---------------------  -------------------  
clk100hz_ssd           VIRTUAL_clk100hz_ssd    9999961.000         0.000                      0                    8         0.557         0.000                      0                    8  
clk100hz_ssd           s_clk_20mhz                  47.715         0.000                      0                    2         0.294         0.000                      0                    2  
genclk100khz           s_clk_20mhz                  47.362         0.000                      0                    2         0.287         0.000                      0                    2  
genclk400khz           s_clk_20mhz                  42.144         0.000                      0                   69         1.029         0.000                      0                   69  
genclk625khz           s_clk_20mhz                  48.036         0.000                      0                    2         0.263         0.000                      0                    2  
wiz_20mhz_virt_in      s_clk_20mhz                  19.800         0.000                      0                    9        15.396         0.000                      0                    9  
s_clk_20mhz            clk100hz_ssd            9950047.000         0.000                      0                   13         0.150         0.000                      0                   13  
s_clk_20mhz            genclk400khz                 42.313         0.000                      0                   62         0.238         0.000                      0                   62  
s_clk_20mhz            wiz_20mhz_virt_out           29.517         0.000                      0                   21         2.352         0.000                      0                   21  
s_clk_7_37mhz          wiz_7_373mhz_virt_out       106.194         0.000                      0                    1         1.612         0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  s_clk_20mhz        s_clk_20mhz             33.311        0.000                      0                    1        6.783        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack        7.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[65]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        41.805ns  (logic 17.025ns (40.724%)  route 24.780ns (59.276%))
  Logic Levels:           54  (CARRY4=32 LUT1=1 LUT2=2 LUT3=7 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.913ns = ( 55.913 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.624     6.243    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X29Y76         FDRE                                         r  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 f  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/Q
                         net (fo=131, routed)         1.337     8.036    u_hdc1080_readings_to_ascii/s_temperature_f[0]
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.148     8.184 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20/O
                         net (fo=3, routed)           0.518     8.702    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.486 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.486    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346/CO[3]
                         net (fo=1, routed)           0.000     9.600    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.913 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_184/O[3]
                         net (fo=44, routed)          1.431    11.344    u_hdc1080_readings_to_ascii/s_val_tempf_m25[12]
    SLICE_X35Y74         LUT3 (Prop_lut3_I0_O)        0.332    11.676 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_70/O
                         net (fo=92, routed)          1.899    13.574    u_hdc1080_readings_to_ascii/s_val_tempf_f12[12]
    SLICE_X54Y80         LUT6 (Prop_lut6_I1_O)        0.332    13.906 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_495/O
                         net (fo=1, routed)           0.000    13.906    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_495_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.439 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_324/CO[3]
                         net (fo=1, routed)           0.000    14.439    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_324_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.678 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_159/O[2]
                         net (fo=3, routed)           1.146    15.824    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_159_n_5
    SLICE_X58Y82         LUT3 (Prop_lut3_I0_O)        0.301    16.125 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_320/O
                         net (fo=2, routed)           1.119    17.244    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_320_n_0
    SLICE_X53Y81         LUT5 (Prop_lut5_I1_O)        0.152    17.396 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_146/O
                         net (fo=2, routed)           0.639    18.035    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_146_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.332    18.367 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_150/O
                         net (fo=1, routed)           0.000    18.367    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_150_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.765 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_76/CO[3]
                         net (fo=1, routed)           0.000    18.765    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_76_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.879 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.879    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_27_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.993 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.993    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_15_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.107 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.107    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_79_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.221 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.221    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_239_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.443 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_126/O[0]
                         net (fo=15, routed)          1.094    20.536    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_126_n_7
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.327    20.863 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_701/O
                         net (fo=2, routed)           0.646    21.510    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_701_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.219 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_518/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_518_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.441 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_393/O[0]
                         net (fo=2, routed)           0.967    23.408    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_393_n_7
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.327    23.735 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_233/O
                         net (fo=2, routed)           0.674    24.409    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_233_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    25.137 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.137    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_116_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.251    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_49_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.473 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_18/O[0]
                         net (fo=3, routed)           0.924    26.397    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_18_n_7
    SLICE_X52Y91         LUT5 (Prop_lut5_I4_O)        0.299    26.696 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_43/O
                         net (fo=1, routed)           0.000    26.696    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_43_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_16/CO[3]
                         net (fo=50, routed)          1.278    28.524    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_16_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I4_O)        0.124    28.648 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_67/O
                         net (fo=2, routed)           0.710    29.358    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_67_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.953 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.953    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_23_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.070 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_81/CO[3]
                         net (fo=1, routed)           0.000    30.070    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_81_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.289 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_32/O[0]
                         net (fo=2, routed)           0.607    30.896    u_hdc1080_readings_to_ascii/s_val_tempf_m23[9]
    SLICE_X59Y102        LUT5 (Prop_lut5_I0_O)        0.295    31.191 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_749/O
                         net (fo=1, routed)           0.000    31.191    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_749_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.723 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.723    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_619_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.057 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_621/O[1]
                         net (fo=1, routed)           0.685    32.742    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_621_n_6
    SLICE_X61Y103        LUT5 (Prop_lut5_I0_O)        0.303    33.045 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_452/O
                         net (fo=17, routed)          1.252    34.297    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_452_n_0
    SLICE_X53Y106        LUT3 (Prop_lut3_I1_O)        0.152    34.449 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_595/O
                         net (fo=4, routed)           0.854    35.303    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_595_n_0
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.326    35.629 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_828/O
                         net (fo=1, routed)           0.000    35.629    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_828_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.005 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_726/CO[3]
                         net (fo=1, routed)           0.000    36.005    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_726_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_569/CO[3]
                         net (fo=1, routed)           0.000    36.122    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_569_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.239    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_463_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.458 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_449/O[0]
                         net (fo=2, routed)           0.873    37.330    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_449_n_7
    SLICE_X55Y106        LUT3 (Prop_lut3_I1_O)        0.321    37.651 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_288/O
                         net (fo=2, routed)           0.469    38.120    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_288_n_0
    SLICE_X55Y106        LUT4 (Prop_lut4_I3_O)        0.326    38.446 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_292/O
                         net (fo=1, routed)           0.000    38.446    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_292_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.996 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_140/CO[3]
                         net (fo=1, routed)           0.000    38.996    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_140_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    39.219 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_137/O[0]
                         net (fo=2, routed)           0.621    39.840    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_137_n_7
    SLICE_X54Y100        LUT3 (Prop_lut3_I0_O)        0.291    40.131 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_61/O
                         net (fo=2, routed)           0.913    41.045    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_61_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I3_O)        0.328    41.373 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_65/O
                         net (fo=1, routed)           0.000    41.373    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_65_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    42.016 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_21/O[3]
                         net (fo=2, routed)           0.489    42.504    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_21_n_4
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.307    42.811 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_57/O
                         net (fo=1, routed)           0.000    42.811    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_57_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    43.038 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_20/O[1]
                         net (fo=1, routed)           0.499    43.537    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_20_n_6
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.303    43.840 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_8/O
                         net (fo=1, routed)           0.000    43.840    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_8_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.241 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.001    44.242    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.464 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_4/O[0]
                         net (fo=8, routed)           1.877    46.340    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_4_n_7
    SLICE_X10Y95         LUT6 (Prop_lut6_I1_O)        0.299    46.639 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[65]_i_2/O
                         net (fo=1, routed)           0.666    47.305    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[65]_i_2_n_0
    SLICE_X10Y93         LUT5 (Prop_lut5_I0_O)        0.148    47.453 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[65]_i_1/O
                         net (fo=1, routed)           0.595    48.048    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[65]_i_1_n_0
    SLICE_X11Y91         FDSE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.526    55.913    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X11Y91         FDSE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[65]/C
                         clock pessimism              0.311    56.224    
                         clock uncertainty           -0.210    56.014    
    SLICE_X11Y91         FDSE (Setup_fdse_C_D)       -0.275    55.739    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[65]
  -------------------------------------------------------------------
                         required time                         55.739    
                         arrival time                         -48.048    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.793ns  (required time - arrival time)
  Source:                 u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        42.008ns  (logic 16.757ns (39.890%)  route 25.251ns (60.110%))
  Logic Levels:           54  (CARRY4=31 LUT1=1 LUT2=2 LUT3=7 LUT4=3 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.624     6.243    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X29Y76         FDRE                                         r  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 f  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/Q
                         net (fo=131, routed)         1.337     8.036    u_hdc1080_readings_to_ascii/s_temperature_f[0]
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.148     8.184 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20/O
                         net (fo=3, routed)           0.518     8.702    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.486 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.486    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346/CO[3]
                         net (fo=1, routed)           0.000     9.600    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.913 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_184/O[3]
                         net (fo=44, routed)          1.431    11.344    u_hdc1080_readings_to_ascii/s_val_tempf_m25[12]
    SLICE_X35Y74         LUT3 (Prop_lut3_I0_O)        0.332    11.676 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_70/O
                         net (fo=92, routed)          1.899    13.574    u_hdc1080_readings_to_ascii/s_val_tempf_f12[12]
    SLICE_X54Y80         LUT6 (Prop_lut6_I1_O)        0.332    13.906 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_495/O
                         net (fo=1, routed)           0.000    13.906    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_495_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.439 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_324/CO[3]
                         net (fo=1, routed)           0.000    14.439    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_324_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.678 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_159/O[2]
                         net (fo=3, routed)           1.146    15.824    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_159_n_5
    SLICE_X58Y82         LUT3 (Prop_lut3_I0_O)        0.301    16.125 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_320/O
                         net (fo=2, routed)           1.119    17.244    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_320_n_0
    SLICE_X53Y81         LUT5 (Prop_lut5_I1_O)        0.152    17.396 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_146/O
                         net (fo=2, routed)           0.639    18.035    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_146_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.332    18.367 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_150/O
                         net (fo=1, routed)           0.000    18.367    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_150_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.765 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_76/CO[3]
                         net (fo=1, routed)           0.000    18.765    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_76_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.879 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.879    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_27_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.993 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.993    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_15_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.107 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.107    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_79_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.221 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.221    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_239_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.443 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_126/O[0]
                         net (fo=15, routed)          1.094    20.536    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_126_n_7
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.327    20.863 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_701/O
                         net (fo=2, routed)           0.646    21.510    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_701_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.219 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_518/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_518_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.441 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_393/O[0]
                         net (fo=2, routed)           0.967    23.408    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_393_n_7
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.327    23.735 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_233/O
                         net (fo=2, routed)           0.674    24.409    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_233_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    25.137 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.137    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_116_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.251    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_49_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.473 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_18/O[0]
                         net (fo=3, routed)           0.924    26.397    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_18_n_7
    SLICE_X52Y91         LUT5 (Prop_lut5_I4_O)        0.299    26.696 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_43/O
                         net (fo=1, routed)           0.000    26.696    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_43_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_16/CO[3]
                         net (fo=50, routed)          1.278    28.524    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_16_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I4_O)        0.124    28.648 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_67/O
                         net (fo=2, routed)           0.710    29.358    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_67_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.953 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.953    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_23_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.070 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_81/CO[3]
                         net (fo=1, routed)           0.000    30.070    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_81_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.289 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_32/O[0]
                         net (fo=2, routed)           0.607    30.896    u_hdc1080_readings_to_ascii/s_val_tempf_m23[9]
    SLICE_X59Y102        LUT5 (Prop_lut5_I0_O)        0.295    31.191 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_749/O
                         net (fo=1, routed)           0.000    31.191    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_749_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.723 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.723    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_619_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.057 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_621/O[1]
                         net (fo=1, routed)           0.685    32.742    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_621_n_6
    SLICE_X61Y103        LUT5 (Prop_lut5_I0_O)        0.303    33.045 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_452/O
                         net (fo=17, routed)          1.252    34.297    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_452_n_0
    SLICE_X53Y106        LUT3 (Prop_lut3_I1_O)        0.152    34.449 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_595/O
                         net (fo=4, routed)           0.854    35.303    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_595_n_0
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.326    35.629 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_828/O
                         net (fo=1, routed)           0.000    35.629    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_828_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.005 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_726/CO[3]
                         net (fo=1, routed)           0.000    36.005    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_726_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_569/CO[3]
                         net (fo=1, routed)           0.000    36.122    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_569_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.239    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_463_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.458 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_449/O[0]
                         net (fo=2, routed)           0.873    37.330    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_449_n_7
    SLICE_X55Y106        LUT3 (Prop_lut3_I1_O)        0.321    37.651 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_288/O
                         net (fo=2, routed)           0.469    38.120    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_288_n_0
    SLICE_X55Y106        LUT4 (Prop_lut4_I3_O)        0.326    38.446 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_292/O
                         net (fo=1, routed)           0.000    38.446    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_292_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.996 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_140/CO[3]
                         net (fo=1, routed)           0.000    38.996    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_140_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    39.219 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_137/O[0]
                         net (fo=2, routed)           0.621    39.840    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_137_n_7
    SLICE_X54Y100        LUT3 (Prop_lut3_I0_O)        0.291    40.131 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_61/O
                         net (fo=2, routed)           0.913    41.045    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_61_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I3_O)        0.328    41.373 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_65/O
                         net (fo=1, routed)           0.000    41.373    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_65_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    42.016 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_21/O[3]
                         net (fo=2, routed)           0.489    42.504    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_21_n_4
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.307    42.811 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_57/O
                         net (fo=1, routed)           0.000    42.811    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_57_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    43.038 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_20/O[1]
                         net (fo=1, routed)           0.499    43.537    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_20_n_6
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.303    43.840 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_8/O
                         net (fo=1, routed)           0.000    43.840    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_8_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    44.088 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_2/O[3]
                         net (fo=8, routed)           2.236    46.324    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_2_n_4
    SLICE_X10Y96         LUT5 (Prop_lut5_I4_O)        0.306    46.630 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[60]_i_4/O
                         net (fo=1, routed)           0.670    47.300    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[60]_i_4_n_0
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.124    47.424 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[60]_i_2/O
                         net (fo=1, routed)           0.702    48.126    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[60]_i_2_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.124    48.250 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[60]_i_1/O
                         net (fo=1, routed)           0.000    48.250    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[60]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.524    55.911    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X9Y94          FDRE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[60]/C
                         clock pessimism              0.311    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.031    56.043    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[60]
  -------------------------------------------------------------------
                         required time                         56.043    
                         arrival time                         -48.250    
  -------------------------------------------------------------------
                         slack                                  7.793    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        41.808ns  (logic 17.850ns (42.695%)  route 23.958ns (57.305%))
  Logic Levels:           56  (CARRY4=32 LUT1=1 LUT2=2 LUT3=7 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 55.914 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.624     6.243    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X29Y76         FDRE                                         r  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 f  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/Q
                         net (fo=131, routed)         1.337     8.036    u_hdc1080_readings_to_ascii/s_temperature_f[0]
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.148     8.184 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20/O
                         net (fo=3, routed)           0.518     8.702    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.486 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.486    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346/CO[3]
                         net (fo=1, routed)           0.000     9.600    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.839 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_184/O[2]
                         net (fo=51, routed)          1.558    11.397    u_hdc1080_readings_to_ascii/s_val_tempf_m25[11]
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.330    11.727 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_75/O
                         net (fo=87, routed)          1.942    13.669    u_hdc1080_readings_to_ascii/s_val_tempf_f12[11]
    SLICE_X61Y79         LUT6 (Prop_lut6_I3_O)        0.326    13.995 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_588/O
                         net (fo=1, routed)           0.000    13.995    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_588_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.545 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_408/CO[3]
                         net (fo=1, routed)           0.000    14.545    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_408_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.659 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_283/CO[3]
                         net (fo=1, routed)           0.000    14.659    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_283_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.993 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_137/O[1]
                         net (fo=3, routed)           0.807    15.800    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_137_n_6
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.303    16.103 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_279/O
                         net (fo=2, routed)           0.890    16.994    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_279_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I1_O)        0.156    17.150 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_123/O
                         net (fo=2, routed)           0.800    17.949    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_123_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.355    18.304 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_127/O
                         net (fo=1, routed)           0.000    18.304    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_127_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.684 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.684    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_61_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.801    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_26_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.918    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_15_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.035    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_84_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.254 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_300/O[0]
                         net (fo=14, routed)          1.267    20.521    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_300_n_7
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.323    20.844 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_720/O
                         net (fo=2, routed)           0.819    21.663    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_720_n_0
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.326    21.989 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_724/O
                         net (fo=1, routed)           0.000    21.989    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_724_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.539 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_615/CO[3]
                         net (fo=1, routed)           0.000    22.539    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_615_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.653 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_451/CO[3]
                         net (fo=1, routed)           0.000    22.653    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_451_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.892 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_341/O[2]
                         net (fo=2, routed)           0.863    23.754    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_341_n_5
    SLICE_X65Y89         LUT3 (Prop_lut3_I1_O)        0.330    24.084 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_200/O
                         net (fo=2, routed)           0.607    24.692    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_200_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.332    25.024 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_204/O
                         net (fo=1, routed)           0.000    25.024    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_204_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.557 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_94/CO[3]
                         net (fo=1, routed)           0.000    25.557    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_94_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.776 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_38/O[0]
                         net (fo=3, routed)           0.816    26.592    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_38_n_7
    SLICE_X64Y90         LUT5 (Prop_lut5_I1_O)        0.295    26.887 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_92/O
                         net (fo=1, routed)           0.000    26.887    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_92_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.437 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.437    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_35_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.708 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_16/CO[0]
                         net (fo=58, routed)          0.618    28.326    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_16_n_3
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.373    28.699 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_60/O
                         net (fo=1, routed)           0.666    29.365    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_60_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    30.002 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.002    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_22_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.119 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_135/CO[3]
                         net (fo=1, routed)           0.000    30.119    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_135_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.338 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_72/O[0]
                         net (fo=2, routed)           0.607    30.946    u_hdc1080_readings_to_ascii/s_val_tempf_m13[9]
    SLICE_X61Y92         LUT5 (Prop_lut5_I0_O)        0.295    31.241 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_673/O
                         net (fo=1, routed)           0.000    31.241    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_673_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.773 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.773    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_531_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.107 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_529/O[1]
                         net (fo=1, routed)           1.001    33.108    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_529_n_6
    SLICE_X58Y93         LUT5 (Prop_lut5_I0_O)        0.303    33.411 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_384/O
                         net (fo=17, routed)          1.281    34.692    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_384_n_0
    SLICE_X68Y94         LUT3 (Prop_lut3_I0_O)        0.154    34.846 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_229/O
                         net (fo=4, routed)           0.814    35.661    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_229_n_0
    SLICE_X67Y94         LUT4 (Prop_lut4_I3_O)        0.327    35.988 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_653/O
                         net (fo=1, routed)           0.000    35.988    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_653_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.389 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_480/CO[3]
                         net (fo=1, routed)           0.000    36.389    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_480_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.503 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.503    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_397_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    36.726 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_383/O[0]
                         net (fo=2, routed)           0.960    37.686    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_383_n_7
    SLICE_X66Y96         LUT3 (Prop_lut3_I2_O)        0.325    38.011 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_247/O
                         net (fo=2, routed)           0.490    38.501    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_247_n_0
    SLICE_X66Y96         LUT4 (Prop_lut4_I3_O)        0.328    38.829 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_251/O
                         net (fo=1, routed)           0.000    38.829    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_251_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.362 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_117/CO[3]
                         net (fo=1, routed)           0.000    39.362    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_117_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.581 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_114/O[0]
                         net (fo=2, routed)           0.739    40.320    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_114_n_7
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.321    40.641 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_46/O
                         net (fo=2, routed)           0.469    41.110    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_46_n_0
    SLICE_X69Y94         LUT4 (Prop_lut4_I3_O)        0.326    41.436 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_50/O
                         net (fo=1, routed)           0.000    41.436    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_50_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.076 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_20/O[3]
                         net (fo=2, routed)           0.581    42.657    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_20_n_4
    SLICE_X70Y95         LUT2 (Prop_lut2_I0_O)        0.306    42.963 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_42/O
                         net (fo=1, routed)           0.000    42.963    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_42_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    43.193 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_19/O[1]
                         net (fo=1, routed)           0.632    43.825    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_19_n_6
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.306    44.131 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_8/O
                         net (fo=1, routed)           0.000    44.131    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_8_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.532 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.532    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_2_n_0
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.754 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_5/O[0]
                         net (fo=6, routed)           2.141    46.895    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_5_n_7
    SLICE_X10Y94         LUT5 (Prop_lut5_I1_O)        0.299    47.194 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[58]_i_2/O
                         net (fo=1, routed)           0.733    47.927    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[58]_i_2_n_0
    SLICE_X10Y93         LUT6 (Prop_lut6_I0_O)        0.124    48.051 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[58]_i_1/O
                         net (fo=1, routed)           0.000    48.051    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[58]_i_1_n_0
    SLICE_X10Y93         FDRE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.527    55.914    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X10Y93         FDRE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[58]/C
                         clock pessimism              0.311    56.225    
                         clock uncertainty           -0.210    56.015    
    SLICE_X10Y93         FDRE (Setup_fdre_C_D)        0.081    56.096    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[58]
  -------------------------------------------------------------------
                         required time                         56.096    
                         arrival time                         -48.051    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.218ns  (required time - arrival time)
  Source:                 u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        41.581ns  (logic 17.850ns (42.928%)  route 23.731ns (57.072%))
  Logic Levels:           56  (CARRY4=32 LUT1=1 LUT2=2 LUT3=7 LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.624     6.243    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X29Y76         FDRE                                         r  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 f  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/Q
                         net (fo=131, routed)         1.337     8.036    u_hdc1080_readings_to_ascii/s_temperature_f[0]
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.148     8.184 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20/O
                         net (fo=3, routed)           0.518     8.702    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.486 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.486    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346/CO[3]
                         net (fo=1, routed)           0.000     9.600    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.839 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_184/O[2]
                         net (fo=51, routed)          1.558    11.397    u_hdc1080_readings_to_ascii/s_val_tempf_m25[11]
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.330    11.727 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_75/O
                         net (fo=87, routed)          1.942    13.669    u_hdc1080_readings_to_ascii/s_val_tempf_f12[11]
    SLICE_X61Y79         LUT6 (Prop_lut6_I3_O)        0.326    13.995 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_588/O
                         net (fo=1, routed)           0.000    13.995    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_588_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.545 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_408/CO[3]
                         net (fo=1, routed)           0.000    14.545    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_408_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.659 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_283/CO[3]
                         net (fo=1, routed)           0.000    14.659    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_283_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.993 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_137/O[1]
                         net (fo=3, routed)           0.807    15.800    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_137_n_6
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.303    16.103 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_279/O
                         net (fo=2, routed)           0.890    16.994    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_279_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I1_O)        0.156    17.150 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_123/O
                         net (fo=2, routed)           0.800    17.949    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_123_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.355    18.304 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_127/O
                         net (fo=1, routed)           0.000    18.304    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_127_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.684 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.684    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_61_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.801    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_26_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.918    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_15_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.035    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_84_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.254 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_300/O[0]
                         net (fo=14, routed)          1.267    20.521    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_300_n_7
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.323    20.844 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_720/O
                         net (fo=2, routed)           0.819    21.663    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_720_n_0
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.326    21.989 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_724/O
                         net (fo=1, routed)           0.000    21.989    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_724_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.539 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_615/CO[3]
                         net (fo=1, routed)           0.000    22.539    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_615_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.653 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_451/CO[3]
                         net (fo=1, routed)           0.000    22.653    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_451_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.892 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_341/O[2]
                         net (fo=2, routed)           0.863    23.754    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_341_n_5
    SLICE_X65Y89         LUT3 (Prop_lut3_I1_O)        0.330    24.084 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_200/O
                         net (fo=2, routed)           0.607    24.692    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_200_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.332    25.024 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_204/O
                         net (fo=1, routed)           0.000    25.024    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_204_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.557 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_94/CO[3]
                         net (fo=1, routed)           0.000    25.557    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_94_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.776 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_38/O[0]
                         net (fo=3, routed)           0.816    26.592    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_38_n_7
    SLICE_X64Y90         LUT5 (Prop_lut5_I1_O)        0.295    26.887 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_92/O
                         net (fo=1, routed)           0.000    26.887    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_92_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.437 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.437    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_35_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.708 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_16/CO[0]
                         net (fo=58, routed)          0.618    28.326    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_16_n_3
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.373    28.699 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_60/O
                         net (fo=1, routed)           0.666    29.365    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_60_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    30.002 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.002    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_22_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.119 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_135/CO[3]
                         net (fo=1, routed)           0.000    30.119    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_135_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.338 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_72/O[0]
                         net (fo=2, routed)           0.607    30.946    u_hdc1080_readings_to_ascii/s_val_tempf_m13[9]
    SLICE_X61Y92         LUT5 (Prop_lut5_I0_O)        0.295    31.241 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_673/O
                         net (fo=1, routed)           0.000    31.241    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_673_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.773 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.773    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_531_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.107 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_529/O[1]
                         net (fo=1, routed)           1.001    33.108    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_529_n_6
    SLICE_X58Y93         LUT5 (Prop_lut5_I0_O)        0.303    33.411 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_384/O
                         net (fo=17, routed)          1.281    34.692    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_384_n_0
    SLICE_X68Y94         LUT3 (Prop_lut3_I0_O)        0.154    34.846 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_229/O
                         net (fo=4, routed)           0.814    35.661    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_229_n_0
    SLICE_X67Y94         LUT4 (Prop_lut4_I3_O)        0.327    35.988 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_653/O
                         net (fo=1, routed)           0.000    35.988    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_653_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.389 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_480/CO[3]
                         net (fo=1, routed)           0.000    36.389    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_480_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.503 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.503    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_397_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    36.726 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_383/O[0]
                         net (fo=2, routed)           0.960    37.686    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_383_n_7
    SLICE_X66Y96         LUT3 (Prop_lut3_I2_O)        0.325    38.011 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_247/O
                         net (fo=2, routed)           0.490    38.501    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_247_n_0
    SLICE_X66Y96         LUT4 (Prop_lut4_I3_O)        0.328    38.829 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_251/O
                         net (fo=1, routed)           0.000    38.829    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_251_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.362 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_117/CO[3]
                         net (fo=1, routed)           0.000    39.362    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_117_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.581 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_114/O[0]
                         net (fo=2, routed)           0.739    40.320    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_114_n_7
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.321    40.641 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_46/O
                         net (fo=2, routed)           0.469    41.110    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_46_n_0
    SLICE_X69Y94         LUT4 (Prop_lut4_I3_O)        0.326    41.436 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_50/O
                         net (fo=1, routed)           0.000    41.436    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_50_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.076 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_20/O[3]
                         net (fo=2, routed)           0.581    42.657    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_20_n_4
    SLICE_X70Y95         LUT2 (Prop_lut2_I0_O)        0.306    42.963 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_42/O
                         net (fo=1, routed)           0.000    42.963    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_42_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    43.193 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_19/O[1]
                         net (fo=1, routed)           0.632    43.825    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_19_n_6
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.306    44.131 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_8/O
                         net (fo=1, routed)           0.000    44.131    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_8_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.532 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.532    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_2_n_0
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.754 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_5/O[0]
                         net (fo=6, routed)           2.132    46.886    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_5_n_7
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.299    47.185 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[62]_i_2/O
                         net (fo=6, routed)           0.515    47.700    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[62]_i_2_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I1_O)        0.124    47.824 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_1/O
                         net (fo=1, routed)           0.000    47.824    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_1_n_0
    SLICE_X9Y94          FDSE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.524    55.911    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X9Y94          FDSE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]/C
                         clock pessimism              0.311    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X9Y94          FDSE (Setup_fdse_C_D)        0.029    56.041    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]
  -------------------------------------------------------------------
                         required time                         56.041    
                         arrival time                         -47.824    
  -------------------------------------------------------------------
                         slack                                  8.218    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        41.578ns  (logic 17.850ns (42.932%)  route 23.728ns (57.068%))
  Logic Levels:           56  (CARRY4=32 LUT1=1 LUT2=2 LUT3=7 LUT4=5 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.624     6.243    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X29Y76         FDRE                                         r  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 f  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/Q
                         net (fo=131, routed)         1.337     8.036    u_hdc1080_readings_to_ascii/s_temperature_f[0]
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.148     8.184 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20/O
                         net (fo=3, routed)           0.518     8.702    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.486 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.486    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346/CO[3]
                         net (fo=1, routed)           0.000     9.600    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.839 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_184/O[2]
                         net (fo=51, routed)          1.558    11.397    u_hdc1080_readings_to_ascii/s_val_tempf_m25[11]
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.330    11.727 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_75/O
                         net (fo=87, routed)          1.942    13.669    u_hdc1080_readings_to_ascii/s_val_tempf_f12[11]
    SLICE_X61Y79         LUT6 (Prop_lut6_I3_O)        0.326    13.995 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_588/O
                         net (fo=1, routed)           0.000    13.995    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_588_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.545 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_408/CO[3]
                         net (fo=1, routed)           0.000    14.545    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_408_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.659 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_283/CO[3]
                         net (fo=1, routed)           0.000    14.659    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_283_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.993 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_137/O[1]
                         net (fo=3, routed)           0.807    15.800    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_137_n_6
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.303    16.103 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_279/O
                         net (fo=2, routed)           0.890    16.994    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_279_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I1_O)        0.156    17.150 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_123/O
                         net (fo=2, routed)           0.800    17.949    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_123_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.355    18.304 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_127/O
                         net (fo=1, routed)           0.000    18.304    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_127_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.684 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.684    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_61_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.801    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_26_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.918    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_15_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.035    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_84_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.254 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_300/O[0]
                         net (fo=14, routed)          1.267    20.521    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_300_n_7
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.323    20.844 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_720/O
                         net (fo=2, routed)           0.819    21.663    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_720_n_0
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.326    21.989 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_724/O
                         net (fo=1, routed)           0.000    21.989    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_724_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.539 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_615/CO[3]
                         net (fo=1, routed)           0.000    22.539    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_615_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.653 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_451/CO[3]
                         net (fo=1, routed)           0.000    22.653    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_451_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.892 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_341/O[2]
                         net (fo=2, routed)           0.863    23.754    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_341_n_5
    SLICE_X65Y89         LUT3 (Prop_lut3_I1_O)        0.330    24.084 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_200/O
                         net (fo=2, routed)           0.607    24.692    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_200_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.332    25.024 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_204/O
                         net (fo=1, routed)           0.000    25.024    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_204_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.557 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_94/CO[3]
                         net (fo=1, routed)           0.000    25.557    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_94_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.776 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_38/O[0]
                         net (fo=3, routed)           0.816    26.592    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_38_n_7
    SLICE_X64Y90         LUT5 (Prop_lut5_I1_O)        0.295    26.887 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_92/O
                         net (fo=1, routed)           0.000    26.887    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_92_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.437 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.437    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_35_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.708 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_16/CO[0]
                         net (fo=58, routed)          0.618    28.326    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_16_n_3
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.373    28.699 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_60/O
                         net (fo=1, routed)           0.666    29.365    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_60_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    30.002 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.002    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_22_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.119 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_135/CO[3]
                         net (fo=1, routed)           0.000    30.119    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_135_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.338 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_72/O[0]
                         net (fo=2, routed)           0.607    30.946    u_hdc1080_readings_to_ascii/s_val_tempf_m13[9]
    SLICE_X61Y92         LUT5 (Prop_lut5_I0_O)        0.295    31.241 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_673/O
                         net (fo=1, routed)           0.000    31.241    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_673_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.773 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.773    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_531_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.107 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_529/O[1]
                         net (fo=1, routed)           1.001    33.108    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_529_n_6
    SLICE_X58Y93         LUT5 (Prop_lut5_I0_O)        0.303    33.411 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_384/O
                         net (fo=17, routed)          1.281    34.692    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_384_n_0
    SLICE_X68Y94         LUT3 (Prop_lut3_I0_O)        0.154    34.846 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_229/O
                         net (fo=4, routed)           0.814    35.661    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_229_n_0
    SLICE_X67Y94         LUT4 (Prop_lut4_I3_O)        0.327    35.988 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_653/O
                         net (fo=1, routed)           0.000    35.988    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_653_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.389 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_480/CO[3]
                         net (fo=1, routed)           0.000    36.389    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_480_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.503 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.503    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_397_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    36.726 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_383/O[0]
                         net (fo=2, routed)           0.960    37.686    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_383_n_7
    SLICE_X66Y96         LUT3 (Prop_lut3_I2_O)        0.325    38.011 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_247/O
                         net (fo=2, routed)           0.490    38.501    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_247_n_0
    SLICE_X66Y96         LUT4 (Prop_lut4_I3_O)        0.328    38.829 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_251/O
                         net (fo=1, routed)           0.000    38.829    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_251_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.362 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_117/CO[3]
                         net (fo=1, routed)           0.000    39.362    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_117_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.581 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_114/O[0]
                         net (fo=2, routed)           0.739    40.320    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_114_n_7
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.321    40.641 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_46/O
                         net (fo=2, routed)           0.469    41.110    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_46_n_0
    SLICE_X69Y94         LUT4 (Prop_lut4_I3_O)        0.326    41.436 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_50/O
                         net (fo=1, routed)           0.000    41.436    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_50_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.076 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_20/O[3]
                         net (fo=2, routed)           0.581    42.657    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_20_n_4
    SLICE_X70Y95         LUT2 (Prop_lut2_I0_O)        0.306    42.963 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_42/O
                         net (fo=1, routed)           0.000    42.963    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_42_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    43.193 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_19/O[1]
                         net (fo=1, routed)           0.632    43.825    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_19_n_6
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.306    44.131 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_8/O
                         net (fo=1, routed)           0.000    44.131    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_8_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.532 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.532    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_2_n_0
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.754 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_5/O[0]
                         net (fo=6, routed)           2.132    46.886    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_5_n_7
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.299    47.185 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[62]_i_2/O
                         net (fo=6, routed)           0.512    47.697    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[62]_i_2_n_0
    SLICE_X9Y94          LUT6 (Prop_lut6_I5_O)        0.124    47.821 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[59]_i_1/O
                         net (fo=1, routed)           0.000    47.821    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[59]_i_1_n_0
    SLICE_X9Y94          FDRE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.524    55.911    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X9Y94          FDRE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[59]/C
                         clock pessimism              0.311    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X9Y94          FDRE (Setup_fdre_C_D)        0.031    56.043    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[59]
  -------------------------------------------------------------------
                         required time                         56.043    
                         arrival time                         -47.820    
  -------------------------------------------------------------------
                         slack                                  8.223    

Slack (MET) :             8.288ns  (required time - arrival time)
  Source:                 u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        41.560ns  (logic 17.850ns (42.950%)  route 23.710ns (57.050%))
  Logic Levels:           56  (CARRY4=32 LUT1=1 LUT2=2 LUT3=7 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.912ns = ( 55.912 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.624     6.243    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X29Y76         FDRE                                         r  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 f  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/Q
                         net (fo=131, routed)         1.337     8.036    u_hdc1080_readings_to_ascii/s_temperature_f[0]
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.148     8.184 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20/O
                         net (fo=3, routed)           0.518     8.702    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.486 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.486    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346/CO[3]
                         net (fo=1, routed)           0.000     9.600    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.839 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_184/O[2]
                         net (fo=51, routed)          1.558    11.397    u_hdc1080_readings_to_ascii/s_val_tempf_m25[11]
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.330    11.727 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_75/O
                         net (fo=87, routed)          1.942    13.669    u_hdc1080_readings_to_ascii/s_val_tempf_f12[11]
    SLICE_X61Y79         LUT6 (Prop_lut6_I3_O)        0.326    13.995 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_588/O
                         net (fo=1, routed)           0.000    13.995    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_588_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.545 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_408/CO[3]
                         net (fo=1, routed)           0.000    14.545    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_408_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.659 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_283/CO[3]
                         net (fo=1, routed)           0.000    14.659    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_283_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.993 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_137/O[1]
                         net (fo=3, routed)           0.807    15.800    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_137_n_6
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.303    16.103 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_279/O
                         net (fo=2, routed)           0.890    16.994    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_279_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I1_O)        0.156    17.150 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_123/O
                         net (fo=2, routed)           0.800    17.949    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_123_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.355    18.304 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_127/O
                         net (fo=1, routed)           0.000    18.304    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_127_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.684 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.684    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_61_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.801    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_26_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.918    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_15_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.035    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_84_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.254 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_300/O[0]
                         net (fo=14, routed)          1.267    20.521    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_300_n_7
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.323    20.844 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_720/O
                         net (fo=2, routed)           0.819    21.663    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_720_n_0
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.326    21.989 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_724/O
                         net (fo=1, routed)           0.000    21.989    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_724_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.539 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_615/CO[3]
                         net (fo=1, routed)           0.000    22.539    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_615_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.653 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_451/CO[3]
                         net (fo=1, routed)           0.000    22.653    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_451_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.892 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_341/O[2]
                         net (fo=2, routed)           0.863    23.754    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_341_n_5
    SLICE_X65Y89         LUT3 (Prop_lut3_I1_O)        0.330    24.084 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_200/O
                         net (fo=2, routed)           0.607    24.692    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_200_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.332    25.024 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_204/O
                         net (fo=1, routed)           0.000    25.024    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_204_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.557 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_94/CO[3]
                         net (fo=1, routed)           0.000    25.557    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_94_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.776 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_38/O[0]
                         net (fo=3, routed)           0.816    26.592    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_38_n_7
    SLICE_X64Y90         LUT5 (Prop_lut5_I1_O)        0.295    26.887 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_92/O
                         net (fo=1, routed)           0.000    26.887    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_92_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.437 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.437    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_35_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.708 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_16/CO[0]
                         net (fo=58, routed)          0.618    28.326    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_16_n_3
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.373    28.699 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_60/O
                         net (fo=1, routed)           0.666    29.365    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_60_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    30.002 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.002    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_22_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.119 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_135/CO[3]
                         net (fo=1, routed)           0.000    30.119    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_135_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.338 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_72/O[0]
                         net (fo=2, routed)           0.607    30.946    u_hdc1080_readings_to_ascii/s_val_tempf_m13[9]
    SLICE_X61Y92         LUT5 (Prop_lut5_I0_O)        0.295    31.241 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_673/O
                         net (fo=1, routed)           0.000    31.241    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_673_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.773 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.773    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_531_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.107 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_529/O[1]
                         net (fo=1, routed)           1.001    33.108    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_529_n_6
    SLICE_X58Y93         LUT5 (Prop_lut5_I0_O)        0.303    33.411 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_384/O
                         net (fo=17, routed)          1.281    34.692    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_384_n_0
    SLICE_X68Y94         LUT3 (Prop_lut3_I0_O)        0.154    34.846 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_229/O
                         net (fo=4, routed)           0.814    35.661    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_229_n_0
    SLICE_X67Y94         LUT4 (Prop_lut4_I3_O)        0.327    35.988 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_653/O
                         net (fo=1, routed)           0.000    35.988    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_653_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.389 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_480/CO[3]
                         net (fo=1, routed)           0.000    36.389    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_480_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.503 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.503    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_397_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    36.726 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_383/O[0]
                         net (fo=2, routed)           0.960    37.686    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_383_n_7
    SLICE_X66Y96         LUT3 (Prop_lut3_I2_O)        0.325    38.011 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_247/O
                         net (fo=2, routed)           0.490    38.501    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_247_n_0
    SLICE_X66Y96         LUT4 (Prop_lut4_I3_O)        0.328    38.829 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_251/O
                         net (fo=1, routed)           0.000    38.829    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_251_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.362 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_117/CO[3]
                         net (fo=1, routed)           0.000    39.362    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_117_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.581 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_114/O[0]
                         net (fo=2, routed)           0.739    40.320    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_114_n_7
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.321    40.641 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_46/O
                         net (fo=2, routed)           0.469    41.110    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_46_n_0
    SLICE_X69Y94         LUT4 (Prop_lut4_I3_O)        0.326    41.436 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_50/O
                         net (fo=1, routed)           0.000    41.436    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_50_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.076 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_20/O[3]
                         net (fo=2, routed)           0.581    42.657    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_20_n_4
    SLICE_X70Y95         LUT2 (Prop_lut2_I0_O)        0.306    42.963 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_42/O
                         net (fo=1, routed)           0.000    42.963    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_42_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    43.193 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_19/O[1]
                         net (fo=1, routed)           0.632    43.825    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_19_n_6
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.306    44.131 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_8/O
                         net (fo=1, routed)           0.000    44.131    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_8_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.532 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.532    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_2_n_0
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.754 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_5/O[0]
                         net (fo=6, routed)           2.062    46.816    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_5_n_7
    SLICE_X10Y96         LUT6 (Prop_lut6_I5_O)        0.299    47.115 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[57]_i_3/O
                         net (fo=1, routed)           0.563    47.678    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[57]_i_3_n_0
    SLICE_X8Y97          LUT5 (Prop_lut5_I4_O)        0.124    47.802 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[57]_i_1/O
                         net (fo=1, routed)           0.000    47.802    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[57]_i_1_n_0
    SLICE_X8Y97          FDRE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.525    55.912    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X8Y97          FDRE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[57]/C
                         clock pessimism              0.311    56.223    
                         clock uncertainty           -0.210    56.013    
    SLICE_X8Y97          FDRE (Setup_fdre_C_D)        0.077    56.090    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[57]
  -------------------------------------------------------------------
                         required time                         56.090    
                         arrival time                         -47.802    
  -------------------------------------------------------------------
                         slack                                  8.288    

Slack (MET) :             8.289ns  (required time - arrival time)
  Source:                 u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[61]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        41.512ns  (logic 17.850ns (42.999%)  route 23.662ns (57.001%))
  Logic Levels:           56  (CARRY4=32 LUT1=1 LUT2=2 LUT3=7 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.624     6.243    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X29Y76         FDRE                                         r  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 f  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/Q
                         net (fo=131, routed)         1.337     8.036    u_hdc1080_readings_to_ascii/s_temperature_f[0]
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.148     8.184 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20/O
                         net (fo=3, routed)           0.518     8.702    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.486 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.486    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346/CO[3]
                         net (fo=1, routed)           0.000     9.600    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.839 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_184/O[2]
                         net (fo=51, routed)          1.558    11.397    u_hdc1080_readings_to_ascii/s_val_tempf_m25[11]
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.330    11.727 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_75/O
                         net (fo=87, routed)          1.942    13.669    u_hdc1080_readings_to_ascii/s_val_tempf_f12[11]
    SLICE_X61Y79         LUT6 (Prop_lut6_I3_O)        0.326    13.995 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_588/O
                         net (fo=1, routed)           0.000    13.995    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_588_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.545 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_408/CO[3]
                         net (fo=1, routed)           0.000    14.545    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_408_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.659 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_283/CO[3]
                         net (fo=1, routed)           0.000    14.659    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_283_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.993 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_137/O[1]
                         net (fo=3, routed)           0.807    15.800    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_137_n_6
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.303    16.103 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_279/O
                         net (fo=2, routed)           0.890    16.994    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_279_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I1_O)        0.156    17.150 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_123/O
                         net (fo=2, routed)           0.800    17.949    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_123_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.355    18.304 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_127/O
                         net (fo=1, routed)           0.000    18.304    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_127_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.684 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.684    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_61_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.801    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_26_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.918    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_15_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.035    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_84_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.254 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_300/O[0]
                         net (fo=14, routed)          1.267    20.521    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_300_n_7
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.323    20.844 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_720/O
                         net (fo=2, routed)           0.819    21.663    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_720_n_0
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.326    21.989 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_724/O
                         net (fo=1, routed)           0.000    21.989    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_724_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.539 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_615/CO[3]
                         net (fo=1, routed)           0.000    22.539    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_615_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.653 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_451/CO[3]
                         net (fo=1, routed)           0.000    22.653    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_451_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.892 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_341/O[2]
                         net (fo=2, routed)           0.863    23.754    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_341_n_5
    SLICE_X65Y89         LUT3 (Prop_lut3_I1_O)        0.330    24.084 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_200/O
                         net (fo=2, routed)           0.607    24.692    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_200_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.332    25.024 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_204/O
                         net (fo=1, routed)           0.000    25.024    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_204_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.557 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_94/CO[3]
                         net (fo=1, routed)           0.000    25.557    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_94_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.776 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_38/O[0]
                         net (fo=3, routed)           0.816    26.592    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_38_n_7
    SLICE_X64Y90         LUT5 (Prop_lut5_I1_O)        0.295    26.887 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_92/O
                         net (fo=1, routed)           0.000    26.887    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_92_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.437 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.437    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_35_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.708 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_16/CO[0]
                         net (fo=58, routed)          0.618    28.326    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_16_n_3
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.373    28.699 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_60/O
                         net (fo=1, routed)           0.666    29.365    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_60_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    30.002 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.002    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_22_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.119 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_135/CO[3]
                         net (fo=1, routed)           0.000    30.119    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_135_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.338 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_72/O[0]
                         net (fo=2, routed)           0.607    30.946    u_hdc1080_readings_to_ascii/s_val_tempf_m13[9]
    SLICE_X61Y92         LUT5 (Prop_lut5_I0_O)        0.295    31.241 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_673/O
                         net (fo=1, routed)           0.000    31.241    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_673_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.773 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.773    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_531_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.107 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_529/O[1]
                         net (fo=1, routed)           1.001    33.108    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_529_n_6
    SLICE_X58Y93         LUT5 (Prop_lut5_I0_O)        0.303    33.411 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_384/O
                         net (fo=17, routed)          1.281    34.692    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_384_n_0
    SLICE_X68Y94         LUT3 (Prop_lut3_I0_O)        0.154    34.846 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_229/O
                         net (fo=4, routed)           0.814    35.661    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_229_n_0
    SLICE_X67Y94         LUT4 (Prop_lut4_I3_O)        0.327    35.988 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_653/O
                         net (fo=1, routed)           0.000    35.988    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_653_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.389 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_480/CO[3]
                         net (fo=1, routed)           0.000    36.389    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_480_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.503 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.503    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_397_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    36.726 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_383/O[0]
                         net (fo=2, routed)           0.960    37.686    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_383_n_7
    SLICE_X66Y96         LUT3 (Prop_lut3_I2_O)        0.325    38.011 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_247/O
                         net (fo=2, routed)           0.490    38.501    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_247_n_0
    SLICE_X66Y96         LUT4 (Prop_lut4_I3_O)        0.328    38.829 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_251/O
                         net (fo=1, routed)           0.000    38.829    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_251_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.362 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_117/CO[3]
                         net (fo=1, routed)           0.000    39.362    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_117_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.581 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_114/O[0]
                         net (fo=2, routed)           0.739    40.320    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_114_n_7
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.321    40.641 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_46/O
                         net (fo=2, routed)           0.469    41.110    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_46_n_0
    SLICE_X69Y94         LUT4 (Prop_lut4_I3_O)        0.326    41.436 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_50/O
                         net (fo=1, routed)           0.000    41.436    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_50_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.076 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_20/O[3]
                         net (fo=2, routed)           0.581    42.657    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_20_n_4
    SLICE_X70Y95         LUT2 (Prop_lut2_I0_O)        0.306    42.963 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_42/O
                         net (fo=1, routed)           0.000    42.963    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_42_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    43.193 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_19/O[1]
                         net (fo=1, routed)           0.632    43.825    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_19_n_6
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.306    44.131 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_8/O
                         net (fo=1, routed)           0.000    44.131    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_8_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.532 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.532    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_2_n_0
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.754 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_5/O[0]
                         net (fo=6, routed)           2.132    46.886    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_5_n_7
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.299    47.185 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[62]_i_2/O
                         net (fo=6, routed)           0.446    47.631    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[62]_i_2_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I2_O)        0.124    47.755 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[61]_i_1/O
                         net (fo=1, routed)           0.000    47.755    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[61]_i_1_n_0
    SLICE_X9Y94          FDSE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.524    55.911    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X9Y94          FDSE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[61]/C
                         clock pessimism              0.311    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X9Y94          FDSE (Setup_fdse_C_D)        0.032    56.044    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[61]
  -------------------------------------------------------------------
                         required time                         56.044    
                         arrival time                         -47.755    
  -------------------------------------------------------------------
                         slack                                  8.289    

Slack (MET) :             8.339ns  (required time - arrival time)
  Source:                 u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        41.505ns  (logic 17.843ns (42.990%)  route 23.662ns (57.010%))
  Logic Levels:           56  (CARRY4=32 LUT1=1 LUT2=2 LUT3=7 LUT4=5 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.624     6.243    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X29Y76         FDRE                                         r  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 f  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/Q
                         net (fo=131, routed)         1.337     8.036    u_hdc1080_readings_to_ascii/s_temperature_f[0]
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.148     8.184 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20/O
                         net (fo=3, routed)           0.518     8.702    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.486 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.486    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346/CO[3]
                         net (fo=1, routed)           0.000     9.600    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.839 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_184/O[2]
                         net (fo=51, routed)          1.558    11.397    u_hdc1080_readings_to_ascii/s_val_tempf_m25[11]
    SLICE_X32Y75         LUT3 (Prop_lut3_I0_O)        0.330    11.727 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_75/O
                         net (fo=87, routed)          1.942    13.669    u_hdc1080_readings_to_ascii/s_val_tempf_f12[11]
    SLICE_X61Y79         LUT6 (Prop_lut6_I3_O)        0.326    13.995 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_588/O
                         net (fo=1, routed)           0.000    13.995    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_588_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.545 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_408/CO[3]
                         net (fo=1, routed)           0.000    14.545    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_408_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.659 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_283/CO[3]
                         net (fo=1, routed)           0.000    14.659    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_283_n_0
    SLICE_X61Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.993 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_137/O[1]
                         net (fo=3, routed)           0.807    15.800    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_137_n_6
    SLICE_X58Y81         LUT3 (Prop_lut3_I0_O)        0.303    16.103 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_279/O
                         net (fo=2, routed)           0.890    16.994    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_279_n_0
    SLICE_X58Y81         LUT5 (Prop_lut5_I1_O)        0.156    17.150 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_123/O
                         net (fo=2, routed)           0.800    17.949    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_123_n_0
    SLICE_X60Y81         LUT6 (Prop_lut6_I0_O)        0.355    18.304 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_127/O
                         net (fo=1, routed)           0.000    18.304    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_127_n_0
    SLICE_X60Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.684 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_61/CO[3]
                         net (fo=1, routed)           0.000    18.684    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_61_n_0
    SLICE_X60Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.801 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_26/CO[3]
                         net (fo=1, routed)           0.000    18.801    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_26_n_0
    SLICE_X60Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.918 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.918    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_15_n_0
    SLICE_X60Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.035 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.035    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_84_n_0
    SLICE_X60Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.254 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_300/O[0]
                         net (fo=14, routed)          1.267    20.521    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_300_n_7
    SLICE_X65Y87         LUT3 (Prop_lut3_I2_O)        0.323    20.844 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_720/O
                         net (fo=2, routed)           0.819    21.663    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_720_n_0
    SLICE_X63Y87         LUT4 (Prop_lut4_I3_O)        0.326    21.989 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_724/O
                         net (fo=1, routed)           0.000    21.989    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_724_n_0
    SLICE_X63Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.539 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_615/CO[3]
                         net (fo=1, routed)           0.000    22.539    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_615_n_0
    SLICE_X63Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.653 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_451/CO[3]
                         net (fo=1, routed)           0.000    22.653    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_451_n_0
    SLICE_X63Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.892 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_341/O[2]
                         net (fo=2, routed)           0.863    23.754    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_341_n_5
    SLICE_X65Y89         LUT3 (Prop_lut3_I1_O)        0.330    24.084 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_200/O
                         net (fo=2, routed)           0.607    24.692    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_200_n_0
    SLICE_X62Y89         LUT4 (Prop_lut4_I3_O)        0.332    25.024 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_204/O
                         net (fo=1, routed)           0.000    25.024    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_204_n_0
    SLICE_X62Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.557 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_94/CO[3]
                         net (fo=1, routed)           0.000    25.557    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_94_n_0
    SLICE_X62Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.776 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_38/O[0]
                         net (fo=3, routed)           0.816    26.592    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_38_n_7
    SLICE_X64Y90         LUT5 (Prop_lut5_I1_O)        0.295    26.887 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_92/O
                         net (fo=1, routed)           0.000    26.887    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_92_n_0
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.437 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_35/CO[3]
                         net (fo=1, routed)           0.000    27.437    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_35_n_0
    SLICE_X64Y91         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    27.708 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_16/CO[0]
                         net (fo=58, routed)          0.618    28.326    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_16_n_3
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.373    28.699 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_60/O
                         net (fo=1, routed)           0.666    29.365    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_60_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    30.002 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_22/CO[3]
                         net (fo=1, routed)           0.000    30.002    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_22_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.119 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_135/CO[3]
                         net (fo=1, routed)           0.000    30.119    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_135_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.338 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_72/O[0]
                         net (fo=2, routed)           0.607    30.946    u_hdc1080_readings_to_ascii/s_val_tempf_m13[9]
    SLICE_X61Y92         LUT5 (Prop_lut5_I0_O)        0.295    31.241 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_673/O
                         net (fo=1, routed)           0.000    31.241    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_673_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.773 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_531/CO[3]
                         net (fo=1, routed)           0.000    31.773    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_531_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.107 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_529/O[1]
                         net (fo=1, routed)           1.001    33.108    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_529_n_6
    SLICE_X58Y93         LUT5 (Prop_lut5_I0_O)        0.303    33.411 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_384/O
                         net (fo=17, routed)          1.281    34.692    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_384_n_0
    SLICE_X68Y94         LUT3 (Prop_lut3_I0_O)        0.154    34.846 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_229/O
                         net (fo=4, routed)           0.814    35.661    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_229_n_0
    SLICE_X67Y94         LUT4 (Prop_lut4_I3_O)        0.327    35.988 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_653/O
                         net (fo=1, routed)           0.000    35.988    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_653_n_0
    SLICE_X67Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.389 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_480/CO[3]
                         net (fo=1, routed)           0.000    36.389    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_480_n_0
    SLICE_X67Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.503 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_397/CO[3]
                         net (fo=1, routed)           0.000    36.503    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_397_n_0
    SLICE_X67Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    36.726 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_383/O[0]
                         net (fo=2, routed)           0.960    37.686    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_383_n_7
    SLICE_X66Y96         LUT3 (Prop_lut3_I2_O)        0.325    38.011 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_247/O
                         net (fo=2, routed)           0.490    38.501    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_247_n_0
    SLICE_X66Y96         LUT4 (Prop_lut4_I3_O)        0.328    38.829 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_251/O
                         net (fo=1, routed)           0.000    38.829    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_251_n_0
    SLICE_X66Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.362 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_117/CO[3]
                         net (fo=1, routed)           0.000    39.362    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_117_n_0
    SLICE_X66Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    39.581 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_114/O[0]
                         net (fo=2, routed)           0.739    40.320    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_114_n_7
    SLICE_X69Y94         LUT3 (Prop_lut3_I0_O)        0.321    40.641 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_46/O
                         net (fo=2, routed)           0.469    41.110    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_46_n_0
    SLICE_X69Y94         LUT4 (Prop_lut4_I3_O)        0.326    41.436 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_50/O
                         net (fo=1, routed)           0.000    41.436    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_50_n_0
    SLICE_X69Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    42.076 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_20/O[3]
                         net (fo=2, routed)           0.581    42.657    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_20_n_4
    SLICE_X70Y95         LUT2 (Prop_lut2_I0_O)        0.306    42.963 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_42/O
                         net (fo=1, routed)           0.000    42.963    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_42_n_0
    SLICE_X70Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    43.193 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_19/O[1]
                         net (fo=1, routed)           0.632    43.825    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_19_n_6
    SLICE_X63Y94         LUT2 (Prop_lut2_I1_O)        0.306    44.131 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_8/O
                         net (fo=1, routed)           0.000    44.131    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_8_n_0
    SLICE_X63Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.532 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.532    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[56]_i_2_n_0
    SLICE_X63Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.754 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_5/O[0]
                         net (fo=6, routed)           2.132    46.886    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]_i_5_n_7
    SLICE_X10Y94         LUT6 (Prop_lut6_I5_O)        0.299    47.185 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[62]_i_2/O
                         net (fo=6, routed)           0.446    47.631    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[62]_i_2_n_0
    SLICE_X9Y94          LUT5 (Prop_lut5_I0_O)        0.117    47.748 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[62]_i_1/O
                         net (fo=1, routed)           0.000    47.748    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[62]_i_1_n_0
    SLICE_X9Y94          FDSE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.524    55.911    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X9Y94          FDSE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]/C
                         clock pessimism              0.311    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X9Y94          FDSE (Setup_fdse_C_D)        0.075    56.087    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[62]
  -------------------------------------------------------------------
                         required time                         56.087    
                         arrival time                         -47.748    
  -------------------------------------------------------------------
                         slack                                  8.339    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[66]/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        41.358ns  (logic 16.859ns (40.764%)  route 24.499ns (59.236%))
  Logic Levels:           53  (CARRY4=31 LUT1=1 LUT2=2 LUT3=7 LUT4=3 LUT5=5 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.624     6.243    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X29Y76         FDRE                                         r  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 f  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/Q
                         net (fo=131, routed)         1.337     8.036    u_hdc1080_readings_to_ascii/s_temperature_f[0]
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.148     8.184 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20/O
                         net (fo=3, routed)           0.518     8.702    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.486 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.486    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346/CO[3]
                         net (fo=1, routed)           0.000     9.600    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.913 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_184/O[3]
                         net (fo=44, routed)          1.431    11.344    u_hdc1080_readings_to_ascii/s_val_tempf_m25[12]
    SLICE_X35Y74         LUT3 (Prop_lut3_I0_O)        0.332    11.676 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_70/O
                         net (fo=92, routed)          1.899    13.574    u_hdc1080_readings_to_ascii/s_val_tempf_f12[12]
    SLICE_X54Y80         LUT6 (Prop_lut6_I1_O)        0.332    13.906 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_495/O
                         net (fo=1, routed)           0.000    13.906    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_495_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.439 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_324/CO[3]
                         net (fo=1, routed)           0.000    14.439    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_324_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.678 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_159/O[2]
                         net (fo=3, routed)           1.146    15.824    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_159_n_5
    SLICE_X58Y82         LUT3 (Prop_lut3_I0_O)        0.301    16.125 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_320/O
                         net (fo=2, routed)           1.119    17.244    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_320_n_0
    SLICE_X53Y81         LUT5 (Prop_lut5_I1_O)        0.152    17.396 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_146/O
                         net (fo=2, routed)           0.639    18.035    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_146_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.332    18.367 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_150/O
                         net (fo=1, routed)           0.000    18.367    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_150_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.765 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_76/CO[3]
                         net (fo=1, routed)           0.000    18.765    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_76_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.879 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.879    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_27_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.993 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.993    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_15_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.107 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.107    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_79_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.221 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.221    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_239_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.443 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_126/O[0]
                         net (fo=15, routed)          1.094    20.536    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_126_n_7
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.327    20.863 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_701/O
                         net (fo=2, routed)           0.646    21.510    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_701_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.219 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_518/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_518_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.441 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_393/O[0]
                         net (fo=2, routed)           0.967    23.408    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_393_n_7
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.327    23.735 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_233/O
                         net (fo=2, routed)           0.674    24.409    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_233_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    25.137 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.137    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_116_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.251    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_49_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.473 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_18/O[0]
                         net (fo=3, routed)           0.924    26.397    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_18_n_7
    SLICE_X52Y91         LUT5 (Prop_lut5_I4_O)        0.299    26.696 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_43/O
                         net (fo=1, routed)           0.000    26.696    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_43_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_16/CO[3]
                         net (fo=50, routed)          1.278    28.524    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_16_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I4_O)        0.124    28.648 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_67/O
                         net (fo=2, routed)           0.710    29.358    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_67_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.953 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.953    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_23_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.070 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_81/CO[3]
                         net (fo=1, routed)           0.000    30.070    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_81_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.289 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_32/O[0]
                         net (fo=2, routed)           0.607    30.896    u_hdc1080_readings_to_ascii/s_val_tempf_m23[9]
    SLICE_X59Y102        LUT5 (Prop_lut5_I0_O)        0.295    31.191 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_749/O
                         net (fo=1, routed)           0.000    31.191    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_749_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.723 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.723    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_619_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.057 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_621/O[1]
                         net (fo=1, routed)           0.685    32.742    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_621_n_6
    SLICE_X61Y103        LUT5 (Prop_lut5_I0_O)        0.303    33.045 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_452/O
                         net (fo=17, routed)          1.252    34.297    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_452_n_0
    SLICE_X53Y106        LUT3 (Prop_lut3_I1_O)        0.152    34.449 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_595/O
                         net (fo=4, routed)           0.854    35.303    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_595_n_0
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.326    35.629 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_828/O
                         net (fo=1, routed)           0.000    35.629    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_828_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.005 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_726/CO[3]
                         net (fo=1, routed)           0.000    36.005    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_726_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_569/CO[3]
                         net (fo=1, routed)           0.000    36.122    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_569_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.239    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_463_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.458 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_449/O[0]
                         net (fo=2, routed)           0.873    37.330    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_449_n_7
    SLICE_X55Y106        LUT3 (Prop_lut3_I1_O)        0.321    37.651 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_288/O
                         net (fo=2, routed)           0.469    38.120    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_288_n_0
    SLICE_X55Y106        LUT4 (Prop_lut4_I3_O)        0.326    38.446 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_292/O
                         net (fo=1, routed)           0.000    38.446    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_292_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.996 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_140/CO[3]
                         net (fo=1, routed)           0.000    38.996    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_140_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    39.219 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_137/O[0]
                         net (fo=2, routed)           0.621    39.840    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_137_n_7
    SLICE_X54Y100        LUT3 (Prop_lut3_I0_O)        0.291    40.131 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_61/O
                         net (fo=2, routed)           0.913    41.045    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_61_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I3_O)        0.328    41.373 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_65/O
                         net (fo=1, routed)           0.000    41.373    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_65_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    42.016 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_21/O[3]
                         net (fo=2, routed)           0.489    42.504    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_21_n_4
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.307    42.811 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_57/O
                         net (fo=1, routed)           0.000    42.811    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_57_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    43.038 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_20/O[1]
                         net (fo=1, routed)           0.499    43.537    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_20_n_6
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.303    43.840 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_8/O
                         net (fo=1, routed)           0.000    43.840    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_8_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    44.088 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_2/O[3]
                         net (fo=8, routed)           2.236    46.324    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_2_n_4
    SLICE_X10Y96         LUT5 (Prop_lut5_I4_O)        0.328    46.652 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[66]_i_4/O
                         net (fo=1, routed)           0.621    47.273    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[66]_i_4_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I3_O)        0.328    47.601 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[66]_i_1/O
                         net (fo=1, routed)           0.000    47.601    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[66]_i_1_n_0
    SLICE_X9Y95          FDSE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.524    55.911    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X9Y95          FDSE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[66]/C
                         clock pessimism              0.311    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X9Y95          FDSE (Setup_fdse_C_D)        0.031    56.043    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[66]
  -------------------------------------------------------------------
                         required time                         56.043    
                         arrival time                         -47.601    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.681ns  (required time - arrival time)
  Source:                 u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        41.120ns  (logic 17.001ns (41.345%)  route 24.119ns (58.655%))
  Logic Levels:           54  (CARRY4=32 LUT1=1 LUT2=2 LUT3=7 LUT4=3 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.911ns = ( 55.911 - 50.000 ) 
    Source Clock Delay      (SCD):    6.243ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.624     6.243    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X29Y76         FDRE                                         r  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     6.699 f  u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/Q
                         net (fo=131, routed)         1.337     8.036    u_hdc1080_readings_to_ascii/s_temperature_f[0]
    SLICE_X46Y76         LUT1 (Prop_lut1_I0_O)        0.148     8.184 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20/O
                         net (fo=3, routed)           0.518     8.702    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[24]_i_20_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784     9.486 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15/CO[3]
                         net (fo=1, routed)           0.000     9.486    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[24]_i_15_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.600 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346/CO[3]
                         net (fo=1, routed)           0.000     9.600    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_346_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.913 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_184/O[3]
                         net (fo=44, routed)          1.431    11.344    u_hdc1080_readings_to_ascii/s_val_tempf_m25[12]
    SLICE_X35Y74         LUT3 (Prop_lut3_I0_O)        0.332    11.676 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[56]_i_70/O
                         net (fo=92, routed)          1.899    13.574    u_hdc1080_readings_to_ascii/s_val_tempf_f12[12]
    SLICE_X54Y80         LUT6 (Prop_lut6_I1_O)        0.332    13.906 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_495/O
                         net (fo=1, routed)           0.000    13.906    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_495_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.439 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_324/CO[3]
                         net (fo=1, routed)           0.000    14.439    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_324_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.678 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_159/O[2]
                         net (fo=3, routed)           1.146    15.824    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_159_n_5
    SLICE_X58Y82         LUT3 (Prop_lut3_I0_O)        0.301    16.125 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_320/O
                         net (fo=2, routed)           1.119    17.244    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_320_n_0
    SLICE_X53Y81         LUT5 (Prop_lut5_I1_O)        0.152    17.396 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_146/O
                         net (fo=2, routed)           0.639    18.035    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_146_n_0
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.332    18.367 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_150/O
                         net (fo=1, routed)           0.000    18.367    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_150_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.765 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_76/CO[3]
                         net (fo=1, routed)           0.000    18.765    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_76_n_0
    SLICE_X57Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.879 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.879    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_27_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.993 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.993    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_15_n_0
    SLICE_X57Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.107 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_79/CO[3]
                         net (fo=1, routed)           0.000    19.107    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_79_n_0
    SLICE_X57Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.221 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_239/CO[3]
                         net (fo=1, routed)           0.000    19.221    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_239_n_0
    SLICE_X57Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    19.443 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_126/O[0]
                         net (fo=15, routed)          1.094    20.536    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_126_n_7
    SLICE_X55Y93         LUT3 (Prop_lut3_I2_O)        0.327    20.863 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_701/O
                         net (fo=2, routed)           0.646    21.510    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_701_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    22.219 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_518/CO[3]
                         net (fo=1, routed)           0.000    22.219    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_518_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.441 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_393/O[0]
                         net (fo=2, routed)           0.967    23.408    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_393_n_7
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.327    23.735 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_233/O
                         net (fo=2, routed)           0.674    24.409    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_233_n_0
    SLICE_X53Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.728    25.137 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_116/CO[3]
                         net (fo=1, routed)           0.000    25.137    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_116_n_0
    SLICE_X53Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.251 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_49/CO[3]
                         net (fo=1, routed)           0.000    25.251    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_49_n_0
    SLICE_X53Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    25.473 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_18/O[0]
                         net (fo=3, routed)           0.924    26.397    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_18_n_7
    SLICE_X52Y91         LUT5 (Prop_lut5_I4_O)        0.299    26.696 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_43/O
                         net (fo=1, routed)           0.000    26.696    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_43_n_0
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.246 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_16/CO[3]
                         net (fo=50, routed)          1.278    28.524    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_16_n_0
    SLICE_X58Y99         LUT6 (Prop_lut6_I4_O)        0.124    28.648 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_67/O
                         net (fo=2, routed)           0.710    29.358    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_67_n_0
    SLICE_X58Y100        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.953 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_23/CO[3]
                         net (fo=1, routed)           0.000    29.953    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_23_n_0
    SLICE_X58Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.070 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_81/CO[3]
                         net (fo=1, routed)           0.000    30.070    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_81_n_0
    SLICE_X58Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.289 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_32/O[0]
                         net (fo=2, routed)           0.607    30.896    u_hdc1080_readings_to_ascii/s_val_tempf_m23[9]
    SLICE_X59Y102        LUT5 (Prop_lut5_I0_O)        0.295    31.191 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_749/O
                         net (fo=1, routed)           0.000    31.191    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_749_n_0
    SLICE_X59Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    31.723 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_619/CO[3]
                         net (fo=1, routed)           0.000    31.723    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_619_n_0
    SLICE_X59Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.057 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_621/O[1]
                         net (fo=1, routed)           0.685    32.742    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_621_n_6
    SLICE_X61Y103        LUT5 (Prop_lut5_I0_O)        0.303    33.045 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_452/O
                         net (fo=17, routed)          1.252    34.297    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_452_n_0
    SLICE_X53Y106        LUT3 (Prop_lut3_I1_O)        0.152    34.449 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_595/O
                         net (fo=4, routed)           0.854    35.303    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_595_n_0
    SLICE_X56Y103        LUT4 (Prop_lut4_I0_O)        0.326    35.629 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_828/O
                         net (fo=1, routed)           0.000    35.629    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_828_n_0
    SLICE_X56Y103        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    36.005 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_726/CO[3]
                         net (fo=1, routed)           0.000    36.005    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_726_n_0
    SLICE_X56Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.122 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_569/CO[3]
                         net (fo=1, routed)           0.000    36.122    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_569_n_0
    SLICE_X56Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.239 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.239    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_463_n_0
    SLICE_X56Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.458 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_449/O[0]
                         net (fo=2, routed)           0.873    37.330    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_449_n_7
    SLICE_X55Y106        LUT3 (Prop_lut3_I1_O)        0.321    37.651 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_288/O
                         net (fo=2, routed)           0.469    38.120    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_288_n_0
    SLICE_X55Y106        LUT4 (Prop_lut4_I3_O)        0.326    38.446 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_292/O
                         net (fo=1, routed)           0.000    38.446    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_292_n_0
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.996 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_140/CO[3]
                         net (fo=1, routed)           0.000    38.996    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_140_n_0
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    39.219 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_137/O[0]
                         net (fo=2, routed)           0.621    39.840    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_137_n_7
    SLICE_X54Y100        LUT3 (Prop_lut3_I0_O)        0.291    40.131 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_61/O
                         net (fo=2, routed)           0.913    41.045    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_61_n_0
    SLICE_X54Y100        LUT4 (Prop_lut4_I3_O)        0.328    41.373 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_65/O
                         net (fo=1, routed)           0.000    41.373    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_65_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    42.016 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_21/O[3]
                         net (fo=2, routed)           0.489    42.504    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_21_n_4
    SLICE_X53Y99         LUT2 (Prop_lut2_I0_O)        0.307    42.811 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_57/O
                         net (fo=1, routed)           0.000    42.811    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_57_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    43.038 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_20/O[1]
                         net (fo=1, routed)           0.499    43.537    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_20_n_6
    SLICE_X52Y99         LUT2 (Prop_lut2_I1_O)        0.303    43.840 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_8/O
                         net (fo=1, routed)           0.000    43.840    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[64]_i_8_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    44.241 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_2/CO[3]
                         net (fo=1, routed)           0.001    44.242    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[64]_i_2_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    44.464 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_4/O[0]
                         net (fo=8, routed)           1.813    46.276    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[70]_i_4_n_7
    SLICE_X8Y95          LUT6 (Prop_lut6_I4_O)        0.299    46.575 f  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[68]_i_2/O
                         net (fo=3, routed)           0.663    47.238    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[68]_i_2_n_0
    SLICE_X9Y95          LUT6 (Prop_lut6_I0_O)        0.124    47.362 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1[68]_i_1/O
                         net (fo=1, routed)           0.000    47.362    u_hdc1080_readings_to_ascii/o_txt_ascii_line1[68]_i_1_n_0
    SLICE_X9Y95          FDRE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.524    55.911    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X9Y95          FDRE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[68]/C
                         clock pessimism              0.311    56.222    
                         clock uncertainty           -0.210    56.012    
    SLICE_X9Y95          FDRE (Setup_fdre_C_D)        0.031    56.043    u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[68]
  -------------------------------------------------------------------
                         required time                         56.043    
                         arrival time                         -47.362    
  -------------------------------------------------------------------
                         slack                                  8.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.126ns (35.929%)  route 0.225ns (64.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.664     1.929    u_led_pwm_driver/i_clk
    DSP48_X0Y21          DSP48E1                                      r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126     2.055 r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/P[1]
                         net (fo=1, routed)           0.225     2.280    u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg_n_104
    SLICE_X8Y48          FDRE                                         r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.917     2.460    u_led_pwm_driver/i_clk
    SLICE_X8Y48          FDRE                                         r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[1]/C
                         clock pessimism             -0.283     2.176    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.052     2.228    u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.126ns (34.076%)  route 0.244ns (65.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.664     1.929    u_led_pwm_driver/i_clk
    DSP48_X0Y21          DSP48E1                                      r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126     2.055 r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/P[2]
                         net (fo=1, routed)           0.244     2.299    u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg_n_103
    SLICE_X8Y48          FDRE                                         r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.917     2.460    u_led_pwm_driver/i_clk
    SLICE_X8Y48          FDRE                                         r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[2]/C
                         clock pessimism             -0.283     2.176    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.063     2.239    u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.126ns (32.868%)  route 0.257ns (67.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.664     1.929    u_led_pwm_driver/i_clk
    DSP48_X0Y21          DSP48E1                                      r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.126     2.055 r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/P[6]
                         net (fo=1, routed)           0.257     2.312    u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg_n_99
    SLICE_X9Y48          FDRE                                         r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.917     2.460    u_led_pwm_driver/i_clk
    SLICE_X9Y48          FDRE                                         r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[6]/C
                         clock pessimism             -0.283     2.176    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.070     2.246    u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.246    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.126ns (30.971%)  route 0.281ns (69.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.664     1.929    u_led_pwm_driver/i_clk
    DSP48_X0Y21          DSP48E1                                      r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126     2.055 r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/P[7]
                         net (fo=1, routed)           0.281     2.336    u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg_n_98
    SLICE_X9Y48          FDRE                                         r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.917     2.460    u_led_pwm_driver/i_clk
    SLICE_X9Y48          FDRE                                         r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[7]/C
                         clock pessimism             -0.283     2.176    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.072     2.248    u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.336    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reset_synch_20mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.214%)  route 0.271ns (65.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.565     1.829    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X52Y99         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.970 r  u_reset_synch_20mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.271     2.241    u_reset_synch_20mhz/p_0_in[10]
    SLICE_X48Y101        FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.832     2.375    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X48Y101        FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.278     2.096    
    SLICE_X48Y101        FDPE (Hold_fdpe_C_D)         0.057     2.153    u_reset_synch_20mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.126ns (30.587%)  route 0.286ns (69.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.929ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.664     1.929    u_led_pwm_driver/i_clk
    DSP48_X0Y21          DSP48E1                                      r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126     2.055 r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/P[5]
                         net (fo=1, routed)           0.286     2.341    u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg_n_100
    SLICE_X8Y48          FDRE                                         r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.917     2.460    u_led_pwm_driver/i_clk
    SLICE_X8Y48          FDRE                                         r  u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[5]/C
                         clock pessimism             -0.283     2.176    
    SLICE_X8Y48          FDRE (Hold_fdre_C_D)         0.063     2.239    u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.239    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 u_buttons_deb_0123/s_t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/s_t_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.392ns (69.607%)  route 0.171ns (30.393%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.598     1.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X5Y149         FDRE                                         r  u_buttons_deb_0123/s_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.141     2.003 f  u_buttons_deb_0123/s_t_reg[0]/Q
                         net (fo=6, routed)           0.170     2.174    u_buttons_deb_0123/s_t_reg[0]
    SLICE_X5Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  u_buttons_deb_0123/s_t[0]_i_8/O
                         net (fo=1, routed)           0.000     2.219    u_buttons_deb_0123/s_t[0]_i_8_n_0
    SLICE_X5Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.371 r  u_buttons_deb_0123/s_t_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.372    u_buttons_deb_0123/s_t_reg[0]_i_3_n_0
    SLICE_X5Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.426 r  u_buttons_deb_0123/s_t_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.426    u_buttons_deb_0123/s_t_reg[4]_i_1_n_7
    SLICE_X5Y150         FDRE                                         r  u_buttons_deb_0123/s_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.957     2.500    u_buttons_deb_0123/i_clk_mhz
    SLICE_X5Y150         FDRE                                         r  u_buttons_deb_0123/s_t_reg[4]/C
                         clock pessimism             -0.283     2.217    
    SLICE_X5Y150         FDRE (Hold_fdre_C_D)         0.105     2.322    u_buttons_deb_0123/s_t_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u_buttons_deb_0123/s_t_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/s_t_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.403ns (70.189%)  route 0.171ns (29.811%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.598     1.862    u_buttons_deb_0123/i_clk_mhz
    SLICE_X5Y149         FDRE                                         r  u_buttons_deb_0123/s_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.141     2.003 f  u_buttons_deb_0123/s_t_reg[0]/Q
                         net (fo=6, routed)           0.170     2.174    u_buttons_deb_0123/s_t_reg[0]
    SLICE_X5Y149         LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  u_buttons_deb_0123/s_t[0]_i_8/O
                         net (fo=1, routed)           0.000     2.219    u_buttons_deb_0123/s_t[0]_i_8_n_0
    SLICE_X5Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.371 r  u_buttons_deb_0123/s_t_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     2.372    u_buttons_deb_0123/s_t_reg[0]_i_3_n_0
    SLICE_X5Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.437 r  u_buttons_deb_0123/s_t_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.437    u_buttons_deb_0123/s_t_reg[4]_i_1_n_5
    SLICE_X5Y150         FDRE                                         r  u_buttons_deb_0123/s_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.957     2.500    u_buttons_deb_0123/i_clk_mhz
    SLICE_X5Y150         FDRE                                         r  u_buttons_deb_0123/s_t_reg[6]/C
                         clock pessimism             -0.283     2.217    
    SLICE_X5Y150         FDRE (Hold_fdre_C_D)         0.105     2.322    u_buttons_deb_0123/s_t_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.322    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.573     1.837    u_hdc1080_readings_to_ascii/i_clk
    SLICE_X11Y89         FDRE                                         r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141     1.978 r  u_hdc1080_readings_to_ascii/o_txt_ascii_line1_reg[41]/Q
                         net (fo=2, routed)           0.066     2.045    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_dat_ascii_line1[41]
    SLICE_X10Y89         LUT4 (Prop_lut4_I0_O)        0.045     2.090 r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux[41]_i_1/O
                         net (fo=1, routed)           0.000     2.090    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_val[41]
    SLICE_X10Y89         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.844     2.387    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/i_ext_spi_clk_x
    SLICE_X10Y89         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]/C
                         clock pessimism             -0.536     1.850    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.121     1.971    u_pmod_cls_custom_driver/u_pmod_cls_stand_spi_solo/s_cls_dat_tx_aux_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[11]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_reset_synch_20mhz/s_rst_shift_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.985%)  route 0.345ns (71.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.561     1.825    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X48Y101        FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDPE (Prop_fdpe_C_Q)         0.141     1.966 r  u_reset_synch_20mhz/s_rst_shift_reg[11]/Q
                         net (fo=1, routed)           0.345     2.312    u_reset_synch_20mhz/p_0_in[12]
    SLICE_X42Y99         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.839     2.382    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y99         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[12]/C
                         clock pessimism             -0.278     2.103    
    SLICE_X42Y99         FDPE (Hold_fdpe_C_D)         0.090     2.193    u_reset_synch_20mhz/s_rst_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_20mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y32     u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         50.000      47.424     RAMB18_X0Y36     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   s_clk_20mhz_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X0Y21      u_led_pwm_driver/basicloop[2].s_basic_lumin_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X1Y44      u_led_pwm_driver/blueloop[0].s_color_blue_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y31      u_led_pwm_driver/blueloop[2].s_color_blue_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X1Y45      u_led_pwm_driver/greenloop[0].s_color_green_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y30      u_led_pwm_driver/greenloop[2].s_color_green_pwm_duty_cycles_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         50.000      47.846     DSP48_X2Y44      u_led_pwm_driver/redloop[0].s_color_red_pwm_duty_cycles_2_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X1Y160     u_buttons_deb_0123/si_buttons_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X1Y160     u_buttons_deb_0123/si_buttons_sync_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y160     u_buttons_deb_0123/si_buttons_sync_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y160     u_buttons_deb_0123/si_buttons_sync_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y160     u_switches_deb_0123/si_buttons_meta_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X0Y160     u_switches_deb_0123/si_buttons_meta_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y73     u_led_pwm_driver/basicloop[1].s_basic_lumin_pwm_duty_cycles_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y73     u_led_pwm_driver/basicloop[1].s_basic_lumin_pwm_duty_cycles_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y73     u_led_pwm_driver/basicloop[1].s_basic_lumin_pwm_duty_cycles_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y73     u_led_pwm_driver/basicloop[1].s_basic_lumin_pwm_duty_cycles_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y70      ei_sda_i_meta_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X6Y70      ei_sda_i_sync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X29Y76     u_hdc1080_readings_to_ascii/s_temperature_f_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X15Y79     u_hdc1080_readings_to_ascii/s_temperature_f_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X15Y79     u_hdc1080_readings_to_ascii/s_temperature_f_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X29Y76     u_hdc1080_readings_to_ascii/s_temperature_f_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X29Y76     u_hdc1080_readings_to_ascii/s_temperature_f_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y75     u_hdc1080_readings_to_ascii/s_temperature_f_reg[31]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X57Y69     u_led_pwm_driver/basicloop[1].s_basic_lumin_pwm_duty_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y71     u_led_pwm_driver/basicloop[1].s_basic_lumin_pwm_duty_cycles_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999997.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack  4999998.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.558ns  (logic 0.580ns (37.237%)  route 0.978ns (62.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.456ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.675     7.456    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     7.912 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           0.978     8.890    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y138         LUT3 (Prop_lut3_I1_O)        0.124     9.014 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.014    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.320 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.441 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999997.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.586ns  (logic 0.608ns (38.346%)  route 0.978ns (61.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.456ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.675     7.456    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     7.912 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           0.978     8.890    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y138         LUT3 (Prop_lut3_I1_O)        0.152     9.042 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.042    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.320 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism              0.441 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                              9999997.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.343ns  (logic 0.580ns (43.188%)  route 0.763ns (56.812%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.456ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.675     7.456    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     7.912 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           0.763     8.675    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y138         LUT3 (Prop_lut3_I1_O)        0.124     8.799 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.799    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.320 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.441 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)        0.029 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.369ns  (logic 0.606ns (44.267%)  route 0.763ns (55.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.456ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.675     7.456    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     7.912 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           0.763     8.675    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y138         LUT3 (Prop_lut3_I1_O)        0.150     8.825 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.825    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.320 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.441 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999998.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.580ns (54.521%)  route 0.484ns (45.479%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.962ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.456ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.675     7.456    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     7.912 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           0.484     8.396    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT2 (Prop_lut2_I1_O)        0.124     8.520 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     8.520    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.622 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism              0.464 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.031 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                              9999998.000    

Slack (MET) :             9999999.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000000.000ns  (clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.580ns (45.849%)  route 0.685ns (54.151%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.924ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.456ns
    Clock Pessimism Removal (CPR):    0.532ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.675     7.456    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     7.912 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           0.685     8.597    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y134         LUT2 (Prop_lut2_I0_O)        0.124     8.721 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     8.721    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.584 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism              0.532 10000008.000    
                         clock uncertainty           -0.210 10000008.000    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)        0.031 10000008.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                      10000007.000    
                         arrival time                          -8.721    
  -------------------------------------------------------------------
                         slack                              9999999.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.290%)  route 0.216ns (53.710%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.304     2.305    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141     2.446 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           0.216     2.662    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y130         LUT2 (Prop_lut2_I1_O)        0.045     2.707 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.707    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.365     2.952    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.595     2.357    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092     2.449    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.757%)  route 0.249ns (57.243%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.628ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.304     2.305    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141     2.446 f  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           0.249     2.695    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y134         LUT2 (Prop_lut2_I0_O)        0.045     2.740 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     2.740    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.347     2.934    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism             -0.628     2.305    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.092     2.397    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.187ns (38.323%)  route 0.301ns (61.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.304     2.305    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141     2.446 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           0.301     2.747    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y138         LUT3 (Prop_lut3_I1_O)        0.046     2.793 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.793    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.185     2.771    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.585     2.186    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.107     2.293    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.197%)  route 0.301ns (61.803%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.304     2.305    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141     2.446 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           0.301     2.747    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y138         LUT3 (Prop_lut3_I1_O)        0.045     2.792 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.792    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.185     2.771    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.585     2.186    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.091     2.277    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.184ns (32.765%)  route 0.378ns (67.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.304     2.305    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141     2.446 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           0.378     2.824    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y138         LUT3 (Prop_lut3_I1_O)        0.043     2.867 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.867    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.185     2.771    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.585     2.186    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.107     2.293    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.867    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (33.004%)  route 0.378ns (66.996%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.304     2.305    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141     2.446 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           0.378     2.824    u_one_pmod_ssd_display/u_pmod_ssd_out/o_selA
    SLICE_X0Y138         LUT3 (Prop_lut3_I1_O)        0.045     2.869 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.869    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.185     2.771    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.585     2.186    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.092     2.278    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.591    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100hz_ssd
Waveform(ns):       { 0.000 5000000.000 }
Period(ns):         10000000.000
Sources:            { u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)   Slack(ns)    Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X1Y140  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         9999999.776  9999998.845  SLICE_X0Y134  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999998.957  4999998.491  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999998.957  4999998.491  SLICE_X0Y130  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999998.957  4999998.491  SLICE_X0Y134  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X1Y140  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X1Y140  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4999999.423  4999998.957  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X1Y140  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X1Y140  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4999999.888  4999999.423  SLICE_X0Y134  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.354  4999999.888  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.354  4999999.888  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000000.354  4999999.888  SLICE_X0Y138  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  genclk400khz
  To Clock:  genclk400khz

Setup :            0  Failing Endpoints,  Worst Slack     2494.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     1249.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2494.743ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/s_i_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500.000ns  (genclk400khz rise@2500.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 0.963ns (18.947%)  route 4.120ns (81.053%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.042ns = ( 2509.042 - 2500.000 ) 
    Source Clock Delay      (SCD):    9.790ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.628     9.790    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X11Y72         FDRE                                         r  u_pmod_hygro_i2c_solo/s_i_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.419    10.209 r  u_pmod_hygro_i2c_solo/s_i_aux_reg[2]/Q
                         net (fo=9, routed)           1.047    11.256    u_pmod_hygro_i2c_solo/s_i_aux[2]
    SLICE_X9Y73          LUT5 (Prop_lut5_I3_O)        0.296    11.552 f  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[4]_i_3/O
                         net (fo=1, routed)           0.860    12.411    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[4]_i_3_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124    12.535 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[4]_i_2/O
                         net (fo=1, routed)           2.213    14.749    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[4]_i_2_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124    14.873 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[4]_i_1/O
                         net (fo=1, routed)           0.000    14.873    u_pmod_hygro_i2c_solo/s_hygro_drv_nx_state[4]
    SLICE_X8Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.506  2509.042    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X8Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
                         clock pessimism              0.706  2509.748    
                         clock uncertainty           -0.210  2509.539    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.077  2509.615    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]
  -------------------------------------------------------------------
                         required time                       2509.615    
                         arrival time                         -14.873    
  -------------------------------------------------------------------
                         slack                               2494.743    

Slack (MET) :             2495.439ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500.000ns  (genclk400khz rise@2500.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.890ns (20.239%)  route 3.507ns (79.761%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 2509.045 - 2500.000 ) 
    Source Clock Delay      (SCD):    9.786ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.624     9.786    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X8Y74          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518    10.304 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[3]/Q
                         net (fo=28, routed)          1.033    11.338    u_pmod_hygro_i2c_solo/s_hygro_drv_pr_state[3]
    SLICE_X11Y72         LUT2 (Prop_lut2_I0_O)        0.124    11.462 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[0]_i_8/O
                         net (fo=1, routed)           0.783    12.244    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[0]_i_8_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I0_O)        0.124    12.368 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[0]_i_3/O
                         net (fo=1, routed)           1.691    14.060    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[0]_i_3_n_0
    SLICE_X10Y73         LUT6 (Prop_lut6_I1_O)        0.124    14.184 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000    14.184    u_pmod_hygro_i2c_solo/s_hygro_drv_nx_state[0]
    SLICE_X10Y73         FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.509  2509.045    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X10Y73         FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[0]/C
                         clock pessimism              0.706  2509.751    
                         clock uncertainty           -0.210  2509.542    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.081  2509.623    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                       2509.622    
                         arrival time                         -14.184    
  -------------------------------------------------------------------
                         slack                               2495.439    

Slack (MET) :             2495.780ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500.000ns  (genclk400khz rise@2500.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.766ns (20.373%)  route 2.994ns (79.627%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.037ns = ( 2509.037 - 2500.000 ) 
    Source Clock Delay      (SCD):    9.788ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.626     9.788    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X8Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.518    10.306 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/Q
                         net (fo=27, routed)          0.896    11.202    u_pmod_hygro_i2c_solo/s_hygro_drv_pr_state[4]
    SLICE_X11Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.326 f  u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2/O
                         net (fo=3, routed)           0.781    12.107    u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.231 r  u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1/O
                         net (fo=16, routed)          1.317    13.548    u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.501  2509.037    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y75         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[0]/C
                         clock pessimism              0.706  2509.743    
                         clock uncertainty           -0.210  2509.534    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205  2509.329    u_pmod_hygro_i2c_solo/s_temp_aux_reg[0]
  -------------------------------------------------------------------
                         required time                       2509.328    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                               2495.780    

Slack (MET) :             2495.780ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500.000ns  (genclk400khz rise@2500.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.766ns (20.373%)  route 2.994ns (79.627%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.037ns = ( 2509.037 - 2500.000 ) 
    Source Clock Delay      (SCD):    9.788ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.626     9.788    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X8Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.518    10.306 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/Q
                         net (fo=27, routed)          0.896    11.202    u_pmod_hygro_i2c_solo/s_hygro_drv_pr_state[4]
    SLICE_X11Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.326 f  u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2/O
                         net (fo=3, routed)           0.781    12.107    u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.231 r  u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1/O
                         net (fo=16, routed)          1.317    13.548    u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.501  2509.037    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y75         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[1]/C
                         clock pessimism              0.706  2509.743    
                         clock uncertainty           -0.210  2509.534    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205  2509.329    u_pmod_hygro_i2c_solo/s_temp_aux_reg[1]
  -------------------------------------------------------------------
                         required time                       2509.328    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                               2495.780    

Slack (MET) :             2495.780ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500.000ns  (genclk400khz rise@2500.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.766ns (20.373%)  route 2.994ns (79.627%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.037ns = ( 2509.037 - 2500.000 ) 
    Source Clock Delay      (SCD):    9.788ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.626     9.788    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X8Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.518    10.306 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/Q
                         net (fo=27, routed)          0.896    11.202    u_pmod_hygro_i2c_solo/s_hygro_drv_pr_state[4]
    SLICE_X11Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.326 f  u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2/O
                         net (fo=3, routed)           0.781    12.107    u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.231 r  u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1/O
                         net (fo=16, routed)          1.317    13.548    u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.501  2509.037    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y75         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[2]/C
                         clock pessimism              0.706  2509.743    
                         clock uncertainty           -0.210  2509.534    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205  2509.329    u_pmod_hygro_i2c_solo/s_temp_aux_reg[2]
  -------------------------------------------------------------------
                         required time                       2509.328    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                               2495.780    

Slack (MET) :             2495.780ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500.000ns  (genclk400khz rise@2500.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.766ns (20.373%)  route 2.994ns (79.627%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.037ns = ( 2509.037 - 2500.000 ) 
    Source Clock Delay      (SCD):    9.788ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.626     9.788    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X8Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.518    10.306 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/Q
                         net (fo=27, routed)          0.896    11.202    u_pmod_hygro_i2c_solo/s_hygro_drv_pr_state[4]
    SLICE_X11Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.326 f  u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2/O
                         net (fo=3, routed)           0.781    12.107    u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.231 r  u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1/O
                         net (fo=16, routed)          1.317    13.548    u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1_n_0
    SLICE_X29Y75         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.501  2509.037    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y75         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[3]/C
                         clock pessimism              0.706  2509.743    
                         clock uncertainty           -0.210  2509.534    
    SLICE_X29Y75         FDRE (Setup_fdre_C_CE)      -0.205  2509.329    u_pmod_hygro_i2c_solo/s_temp_aux_reg[3]
  -------------------------------------------------------------------
                         required time                       2509.328    
                         arrival time                         -13.548    
  -------------------------------------------------------------------
                         slack                               2495.780    

Slack (MET) :             2495.804ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/s_i_aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500.000ns  (genclk400khz rise@2500.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.599%)  route 3.192ns (79.400%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 2509.040 - 2500.000 ) 
    Source Clock Delay      (SCD):    9.790ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.628     9.790    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X11Y72         FDRE                                         r  u_pmod_hygro_i2c_solo/s_i_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456    10.246 f  u_pmod_hygro_i2c_solo/s_i_aux_reg[1]/Q
                         net (fo=10, routed)          1.087    11.334    u_pmod_hygro_i2c_solo/s_i_aux[1]
    SLICE_X9Y73          LUT6 (Prop_lut6_I3_O)        0.124    11.458 f  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[1]_i_2/O
                         net (fo=2, routed)           0.325    11.783    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[1]_i_2_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I5_O)        0.124    11.907 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[3]_i_2/O
                         net (fo=1, routed)           1.779    13.686    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[3]_i_2_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I2_O)        0.124    13.810 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[3]_i_1/O
                         net (fo=1, routed)           0.000    13.810    u_pmod_hygro_i2c_solo/s_hygro_drv_nx_state[3]
    SLICE_X8Y74          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.504  2509.040    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X8Y74          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[3]/C
                         clock pessimism              0.706  2509.746    
                         clock uncertainty           -0.210  2509.537    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.077  2509.614    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[3]
  -------------------------------------------------------------------
                         required time                       2509.614    
                         arrival time                         -13.810    
  -------------------------------------------------------------------
                         slack                               2495.804    

Slack (MET) :             2495.926ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500.000ns  (genclk400khz rise@2500.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.766ns (21.179%)  route 2.851ns (78.821%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 2509.040 - 2500.000 ) 
    Source Clock Delay      (SCD):    9.788ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.626     9.788    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X8Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.518    10.306 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/Q
                         net (fo=27, routed)          0.896    11.202    u_pmod_hygro_i2c_solo/s_hygro_drv_pr_state[4]
    SLICE_X11Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.326 f  u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2/O
                         net (fo=3, routed)           0.781    12.107    u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.231 r  u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1/O
                         net (fo=16, routed)          1.174    13.405    u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.504  2509.040    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[4]/C
                         clock pessimism              0.706  2509.746    
                         clock uncertainty           -0.210  2509.537    
    SLICE_X29Y77         FDRE (Setup_fdre_C_CE)      -0.205  2509.332    u_pmod_hygro_i2c_solo/s_temp_aux_reg[4]
  -------------------------------------------------------------------
                         required time                       2509.331    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                               2495.926    

Slack (MET) :             2495.926ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500.000ns  (genclk400khz rise@2500.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.766ns (21.179%)  route 2.851ns (78.821%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 2509.040 - 2500.000 ) 
    Source Clock Delay      (SCD):    9.788ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.626     9.788    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X8Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.518    10.306 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/Q
                         net (fo=27, routed)          0.896    11.202    u_pmod_hygro_i2c_solo/s_hygro_drv_pr_state[4]
    SLICE_X11Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.326 f  u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2/O
                         net (fo=3, routed)           0.781    12.107    u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.231 r  u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1/O
                         net (fo=16, routed)          1.174    13.405    u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.504  2509.040    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[5]/C
                         clock pessimism              0.706  2509.746    
                         clock uncertainty           -0.210  2509.537    
    SLICE_X29Y77         FDRE (Setup_fdre_C_CE)      -0.205  2509.332    u_pmod_hygro_i2c_solo/s_temp_aux_reg[5]
  -------------------------------------------------------------------
                         required time                       2509.331    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                               2495.926    

Slack (MET) :             2495.926ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2500.000ns  (genclk400khz rise@2500.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        3.617ns  (logic 0.766ns (21.179%)  route 2.851ns (78.821%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 2509.040 - 2500.000 ) 
    Source Clock Delay      (SCD):    9.788ns
    Clock Pessimism Removal (CPR):    0.706ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.626     9.788    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X8Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y73          FDRE (Prop_fdre_C_Q)         0.518    10.306 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/Q
                         net (fo=27, routed)          0.896    11.202    u_pmod_hygro_i2c_solo/s_hygro_drv_pr_state[4]
    SLICE_X11Y73         LUT2 (Prop_lut2_I1_O)        0.124    11.326 f  u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2/O
                         net (fo=3, routed)           0.781    12.107    u_pmod_hygro_i2c_solo/s_humid_aux[15]_i_2_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I1_O)        0.124    12.231 r  u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1/O
                         net (fo=16, routed)          1.174    13.405    u_pmod_hygro_i2c_solo/s_temp_aux[15]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.504  2509.040    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[6]/C
                         clock pessimism              0.706  2509.746    
                         clock uncertainty           -0.210  2509.537    
    SLICE_X29Y77         FDRE (Setup_fdre_C_CE)      -0.205  2509.332    u_pmod_hygro_i2c_solo/s_temp_aux_reg[6]
  -------------------------------------------------------------------
                         required time                       2509.331    
                         arrival time                         -13.405    
  -------------------------------------------------------------------
                         slack                               2495.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.776%)  route 0.173ns (48.224%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.054ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.920ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.563     3.120    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X15Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141     3.261 r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[4]/Q
                         net (fo=7, routed)           0.173     3.434    u_pmod_hygro_i2c_solo/s_hold_read_aux_reg_n_0_[4]
    SLICE_X14Y71         LUT6 (Prop_lut6_I2_O)        0.045     3.479 r  u_pmod_hygro_i2c_solo/s_hold_read_aux[7]_i_1/O
                         net (fo=1, routed)           0.000     3.479    u_pmod_hygro_i2c_solo/s_hold_read_val[7]
    SLICE_X14Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.832     4.054    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X14Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[7]/C
                         clock pessimism             -0.920     3.133    
    SLICE_X14Y71         FDRE (Hold_fdre_C_D)         0.121     3.254    u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.254    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_i2c_clk_ce0_reg/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.560     3.117    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X10Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164     3.281 r  u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1_reg[0]/Q
                         net (fo=5, routed)           0.175     3.456    u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1[0]
    SLICE_X10Y74         LUT2 (Prop_lut2_I0_O)        0.045     3.501 r  u_pmod_hygro_i2c_solo/s_i2c_clk_ce0_i_1/O
                         net (fo=1, routed)           0.000     3.501    u_pmod_hygro_i2c_solo/s_i2c_clk_ce0_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/s_i2c_clk_ce0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.828     4.050    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X10Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/s_i2c_clk_ce0_reg/C
                         clock pessimism             -0.932     3.117    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.121     3.238    u_pmod_hygro_i2c_solo/s_i2c_clk_ce0_reg
  -------------------------------------------------------------------
                         required time                         -3.238    
                         arrival time                           3.501    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_i_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.053ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.563     3.120    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X11Y72         FDRE                                         r  u_pmod_hygro_i2c_solo/s_i_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     3.261 r  u_pmod_hygro_i2c_solo/s_i_aux_reg[3]/Q
                         net (fo=9, routed)           0.192     3.453    u_pmod_hygro_i2c_solo/s_i_aux[3]
    SLICE_X11Y72         LUT5 (Prop_lut5_I3_O)        0.042     3.495 r  u_pmod_hygro_i2c_solo/s_i_aux[3]_i_1/O
                         net (fo=1, routed)           0.000     3.495    u_pmod_hygro_i2c_solo/s_i_val[3]
    SLICE_X11Y72         FDRE                                         r  u_pmod_hygro_i2c_solo/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.831     4.053    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X11Y72         FDRE                                         r  u_pmod_hygro_i2c_solo/s_i_aux_reg[3]/C
                         clock pessimism             -0.932     3.120    
    SLICE_X11Y72         FDRE (Hold_fdre_C_D)         0.105     3.225    u_pmod_hygro_i2c_solo/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.225    
                         arrival time                           3.495    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.055ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.933ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.564     3.121    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X14Y70         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y70         FDRE (Prop_fdre_C_Q)         0.164     3.285 f  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[0]/Q
                         net (fo=7, routed)           0.186     3.471    u_pmod_hygro_i2c_solo/s_hold_read_aux_reg_n_0_[0]
    SLICE_X14Y70         LUT2 (Prop_lut2_I0_O)        0.045     3.516 r  u_pmod_hygro_i2c_solo/s_hold_read_aux[0]_i_1/O
                         net (fo=1, routed)           0.000     3.516    u_pmod_hygro_i2c_solo/s_hold_read_aux[0]_i_1_n_0
    SLICE_X14Y70         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.833     4.055    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X14Y70         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[0]/C
                         clock pessimism             -0.933     3.121    
    SLICE_X14Y70         FDRE (Hold_fdre_C_D)         0.120     3.241    u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.516    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.054ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.933ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.563     3.120    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X15Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y71         FDRE (Prop_fdre_C_Q)         0.141     3.261 r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[5]/Q
                         net (fo=6, routed)           0.180     3.441    u_pmod_hygro_i2c_solo/s_hold_read_aux_reg_n_0_[5]
    SLICE_X15Y71         LUT4 (Prop_lut4_I2_O)        0.045     3.486 r  u_pmod_hygro_i2c_solo/s_hold_read_aux[5]_i_1/O
                         net (fo=1, routed)           0.000     3.486    u_pmod_hygro_i2c_solo/s_hold_read_val[5]
    SLICE_X15Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.832     4.054    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X15Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[5]/C
                         clock pessimism             -0.933     3.120    
    SLICE_X15Y71         FDRE (Hold_fdre_C_D)         0.091     3.211    u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.486    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.054ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.933ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.563     3.120    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X14Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y71         FDRE (Prop_fdre_C_Q)         0.164     3.284 r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[6]/Q
                         net (fo=6, routed)           0.186     3.470    u_pmod_hygro_i2c_solo/s_hold_read_aux_reg_n_0_[6]
    SLICE_X14Y71         LUT5 (Prop_lut5_I3_O)        0.045     3.515 r  u_pmod_hygro_i2c_solo/s_hold_read_aux[6]_i_1/O
                         net (fo=1, routed)           0.000     3.515    u_pmod_hygro_i2c_solo/s_hold_read_val[6]
    SLICE_X14Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.832     4.054    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X14Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[6]/C
                         clock pessimism             -0.933     3.120    
    SLICE_X14Y71         FDRE (Hold_fdre_C_D)         0.120     3.240    u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.240    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/o_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/o_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.209ns (52.542%)  route 0.189ns (47.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.560     3.117    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X12Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/o_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.164     3.281 r  u_pmod_hygro_i2c_solo/o_valid_reg/Q
                         net (fo=33, routed)          0.189     3.470    u_pmod_hygro_i2c_solo/o_valid
    SLICE_X12Y74         LUT6 (Prop_lut6_I3_O)        0.045     3.515 r  u_pmod_hygro_i2c_solo/o_valid_i_1/O
                         net (fo=1, routed)           0.000     3.515    u_pmod_hygro_i2c_solo/o_valid_i_1_n_0
    SLICE_X12Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/o_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.828     4.050    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X12Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/o_valid_reg/C
                         clock pessimism             -0.932     3.117    
    SLICE_X12Y74         FDRE (Hold_fdre_C_D)         0.120     3.237    u_pmod_hygro_i2c_solo/o_valid_reg
  -------------------------------------------------------------------
                         required time                         -3.237    
                         arrival time                           3.515    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_humid_aux_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_humid_aux_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.102%)  route 0.176ns (57.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.051ns
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.561     3.118    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X13Y76         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.128     3.246 r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[7]/Q
                         net (fo=2, routed)           0.176     3.422    u_pmod_hygro_i2c_solo/o_humid[7]
    SLICE_X13Y76         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.829     4.051    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X13Y76         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[8]/C
                         clock pessimism             -0.932     3.118    
    SLICE_X13Y76         FDRE (Hold_fdre_C_D)         0.023     3.141    u_pmod_hygro_i2c_solo/s_humid_aux_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.141    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_humid_aux_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_humid_aux_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.280%)  route 0.209ns (59.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.053ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.932ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.563     3.120    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X13Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     3.261 r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[12]/Q
                         net (fo=2, routed)           0.209     3.470    u_pmod_hygro_i2c_solo/o_humid[12]
    SLICE_X13Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.831     4.053    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X13Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[13]/C
                         clock pessimism             -0.932     3.120    
    SLICE_X13Y77         FDRE (Hold_fdre_C_D)         0.066     3.186    u_pmod_hygro_i2c_solo/s_humid_aux_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_temp_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.806%)  route 0.213ns (60.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.931ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.560     3.117    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141     3.258 r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[5]/Q
                         net (fo=2, routed)           0.213     3.471    u_pmod_hygro_i2c_solo/o_temp[5]
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.827     4.049    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[6]/C
                         clock pessimism             -0.931     3.117    
    SLICE_X29Y77         FDRE (Hold_fdre_C_D)         0.070     3.187    u_pmod_hygro_i2c_solo/s_temp_aux_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.187    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.284    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         genclk400khz
Waveform(ns):       { 0.000 1250.000 }
Period(ns):         2500.000
Sources:            { u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         2500.000    2497.845   BUFGCTRL_X0Y0  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         2500.000    2499.000   SLICE_X10Y73   u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2500.000    2499.000   SLICE_X10Y73   u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2500.000    2499.000   SLICE_X12Y72   u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         2500.000    2499.000   SLICE_X8Y74    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         2500.000    2499.000   SLICE_X8Y73    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         2500.000    2499.000   SLICE_X12Y74   u_pmod_hygro_i2c_solo/o_valid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         2500.000    2499.000   SLICE_X10Y74   u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         2500.000    2499.000   SLICE_X10Y74   u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         2500.000    2499.000   SLICE_X9Y73    u_pmod_hygro_i2c_solo/s_config_aux_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X14Y70   u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X15Y70   u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X15Y70   u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X15Y70   u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X11Y72   u_pmod_hygro_i2c_solo/s_i_aux_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X11Y72   u_pmod_hygro_i2c_solo/s_i_aux_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X11Y72   u_pmod_hygro_i2c_solo/s_i_aux_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X10Y73   u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X10Y73   u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X10Y73   u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X10Y73   u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X10Y73   u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X8Y74    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X8Y73    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X12Y74   u_pmod_hygro_i2c_solo/o_valid_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X9Y73    u_pmod_hygro_i2c_solo/s_config_aux_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X13Y74   u_pmod_hygro_i2c_solo/s_humid_aux_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X13Y76   u_pmod_hygro_i2c_solo/s_humid_aux_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X13Y76   u_pmod_hygro_i2c_solo/s_humid_aux_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         1250.000    1249.500   SLICE_X13Y74   u_pmod_hygro_i2c_solo/s_humid_aux_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  s_clk_7_37mhz

Setup :            0  Failing Endpoints,  Worst Slack      130.838ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       67.320ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             130.838ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
                            (rising edge-triggered cell FIFO18E1 clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.668ns (17.590%)  route 3.130ns (82.410%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.947ns = ( 141.587 - 135.640 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.691     6.309    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y126         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     6.827 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=7, routed)           2.510     9.338    u_uart_tx_only/s_ce_baud_1x
    SLICE_X5Y92          LUT2 (Prop_lut2_I1_O)        0.150     9.488 r  u_uart_tx_only/u_fifo_uart_tx_0_i_1/O
                         net (fo=1, routed)           0.619    10.107    u_uart_tx_only/u_fifo_uart_tx_0/RDEN
    RAMB18_X0Y36         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.561   141.587    u_uart_tx_only/u_fifo_uart_tx_0/RDCLK
    RAMB18_X0Y36         FIFO18E1                                     r  u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.232   141.819    
                         clock uncertainty           -0.245   141.574    
    RAMB18_X0Y36         FIFO18E1 (Setup_fifo18e1_RDCLK_RDEN)
                                                     -0.629   140.945    u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                        140.945    
                         arrival time                         -10.107    
  -------------------------------------------------------------------
                         slack                                130.838    

Slack (MET) :             130.872ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.672ns (16.688%)  route 3.355ns (83.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 141.629 - 135.640 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.691     6.309    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y126         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     6.827 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=7, routed)           2.578     9.405    u_uart_tx_only/s_ce_baud_1x
    SLICE_X0Y91          LUT3 (Prop_lut3_I0_O)        0.154     9.559 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.777    10.336    u_uart_tx_only/s_i_aux
    SLICE_X5Y92          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.602   141.629    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y92          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
                         clock pessimism              0.232   141.861    
                         clock uncertainty           -0.245   141.616    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.408   141.208    u_uart_tx_only/s_i_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.208    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                130.872    

Slack (MET) :             130.872ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.672ns (16.688%)  route 3.355ns (83.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 141.629 - 135.640 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.691     6.309    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y126         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     6.827 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=7, routed)           2.578     9.405    u_uart_tx_only/s_ce_baud_1x
    SLICE_X0Y91          LUT3 (Prop_lut3_I0_O)        0.154     9.559 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.777    10.336    u_uart_tx_only/s_i_aux
    SLICE_X5Y92          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.602   141.629    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y92          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
                         clock pessimism              0.232   141.861    
                         clock uncertainty           -0.245   141.616    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.408   141.208    u_uart_tx_only/s_i_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.208    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                130.872    

Slack (MET) :             130.872ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.027ns  (logic 0.672ns (16.688%)  route 3.355ns (83.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.989ns = ( 141.629 - 135.640 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.691     6.309    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y126         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     6.827 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=7, routed)           2.578     9.405    u_uart_tx_only/s_ce_baud_1x
    SLICE_X0Y91          LUT3 (Prop_lut3_I0_O)        0.154     9.559 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.777    10.336    u_uart_tx_only/s_i_aux
    SLICE_X5Y92          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.602   141.629    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y92          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism              0.232   141.861    
                         clock uncertainty           -0.245   141.616    
    SLICE_X5Y92          FDRE (Setup_fdre_C_CE)      -0.408   141.208    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.208    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                130.872    

Slack (MET) :             130.910ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.890ns (19.644%)  route 3.641ns (80.356%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns = ( 141.601 - 135.640 ) 
    Source Clock Delay      (SCD):    6.319ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.701     6.319    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y133         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y133         FDRE (Prop_fdre_C_Q)         0.518     6.837 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[28]/Q
                         net (fo=2, routed)           0.683     7.521    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[28]
    SLICE_X3Y133         LUT4 (Prop_lut4_I1_O)        0.124     7.645 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7/O
                         net (fo=1, routed)           0.792     8.437    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_7_n_0
    SLICE_X0Y133         LUT5 (Prop_lut5_I4_O)        0.124     8.561 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3/O
                         net (fo=32, routed)          2.165    10.726    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_i_3_n_0
    SLICE_X2Y127         LUT5 (Prop_lut5_I1_O)        0.124    10.850 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    10.850    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[3]
    SLICE_X2Y127         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.575   141.601    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y127         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]/C
                         clock pessimism              0.327   141.928    
                         clock uncertainty           -0.245   141.683    
    SLICE_X2Y127         FDRE (Setup_fdre_C_D)        0.077   141.760    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        141.760    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                130.910    

Slack (MET) :             130.938ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.642ns (15.425%)  route 3.520ns (84.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 141.628 - 135.640 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.691     6.309    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y126         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     6.827 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=7, routed)           2.578     9.405    u_uart_tx_only/s_ce_baud_1x
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.124     9.529 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.942    10.471    u_uart_tx_only/s_data_aux
    SLICE_X5Y89          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.601   141.628    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y89          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[0]/C
                         clock pessimism              0.232   141.860    
                         clock uncertainty           -0.245   141.615    
    SLICE_X5Y89          FDRE (Setup_fdre_C_CE)      -0.205   141.410    u_uart_tx_only/s_data_aux_reg[0]
  -------------------------------------------------------------------
                         required time                        141.410    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                130.938    

Slack (MET) :             130.938ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.642ns (15.425%)  route 3.520ns (84.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 141.628 - 135.640 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.691     6.309    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y126         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     6.827 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=7, routed)           2.578     9.405    u_uart_tx_only/s_ce_baud_1x
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.124     9.529 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.942    10.471    u_uart_tx_only/s_data_aux
    SLICE_X5Y89          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.601   141.628    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y89          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[1]/C
                         clock pessimism              0.232   141.860    
                         clock uncertainty           -0.245   141.615    
    SLICE_X5Y89          FDRE (Setup_fdre_C_CE)      -0.205   141.410    u_uart_tx_only/s_data_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.410    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                130.938    

Slack (MET) :             130.938ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.642ns (15.425%)  route 3.520ns (84.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 141.628 - 135.640 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.691     6.309    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y126         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     6.827 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=7, routed)           2.578     9.405    u_uart_tx_only/s_ce_baud_1x
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.124     9.529 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.942    10.471    u_uart_tx_only/s_data_aux
    SLICE_X5Y89          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.601   141.628    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y89          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[2]/C
                         clock pessimism              0.232   141.860    
                         clock uncertainty           -0.245   141.615    
    SLICE_X5Y89          FDRE (Setup_fdre_C_CE)      -0.205   141.410    u_uart_tx_only/s_data_aux_reg[2]
  -------------------------------------------------------------------
                         required time                        141.410    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                130.938    

Slack (MET) :             130.938ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_data_aux_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.642ns (15.425%)  route 3.520ns (84.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 141.628 - 135.640 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.691     6.309    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y126         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     6.827 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=7, routed)           2.578     9.405    u_uart_tx_only/s_ce_baud_1x
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.124     9.529 r  u_uart_tx_only/s_data_aux[7]_i_1/O
                         net (fo=8, routed)           0.942    10.471    u_uart_tx_only/s_data_aux
    SLICE_X5Y89          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.601   141.628    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y89          FDRE                                         r  u_uart_tx_only/s_data_aux_reg[3]/C
                         clock pessimism              0.232   141.860    
                         clock uncertainty           -0.245   141.615    
    SLICE_X5Y89          FDRE (Setup_fdre_C_CE)      -0.205   141.410    u_uart_tx_only/s_data_aux_reg[3]
  -------------------------------------------------------------------
                         required time                        141.410    
                         arrival time                         -10.471    
  -------------------------------------------------------------------
                         slack                                130.938    

Slack (MET) :             131.023ns  (required time - arrival time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            135.640ns  (s_clk_7_37mhz rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.672ns (17.330%)  route 3.206ns (82.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 141.631 - 135.640 ) 
    Source Clock Delay      (SCD):    6.309ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.245ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.691     6.309    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X2Y126         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y126         FDRE (Prop_fdre_C_Q)         0.518     6.827 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_ce_reg/Q
                         net (fo=7, routed)           2.578     9.405    u_uart_tx_only/s_ce_baud_1x
    SLICE_X0Y91          LUT3 (Prop_lut3_I0_O)        0.154     9.559 r  u_uart_tx_only/s_i_aux[3]_i_1/O
                         net (fo=4, routed)           0.628    10.187    u_uart_tx_only/s_i_aux
    SLICE_X1Y91          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                    135.640   135.640 r  
    E3                                                0.000   135.640 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   135.640    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   137.051 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162   138.213    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   138.296 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   139.935    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   140.026 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.604   141.631    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X1Y91          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[1]/C
                         clock pessimism              0.232   141.863    
                         clock uncertainty           -0.245   141.618    
    SLICE_X1Y91          FDRE (Setup_fdre_C_CE)      -0.408   141.210    u_uart_tx_only/s_i_aux_reg[1]
  -------------------------------------------------------------------
                         required time                        141.210    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                131.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.130%)  route 0.193ns (50.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.602     1.866    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y92          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  u_uart_tx_only/s_i_aux_reg[2]/Q
                         net (fo=5, routed)           0.193     2.200    u_uart_tx_only/s_i_aux_reg_n_0_[2]
    SLICE_X0Y92          LUT6 (Prop_lut6_I2_O)        0.045     2.245 r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.245    u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state[3]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.876     2.419    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X0Y92          FDRE                                         r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[3]/C
                         clock pessimism             -0.512     1.906    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.092     1.998    u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.460%)  route 0.199ns (58.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.591     1.855    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X4Y132         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y132         FDPE (Prop_fdpe_C_Q)         0.141     1.996 r  u_reset_synch_7_37mhz/s_rst_shift_reg[6]/Q
                         net (fo=1, routed)           0.199     2.196    u_reset_synch_7_37mhz/p_0_in[7]
    SLICE_X4Y130         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.857     2.401    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X4Y130         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[7]/C
                         clock pessimism             -0.533     1.867    
    SLICE_X4Y130         FDPE (Hold_fdpe_C_D)         0.059     1.926    u_reset_synch_7_37mhz/s_rst_shift_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/eo_uart_tx_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.466%)  route 0.175ns (45.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.603     1.867    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X2Y92          FDRE                                         r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     2.031 f  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[1]/Q
                         net (fo=6, routed)           0.175     2.206    u_uart_tx_only/s_data_val
    SLICE_X0Y91          LUT6 (Prop_lut6_I0_O)        0.045     2.251 r  u_uart_tx_only/eo_uart_tx_i_1/O
                         net (fo=1, routed)           0.000     2.251    u_uart_tx_only/so_uart_tx
    SLICE_X0Y91          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.876     2.419    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X0Y91          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
                         clock pessimism             -0.535     1.883    
    SLICE_X0Y91          FDSE (Hold_fdse_C_D)         0.092     1.975    u_uart_tx_only/eo_uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.918%)  route 0.204ns (59.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.861    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X4Y145         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDPE (Prop_fdpe_C_Q)         0.141     2.002 r  u_reset_synch_7_37mhz/s_rst_shift_reg[0]/Q
                         net (fo=1, routed)           0.204     2.206    u_reset_synch_7_37mhz/p_0_in[1]
    SLICE_X4Y145         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.867     2.411    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X4Y145         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X4Y145         FDPE (Hold_fdpe_C_D)         0.066     1.927    u_reset_synch_7_37mhz/s_rst_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.586     1.850    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y126         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y126         FDRE (Prop_fdre_C_Q)         0.141     1.991 f  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/Q
                         net (fo=3, routed)           0.185     2.176    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg_n_0_[0]
    SLICE_X0Y126         LUT1 (Prop_lut1_I0_O)        0.045     2.221 r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.221    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt[0]
    SLICE_X0Y126         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.855     2.399    u_uart_tx_only/u_baud_1x_ce_divider/i_clk_mhz
    SLICE_X0Y126         FDRE                                         r  u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]/C
                         clock pessimism             -0.548     1.850    
    SLICE_X0Y126         FDRE (Hold_fdre_C_D)         0.091     1.941    u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[10]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.963%)  route 0.251ns (64.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.584     1.848    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X5Y124         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y124         FDPE (Prop_fdpe_C_Q)         0.141     1.989 r  u_reset_synch_7_37mhz/s_rst_shift_reg[9]/Q
                         net (fo=1, routed)           0.251     2.240    u_reset_synch_7_37mhz/p_0_in[10]
    SLICE_X3Y122         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.858     2.401    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X3Y122         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
                         clock pessimism             -0.512     1.888    
    SLICE_X3Y122         FDPE (Hold_fdpe_C_D)         0.057     1.945    u_reset_synch_7_37mhz/s_rst_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 u_uart_tx_only/s_i_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/s_i_aux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.969%)  route 0.219ns (54.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.416ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.602     1.866    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y92          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  u_uart_tx_only/s_i_aux_reg[0]/Q
                         net (fo=8, routed)           0.219     2.226    u_uart_tx_only/s_i_aux_reg_n_0_[0]
    SLICE_X5Y92          LUT5 (Prop_lut5_I3_O)        0.045     2.271 r  u_uart_tx_only/s_i_aux[3]_i_2/O
                         net (fo=1, routed)           0.000     2.271    u_uart_tx_only/s_i_aux[3]_i_2_n_0
    SLICE_X5Y92          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.873     2.416    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X5Y92          FDRE                                         r  u_uart_tx_only/s_i_aux_reg[3]/C
                         clock pessimism             -0.549     1.866    
    SLICE_X5Y92          FDRE (Hold_fdre_C_D)         0.107     1.973    u_uart_tx_only/s_i_aux_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.741%)  route 0.223ns (61.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.402ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.590     1.854    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X4Y118         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y118         FDPE (Prop_fdpe_C_Q)         0.141     1.995 r  u_reset_synch_7_37mhz/s_rst_shift_reg[12]/Q
                         net (fo=1, routed)           0.223     2.218    u_reset_synch_7_37mhz/p_0_in[13]
    SLICE_X4Y118         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.859     2.402    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X4Y118         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
                         clock pessimism             -0.547     1.854    
    SLICE_X4Y118         FDPE (Hold_fdpe_C_D)         0.061     1.915    u_reset_synch_7_37mhz/s_rst_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.603     1.867    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X0Y92          FDRE                                         r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[2]/Q
                         net (fo=10, routed)          0.208     2.216    u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg_n_0_[2]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.045     2.261 r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.261    u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state[2]_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.876     2.419    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X0Y92          FDRE                                         r  u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[2]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.091     1.958    u_uart_tx_only/FSM_onehot_s_uarttxonly_pr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.261    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            u_reset_synch_7_37mhz/s_rst_shift_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             s_clk_7_37mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_7_37mhz rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.653%)  route 0.233ns (62.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.411ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.597     1.861    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X4Y145         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y145         FDPE (Prop_fdpe_C_Q)         0.141     2.002 r  u_reset_synch_7_37mhz/s_rst_shift_reg[1]/Q
                         net (fo=1, routed)           0.233     2.236    u_reset_synch_7_37mhz/p_0_in[2]
    SLICE_X4Y145         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.867     2.411    u_reset_synch_7_37mhz/i_clk_mhz
    SLICE_X4Y145         FDPE                                         r  u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
                         clock pessimism             -0.549     1.861    
    SLICE_X4Y145         FDPE (Hold_fdpe_C_D)         0.070     1.931    u_reset_synch_7_37mhz/s_rst_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.304    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_7_37mhz
Waveform(ns):       { 0.000 67.820 }
Period(ns):         135.640
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         135.640     133.064    RAMB18_X0Y36     u_uart_tx_only/u_fifo_uart_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     BUFG/I              n/a            2.155         135.640     133.485    BUFGCTRL_X0Y17   s_clk_7_37mhz_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         135.640     134.391    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y145     u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X3Y122     u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y118     u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y118     u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y118     u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y145     u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         135.640     134.640    SLICE_X4Y145     u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       135.640     77.720     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y145     u_reset_synch_7_37mhz/s_rst_shift_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y145     u_reset_synch_7_37mhz/s_rst_shift_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y145     u_reset_synch_7_37mhz/s_rst_shift_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y132     u_reset_synch_7_37mhz/s_rst_shift_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y132     u_reset_synch_7_37mhz/s_rst_shift_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y130     u_reset_synch_7_37mhz/s_rst_shift_reg[7]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X3Y122     u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y118     u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y118     u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y118     u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X3Y122     u_reset_synch_7_37mhz/s_rst_shift_reg[10]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y118     u_reset_synch_7_37mhz/s_rst_shift_reg[11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y118     u_reset_synch_7_37mhz/s_rst_shift_reg[12]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y118     u_reset_synch_7_37mhz/s_rst_shift_reg[13]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y138     u_reset_synch_7_37mhz/s_rst_shift_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y135     u_reset_synch_7_37mhz/s_rst_shift_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X4Y130     u_reset_synch_7_37mhz/s_rst_shift_reg[7]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         67.820      67.320     SLICE_X5Y124     u_reset_synch_7_37mhz/s_rst_shift_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y131     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         67.820      67.320     SLICE_X0Y131     u_uart_tx_only/u_baud_1x_ce_divider/s_clk_div_cnt_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_clkfbout
  To Clock:  s_clk_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_clkfbout
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  VIRTUAL_clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9999961.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9999961.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 3.949ns (57.763%)  route 2.888ns (42.237%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.456ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.675     7.456    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.456     7.912 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           2.888    10.800    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.293 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.293    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -14.293    
  -------------------------------------------------------------------
                         slack                              9999961.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.058ns  (logic 4.124ns (68.066%)  route 1.935ns (31.934%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.365     7.146    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419     7.565 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=2, routed)           1.935     9.500    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         3.705    13.204 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.204    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.204    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.693ns  (logic 4.021ns (70.628%)  route 1.672ns (29.372%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.282ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.501     7.282    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y140         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.456     7.738 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           1.672     9.410    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         3.565    12.975 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.975    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 4.022ns (70.093%)  route 1.716ns (29.907%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.365     7.146    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.456     7.602 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           1.716     9.318    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         3.566    12.884 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.884    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -12.884    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 4.145ns (71.041%)  route 1.690ns (28.959%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.365     7.146    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419     7.565 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=2, routed)           1.690     9.255    eo_ssd_pmod0_OBUF[0]
    D12                  OBUF (Prop_obuf_I_O)         3.726    12.980 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.980    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -12.980    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 3.999ns (70.293%)  route 1.690ns (29.707%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.365     7.146    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.456     7.602 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           1.690     9.292    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         3.543    12.835 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.835    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -12.835    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 4.144ns (67.182%)  route 2.025ns (32.818%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.365     7.146    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.419     7.565 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           2.025     9.590    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         3.725    13.315 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.315    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.315    
  -------------------------------------------------------------------
                         slack                              9999962.000    

Slack (MET) :             9999962.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Max at Slow Process Corner
  Requirement:            10000000.000ns  (VIRTUAL_clk100hz_ssd rise@10000000.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 4.015ns (70.600%)  route 1.672ns (29.400%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           24.000ns
  Clock Path Skew:        -7.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10000000.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    7.505ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.723     7.505    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.456     7.961 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           1.672     9.632    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         3.559    13.191 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.191    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
                         ideal clock network latency
                                                      0.000 10000000.000    
                         clock pessimism              0.000 10000000.000    
                         clock uncertainty           -0.535 9999999.000    
                         output delay               -24.000 9999975.000    
  -------------------------------------------------------------------
                         required time                      9999975.000    
                         arrival time                         -13.191    
  -------------------------------------------------------------------
                         slack                              9999962.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[4]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 1.385ns (80.099%)  route 0.344ns (19.901%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.162     2.163    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.141     2.304 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/Q
                         net (fo=1, routed)           0.344     2.648    eo_ssd_pmod0_OBUF[4]
    D13                  OBUF (Prop_obuf_I_O)         1.244     3.892 r  eo_ssd_pmod0_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.892    eo_ssd_pmod0[4]
    D13                                                               r  eo_ssd_pmod0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.892    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[2]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 1.408ns (79.581%)  route 0.361ns (20.419%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.162     2.163    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.141     2.304 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/Q
                         net (fo=1, routed)           0.361     2.665    eo_ssd_pmod0_OBUF[2]
    A11                  OBUF (Prop_obuf_I_O)         1.267     3.932 r  eo_ssd_pmod0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.932    eo_ssd_pmod0[2]
    A11                                                               r  eo_ssd_pmod0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.932    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[1]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.749ns  (logic 1.406ns (80.389%)  route 0.343ns (19.611%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.195ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.194     2.195    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y140         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141     2.336 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/Q
                         net (fo=1, routed)           0.343     2.679    eo_ssd_pmod0_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.944 r  eo_ssd_pmod0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.944    eo_ssd_pmod0[1]
    B11                                                               r  eo_ssd_pmod0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.944    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[3]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 1.433ns (80.170%)  route 0.355ns (19.830%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.162     2.163    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.128     2.291 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=2, routed)           0.355     2.646    eo_ssd_pmod0_OBUF[0]
    D12                  OBUF (Prop_obuf_I_O)         1.305     3.951 r  eo_ssd_pmod0_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.951    eo_ssd_pmod0[3]
    D12                                                               r  eo_ssd_pmod0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.951    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[0]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 1.413ns (75.327%)  route 0.463ns (24.673%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.162     2.163    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.128     2.291 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/Q
                         net (fo=2, routed)           0.463     2.754    eo_ssd_pmod0_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.285     4.038 r  eo_ssd_pmod0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.038    eo_ssd_pmod0[0]
    G13                                                               r  eo_ssd_pmod0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.038    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[6]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 1.400ns (81.030%)  route 0.328ns (18.970%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.319ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.317     2.319    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     2.460 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/Q
                         net (fo=1, routed)           0.328     2.788    eo_ssd_pmod0_OBUF[6]
    A18                  OBUF (Prop_obuf_I_O)         1.259     4.047 r  eo_ssd_pmod0_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.047    eo_ssd_pmod0[6]
    A18                                                               r  eo_ssd_pmod0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.047    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[5]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 1.435ns (74.448%)  route 0.493ns (25.552%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.162     2.163    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.128     2.291 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/Q
                         net (fo=1, routed)           0.493     2.784    eo_ssd_pmod0_OBUF[5]
    B18                  OBUF (Prop_obuf_I_O)         1.307     4.091 r  eo_ssd_pmod0_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.091    eo_ssd_pmod0[5]
    B18                                                               r  eo_ssd_pmod0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.091    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            eo_ssd_pmod0[7]
                            (output port clocked by VIRTUAL_clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             VIRTUAL_clk100hz_ssd
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk100hz_ssd rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 1.335ns (59.988%)  route 0.891ns (40.012%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.800ns
  Clock Path Skew:        -2.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.304     2.305    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.141     2.446 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/Q
                         net (fo=7, routed)           0.891     3.337    eo_ssd_pmod0_OBUF[7]
    K16                  OBUF (Prop_obuf_I_O)         1.194     4.531 r  eo_ssd_pmod0_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.531    eo_ssd_pmod0[7]
    K16                                                               r  eo_ssd_pmod0[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 2.800     3.335    
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           4.531    
  -------------------------------------------------------------------
                         slack                                  1.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk100hz_ssd
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.715ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.124ns (8.104%)  route 1.406ns (91.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 55.973 - 50.000 ) 
    Source Clock Delay      (SCD):    6.781ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           1.406     8.187    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y139         LUT3 (Prop_lut3_I0_O)        0.124     8.311 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.000     8.311    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X0Y139         FDSE                                         f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587    55.973    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism              0.232    56.205    
                         clock uncertainty           -0.210    55.995    
    SLICE_X0Y139         FDSE (Setup_fdse_C_D)        0.031    56.026    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         56.026    
                         arrival time                          -8.311    
  -------------------------------------------------------------------
                         slack                                 47.715    

Slack (MET) :             47.984ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.124ns (9.852%)  route 1.135ns (90.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.973ns = ( 55.973 - 50.000 ) 
    Source Clock Delay      (SCD):    6.781ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.325    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.456     6.781 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           1.135     7.916    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y139         LUT2 (Prop_lut2_I1_O)        0.124     8.040 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     8.040    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y139         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587    55.973    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.205    
                         clock uncertainty           -0.210    55.995    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)        0.029    56.024    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.024    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                 47.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.045ns (8.709%)  route 0.472ns (91.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.472     2.473    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y139         LUT2 (Prop_lut2_I1_O)        0.045     2.518 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.518    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y139         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.133    
    SLICE_X0Y139         FDRE (Hold_fdre_C_D)         0.091     2.224    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.224    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                            (clock source 'clk100hz_ssd'  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - clk100hz_ssd rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.045ns (7.561%)  route 0.550ns (92.439%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.550     2.552    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/o_clk_div
    SLICE_X0Y139         LUT3 (Prop_lut3_I0_O)        0.045     2.597 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.000     2.597    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_i_1_n_0
    SLICE_X0Y139         FDSE                                         f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                         clock pessimism             -0.278     2.133    
    SLICE_X0Y139         FDSE (Hold_fdse_C_D)         0.092     2.225    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.597    
  -------------------------------------------------------------------
                         slack                                  0.371    





---------------------------------------------------------------------------------------------------
From Clock:  genclk100khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       47.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.362ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk100khz'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            eo_scl_o_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@5050.000ns - genclk100khz fall@5000.000ns)
  Data Path Delay:        1.853ns  (logic 0.248ns (13.386%)  route 1.604ns (86.602%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 5055.897 - 5050.000 ) 
    Source Clock Delay      (SCD):    6.782ns = ( 5006.782 - 5000.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk100khz fall edge)
                                                   5000.000  5000.000 f  
    E3                                                0.000  5000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  5000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  5001.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233  5002.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  5002.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719  5004.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  5004.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707  5006.326    u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.456  5006.782 f  u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.935  5007.717    u_pmod_hygro_i2c_solo/s_i2c_clk_1x
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.124  5007.841 f  u_pmod_hygro_i2c_solo/eo_scl_INST_0_i_4/O
                         net (fo=1, routed)           0.669  5008.510    u_pmod_hygro_i2c_solo/eo_scl_INST_0_i_4_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124  5008.634 f  u_pmod_hygro_i2c_solo/eo_scl_INST_0/O
                         net (fo=1, routed)           0.000  5008.634    eo_scl_o_comb
    SLICE_X8Y72          FDRE                                         f  eo_scl_o_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                   5050.000  5050.000 r  
    E3                                                0.000  5050.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  5050.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  5051.412 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  5052.574    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  5052.657 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  5054.296    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5054.387 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.510  5055.897    s_clk_20mhz_BUFG
    SLICE_X8Y72          FDRE                                         r  eo_scl_o_sync_reg/C
                         clock pessimism              0.232  5056.129    
                         clock uncertainty           -0.210  5055.919    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.077  5055.997    eo_scl_o_sync_reg
  -------------------------------------------------------------------
                         required time                       5055.996    
                         arrival time                       -5008.634    
  -------------------------------------------------------------------
                         slack                                 47.362    

Slack (MET) :             48.182ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk100khz'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk100khz rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.124ns (11.665%)  route 0.939ns (88.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.976ns = ( 55.976 - 50.000 ) 
    Source Clock Delay      (SCD):    6.782ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk100khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707     6.326    u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.456     6.782 r  u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.939     7.721    u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/o_clk_div
    SLICE_X7Y72          LUT2 (Prop_lut2_I1_O)        0.124     7.845 r  u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.845    u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X7Y72          FDRE                                         r  u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.589    55.976    u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/i_clk_mhz
    SLICE_X7Y72          FDRE                                         r  u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.208    
                         clock uncertainty           -0.210    55.998    
    SLICE_X7Y72          FDRE (Setup_fdre_C_D)        0.029    56.027    u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.027    
                         arrival time                          -7.845    
  -------------------------------------------------------------------
                         slack                                 48.182    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk100khz'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@5000.000ns - genclk100khz fall@5000.000ns)
  Data Path Delay:        0.505ns  (logic 0.045ns (8.907%)  route 0.460ns (91.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns = ( 5002.404 - 5000.000 ) 
    Source Clock Delay      (SCD):    1.998ns = ( 5001.998 - 5000.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk100khz fall edge)
                                                   5000.000  5000.000 f  
    E3                                                0.000  5000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  5000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250  5000.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440  5000.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050  5000.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499  5001.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026  5001.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.593  5001.857    u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141  5001.999 f  u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.460  5002.458    u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/o_clk_div
    SLICE_X7Y72          LUT2 (Prop_lut2_I1_O)        0.045  5002.503 r  u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000  5002.503    u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X7Y72          FDRE                                         r  u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                   5000.000  5000.000 r  
    E3                                                0.000  5000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  5000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438  5000.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480  5000.917    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053  5000.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544  5001.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029  5001.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.861  5002.404    u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/i_clk_mhz
    SLICE_X7Y72          FDRE                                         r  u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278  5002.125    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.091  5002.216    u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                      -5002.216    
                         arrival time                        5002.503    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk100khz'  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            eo_scl_o_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk100khz rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.090ns (13.607%)  route 0.571ns (86.393%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk100khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.593     1.857    u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     1.998 r  u_pmod_hygro_i2c_solo/u_i2c_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.351     2.349    u_pmod_hygro_i2c_solo/s_i2c_clk_1x
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.045     2.394 r  u_pmod_hygro_i2c_solo/eo_scl_INST_0_i_4/O
                         net (fo=1, routed)           0.220     2.615    u_pmod_hygro_i2c_solo/eo_scl_INST_0_i_4_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.045     2.660 r  u_pmod_hygro_i2c_solo/eo_scl_INST_0/O
                         net (fo=1, routed)           0.000     2.660    eo_scl_o_comb
    SLICE_X8Y72          FDRE                                         r  eo_scl_o_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.833     2.376    s_clk_20mhz_BUFG
    SLICE_X8Y72          FDRE                                         r  eo_scl_o_sync_reg/C
                         clock pessimism             -0.278     2.097    
    SLICE_X8Y72          FDRE (Hold_fdre_C_D)         0.120     2.217    eo_scl_o_sync_reg
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.442    





---------------------------------------------------------------------------------------------------
From Clock:  genclk400khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       42.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.144ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            eo_sda_o_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        4.015ns  (logic 1.142ns (28.446%)  route 2.873ns (71.554%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 55.897 - 50.000 ) 
    Source Clock Delay      (SCD):    9.789ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.627     9.789    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X10Y73         FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.518    10.307 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[1]/Q
                         net (fo=28, routed)          1.199    11.506    u_pmod_hygro_i2c_solo/s_hygro_drv_pr_state[1]
    SLICE_X8Y72          LUT4 (Prop_lut4_I3_O)        0.152    11.658 r  u_pmod_hygro_i2c_solo/eo_sda_o_INST_0_i_6/O
                         net (fo=2, routed)           0.828    12.486    u_pmod_hygro_i2c_solo/eo_sda_o_INST_0_i_6_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I1_O)        0.348    12.834 r  u_pmod_hygro_i2c_solo/eo_sda_o_INST_0_i_1/O
                         net (fo=1, routed)           0.846    13.680    u_pmod_hygro_i2c_solo/eo_sda_o_INST_0_i_1_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I0_O)        0.124    13.804 r  u_pmod_hygro_i2c_solo/eo_sda_o_INST_0/O
                         net (fo=1, routed)           0.000    13.804    eo_sda_o_comb
    SLICE_X9Y72          FDRE                                         r  eo_sda_o_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.510    55.897    s_clk_20mhz_BUFG
    SLICE_X9Y72          FDRE                                         r  eo_sda_o_sync_reg/C
                         clock pessimism              0.232    56.129    
                         clock uncertainty           -0.210    55.919    
    SLICE_X9Y72          FDRE (Setup_fdre_C_D)        0.029    55.948    eo_sda_o_sync_reg
  -------------------------------------------------------------------
                         required time                         55.948    
                         arrival time                         -13.804    
  -------------------------------------------------------------------
                         slack                                 42.144    

Slack (MET) :             42.444ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            eo_scl_o_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        3.763ns  (logic 0.890ns (23.651%)  route 2.873ns (76.349%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.897ns = ( 55.897 - 50.000 ) 
    Source Clock Delay      (SCD):    9.789ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.627     9.789    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X10Y73         FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.518    10.307 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[1]/Q
                         net (fo=28, routed)          0.939    11.246    u_pmod_hygro_i2c_solo/s_hygro_drv_pr_state[1]
    SLICE_X11Y73         LUT2 (Prop_lut2_I0_O)        0.124    11.370 r  u_pmod_hygro_i2c_solo/eo_scl_INST_0_i_2/O
                         net (fo=5, routed)           1.264    12.635    u_pmod_hygro_i2c_solo/eo_scl_INST_0_i_2_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I4_O)        0.124    12.759 r  u_pmod_hygro_i2c_solo/eo_scl_INST_0_i_4/O
                         net (fo=1, routed)           0.669    13.428    u_pmod_hygro_i2c_solo/eo_scl_INST_0_i_4_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124    13.552 r  u_pmod_hygro_i2c_solo/eo_scl_INST_0/O
                         net (fo=1, routed)           0.000    13.552    eo_scl_o_comb
    SLICE_X8Y72          FDRE                                         r  eo_scl_o_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.510    55.897    s_clk_20mhz_BUFG
    SLICE_X8Y72          FDRE                                         r  eo_scl_o_sync_reg/C
                         clock pessimism              0.232    56.129    
                         clock uncertainty           -0.210    55.919    
    SLICE_X8Y72          FDRE (Setup_fdre_C_D)        0.077    55.996    eo_scl_o_sync_reg
  -------------------------------------------------------------------
                         required time                         55.996    
                         arrival time                         -13.552    
  -------------------------------------------------------------------
                         slack                                 42.444    

Slack (MET) :             44.039ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/o_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.518ns (26.921%)  route 1.406ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 55.896 - 50.000 ) 
    Source Clock Delay      (SCD):    9.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.624     9.786    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X12Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/o_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518    10.304 r  u_pmod_hygro_i2c_solo/o_valid_reg/Q
                         net (fo=33, routed)          1.406    11.710    u_hygro_tester_fsm/i_hygro_valid
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.509    55.896    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[10]/C
                         clock pessimism              0.232    56.128    
                         clock uncertainty           -0.210    55.918    
    SLICE_X12Y76         FDRE (Setup_fdre_C_CE)      -0.169    55.749    u_hygro_tester_fsm/o_display_humid_reg[10]
  -------------------------------------------------------------------
                         required time                         55.749    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                 44.039    

Slack (MET) :             44.039ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/o_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.518ns (26.921%)  route 1.406ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 55.896 - 50.000 ) 
    Source Clock Delay      (SCD):    9.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.624     9.786    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X12Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/o_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518    10.304 r  u_pmod_hygro_i2c_solo/o_valid_reg/Q
                         net (fo=33, routed)          1.406    11.710    u_hygro_tester_fsm/i_hygro_valid
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.509    55.896    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[4]/C
                         clock pessimism              0.232    56.128    
                         clock uncertainty           -0.210    55.918    
    SLICE_X12Y76         FDRE (Setup_fdre_C_CE)      -0.169    55.749    u_hygro_tester_fsm/o_display_humid_reg[4]
  -------------------------------------------------------------------
                         required time                         55.749    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                 44.039    

Slack (MET) :             44.039ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/o_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.518ns (26.921%)  route 1.406ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 55.896 - 50.000 ) 
    Source Clock Delay      (SCD):    9.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.624     9.786    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X12Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/o_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518    10.304 r  u_pmod_hygro_i2c_solo/o_valid_reg/Q
                         net (fo=33, routed)          1.406    11.710    u_hygro_tester_fsm/i_hygro_valid
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.509    55.896    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[5]/C
                         clock pessimism              0.232    56.128    
                         clock uncertainty           -0.210    55.918    
    SLICE_X12Y76         FDRE (Setup_fdre_C_CE)      -0.169    55.749    u_hygro_tester_fsm/o_display_humid_reg[5]
  -------------------------------------------------------------------
                         required time                         55.749    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                 44.039    

Slack (MET) :             44.039ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/o_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.518ns (26.921%)  route 1.406ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 55.896 - 50.000 ) 
    Source Clock Delay      (SCD):    9.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.624     9.786    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X12Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/o_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518    10.304 r  u_pmod_hygro_i2c_solo/o_valid_reg/Q
                         net (fo=33, routed)          1.406    11.710    u_hygro_tester_fsm/i_hygro_valid
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.509    55.896    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[6]/C
                         clock pessimism              0.232    56.128    
                         clock uncertainty           -0.210    55.918    
    SLICE_X12Y76         FDRE (Setup_fdre_C_CE)      -0.169    55.749    u_hygro_tester_fsm/o_display_humid_reg[6]
  -------------------------------------------------------------------
                         required time                         55.749    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                 44.039    

Slack (MET) :             44.039ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/o_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.518ns (26.921%)  route 1.406ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 55.896 - 50.000 ) 
    Source Clock Delay      (SCD):    9.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.624     9.786    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X12Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/o_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518    10.304 r  u_pmod_hygro_i2c_solo/o_valid_reg/Q
                         net (fo=33, routed)          1.406    11.710    u_hygro_tester_fsm/i_hygro_valid
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.509    55.896    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[7]/C
                         clock pessimism              0.232    56.128    
                         clock uncertainty           -0.210    55.918    
    SLICE_X12Y76         FDRE (Setup_fdre_C_CE)      -0.169    55.749    u_hygro_tester_fsm/o_display_humid_reg[7]
  -------------------------------------------------------------------
                         required time                         55.749    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                 44.039    

Slack (MET) :             44.039ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/o_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.518ns (26.921%)  route 1.406ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 55.896 - 50.000 ) 
    Source Clock Delay      (SCD):    9.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.624     9.786    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X12Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/o_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518    10.304 r  u_pmod_hygro_i2c_solo/o_valid_reg/Q
                         net (fo=33, routed)          1.406    11.710    u_hygro_tester_fsm/i_hygro_valid
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.509    55.896    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[8]/C
                         clock pessimism              0.232    56.128    
                         clock uncertainty           -0.210    55.918    
    SLICE_X12Y76         FDRE (Setup_fdre_C_CE)      -0.169    55.749    u_hygro_tester_fsm/o_display_humid_reg[8]
  -------------------------------------------------------------------
                         required time                         55.749    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                 44.039    

Slack (MET) :             44.039ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/o_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        1.924ns  (logic 0.518ns (26.921%)  route 1.406ns (73.079%))
  Logic Levels:           0  
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 55.896 - 50.000 ) 
    Source Clock Delay      (SCD):    9.786ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.624     9.786    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X12Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/o_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.518    10.304 r  u_pmod_hygro_i2c_solo/o_valid_reg/Q
                         net (fo=33, routed)          1.406    11.710    u_hygro_tester_fsm/i_hygro_valid
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.509    55.896    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[9]/C
                         clock pessimism              0.232    56.128    
                         clock uncertainty           -0.210    55.918    
    SLICE_X12Y76         FDRE (Setup_fdre_C_CE)      -0.169    55.749    u_hygro_tester_fsm/o_display_humid_reg[9]
  -------------------------------------------------------------------
                         required time                         55.749    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                 44.039    

Slack (MET) :             44.092ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/s_humid_aux_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 0.419ns (22.831%)  route 1.416ns (77.169%))
  Logic Levels:           0  
  Clock Path Skew:        -3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.896ns = ( 55.896 - 50.000 ) 
    Source Clock Delay      (SCD):    9.788ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.626     9.788    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X13Y76         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.419    10.207 r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[6]/Q
                         net (fo=2, routed)           1.416    11.623    u_hygro_tester_fsm/i_hygro_humid[6]
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.509    55.896    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[6]/C
                         clock pessimism              0.232    56.128    
                         clock uncertainty           -0.210    55.918    
    SLICE_X12Y76         FDRE (Setup_fdre_C_D)       -0.203    55.715    u_hygro_tester_fsm/o_display_humid_reg[6]
  -------------------------------------------------------------------
                         required time                         55.715    
                         arrival time                         -11.623    
  -------------------------------------------------------------------
                         slack                                 44.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk400khz'  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.071ns (5.691%)  route 1.177ns (94.309%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.604     3.162    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG
    SLICE_X49Y73         LUT2 (Prop_lut2_I1_O)        0.045     3.207 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     3.207    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X49Y73         FDRE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.086    
    SLICE_X49Y73         FDRE (Hold_fdre_C_D)         0.092     2.178    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_humid_aux_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.563     3.120    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X13Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     3.261 r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[13]/Q
                         net (fo=2, routed)           0.066     3.327    u_hygro_tester_fsm/i_hygro_humid[13]
    SLICE_X12Y77         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.833     2.376    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y77         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[13]/C
                         clock pessimism             -0.278     2.097    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.076     2.173    u_hygro_tester_fsm/o_display_humid_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           3.327    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.154ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_humid_aux_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.561     3.118    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X13Y76         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.141     3.259 r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[4]/Q
                         net (fo=2, routed)           0.066     3.325    u_hygro_tester_fsm/i_hygro_humid[4]
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.831     2.374    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[4]/C
                         clock pessimism             -0.278     2.095    
    SLICE_X12Y76         FDRE (Hold_fdre_C_D)         0.076     2.171    u_hygro_tester_fsm/o_display_humid_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.201ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk400khz'  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/D
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        1.428ns  (logic 0.071ns (4.974%)  route 1.357ns (95.026%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.784     3.342    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG
    SLICE_X29Y70         LUT3 (Prop_lut3_I0_O)        0.045     3.387 f  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_i_1/O
                         net (fo=1, routed)           0.000     3.387    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_i_1_n_0
    SLICE_X29Y70         FDSE                                         f  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.831     2.374    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                         clock pessimism             -0.278     2.095    
    SLICE_X29Y70         FDSE (Hold_fdse_C_D)         0.091     2.186    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           3.387    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_humid_aux_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.695%)  route 0.127ns (47.305%))
  Logic Levels:           0  
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.561     3.118    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X13Y76         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.141     3.259 r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[5]/Q
                         net (fo=2, routed)           0.127     3.386    u_hygro_tester_fsm/i_hygro_humid[5]
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.831     2.374    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y76         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[5]/C
                         clock pessimism             -0.278     2.095    
    SLICE_X12Y76         FDRE (Hold_fdre_C_D)         0.076     2.171    u_hygro_tester_fsm/o_display_humid_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           3.386    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.216ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_humid_aux_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.563     3.120    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X13Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     3.261 r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[15]/Q
                         net (fo=1, routed)           0.112     3.373    u_hygro_tester_fsm/i_hygro_humid[15]
    SLICE_X12Y77         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.833     2.376    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y77         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[15]/C
                         clock pessimism             -0.278     2.097    
    SLICE_X12Y77         FDRE (Hold_fdre_C_D)         0.060     2.157    u_hygro_tester_fsm/o_display_humid_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           3.373    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_temp_aux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           0  
  Clock Path Skew:        -1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    3.114ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.557     3.114    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y75         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     3.255 r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[0]/Q
                         net (fo=2, routed)           0.109     3.364    u_hygro_tester_fsm/i_hygro_temp[0]
    SLICE_X28Y75         FDRE                                         r  u_hygro_tester_fsm/o_display_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.826     2.369    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X28Y75         FDRE                                         r  u_hygro_tester_fsm/o_display_temp_reg[0]/C
                         clock pessimism             -0.278     2.090    
    SLICE_X28Y75         FDRE (Hold_fdre_C_D)         0.057     2.147    u_hygro_tester_fsm/o_display_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_humid_aux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.560     3.117    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X13Y75         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     3.258 r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[3]/Q
                         net (fo=2, routed)           0.120     3.378    u_hygro_tester_fsm/i_hygro_humid[3]
    SLICE_X12Y75         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.830     2.373    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y75         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[3]/C
                         clock pessimism             -0.278     2.094    
    SLICE_X12Y75         FDRE (Hold_fdre_C_D)         0.063     2.157    u_hygro_tester_fsm/o_display_humid_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           3.378    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_humid_aux_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_humid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.202%)  route 0.152ns (51.798%))
  Logic Levels:           0  
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.560     3.117    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X13Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDRE (Prop_fdre_C_Q)         0.141     3.258 r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[2]/Q
                         net (fo=2, routed)           0.152     3.410    u_hygro_tester_fsm/i_hygro_humid[2]
    SLICE_X12Y75         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.830     2.373    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X12Y75         FDRE                                         r  u_hygro_tester_fsm/o_display_humid_reg[2]/C
                         clock pessimism             -0.278     2.094    
    SLICE_X12Y75         FDRE (Hold_fdre_C_D)         0.063     2.157    u_hygro_tester_fsm/o_display_humid_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           3.410    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.256ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/s_temp_aux_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Destination:            u_hygro_tester_fsm/o_display_temp_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk400khz rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.356%)  route 0.122ns (42.644%))
  Logic Levels:           0  
  Clock Path Skew:        -1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.554     1.818    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.959 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.572     2.531    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.557 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.563     3.120    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X14Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y77         FDRE (Prop_fdre_C_Q)         0.164     3.284 r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[11]/Q
                         net (fo=2, routed)           0.122     3.406    u_hygro_tester_fsm/i_hygro_temp[11]
    SLICE_X14Y78         FDRE                                         r  u_hygro_tester_fsm/o_display_temp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.834     2.377    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X14Y78         FDRE                                         r  u_hygro_tester_fsm/o_display_temp_reg[11]/C
                         clock pessimism             -0.278     2.098    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.052     2.150    u_hygro_tester_fsm/o_display_temp_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  1.256    





---------------------------------------------------------------------------------------------------
From Clock:  genclk625khz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       48.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.036ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.124ns (10.226%)  route 1.089ns (89.774%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 55.958 - 50.000 ) 
    Source Clock Delay      (SCD):    6.763ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.689     6.307    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     6.763 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           1.089     7.852    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y124         LUT4 (Prop_lut4_I3_O)        0.124     7.976 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     7.976    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y124         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.572    55.958    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y124         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism              0.232    56.190    
                         clock uncertainty           -0.210    55.980    
    SLICE_X0Y124         FDRE (Setup_fdre_C_D)        0.031    56.011    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         56.011    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 48.036    

Slack (MET) :             48.190ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        1.056ns  (logic 0.124ns (11.738%)  route 0.932ns (88.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 55.958 - 50.000 ) 
    Source Clock Delay      (SCD):    6.763ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.689     6.307    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.456     6.763 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.932     7.696    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.124     7.820 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     7.820    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y125         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.572    55.958    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y125         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism              0.232    56.190    
                         clock uncertainty           -0.210    55.980    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.029    56.009    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         56.009    
                         arrival time                          -7.820    
  -------------------------------------------------------------------
                         slack                                 48.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.045ns (9.329%)  route 0.437ns (90.671%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.585     1.849    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.437     2.428    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/o_clk_div
    SLICE_X0Y125         LUT2 (Prop_lut2_I1_O)        0.045     2.473 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1/O
                         net (fo=1, routed)           0.000     2.473    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_i_1_n_0
    SLICE_X0Y125         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.855     2.398    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
    SLICE_X0Y125         FDRE                                         r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/C
                         clock pessimism             -0.278     2.119    
    SLICE_X0Y125         FDRE (Hold_fdre_C_D)         0.091     2.210    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                            (clock source 'genclk625khz'  {rise@0.000ns fall@800.000ns period=1600.000ns})
  Destination:            u_pmod_cls_custom_driver/eo_sck_o_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - genclk625khz rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.045ns (8.129%)  route 0.509ns (91.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock genclk625khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.585     1.849    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/i_clk_mhz
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y125         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_spi_1x_clock_divider/s_clk_out_reg/Q
                         net (fo=2, routed)           0.509     2.499    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/s_spi_clk_1x
    SLICE_X0Y124         LUT4 (Prop_lut4_I3_O)        0.045     2.544 r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/eo_sck_o_INST_0/O
                         net (fo=1, routed)           0.000     2.544    u_pmod_cls_custom_driver/sio_cls_sck_fsm_o
    SLICE_X0Y124         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.855     2.398    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y124         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
                         clock pessimism             -0.278     2.119    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.092     2.211    u_pmod_cls_custom_driver/eo_sck_o_reg
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           2.544    
  -------------------------------------------------------------------
                         slack                                  0.333    





---------------------------------------------------------------------------------------------------
From Clock:  wiz_20mhz_virt_in
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       19.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.396ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.800ns  (required time - arrival time)
  Source:                 eio_sda
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ei_sda_i_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.470ns (43.487%)  route 0.611ns (56.513%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 51.858 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    V11                                               0.000    30.400 r  eio_sda (INOUT)
                         net (fo=1, unset)            0.000    30.400    IOBUF_sda_inst/IO
    V11                  IBUF (Prop_ibuf_I_O)         0.470    30.870 r  IOBUF_sda_inst/IBUF/O
                         net (fo=1, routed)           0.611    31.480    ei_sda_i
    SLICE_X6Y70          FDRE                                         r  ei_sda_i_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.594    51.858    s_clk_20mhz_BUFG
    SLICE_X6Y70          FDRE                                         r  ei_sda_i_meta_reg/C
                         clock pessimism              0.000    51.858    
                         clock uncertainty           -0.535    51.323    
    SLICE_X6Y70          FDRE (Setup_fdre_C_D)       -0.043    51.280    ei_sda_i_meta_reg
  -------------------------------------------------------------------
                         required time                         51.280    
                         arrival time                         -31.480    
  -------------------------------------------------------------------
                         slack                                 19.800    

Slack (MET) :             19.895ns  (required time - arrival time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.443ns (40.713%)  route 0.645ns (59.287%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.932ns = ( 51.932 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    D9                                                0.000    30.400 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         0.443    30.843 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           0.645    31.488    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y174         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.667    51.932    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y174         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.932    
                         clock uncertainty           -0.535    51.397    
    SLICE_X0Y174         FDRE (Setup_fdre_C_D)       -0.014    51.383    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.383    
                         arrival time                         -31.488    
  -------------------------------------------------------------------
                         slack                                 19.895    

Slack (MET) :             19.912ns  (required time - arrival time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.468ns (43.215%)  route 0.614ns (56.785%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 51.943 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C10                                               0.000    30.400 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         0.468    30.868 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           0.614    31.482    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y160         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.678    51.943    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y160         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.943    
                         clock uncertainty           -0.535    51.408    
    SLICE_X0Y160         FDRE (Setup_fdre_C_D)       -0.014    51.394    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.394    
                         arrival time                         -31.482    
  -------------------------------------------------------------------
                         slack                                 19.912    

Slack (MET) :             19.913ns  (required time - arrival time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.497ns (46.307%)  route 0.577ns (53.693%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 51.941 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A8                                                0.000    30.400 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         0.497    30.897 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           0.577    31.474    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y165         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.676    51.941    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y165         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000    51.941    
                         clock uncertainty           -0.535    51.406    
    SLICE_X0Y165         FDRE (Setup_fdre_C_D)       -0.019    51.387    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         51.387    
                         arrival time                         -31.474    
  -------------------------------------------------------------------
                         slack                                 19.913    

Slack (MET) :             19.925ns  (required time - arrival time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.465ns (43.569%)  route 0.602ns (56.431%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 51.941 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C11                                               0.000    30.400 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         0.465    30.865 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           0.602    31.467    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y165         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.676    51.941    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y165         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.941    
                         clock uncertainty           -0.535    51.406    
    SLICE_X0Y165         FDRE (Setup_fdre_C_D)       -0.014    51.392    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.392    
                         arrival time                         -31.467    
  -------------------------------------------------------------------
                         slack                                 19.925    

Slack (MET) :             19.925ns  (required time - arrival time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.490ns (45.976%)  route 0.576ns (54.024%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.941ns = ( 51.941 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B8                                                0.000    30.400 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         0.490    30.890 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           0.576    31.467    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y165         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.676    51.941    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y165         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.941    
                         clock uncertainty           -0.535    51.406    
    SLICE_X0Y165         FDRE (Setup_fdre_C_D)       -0.014    51.392    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.392    
                         arrival time                         -31.467    
  -------------------------------------------------------------------
                         slack                                 19.925    

Slack (MET) :             19.932ns  (required time - arrival time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.064ns  (logic 0.487ns (45.719%)  route 0.578ns (54.281%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns = ( 51.943 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    A10                                               0.000    30.400 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    30.400    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         0.487    30.887 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           0.578    31.464    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y160         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.678    51.943    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y160         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000    51.943    
                         clock uncertainty           -0.535    51.408    
    SLICE_X0Y160         FDRE (Setup_fdre_C_D)       -0.011    51.397    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         51.397    
                         arrival time                         -31.464    
  -------------------------------------------------------------------
                         slack                                 19.932    

Slack (MET) :             19.961ns  (required time - arrival time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.474ns (46.212%)  route 0.552ns (53.787%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 51.936 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    C9                                                0.000    30.400 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         0.474    30.874 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           0.552    31.426    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y170         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.671    51.936    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y170         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000    51.936    
                         clock uncertainty           -0.535    51.401    
    SLICE_X0Y170         FDRE (Setup_fdre_C_D)       -0.014    51.387    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         51.387    
                         arrival time                         -31.426    
  -------------------------------------------------------------------
                         slack                                 19.961    

Slack (MET) :             19.992ns  (required time - arrival time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.472ns (47.682%)  route 0.518ns (52.318%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            30.400ns
  Clock Path Skew:        1.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns = ( 51.936 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 30.400    30.400    
    B9                                                0.000    30.400 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    30.400    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         0.472    30.872 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           0.518    31.390    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y170         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250    50.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440    50.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    50.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499    51.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    51.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.671    51.936    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y170         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000    51.936    
                         clock uncertainty           -0.535    51.401    
    SLICE_X0Y170         FDRE (Setup_fdre_C_D)       -0.019    51.382    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         51.382    
                         arrival time                         -31.390    
  -------------------------------------------------------------------
                         slack                                 19.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.396ns  (arrival time - required time)
  Source:                 ei_btn1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.422ns  (logic 1.447ns (59.757%)  route 0.975ns (40.243%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C9                                                0.000    20.200 r  ei_btn1 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn1
    C9                   IBUF (Prop_ibuf_I_O)         1.447    21.647 r  ei_btn1_IBUF_inst/O
                         net (fo=1, routed)           0.975    22.622    u_buttons_deb_0123/ei_buttons[1]
    SLICE_X0Y170         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.880     6.499    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y170         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.499    
                         clock uncertainty            0.535     7.034    
    SLICE_X0Y170         FDRE (Hold_fdre_C_D)         0.192     7.226    u_buttons_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.226    
                         arrival time                          22.622    
  -------------------------------------------------------------------
                         slack                                 15.396    

Slack (MET) :             15.400ns  (arrival time - required time)
  Source:                 ei_btn2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 1.446ns (59.891%)  route 0.968ns (40.108%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B9                                                0.000    20.200 r  ei_btn2 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn2
    B9                   IBUF (Prop_ibuf_I_O)         1.446    21.646 r  ei_btn2_IBUF_inst/O
                         net (fo=1, routed)           0.968    22.614    u_buttons_deb_0123/ei_buttons[2]
    SLICE_X0Y170         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.880     6.499    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y170         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.499    
                         clock uncertainty            0.535     7.034    
    SLICE_X0Y170         FDRE (Hold_fdre_C_D)         0.180     7.214    u_buttons_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.214    
                         arrival time                          22.614    
  -------------------------------------------------------------------
                         slack                                 15.400    

Slack (MET) :             15.449ns  (arrival time - required time)
  Source:                 ei_btn3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.481ns  (logic 1.464ns (58.995%)  route 1.017ns (41.005%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    B8                                                0.000    20.200 r  ei_btn3 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn3
    B8                   IBUF (Prop_ibuf_I_O)         1.464    21.664 r  ei_btn3_IBUF_inst/O
                         net (fo=1, routed)           1.017    22.681    u_buttons_deb_0123/ei_buttons[3]
    SLICE_X0Y165         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.886     6.505    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y165         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.505    
                         clock uncertainty            0.535     7.040    
    SLICE_X0Y165         FDRE (Hold_fdre_C_D)         0.192     7.232    u_buttons_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.232    
                         arrival time                          22.681    
  -------------------------------------------------------------------
                         slack                                 15.449    

Slack (MET) :             15.472ns  (arrival time - required time)
  Source:                 ei_sw0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.492ns  (logic 1.470ns (59.006%)  route 1.022ns (40.994%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    A8                                                0.000    20.200 r  ei_sw0 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw0
    A8                   IBUF (Prop_ibuf_I_O)         1.470    21.670 r  ei_sw0_IBUF_inst/O
                         net (fo=1, routed)           1.022    22.692    u_switches_deb_0123/ei_buttons[0]
    SLICE_X0Y165         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.886     6.505    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y165         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.505    
                         clock uncertainty            0.535     7.040    
    SLICE_X0Y165         FDRE (Hold_fdre_C_D)         0.180     7.220    u_switches_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.220    
                         arrival time                          22.692    
  -------------------------------------------------------------------
                         slack                                 15.472    

Slack (MET) :             15.499ns  (arrival time - required time)
  Source:                 ei_sw1
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 1.438ns (56.750%)  route 1.096ns (43.250%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C11                                               0.000    20.200 r  ei_sw1 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw1
    C11                  IBUF (Prop_ibuf_I_O)         1.438    21.638 r  ei_sw1_IBUF_inst/O
                         net (fo=1, routed)           1.096    22.735    u_switches_deb_0123/ei_buttons[1]
    SLICE_X0Y165         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.886     6.505    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y165         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[1]/C
                         clock pessimism              0.000     6.505    
                         clock uncertainty            0.535     7.040    
    SLICE_X0Y165         FDRE (Hold_fdre_C_D)         0.196     7.236    u_switches_deb_0123/si_buttons_meta_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.236    
                         arrival time                          22.735    
  -------------------------------------------------------------------
                         slack                                 15.499    

Slack (MET) :             15.511ns  (arrival time - required time)
  Source:                 ei_sw2
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 1.441ns (56.479%)  route 1.110ns (43.521%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    C10                                               0.000    20.200 r  ei_sw2 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw2
    C10                  IBUF (Prop_ibuf_I_O)         1.441    21.641 r  ei_sw2_IBUF_inst/O
                         net (fo=1, routed)           1.110    22.751    u_switches_deb_0123/ei_buttons[2]
    SLICE_X0Y160         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.891     6.510    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y160         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[2]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty            0.535     7.045    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.196     7.241    u_switches_deb_0123/si_buttons_meta_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.241    
                         arrival time                          22.751    
  -------------------------------------------------------------------
                         slack                                 15.511    

Slack (MET) :             15.515ns  (arrival time - required time)
  Source:                 ei_sw3
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_switches_deb_0123/si_buttons_meta_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 1.460ns (57.056%)  route 1.099ns (42.944%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.510ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    A10                                               0.000    20.200 r  ei_sw3 (IN)
                         net (fo=0)                   0.000    20.200    ei_sw3
    A10                  IBUF (Prop_ibuf_I_O)         1.460    21.660 r  ei_sw3_IBUF_inst/O
                         net (fo=1, routed)           1.099    22.759    u_switches_deb_0123/ei_buttons[3]
    SLICE_X0Y160         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.891     6.510    u_switches_deb_0123/i_clk_mhz
    SLICE_X0Y160         FDRE                                         r  u_switches_deb_0123/si_buttons_meta_reg[3]/C
                         clock pessimism              0.000     6.510    
                         clock uncertainty            0.535     7.045    
    SLICE_X0Y160         FDRE (Hold_fdre_C_D)         0.199     7.244    u_switches_deb_0123/si_buttons_meta_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.244    
                         arrival time                          22.759    
  -------------------------------------------------------------------
                         slack                                 15.515    

Slack (MET) :             15.540ns  (arrival time - required time)
  Source:                 ei_btn0
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_buttons_deb_0123/si_buttons_meta_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 1.417ns (55.364%)  route 1.142ns (44.636%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.492ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    D9                                                0.000    20.200 r  ei_btn0 (IN)
                         net (fo=0)                   0.000    20.200    ei_btn0
    D9                   IBUF (Prop_ibuf_I_O)         1.417    21.617 r  ei_btn0_IBUF_inst/O
                         net (fo=1, routed)           1.142    22.759    u_buttons_deb_0123/ei_buttons[0]
    SLICE_X0Y174         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.873     6.492    u_buttons_deb_0123/i_clk_mhz
    SLICE_X0Y174         FDRE                                         r  u_buttons_deb_0123/si_buttons_meta_reg[0]/C
                         clock pessimism              0.000     6.492    
                         clock uncertainty            0.535     7.027    
    SLICE_X0Y174         FDRE (Hold_fdre_C_D)         0.192     7.219    u_buttons_deb_0123/si_buttons_meta_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.219    
                         arrival time                          22.759    
  -------------------------------------------------------------------
                         slack                                 15.540    

Slack (MET) :             15.672ns  (arrival time - required time)
  Source:                 eio_sda
                            (input port clocked by wiz_20mhz_virt_in  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            ei_sda_i_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             s_clk_20mhz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - wiz_20mhz_virt_in rise@0.000ns)
  Data Path Delay:        2.580ns  (logic 1.443ns (55.944%)  route 1.137ns (44.057%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            20.200ns
  Clock Path Skew:        6.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.330ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wiz_20mhz_virt_in rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 20.200    20.200    
    V11                                               0.000    20.200 r  eio_sda (INOUT)
                         net (fo=1, unset)            0.000    20.200    IOBUF_sda_inst/IO
    V11                  IBUF (Prop_ibuf_I_O)         1.443    21.643 r  IOBUF_sda_inst/IBUF/O
                         net (fo=1, routed)           1.137    22.780    ei_sda_i
    SLICE_X6Y70          FDRE                                         r  ei_sda_i_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.711     6.330    s_clk_20mhz_BUFG
    SLICE_X6Y70          FDRE                                         r  ei_sda_i_meta_reg/C
                         clock pessimism              0.000     6.330    
                         clock uncertainty            0.535     6.865    
    SLICE_X6Y70          FDRE (Hold_fdre_C_D)         0.243     7.108    ei_sda_i_meta_reg
  -------------------------------------------------------------------
                         required time                         -7.108    
                         arrival time                          22.780    
  -------------------------------------------------------------------
                         slack                                 15.672    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  clk100hz_ssd

Setup :            0  Failing Endpoints,  Worst Slack  9950047.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.602ns  (logic 0.580ns (22.294%)  route 2.022ns (77.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.324ns = ( 49956.328 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.706 49956.332    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y138         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.456 49956.789 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/Q
                         net (fo=2, routed)           2.022 49958.812    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[2]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.124 49958.938 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000 49958.938    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.320 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)        0.029 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.930    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.842ns  (logic 0.580ns (20.411%)  route 2.262ns (79.589%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.962ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.315ns = ( 49956.320 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.697 49956.320    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.456 49956.777 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[6]/Q
                         net (fo=1, routed)           2.262 49959.039    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[6]
    SLICE_X0Y130         LUT2 (Prop_lut2_I0_O)        0.124 49959.164 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000 49959.164    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.622 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_D)        0.031 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.160    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.945ns  (logic 0.456ns (15.483%)  route 2.489ns (84.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.962ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 49956.328 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707 49956.332    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.456 49956.789 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=8, routed)           2.489 49959.277    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.622 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y130         FDRE (Setup_fdre_C_R)       -0.429 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.273    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950047.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        3.014ns  (logic 0.580ns (19.242%)  route 2.434ns (80.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.924ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 49956.328 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707 49956.332    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.456 49956.789 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=8, routed)           2.434 49959.223    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y134         LUT2 (Prop_lut2_I1_O)        0.124 49959.348 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000 49959.348    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.584 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism              0.232 10000007.000    
                         clock uncertainty           -0.210 10000007.000    
    SLICE_X0Y134         FDRE (Setup_fdre_C_D)        0.031 10000007.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49959.340    
  -------------------------------------------------------------------
                         slack                              9950047.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.110ns  (logic 0.456ns (21.613%)  route 1.654ns (78.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.324ns = ( 49956.328 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.706 49956.332    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y138         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.456 49956.789 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/Q
                         net (fo=2, routed)           1.654 49958.441    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[2]
    SLICE_X1Y140         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.435 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y140         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)       -0.067 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.434    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.236ns  (logic 0.456ns (20.396%)  route 1.780ns (79.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.775ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 49956.328 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707 49956.332    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.456 49956.789 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=8, routed)           1.780 49958.570    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X1Y140         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.435 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y140         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.562    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.396ns  (logic 0.456ns (19.031%)  route 1.940ns (80.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 49956.328 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707 49956.332    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.456 49956.789 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=8, routed)           1.940 49958.730    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.320 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y138         FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.723    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.444ns  (logic 0.606ns (24.797%)  route 1.838ns (75.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.324ns = ( 49956.328 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.706 49956.332    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y138         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.456 49956.789 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[5]/Q
                         net (fo=3, routed)           1.838 49958.625    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[5]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.150 49958.773 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000 49958.773    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.320 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)        0.075 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.770    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.396ns  (logic 0.456ns (19.031%)  route 1.940ns (80.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.325ns = ( 49956.328 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.707 49956.332    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.456 49956.789 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=8, routed)           1.940 49958.730    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.320 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y138         FDRE (Setup_fdre_C_R)       -0.429 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.723    
  -------------------------------------------------------------------
                         slack                              9950048.000    

Slack (MET) :             9950048.000ns  (required time - arrival time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9950050.000ns  (clk100hz_ssd rise@10000000.000ns - s_clk_20mhz rise@49950.004ns)
  Data Path Delay:        2.229ns  (logic 0.718ns (32.212%)  route 1.511ns (67.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.660ns = ( 10000007.000 - 10000000.000 ) 
    Source Clock Delay      (SCD):    6.324ns = ( 49956.328 - 49950.004 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                  49950.004 49950.004 r  
    E3                                                0.000 49950.004 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 49950.004    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482 49951.484 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233 49952.719    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088 49952.809 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719 49954.527    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096 49954.625 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.706 49956.332    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y138         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.419 49956.750 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/Q
                         net (fo=1, routed)           1.511 49958.262    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[4]
    SLICE_X0Y138         LUT3 (Prop_lut3_I2_O)        0.299 49958.562 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000 49958.562    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                  10000000.000 10000000.000 r  
    E3                                                0.000 10000000.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000 10000000.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411 10000001.000 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162 10000002.000    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083 10000002.000 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639 10000004.000    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 10000004.000 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.587 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.367 10000006.000 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.320 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism              0.232 10000006.000    
                         clock uncertainty           -0.210 10000006.000    
    SLICE_X0Y138         FDRE (Setup_fdre_C_D)        0.031 10000006.000    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                      10000006.000    
                         arrival time                       -49958.555    
  -------------------------------------------------------------------
                         slack                              9950048.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.227ns (25.944%)  route 0.648ns (74.056%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y138         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.128     1.988 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[4]/Q
                         net (fo=1, routed)           0.648     2.636    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[4]
    SLICE_X0Y138         LUT3 (Prop_lut3_I2_O)        0.099     2.735 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1/O
                         net (fo=1, routed)           0.000     2.735    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[4]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.185     2.771    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]/C
                         clock pessimism             -0.278     2.493    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.092     2.585    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.585    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.185ns (20.305%)  route 0.726ns (79.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y138         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[3]/Q
                         net (fo=1, routed)           0.726     2.728    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[3]
    SLICE_X0Y138         LUT3 (Prop_lut3_I2_O)        0.044     2.772 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.772    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[3]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.185     2.771    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.278     2.493    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.107     2.600    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.226ns (24.399%)  route 0.700ns (75.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y138         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.128     1.988 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[5]/Q
                         net (fo=1, routed)           0.700     2.689    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[5]
    SLICE_X0Y138         LUT3 (Prop_lut3_I2_O)        0.098     2.787 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1/O
                         net (fo=1, routed)           0.000     2.787    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[5]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.185     2.771    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]/C
                         clock pessimism             -0.278     2.493    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.107     2.600    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.600    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.141ns (15.050%)  route 0.796ns (84.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y138         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp0_reg[2]/Q
                         net (fo=2, routed)           0.796     2.797    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp0[2]
    SLICE_X1Y140         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.223     2.810    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y140         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.278     2.531    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.070     2.601    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.601    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.778%)  route 0.923ns (83.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.590     1.854    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y130         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[6]/Q
                         net (fo=1, routed)           0.923     2.918    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[6]
    SLICE_X0Y130         LUT2 (Prop_lut2_I0_O)        0.045     2.963 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1/O
                         net (fo=1, routed)           0.000     2.963    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[6]_i_1_n_0
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.365     2.952    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y130         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]/C
                         clock pessimism             -0.278     2.674    
    SLICE_X0Y130         FDRE (Hold_fdre_C_D)         0.092     2.766    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.766    
                         arrival time                           2.963    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.186ns (18.916%)  route 0.797ns (81.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_two_digit_ssd_out/i_clk_20mhz
    SLICE_X1Y138         FDRE                                         r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y138         FDRE (Prop_fdre_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_two_digit_ssd_out/o_disp1_reg[2]/Q
                         net (fo=1, routed)           0.797     2.799    u_one_pmod_ssd_display/u_pmod_ssd_out/i_disp1[2]
    SLICE_X0Y138         LUT3 (Prop_lut3_I2_O)        0.045     2.844 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.844    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp[2]_i_1_n_0
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.185     2.771    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.278     2.493    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.091     2.584    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.085%)  route 0.794ns (84.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=8, routed)           0.794     2.795    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X1Y140         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.223     2.810    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X1Y140         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]/C
                         clock pessimism             -0.278     2.531    
    SLICE_X1Y140         FDRE (Hold_fdre_C_R)        -0.018     2.513    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           2.795    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.232ns  (logic 0.186ns (15.095%)  route 1.046ns (84.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.934ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.141     2.001 f  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=8, routed)           1.046     3.048    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y134         LUT2 (Prop_lut2_I1_O)        0.045     3.093 r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1/O
                         net (fo=1, routed)           0.000     3.093    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_i_1_n_0
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.347     2.934    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y134         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg/C
                         clock pessimism             -0.278     2.655    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)         0.092     2.747    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_sel_reg
  -------------------------------------------------------------------
                         required time                         -2.747    
                         arrival time                           3.093    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.946%)  route 0.870ns (86.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=8, routed)           0.870     2.871    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.185     2.771    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]/C
                         clock pessimism             -0.278     2.493    
    SLICE_X0Y138         FDRE (Hold_fdre_C_R)        -0.018     2.475    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100hz_ssd  {rise@0.000ns fall@5000000.000ns period=10000000.000ns})
  Path Group:             clk100hz_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100hz_ssd rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.011ns  (logic 0.141ns (13.946%)  route 0.870ns (86.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.596     1.860    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDSE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDSE (Prop_fdse_C_Q)         0.141     2.001 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_rst_out_reg/Q
                         net (fo=8, routed)           0.870     2.871    u_one_pmod_ssd_display/u_pmod_ssd_out/s_rst_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100hz_ssd rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.869     2.412    u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/i_clk_mhz
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.175     2.587 r  u_one_pmod_ssd_display/u_pmod_ssd_out/u_clock_divider/s_clk_out_reg/Q
                         net (fo=9, routed)           0.185     2.771    u_one_pmod_ssd_display/u_pmod_ssd_out/s_clk_100hz
    SLICE_X0Y138         FDRE                                         r  u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]/C
                         clock pessimism             -0.278     2.493    
    SLICE_X0Y138         FDRE (Hold_fdre_C_R)        -0.018     2.475    u_one_pmod_ssd_display/u_pmod_ssd_out/s_curr_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.871    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  genclk400khz

Setup :            0  Failing Endpoints,  Worst Slack       42.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.313ns  (required time - arrival time)
  Source:                 u_hygro_tester_fsm/v_counter2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (genclk400khz rise@2500.000ns - s_clk_20mhz rise@2450.000ns)
  Data Path Delay:        10.504ns  (logic 1.090ns (10.377%)  route 9.414ns (89.623%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.042ns = ( 2509.042 - 2500.000 ) 
    Source Clock Delay      (SCD):    6.324ns = ( 2456.324 - 2450.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                   2450.000  2450.000 r  
    E3                                                0.000  2450.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2450.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2451.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233  2452.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  2452.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2454.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2454.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.706  2456.324    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X4Y140         FDRE                                         r  u_hygro_tester_fsm/v_counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.419  2456.743 r  u_hygro_tester_fsm/v_counter2_reg[2]/Q
                         net (fo=6, routed)           2.394  2459.137    u_hygro_tester_fsm/v_counter2_reg[2]
    SLICE_X6Y140         LUT5 (Prop_lut5_I4_O)        0.299  2459.437 r  u_hygro_tester_fsm/o_hygro_wr_INST_0/O
                         net (fo=8, routed)           4.645  2464.081    u_pmod_hygro_i2c_solo/i_wr
    SLICE_X8Y73          LUT2 (Prop_lut2_I0_O)        0.124  2464.205 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[4]_i_4/O
                         net (fo=1, routed)           0.162  2464.367    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[4]_i_4_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I2_O)        0.124  2464.491 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[4]_i_2/O
                         net (fo=1, routed)           2.213  2466.704    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[4]_i_2_n_0
    SLICE_X8Y73          LUT6 (Prop_lut6_I0_O)        0.124  2466.828 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[4]_i_1/O
                         net (fo=1, routed)           0.000  2466.828    u_pmod_hygro_i2c_solo/s_hygro_drv_nx_state[4]
    SLICE_X8Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.506  2509.042    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X8Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
                         clock pessimism              0.232  2509.274    
                         clock uncertainty           -0.210  2509.065    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)        0.077  2509.142    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]
  -------------------------------------------------------------------
                         required time                       2509.142    
                         arrival time                       -2466.829    
  -------------------------------------------------------------------
                         slack                                 42.313    

Slack (MET) :             44.065ns  (required time - arrival time)
  Source:                 u_hygro_tester_fsm/v_counter2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (genclk400khz rise@2500.000ns - s_clk_20mhz rise@2450.000ns)
  Data Path Delay:        8.755ns  (logic 1.320ns (15.077%)  route 7.435ns (84.923%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        2.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 2509.045 - 2500.000 ) 
    Source Clock Delay      (SCD):    6.324ns = ( 2456.324 - 2450.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                   2450.000  2450.000 r  
    E3                                                0.000  2450.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2450.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2451.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233  2452.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  2452.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2454.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2454.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.706  2456.324    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X4Y140         FDRE                                         r  u_hygro_tester_fsm/v_counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.419  2456.743 r  u_hygro_tester_fsm/v_counter2_reg[2]/Q
                         net (fo=6, routed)           2.394  2459.137    u_hygro_tester_fsm/v_counter2_reg[2]
    SLICE_X6Y140         LUT5 (Prop_lut5_I4_O)        0.299  2459.437 r  u_hygro_tester_fsm/o_hygro_wr_INST_0/O
                         net (fo=8, routed)           3.565  2463.001    u_pmod_hygro_i2c_solo/i_wr
    SLICE_X11Y73         LUT5 (Prop_lut5_I4_O)        0.152  2463.153 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[1]_i_8/O
                         net (fo=1, routed)           0.436  2463.590    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[1]_i_8_n_0
    SLICE_X11Y73         LUT6 (Prop_lut6_I1_O)        0.326  2463.916 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[1]_i_5/O
                         net (fo=1, routed)           1.039  2464.955    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[1]_i_5_n_0
    SLICE_X10Y73         LUT6 (Prop_lut6_I5_O)        0.124  2465.079 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[1]_i_1/O
                         net (fo=1, routed)           0.000  2465.079    u_pmod_hygro_i2c_solo/s_hygro_drv_nx_state[1]
    SLICE_X10Y73         FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.509  2509.045    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X10Y73         FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[1]/C
                         clock pessimism              0.232  2509.277    
                         clock uncertainty           -0.210  2509.068    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.077  2509.145    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[1]
  -------------------------------------------------------------------
                         required time                       2509.145    
                         arrival time                       -2465.079    
  -------------------------------------------------------------------
                         slack                                 44.065    

Slack (MET) :             44.357ns  (required time - arrival time)
  Source:                 u_hygro_tester_fsm/v_counter2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (genclk400khz rise@2500.000ns - s_clk_20mhz rise@2450.000ns)
  Data Path Delay:        8.468ns  (logic 0.966ns (11.408%)  route 7.502ns (88.592%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 2509.045 - 2500.000 ) 
    Source Clock Delay      (SCD):    6.324ns = ( 2456.324 - 2450.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                   2450.000  2450.000 r  
    E3                                                0.000  2450.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2450.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2451.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233  2452.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  2452.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2454.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2454.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.706  2456.324    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X4Y140         FDRE                                         r  u_hygro_tester_fsm/v_counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.419  2456.743 f  u_hygro_tester_fsm/v_counter2_reg[2]/Q
                         net (fo=6, routed)           2.402  2459.146    u_hygro_tester_fsm/v_counter2_reg[2]
    SLICE_X6Y140         LUT4 (Prop_lut4_I1_O)        0.299  2459.445 r  u_hygro_tester_fsm/o_hygro_rd_INST_0/O
                         net (fo=4, routed)           3.214  2462.658    u_pmod_hygro_i2c_solo/i_rd
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124  2462.782 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[0]_i_2/O
                         net (fo=1, routed)           1.886  2464.668    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[0]_i_2_n_0
    SLICE_X10Y73         LUT6 (Prop_lut6_I0_O)        0.124  2464.792 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[0]_i_1/O
                         net (fo=1, routed)           0.000  2464.792    u_pmod_hygro_i2c_solo/s_hygro_drv_nx_state[0]
    SLICE_X10Y73         FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.509  2509.045    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X10Y73         FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[0]/C
                         clock pessimism              0.232  2509.277    
                         clock uncertainty           -0.210  2509.068    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.081  2509.149    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[0]
  -------------------------------------------------------------------
                         required time                       2509.148    
                         arrival time                       -2464.792    
  -------------------------------------------------------------------
                         slack                                 44.357    

Slack (MET) :             44.618ns  (required time - arrival time)
  Source:                 u_hygro_tester_fsm/v_counter2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (genclk400khz rise@2500.000ns - s_clk_20mhz rise@2450.000ns)
  Data Path Delay:        8.197ns  (logic 0.966ns (11.785%)  route 7.231ns (88.215%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.040ns = ( 2509.040 - 2500.000 ) 
    Source Clock Delay      (SCD):    6.324ns = ( 2456.324 - 2450.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                   2450.000  2450.000 r  
    E3                                                0.000  2450.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2450.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2451.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233  2452.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  2452.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2454.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2454.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.706  2456.324    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X4Y140         FDRE                                         r  u_hygro_tester_fsm/v_counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.419  2456.743 f  u_hygro_tester_fsm/v_counter2_reg[2]/Q
                         net (fo=6, routed)           2.394  2459.137    u_hygro_tester_fsm/v_counter2_reg[2]
    SLICE_X6Y140         LUT5 (Prop_lut5_I4_O)        0.299  2459.437 f  u_hygro_tester_fsm/o_hygro_wr_INST_0/O
                         net (fo=8, routed)           3.057  2462.494    u_pmod_hygro_i2c_solo/i_wr
    SLICE_X8Y74          LUT6 (Prop_lut6_I3_O)        0.124  2462.618 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[3]_i_2/O
                         net (fo=1, routed)           1.779  2464.397    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[3]_i_2_n_0
    SLICE_X8Y74          LUT6 (Prop_lut6_I2_O)        0.124  2464.521 r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state[3]_i_1/O
                         net (fo=1, routed)           0.000  2464.521    u_pmod_hygro_i2c_solo/s_hygro_drv_nx_state[3]
    SLICE_X8Y74          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.504  2509.040    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X8Y74          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[3]/C
                         clock pessimism              0.232  2509.272    
                         clock uncertainty           -0.210  2509.063    
    SLICE_X8Y74          FDRE (Setup_fdre_C_D)        0.077  2509.140    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[3]
  -------------------------------------------------------------------
                         required time                       2509.140    
                         arrival time                       -2464.521    
  -------------------------------------------------------------------
                         slack                                 44.618    

Slack (MET) :             45.300ns  (required time - arrival time)
  Source:                 u_hygro_tester_fsm/v_counter2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_config_aux_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (genclk400khz rise@2500.000ns - s_clk_20mhz rise@2450.000ns)
  Data Path Delay:        7.469ns  (logic 0.842ns (11.273%)  route 6.627ns (88.727%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.042ns = ( 2509.042 - 2500.000 ) 
    Source Clock Delay      (SCD):    6.324ns = ( 2456.324 - 2450.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                   2450.000  2450.000 r  
    E3                                                0.000  2450.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2450.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2451.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233  2452.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  2452.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2454.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2454.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.706  2456.324    u_hygro_tester_fsm/i_clk_20mhz
    SLICE_X4Y140         FDRE                                         r  u_hygro_tester_fsm/v_counter2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y140         FDRE (Prop_fdre_C_Q)         0.419  2456.743 r  u_hygro_tester_fsm/v_counter2_reg[2]/Q
                         net (fo=6, routed)           2.394  2459.137    u_hygro_tester_fsm/v_counter2_reg[2]
    SLICE_X6Y140         LUT5 (Prop_lut5_I4_O)        0.299  2459.437 r  u_hygro_tester_fsm/o_hygro_wr_INST_0/O
                         net (fo=8, routed)           4.233  2463.670    u_pmod_hygro_i2c_solo/i_wr
    SLICE_X9Y73          LUT6 (Prop_lut6_I2_O)        0.124  2463.794 r  u_pmod_hygro_i2c_solo/s_config_aux[12]_i_1/O
                         net (fo=1, routed)           0.000  2463.794    u_pmod_hygro_i2c_solo/s_config_aux[12]_i_1_n_0
    SLICE_X9Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/s_config_aux_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.506  2509.042    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X9Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/s_config_aux_reg[12]/C
                         clock pessimism              0.232  2509.274    
                         clock uncertainty           -0.210  2509.065    
    SLICE_X9Y73          FDRE (Setup_fdre_C_D)        0.029  2509.094    u_pmod_hygro_i2c_solo/s_config_aux_reg[12]
  -------------------------------------------------------------------
                         required time                       2509.094    
                         arrival time                       -2463.794    
  -------------------------------------------------------------------
                         slack                                 45.300    

Slack (MET) :             45.834ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (genclk400khz rise@2500.000ns - s_clk_20mhz rise@2450.000ns)
  Data Path Delay:        6.462ns  (logic 0.456ns (7.057%)  route 6.006ns (92.943%))
  Logic Levels:           0  
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 2509.045 - 2500.000 ) 
    Source Clock Delay      (SCD):    6.248ns = ( 2456.248 - 2450.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                   2450.000  2450.000 r  
    E3                                                0.000  2450.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2450.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2451.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233  2452.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  2452.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2454.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2454.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.629  2456.248    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDSE (Prop_fdse_C_Q)         0.456  2456.704 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/Q
                         net (fo=57, routed)          6.006  2462.709    u_pmod_hygro_i2c_solo/s_i2c_rst_4x
    SLICE_X14Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.509  2509.045    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X14Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[6]/C
                         clock pessimism              0.232  2509.277    
                         clock uncertainty           -0.210  2509.068    
    SLICE_X14Y71         FDRE (Setup_fdre_C_R)       -0.524  2508.544    u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[6]
  -------------------------------------------------------------------
                         required time                       2508.543    
                         arrival time                       -2462.709    
  -------------------------------------------------------------------
                         slack                                 45.834    

Slack (MET) :             45.834ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (genclk400khz rise@2500.000ns - s_clk_20mhz rise@2450.000ns)
  Data Path Delay:        6.462ns  (logic 0.456ns (7.057%)  route 6.006ns (92.943%))
  Logic Levels:           0  
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 2509.045 - 2500.000 ) 
    Source Clock Delay      (SCD):    6.248ns = ( 2456.248 - 2450.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                   2450.000  2450.000 r  
    E3                                                0.000  2450.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2450.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2451.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233  2452.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  2452.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2454.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2454.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.629  2456.248    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDSE (Prop_fdse_C_Q)         0.456  2456.704 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/Q
                         net (fo=57, routed)          6.006  2462.709    u_pmod_hygro_i2c_solo/s_i2c_rst_4x
    SLICE_X14Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.509  2509.045    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X14Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[7]/C
                         clock pessimism              0.232  2509.277    
                         clock uncertainty           -0.210  2509.068    
    SLICE_X14Y71         FDRE (Setup_fdre_C_R)       -0.524  2508.544    u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[7]
  -------------------------------------------------------------------
                         required time                       2508.543    
                         arrival time                       -2462.709    
  -------------------------------------------------------------------
                         slack                                 45.834    

Slack (MET) :             45.834ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (genclk400khz rise@2500.000ns - s_clk_20mhz rise@2450.000ns)
  Data Path Delay:        6.462ns  (logic 0.456ns (7.057%)  route 6.006ns (92.943%))
  Logic Levels:           0  
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 2509.045 - 2500.000 ) 
    Source Clock Delay      (SCD):    6.248ns = ( 2456.248 - 2450.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                   2450.000  2450.000 r  
    E3                                                0.000  2450.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2450.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2451.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233  2452.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  2452.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2454.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2454.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.629  2456.248    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDSE (Prop_fdse_C_Q)         0.456  2456.704 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/Q
                         net (fo=57, routed)          6.006  2462.709    u_pmod_hygro_i2c_solo/s_i2c_rst_4x
    SLICE_X14Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.509  2509.045    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X14Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[8]/C
                         clock pessimism              0.232  2509.277    
                         clock uncertainty           -0.210  2509.068    
    SLICE_X14Y71         FDRE (Setup_fdre_C_R)       -0.524  2508.544    u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[8]
  -------------------------------------------------------------------
                         required time                       2508.543    
                         arrival time                       -2462.709    
  -------------------------------------------------------------------
                         slack                                 45.834    

Slack (MET) :             45.834ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (genclk400khz rise@2500.000ns - s_clk_20mhz rise@2450.000ns)
  Data Path Delay:        6.462ns  (logic 0.456ns (7.057%)  route 6.006ns (92.943%))
  Logic Levels:           0  
  Clock Path Skew:        3.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 2509.045 - 2500.000 ) 
    Source Clock Delay      (SCD):    6.248ns = ( 2456.248 - 2450.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                   2450.000  2450.000 r  
    E3                                                0.000  2450.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2450.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2451.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233  2452.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  2452.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2454.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2454.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.629  2456.248    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDSE (Prop_fdse_C_Q)         0.456  2456.704 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/Q
                         net (fo=57, routed)          6.006  2462.709    u_pmod_hygro_i2c_solo/s_i2c_rst_4x
    SLICE_X14Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.509  2509.045    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X14Y71         FDRE                                         r  u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[9]/C
                         clock pessimism              0.232  2509.277    
                         clock uncertainty           -0.210  2509.068    
    SLICE_X14Y71         FDRE (Setup_fdre_C_R)       -0.524  2508.544    u_pmod_hygro_i2c_solo/s_hold_read_aux_reg[9]
  -------------------------------------------------------------------
                         required time                       2508.543    
                         arrival time                       -2462.709    
  -------------------------------------------------------------------
                         slack                                 45.834    

Slack (MET) :             45.860ns  (required time - arrival time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (genclk400khz rise@2500.000ns - s_clk_20mhz rise@2450.000ns)
  Data Path Delay:        6.433ns  (logic 0.456ns (7.089%)  route 5.977ns (92.911%))
  Logic Levels:           0  
  Clock Path Skew:        3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.042ns = ( 2509.042 - 2500.000 ) 
    Source Clock Delay      (SCD):    6.248ns = ( 2456.248 - 2450.000 ) 
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                   2450.000  2450.000 r  
    E3                                                0.000  2450.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2450.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482  2451.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233  2452.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088  2452.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719  2454.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  2454.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.629  2456.248    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDSE (Prop_fdse_C_Q)         0.456  2456.704 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/Q
                         net (fo=57, routed)          5.977  2462.680    u_pmod_hygro_i2c_solo/s_i2c_rst_4x
    SLICE_X8Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                   2500.000  2500.000 r  
    E3                                                0.000  2500.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000  2500.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411  2501.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162  2502.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083  2502.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639  2504.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  2504.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.498  2505.885    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.367  2506.251 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.193  2507.445    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  2507.536 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.506  2509.042    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X8Y73          FDRE                                         r  u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]/C
                         clock pessimism              0.232  2509.274    
                         clock uncertainty           -0.210  2509.065    
    SLICE_X8Y73          FDRE (Setup_fdre_C_R)       -0.524  2508.541    u_pmod_hygro_i2c_solo/FSM_gray_s_hygro_drv_pr_state_reg[4]
  -------------------------------------------------------------------
                         required time                       2508.541    
                         arrival time                       -2462.680    
  -------------------------------------------------------------------
                         slack                                 45.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 ei_sda_i_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_humid_aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.418ns (10.435%)  route 3.588ns (89.565%))
  Logic Levels:           0  
  Clock Path Skew:        3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.786ns
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.592     5.979    s_clk_20mhz_BUFG
    SLICE_X6Y70          FDRE                                         r  ei_sda_i_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.418     6.397 r  ei_sda_i_sync_reg/Q
                         net (fo=2, routed)           3.588     9.984    u_pmod_hygro_i2c_solo/ei_sda_i
    SLICE_X13Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.624     9.786    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X13Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[0]/C
                         clock pessimism             -0.232     9.554    
    SLICE_X13Y74         FDRE (Hold_fdre_C_D)         0.192     9.746    u_pmod_hygro_i2c_solo/s_humid_aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.746    
                         arrival time                           9.984    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 ei_sda_i_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.418ns (10.163%)  route 3.695ns (89.837%))
  Logic Levels:           0  
  Clock Path Skew:        3.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.782ns
    Source Clock Delay      (SCD):    5.979ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639     4.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.592     5.979    s_clk_20mhz_BUFG
    SLICE_X6Y70          FDRE                                         r  ei_sda_i_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.418     6.397 r  ei_sda_i_sync_reg/Q
                         net (fo=2, routed)           3.695    10.092    u_pmod_hygro_i2c_solo/ei_sda_i
    SLICE_X29Y75         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.616     6.235    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.456     6.691 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           1.375     8.066    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.162 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          1.620     9.782    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y75         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[0]/C
                         clock pessimism             -0.232     9.550    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.192     9.742    u_pmod_hygro_i2c_solo/s_temp_aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.742    
                         arrival time                          10.092    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.185ns (7.026%)  route 2.448ns (92.974%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.563     1.827    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDSE (Prop_fdse_C_Q)         0.141     1.968 f  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/Q
                         net (fo=57, routed)          2.448     4.416    u_pmod_hygro_i2c_solo/s_i2c_rst_4x
    SLICE_X10Y74         LUT3 (Prop_lut3_I0_O)        0.044     4.460 r  u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.460    u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1[1]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.828     4.050    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X10Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1_reg[1]/C
                         clock pessimism             -0.278     3.771    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.131     3.902    u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.902    
                         arrival time                           4.460    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.186ns (7.061%)  route 2.448ns (92.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.563     1.827    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDSE (Prop_fdse_C_Q)         0.141     1.968 f  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/Q
                         net (fo=57, routed)          2.448     4.416    u_pmod_hygro_i2c_solo/s_i2c_rst_4x
    SLICE_X10Y74         LUT2 (Prop_lut2_I0_O)        0.045     4.461 r  u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1[0]_i_1/O
                         net (fo=1, routed)           0.000     4.461    u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1[0]_i_1_n_0
    SLICE_X10Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.828     4.050    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X10Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1_reg[0]/C
                         clock pessimism             -0.278     3.771    
    SLICE_X10Y74         FDRE (Hold_fdre_C_D)         0.120     3.891    u_pmod_hygro_i2c_solo/p_i2c_clk_edges.v_counter1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.891    
                         arrival time                           4.461    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.141ns (5.607%)  route 2.374ns (94.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.563     1.827    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDSE (Prop_fdse_C_Q)         0.141     1.968 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/Q
                         net (fo=57, routed)          2.374     4.342    u_pmod_hygro_i2c_solo/s_i2c_rst_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.827     4.049    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[4]/C
                         clock pessimism             -0.278     3.770    
    SLICE_X29Y77         FDRE (Hold_fdre_C_R)        -0.018     3.752    u_pmod_hygro_i2c_solo/s_temp_aux_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.752    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.141ns (5.607%)  route 2.374ns (94.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.563     1.827    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDSE (Prop_fdse_C_Q)         0.141     1.968 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/Q
                         net (fo=57, routed)          2.374     4.342    u_pmod_hygro_i2c_solo/s_i2c_rst_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.827     4.049    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[5]/C
                         clock pessimism             -0.278     3.770    
    SLICE_X29Y77         FDRE (Hold_fdre_C_R)        -0.018     3.752    u_pmod_hygro_i2c_solo/s_temp_aux_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.752    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.141ns (5.607%)  route 2.374ns (94.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.563     1.827    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDSE (Prop_fdse_C_Q)         0.141     1.968 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/Q
                         net (fo=57, routed)          2.374     4.342    u_pmod_hygro_i2c_solo/s_i2c_rst_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.827     4.049    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[6]/C
                         clock pessimism             -0.278     3.770    
    SLICE_X29Y77         FDRE (Hold_fdre_C_R)        -0.018     3.752    u_pmod_hygro_i2c_solo/s_temp_aux_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.752    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.141ns (5.607%)  route 2.374ns (94.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.563     1.827    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDSE (Prop_fdse_C_Q)         0.141     1.968 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/Q
                         net (fo=57, routed)          2.374     4.342    u_pmod_hygro_i2c_solo/s_i2c_rst_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.827     4.049    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[7]/C
                         clock pessimism             -0.278     3.770    
    SLICE_X29Y77         FDRE (Hold_fdre_C_R)        -0.018     3.752    u_pmod_hygro_i2c_solo/s_temp_aux_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.752    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_temp_aux_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.141ns (5.607%)  route 2.374ns (94.393%))
  Logic Levels:           0  
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.049ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.563     1.827    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDSE (Prop_fdse_C_Q)         0.141     1.968 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/Q
                         net (fo=57, routed)          2.374     4.342    u_pmod_hygro_i2c_solo/s_i2c_rst_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.827     4.049    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X29Y77         FDRE                                         r  u_pmod_hygro_i2c_solo/s_temp_aux_reg[8]/C
                         clock pessimism             -0.278     3.770    
    SLICE_X29Y77         FDRE (Hold_fdre_C_R)        -0.018     3.752    u_pmod_hygro_i2c_solo/s_temp_aux_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.752    
                         arrival time                           4.342    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_hygro_i2c_solo/s_humid_aux_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by genclk400khz  {rise@0.000ns fall@1250.000ns period=2500.000ns})
  Path Group:             genclk400khz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (genclk400khz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.543ns  (logic 0.141ns (5.545%)  route 2.402ns (94.455%))
  Logic Levels:           0  
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.278ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.563     1.827    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X29Y70         FDSE                                         r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDSE (Prop_fdse_C_Q)         0.141     1.968 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_rst_out_reg/Q
                         net (fo=57, routed)          2.402     4.370    u_pmod_hygro_i2c_solo/s_i2c_rst_4x
    SLICE_X13Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock genclk400khz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.822     2.365    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/i_clk_mhz
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.175     2.540 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/s_clk_out_reg/Q
                         net (fo=1, routed)           0.653     3.193    u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.222 r  u_pmod_hygro_i2c_solo/u_i2c_4x_clock_divider/o_clk_div_BUFG_inst/O
                         net (fo=61, routed)          0.828     4.050    u_pmod_hygro_i2c_solo/s_i2c_clk_4x
    SLICE_X13Y74         FDRE                                         r  u_pmod_hygro_i2c_solo/s_humid_aux_reg[0]/C
                         clock pessimism             -0.278     3.771    
    SLICE_X13Y74         FDRE (Hold_fdre_C_R)        -0.018     3.753    u_pmod_hygro_i2c_solo/s_humid_aux_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.753    
                         arrival time                           4.370    
  -------------------------------------------------------------------
                         slack                                  0.617    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_20mhz
  To Clock:  wiz_20mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack       29.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.517ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led4
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 3.986ns (51.609%)  route 3.737ns (48.391%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.226ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.607     6.226    u_led_pwm_driver/i_clk
    SLICE_X53Y73         FDRE                                         r  u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y73         FDRE (Prop_fdre_C_Q)         0.456     6.682 r  u_led_pwm_driver/basicloop[0].eo_basic_leds_l_reg[0]/Q
                         net (fo=1, routed)           3.737    10.419    eo_led4_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.530    13.948 r  eo_led4_OBUF_inst/O
                         net (fo=0)                   0.000    13.948    eo_led4
    H5                                                                r  eo_led4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.948    
  -------------------------------------------------------------------
                         slack                                 29.517    

Slack (MET) :             29.630ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led5
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 3.967ns (52.165%)  route 3.637ns (47.835%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.612     6.231    u_led_pwm_driver/i_clk
    SLICE_X61Y73         FDRE                                         r  u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.456     6.687 r  u_led_pwm_driver/basicloop[1].eo_basic_leds_l_reg[1]/Q
                         net (fo=1, routed)           3.637    10.324    eo_led5_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.835 r  eo_led5_OBUF_inst/O
                         net (fo=0)                   0.000    13.835    eo_led5
    J5                                                                r  eo_led5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.835    
  -------------------------------------------------------------------
                         slack                                 29.630    

Slack (MET) :             29.971ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/greenloop[3].eo_color_leds_g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 4.039ns (55.660%)  route 3.218ns (44.340%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.618     6.237    u_led_pwm_driver/i_clk
    SLICE_X62Y78         FDRE                                         r  u_led_pwm_driver/greenloop[3].eo_color_leds_g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.518     6.755 r  u_led_pwm_driver/greenloop[3].eo_color_leds_g_reg[3]/Q
                         net (fo=1, routed)           3.218     9.973    eo_led3_g_OBUF
    H6                   OBUF (Prop_obuf_I_O)         3.521    13.494 r  eo_led3_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.494    eo_led3_g
    H6                                                                r  eo_led3_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.494    
  -------------------------------------------------------------------
                         slack                                 29.971    

Slack (MET) :             29.992ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 4.033ns (55.761%)  route 3.200ns (44.239%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.621     6.240    u_led_pwm_driver/i_clk
    SLICE_X70Y80         FDRE                                         r  u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y80         FDRE (Prop_fdre_C_Q)         0.518     6.758 r  u_led_pwm_driver/blueloop[2].eo_color_leds_b_reg[2]/Q
                         net (fo=1, routed)           3.200     9.958    eo_led2_b_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.515    13.473 r  eo_led2_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.473    eo_led2_b
    H4                                                                r  eo_led2_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.473    
  -------------------------------------------------------------------
                         slack                                 29.992    

Slack (MET) :             30.335ns  (required time - arrival time)
  Source:                 u_pmod_cls_custom_driver/eo_copi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_dq0
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.799ns  (logic 4.002ns (58.866%)  route 2.797ns (41.134%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.332ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.713     6.332    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X7Y81          FDRE                                         r  u_pmod_cls_custom_driver/eo_copi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.456     6.788 r  u_pmod_cls_custom_driver/eo_copi_o_reg/Q
                         net (fo=1, routed)           2.797     9.584    eo_pmod_cls_dq0_OBUF
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.130 r  eo_pmod_cls_dq0_OBUF_inst/O
                         net (fo=0)                   0.000    13.130    eo_pmod_cls_dq0
    E16                                                               r  eo_pmod_cls_dq0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.130    
  -------------------------------------------------------------------
                         slack                                 30.335    

Slack (MET) :             30.371ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.763ns  (logic 4.033ns (59.634%)  route 2.730ns (40.366%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.331ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.712     6.331    u_led_pwm_driver/i_clk
    SLICE_X78Y82         FDRE                                         r  u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y82         FDRE (Prop_fdre_C_Q)         0.518     6.849 r  u_led_pwm_driver/greenloop[2].eo_color_leds_g_reg[2]/Q
                         net (fo=1, routed)           2.730     9.579    eo_led2_g_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.515    13.094 r  eo_led2_g_OBUF_inst/O
                         net (fo=0)                   0.000    13.094    eo_led2_g
    J2                                                                r  eo_led2_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 30.371    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.709ns  (logic 3.974ns (59.225%)  route 2.736ns (40.775%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.329ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.710     6.329    u_led_pwm_driver/i_clk
    SLICE_X77Y84         FDRE                                         r  u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y84         FDRE (Prop_fdre_C_Q)         0.456     6.785 r  u_led_pwm_driver/blueloop[3].eo_color_leds_b_reg[3]/Q
                         net (fo=1, routed)           2.736     9.520    eo_led3_b_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    13.038 r  eo_led3_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.038    eo_led3_b
    K2                                                                r  eo_led3_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.038    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.436ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.805ns  (logic 4.000ns (58.778%)  route 2.805ns (41.221%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.223ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.605     6.223    u_led_pwm_driver/i_clk
    SLICE_X57Y113        FDRE                                         r  u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_fdre_C_Q)         0.456     6.679 r  u_led_pwm_driver/blueloop[0].eo_color_leds_b_reg[0]/Q
                         net (fo=1, routed)           2.805     9.485    eo_led0_b_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.544    13.029 r  eo_led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    13.029    eo_led0_b
    E1                                                                r  eo_led0_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -13.029    
  -------------------------------------------------------------------
                         slack                                 30.436    

Slack (MET) :             30.555ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_b
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 4.053ns (61.658%)  route 2.520ns (38.342%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.337ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.718     6.337    u_led_pwm_driver/i_clk
    SLICE_X76Y97         FDRE                                         r  u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y97         FDRE (Prop_fdre_C_Q)         0.518     6.855 r  u_led_pwm_driver/blueloop[1].eo_color_leds_b_reg[1]/Q
                         net (fo=1, routed)           2.520     9.375    eo_led1_b_OBUF
    G4                   OBUF (Prop_obuf_I_O)         3.535    12.910 r  eo_led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.910    eo_led1_b
    G4                                                                r  eo_led1_b (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.910    
  -------------------------------------------------------------------
                         slack                                 30.555    

Slack (MET) :             30.599ns  (required time - arrival time)
  Source:                 u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led3_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            50.000ns  (wiz_20mhz_virt_out rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 4.033ns (61.778%)  route 2.495ns (38.222%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           6.000ns
  Clock Path Skew:        -6.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 50.000 - 50.000 ) 
    Source Clock Delay      (SCD):    6.338ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.719     6.338    u_led_pwm_driver/i_clk
    SLICE_X78Y89         FDRE                                         r  u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y89         FDRE (Prop_fdre_C_Q)         0.518     6.856 r  u_led_pwm_driver/redloop[3].eo_color_leds_r_reg[3]/Q
                         net (fo=1, routed)           2.495     9.351    eo_led3_r_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515    12.866 r  eo_led3_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.866    eo_led3_r
    K1                                                                r  eo_led3_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                     50.000    50.000 r  
                         ideal clock network latency
                                                      0.000    50.000    
                         clock pessimism              0.000    50.000    
                         clock uncertainty           -0.535    49.465    
                         output delay                -6.000    43.465    
  -------------------------------------------------------------------
                         required time                         43.465    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                 30.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.352ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_sck_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_sck
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.737ns  (logic 1.381ns (79.476%)  route 0.357ns (20.524%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.585     1.849    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y124         FDRE                                         r  u_pmod_cls_custom_driver/eo_sck_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  u_pmod_cls_custom_driver/eo_sck_o_reg/Q
                         net (fo=1, routed)           0.357     2.347    eo_pmod_cls_sck_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.240     3.587 r  eo_pmod_cls_sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.587    eo_pmod_cls_sck
    C15                                                               r  eo_pmod_cls_sck (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.587    
  -------------------------------------------------------------------
                         slack                                  2.352    

Slack (MET) :             2.383ns  (arrival time - required time)
  Source:                 u_pmod_cls_custom_driver/eo_csn_o_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_pmod_cls_csn
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 1.376ns (77.810%)  route 0.392ns (22.190%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.585     1.849    u_pmod_cls_custom_driver/i_clk_20mhz
    SLICE_X0Y124         FDRE                                         r  u_pmod_cls_custom_driver/eo_csn_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  u_pmod_cls_custom_driver/eo_csn_o_reg/Q
                         net (fo=1, routed)           0.392     2.383    eo_pmod_cls_csn_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.235     3.618 r  eo_pmod_cls_csn_OBUF_inst/O
                         net (fo=0)                   0.000     3.618    eo_pmod_cls_csn
    E15                                                               r  eo_pmod_cls_csn (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  2.383    

Slack (MET) :             2.467ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led7
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 1.418ns (77.319%)  route 0.416ns (22.681%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.603     1.867    u_led_pwm_driver/i_clk
    SLICE_X5Y56          FDRE                                         r  u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     2.008 r  u_led_pwm_driver/basicloop[3].eo_basic_leds_l_reg[3]/Q
                         net (fo=1, routed)           0.416     2.424    eo_led7_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.702 r  eo_led7_OBUF_inst/O
                         net (fo=0)                   0.000     3.702    eo_led7
    T10                                                               r  eo_led7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.702    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.499ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led6
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 1.416ns (74.756%)  route 0.478ns (25.244%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.840ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.576     1.840    u_led_pwm_driver/i_clk
    SLICE_X9Y52          FDRE                                         r  u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.981 r  u_led_pwm_driver/basicloop[2].eo_basic_leds_l_reg[2]/Q
                         net (fo=1, routed)           0.478     2.459    eo_led6_OBUF
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.734 r  eo_led6_OBUF_inst/O
                         net (fo=0)                   0.000     3.734    eo_led6
    T9                                                                r  eo_led6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.556ns  (arrival time - required time)
  Source:                 eo_sda_t_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eio_sda
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.988ns (50.360%)  route 0.974ns (49.640%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.565     1.829    s_clk_20mhz_BUFG
    SLICE_X8Y71          FDRE                                         r  eo_sda_t_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     1.993 r  eo_sda_t_sync_reg/Q
                         net (fo=1, routed)           0.974     2.967    IOBUF_sda_inst/T
    V11                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.791 r  IOBUF_sda_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.791    eio_sda
    V11                                                               r  eio_sda (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.791    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.564ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 1.382ns (71.205%)  route 0.559ns (28.795%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.594     1.858    u_led_pwm_driver/i_clk
    SLICE_X78Y104        FDRE                                         r  u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y104        FDRE (Prop_fdre_C_Q)         0.164     2.022 r  u_led_pwm_driver/greenloop[1].eo_color_leds_g_reg[1]/Q
                         net (fo=1, routed)           0.559     2.581    eo_led1_g_OBUF
    J4                   OBUF (Prop_obuf_I_O)         1.218     3.799 r  eo_led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.799    eo_led1_g
    J4                                                                r  eo_led1_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.568ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led1_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 1.378ns (70.709%)  route 0.571ns (29.291%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.590     1.854    u_led_pwm_driver/i_clk
    SLICE_X77Y108        FDRE                                         r  u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y108        FDRE (Prop_fdre_C_Q)         0.141     1.995 r  u_led_pwm_driver/redloop[1].eo_color_leds_r_reg[1]/Q
                         net (fo=1, routed)           0.571     2.566    eo_led1_r_OBUF
    G3                   OBUF (Prop_obuf_I_O)         1.237     3.803 r  eo_led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.803    eo_led1_r
    G3                                                                r  eo_led1_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.803    
  -------------------------------------------------------------------
                         slack                                  2.568    

Slack (MET) :             2.591ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 1.407ns (71.305%)  route 0.566ns (28.695%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.588     1.852    u_led_pwm_driver/i_clk
    SLICE_X76Y112        FDRE                                         r  u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDRE (Prop_fdre_C_Q)         0.164     2.016 r  u_led_pwm_driver/redloop[0].eo_color_leds_r_reg[0]/Q
                         net (fo=1, routed)           0.566     2.583    eo_led0_r_OBUF
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.826 r  eo_led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.826    eo_led0_r
    G6                                                                r  eo_led0_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.826    
  -------------------------------------------------------------------
                         slack                                  2.591    

Slack (MET) :             2.672ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led0_g
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 1.371ns (65.835%)  route 0.712ns (34.165%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.824ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.560     1.824    u_led_pwm_driver/i_clk
    SLICE_X64Y111        FDRE                                         r  u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y111        FDRE (Prop_fdre_C_Q)         0.141     1.965 r  u_led_pwm_driver/greenloop[0].eo_color_leds_g_reg[0]/Q
                         net (fo=1, routed)           0.712     2.677    eo_led0_g_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.907 r  eo_led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.907    eo_led0_g
    F6                                                                r  eo_led0_g (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.907    
  -------------------------------------------------------------------
                         slack                                  2.672    

Slack (MET) :             2.687ns  (arrival time - required time)
  Source:                 u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            eo_led2_r
                            (output port clocked by wiz_20mhz_virt_out  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             wiz_20mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_20mhz_virt_out rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 1.374ns (66.663%)  route 0.687ns (33.337%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        -1.861ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.535ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.597     1.861    u_led_pwm_driver/i_clk
    SLICE_X74Y96         FDRE                                         r  u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y96         FDRE (Prop_fdre_C_Q)         0.164     2.025 r  u_led_pwm_driver/redloop[2].eo_color_leds_r_reg[2]/Q
                         net (fo=1, routed)           0.687     2.712    eo_led2_r_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.210     3.922 r  eo_led2_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.922    eo_led2_r
    J3                                                                r  eo_led2_r (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_20mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.535     0.535    
                         output delay                 0.700     1.235    
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  2.687    





---------------------------------------------------------------------------------------------------
From Clock:  s_clk_7_37mhz
  To Clock:  wiz_7_373mhz_virt_out

Setup :            0  Failing Endpoints,  Worst Slack      106.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.612ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.194ns  (required time - arrival time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Max at Slow Process Corner
  Requirement:            135.640ns  (wiz_7_373mhz_virt_out rise@135.640ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        8.032ns  (logic 3.979ns (49.532%)  route 4.054ns (50.468%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           14.500ns
  Clock Path Skew:        -6.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 135.640 - 135.640 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          1.724     6.343    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X0Y91          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.456     6.799 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           4.054    10.852    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    14.375 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.375    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                    135.640   135.640 r  
                         ideal clock network latency
                                                      0.000   135.640    
                         clock pessimism              0.000   135.640    
                         clock uncertainty           -0.571   135.069    
                         output delay               -14.500   120.569    
  -------------------------------------------------------------------
                         required time                        120.569    
                         arrival time                         -14.375    
  -------------------------------------------------------------------
                         slack                                106.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.612ns  (arrival time - required time)
  Source:                 u_uart_tx_only/eo_uart_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by s_clk_7_37mhz  {rise@0.000ns fall@67.820ns period=135.640ns})
  Destination:            eo_uart_tx
                            (output port clocked by wiz_7_373mhz_virt_out  {rise@0.000ns fall@67.820ns period=135.640ns})
  Path Group:             wiz_7_373mhz_virt_out
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (wiz_7_373mhz_virt_out rise@0.000ns - s_clk_7_37mhz rise@0.000ns)
  Data Path Delay:        2.715ns  (logic 1.364ns (50.254%)  route 1.351ns (49.746%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -2.400ns
  Clock Path Skew:        -1.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.485ns
    Phase Error              (PE):    0.327ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_7_37mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    s_clk_7_37mhz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_7_37mhz_BUFG_inst/O
                         net (fo=64, routed)          0.603     1.867    u_uart_tx_only/i_clk_7_37mhz
    SLICE_X0Y91          FDSE                                         r  u_uart_tx_only/eo_uart_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDSE (Prop_fdse_C_Q)         0.141     2.008 r  u_uart_tx_only/eo_uart_tx_reg/Q
                         net (fo=1, routed)           1.351     3.359    eo_uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     4.582 r  eo_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.582    eo_uart_tx
    D10                                                               r  eo_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wiz_7_373mhz_virt_out rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.571     0.571    
                         output delay                 2.400     2.971    
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           4.582    
  -------------------------------------------------------------------
                         slack                                  1.612    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_clk_20mhz
  To Clock:  s_clk_20mhz

Setup :            0  Failing Endpoints,  Worst Slack       33.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.783ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.311ns  (required time - arrival time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (s_clk_20mhz rise@50.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        14.111ns  (logic 0.518ns (3.671%)  route 13.593ns (96.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.943ns = ( 55.943 - 50.000 ) 
    Source Clock Delay      (SCD):    6.255ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.413ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.636     6.255    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y97         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDPE (Prop_fdpe_C_Q)         0.518     6.773 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1008, routed)       13.593    20.366    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.573    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    52.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639    54.295    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    54.386 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        1.557    55.943    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism              0.311    56.254    
                         clock uncertainty           -0.210    56.045    
    RAMB18_X0Y32         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.368    53.677    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         53.677    
                         arrival time                         -20.366    
  -------------------------------------------------------------------
                         slack                                 33.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.783ns  (arrival time - required time)
  Source:                 u_reset_synch_20mhz/s_rst_shift_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock s_clk_20mhz  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_clk_20mhz rise@0.000ns - s_clk_20mhz rise@0.000ns)
  Data Path Delay:        6.272ns  (logic 0.164ns (2.615%)  route 6.108ns (97.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.569     1.833    u_reset_synch_20mhz/i_clk_mhz
    SLICE_X42Y97         FDPE                                         r  u_reset_synch_20mhz/s_rst_shift_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDPE (Prop_fdpe_C_Q)         0.164     1.997 f  u_reset_synch_20mhz/s_rst_shift_reg[13]/Q
                         net (fo=1008, routed)        6.108     8.105    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/RST
    RAMB18_X0Y32         FIFO18E1                                     f  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock s_clk_20mhz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    CLK100MHZ_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    s_clk_20mhz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  s_clk_20mhz_BUFG_inst/O
                         net (fo=1896, routed)        0.881     2.424    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/CLK
    RAMB18_X0Y32         FIFO18E1                                     r  u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism             -0.512     1.912    
    RAMB18_X0Y32         FIFO18E1 (Remov_fifo18e1_RDCLK_RST)
                                                     -0.589     1.323    u_pmod_cls_custom_driver/u_pmod_generic_spi_solo/u_fifo_tx_0/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           8.105    
  -------------------------------------------------------------------
                         slack                                  6.783    





