

================================================================
== Vitis HLS Report for 'seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3'
================================================================
* Date:           Wed May 22 14:54:25 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       krnl_globalSort_L3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.385 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.650 ns|  16.650 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_760_3  |        3|        3|         3|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%min_value = alloca i32 1"   --->   Operation 6 'alloca' 'min_value' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%min_idx = alloca i32 1"   --->   Operation 7 'alloca' 'min_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%min_idx_1 = alloca i32 1"   --->   Operation 8 'alloca' 'min_idx_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read19"   --->   Operation 9 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read18"   --->   Operation 10 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read17"   --->   Operation 11 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read16"   --->   Operation 12 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read15"   --->   Operation 13 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read14"   --->   Operation 14 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read13"   --->   Operation 15 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read12"   --->   Operation 16 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read11"   --->   Operation 17 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read10"   --->   Operation 18 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_11 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read9"   --->   Operation 19 'read' 'p_read_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_12 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read8"   --->   Operation 20 'read' 'p_read_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read7"   --->   Operation 21 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_14 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read6"   --->   Operation 22 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read5"   --->   Operation 23 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read_16 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read4"   --->   Operation 24 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read_17 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read3"   --->   Operation 25 'read' 'p_read_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read_18 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read2"   --->   Operation 26 'read' 'p_read_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_19 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read1"   --->   Operation 27 'read' 'p_read_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_20 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read"   --->   Operation 28 'read' 'p_read_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%idx_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %idx_1"   --->   Operation 29 'read' 'idx_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %idx"   --->   Operation 30 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %min_idx_1"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 4294967295, i32 %min_idx"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 3.40282e+38, i32 %min_value"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j = load i2 %min_idx_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 35 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.34ns)   --->   "%icmp_ln760 = icmp_eq  i2 %j, i2 2" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:760]   --->   Operation 36 'icmp' 'icmp_ln760' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.43ns)   --->   "%add_ln760 = add i2 %j, i2 1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:760]   --->   Operation 38 'add' 'add_ln760' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln760 = br i1 %icmp_ln760, void %for.body9.split, void %for.inc40.exitStub" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:760]   --->   Operation 39 'br' 'br_ln760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %idx_read, i32 %idx_1_read, i2 %j" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 40 'mux' 'tmp_4' <Predicate = (!icmp_ln760)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.61ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.10f32.i32, i32 %p_read_20, i32 %p_read_19, i32 %p_read_18, i32 %p_read_17, i32 %p_read_16, i32 %p_read_15, i32 %p_read_14, i32 %p_read_13, i32 %p_read_12, i32 %p_read_11, i32 %tmp_4" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 41 'mux' 'tmp_5' <Predicate = (!icmp_ln760)> <Delay = 0.61> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.61ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.10f32.i32, i32 %p_read_10, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_4, i32 %p_read_3, i32 %p_read_2, i32 %p_read_1, i32 %tmp_4" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 42 'mux' 'tmp_6' <Predicate = (!icmp_ln760)> <Delay = 0.61> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%min_value_1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i2, i32 %tmp_5, i32 %tmp_6, i2 %j" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 43 'mux' 'min_value_1' <Predicate = (!icmp_ln760)> <Delay = 0.38> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln763_2 = trunc i2 %j" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 44 'trunc' 'trunc_ln763_2' <Predicate = (!icmp_ln760)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln760 = store i2 %add_ln760, i2 %min_idx_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:760]   --->   Operation 45 'store' 'store_ln760' <Predicate = (!icmp_ln760)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%min_value_load_1 = load i32 %min_value" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 46 'load' 'min_value_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln763 = bitcast i32 %min_value_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 47 'bitcast' 'bitcast_ln763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln763, i32 23, i32 30" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 48 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln763 = trunc i32 %bitcast_ln763" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 49 'trunc' 'trunc_ln763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%bitcast_ln763_1 = bitcast i32 %min_value_load_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 50 'bitcast' 'bitcast_ln763_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln763_1, i32 23, i32 30" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 51 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln763_1 = trunc i32 %bitcast_ln763_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 52 'trunc' 'trunc_ln763_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.58ns)   --->   "%icmp_ln763 = icmp_ne  i8 %tmp_3, i8 255" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 53 'icmp' 'icmp_ln763' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.75ns)   --->   "%icmp_ln763_1 = icmp_eq  i23 %trunc_ln763, i23 0" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 54 'icmp' 'icmp_ln763_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.58ns)   --->   "%icmp_ln763_2 = icmp_ne  i8 %tmp_7, i8 255" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 55 'icmp' 'icmp_ln763_2' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.75ns)   --->   "%icmp_ln763_3 = icmp_eq  i23 %trunc_ln763_1, i23 0" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 56 'icmp' 'icmp_ln763_3' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [2/2] (1.64ns)   --->   "%tmp_8 = fcmp_olt  i32 %min_value_1, i32 %min_value_load_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 57 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%min_value_load = load i32 %min_value"   --->   Operation 72 'load' 'min_value_load' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%min_idx_load = load i32 %min_idx"   --->   Operation 73 'load' 'min_idx_load' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %min_idx_out, i32 %min_idx_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %min_value_out, i32 %min_value_load"   --->   Operation 75 'write' 'write_ln0' <Predicate = (icmp_ln760)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln760)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.38>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%min_idx_load_1 = load i32 %min_idx" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 58 'load' 'min_idx_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln762 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:762]   --->   Operation 59 'specpipeline' 'specpipeline_ln762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln758 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:758]   --->   Operation 60 'specloopname' 'specloopname_ln758' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln763_1)   --->   "%or_ln763 = or i1 %icmp_ln763_1, i1 %icmp_ln763" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 61 'or' 'or_ln763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln763_1)   --->   "%or_ln763_1 = or i1 %icmp_ln763_3, i1 %icmp_ln763_2" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 62 'or' 'or_ln763_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/2] (1.64ns)   --->   "%tmp_8 = fcmp_olt  i32 %min_value_1, i32 %min_value_load_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 63 'fcmp' 'tmp_8' <Predicate = true> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln763_1)   --->   "%and_ln763 = and i1 %tmp_8, i1 %or_ln763" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 64 'and' 'and_ln763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln763_1 = and i1 %and_ln763, i1 %or_ln763_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 65 'and' 'and_ln763_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.22ns)   --->   "%min_value_2 = select i1 %and_ln763_1, i32 %min_value_1, i32 %min_value_load_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 66 'select' 'min_value_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln763 = zext i1 %trunc_ln763_2" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 67 'zext' 'zext_ln763' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.22ns)   --->   "%min_idx_4 = select i1 %and_ln763_1, i32 %zext_ln763, i32 %min_idx_load_1" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:763]   --->   Operation 68 'select' 'min_idx_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.38ns)   --->   "%store_ln760 = store i32 %min_idx_4, i32 %min_idx" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:760]   --->   Operation 69 'store' 'store_ln760' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 70 [1/1] (0.38ns)   --->   "%store_ln760 = store i32 %min_value_2, i32 %min_value" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:760]   --->   Operation 70 'store' 'store_ln760' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln760 = br void %for.body9" [/home/nehaprakriya/Documents/tapa/regression/knn/src/run_split_check/cpp/krnl_globalSort_L3.cpp:760]   --->   Operation 71 'br' 'br_ln760' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ idx_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_idx_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ min_value_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
min_value          (alloca           ) [ 0111]
min_idx            (alloca           ) [ 0111]
min_idx_1          (alloca           ) [ 0100]
p_read_1           (read             ) [ 0000]
p_read_2           (read             ) [ 0000]
p_read_3           (read             ) [ 0000]
p_read_4           (read             ) [ 0000]
p_read_5           (read             ) [ 0000]
p_read_6           (read             ) [ 0000]
p_read_7           (read             ) [ 0000]
p_read_8           (read             ) [ 0000]
p_read_9           (read             ) [ 0000]
p_read_10          (read             ) [ 0000]
p_read_11          (read             ) [ 0000]
p_read_12          (read             ) [ 0000]
p_read_13          (read             ) [ 0000]
p_read_14          (read             ) [ 0000]
p_read_15          (read             ) [ 0000]
p_read_16          (read             ) [ 0000]
p_read_17          (read             ) [ 0000]
p_read_18          (read             ) [ 0000]
p_read_19          (read             ) [ 0000]
p_read_20          (read             ) [ 0000]
idx_1_read         (read             ) [ 0000]
idx_read           (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
j                  (load             ) [ 0000]
icmp_ln760         (icmp             ) [ 0110]
empty              (speclooptripcount) [ 0000]
add_ln760          (add              ) [ 0000]
br_ln760           (br               ) [ 0000]
tmp_4              (mux              ) [ 0000]
tmp_5              (mux              ) [ 0000]
tmp_6              (mux              ) [ 0000]
min_value_1        (mux              ) [ 0111]
trunc_ln763_2      (trunc            ) [ 0111]
store_ln760        (store            ) [ 0000]
min_value_load_1   (load             ) [ 0101]
bitcast_ln763      (bitcast          ) [ 0000]
tmp_3              (partselect       ) [ 0000]
trunc_ln763        (trunc            ) [ 0000]
bitcast_ln763_1    (bitcast          ) [ 0000]
tmp_7              (partselect       ) [ 0000]
trunc_ln763_1      (trunc            ) [ 0000]
icmp_ln763         (icmp             ) [ 0101]
icmp_ln763_1       (icmp             ) [ 0101]
icmp_ln763_2       (icmp             ) [ 0101]
icmp_ln763_3       (icmp             ) [ 0101]
min_idx_load_1     (load             ) [ 0000]
specpipeline_ln762 (specpipeline     ) [ 0000]
specloopname_ln758 (specloopname     ) [ 0000]
or_ln763           (or               ) [ 0000]
or_ln763_1         (or               ) [ 0000]
tmp_8              (fcmp             ) [ 0000]
and_ln763          (and              ) [ 0000]
and_ln763_1        (and              ) [ 0000]
min_value_2        (select           ) [ 0000]
zext_ln763         (zext             ) [ 0000]
min_idx_4          (select           ) [ 0000]
store_ln760        (store            ) [ 0000]
store_ln760        (store            ) [ 0000]
br_ln760           (br               ) [ 0000]
min_value_load     (load             ) [ 0000]
min_idx_load       (load             ) [ 0000]
write_ln0          (write            ) [ 0000]
write_ln0          (write            ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="idx_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_read10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_read11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_read12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_read13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_read14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_read15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_read16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_read17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read17"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_read18">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_read19">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="min_idx_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_idx_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="min_value_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_value_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10f32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2float.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="min_value_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_value/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="min_idx_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_idx/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="min_idx_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="min_idx_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read_1_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read_2_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read_3_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_4_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_5_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_6_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read_7_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_8_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_read_9_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_read_10_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="p_read_11_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_11/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_read_12_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_12/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_read_13_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_read_14_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_14/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_read_15_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_read_16_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_16/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="p_read_17_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_17/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_read_18_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_18/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_read_19_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_19/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_read_20_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_20/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="idx_1_read_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_1_read/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="idx_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln0_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="write_ln0_write_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="0" index="2" bw="32" slack="0"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln0_store_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="2" slack="0"/>
<pin id="263" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln0_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln0_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="j_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln760_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="2" slack="0"/>
<pin id="280" dir="0" index="1" bw="2" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln760/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln760_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln760/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_4_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="32" slack="0"/>
<pin id="294" dir="0" index="3" bw="2" slack="0"/>
<pin id="295" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="32" slack="0"/>
<pin id="304" dir="0" index="3" bw="32" slack="0"/>
<pin id="305" dir="0" index="4" bw="32" slack="0"/>
<pin id="306" dir="0" index="5" bw="32" slack="0"/>
<pin id="307" dir="0" index="6" bw="32" slack="0"/>
<pin id="308" dir="0" index="7" bw="32" slack="0"/>
<pin id="309" dir="0" index="8" bw="32" slack="0"/>
<pin id="310" dir="0" index="9" bw="32" slack="0"/>
<pin id="311" dir="0" index="10" bw="32" slack="0"/>
<pin id="312" dir="0" index="11" bw="32" slack="0"/>
<pin id="313" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_6_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="0" index="3" bw="32" slack="0"/>
<pin id="331" dir="0" index="4" bw="32" slack="0"/>
<pin id="332" dir="0" index="5" bw="32" slack="0"/>
<pin id="333" dir="0" index="6" bw="32" slack="0"/>
<pin id="334" dir="0" index="7" bw="32" slack="0"/>
<pin id="335" dir="0" index="8" bw="32" slack="0"/>
<pin id="336" dir="0" index="9" bw="32" slack="0"/>
<pin id="337" dir="0" index="10" bw="32" slack="0"/>
<pin id="338" dir="0" index="11" bw="32" slack="0"/>
<pin id="339" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="min_value_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="32" slack="0"/>
<pin id="356" dir="0" index="3" bw="2" slack="0"/>
<pin id="357" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="min_value_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln763_2_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln763_2/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln760_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="2" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln760/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="min_value_load_1_load_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="1"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_value_load_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="bitcast_ln763_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln763/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_3_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="0" index="2" bw="6" slack="0"/>
<pin id="382" dir="0" index="3" bw="6" slack="0"/>
<pin id="383" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln763_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln763/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="bitcast_ln763_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln763_1/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_7_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="0" index="2" bw="6" slack="0"/>
<pin id="400" dir="0" index="3" bw="6" slack="0"/>
<pin id="401" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="trunc_ln763_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln763_1/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln763_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln763/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="icmp_ln763_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="23" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln763_1/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln763_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln763_2/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln763_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="23" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln763_3/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="min_idx_load_1_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_idx_load_1/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln763_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="0" index="1" bw="1" slack="1"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln763/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="or_ln763_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="1" slack="1"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln763_1/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="and_ln763_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln763/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="and_ln763_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln763_1/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="min_value_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="2"/>
<pin id="460" dir="0" index="2" bw="32" slack="1"/>
<pin id="461" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_value_2/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln763_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="2"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln763/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="min_idx_4_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="32" slack="0"/>
<pin id="470" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="min_idx_4/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln760_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="2"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln760/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln760_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="2"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln760/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="min_value_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_value_load/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="min_idx_load_load_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="min_idx_load/2 "/>
</bind>
</comp>

<comp id="492" class="1005" name="min_value_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="0"/>
<pin id="494" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="min_value "/>
</bind>
</comp>

<comp id="500" class="1005" name="min_idx_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="min_idx "/>
</bind>
</comp>

<comp id="508" class="1005" name="min_idx_1_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="2" slack="0"/>
<pin id="510" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="min_idx_1 "/>
</bind>
</comp>

<comp id="515" class="1005" name="icmp_ln760_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="1"/>
<pin id="517" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln760 "/>
</bind>
</comp>

<comp id="519" class="1005" name="min_value_1_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_value_1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="trunc_ln763_2_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="2"/>
<pin id="528" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln763_2 "/>
</bind>
</comp>

<comp id="531" class="1005" name="min_value_load_1_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_value_load_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="icmp_ln763_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln763 "/>
</bind>
</comp>

<comp id="542" class="1005" name="icmp_ln763_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln763_1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="icmp_ln763_2_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln763_2 "/>
</bind>
</comp>

<comp id="552" class="1005" name="icmp_ln763_3_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln763_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="38" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="50" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="50" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="50" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="28" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="24" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="50" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="50" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="14" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="50" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="8" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="50" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="2" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="52" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="94" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="96" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="56" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="58" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="282"><net_src comp="275" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="60" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="275" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="66" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="68" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="236" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="230" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="275" pin="1"/><net_sink comp="290" pin=3"/></net>

<net id="314"><net_src comp="70" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="315"><net_src comp="224" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="316"><net_src comp="218" pin="2"/><net_sink comp="300" pin=2"/></net>

<net id="317"><net_src comp="212" pin="2"/><net_sink comp="300" pin=3"/></net>

<net id="318"><net_src comp="206" pin="2"/><net_sink comp="300" pin=4"/></net>

<net id="319"><net_src comp="200" pin="2"/><net_sink comp="300" pin=5"/></net>

<net id="320"><net_src comp="194" pin="2"/><net_sink comp="300" pin=6"/></net>

<net id="321"><net_src comp="188" pin="2"/><net_sink comp="300" pin=7"/></net>

<net id="322"><net_src comp="182" pin="2"/><net_sink comp="300" pin=8"/></net>

<net id="323"><net_src comp="176" pin="2"/><net_sink comp="300" pin=9"/></net>

<net id="324"><net_src comp="170" pin="2"/><net_sink comp="300" pin=10"/></net>

<net id="325"><net_src comp="290" pin="4"/><net_sink comp="300" pin=11"/></net>

<net id="340"><net_src comp="70" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="341"><net_src comp="164" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="342"><net_src comp="158" pin="2"/><net_sink comp="326" pin=2"/></net>

<net id="343"><net_src comp="152" pin="2"/><net_sink comp="326" pin=3"/></net>

<net id="344"><net_src comp="146" pin="2"/><net_sink comp="326" pin=4"/></net>

<net id="345"><net_src comp="140" pin="2"/><net_sink comp="326" pin=5"/></net>

<net id="346"><net_src comp="134" pin="2"/><net_sink comp="326" pin=6"/></net>

<net id="347"><net_src comp="128" pin="2"/><net_sink comp="326" pin=7"/></net>

<net id="348"><net_src comp="122" pin="2"/><net_sink comp="326" pin=8"/></net>

<net id="349"><net_src comp="116" pin="2"/><net_sink comp="326" pin=9"/></net>

<net id="350"><net_src comp="110" pin="2"/><net_sink comp="326" pin=10"/></net>

<net id="351"><net_src comp="290" pin="4"/><net_sink comp="326" pin=11"/></net>

<net id="358"><net_src comp="72" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="300" pin="12"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="326" pin="12"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="275" pin="1"/><net_sink comp="352" pin=3"/></net>

<net id="365"><net_src comp="275" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="284" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="371" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="384"><net_src comp="74" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="76" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="78" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="391"><net_src comp="375" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="371" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="74" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="76" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="78" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="392" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="414"><net_src comp="378" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="80" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="388" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="82" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="396" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="80" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="406" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="82" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="449"><net_src comp="256" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="437" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="441" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="471"><net_src comp="451" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="463" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="434" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="466" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="457" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="487"><net_src comp="484" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="491"><net_src comp="488" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="495"><net_src comp="98" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="499"><net_src comp="492" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="503"><net_src comp="102" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="506"><net_src comp="500" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="507"><net_src comp="500" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="511"><net_src comp="106" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="514"><net_src comp="508" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="518"><net_src comp="278" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="352" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="525"><net_src comp="519" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="529"><net_src comp="362" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="534"><net_src comp="371" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="540"><net_src comp="410" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="545"><net_src comp="416" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="550"><net_src comp="422" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="555"><net_src comp="428" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="441" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_idx_out | {2 }
	Port: min_value_out | {2 }
 - Input state : 
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : idx | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : idx_1 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read1 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read2 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read3 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read4 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read5 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read6 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read7 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read8 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read9 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read10 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read11 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read12 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read13 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read14 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read15 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read16 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read17 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read18 | {1 }
	Port: seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 : p_read19 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		j : 1
		icmp_ln760 : 2
		add_ln760 : 2
		br_ln760 : 3
		tmp_4 : 2
		tmp_5 : 3
		tmp_6 : 3
		min_value_1 : 4
		trunc_ln763_2 : 2
		store_ln760 : 3
	State 2
		tmp_3 : 1
		trunc_ln763 : 1
		bitcast_ln763_1 : 1
		tmp_7 : 2
		trunc_ln763_1 : 2
		icmp_ln763 : 2
		icmp_ln763_1 : 2
		icmp_ln763_2 : 3
		icmp_ln763_3 : 3
		tmp_8 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 3
		and_ln763 : 1
		and_ln763_1 : 1
		min_value_2 : 1
		min_idx_4 : 1
		store_ln760 : 2
		store_ln760 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |      tmp_4_fu_290      |    0    |    9    |
|    mux   |      tmp_5_fu_300      |    0    |    54   |
|          |      tmp_6_fu_326      |    0    |    54   |
|          |   min_value_1_fu_352   |    0    |    9    |
|----------|------------------------|---------|---------|
|  select  |   min_value_2_fu_457   |    0    |    32   |
|          |    min_idx_4_fu_466    |    0    |    32   |
|----------|------------------------|---------|---------|
|          |    icmp_ln760_fu_278   |    0    |    8    |
|          |    icmp_ln763_fu_410   |    0    |    11   |
|   icmp   |   icmp_ln763_1_fu_416  |    0    |    16   |
|          |   icmp_ln763_2_fu_422  |    0    |    11   |
|          |   icmp_ln763_3_fu_428  |    0    |    16   |
|----------|------------------------|---------|---------|
|    add   |    add_ln760_fu_284    |    0    |    9    |
|----------|------------------------|---------|---------|
|    or    |     or_ln763_fu_437    |    0    |    2    |
|          |    or_ln763_1_fu_441   |    0    |    2    |
|----------|------------------------|---------|---------|
|    and   |    and_ln763_fu_445    |    0    |    2    |
|          |   and_ln763_1_fu_451   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |  p_read_1_read_fu_110  |    0    |    0    |
|          |  p_read_2_read_fu_116  |    0    |    0    |
|          |  p_read_3_read_fu_122  |    0    |    0    |
|          |  p_read_4_read_fu_128  |    0    |    0    |
|          |  p_read_5_read_fu_134  |    0    |    0    |
|          |  p_read_6_read_fu_140  |    0    |    0    |
|          |  p_read_7_read_fu_146  |    0    |    0    |
|          |  p_read_8_read_fu_152  |    0    |    0    |
|          |  p_read_9_read_fu_158  |    0    |    0    |
|          |  p_read_10_read_fu_164 |    0    |    0    |
|   read   |  p_read_11_read_fu_170 |    0    |    0    |
|          |  p_read_12_read_fu_176 |    0    |    0    |
|          |  p_read_13_read_fu_182 |    0    |    0    |
|          |  p_read_14_read_fu_188 |    0    |    0    |
|          |  p_read_15_read_fu_194 |    0    |    0    |
|          |  p_read_16_read_fu_200 |    0    |    0    |
|          |  p_read_17_read_fu_206 |    0    |    0    |
|          |  p_read_18_read_fu_212 |    0    |    0    |
|          |  p_read_19_read_fu_218 |    0    |    0    |
|          |  p_read_20_read_fu_224 |    0    |    0    |
|          | idx_1_read_read_fu_230 |    0    |    0    |
|          |  idx_read_read_fu_236  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln0_write_fu_242 |    0    |    0    |
|          | write_ln0_write_fu_249 |    0    |    0    |
|----------|------------------------|---------|---------|
|   fcmp   |       grp_fu_256       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |  trunc_ln763_2_fu_362  |    0    |    0    |
|   trunc  |   trunc_ln763_fu_388   |    0    |    0    |
|          |  trunc_ln763_1_fu_406  |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|      tmp_3_fu_378      |    0    |    0    |
|          |      tmp_7_fu_396      |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln763_fu_463   |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   269   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   icmp_ln760_reg_515   |    1   |
|  icmp_ln763_1_reg_542  |    1   |
|  icmp_ln763_2_reg_547  |    1   |
|  icmp_ln763_3_reg_552  |    1   |
|   icmp_ln763_reg_537   |    1   |
|    min_idx_1_reg_508   |    2   |
|     min_idx_reg_500    |   32   |
|   min_value_1_reg_519  |   32   |
|min_value_load_1_reg_531|   32   |
|    min_value_reg_492   |   32   |
|  trunc_ln763_2_reg_526 |    1   |
+------------------------+--------+
|          Total         |   136  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_256 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   64   ||  0.387  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   269  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   136  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   136  |   278  |
+-----------+--------+--------+--------+
