// Seed: 1561290047
module module_0;
  wire id_2;
  wire id_3;
  module_2(
      id_3, id_2, id_2, id_3, id_3, id_2, id_3, id_3, id_3, id_3, id_2, id_2
  );
  assign id_2 = id_3;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  string id_3 = id_2;
  wand   id_4;
  module_0();
  wire   id_5;
  string id_6;
  assign id_4 = 1;
  assign id_6 = id_3;
  assign (highz1, strong0) id_2 = "";
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  wire id_13;
  assign id_9 = 1;
endmodule
