Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/ --output-directory=C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system/ --report-file=bsf:C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system.qsys
Progress: Loading vhdl/nios_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module JTAG_UART
Progress: Adding Interval_Timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module Interval_Timer
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module SDRAM
Progress: Adding Red_LEDs [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Red_LEDs
Progress: Adding Green_LEDs [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Green_LEDs
Progress: Adding HEX3_HEX0 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX7_HEX4 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HEX7_HEX4
Progress: Adding Slider_Switches [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding Expansion_JP5 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Serial_Port [altera_up_avalon_rs232 13.0]
Progress: Parameterizing module Serial_Port
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 13.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio [altera_up_avalon_audio 13.0]
Progress: Parameterizing module Audio
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 13.0]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding PS2_Port [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module PS2_Port
Progress: Adding SRAM [altera_up_avalon_sram 13.0]
Progress: Parameterizing module SRAM
Progress: Adding VGA_Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module VGA_Pixel_Buffer
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 13.0]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Adding VGA_Pixel_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module VGA_Pixel_Scaler
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding CPU_fpoint [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module CPU_fpoint
Progress: Adding clk_27 [clock_source 13.0]
Progress: Parameterizing module clk_27
Progress: Adding Alpha_Blending [altera_up_avalon_video_alpha_blender 13.0]
Progress: Parameterizing module Alpha_Blending
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding merged_resets [altera_reset_bridge 13.0]
Progress: Parameterizing module merged_resets
Progress: Adding sys_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module sys_clk
Progress: Adding vga_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module vga_clk
Progress: Adding External_Clocks [altera_up_clocks 13.0]
Progress: Parameterizing module External_Clocks
Progress: Adding Flash [Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 13.0]
Progress: Parameterizing module Flash
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 13.0]
Progress: Parameterizing module SD_Card
Progress: Adding IrDA [altera_up_avalon_irda 13.0]
Progress: Parameterizing module IrDA
Progress: Adding Video_In [altera_up_avalon_video_decoder 13.0]
Progress: Parameterizing module Video_In
Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 13.0]
Progress: Parameterizing module Video_In_Chroma_Resampler
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 13.0]
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_In_RGB_Resampler
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 13.0]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_In_Scaler
Progress: Adding Video_In_DMA_Controller [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module Video_In_DMA_Controller
Progress: Adding USB [altera_up_avalon_usb 13.0]
Progress: Parameterizing module USB
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/ --output-directory=C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system.sopcinfo --report-file=html:C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system.html --report-file=qip:C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system/synthesis/nios_system.qip --report-file=cmp:C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE115F29C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system.qsys --language=VHDL
Progress: Loading vhdl/nios_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding JTAG_UART [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module JTAG_UART
Progress: Adding Interval_Timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module Interval_Timer
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module SDRAM
Progress: Adding Red_LEDs [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Red_LEDs
Progress: Adding Green_LEDs [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Green_LEDs
Progress: Adding HEX3_HEX0 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HEX3_HEX0
Progress: Adding HEX7_HEX4 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module HEX7_HEX4
Progress: Adding Slider_Switches [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Slider_Switches
Progress: Adding Pushbuttons [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Pushbuttons
Progress: Adding Expansion_JP5 [altera_up_avalon_parallel_port 13.0]
Progress: Parameterizing module Expansion_JP5
Progress: Adding Serial_Port [altera_up_avalon_rs232 13.0]
Progress: Parameterizing module Serial_Port
Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 13.0]
Progress: Parameterizing module AV_Config
Progress: Adding Audio [altera_up_avalon_audio 13.0]
Progress: Parameterizing module Audio
Progress: Adding Char_LCD_16x2 [altera_up_avalon_character_lcd 13.0]
Progress: Parameterizing module Char_LCD_16x2
Progress: Adding PS2_Port [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module PS2_Port
Progress: Adding SRAM [altera_up_avalon_sram 13.0]
Progress: Parameterizing module SRAM
Progress: Adding VGA_Pixel_Buffer [altera_up_avalon_video_pixel_buffer_dma 13.0]
Progress: Parameterizing module VGA_Pixel_Buffer
Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 13.0]
Progress: Parameterizing module VGA_Char_Buffer
Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 13.0]
Progress: Parameterizing module VGA_Controller
Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Progress: Adding VGA_Pixel_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module VGA_Pixel_Scaler
Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 13.0]
Progress: Parameterizing module VGA_Dual_Clock_FIFO
Progress: Adding CPU_fpoint [altera_nios_custom_instr_floating_point 13.0]
Progress: Parameterizing module CPU_fpoint
Progress: Adding clk_27 [clock_source 13.0]
Progress: Parameterizing module clk_27
Progress: Adding Alpha_Blending [altera_up_avalon_video_alpha_blender 13.0]
Progress: Parameterizing module Alpha_Blending
Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 13.0]
Progress: Parameterizing module PS2_Port_Dual
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding merged_resets [altera_reset_bridge 13.0]
Progress: Parameterizing module merged_resets
Progress: Adding sys_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module sys_clk
Progress: Adding vga_clk [altera_clock_bridge 13.0]
Progress: Parameterizing module vga_clk
Progress: Adding External_Clocks [altera_up_clocks 13.0]
Progress: Parameterizing module External_Clocks
Progress: Adding Flash [Altera_UP_Flash_Memory_IP_Core_Avalon_Interface 13.0]
Progress: Parameterizing module Flash
Progress: Adding SD_Card [Altera_UP_SD_Card_Avalon_Interface 13.0]
Progress: Parameterizing module SD_Card
Progress: Adding IrDA [altera_up_avalon_irda 13.0]
Progress: Parameterizing module IrDA
Progress: Adding Video_In [altera_up_avalon_video_decoder 13.0]
Progress: Parameterizing module Video_In
Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 13.0]
Progress: Parameterizing module Video_In_Chroma_Resampler
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 13.0]
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 13.0]
Progress: Parameterizing module Video_In_RGB_Resampler
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 13.0]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 13.0]
Progress: Parameterizing module Video_In_Scaler
Progress: Adding Video_In_DMA_Controller [altera_up_avalon_video_dma_controller 13.0]
Progress: Parameterizing module Video_In_DMA_Controller
Progress: Adding USB [altera_up_avalon_usb 13.0]
Progress: Parameterizing module USB
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 25 modules, 111 connections
Info: merlin_custom_instruction_transform: After transform: 28 modules, 114 connections
Info: merlin_translator_transform: After transform: 50 modules, 218 connections
Info: merlin_domain_transform: After transform: 94 modules, 564 connections
Info: merlin_router_transform: After transform: 116 modules, 668 connections
Info: merlin_traffic_limiter_transform: After transform: 117 modules, 674 connections
Info: merlin_burst_transform: After transform: 119 modules, 684 connections
Info: reset_adaptation_transform: After transform: 123 modules, 468 connections
Info: merlin_network_to_switch_transform: After transform: 166 modules, 558 connections
Info: merlin_width_transform: After transform: 170 modules, 570 connections
Info: limiter_update_transform: After transform: 170 modules, 571 connections
Info: merlin_mm_transform: After transform: 170 modules, 571 connections
Info: merlin_interrupt_mapper_transform: After transform: 171 modules, 574 connections
Warning: nios_system: "No matching role found for CPU_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning: nios_system: "No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning: nios_system: "No matching role found for CPU_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning: nios_system: "No matching role found for rst_controller_003:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_003:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_003:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_003:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_003:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller_003:reset_out:reset_req (reset_req)"
Info: JTAG_UART: Starting RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_JTAG_UART --dir=C:/Users/MANUEL~1/AppData/Local/Temp/alt8283_1653484260711462009.dir/0006_JTAG_UART_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/MANUEL~1/AppData/Local/Temp/alt8283_1653484260711462009.dir/0006_JTAG_UART_gen//nios_system_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG_UART: Done RTL generation for module 'nios_system_JTAG_UART'
Info: JTAG_UART: "nios_system" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info: Interval_Timer: Starting RTL generation for module 'nios_system_Interval_Timer'
Info: Interval_Timer:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_system_Interval_Timer --dir=C:/Users/MANUEL~1/AppData/Local/Temp/alt8283_1653484260711462009.dir/0007_Interval_Timer_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/MANUEL~1/AppData/Local/Temp/alt8283_1653484260711462009.dir/0007_Interval_Timer_gen//nios_system_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: Interval_Timer: Done RTL generation for module 'nios_system_Interval_Timer'
Info: Interval_Timer: "nios_system" instantiated altera_avalon_timer "Interval_Timer"
Info: Red_LEDs: Starting Generation of Parallel Port
Info: Red_LEDs: "nios_system" instantiated altera_up_avalon_parallel_port "Red_LEDs"
Info: Green_LEDs: Starting Generation of Parallel Port
Info: Green_LEDs: "nios_system" instantiated altera_up_avalon_parallel_port "Green_LEDs"
Info: HEX3_HEX0: Starting Generation of Parallel Port
Info: HEX3_HEX0: "nios_system" instantiated altera_up_avalon_parallel_port "HEX3_HEX0"
Info: HEX7_HEX4: Starting Generation of Parallel Port
Info: HEX7_HEX4: "nios_system" instantiated altera_up_avalon_parallel_port "HEX7_HEX4"
Info: Slider_Switches: Starting Generation of Parallel Port
Info: Slider_Switches: "nios_system" instantiated altera_up_avalon_parallel_port "Slider_Switches"
Info: Pushbuttons: Starting Generation of Parallel Port
Info: Pushbuttons: "nios_system" instantiated altera_up_avalon_parallel_port "Pushbuttons"
Info: Expansion_JP5: Starting Generation of Parallel Port
Info: Expansion_JP5: "nios_system" instantiated altera_up_avalon_parallel_port "Expansion_JP5"
Info: Serial_Port: Starting Generation of RS232 UART
Info: Serial_Port: "nios_system" instantiated altera_up_avalon_rs232 "Serial_Port"
Info: Char_LCD_16x2: Starting Generation of Character LCD
Info: Char_LCD_16x2: "nios_system" instantiated altera_up_avalon_character_lcd "Char_LCD_16x2"
Info: SRAM: Starting Generation of SRAM or SSRAM Controller
Info: SRAM: "nios_system" instantiated altera_up_avalon_sram "SRAM"
Info: CPU_fpoint: "nios_system" instantiated altera_nios_custom_instr_floating_point "CPU_fpoint"
Info: CPU: Starting RTL generation for module 'nios_system_CPU'
Info: CPU:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_CPU --dir=C:/Users/MANUEL~1/AppData/Local/Temp/alt8283_1653484260711462009.dir/0018_CPU_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/MANUEL~1/AppData/Local/Temp/alt8283_1653484260711462009.dir/0018_CPU_gen//nios_system_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2020.01.22 16:08:45 (*) Starting Nios II generation
Info: CPU: # 2020.01.22 16:08:45 (*)   Checking for plaintext license.
Info: CPU: # 2020.01.22 16:08:45 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: CPU: # 2020.01.22 16:08:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2020.01.22 16:08:45 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2020.01.22 16:08:45 (*)   Plaintext license not found.
Info: CPU: # 2020.01.22 16:08:45 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2020.01.22 16:08:46 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: CPU: # 2020.01.22 16:08:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2020.01.22 16:08:46 (*)   LM_LICENSE_FILE environment variable is empty
Info: CPU: # 2020.01.22 16:08:46 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: CPU: # 2020.01.22 16:08:46 (*)   Elaborating CPU configuration settings
Info: CPU: # 2020.01.22 16:08:46 (*)   Creating all objects for CPU
Info: CPU: # 2020.01.22 16:08:46 (*)     Testbench
Info: CPU: # 2020.01.22 16:08:46 (*)     Instruction decoding
Info: CPU: # 2020.01.22 16:08:46 (*)       Instruction fields
Info: CPU: # 2020.01.22 16:08:46 (*)       Instruction decodes
Info: CPU: # 2020.01.22 16:08:46 (*)       Signals for RTL simulation waveforms
Info: CPU: # 2020.01.22 16:08:46 (*)       Instruction controls
Info: CPU: # 2020.01.22 16:08:46 (*)     Pipeline frontend
Info: CPU: # 2020.01.22 16:08:47 (*)     Pipeline backend
Info: CPU: # 2020.01.22 16:08:48 (*)   Generating RTL from CPU objects
Info: CPU: # 2020.01.22 16:08:51 (*)   Creating encrypted RTL
Info: CPU: # 2020.01.22 16:08:52 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'nios_system_CPU'
Info: CPU: "nios_system" instantiated altera_nios2_qsys "CPU"
Info: sysid: "nios_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: External_Clocks: Starting Generation of Required Clocks for DE-Series Boards
Info: External_Clocks: "nios_system" instantiated altera_up_clocks "External_Clocks"
Info: Flash: "nios_system" instantiated Altera_UP_Flash_Memory_IP_Core_Avalon_Interface "Flash"
Info: SD_Card: "nios_system" instantiated Altera_UP_SD_Card_Avalon_Interface "SD_Card"
Info: IrDA: Starting Generation of RS232 UART
Info: IrDA: "nios_system" instantiated altera_up_avalon_irda "IrDA"
Info: Reusing file C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system/synthesis/submodules/altera_up_sync_fifo.v
Info: USB: Starting Generation of USB Controller
Info: USB: "nios_system" instantiated altera_up_avalon_usb "USB"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_onchip_memory2_0 --dir=C:/Users/MANUEL~1/AppData/Local/Temp/alt8283_1653484260711462009.dir/0024_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/MANUEL~1/AppData/Local/Temp/alt8283_1653484260711462009.dir/0024_onchip_memory2_0_gen//nios_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_system_onchip_memory2_0'
Info: onchip_memory2_0: "nios_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: CPU_custom_instruction_master_translator: "nios_system" instantiated altera_customins_master_translator "CPU_custom_instruction_master_translator"
Info: CPU_custom_instruction_master_multi_xconnect: "nios_system" instantiated altera_customins_xconnect "CPU_custom_instruction_master_multi_xconnect"
Info: CPU_custom_instruction_master_multi_slave_translator0: "nios_system" instantiated altera_customins_slave_translator "CPU_custom_instruction_master_multi_slave_translator0"
Info: CPU_instruction_master_translator: "nios_system" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "nios_system" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "nios_system" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_system" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_system" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios_system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios_system" instantiated altera_merlin_router "id_router"
Info: id_router_003: "nios_system" instantiated altera_merlin_router "id_router_003"
Info: id_router_014: "nios_system" instantiated altera_merlin_router "id_router_014"
Info: id_router_015: "nios_system" instantiated altera_merlin_router "id_router_015"
Info: limiter: "nios_system" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "nios_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "nios_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Sciebo/THK/DTS/Drum_maschine/DE2-115_Media_Computer/vhdl/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: nios_system: Done nios_system" with 48 modules, 315 files, 6693461 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
