Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Sep  4 17:26:48 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Superior_timing_summary_routed.rpt -pb Superior_timing_summary_routed.pb -rpx Superior_timing_summary_routed.rpx -warn_on_violation
| Design       : Superior
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (1)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u0/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.057        0.000                      0                   28        0.190        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.057        0.000                      0                   28        0.190        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 0.964ns (24.665%)  route 2.944ns (75.335%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u0/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u0/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.831     6.401    u0/cuenta[8]
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.297     6.698 r  u0/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.957     7.655    u0/cuenta[25]_i_5_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.779 f  u0/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.157     8.936    u0/unseg_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.060 r  u0/cuenta[18]_i_1/O
                         net (fo=1, routed)           0.000     9.060    u0/cuenta_1[18]
    SLICE_X62Y20         FDCE                                         r  u0/cuenta_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    u0/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u0/cuenta_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.029    15.117    u0/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.077ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.990ns (25.162%)  route 2.944ns (74.838%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u0/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u0/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.831     6.401    u0/cuenta[8]
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.297     6.698 r  u0/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.957     7.655    u0/cuenta[25]_i_5_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.779 f  u0/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.157     8.936    u0/unseg_0
    SLICE_X62Y20         LUT2 (Prop_lut2_I0_O)        0.150     9.086 r  u0/cuenta[21]_i_1/O
                         net (fo=1, routed)           0.000     9.086    u0/cuenta_1[21]
    SLICE_X62Y20         FDCE                                         r  u0/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    u0/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u0/cuenta_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDCE (Setup_fdce_C_D)        0.075    15.163    u0/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  6.077    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.742ns  (logic 0.964ns (25.759%)  route 2.778ns (74.241%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u0/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u0/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.831     6.401    u0/cuenta[8]
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.297     6.698 r  u0/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.957     7.655    u0/cuenta[25]_i_5_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.779 f  u0/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.991     8.770    u0/unseg_0
    SLICE_X61Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.894 r  u0/cuenta[19]_i_1/O
                         net (fo=1, routed)           0.000     8.894    u0/cuenta_1[19]
    SLICE_X61Y19         FDCE                                         r  u0/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.848    u0/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  u0/cuenta_reg[19]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y19         FDCE (Setup_fdce_C_D)        0.031    15.104    u0/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.226ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.992ns (26.310%)  route 2.778ns (73.690%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u0/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u0/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.831     6.401    u0/cuenta[8]
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.297     6.698 r  u0/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.957     7.655    u0/cuenta[25]_i_5_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.779 f  u0/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.991     8.770    u0/unseg_0
    SLICE_X61Y19         LUT2 (Prop_lut2_I0_O)        0.152     8.922 r  u0/cuenta[20]_i_1/O
                         net (fo=1, routed)           0.000     8.922    u0/cuenta_1[20]
    SLICE_X61Y19         FDCE                                         r  u0/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.848    u0/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  u0/cuenta_reg[20]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X61Y19         FDCE (Setup_fdce_C_D)        0.075    15.148    u0/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  6.226    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.964ns (26.464%)  route 2.679ns (73.536%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u0/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u0/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.831     6.401    u0/cuenta[8]
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.297     6.698 r  u0/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.957     7.655    u0/cuenta[25]_i_5_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.779 f  u0/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.891     8.670    u0/unseg_0
    SLICE_X61Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.794 r  u0/cuenta[15]_i_1/O
                         net (fo=1, routed)           0.000     8.794    u0/cuenta_1[15]
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    u0/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[15]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y18         FDCE (Setup_fdce_C_D)        0.029    15.103    u0/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.964ns (26.372%)  route 2.691ns (73.628%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u0/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u0/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.831     6.401    u0/cuenta[8]
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.297     6.698 r  u0/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.957     7.655    u0/cuenta[25]_i_5_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.779 f  u0/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.904     8.683    u0/unseg_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.807 r  u0/cuenta[11]_i_1/O
                         net (fo=1, routed)           0.000     8.807    u0/cuenta_1[11]
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.029    15.120    u0/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.326ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 0.964ns (26.453%)  route 2.680ns (73.547%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u0/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u0/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.831     6.401    u0/cuenta[8]
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.297     6.698 r  u0/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.957     7.655    u0/cuenta[25]_i_5_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.779 f  u0/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.892     8.671    u0/unseg_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.795 r  u0/cuenta[6]_i_1/O
                         net (fo=1, routed)           0.000     8.795    u0/cuenta_1[6]
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[6]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.031    15.122    u0/cuenta_reg[6]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  6.326    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.990ns (26.985%)  route 2.679ns (73.015%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u0/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u0/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.831     6.401    u0/cuenta[8]
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.297     6.698 r  u0/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.957     7.655    u0/cuenta[25]_i_5_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.779 f  u0/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.891     8.670    u0/unseg_0
    SLICE_X61Y18         LUT2 (Prop_lut2_I0_O)        0.150     8.820 r  u0/cuenta[16]_i_1/O
                         net (fo=1, routed)           0.000     8.820    u0/cuenta_1[16]
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    u0/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[16]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y18         FDCE (Setup_fdce_C_D)        0.075    15.149    u0/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.990ns (26.892%)  route 2.691ns (73.108%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u0/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u0/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.831     6.401    u0/cuenta[8]
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.297     6.698 r  u0/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.957     7.655    u0/cuenta[25]_i_5_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.779 f  u0/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.904     8.683    u0/unseg_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.150     8.833 r  u0/cuenta[12]_i_1/O
                         net (fo=1, routed)           0.000     8.833    u0/cuenta_1[12]
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[12]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.075    15.166    u0/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 u0/cuenta_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.990ns (26.974%)  route 2.680ns (73.026%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.630     5.151    u0/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.419     5.570 r  u0/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.831     6.401    u0/cuenta[8]
    SLICE_X62Y17         LUT4 (Prop_lut4_I3_O)        0.297     6.698 r  u0/cuenta[25]_i_5/O
                         net (fo=1, routed)           0.957     7.655    u0/cuenta[25]_i_5_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I2_O)        0.124     7.779 f  u0/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.892     8.671    u0/unseg_0
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.150     8.821 r  u0/cuenta[9]_i_1/O
                         net (fo=1, routed)           0.000     8.821    u0/cuenta_1[9]
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511    14.852    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[9]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y17         FDCE (Setup_fdce_C_D)        0.075    15.166    u0/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  6.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u0/unseg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.469    u0/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  u0/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.128     1.597 r  u0/unseg_reg/Q
                         net (fo=1, routed)           0.054     1.652    u0/unseg
    SLICE_X61Y19         LUT2 (Prop_lut2_I0_O)        0.099     1.751 r  u0/aux_i_1/O
                         net (fo=1, routed)           0.000     1.751    u0/aux_i_1_n_0
    SLICE_X61Y19         FDCE                                         r  u0/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.981    u0/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  u0/aux_reg/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.091     1.560    u0/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.089%)  route 0.246ns (56.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    u0/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  u0/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.246     1.857    u0/cuenta[0]
    SLICE_X61Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.902 r  u0/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.902    u0/cuenta_1[0]
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.982    u0/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[0]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.092     1.562    u0/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.398ns (59.843%)  route 0.267ns (40.157%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    u0/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u0/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.122     1.733    u0/cuenta[15]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.877 r  u0/cuenta0_carry__2/O[3]
                         net (fo=1, routed)           0.145     2.022    u0/data0[16]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.113     2.135 r  u0/cuenta[16]_i_1/O
                         net (fo=1, routed)           0.000     2.135    u0/cuenta_1[16]
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.982    u0/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[16]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.107     1.577    u0/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.399ns (56.753%)  route 0.304ns (43.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    u0/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  u0/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u0/cuenta_reg[1]/Q
                         net (fo=2, routed)           0.100     1.715    u0/cuenta[1]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.866 r  u0/cuenta0_carry/O[1]
                         net (fo=1, routed)           0.204     2.070    u0/data0[2]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.107     2.177 r  u0/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     2.177    u0/cuenta_1[2]
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    u0/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[2]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.091     1.578    u0/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.360ns (51.350%)  route 0.341ns (48.650%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.470    u0/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  u0/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.122     1.733    u0/cuenta[15]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  u0/cuenta0_carry__2/O[2]
                         net (fo=1, routed)           0.219     2.063    u0/data0[15]
    SLICE_X61Y18         LUT2 (Prop_lut2_I1_O)        0.108     2.171 r  u0/cuenta[15]_i_1/O
                         net (fo=1, routed)           0.000     2.171    u0/cuenta_1[15]
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.982    u0/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[15]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDCE (Hold_fdce_C_D)         0.091     1.561    u0/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.360ns (50.610%)  route 0.351ns (49.390%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u0/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.179     1.792    u0/cuenta[11]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.903 r  u0/cuenta0_carry__1/O[2]
                         net (fo=1, routed)           0.172     2.075    u0/data0[11]
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.108     2.183 r  u0/cuenta[11]_i_1/O
                         net (fo=1, routed)           0.000     2.183    u0/cuenta_1[11]
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.091     1.563    u0/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.472ns (61.228%)  route 0.299ns (38.772%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.469    u0/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u0/cuenta_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  u0/cuenta_reg[18]/Q
                         net (fo=2, routed)           0.153     1.763    u0/cuenta[18]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.217     1.980 r  u0/cuenta0_carry__3/O[3]
                         net (fo=1, routed)           0.146     2.126    u0/data0[20]
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.114     2.240 r  u0/cuenta[20]_i_1/O
                         net (fo=1, routed)           0.000     2.240    u0/cuenta_1[20]
    SLICE_X61Y19         FDCE                                         r  u0/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.981    u0/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  u0/cuenta_reg[20]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X61Y19         FDCE (Hold_fdce_C_D)         0.107     1.610    u0/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.437ns (57.085%)  route 0.329ns (42.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.474    u0/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  u0/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u0/cuenta_reg[1]/Q
                         net (fo=2, routed)           0.100     1.715    u0/cuenta[1]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     1.906 r  u0/cuenta0_carry/O[2]
                         net (fo=1, routed)           0.228     2.135    u0/data0[3]
    SLICE_X62Y16         LUT2 (Prop_lut2_I1_O)        0.105     2.240 r  u0/cuenta[3]_i_1/O
                         net (fo=1, routed)           0.000     2.240    u0/cuenta_1[3]
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.859     1.986    u0/clk_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  u0/cuenta_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X62Y16         FDCE (Hold_fdce_C_D)         0.107     1.594    u0/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.399ns (53.018%)  route 0.354ns (46.982%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  u0/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.131     1.731    u0/cuenta[12]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.162     1.893 r  u0/cuenta0_carry__1/O[3]
                         net (fo=1, routed)           0.222     2.116    u0/data0[12]
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.109     2.225 r  u0/cuenta[12]_i_1/O
                         net (fo=1, routed)           0.000     2.225    u0/cuenta_1[12]
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[12]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.107     1.579    u0/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.225    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.401ns (53.010%)  route 0.355ns (46.990%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.589     1.472    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  u0/cuenta_reg[9]/Q
                         net (fo=2, routed)           0.134     1.734    u0/cuenta[9]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.168     1.902 r  u0/cuenta0_carry__1/O[0]
                         net (fo=1, routed)           0.222     2.124    u0/data0[9]
    SLICE_X62Y17         LUT2 (Prop_lut2_I1_O)        0.105     2.229 r  u0/cuenta[9]_i_1/O
                         net (fo=1, routed)           0.000     2.229    u0/cuenta_1[9]
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[9]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X62Y17         FDCE (Hold_fdce_C_D)         0.107     1.579    u0/cuenta_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.649    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   u0/aux_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   u0/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   u0/cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   u0/cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y17   u0/cuenta_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   u0/cuenta_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   u0/cuenta_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   u0/cuenta_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   u0/cuenta_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   u0/aux_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   u0/aux_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u0/cuenta_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u0/cuenta_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   u0/cuenta_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   u0/cuenta_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   u0/cuenta_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   u0/cuenta_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   u0/aux_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   u0/aux_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y18   u0/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u0/cuenta_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y18   u0/cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   u0/cuenta_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   u0/cuenta_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   u0/cuenta_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y17   u0/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.786ns  (logic 4.443ns (57.057%)  route 3.344ns (42.943%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[6]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/FSM_onehot_estadoActual_reg[6]/Q
                         net (fo=2, routed)           0.810     1.266    u1/FSM_onehot_estadoActual_reg_n_0_[6]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.390 r  u1/segmento_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.668     2.058    u1/sg2[2]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.150     2.208 r  u1/segmento_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.866     4.074    segmento_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     7.786 r  segmento_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.786    segmento[0]
    W7                                                                r  segmento[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.746ns  (logic 4.460ns (57.580%)  route 3.286ns (42.420%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[6]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/FSM_onehot_estadoActual_reg[6]/Q
                         net (fo=2, routed)           0.810     1.266    u1/FSM_onehot_estadoActual_reg_n_0_[6]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.390 r  u1/segmento_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.660     2.050    u1/sg2[2]
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.152     2.202 r  u1/segmento_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.815     4.018    segmento_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728     7.746 r  segmento_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.746    segmento[4]
    U5                                                                r  segmento[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.437ns  (logic 4.233ns (56.921%)  route 3.204ns (43.079%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[6]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/FSM_onehot_estadoActual_reg[6]/Q
                         net (fo=2, routed)           0.810     1.266    u1/FSM_onehot_estadoActual_reg_n_0_[6]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.390 r  u1/segmento_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.668     2.058    u1/sg2[2]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     2.182 r  u1/segmento_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.726     3.908    segmento_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.437 r  segmento_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.437    segmento[1]
    W6                                                                r  segmento[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.404ns  (logic 4.240ns (57.263%)  route 3.164ns (42.737%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[6]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/FSM_onehot_estadoActual_reg[6]/Q
                         net (fo=2, routed)           0.810     1.266    u1/FSM_onehot_estadoActual_reg_n_0_[6]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.390 r  u1/segmento_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.660     2.050    u1/sg2[2]
    SLICE_X62Y19         LUT5 (Prop_lut5_I4_O)        0.124     2.174 r  u1/segmento_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.694     3.868    segmento_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.404 r  segmento_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.404    segmento[3]
    V8                                                                r  segmento[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.316ns  (logic 4.407ns (60.239%)  route 2.909ns (39.761%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[6]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u1/FSM_onehot_estadoActual_reg[6]/Q
                         net (fo=2, routed)           0.810     1.266    u1/FSM_onehot_estadoActual_reg_n_0_[6]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.390 f  u1/segmento_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.292     1.682    u1/sg2[2]
    SLICE_X62Y19         LUT5 (Prop_lut5_I2_O)        0.120     1.802 r  u1/segmento_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.609    segmento_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     7.316 r  segmento_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.316    segmento[5]
    V5                                                                r  segmento[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segmento[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.237ns  (logic 4.235ns (58.521%)  route 3.002ns (41.479%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[6]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u1/FSM_onehot_estadoActual_reg[6]/Q
                         net (fo=2, routed)           0.810     1.266    u1/FSM_onehot_estadoActual_reg_n_0_[6]
    SLICE_X62Y19         LUT5 (Prop_lut5_I0_O)        0.124     1.390 r  u1/segmento_OBUF[6]_inst_i_2/O
                         net (fo=6, routed)           0.292     1.682    u1/sg2[2]
    SLICE_X62Y19         LUT3 (Prop_lut3_I2_O)        0.124     1.806 r  u1/segmento_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.900     3.706    segmento_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.237 r  segmento_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.237    segmento[6]
    U7                                                                r  segmento[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/FSM_onehot_estadoActual_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.799ns  (logic 1.441ns (30.035%)  route 3.357ns (69.965%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.357     4.799    u1/AS[0]
    SLICE_X63Y19         FDPE                                         f  u1/FSM_onehot_estadoActual_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/FSM_onehot_estadoActual_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.799ns  (logic 1.441ns (30.035%)  route 3.357ns (69.965%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.357     4.799    u1/AS[0]
    SLICE_X63Y19         FDCE                                         f  u1/FSM_onehot_estadoActual_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/FSM_onehot_estadoActual_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.799ns  (logic 1.441ns (30.035%)  route 3.357ns (69.965%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.357     4.799    u1/AS[0]
    SLICE_X63Y19         FDCE                                         f  u1/FSM_onehot_estadoActual_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/FSM_onehot_estadoActual_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.799ns  (logic 1.441ns (30.035%)  route 3.357ns (69.965%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.357     4.799    u1/AS[0]
    SLICE_X63Y19         FDCE                                         f  u1/FSM_onehot_estadoActual_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/FSM_onehot_estadoActual_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.303%)  route 0.170ns (54.697%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[4]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/FSM_onehot_estadoActual_reg[4]/Q
                         net (fo=7, routed)           0.170     0.311    u1/FSM_onehot_estadoActual_reg_n_0_[4]
    SLICE_X63Y20         FDCE                                         r  u1/FSM_onehot_estadoActual_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            u1/FSM_onehot_estadoActual_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.923%)  route 0.204ns (59.077%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDPE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[0]/C
    SLICE_X63Y19         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  u1/FSM_onehot_estadoActual_reg[0]/Q
                         net (fo=8, routed)           0.204     0.345    u1/FSM_onehot_estadoActual_reg_n_0_[0]
    SLICE_X63Y19         FDCE                                         r  u1/FSM_onehot_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/FSM_onehot_estadoActual_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.141ns (37.903%)  route 0.231ns (62.097%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[2]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/FSM_onehot_estadoActual_reg[2]/Q
                         net (fo=6, routed)           0.231     0.372    u1/FSM_onehot_estadoActual_reg_n_0_[2]
    SLICE_X63Y19         FDCE                                         r  u1/FSM_onehot_estadoActual_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/FSM_onehot_estadoActual_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.141ns (37.777%)  route 0.232ns (62.223%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[6]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/FSM_onehot_estadoActual_reg[6]/Q
                         net (fo=2, routed)           0.232     0.373    u1/FSM_onehot_estadoActual_reg_n_0_[6]
    SLICE_X63Y20         FDCE                                         r  u1/FSM_onehot_estadoActual_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/FSM_onehot_estadoActual_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.141ns (33.303%)  route 0.282ns (66.697%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[5]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/FSM_onehot_estadoActual_reg[5]/Q
                         net (fo=1, routed)           0.282     0.423    u1/FSM_onehot_estadoActual_reg_n_0_[5]
    SLICE_X63Y20         FDCE                                         r  u1/FSM_onehot_estadoActual_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/FSM_onehot_estadoActual_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.425ns  (logic 0.141ns (33.155%)  route 0.284ns (66.845%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[3]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/FSM_onehot_estadoActual_reg[3]/Q
                         net (fo=2, routed)           0.284     0.425    u1/FSM_onehot_estadoActual_reg_n_0_[3]
    SLICE_X63Y20         FDCE                                         r  u1/FSM_onehot_estadoActual_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/FSM_onehot_estadoActual_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.141ns (32.452%)  route 0.293ns (67.548%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[1]/C
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/FSM_onehot_estadoActual_reg[1]/Q
                         net (fo=2, routed)           0.293     0.434    u1/FSM_onehot_estadoActual_reg_n_0_[1]
    SLICE_X63Y19         FDCE                                         r  u1/FSM_onehot_estadoActual_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/FSM_onehot_estadoActual_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/FSM_onehot_estadoActual_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.141ns (31.172%)  route 0.311ns (68.828%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDCE                         0.000     0.000 r  u1/FSM_onehot_estadoActual_reg[7]/C
    SLICE_X63Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u1/FSM_onehot_estadoActual_reg[7]/Q
                         net (fo=7, routed)           0.311     0.452    u1/FSM_onehot_estadoActual_reg_n_0_[7]
    SLICE_X63Y19         FDPE                                         r  u1/FSM_onehot_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/FSM_onehot_estadoActual_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 0.210ns (12.509%)  route 1.465ns (87.491%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.465     1.675    u1/AS[0]
    SLICE_X63Y20         FDCE                                         f  u1/FSM_onehot_estadoActual_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/FSM_onehot_estadoActual_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.675ns  (logic 0.210ns (12.509%)  route 1.465ns (87.491%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.465     1.675    u1/AS[0]
    SLICE_X63Y20         FDCE                                         f  u1/FSM_onehot_estadoActual_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.943ns  (logic 1.441ns (29.159%)  route 3.502ns (70.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.502     4.943    u0/AS[0]
    SLICE_X62Y18         FDCE                                         f  u0/cuenta_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509     4.850    u0/clk_IBUF_BUFG
    SLICE_X62Y18         FDCE                                         r  u0/cuenta_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.943ns  (logic 1.441ns (29.159%)  route 3.502ns (70.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.502     4.943    u0/AS[0]
    SLICE_X62Y18         FDCE                                         f  u0/cuenta_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509     4.850    u0/clk_IBUF_BUFG
    SLICE_X62Y18         FDCE                                         r  u0/cuenta_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.943ns  (logic 1.441ns (29.159%)  route 3.502ns (70.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.502     4.943    u0/AS[0]
    SLICE_X62Y18         FDCE                                         f  u0/cuenta_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509     4.850    u0/clk_IBUF_BUFG
    SLICE_X62Y18         FDCE                                         r  u0/cuenta_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.943ns  (logic 1.441ns (29.159%)  route 3.502ns (70.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.502     4.943    u0/AS[0]
    SLICE_X62Y18         FDCE                                         f  u0/cuenta_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.509     4.850    u0/clk_IBUF_BUFG
    SLICE_X62Y18         FDCE                                         r  u0/cuenta_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.757ns  (logic 1.441ns (30.300%)  route 3.315ns (69.700%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.315     4.757    u0/AS[0]
    SLICE_X62Y15         FDCE                                         f  u0/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.513     4.854    u0/clk_IBUF_BUFG
    SLICE_X62Y15         FDCE                                         r  u0/cuenta_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.622ns  (logic 1.441ns (31.183%)  route 3.181ns (68.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.181     4.622    u0/AS[0]
    SLICE_X62Y20         FDCE                                         f  u0/cuenta_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508     4.849    u0/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u0/cuenta_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.622ns  (logic 1.441ns (31.183%)  route 3.181ns (68.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.181     4.622    u0/AS[0]
    SLICE_X62Y20         FDCE                                         f  u0/cuenta_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508     4.849    u0/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u0/cuenta_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.622ns  (logic 1.441ns (31.183%)  route 3.181ns (68.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.181     4.622    u0/AS[0]
    SLICE_X62Y20         FDCE                                         f  u0/cuenta_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508     4.849    u0/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u0/cuenta_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.622ns  (logic 1.441ns (31.183%)  route 3.181ns (68.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.181     4.622    u0/AS[0]
    SLICE_X62Y20         FDCE                                         f  u0/cuenta_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508     4.849    u0/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u0/cuenta_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.622ns  (logic 1.441ns (31.183%)  route 3.181ns (68.817%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=36, routed)          3.181     4.622    u0/AS[0]
    SLICE_X62Y20         FDCE                                         f  u0/cuenta_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508     4.849    u0/clk_IBUF_BUFG
    SLICE_X62Y20         FDCE                                         r  u0/cuenta_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.210ns (13.474%)  route 1.345ns (86.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.345     1.555    u0/AS[0]
    SLICE_X61Y18         FDCE                                         f  u0/cuenta_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.982    u0/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.210ns (13.474%)  route 1.345ns (86.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.345     1.555    u0/AS[0]
    SLICE_X61Y18         FDCE                                         f  u0/cuenta_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.982    u0/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.555ns  (logic 0.210ns (13.474%)  route 1.345ns (86.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.345     1.555    u0/AS[0]
    SLICE_X61Y18         FDCE                                         f  u0/cuenta_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.982    u0/clk_IBUF_BUFG
    SLICE_X61Y18         FDCE                                         r  u0/cuenta_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.210ns (13.036%)  route 1.398ns (86.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.398     1.607    u0/AS[0]
    SLICE_X62Y17         FDCE                                         f  u0/cuenta_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.210ns (13.036%)  route 1.398ns (86.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.398     1.607    u0/AS[0]
    SLICE_X62Y17         FDCE                                         f  u0/cuenta_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.210ns (13.036%)  route 1.398ns (86.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.398     1.607    u0/AS[0]
    SLICE_X62Y17         FDCE                                         f  u0/cuenta_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.607ns  (logic 0.210ns (13.036%)  route 1.398ns (86.964%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.398     1.607    u0/AS[0]
    SLICE_X62Y17         FDCE                                         f  u0/cuenta_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.858     1.985    u0/clk_IBUF_BUFG
    SLICE_X62Y17         FDCE                                         r  u0/cuenta_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/aux_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.210ns (12.947%)  route 1.409ns (87.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.409     1.618    u0/AS[0]
    SLICE_X61Y19         FDCE                                         f  u0/aux_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.981    u0/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  u0/aux_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.210ns (12.947%)  route 1.409ns (87.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.409     1.618    u0/AS[0]
    SLICE_X61Y19         FDCE                                         f  u0/cuenta_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.981    u0/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  u0/cuenta_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u0/cuenta_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.618ns  (logic 0.210ns (12.947%)  route 1.409ns (87.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=36, routed)          1.409     1.618    u0/AS[0]
    SLICE_X61Y19         FDCE                                         f  u0/cuenta_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.981    u0/clk_IBUF_BUFG
    SLICE_X61Y19         FDCE                                         r  u0/cuenta_reg[20]/C





