
app.elf:     file format elf32-littleriscv
app.elf
architecture: riscv:rv32, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000810

Program Header:
0x70000003 off    0x0000b166 vaddr 0x00000000 paddr 0x00000000 align 2**0
         filesz 0x00000020 memsz 0x00000000 flags r--
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00008980 memsz 0x00008980 flags r-x
    LOAD off    0x000099a0 vaddr 0x000089a0 paddr 0x0000a154 align 2**12
         filesz 0x000017b4 memsz 0x000017b4 flags rw-
    LOAD off    0x00000908 vaddr 0x0000b908 paddr 0x0000b908 align 2**12
         filesz 0x00000000 memsz 0x000003f4 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   000002f4  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000085f0  00000314  00000314  00001314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000009c  00008904  00008904  00009904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000017b4  000089a0  0000a154  000099a0  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          000003f4  0000b908  0000b908  0000b908  2**3
                  ALLOC
  6 .onchip_memory2_0 00000000  0000bcfc  0000bcfc  0000b154  2**0
                  CONTENTS
  7 .comment      00000012  00000000  00000000  0000b154  2**0
                  CONTENTS, READONLY
  8 .riscv.attributes 00000020  00000000  00000000  0000b166  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 000005f8  00000000  00000000  0000b188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_info   000092c2  00000000  00000000  0000b780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000034be  00000000  00000000  00014a42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_line   00004e79  00000000  00000000  00017f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_frame  0000142c  00000000  00000000  0001cd7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    00001c29  00000000  00000000  0001e1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line_str 00001318  00000000  00000000  0001fdd1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000020  00000000  00000000  000210f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000005f  00000000  00000000  00021110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000314 l    d  .text	00000000 .text
00008904 l    d  .rodata	00000000 .rodata
000089a0 l    d  .rwdata	00000000 .rwdata
0000b908 l    d  .bss	00000000 .bss
0000bcfc l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .riscv.attributes	00000000 .riscv.attributes
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_line_str	00000000 .debug_line_str
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_rnglists	00000000 .debug_rnglists
00000000 l    df *ABS*	00000000 crt0.S.obj
000008b8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 machine_trap.S.obj
00000020 l       .exceptions	00000000 save_registers
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 main.c
00000314 l     F .text	00000028 leds_apply_polarity
0000033c l     F .text	00000098 i2c_write_reg
000003d4 l     F .text	00000054 i2c_read_reg
00000428 l     F .text	00000058 i2c_read_multi
00000480 l     F .text	000000c8 y_to_led_index
00000000 l    df *ABS*	00000000 alt_load.c
000008bc l     F .text	00000064 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
000089a0 l     O .rwdata	00000038 i2c_0
000089d8 l     O .rwdata	00001060 jtag_uart_0
00000000 l    df *ABS*	00000000 altera_avalon_i2c.c
00000b20 l     F .text	00000138 optional_irq_callback
00000ca4 l     F .text	00000094 alt_avalon_i2c_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00002c70 l     F .text	00000238 altera_avalon_jtag_uart_irq
00002ea8 l     F .text	000000bc altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00003744 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
000037a8 l     F .text	00000044 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00003c60 l     F .text	000000dc alt_open_fd
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 intel_niosv_irq.c
00000000 l    df *ABS*	00000000 mtimer.c
00000000 l    df *ABS*	00000000 libc_a-atexit.o
00000000 l    df *ABS*	00000000 libc_a-exit.o
00000000 l    df *ABS*	00000000 libc_a-findfp.o
00004704 l     F .text	0000001c stdio_exit_handler
00004720 l     F .text	00000070 cleanup_stdio
00004790 l     F .text	00000040 __fp_lock
000047d0 l     F .text	00000040 __fp_unlock
00004810 l     F .text	00000190 global_stdio_init.part.0
00000000 l    df *ABS*	00000000 libc_a-fwalk.o
00000000 l    df *ABS*	00000000 libc_a-putchar.o
00000000 l    df *ABS*	00000000 libc_a-setvbuf.o
00000000 l    df *ABS*	00000000 libc_a-stdio.o
00000000 l    df *ABS*	00000000 libc_a-closer.o
00000000 l    df *ABS*	00000000 libc_a-reent.o
00000000 l    df *ABS*	00000000 libc_a-lseekr.o
00000000 l    df *ABS*	00000000 libc_a-readr.o
00000000 l    df *ABS*	00000000 libc_a-writer.o
00000000 l    df *ABS*	00000000 libc_a-lock.o
00000000 l    df *ABS*	00000000 libc_a-sysclose.o
00000000 l    df *ABS*	00000000 libc_a-sysopen.o
00000000 l    df *ABS*	00000000 libc_a-stack_protector.o
00000000 l    df *ABS*	00000000 libc_a-memset.o
00000000 l    df *ABS*	00000000 libc_a-memcpy.o
00000000 l    df *ABS*	00000000 libc_a-strlen.o
00000000 l    df *ABS*	00000000 libc_a-__atexit.o
00000000 l    df *ABS*	00000000 libc_a-__call_atexit.o
000059b4 l     F .text	00000018 register_fini
00000000 l    df *ABS*	00000000 libc_a-freer.o
00000000 l    df *ABS*	00000000 libc_a-malloc.o
00000000 l    df *ABS*	00000000 libc_a-mallocr.o
00000000 l    df *ABS*	00000000 libc_a-mlock.o
00000000 l    df *ABS*	00000000 libc_a-fclose.o
00000000 l    df *ABS*	00000000 libc_a-fflush.o
00000000 l    df *ABS*	00000000 libc_a-makebuf.o
00000000 l    df *ABS*	00000000 libc_a-putc.o
00000000 l    df *ABS*	00000000 libc_a-wbuf.o
00000000 l    df *ABS*	00000000 libc_a-wsetup.o
00000000 l    df *ABS*	00000000 libc_a-signal.o
00000000 l    df *ABS*	00000000 libc_a-fstatr.o
00000000 l    df *ABS*	00000000 libc_a-isattyr.o
00000000 l    df *ABS*	00000000 libc_a-openr.o
00000000 l    df *ABS*	00000000 libc_a-signalr.o
00000000 l    df *ABS*	00000000 libc_a-sbrkr.o
00000000 l    df *ABS*	00000000 libc_a-fini.o
00000000 l    df *ABS*	00000000 libc_a-syswrite.o
00000000 l    df *ABS*	00000000 div.o
00000000 l    df *ABS*	00000000 alt_close.c
00007af4 l     F .text	00000044 alt_get_errno
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00007c58 l     F .text	00000044 alt_get_errno
00000000 l    df *ABS*	00000000 alt_getpid.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00007d7c l     F .text	00000044 alt_get_errno
00000000 l    df *ABS*	00000000 alt_kill.c
00007ebc l     F .text	00000044 alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00007ff4 l     F .text	00000044 alt_get_errno
00000000 l    df *ABS*	00000000 alt_open.c
00008118 l     F .text	00000044 alt_get_errno
0000815c l     F .text	000000e8 alt_file_locked
00000000 l    df *ABS*	00000000 alt_read.c
000083a8 l     F .text	00000044 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sbrk.c
0000a150 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
000085a8 l     F .text	00000044 alt_get_errno
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 libc_a-sysfstat.o
00005440 g     F .text	0000000c .hidden __stack_chk_fail_local
00004ca4 g     F .text	00000014 putchar
00007858 g     F .text	00000058 _isatty_r
00000994 g     F .text	00000088 alt_main
00007d5c g     F .text	00000020 _getpid
0000b98c g     O .bss	00000080 alt_irq
000051f8 g     F .text	00000064 _lseek_r
0000a154 g       *ABS*	00000000 __flash_rwdata_start
0000bcfc g       *ABS*	00000000 __alt_heap_start
00007914 g     F .text	00000060 _kill_r
0000a918 g       *ABS*	00000000 __global_pointer$
0000b970 g     O .bss	00000001 __lock___atexit_recursive_mutex
00007314 g     F .text	0000009c _signal_r
0000503c g     F .text	00000078 __sseek
00004af8 g     F .text	00000070 __sinit
00007008 g     F .text	00000160 __swbuf_r
000089a0 g       *ABS*	00000000 __tls_base
0000143c g     F .text	000000bc alt_avalon_i2c_rx_read
00006614 g     F .text	0000000c __malloc_unlock
0000288c g     F .text	00000048 alt_avalon_i2c_enabled_ints_get
0000b958 g     O .bss	00000001 __lock___arc4random_mutex
00001190 g     F .text	00000090 alt_avalon_i2c_master_config_speed_get
000000c0 g     F .exceptions	00000028 is_ecc_handler_present
00001fcc g     F .text	00000224 alt_avalon_i2c_master_transmit_using_interrupts
0000b978 g     O .bss	00000004 __stack_chk_guard
0000a144 g     O .rwdata	00000004 __atexit_recursive_mutex
0000b908 g     O .bss	00000002 g_x
0000532c g     F .text	00000004 __retarget_lock_close
00000000 g     F .entry	00000004 __reset
0000b950 g     O .bss	00000004 __stdio_exit_handler
00000020 g       *ABS*	00000000 __flash_exceptions_start
000077f8 g     F .text	00000060 _fstat_r
0000b954 g     O .bss	00000004 errno
00004fac g     F .text	00000008 __seofread
0000b928 g     O .bss	00000004 alt_argv
00000a1c g     F .text	00000034 usleep
000028d4 g     F .text	0000004c alt_avalon_i2c_rx_fifo_threshold_get
00001338 g     F .text	0000004c alt_avalon_i2c_is_busy
00009a60 g     O .rwdata	00000180 alt_fd_list
00004c9c g     F .text	00000008 _putchar_r
000010b4 g     F .text	000000dc alt_avalon_i2c_master_config_set
00003954 g     F .text	00000120 alt_find_dev
00005544 g     F .text	000001a4 memcpy
00004cb8 g     F .text	00000298 setvbuf
00004598 g     F .text	000000ac alt_niosv_timer_sc_isr
00003d3c g     F .text	000000fc alt_io_redirect
00001db4 g     F .text	00000218 alt_avalon_i2c_master_transmit
00008904 g       *ABS*	00000000 __fini_array_end
00007a48 g     F .text	00000048 .hidden __hidden___udivsi3
000030d0 g     F .text	0000022c altera_avalon_jtag_uart_read
00005e14 g     F .text	0000000c malloc
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
00007a48 g     F .text	00000048 .hidden __udivsi3
000073b0 g     F .text	000000c4 _raise_r
00007c9c g     F .text	000000c0 _fstat
000001fc g     F .exceptions	00000118 handle_trap
00000edc g     F .text	000000b0 alt_avalon_i2c_enable
0000b988 g     O .bss	00000004 __malloc_top_pad
00007974 g     F .text	00000004 _getpid_r
0000b930 g     O .bss	00000004 __dso_handle
00002758 g     F .text	0000009c alt_avalon_i2c_int_disable
00007474 g     F .text	000000e0 __sigtramp_r
00007978 g     F .text	00000058 _sbrk_r
0000525c g     F .text	00000064 _read_r
0000a130 g     O .rwdata	00000004 alt_max_fd
00006620 g     F .text	00000170 _fclose_r
00006ac8 g     F .text	000000d0 fflush
0000b984 g     O .bss	00000004 __malloc_max_sbrked_mem
000021f0 g     F .text	00000274 alt_avalon_i2c_master_receive
0000544c g     F .text	0000001c __stack_chk_init
0000b964 g     O .bss	00000001 __lock___env_recursive_mutex
00007dc0 g     F .text	000000fc _isatty
000027f4 g     F .text	00000098 alt_avalon_i2c_int_enable
0000bcfc g       *ABS*	00000000 __bss_end
00003ae4 g     F .text	0000017c alt_iic_isr_register
000041d8 g     F .text	00000158 alt_tick
00002674 g     F .text	00000060 alt_avalon_i2c_int_status_get
00008244 g     F .text	00000164 _open
000084f4 g     F .text	000000b4 _sbrk
000053a8 g     F .text	00000098 __stack_chk_fail
000089a0 g       *ABS*	00000000 __tbss_start
00004644 g     F .text	0000007c alt_niosv_mtimecmp_interrupt_init
00004b80 g     F .text	00000034 __fp_lock_all
00004140 g     F .text	00000098 alt_alarm_stop
00000d38 g     F .text	00000050 alt_avalon_i2c_register_callback
00000d88 g     F .text	00000110 alt_avalon_i2c_init
00000108 g     F .exceptions	000000f4 alt_irq_handler
00009a38 g     O .rwdata	00000028 alt_dev_null
000079d0 g     F .text	0000005c __libc_fini_array
00004410 g     F .text	00000080 alt_niosv_mtime_get
00005114 g     F .text	000000e4 _reclaim_reent
00003728 g     F .text	0000001c alt_dcache_flush_all
0000b90c g     O .bss	00000002 g_z
000000e8 g     F .exceptions	00000020 break_operation
0000b968 g     O .bss	00000001 __lock___malloc_recursive_mutex
0000a154 g       *ABS*	00000000 __ram_rwdata_end
0000ba0c g     O .bss	00000138 __sf
0000a128 g     O .rwdata	00000008 alt_dev_list
00007a2c g     F .text	00000014 write
00006e08 g     F .text	000000fc _putc_r
000017d8 g     F .text	00000050 alt_avalon_i2c_check_arblost
000043ec g     F .text	00000024 alt_timestamp_freq
00002718 g     F .text	00000040 alt_avalon_i2c_int_clear
000089a0 g       *ABS*	00000000 __ram_rodata_end
000088ec g     F .text	00000010 fstat
0000a118 g     O .rwdata	00000008 alt_avalon_i2c_list
00007a90 g     F .text	00000010 .hidden __umodsi3
0000bcfc g       *ABS*	00000000 end
00003770 g     F .text	00000038 alt_dev_reg
00005350 g     F .text	00000004 __retarget_lock_release_recursive
00005344 g     F .text	00000008 __retarget_lock_try_acquire_recursive
00002bb0 g     F .text	000000c0 altera_avalon_jtag_uart_init
00000e98 g     F .text	00000044 alt_avalon_i2c_open
00020000 g       *ABS*	00000000 __alt_stack_pointer
000019b0 g     F .text	000000e8 alt_avalon_i2c_master_tx
000032fc g     F .text	0000023c altera_avalon_jtag_uart_write
00004b68 g     F .text	0000000c __sfp_lock_acquire
00005b0c g     F .text	00000308 _free_r
00003e38 g     F .text	00000260 alt_printf
00005860 g     F .text	00000154 __call_exitprocs
0000bb44 g     O .bss	00000190 __atexit0
00000c58 g     F .text	0000004c alt_avalon_i2c_register_optional_irq_handler
0000a148 g     O .rwdata	00000004 __malloc_sbrk_base
00000810 g     F .text	000000ac _start
0000b938 g     O .bss	00000004 _alt_tick_rate
0000533c g     F .text	00000008 __retarget_lock_try_acquire
00002464 g     F .text	00000210 alt_avalon_i2c_master_receive_using_interrupts
00008038 g     F .text	000000e0 _lseek
00002920 g     F .text	00000068 alt_avalon_i2c_rx_fifo_threshold_set
0000b940 g     O .bss	00000008 _alt_nticks
00007614 g     F .text	000000a4 signal
0000450c g     F .text	0000008c alt_niosv_mtimecmp_get
00000a88 g     F .text	00000098 alt_sys_init
000078b0 g     F .text	00000064 _open_r
000089a0 g       *ABS*	00000000 __tdata_source
00005774 g     F .text	000000ec __register_exitproc
00001bd8 g     F .text	000001dc alt_avalon_i2c_master_tx_rx
00002f64 g     F .text	0000006c altera_avalon_jtag_uart_close
000089a0 g       *ABS*	00000000 __ram_rwdata_start
00008904 g       *ABS*	00000000 __ram_rodata_start
0000bcd4 g     O .bss	00000028 __malloc_current_mallinfo
0000b948 g     O .bss	00000008 alt_niosv_timestamp_offset
0000b920 g     O .bss	00000004 alt_niosv_timer_interrupt_handler
00002a3c g     F .text	00000064 altera_avalon_jtag_uart_read_fd
0000882c g     F .text	000000c0 alt_get_fd
000036a0 g     F .text	00000088 alt_busy_sleep
000050bc g     F .text	00000058 _close_r
00001384 g     F .text	000000b8 alt_avalon_i2c_rx_read_available
00002b04 g     F .text	00000054 altera_avalon_jtag_uart_close_fd
0000bcfc g       *ABS*	00000000 __alt_stack_base
00002b58 g     F .text	00000058 altera_avalon_jtag_uart_ioctl_fd
00005330 g     F .text	00000004 __retarget_lock_close_recursive
00007178 g     F .text	00000140 __swsetup_r
000049a0 g     F .text	00000158 __sfp
00009d10 g     O .rwdata	00000408 __malloc_av_
0000b97c g     O .bss	00000004 __atexit
00004f50 g     F .text	0000005c __sread
000086f0 g     F .text	0000013c alt_find_file
000037ec g     F .text	000000a8 alt_dev_llist_insert
00006608 g     F .text	0000000c __malloc_lock
00008904 g       *ABS*	00000000 __fini_array_start
00001828 g     F .text	00000188 alt_avalon_i2c_interrupt_transaction_status
00001788 g     F .text	00000050 alt_avalon_i2c_check_nack
000069e8 g     F .text	000000e0 _fflush_r
00005338 g     F .text	00000004 __retarget_lock_acquire_recursive
0000b908 g       *ABS*	00000000 __bss_start
000089a0 g       *ABS*	00000000 __tdata_start
000089a0 g       *ABS*	00000000 __tdata_end
00005468 g     F .text	000000dc memset
00000548 g     F .text	000002c8 main
00001758 g     F .text	00000030 alt_avalon_i2c_master_target_set
0000b92c g     O .bss	00000004 alt_envp
0000b980 g     O .bss	00000004 __malloc_max_total_mem
00002aa0 g     F .text	00000064 altera_avalon_jtag_uart_write_fd
00005328 g     F .text	00000004 __retarget_lock_init_recursive
00007168 g     F .text	00000010 __swbuf
000026d4 g     F .text	00000044 alt_avalon_i2c_int_raw_status_get
000050b4 g     F .text	00000008 __sclose
00020000 g       *ABS*	00000000 __alt_heap_limit
00006790 g     F .text	0000000c fclose
00004354 g     F .text	00000040 alt_timestamp_start
00008904 g       *ABS*	00000000 __init_array_end
00005e2c g     F .text	000007dc _malloc_r
0000a134 g     O .rwdata	00000004 alt_errno
000076b8 g     F .text	0000005c _init_signal
00006f04 g     F .text	00000104 putc
00007a40 g     F .text	00000084 .hidden __divsi3
000059cc g     F .text	00000140 _malloc_trim_r
0000b918 g     O .bss	00000004 g_i2c_status
00008904 g       *ABS*	00000000 __flash_rodata_start
00005324 g     F .text	00000004 __retarget_lock_init
00000a50 g     F .text	00000038 alt_irq_init
000040cc g     F .text	00000074 alt_release_fd
000046c0 g     F .text	00000014 atexit
000052c0 g     F .text	00000064 _write_r
0000a140 g     O .rwdata	00000004 _impure_ptr
0000b924 g     O .bss	00000004 alt_argc
0000679c g     F .text	0000024c __sflush_r
000038f4 g     F .text	00000060 _do_dtors
00004be8 g     F .text	000000b4 _fwalk_sglue
00001724 g     F .text	00000034 alt_avalon_i2c_master_target_get
00001628 g     F .text	000000fc alt_avalon_i2c_send_address
00004bb4 g     F .text	00000034 __fp_unlock_all
0000a120 g     O .rwdata	00000008 alt_fs_list
00000020 g       *ABS*	00000000 __ram_exceptions_start
00004394 g     F .text	00000058 alt_timestamp
00006d30 g     F .text	000000d8 __swhatbuf_r
000029d4 g     F .text	00000068 alt_avalon_i2c_tfr_cmd_fifo_threshold_set
00003a90 g     F .text	00000054 alt_ic_isr_register
00000f8c g     F .text	00000054 alt_avalon_i2c_disable
00009be0 g     O .rwdata	0000000c __sglue
00000020 g     F .exceptions	00000000 trap_vector
000085ec g     F .text	00000104 _write
0000a154 g       *ABS*	00000000 _edata
0000bcfc g       *ABS*	00000000 _end
00000314 g       *ABS*	00000000 __ram_exceptions_end
0000b96c g     O .bss	00000001 __lock___at_quick_exit_mutex
00002fd0 g     F .text	00000100 altera_avalon_jtag_uart_ioctl
0000b910 g     O .bss	00000004 g_idx
00004330 g     F .text	00000024 intel_niosv_irq_init
00000fe0 g     F .text	000000d4 alt_avalon_i2c_master_config_get
00004fb4 g     F .text	00000088 __swrite
0000a14c g     O .rwdata	00000004 __malloc_trim_threshold
000046d4 g     F .text	00000030 exit
0000b914 g     O .bss	00000001 g_devid
00007ac4 g     F .text	00000030 .hidden __modsi3
00007f00 g     F .text	000000f4 _kill
00009bf0 g     O .rwdata	00000120 _impure_data
00020000 g       *ABS*	00000000 __alt_data_end
000089a0 g       *ABS*	00000000 __tbss_end
00004b74 g     F .text	0000000c __sfp_lock_release
00001220 g     F .text	00000118 alt_avalon_i2c_master_config_speed_set
000083ec g     F .text	00000108 _read
000088fc g       *ABS*	00000000 __init_array_start
00005334 g     F .text	00000004 __retarget_lock_acquire
000014f8 g     F .text	00000130 alt_avalon_i2c_cmd_write
0000534c g     F .text	00000004 __retarget_lock_release
00007c18 g     F .text	00000040 _exit
00003538 g     F .text	00000168 alt_alarm_start
0000b95c g     O .bss	00000001 __lock___dd_hash_mutex
00006b98 g     F .text	00000198 __smakebuf_r
0000b960 g     O .bss	00000001 __lock___tz_mutex
000056e8 g     F .text	0000008c strlen
000072b8 g     F .text	0000005c _init_signal_r
00005360 g     F .text	00000048 open
0000b90a g     O .bss	00000002 g_y
00004098 g     F .text	00000034 alt_putchar
00003a74 g     F .text	0000001c alt_icache_flush_all
00004490 g     F .text	0000007c alt_niosv_mtimecmp_set
0000a138 g     O .rwdata	00000008 alt_alarm_list
00003894 g     F .text	00000060 _do_ctors
00007714 g     F .text	000000e4 __sigtramp
00005354 g     F .text	0000000c close
00002988 g     F .text	0000004c alt_avalon_i2c_tfr_cmd_fifo_threshold_get
00000920 g     F .text	00000074 alt_load
00001a98 g     F .text	00000140 alt_avalon_i2c_master_rx
0000b91c g     O .bss	00000004 alt_niosv_software_interrupt_handler
0000b974 g     O .bss	00000001 __lock___sfp_recursive_mutex
00007554 g     F .text	000000c0 raise
00007b38 g     F .text	000000e0 _close
00005e20 g     F .text	0000000c free



Disassembly of section .entry:

00000000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */

    /* Jump to the _start entry point in the .text section. */
    tail _start
   0:	0110006f          	j	810 <_start>
	...

Disassembly of section .exceptions:

00000020 <trap_vector>:
    /* Save caller-saved registers on the stack */

#if __riscv_flen == 32 // rv32if
    addi sp, sp, -36 * 4
#elif ALT_CPU_NUM_GPR == 32 // rv32i
	addi sp, sp, -16 * 4
  20:	fc010113          	add	sp,sp,-64
#else // rv32e (16-bit)
	addi sp, sp, -10 * 4
#endif

    /* rv32e (16-bit), rv32i and rv32if */
    sw ra,  0 * 4(sp)
  24:	00112023          	sw	ra,0(sp)
    sw t0,  1 * 4(sp)
  28:	00512223          	sw	t0,4(sp)
    sw t1,  2 * 4(sp)
  2c:	00612423          	sw	t1,8(sp)
    sw t2,  3 * 4(sp)
  30:	00712623          	sw	t2,12(sp)
    sw a0,  4 * 4(sp)
  34:	00a12823          	sw	a0,16(sp)
    sw a1,  5 * 4(sp)
  38:	00b12a23          	sw	a1,20(sp)
    sw a2,  6 * 4(sp)
  3c:	00c12c23          	sw	a2,24(sp)
    sw a3,  7 * 4(sp)
  40:	00d12e23          	sw	a3,28(sp)
    sw a4,  8 * 4(sp)
  44:	02e12023          	sw	a4,32(sp)
    sw a5,  9 * 4(sp)
  48:	02f12223          	sw	a5,36(sp)

    /* rv32i and rv32if */
#if ALT_CPU_NUM_GPR == 32 
    sw a6, 10 * 4(sp)
  4c:	03012423          	sw	a6,40(sp)
    sw a7, 11 * 4(sp)
  50:	03112623          	sw	a7,44(sp)
    sw t3, 12 * 4(sp)
  54:	03c12823          	sw	t3,48(sp)
    sw t4, 13 * 4(sp)
  58:	03d12a23          	sw	t4,52(sp)
    sw t5, 14 * 4(sp)
  5c:	03e12c23          	sw	t5,56(sp)
    sw t6, 15 * 4(sp)
  60:	03f12e23          	sw	t6,60(sp)
    fsw fa6, 34 * 4(sp)
    fsw fa7, 35 * 4(sp)
#endif
   
    /* Call handle_trap to dispatch the correct handler, if available */
    csrr a0, mcause
  64:	34202573          	csrr	a0,mcause
    csrr a1, mepc
  68:	341025f3          	csrr	a1,mepc
    csrr a2, mtval
  6c:	34302673          	csrr	a2,mtval
    jal handle_trap
  70:	18c000ef          	jal	1fc <handle_trap>
    csrw mepc, a0
  74:	34151073          	csrw	mepc,a0

    /* Restore caller-saved registers */

    /* rv32e (16-bit), rv32i and rv32if */
    lw ra,  0 * 4(sp)
  78:	00012083          	lw	ra,0(sp)
    lw t0,  1 * 4(sp)
  7c:	00412283          	lw	t0,4(sp)
    lw t1,  2 * 4(sp)
  80:	00812303          	lw	t1,8(sp)
    lw t2,  3 * 4(sp)
  84:	00c12383          	lw	t2,12(sp)
    lw a0,  4 * 4(sp)
  88:	01012503          	lw	a0,16(sp)
    lw a1,  5 * 4(sp)
  8c:	01412583          	lw	a1,20(sp)
    lw a2,  6 * 4(sp)
  90:	01812603          	lw	a2,24(sp)
    lw a3,  7 * 4(sp)
  94:	01c12683          	lw	a3,28(sp)
    lw a4,  8 * 4(sp)
  98:	02012703          	lw	a4,32(sp)
    lw a5,  9 * 4(sp)
  9c:	02412783          	lw	a5,36(sp)

    /* rv32i and rv32if */
#if ALT_CPU_NUM_GPR == 32	
    lw a6, 10 * 4(sp)
  a0:	02812803          	lw	a6,40(sp)
    lw a7, 11 * 4(sp)
  a4:	02c12883          	lw	a7,44(sp)
    lw t3, 12 * 4(sp)
  a8:	03012e03          	lw	t3,48(sp)
    lw t4, 13 * 4(sp)
  ac:	03412e83          	lw	t4,52(sp)
    lw t5, 14 * 4(sp)
  b0:	03812f03          	lw	t5,56(sp)
    lw t6, 15 * 4(sp)
  b4:	03c12f83          	lw	t6,60(sp)
#endif

#if __riscv_flen == 32 // rv32if
    addi sp, sp, 36 * 4
#elif ALT_CPU_NUM_GPR == 32 // rv32i
	addi sp, sp, 16 * 4
  b8:	04010113          	add	sp,sp,64
    lw s0, 0(sp)
    lw s1, 4(sp)
    addi sp, sp, 8
#endif

    mret
  bc:	30200073          	mret

000000c0 <is_ecc_handler_present>:
    }

    return epc;
}

alt_u32 is_ecc_handler_present (alt_u32 e_code) {
  c0:	fd010113          	add	sp,sp,-48
  c4:	02812623          	sw	s0,44(sp)
  c8:	03010413          	add	s0,sp,48
  cc:	fca42e23          	sw	a0,-36(s0)
#ifdef ALT_CPU_ECC_PRESENT
    alt_u32 present = (e_code == NIOSV_ECC_EXCEPTION && alt_ecc_exception_handler);
#else
    alt_u32 present = 0;
  d0:	fe042623          	sw	zero,-20(s0)
#endif
    return present;
  d4:	fec42783          	lw	a5,-20(s0)
} 
  d8:	00078513          	mv	a0,a5
  dc:	02c12403          	lw	s0,44(sp)
  e0:	03010113          	add	sp,sp,48
  e4:	00008067          	ret

000000e8 <break_operation>:

void break_operation (void)
{
  e8:	ff010113          	add	sp,sp,-16
  ec:	00812623          	sw	s0,12(sp)
  f0:	01010413          	add	s0,sp,16
#ifdef ALT_CPU_HAS_DEBUG_STUB
            NIOSV_EBREAK();
  f4:	00100073          	ebreak
#else  // ALT_CPU_HAS_DEBUG_STUB
            while(1)
                ;
#endif // ALT_CPU_HAS_DEBUG_STUB  
}
  f8:	00000013          	nop
  fc:	00c12403          	lw	s0,12(sp)
 100:	01010113          	add	sp,sp,16
 104:	00008067          	ret

00000108 <alt_irq_handler>:
 * This means that if there is never a call to alt_irq_register() then
 * this function will not get linked in to the executable. This is acceptable
 * since if no handler is ever registered, then an interrupt can never occur.
 */
void alt_irq_handler (void)
{
 108:	fd010113          	add	sp,sp,-48
 10c:	02112623          	sw	ra,44(sp)
 110:	02812423          	sw	s0,40(sp)
 114:	03010413          	add	s0,sp,48
    alt_u32 i;

    /*
     * Notify the operating system that we are at interrupt level.
     */  
    ALT_OS_INT_ENTER();
 118:	00000013          	nop
{
#if ALT_HAS_IRQ_SUPPORT
    alt_u32 active;
    alt_u32 enabled;

    NIOSV_READ_CSR(NIOSV_MIP_CSR, active);
 11c:	344027f3          	csrr	a5,mip
 120:	fef42023          	sw	a5,-32(s0)
    NIOSV_READ_CSR(NIOSV_MIE_CSR, enabled);
 124:	304027f3          	csrr	a5,mie
 128:	fef42223          	sw	a5,-28(s0)

    // Since this is used by alt_irq_handler, we want to only process the upper 16-bits
    // --> the interrupt lines connected via Platform Designer...
    return (active & enabled) >> 16;
 12c:	fe042703          	lw	a4,-32(s0)
 130:	fe442783          	lw	a5,-28(s0)
 134:	00f777b3          	and	a5,a4,a5
 138:	0107d793          	srl	a5,a5,0x10
     * reduced by finding out which interrupts are pending as late as possible.
     * Consider the case where the high priority interupt is asserted during
     * the interrupt entry sequence for a lower priority interrupt to see why
     * this is the case.
     */
    active = alt_irq_pending();
 13c:	fcf42a23          	sw	a5,-44(s0)

    do
    {
        i = 0;
 140:	fc042e23          	sw	zero,-36(s0)
        mask = 1;
 144:	00100793          	li	a5,1
 148:	fcf42c23          	sw	a5,-40(s0)
         * called to clear the interrupt condition.
         */

        do
        {
            if (active & mask)
 14c:	fd442703          	lw	a4,-44(s0)
 150:	fd842783          	lw	a5,-40(s0)
 154:	00f777b3          	and	a5,a4,a5
 158:	06078263          	beqz	a5,1bc <alt_irq_handler+0xb4>
            {
                alt_irq[i].handler(alt_irq[i].context); 
 15c:	0000c7b7          	lui	a5,0xc
 160:	98c78713          	add	a4,a5,-1652 # b98c <alt_irq>
 164:	fdc42783          	lw	a5,-36(s0)
 168:	00379793          	sll	a5,a5,0x3
 16c:	00f707b3          	add	a5,a4,a5
 170:	0007a703          	lw	a4,0(a5)
 174:	0000c7b7          	lui	a5,0xc
 178:	98c78693          	add	a3,a5,-1652 # b98c <alt_irq>
 17c:	fdc42783          	lw	a5,-36(s0)
 180:	00379793          	sll	a5,a5,0x3
 184:	00f687b3          	add	a5,a3,a5
 188:	0047a783          	lw	a5,4(a5)
 18c:	00078513          	mv	a0,a5
 190:	000700e7          	jalr	a4
                break;
 194:	00000013          	nop
    NIOSV_READ_CSR(NIOSV_MIP_CSR, active);
 198:	344027f3          	csrr	a5,mip
 19c:	fef42423          	sw	a5,-24(s0)
    NIOSV_READ_CSR(NIOSV_MIE_CSR, enabled);
 1a0:	304027f3          	csrr	a5,mie
 1a4:	fef42623          	sw	a5,-20(s0)
    return (active & enabled) >> 16;
 1a8:	fe842703          	lw	a4,-24(s0)
 1ac:	fec42783          	lw	a5,-20(s0)
 1b0:	00f777b3          	and	a5,a4,a5
 1b4:	0107d793          	srl	a5,a5,0x10
 1b8:	0200006f          	j	1d8 <alt_irq_handler+0xd0>
            }
            
            mask <<= 1;
 1bc:	fd842783          	lw	a5,-40(s0)
 1c0:	00179793          	sll	a5,a5,0x1
 1c4:	fcf42c23          	sw	a5,-40(s0)
            i++;
 1c8:	fdc42783          	lw	a5,-36(s0)
 1cc:	00178793          	add	a5,a5,1
 1d0:	fcf42e23          	sw	a5,-36(s0)
            if (active & mask)
 1d4:	f79ff06f          	j	14c <alt_irq_handler+0x44>
            
        } while (1);

        active = alt_irq_pending();
 1d8:	fcf42a23          	sw	a5,-44(s0)
    
    } while (active);
 1dc:	fd442783          	lw	a5,-44(s0)
 1e0:	f60790e3          	bnez	a5,140 <alt_irq_handler+0x38>

    /*
     * Notify the operating system that interrupt processing is complete.
     */ 

    ALT_OS_INT_EXIT();
 1e4:	00000013          	nop
}
 1e8:	00000013          	nop
 1ec:	02c12083          	lw	ra,44(sp)
 1f0:	02812403          	lw	s0,40(sp)
 1f4:	03010113          	add	sp,sp,48
 1f8:	00008067          	ret

000001fc <handle_trap>:
{
 1fc:	fd010113          	add	sp,sp,-48
 200:	02112623          	sw	ra,44(sp)
 204:	02812423          	sw	s0,40(sp)
 208:	03010413          	add	s0,sp,48
 20c:	fca42e23          	sw	a0,-36(s0)
 210:	fcb42c23          	sw	a1,-40(s0)
 214:	fcc42a23          	sw	a2,-44(s0)
    is_irq = (cause & NIOSV_MCAUSE_INTERRUPT_MASK);
 218:	fdc42703          	lw	a4,-36(s0)
 21c:	800007b7          	lui	a5,0x80000
 220:	00f777b3          	and	a5,a4,a5
 224:	fef42423          	sw	a5,-24(s0)
    exception_code = (cause & ~NIOSV_MCAUSE_INTERRUPT_MASK);
 228:	fdc42703          	lw	a4,-36(s0)
 22c:	800007b7          	lui	a5,0x80000
 230:	fff78793          	add	a5,a5,-1 # 7fffffff <__alt_data_end+0x7ffdffff>
 234:	00f777b3          	and	a5,a4,a5
 238:	fef42623          	sw	a5,-20(s0)
    if (is_irq) {
 23c:	fe842783          	lw	a5,-24(s0)
 240:	08078863          	beqz	a5,2d0 <handle_trap+0xd4>
        switch (exception_code) {
 244:	fec42703          	lw	a4,-20(s0)
 248:	00300793          	li	a5,3
 24c:	04f70063          	beq	a4,a5,28c <handle_trap+0x90>
 250:	fec42703          	lw	a4,-20(s0)
 254:	00700793          	li	a5,7
 258:	06f71263          	bne	a4,a5,2bc <handle_trap+0xc0>
                if (alt_niosv_timer_interrupt_handler) {
 25c:	0000c7b7          	lui	a5,0xc
 260:	9207a783          	lw	a5,-1760(a5) # b920 <alt_niosv_timer_interrupt_handler>
 264:	08078263          	beqz	a5,2e8 <handle_trap+0xec>
                    ALT_OS_INT_ENTER();
 268:	00000013          	nop
                    alt_niosv_timer_interrupt_handler(cause, epc, tval);
 26c:	0000c7b7          	lui	a5,0xc
 270:	9207a783          	lw	a5,-1760(a5) # b920 <alt_niosv_timer_interrupt_handler>
 274:	fd442603          	lw	a2,-44(s0)
 278:	fd842583          	lw	a1,-40(s0)
 27c:	fdc42503          	lw	a0,-36(s0)
 280:	000780e7          	jalr	a5
                    ALT_OS_INT_EXIT();
 284:	00000013          	nop
                break;
 288:	0600006f          	j	2e8 <handle_trap+0xec>
                if (alt_niosv_software_interrupt_handler) {
 28c:	0000c7b7          	lui	a5,0xc
 290:	91c7a783          	lw	a5,-1764(a5) # b91c <alt_niosv_software_interrupt_handler>
 294:	04078e63          	beqz	a5,2f0 <handle_trap+0xf4>
                    ALT_OS_INT_ENTER();
 298:	00000013          	nop
                    alt_niosv_software_interrupt_handler(cause, epc, tval);
 29c:	0000c7b7          	lui	a5,0xc
 2a0:	91c7a783          	lw	a5,-1764(a5) # b91c <alt_niosv_software_interrupt_handler>
 2a4:	fd442603          	lw	a2,-44(s0)
 2a8:	fd842583          	lw	a1,-40(s0)
 2ac:	fdc42503          	lw	a0,-36(s0)
 2b0:	000780e7          	jalr	a5
                    ALT_OS_INT_EXIT();
 2b4:	00000013          	nop
                break;
 2b8:	0380006f          	j	2f0 <handle_trap+0xf4>
                if (exception_code >= 16) {
 2bc:	fec42703          	lw	a4,-20(s0)
 2c0:	00f00793          	li	a5,15
 2c4:	02e7fa63          	bgeu	a5,a4,2f8 <handle_trap+0xfc>
                    alt_irq_handler();
 2c8:	e41ff0ef          	jal	108 <alt_irq_handler>
                break;
 2cc:	02c0006f          	j	2f8 <handle_trap+0xfc>
        if (!is_ecc_handler_present(exception_code)) {
 2d0:	fec42503          	lw	a0,-20(s0)
 2d4:	dedff0ef          	jal	c0 <is_ecc_handler_present>
 2d8:	00050793          	mv	a5,a0
 2dc:	02079063          	bnez	a5,2fc <handle_trap+0x100>
             break_operation();
 2e0:	e09ff0ef          	jal	e8 <break_operation>
 2e4:	0180006f          	j	2fc <handle_trap+0x100>
                break;
 2e8:	00000013          	nop
 2ec:	0100006f          	j	2fc <handle_trap+0x100>
                break;
 2f0:	00000013          	nop
 2f4:	0080006f          	j	2fc <handle_trap+0x100>
                break;
 2f8:	00000013          	nop
    return epc;
 2fc:	fd842783          	lw	a5,-40(s0)
}
 300:	00078513          	mv	a0,a5
 304:	02c12083          	lw	ra,44(sp)
 308:	02812403          	lw	s0,40(sp)
 30c:	03010113          	add	sp,sp,48
 310:	00008067          	ret

Disassembly of section .text:

00000314 <leds_apply_polarity>:
volatile uint8_t g_devid = 0;

volatile ALT_AVALON_I2C_STATUS_CODE g_i2c_status = ALT_AVALON_I2C_SUCCESS;

static inline uint32_t leds_apply_polarity(uint32_t onehot)
{
     314:	fe010113          	add	sp,sp,-32
     318:	00812e23          	sw	s0,28(sp)
     31c:	02010413          	add	s0,sp,32
     320:	fea42623          	sw	a0,-20(s0)
#if LEDS_ACTIVE_LOW
    return (~onehot) & ((1u << NLEDS) - 1u);
#else
    return onehot & ((1u << NLEDS) - 1u);
     324:	fec42783          	lw	a5,-20(s0)
     328:	3ff7f793          	and	a5,a5,1023
#endif
}
     32c:	00078513          	mv	a0,a5
     330:	01c12403          	lw	s0,28(sp)
     334:	02010113          	add	sp,sp,32
     338:	00008067          	ret

0000033c <i2c_write_reg>:

/* --------- Helpers I2C --------- */
static ALT_AVALON_I2C_STATUS_CODE i2c_write_reg(ALT_AVALON_I2C_DEV_t *dev, uint8_t reg, uint8_t val)
{
     33c:	fd010113          	add	sp,sp,-48
     340:	02112623          	sw	ra,44(sp)
     344:	02812423          	sw	s0,40(sp)
     348:	03010413          	add	s0,sp,48
     34c:	fca42e23          	sw	a0,-36(s0)
     350:	00058793          	mv	a5,a1
     354:	00060713          	mv	a4,a2
     358:	fcf40da3          	sb	a5,-37(s0)
     35c:	00070793          	mv	a5,a4
     360:	fcf40d23          	sb	a5,-38(s0)
     364:	0000c7b7          	lui	a5,0xc
     368:	9787a703          	lw	a4,-1672(a5) # b978 <__stack_chk_guard>
     36c:	fee42623          	sw	a4,-20(s0)
     370:	00000713          	li	a4,0
    uint8_t buf[2] = { reg, val };
     374:	fdb44783          	lbu	a5,-37(s0)
     378:	fef40423          	sb	a5,-24(s0)
     37c:	fda44783          	lbu	a5,-38(s0)
     380:	fef404a3          	sb	a5,-23(s0)
    return alt_avalon_i2c_master_tx(dev, buf, 2, ALT_AVALON_I2C_NO_INTERRUPTS);
     384:	fe840793          	add	a5,s0,-24
     388:	00000693          	li	a3,0
     38c:	00200613          	li	a2,2
     390:	00078593          	mv	a1,a5
     394:	fdc42503          	lw	a0,-36(s0)
     398:	618010ef          	jal	19b0 <alt_avalon_i2c_master_tx>
     39c:	00050793          	mv	a5,a0
     3a0:	00078713          	mv	a4,a5
}
     3a4:	0000c7b7          	lui	a5,0xc
     3a8:	fec42683          	lw	a3,-20(s0)
     3ac:	9787a783          	lw	a5,-1672(a5) # b978 <__stack_chk_guard>
     3b0:	00f6c7b3          	xor	a5,a3,a5
     3b4:	00000693          	li	a3,0
     3b8:	00078463          	beqz	a5,3c0 <i2c_write_reg+0x84>
     3bc:	7ed040ef          	jal	53a8 <__stack_chk_fail>
     3c0:	00070513          	mv	a0,a4
     3c4:	02c12083          	lw	ra,44(sp)
     3c8:	02812403          	lw	s0,40(sp)
     3cc:	03010113          	add	sp,sp,48
     3d0:	00008067          	ret

000003d4 <i2c_read_reg>:

static ALT_AVALON_I2C_STATUS_CODE i2c_read_reg(ALT_AVALON_I2C_DEV_t *dev, uint8_t reg, uint8_t *val)
{
     3d4:	fe010113          	add	sp,sp,-32
     3d8:	00112e23          	sw	ra,28(sp)
     3dc:	00812c23          	sw	s0,24(sp)
     3e0:	02010413          	add	s0,sp,32
     3e4:	fea42623          	sw	a0,-20(s0)
     3e8:	00058793          	mv	a5,a1
     3ec:	fec42223          	sw	a2,-28(s0)
     3f0:	fef405a3          	sb	a5,-21(s0)
    return alt_avalon_i2c_master_tx_rx(dev, &reg, 1, val, 1, ALT_AVALON_I2C_NO_INTERRUPTS);
     3f4:	feb40593          	add	a1,s0,-21
     3f8:	00000793          	li	a5,0
     3fc:	00100713          	li	a4,1
     400:	fe442683          	lw	a3,-28(s0)
     404:	00100613          	li	a2,1
     408:	fec42503          	lw	a0,-20(s0)
     40c:	7cc010ef          	jal	1bd8 <alt_avalon_i2c_master_tx_rx>
     410:	00050793          	mv	a5,a0
}
     414:	00078513          	mv	a0,a5
     418:	01c12083          	lw	ra,28(sp)
     41c:	01812403          	lw	s0,24(sp)
     420:	02010113          	add	sp,sp,32
     424:	00008067          	ret

00000428 <i2c_read_multi>:

static ALT_AVALON_I2C_STATUS_CODE i2c_read_multi(ALT_AVALON_I2C_DEV_t *dev, uint8_t start_reg, uint8_t *rx, uint32_t n)
{
     428:	fe010113          	add	sp,sp,-32
     42c:	00112e23          	sw	ra,28(sp)
     430:	00812c23          	sw	s0,24(sp)
     434:	02010413          	add	s0,sp,32
     438:	fea42623          	sw	a0,-20(s0)
     43c:	00058793          	mv	a5,a1
     440:	fec42223          	sw	a2,-28(s0)
     444:	fed42023          	sw	a3,-32(s0)
     448:	fef405a3          	sb	a5,-21(s0)
    return alt_avalon_i2c_master_tx_rx(dev, &start_reg, 1, rx, n, ALT_AVALON_I2C_NO_INTERRUPTS);
     44c:	feb40593          	add	a1,s0,-21
     450:	00000793          	li	a5,0
     454:	fe042703          	lw	a4,-32(s0)
     458:	fe442683          	lw	a3,-28(s0)
     45c:	00100613          	li	a2,1
     460:	fec42503          	lw	a0,-20(s0)
     464:	774010ef          	jal	1bd8 <alt_avalon_i2c_master_tx_rx>
     468:	00050793          	mv	a5,a0
}
     46c:	00078513          	mv	a0,a5
     470:	01c12083          	lw	ra,28(sp)
     474:	01812403          	lw	s0,24(sp)
     478:	02010113          	add	sp,sp,32
     47c:	00008067          	ret

00000480 <y_to_led_index>:

/* Map simple : Y -> LED 0..9 */
static int y_to_led_index(int16_t y)
{
     480:	fd010113          	add	sp,sp,-48
     484:	02112623          	sw	ra,44(sp)
     488:	02812423          	sw	s0,40(sp)
     48c:	03010413          	add	s0,sp,48
     490:	00050793          	mv	a5,a0
     494:	fcf41f23          	sh	a5,-34(s0)
    const int16_t min = -256;  // ~ -1g
     498:	f0000793          	li	a5,-256
     49c:	fef41023          	sh	a5,-32(s0)
    const int16_t max = +256;  // ~ +1g
     4a0:	10000793          	li	a5,256
     4a4:	fef41123          	sh	a5,-30(s0)

    if (y <= min) return 0;
     4a8:	fde41703          	lh	a4,-34(s0)
     4ac:	fe041783          	lh	a5,-32(s0)
     4b0:	00e7c663          	blt	a5,a4,4bc <y_to_led_index+0x3c>
     4b4:	00000793          	li	a5,0
     4b8:	07c0006f          	j	534 <y_to_led_index+0xb4>
    if (y >= max) return NLEDS - 1;
     4bc:	fde41703          	lh	a4,-34(s0)
     4c0:	fe241783          	lh	a5,-30(s0)
     4c4:	00f74663          	blt	a4,a5,4d0 <y_to_led_index+0x50>
     4c8:	00900793          	li	a5,9
     4cc:	0680006f          	j	534 <y_to_led_index+0xb4>

    int32_t num = (int32_t)(y - min) * (NLEDS - 1);
     4d0:	fde41703          	lh	a4,-34(s0)
     4d4:	fe041783          	lh	a5,-32(s0)
     4d8:	40f70733          	sub	a4,a4,a5
     4dc:	00070793          	mv	a5,a4
     4e0:	00379793          	sll	a5,a5,0x3
     4e4:	00e787b3          	add	a5,a5,a4
     4e8:	fef42423          	sw	a5,-24(s0)
    int32_t den = (max - min);
     4ec:	fe241703          	lh	a4,-30(s0)
     4f0:	fe041783          	lh	a5,-32(s0)
     4f4:	40f707b3          	sub	a5,a4,a5
     4f8:	fef42623          	sw	a5,-20(s0)
    int idx = (int)(num / den);
     4fc:	fec42583          	lw	a1,-20(s0)
     500:	fe842503          	lw	a0,-24(s0)
     504:	53c070ef          	jal	7a40 <__divsi3>
     508:	00050793          	mv	a5,a0
     50c:	fef42223          	sw	a5,-28(s0)

    if (idx < 0) idx = 0;
     510:	fe442783          	lw	a5,-28(s0)
     514:	0007d463          	bgez	a5,51c <y_to_led_index+0x9c>
     518:	fe042223          	sw	zero,-28(s0)
    if (idx > NLEDS - 1) idx = NLEDS - 1;
     51c:	fe442703          	lw	a4,-28(s0)
     520:	00900793          	li	a5,9
     524:	00e7d663          	bge	a5,a4,530 <y_to_led_index+0xb0>
     528:	00900793          	li	a5,9
     52c:	fef42223          	sw	a5,-28(s0)
    return idx;
     530:	fe442783          	lw	a5,-28(s0)
}
     534:	00078513          	mv	a0,a5
     538:	02c12083          	lw	ra,44(sp)
     53c:	02812403          	lw	s0,40(sp)
     540:	03010113          	add	sp,sp,48
     544:	00008067          	ret

00000548 <main>:

int main(void)
{
     548:	fc010113          	add	sp,sp,-64
     54c:	02112e23          	sw	ra,60(sp)
     550:	02812c23          	sw	s0,56(sp)
     554:	04010413          	add	s0,sp,64
     558:	0000c7b7          	lui	a5,0xc
     55c:	9787a703          	lw	a4,-1672(a5) # b978 <__stack_chk_guard>
     560:	fee42623          	sw	a4,-20(s0)
     564:	00000713          	li	a4,0
    /* --- Ouverture I2C --- */
    ALT_AVALON_I2C_DEV_t *i2c_dev = alt_avalon_i2c_open(I2C_0_NAME);
     568:	000097b7          	lui	a5,0x9
     56c:	90478513          	add	a0,a5,-1788 # 8904 <__fini_array_end>
     570:	129000ef          	jal	e98 <alt_avalon_i2c_open>
     574:	fca42023          	sw	a0,-64(s0)
    if (!i2c_dev) {
     578:	fc042783          	lw	a5,-64(s0)
     57c:	04079e63          	bnez	a5,5d8 <main+0x90>
        while (1) {
            IOWR_ALTERA_AVALON_PIO_DATA(PIO_0_BASE, leds_apply_polarity((1u << NLEDS) - 1u));
     580:	3ff00513          	li	a0,1023
     584:	d91ff0ef          	jal	314 <leds_apply_polarity>
     588:	fca42e23          	sw	a0,-36(s0)
     58c:	000307b7          	lui	a5,0x30
     590:	08078793          	add	a5,a5,128 # 30080 <__alt_data_end+0x10080>
     594:	fdc42703          	lw	a4,-36(s0)
     598:	00e7a023          	sw	a4,0(a5)
            usleep(200000);
     59c:	000317b7          	lui	a5,0x31
     5a0:	d4078513          	add	a0,a5,-704 # 30d40 <__alt_data_end+0x10d40>
     5a4:	478000ef          	jal	a1c <usleep>
            IOWR_ALTERA_AVALON_PIO_DATA(PIO_0_BASE, leds_apply_polarity(0));
     5a8:	00000513          	li	a0,0
     5ac:	d69ff0ef          	jal	314 <leds_apply_polarity>
     5b0:	fea42023          	sw	a0,-32(s0)
     5b4:	000307b7          	lui	a5,0x30
     5b8:	08078793          	add	a5,a5,128 # 30080 <__alt_data_end+0x10080>
     5bc:	fe042703          	lw	a4,-32(s0)
     5c0:	00e7a023          	sw	a4,0(a5)
            usleep(200000);
     5c4:	000317b7          	lui	a5,0x31
     5c8:	d4078513          	add	a0,a5,-704 # 30d40 <__alt_data_end+0x10d40>
     5cc:	450000ef          	jal	a1c <usleep>
            IOWR_ALTERA_AVALON_PIO_DATA(PIO_0_BASE, leds_apply_polarity((1u << NLEDS) - 1u));
     5d0:	00000013          	nop
     5d4:	fadff06f          	j	580 <main+0x38>
        }
    }

    alt_avalon_i2c_master_target_set(i2c_dev, ADXL345_ADDR);
     5d8:	05300593          	li	a1,83
     5dc:	fc042503          	lw	a0,-64(s0)
     5e0:	178010ef          	jal	1758 <alt_avalon_i2c_master_target_set>

    /* --- Test DEVID --- */
    g_i2c_status = i2c_read_reg(i2c_dev, REG_DEVID, (uint8_t*)&g_devid);
     5e4:	0000c7b7          	lui	a5,0xc
     5e8:	91478613          	add	a2,a5,-1772 # b914 <g_devid>
     5ec:	00000593          	li	a1,0
     5f0:	fc042503          	lw	a0,-64(s0)
     5f4:	de1ff0ef          	jal	3d4 <i2c_read_reg>
     5f8:	00050713          	mv	a4,a0
     5fc:	0000c7b7          	lui	a5,0xc
     600:	90e7ac23          	sw	a4,-1768(a5) # b918 <g_i2c_status>
    if (g_i2c_status != ALT_AVALON_I2C_SUCCESS || g_devid != 0xE5) {
     604:	0000c7b7          	lui	a5,0xc
     608:	9187a783          	lw	a5,-1768(a5) # b918 <g_i2c_status>
     60c:	00078463          	beqz	a5,614 <main+0xcc>
     610:	01c0006f          	j	62c <main+0xe4>
     614:	0000c7b7          	lui	a5,0xc
     618:	9147c783          	lbu	a5,-1772(a5) # b914 <g_devid>
     61c:	0ff7f713          	zext.b	a4,a5
     620:	0e500793          	li	a5,229
     624:	00f71463          	bne	a4,a5,62c <main+0xe4>
     628:	0600006f          	j	688 <main+0x140>
        while (1) {
            uint32_t err = (1u << 0) | (1u << (NLEDS - 1));
     62c:	20100793          	li	a5,513
     630:	fcf42823          	sw	a5,-48(s0)
            IOWR_ALTERA_AVALON_PIO_DATA(PIO_0_BASE, leds_apply_polarity(err));
     634:	fd042503          	lw	a0,-48(s0)
     638:	cddff0ef          	jal	314 <leds_apply_polarity>
     63c:	fca42a23          	sw	a0,-44(s0)
     640:	000307b7          	lui	a5,0x30
     644:	08078793          	add	a5,a5,128 # 30080 <__alt_data_end+0x10080>
     648:	fd442703          	lw	a4,-44(s0)
     64c:	00e7a023          	sw	a4,0(a5)
            usleep(150000);
     650:	000257b7          	lui	a5,0x25
     654:	9f078513          	add	a0,a5,-1552 # 249f0 <__alt_data_end+0x49f0>
     658:	3c4000ef          	jal	a1c <usleep>
            IOWR_ALTERA_AVALON_PIO_DATA(PIO_0_BASE, leds_apply_polarity(0));
     65c:	00000513          	li	a0,0
     660:	cb5ff0ef          	jal	314 <leds_apply_polarity>
     664:	fca42c23          	sw	a0,-40(s0)
     668:	000307b7          	lui	a5,0x30
     66c:	08078793          	add	a5,a5,128 # 30080 <__alt_data_end+0x10080>
     670:	fd842703          	lw	a4,-40(s0)
     674:	00e7a023          	sw	a4,0(a5)
            usleep(150000);
     678:	000257b7          	lui	a5,0x25
     67c:	9f078513          	add	a0,a5,-1552 # 249f0 <__alt_data_end+0x49f0>
     680:	39c000ef          	jal	a1c <usleep>
        while (1) {
     684:	fa9ff06f          	j	62c <main+0xe4>
        }
    }

    /* --- Init ADXL345 --- */
    i2c_write_reg(i2c_dev, REG_DATA_FORMAT, 0x08);
     688:	00800613          	li	a2,8
     68c:	03100593          	li	a1,49
     690:	fc042503          	lw	a0,-64(s0)
     694:	ca9ff0ef          	jal	33c <i2c_write_reg>
    i2c_write_reg(i2c_dev, REG_POWER_CTL, 0x08);
     698:	00800613          	li	a2,8
     69c:	02d00593          	li	a1,45
     6a0:	fc042503          	lw	a0,-64(s0)
     6a4:	c99ff0ef          	jal	33c <i2c_write_reg>

    usleep(10000);
     6a8:	000027b7          	lui	a5,0x2
     6ac:	71078513          	add	a0,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
     6b0:	36c000ef          	jal	a1c <usleep>

    /* --- Boucle principale --- */
    while (1)
    {
        uint8_t rx[6];
        g_i2c_status = i2c_read_multi(i2c_dev, REG_DATAX0, rx, 6);
     6b4:	fe440793          	add	a5,s0,-28
     6b8:	00600693          	li	a3,6
     6bc:	00078613          	mv	a2,a5
     6c0:	03200593          	li	a1,50
     6c4:	fc042503          	lw	a0,-64(s0)
     6c8:	d61ff0ef          	jal	428 <i2c_read_multi>
     6cc:	00050713          	mv	a4,a0
     6d0:	0000c7b7          	lui	a5,0xc
     6d4:	90e7ac23          	sw	a4,-1768(a5) # b918 <g_i2c_status>

        if (g_i2c_status == ALT_AVALON_I2C_SUCCESS)
     6d8:	0000c7b7          	lui	a5,0xc
     6dc:	9187a783          	lw	a5,-1768(a5) # b918 <g_i2c_status>
     6e0:	10079263          	bnez	a5,7e4 <main+0x29c>
        {
            g_x = (int16_t)((rx[1] << 8) | rx[0]);
     6e4:	fe544783          	lbu	a5,-27(s0)
     6e8:	01079793          	sll	a5,a5,0x10
     6ec:	4107d793          	sra	a5,a5,0x10
     6f0:	00879793          	sll	a5,a5,0x8
     6f4:	01079713          	sll	a4,a5,0x10
     6f8:	41075713          	sra	a4,a4,0x10
     6fc:	fe444783          	lbu	a5,-28(s0)
     700:	01079793          	sll	a5,a5,0x10
     704:	4107d793          	sra	a5,a5,0x10
     708:	00f767b3          	or	a5,a4,a5
     70c:	01079713          	sll	a4,a5,0x10
     710:	41075713          	sra	a4,a4,0x10
     714:	0000c7b7          	lui	a5,0xc
     718:	90e79423          	sh	a4,-1784(a5) # b908 <g_x>
            g_y = (int16_t)((rx[3] << 8) | rx[2]);
     71c:	fe744783          	lbu	a5,-25(s0)
     720:	01079793          	sll	a5,a5,0x10
     724:	4107d793          	sra	a5,a5,0x10
     728:	00879793          	sll	a5,a5,0x8
     72c:	01079713          	sll	a4,a5,0x10
     730:	41075713          	sra	a4,a4,0x10
     734:	fe644783          	lbu	a5,-26(s0)
     738:	01079793          	sll	a5,a5,0x10
     73c:	4107d793          	sra	a5,a5,0x10
     740:	00f767b3          	or	a5,a4,a5
     744:	01079713          	sll	a4,a5,0x10
     748:	41075713          	sra	a4,a4,0x10
     74c:	0000c7b7          	lui	a5,0xc
     750:	90e79523          	sh	a4,-1782(a5) # b90a <g_y>
            g_z = (int16_t)((rx[5] << 8) | rx[4]);
     754:	fe944783          	lbu	a5,-23(s0)
     758:	01079793          	sll	a5,a5,0x10
     75c:	4107d793          	sra	a5,a5,0x10
     760:	00879793          	sll	a5,a5,0x8
     764:	01079713          	sll	a4,a5,0x10
     768:	41075713          	sra	a4,a4,0x10
     76c:	fe844783          	lbu	a5,-24(s0)
     770:	01079793          	sll	a5,a5,0x10
     774:	4107d793          	sra	a5,a5,0x10
     778:	00f767b3          	or	a5,a4,a5
     77c:	01079713          	sll	a4,a5,0x10
     780:	41075713          	sra	a4,a4,0x10
     784:	0000c7b7          	lui	a5,0xc
     788:	90e79623          	sh	a4,-1780(a5) # b90c <g_z>

            //  On utilise Y pour afficher le niveau
            g_idx = y_to_led_index(g_y);
     78c:	0000c7b7          	lui	a5,0xc
     790:	90a7d783          	lhu	a5,-1782(a5) # b90a <g_y>
     794:	01079793          	sll	a5,a5,0x10
     798:	4107d793          	sra	a5,a5,0x10
     79c:	00078513          	mv	a0,a5
     7a0:	ce1ff0ef          	jal	480 <y_to_led_index>
     7a4:	00050713          	mv	a4,a0
     7a8:	0000c7b7          	lui	a5,0xc
     7ac:	90e7a823          	sw	a4,-1776(a5) # b910 <g_idx>

            uint32_t onehot = (1u << g_idx);
     7b0:	0000c7b7          	lui	a5,0xc
     7b4:	9107a783          	lw	a5,-1776(a5) # b910 <g_idx>
     7b8:	00100713          	li	a4,1
     7bc:	00f717b3          	sll	a5,a4,a5
     7c0:	fcf42423          	sw	a5,-56(s0)
            IOWR_ALTERA_AVALON_PIO_DATA(PIO_0_BASE, leds_apply_polarity(onehot));
     7c4:	fc842503          	lw	a0,-56(s0)
     7c8:	b4dff0ef          	jal	314 <leds_apply_polarity>
     7cc:	fca42623          	sw	a0,-52(s0)
     7d0:	000307b7          	lui	a5,0x30
     7d4:	08078793          	add	a5,a5,128 # 30080 <__alt_data_end+0x10080>
     7d8:	fcc42703          	lw	a4,-52(s0)
     7dc:	00e7a023          	sw	a4,0(a5)
     7e0:	0200006f          	j	800 <main+0x2b8>
        }
        else
        {
            IOWR_ALTERA_AVALON_PIO_DATA(PIO_0_BASE, leds_apply_polarity(0));
     7e4:	00000513          	li	a0,0
     7e8:	b2dff0ef          	jal	314 <leds_apply_polarity>
     7ec:	fca42223          	sw	a0,-60(s0)
     7f0:	000307b7          	lui	a5,0x30
     7f4:	08078793          	add	a5,a5,128 # 30080 <__alt_data_end+0x10080>
     7f8:	fc442703          	lw	a4,-60(s0)
     7fc:	00e7a023          	sw	a4,0(a5)
        }

        usleep(30000);
     800:	000077b7          	lui	a5,0x7
     804:	53078513          	add	a0,a5,1328 # 7530 <__sigtramp_r+0xbc>
     808:	214000ef          	jal	a1c <usleep>
    {
     80c:	ea9ff06f          	j	6b4 <main+0x16c>

00000810 <_start>:
    .type _start, @function
_start:
#if ALT_CPU_HAS_CSR_SUPPORT
    /* assume that we are in machine mode on startup */
    /* setup trap to catch anything that goes wrong early in the boot process */
    la t0, trap_vector
     810:	00000297          	auipc	t0,0x0
     814:	81028293          	add	t0,t0,-2032 # 20 <trap_vector>
    csrw mtvec, t0
     818:	30529073          	csrw	mtvec,t0

    /* disable all interrupt */
    li t0, 0x88
     81c:	08800293          	li	t0,136
    csrc mstatus, t0
     820:	3002b073          	csrc	mstatus,t0
    csrw mie, zero
     824:	30401073          	csrw	mie,zero
    csrw mip, zero
     828:	34401073          	csrw	mip,zero
#endif /* Initialize Data Cache */
#endif /* ALT_SIM_OPTIMIZE */

    .option push
    .option norelax
    la gp, __global_pointer$
     82c:	0000a197          	auipc	gp,0xa
     830:	0ec18193          	add	gp,gp,236 # a918 <__global_pointer$>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    la sp, __alt_stack_pointer
     834:	0001f117          	auipc	sp,0x1f
     838:	7cc10113          	add	sp,sp,1996 # 20000 <__alt_data_end>
    /* Log that the BSS is about to be cleared. */
#ifdef ALT_LOG_ENABLE
    ALT_LOG_PUTS(alt_log_msg_bss)
#endif /* ALT_LOG_ENABLE */

    la t1, __bss_start
     83c:	0000b317          	auipc	t1,0xb
     840:	0cc30313          	add	t1,t1,204 # b908 <g_x>
    la t2, __bss_end
     844:	0000b397          	auipc	t2,0xb
     848:	4b838393          	add	t2,t2,1208 # bcfc <__alt_heap_start>
0:
    sw zero, (t1)
     84c:	00032023          	sw	zero,0(t1)
    addi t1, t1, 4
     850:	00430313          	add	t1,t1,4
    bltu t1, t2, 0b
     854:	fe736ce3          	bltu	t1,t2,84c <_start+0x3c>
/*
 * The alt_load() facility is normally used when there is no bootloader.
 * It copies some sections into RAM so it acts like a mini-bootloader.
 */
#ifdef CALL_ALT_LOAD
    call alt_load
     858:	0c8000ef          	jal	920 <alt_load>
 */
#ifndef ALT_SIM_OPTIMIZE
.globl __tbss_start
.globl __tbss_end

    la t1, __tbss_start
     85c:	00008317          	auipc	t1,0x8
     860:	14430313          	add	t1,t1,324 # 89a0 <i2c_0>
    la t2, __tbss_end
     864:	00008397          	auipc	t2,0x8
     868:	13c38393          	add	t2,t2,316 # 89a0 <i2c_0>
    
    // Check if we need to skip this (if .tbss is empty)
    bgeu t1, t2, 1f
     86c:	00737863          	bgeu	t1,t2,87c <_start+0x6c>
0:
    sw zero, (t1)
     870:	00032023          	sw	zero,0(t1)
    addi t1, t1, 4
     874:	00430313          	add	t1,t1,4
    bltu t1, t2, 0b
     878:	fe736ce3          	bltu	t1,t2,870 <_start+0x60>
// Copy tdata to tdata golden source location
.globl __tdata_start
.globl __tdata_end
.globl __tdata_source

    la t0, __tdata_start
     87c:	00008297          	auipc	t0,0x8
     880:	12428293          	add	t0,t0,292 # 89a0 <i2c_0>
    la t1, __tdata_end
     884:	00008317          	auipc	t1,0x8
     888:	11c30313          	add	t1,t1,284 # 89a0 <i2c_0>
    la t2, __tdata_source
     88c:	00008397          	auipc	t2,0x8
     890:	11438393          	add	t2,t2,276 # 89a0 <i2c_0>

    // Check if we need to skip this (if .tdata is empty)
    bgeu t0, t1, 1f
     894:	0062fc63          	bgeu	t0,t1,8ac <_start+0x9c>
0:
    lw s1, (t0)
     898:	0002a483          	lw	s1,0(t0)
    sw s1, (t2)
     89c:	0093a023          	sw	s1,0(t2)
    addi t0, t0, 4
     8a0:	00428293          	add	t0,t0,4
    addi t2, t2, 4
     8a4:	00438393          	add	t2,t2,4
    bltu t0, t1, 0b
     8a8:	fe62e8e3          	bltu	t0,t1,898 <_start+0x88>
1:

// Assign thread pointer register (tp) to main thread tls base
.globl __tls_base
    la tp, __tls_base
     8ac:	00008217          	auipc	tp,0x8
     8b0:	0f420213          	add	tp,tp,244 # 89a0 <i2c_0>
#ifdef ALT_LOG_ENABLE
    ALT_LOG_PUTS(alt_log_msg_alt_main)
#endif /* ALT_LOG_ENABLE */

    /* Call the C entry point. It should never return. */
    call alt_main
     8b4:	0e0000ef          	jal	994 <alt_main>

000008b8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    j alt_after_alt_main
     8b8:	0000006f          	j	8b8 <alt_after_alt_main>

000008bc <alt_load_section>:
     8bc:	fe010113          	add	sp,sp,-32
     8c0:	00812e23          	sw	s0,28(sp)
 */  

void alt_load (void)
{
  /* 
   * Copy the .rwdata section. 
     8c4:	02010413          	add	s0,sp,32
     8c8:	fea42623          	sw	a0,-20(s0)
     8cc:	feb42423          	sw	a1,-24(s0)
     8d0:	fec42223          	sw	a2,-28(s0)
   */
     8d4:	fe842703          	lw	a4,-24(s0)
     8d8:	fec42783          	lw	a5,-20(s0)
     8dc:	02f70a63          	beq	a4,a5,910 <alt_load_section+0x54>

  alt_load_section (&__flash_rwdata_start, 
     8e0:	0240006f          	j	904 <alt_load_section+0x48>
		               &__ram_rwdata_start,
		               &__ram_rwdata_end);
     8e4:	fec42703          	lw	a4,-20(s0)
     8e8:	00470793          	add	a5,a4,4
     8ec:	fef42623          	sw	a5,-20(s0)
     8f0:	fe842783          	lw	a5,-24(s0)
     8f4:	00478693          	add	a3,a5,4
     8f8:	fed42423          	sw	a3,-24(s0)
     8fc:	00072703          	lw	a4,0(a4)
     900:	00e7a023          	sw	a4,0(a5)
  alt_load_section (&__flash_rwdata_start, 
     904:	fe842703          	lw	a4,-24(s0)
     908:	fe442783          	lw	a5,-28(s0)
     90c:	fcf71ce3          	bne	a4,a5,8e4 <alt_load_section+0x28>

  /*
   * Copy the exception handler.
     910:	00000013          	nop
     914:	01c12403          	lw	s0,28(sp)
     918:	02010113          	add	sp,sp,32
     91c:	00008067          	ret

00000920 <alt_load>:
{
     920:	ff010113          	add	sp,sp,-16
     924:	00112623          	sw	ra,12(sp)
     928:	00812423          	sw	s0,8(sp)
     92c:	01010413          	add	s0,sp,16
  alt_load_section (&__flash_rwdata_start, 
     930:	0000a7b7          	lui	a5,0xa
     934:	15478613          	add	a2,a5,340 # a154 <__flash_rwdata_start>
     938:	000097b7          	lui	a5,0x9
     93c:	9a078593          	add	a1,a5,-1632 # 89a0 <i2c_0>
     940:	0000a7b7          	lui	a5,0xa
     944:	15478513          	add	a0,a5,340 # a154 <__flash_rwdata_start>
     948:	f75ff0ef          	jal	8bc <alt_load_section>
   */

  alt_load_section (&__flash_exceptions_start, 
     94c:	31400613          	li	a2,788
     950:	02000593          	li	a1,32
     954:	02000513          	li	a0,32
     958:	f65ff0ef          	jal	8bc <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
     95c:	000097b7          	lui	a5,0x9
     960:	9a078613          	add	a2,a5,-1632 # 89a0 <i2c_0>
     964:	000097b7          	lui	a5,0x9
     968:	90478593          	add	a1,a5,-1788 # 8904 <__fini_array_end>
     96c:	000097b7          	lui	a5,0x9
     970:	90478513          	add	a0,a5,-1788 # 8904 <__fini_array_end>
     974:	f49ff0ef          	jal	8bc <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
     978:	5b1020ef          	jal	3728 <alt_dcache_flush_all>
  alt_icache_flush_all();
     97c:	0f8030ef          	jal	3a74 <alt_icache_flush_all>
}
     980:	00000013          	nop
     984:	00c12083          	lw	ra,12(sp)
     988:	00812403          	lw	s0,8(sp)
     98c:	01010113          	add	sp,sp,16
     990:	00008067          	ret

00000994 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
     994:	fe010113          	add	sp,sp,-32
     998:	00112e23          	sw	ra,28(sp)
     99c:	00812c23          	sw	s0,24(sp)
     9a0:	02010413          	add	s0,sp,32
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
     9a4:	00000513          	li	a0,0
     9a8:	0a8000ef          	jal	a50 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
     9ac:	00000013          	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
     9b0:	0d8000ef          	jal	a88 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
     9b4:	000097b7          	lui	a5,0x9
     9b8:	91078613          	add	a2,a5,-1776 # 8910 <__fini_array_end+0xc>
     9bc:	000097b7          	lui	a5,0x9
     9c0:	91078593          	add	a1,a5,-1776 # 8910 <__fini_array_end+0xc>
     9c4:	000097b7          	lui	a5,0x9
     9c8:	91078513          	add	a0,a5,-1776 # 8910 <__fini_array_end+0xc>
     9cc:	370030ef          	jal	3d3c <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
     9d0:	6c5020ef          	jal	3894 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
     9d4:	000047b7          	lui	a5,0x4
     9d8:	8f478513          	add	a0,a5,-1804 # 38f4 <_do_dtors>
     9dc:	4e5030ef          	jal	46c0 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
     9e0:	0000c7b7          	lui	a5,0xc
     9e4:	9247a703          	lw	a4,-1756(a5) # b924 <alt_argc>
     9e8:	0000c7b7          	lui	a5,0xc
     9ec:	9287a683          	lw	a3,-1752(a5) # b928 <alt_argv>
     9f0:	0000c7b7          	lui	a5,0xc
     9f4:	92c7a783          	lw	a5,-1748(a5) # b92c <alt_envp>
     9f8:	00078613          	mv	a2,a5
     9fc:	00068593          	mv	a1,a3
     a00:	00070513          	mv	a0,a4
     a04:	b45ff0ef          	jal	548 <main>
     a08:	fea42623          	sw	a0,-20(s0)
  close(STDOUT_FILENO);
     a0c:	00100513          	li	a0,1
     a10:	145040ef          	jal	5354 <close>
  exit (result);
     a14:	fec42503          	lw	a0,-20(s0)
     a18:	4bd030ef          	jal	46d4 <exit>

00000a1c <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
     a1c:	fe010113          	add	sp,sp,-32
     a20:	00112e23          	sw	ra,28(sp)
     a24:	00812c23          	sw	s0,24(sp)
     a28:	02010413          	add	s0,sp,32
     a2c:	fea42623          	sw	a0,-20(s0)
  return alt_busy_sleep(us);
     a30:	fec42503          	lw	a0,-20(s0)
     a34:	46d020ef          	jal	36a0 <alt_busy_sleep>
     a38:	00050793          	mv	a5,a0
}
     a3c:	00078513          	mv	a0,a5
     a40:	01c12083          	lw	ra,28(sp)
     a44:	01812403          	lw	s0,24(sp)
     a48:	02010113          	add	sp,sp,32
     a4c:	00008067          	ret

00000a50 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
     a50:	fe010113          	add	sp,sp,-32
     a54:	00112e23          	sw	ra,28(sp)
     a58:	00812c23          	sw	s0,24(sp)
     a5c:	02010413          	add	s0,sp,32
     a60:	fea42623          	sw	a0,-20(s0)
    INTEL_NIOSV_M_IRQ_INIT ( INTEL_NIOSV_M_0, intel_niosv_m_0);
     a64:	0cd030ef          	jal	4330 <intel_niosv_irq_init>
    NIOSV_SET_CSR(NIOSV_MSTATUS_CSR, NIOSV_MSTATUS_MIE_MASK);
     a68:	00800793          	li	a5,8
     a6c:	3007a073          	csrs	mstatus,a5
}
     a70:	00000013          	nop
    alt_irq_cpu_enable_interrupts();
}
     a74:	00000013          	nop
     a78:	01c12083          	lw	ra,28(sp)
     a7c:	01812403          	lw	s0,24(sp)
     a80:	02010113          	add	sp,sp,32
     a84:	00008067          	ret

00000a88 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
     a88:	fe010113          	add	sp,sp,-32
     a8c:	00112e23          	sw	ra,28(sp)
     a90:	00812c23          	sw	s0,24(sp)
     a94:	02010413          	add	s0,sp,32
    ALTERA_AVALON_I2C_INIT ( I2C_0, i2c_0);
     a98:	000097b7          	lui	a5,0x9
     a9c:	9a078513          	add	a0,a5,-1632 # 89a0 <i2c_0>
     aa0:	2e8000ef          	jal	d88 <alt_avalon_i2c_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
     aa4:	00000613          	li	a2,0
     aa8:	00000593          	li	a1,0
     aac:	000097b7          	lui	a5,0x9
     ab0:	a0078513          	add	a0,a5,-1536 # 8a00 <jtag_uart_0+0x28>
     ab4:	0fc020ef          	jal	2bb0 <altera_avalon_jtag_uart_init>
     ab8:	000097b7          	lui	a5,0x9
     abc:	9d878513          	add	a0,a5,-1576 # 89d8 <jtag_uart_0>
     ac0:	4b1020ef          	jal	3770 <alt_dev_reg>
     ac4:	3e800793          	li	a5,1000
     ac8:	fef42623          	sw	a5,-20(s0)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
     acc:	0000c7b7          	lui	a5,0xc
     ad0:	9387a783          	lw	a5,-1736(a5) # b938 <_alt_tick_rate>
     ad4:	00079a63          	bnez	a5,ae8 <alt_sys_init+0x60>
  {
    _alt_tick_rate = nticks;
     ad8:	0000c7b7          	lui	a5,0xc
     adc:	fec42703          	lw	a4,-20(s0)
     ae0:	92e7ac23          	sw	a4,-1736(a5) # b938 <_alt_tick_rate>
    return 0;
     ae4:	0080006f          	j	aec <alt_sys_init+0x64>
  }
  else
  {
    return -1;
     ae8:	00000013          	nop
     aec:	000047b7          	lui	a5,0x4
     af0:	59878793          	add	a5,a5,1432 # 4598 <alt_niosv_timer_sc_isr>
     af4:	fef42423          	sw	a5,-24(s0)
alt_u64 alt_niosv_mtimecmp_get();
void alt_niosv_mtimecmp_interrupt_init();
extern alt_niosv_timer_isr_t alt_niosv_timer_interrupt_handler;

static ALT_INLINE void ALT_ALWAYS_INLINE alt_niosv_register_mtimecmp_interrupt_handle(alt_niosv_timer_isr_t handle) {
    alt_niosv_timer_interrupt_handler = handle;
     af8:	0000c7b7          	lui	a5,0xc
     afc:	fe842703          	lw	a4,-24(s0)
     b00:	92e7a023          	sw	a4,-1760(a5) # b920 <alt_niosv_timer_interrupt_handler>
}
     b04:	00000013          	nop
    INTEL_NIOSV_M_INIT ( INTEL_NIOSV_M_0, intel_niosv_m_0);
     b08:	33d030ef          	jal	4644 <alt_niosv_mtimecmp_interrupt_init>
}
     b0c:	00000013          	nop
     b10:	01c12083          	lw	ra,28(sp)
     b14:	01812403          	lw	s0,24(sp)
     b18:	02010113          	add	sp,sp,32
     b1c:	00008067          	ret

00000b20 <optional_irq_callback>:

/* for all functions in this file, see the altera_avalon_i2c.h file for more complete function descriptions. */

/* optional irq callback */
static void optional_irq_callback(void * context)
{
     b20:	fc010113          	add	sp,sp,-64
     b24:	02112e23          	sw	ra,60(sp)
     b28:	02812c23          	sw	s0,56(sp)
     b2c:	04010413          	add	s0,sp,64
     b30:	fca42623          	sw	a0,-52(s0)
     b34:	0000c7b7          	lui	a5,0xc
     b38:	9787a703          	lw	a4,-1672(a5) # b978 <__stack_chk_guard>
     b3c:	fee42623          	sw	a4,-20(s0)
     b40:	00000713          	li	a4,0
   int timeout=100000;
     b44:	000187b7          	lui	a5,0x18
     b48:	6a078793          	add	a5,a5,1696 # 186a0 <__alt_heap_start+0xc9a4>
     b4c:	fef42023          	sw	a5,-32(s0)
   alt_u32 bytes_read;

   ALT_AVALON_I2C_DEV_t *i2c_dev = context;
     b50:	fcc42783          	lw	a5,-52(s0)
     b54:	fef42223          	sw	a5,-28(s0)
   IRQ_DATA_t *irq = i2c_dev->callback_context;
     b58:	fe442783          	lw	a5,-28(s0)
     b5c:	01c7a783          	lw	a5,28(a5)
     b60:	fef42423          	sw	a5,-24(s0)

   if (irq->irq_busy==2)  /*receive request*/
     b64:	fe842783          	lw	a5,-24(s0)
     b68:	0087a703          	lw	a4,8(a5)
     b6c:	00200793          	li	a5,2
     b70:	08f71a63          	bne	a4,a5,c04 <optional_irq_callback+0xe4>
   {
       alt_avalon_i2c_rx_read_available(i2c_dev, irq->buffer, irq->size, &bytes_read);
     b74:	fe842783          	lw	a5,-24(s0)
     b78:	0007a703          	lw	a4,0(a5)
     b7c:	fe842783          	lw	a5,-24(s0)
     b80:	0047a783          	lw	a5,4(a5)
     b84:	fdc40693          	add	a3,s0,-36
     b88:	00078613          	mv	a2,a5
     b8c:	00070593          	mv	a1,a4
     b90:	fe442503          	lw	a0,-28(s0)
     b94:	7f0000ef          	jal	1384 <alt_avalon_i2c_rx_read_available>
       irq->size-=bytes_read;
     b98:	fe842783          	lw	a5,-24(s0)
     b9c:	0047a703          	lw	a4,4(a5)
     ba0:	fdc42783          	lw	a5,-36(s0)
     ba4:	40f70733          	sub	a4,a4,a5
     ba8:	fe842783          	lw	a5,-24(s0)
     bac:	00e7a223          	sw	a4,4(a5)
       irq->buffer+=bytes_read;
     bb0:	fe842783          	lw	a5,-24(s0)
     bb4:	0007a703          	lw	a4,0(a5)
     bb8:	fdc42783          	lw	a5,-36(s0)
     bbc:	00f70733          	add	a4,a4,a5
     bc0:	fe842783          	lw	a5,-24(s0)
     bc4:	00e7a023          	sw	a4,0(a5)
       if (irq->size > 0)
     bc8:	fe842783          	lw	a5,-24(s0)
     bcc:	0047a783          	lw	a5,4(a5)
     bd0:	02078a63          	beqz	a5,c04 <optional_irq_callback+0xe4>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
     bd4:	01c00593          	li	a1,28
     bd8:	fe442503          	lw	a0,-28(s0)
     bdc:	33d010ef          	jal	2718 <alt_avalon_i2c_int_clear>
         /* re-enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
     be0:	00200593          	li	a1,2
     be4:	fe442503          	lw	a0,-28(s0)
     be8:	40d010ef          	jal	27f4 <alt_avalon_i2c_int_enable>
     bec:	0400006f          	j	c2c <optional_irq_callback+0x10c>
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
    { 
      if (--timeout == 0)
     bf0:	fe042783          	lw	a5,-32(s0)
     bf4:	fff78793          	add	a5,a5,-1
     bf8:	fef42023          	sw	a5,-32(s0)
     bfc:	fe042783          	lw	a5,-32(s0)
     c00:	00078c63          	beqz	a5,c18 <optional_irq_callback+0xf8>
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
     c04:	fe442503          	lw	a0,-28(s0)
     c08:	730000ef          	jal	1338 <alt_avalon_i2c_is_busy>
     c0c:	00050793          	mv	a5,a0
     c10:	fe0790e3          	bnez	a5,bf0 <optional_irq_callback+0xd0>
     c14:	0080006f          	j	c1c <optional_irq_callback+0xfc>
      {
         break;
     c18:	00000013          	nop
      }
    }

    /*disable the ip.  The ip is disabled and enabled for each transaction.*/
    alt_avalon_i2c_disable(i2c_dev);
     c1c:	fe442503          	lw	a0,-28(s0)
     c20:	36c000ef          	jal	f8c <alt_avalon_i2c_disable>

    irq->irq_busy=0;
     c24:	fe842783          	lw	a5,-24(s0)
     c28:	0007a423          	sw	zero,8(a5)
}
     c2c:	0000c7b7          	lui	a5,0xc
     c30:	fec42703          	lw	a4,-20(s0)
     c34:	9787a783          	lw	a5,-1672(a5) # b978 <__stack_chk_guard>
     c38:	00f747b3          	xor	a5,a4,a5
     c3c:	00000713          	li	a4,0
     c40:	00078463          	beqz	a5,c48 <optional_irq_callback+0x128>
     c44:	764040ef          	jal	53a8 <__stack_chk_fail>
     c48:	03c12083          	lw	ra,60(sp)
     c4c:	03812403          	lw	s0,56(sp)
     c50:	04010113          	add	sp,sp,64
     c54:	00008067          	ret

00000c58 <alt_avalon_i2c_register_optional_irq_handler>:

void alt_avalon_i2c_register_optional_irq_handler(ALT_AVALON_I2C_DEV_t *i2c_dev,IRQ_DATA_t * irq_data)
{
     c58:	fe010113          	add	sp,sp,-32
     c5c:	00112e23          	sw	ra,28(sp)
     c60:	00812c23          	sw	s0,24(sp)
     c64:	02010413          	add	s0,sp,32
     c68:	fea42623          	sw	a0,-20(s0)
     c6c:	feb42423          	sw	a1,-24(s0)
   irq_data->irq_busy=0;
     c70:	fe842783          	lw	a5,-24(s0)
     c74:	0007a423          	sw	zero,8(a5)
   alt_avalon_i2c_register_callback(i2c_dev,optional_irq_callback,0,irq_data);
     c78:	fe842683          	lw	a3,-24(s0)
     c7c:	00000613          	li	a2,0
     c80:	000017b7          	lui	a5,0x1
     c84:	b2078593          	add	a1,a5,-1248 # b20 <optional_irq_callback>
     c88:	fec42503          	lw	a0,-20(s0)
     c8c:	0ac000ef          	jal	d38 <alt_avalon_i2c_register_callback>
}
     c90:	00000013          	nop
     c94:	01c12083          	lw	ra,28(sp)
     c98:	01812403          	lw	s0,24(sp)
     c9c:	02010113          	add	sp,sp,32
     ca0:	00008067          	ret

00000ca4 <alt_avalon_i2c_irq>:
ALT_LLIST_HEAD(alt_avalon_i2c_list);

/* Interrupt handler for the AVALON_I2C module. */
/* Interrupts are not re-enabled in this handler */
static void alt_avalon_i2c_irq(void *context)
{
     ca4:	fd010113          	add	sp,sp,-48
     ca8:	02112623          	sw	ra,44(sp)
     cac:	02812423          	sw	s0,40(sp)
     cb0:	03010413          	add	s0,sp,48
     cb4:	fca42e23          	sw	a0,-36(s0)
    ALT_AVALON_I2C_DEV_t *dev = (ALT_AVALON_I2C_DEV_t *) context;
     cb8:	fdc42783          	lw	a5,-36(s0)
     cbc:	fef42023          	sw	a5,-32(s0)
    alt_irq_context cpu_sr;
     
    /*disable i2c interrupts*/
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
     cc0:	01f00593          	li	a1,31
     cc4:	fe042503          	lw	a0,-32(s0)
     cc8:	291010ef          	jal	2758 <alt_avalon_i2c_int_disable>
    
    /* clear irq status */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
     ccc:	01c00593          	li	a1,28
     cd0:	fe042503          	lw	a0,-32(s0)
     cd4:	245010ef          	jal	2718 <alt_avalon_i2c_int_clear>
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
     cd8:	fe042783          	lw	a5,-32(s0)
     cdc:	0187a783          	lw	a5,24(a5)
     ce0:	04078263          	beqz	a5,d24 <alt_avalon_i2c_irq+0x80>
    NIOSV_READ_AND_CLR_CSR(NIOSV_MSTATUS_CSR, context, NIOSV_MSTATUS_MIE_MASK);
     ce4:	00800793          	li	a5,8
     ce8:	3007b7f3          	csrrc	a5,mstatus,a5
     cec:	fef42623          	sw	a5,-20(s0)
    return context;
     cf0:	fec42783          	lw	a5,-20(s0)
    {
        cpu_sr = alt_irq_disable_all();
     cf4:	fef42223          	sw	a5,-28(s0)
        dev->callback(dev);
     cf8:	fe042783          	lw	a5,-32(s0)
     cfc:	0187a783          	lw	a5,24(a5)
     d00:	fe042503          	lw	a0,-32(s0)
     d04:	000780e7          	jalr	a5
     d08:	fe442783          	lw	a5,-28(s0)
     d0c:	fef42423          	sw	a5,-24(s0)
    NIOSV_SET_CSR(NIOSV_MSTATUS_CSR, context & NIOSV_MSTATUS_MIE_MASK);
     d10:	fe842783          	lw	a5,-24(s0)
     d14:	0087f793          	and	a5,a5,8
     d18:	3007a073          	csrs	mstatus,a5
}
     d1c:	00000013          	nop
        alt_irq_enable_all(cpu_sr);
    }

    return;
     d20:	00000013          	nop
     d24:	00000013          	nop
}
     d28:	02c12083          	lw	ra,44(sp)
     d2c:	02812403          	lw	s0,40(sp)
     d30:	03010113          	add	sp,sp,48
     d34:	00008067          	ret

00000d38 <alt_avalon_i2c_register_callback>:
void alt_avalon_i2c_register_callback(
    ALT_AVALON_I2C_DEV_t *dev,
    alt_avalon_i2c_callback callback,
    alt_u32 control,
    void *context)
{
     d38:	fe010113          	add	sp,sp,-32
     d3c:	00812e23          	sw	s0,28(sp)
     d40:	02010413          	add	s0,sp,32
     d44:	fea42623          	sw	a0,-20(s0)
     d48:	feb42423          	sw	a1,-24(s0)
     d4c:	fec42223          	sw	a2,-28(s0)
     d50:	fed42023          	sw	a3,-32(s0)
    dev->callback         = callback;
     d54:	fec42783          	lw	a5,-20(s0)
     d58:	fe842703          	lw	a4,-24(s0)
     d5c:	00e7ac23          	sw	a4,24(a5)
    dev->callback_context = context;
     d60:	fec42783          	lw	a5,-20(s0)
     d64:	fe042703          	lw	a4,-32(s0)
     d68:	00e7ae23          	sw	a4,28(a5)
    dev->control          = control;
     d6c:	fec42783          	lw	a5,-20(s0)
     d70:	fe442703          	lw	a4,-28(s0)
     d74:	02e7a023          	sw	a4,32(a5)

    return ;
     d78:	00000013          	nop
}
     d7c:	01c12403          	lw	s0,28(sp)
     d80:	02010113          	add	sp,sp,32
     d84:	00008067          	ret

00000d88 <alt_avalon_i2c_init>:

 /* Initializes the I2C Module. This routine is called
 * from the ALT_AVALON_I2C_INIT macro and is called automatically
 * by alt_sys_init.c */
void alt_avalon_i2c_init (ALT_AVALON_I2C_DEV_t *dev)
{
     d88:	fc010113          	add	sp,sp,-64
     d8c:	02112e23          	sw	ra,60(sp)
     d90:	02812c23          	sw	s0,56(sp)
     d94:	04010413          	add	s0,sp,64
     d98:	fca42623          	sw	a0,-52(s0)
     d9c:	0000c7b7          	lui	a5,0xc
     da0:	9787a703          	lw	a4,-1672(a5) # b978 <__stack_chk_guard>
     da4:	fee42623          	sw	a4,-20(s0)
     da8:	00000713          	li	a4,0
    extern alt_llist alt_avalon_i2c_list;
    ALT_AVALON_I2C_MASTER_CONFIG_t cfg;
    int error;

    /* disable ip */
    alt_avalon_i2c_disable(dev);
     dac:	fcc42503          	lw	a0,-52(s0)
     db0:	1dc000ef          	jal	f8c <alt_avalon_i2c_disable>

    /* Disable interrupts */
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
     db4:	01f00593          	li	a1,31
     db8:	fcc42503          	lw	a0,-52(s0)
     dbc:	19d010ef          	jal	2758 <alt_avalon_i2c_int_disable>

    /* clear ISR register content */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
     dc0:	01c00593          	li	a1,28
     dc4:	fcc42503          	lw	a0,-52(s0)
     dc8:	151010ef          	jal	2718 <alt_avalon_i2c_int_clear>
    
    /* set the cmd fifo threshold */
    alt_avalon_i2c_tfr_cmd_fifo_threshold_set(dev,ALT_AVALON_I2C_TFR_CMD_FIFO_NOT_FULL);
     dcc:	00300593          	li	a1,3
     dd0:	fcc42503          	lw	a0,-52(s0)
     dd4:	401010ef          	jal	29d4 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
    
    /* set the tx fifo threshold */
    alt_avalon_i2c_rx_fifo_threshold_set(dev,ALT_AVALON_I2C_RX_DATA_FIFO_FULL);
     dd8:	00300593          	li	a1,3
     ddc:	fcc42503          	lw	a0,-52(s0)
     de0:	341010ef          	jal	2920 <alt_avalon_i2c_rx_fifo_threshold_set>
    
    /* set the default bus speed */
    cfg.speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;
     de4:	fe042023          	sw	zero,-32(s0)
    
    /*set the address mode */
    cfg.addr_mode = ALT_AVALON_I2C_ADDR_MODE_7_BIT;
     de8:	fc042e23          	sw	zero,-36(s0)
    
    /* set the bus speed */
    alt_avalon_i2c_master_config_speed_set(dev,&cfg,ALT_AVALON_I2C_SS_MAX_HZ);
     dec:	fdc40713          	add	a4,s0,-36
     df0:	000187b7          	lui	a5,0x18
     df4:	6a078613          	add	a2,a5,1696 # 186a0 <__alt_heap_start+0xc9a4>
     df8:	00070593          	mv	a1,a4
     dfc:	fcc42503          	lw	a0,-52(s0)
     e00:	420000ef          	jal	1220 <alt_avalon_i2c_master_config_speed_set>
    
    /* write the cfg information */
    alt_avalon_i2c_master_config_set(dev,&cfg);
     e04:	fdc40793          	add	a5,s0,-36
     e08:	00078593          	mv	a1,a5
     e0c:	fcc42503          	lw	a0,-52(s0)
     e10:	2a4000ef          	jal	10b4 <alt_avalon_i2c_master_config_set>
    
    /* Register this instance of the i2c controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_avalon_i2c_list);
     e14:	0000a7b7          	lui	a5,0xa
     e18:	11878593          	add	a1,a5,280 # a118 <alt_avalon_i2c_list>
     e1c:	fcc42503          	lw	a0,-52(s0)
     e20:	1cd020ef          	jal	37ec <alt_dev_llist_insert>
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
     e24:	00000793          	li	a5,0

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
     e28:	fcf42c23          	sw	a5,-40(s0)

    if (!error)
     e2c:	fd842783          	lw	a5,-40(s0)
     e30:	02079663          	bnez	a5,e5c <alt_avalon_i2c_init+0xd4>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
     e34:	fcc42783          	lw	a5,-52(s0)
     e38:	0107a503          	lw	a0,16(a5)
     e3c:	fcc42783          	lw	a5,-52(s0)
     e40:	0147a583          	lw	a1,20(a5)
     e44:	00000713          	li	a4,0
     e48:	fcc42683          	lw	a3,-52(s0)
     e4c:	000017b7          	lui	a5,0x1
     e50:	ca478613          	add	a2,a5,-860 # ca4 <alt_avalon_i2c_irq>
     e54:	43d020ef          	jal	3a90 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }

    return;
     e58:	0140006f          	j	e6c <alt_avalon_i2c_init+0xe4>
        alt_printf("failed to create semaphores\n");
     e5c:	000097b7          	lui	a5,0x9
     e60:	94478513          	add	a0,a5,-1724 # 8944 <__fini_array_end+0x40>
     e64:	7d5020ef          	jal	3e38 <alt_printf>
    return;
     e68:	00000013          	nop

}
     e6c:	0000c7b7          	lui	a5,0xc
     e70:	fec42703          	lw	a4,-20(s0)
     e74:	9787a783          	lw	a5,-1672(a5) # b978 <__stack_chk_guard>
     e78:	00f747b3          	xor	a5,a4,a5
     e7c:	00000713          	li	a4,0
     e80:	00078463          	beqz	a5,e88 <alt_avalon_i2c_init+0x100>
     e84:	524040ef          	jal	53a8 <__stack_chk_fail>
     e88:	03c12083          	lw	ra,60(sp)
     e8c:	03812403          	lw	s0,56(sp)
     e90:	04010113          	add	sp,sp,64
     e94:	00008067          	ret

00000e98 <alt_avalon_i2c_open>:

/*  Retrieve a pointer to the i2c instance */
ALT_AVALON_I2C_DEV_t* alt_avalon_i2c_open(const char* name)
{
     e98:	fd010113          	add	sp,sp,-48
     e9c:	02112623          	sw	ra,44(sp)
     ea0:	02812423          	sw	s0,40(sp)
     ea4:	03010413          	add	s0,sp,48
     ea8:	fca42e23          	sw	a0,-36(s0)
    ALT_AVALON_I2C_DEV_t* dev = NULL;
     eac:	fe042623          	sw	zero,-20(s0)

    dev = (ALT_AVALON_I2C_DEV_t*) alt_find_dev (name, &alt_avalon_i2c_list);
     eb0:	0000a7b7          	lui	a5,0xa
     eb4:	11878593          	add	a1,a5,280 # a118 <alt_avalon_i2c_list>
     eb8:	fdc42503          	lw	a0,-36(s0)
     ebc:	299020ef          	jal	3954 <alt_find_dev>
     ec0:	fea42623          	sw	a0,-20(s0)

    return dev;
     ec4:	fec42783          	lw	a5,-20(s0)
}
     ec8:	00078513          	mv	a0,a5
     ecc:	02c12083          	lw	ra,44(sp)
     ed0:	02812403          	lw	s0,40(sp)
     ed4:	03010113          	add	sp,sp,48
     ed8:	00008067          	ret

00000edc <alt_avalon_i2c_enable>:

/* enable the avalon i2c ip */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_enable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
     edc:	fc010113          	add	sp,sp,-64
     ee0:	02812e23          	sw	s0,60(sp)
     ee4:	04010413          	add	s0,sp,64
     ee8:	fca42623          	sw	a0,-52(s0)
   IRQ_DATA_t *irq_data = i2c_dev->callback_context;
     eec:	fcc42783          	lw	a5,-52(s0)
     ef0:	01c7a783          	lw	a5,28(a5)
     ef4:	fcf42e23          	sw	a5,-36(s0)
   alt_u32 enable_status;
       
   /*if the ip is already enabled, return a busy status*/
   enable_status = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_EN_MSK) >> ALT_AVALON_I2C_CTRL_EN_OFST;
     ef8:	fcc42783          	lw	a5,-52(s0)
     efc:	00c7a783          	lw	a5,12(a5)
     f00:	00878793          	add	a5,a5,8
     f04:	0007a783          	lw	a5,0(a5)
     f08:	fef42023          	sw	a5,-32(s0)
     f0c:	fe042783          	lw	a5,-32(s0)
     f10:	0017f793          	and	a5,a5,1
     f14:	fef42223          	sw	a5,-28(s0)
   if (enable_status)
     f18:	fe442783          	lw	a5,-28(s0)
     f1c:	00078663          	beqz	a5,f28 <alt_avalon_i2c_enable+0x4c>
   {
     return ALT_AVALON_I2C_BUSY;
     f20:	ff900793          	li	a5,-7
     f24:	0580006f          	j	f7c <alt_avalon_i2c_enable+0xa0>
   }
   
   /*if the optional irq callback is registered ensure irq_busy is 0*/
   if (i2c_dev->callback == optional_irq_callback)
     f28:	fcc42783          	lw	a5,-52(s0)
     f2c:	0187a703          	lw	a4,24(a5)
     f30:	000017b7          	lui	a5,0x1
     f34:	b2078793          	add	a5,a5,-1248 # b20 <optional_irq_callback>
     f38:	00f71663          	bne	a4,a5,f44 <alt_avalon_i2c_enable+0x68>
   {
     irq_data->irq_busy=0;
     f3c:	fdc42783          	lw	a5,-36(s0)
     f40:	0007a423          	sw	zero,8(a5)
   }
   
   /* enable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,ALT_AVALON_I2C_CTRL_EN_MSK,ALT_AVALON_I2C_CTRL_EN_MSK);
     f44:	fcc42783          	lw	a5,-52(s0)
     f48:	00c7a783          	lw	a5,12(a5)
     f4c:	00878793          	add	a5,a5,8
     f50:	0007a783          	lw	a5,0(a5)
     f54:	fef42423          	sw	a5,-24(s0)
     f58:	fe842783          	lw	a5,-24(s0)
     f5c:	0017e793          	or	a5,a5,1
     f60:	fef42623          	sw	a5,-20(s0)
     f64:	fcc42783          	lw	a5,-52(s0)
     f68:	00c7a783          	lw	a5,12(a5)
     f6c:	00878793          	add	a5,a5,8
     f70:	fec42703          	lw	a4,-20(s0)
     f74:	00e7a023          	sw	a4,0(a5)

   return ALT_AVALON_I2C_SUCCESS;
     f78:	00000793          	li	a5,0
}
     f7c:	00078513          	mv	a0,a5
     f80:	03c12403          	lw	s0,60(sp)
     f84:	04010113          	add	sp,sp,64
     f88:	00008067          	ret

00000f8c <alt_avalon_i2c_disable>:

/* disable the avalon i2c ip */
void alt_avalon_i2c_disable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
     f8c:	fd010113          	add	sp,sp,-48
     f90:	02812623          	sw	s0,44(sp)
     f94:	03010413          	add	s0,sp,48
     f98:	fca42e23          	sw	a0,-36(s0)
   /* disable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,0,ALT_AVALON_I2C_CTRL_EN_MSK);
     f9c:	fdc42783          	lw	a5,-36(s0)
     fa0:	00c7a783          	lw	a5,12(a5)
     fa4:	00878793          	add	a5,a5,8
     fa8:	0007a783          	lw	a5,0(a5)
     fac:	fef42423          	sw	a5,-24(s0)
     fb0:	fe842783          	lw	a5,-24(s0)
     fb4:	ffe7f793          	and	a5,a5,-2
     fb8:	fef42623          	sw	a5,-20(s0)
     fbc:	fdc42783          	lw	a5,-36(s0)
     fc0:	00c7a783          	lw	a5,12(a5)
     fc4:	00878793          	add	a5,a5,8
     fc8:	fec42703          	lw	a4,-20(s0)
     fcc:	00e7a023          	sw	a4,0(a5)

}
     fd0:	00000013          	nop
     fd4:	02c12403          	lw	s0,44(sp)
     fd8:	03010113          	add	sp,sp,48
     fdc:	00008067          	ret

00000fe0 <alt_avalon_i2c_master_config_get>:

/* populate the the master config structure from the register values */
void alt_avalon_i2c_master_config_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
     fe0:	fd010113          	add	sp,sp,-48
     fe4:	02812623          	sw	s0,44(sp)
     fe8:	03010413          	add	s0,sp,48
     fec:	fca42e23          	sw	a0,-36(s0)
     ff0:	fcb42c23          	sw	a1,-40(s0)

    cfg->addr_mode = i2c_dev->address_mode;
     ff4:	fdc42783          	lw	a5,-36(s0)
     ff8:	0347a703          	lw	a4,52(a5)
     ffc:	fd842783          	lw	a5,-40(s0)
    1000:	00e7a023          	sw	a4,0(a5)
    cfg->speed_mode = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK) >> ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST;    
    1004:	fdc42783          	lw	a5,-36(s0)
    1008:	00c7a783          	lw	a5,12(a5)
    100c:	00878793          	add	a5,a5,8
    1010:	0007a783          	lw	a5,0(a5)
    1014:	fef42023          	sw	a5,-32(s0)
    1018:	fe042783          	lw	a5,-32(s0)
    101c:	0017d793          	srl	a5,a5,0x1
    1020:	0017f713          	and	a4,a5,1
    1024:	fd842783          	lw	a5,-40(s0)
    1028:	00e7a223          	sw	a4,4(a5)

    cfg->scl_hcnt = (IORD_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_OFST;    
    102c:	fdc42783          	lw	a5,-36(s0)
    1030:	00c7a783          	lw	a5,12(a5)
    1034:	02478793          	add	a5,a5,36
    1038:	0007a783          	lw	a5,0(a5)
    103c:	fef42223          	sw	a5,-28(s0)
    1040:	fe442783          	lw	a5,-28(s0)
    1044:	01079713          	sll	a4,a5,0x10
    1048:	01075713          	srl	a4,a4,0x10
    104c:	fd842783          	lw	a5,-40(s0)
    1050:	00e79423          	sh	a4,8(a5)
    cfg->scl_lcnt = (IORD_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_OFST;    
    1054:	fdc42783          	lw	a5,-36(s0)
    1058:	00c7a783          	lw	a5,12(a5)
    105c:	02078793          	add	a5,a5,32
    1060:	0007a783          	lw	a5,0(a5)
    1064:	fef42423          	sw	a5,-24(s0)
    1068:	fe842783          	lw	a5,-24(s0)
    106c:	01079713          	sll	a4,a5,0x10
    1070:	01075713          	srl	a4,a4,0x10
    1074:	fd842783          	lw	a5,-40(s0)
    1078:	00e79523          	sh	a4,10(a5)
    cfg->sda_cnt = (IORD_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base) & ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_OFST;    
    107c:	fdc42783          	lw	a5,-36(s0)
    1080:	00c7a783          	lw	a5,12(a5)
    1084:	02878793          	add	a5,a5,40
    1088:	0007a783          	lw	a5,0(a5)
    108c:	fef42623          	sw	a5,-20(s0)
    1090:	fec42783          	lw	a5,-20(s0)
    1094:	01079713          	sll	a4,a5,0x10
    1098:	01075713          	srl	a4,a4,0x10
    109c:	fd842783          	lw	a5,-40(s0)
    10a0:	00e79623          	sh	a4,12(a5)
}
    10a4:	00000013          	nop
    10a8:	02c12403          	lw	s0,44(sp)
    10ac:	03010113          	add	sp,sp,48
    10b0:	00008067          	ret

000010b4 <alt_avalon_i2c_master_config_set>:

/* set the registers from the master config structure */
void alt_avalon_i2c_master_config_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
    10b4:	fc010113          	add	sp,sp,-64
    10b8:	02812e23          	sw	s0,60(sp)
    10bc:	04010413          	add	s0,sp,64
    10c0:	fca42623          	sw	a0,-52(s0)
    10c4:	fcb42423          	sw	a1,-56(s0)
    i2c_dev->address_mode   =   cfg->addr_mode;
    10c8:	fc842783          	lw	a5,-56(s0)
    10cc:	0007a703          	lw	a4,0(a5)
    10d0:	fcc42783          	lw	a5,-52(s0)
    10d4:	02e7aa23          	sw	a4,52(a5)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,(cfg->speed_mode) << ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST,ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK);
    10d8:	fcc42783          	lw	a5,-52(s0)
    10dc:	00c7a783          	lw	a5,12(a5)
    10e0:	00878793          	add	a5,a5,8
    10e4:	0007a783          	lw	a5,0(a5)
    10e8:	fcf42e23          	sw	a5,-36(s0)
    10ec:	fdc42783          	lw	a5,-36(s0)
    10f0:	ffd7f713          	and	a4,a5,-3
    10f4:	fc842783          	lw	a5,-56(s0)
    10f8:	0047a783          	lw	a5,4(a5)
    10fc:	00179793          	sll	a5,a5,0x1
    1100:	0027f793          	and	a5,a5,2
    1104:	00f767b3          	or	a5,a4,a5
    1108:	fef42023          	sw	a5,-32(s0)
    110c:	fcc42783          	lw	a5,-52(s0)
    1110:	00c7a783          	lw	a5,12(a5)
    1114:	00878793          	add	a5,a5,8
    1118:	fe042703          	lw	a4,-32(s0)
    111c:	00e7a023          	sw	a4,0(a5)

    IOWR_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base,cfg->scl_hcnt);
    1120:	fc842783          	lw	a5,-56(s0)
    1124:	0087d783          	lhu	a5,8(a5)
    1128:	fef42223          	sw	a5,-28(s0)
    112c:	fcc42783          	lw	a5,-52(s0)
    1130:	00c7a783          	lw	a5,12(a5)
    1134:	02478793          	add	a5,a5,36
    1138:	fe442703          	lw	a4,-28(s0)
    113c:	00e7a023          	sw	a4,0(a5)
    IOWR_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base,cfg->scl_lcnt);
    1140:	fc842783          	lw	a5,-56(s0)
    1144:	00a7d783          	lhu	a5,10(a5)
    1148:	fef42423          	sw	a5,-24(s0)
    114c:	fcc42783          	lw	a5,-52(s0)
    1150:	00c7a783          	lw	a5,12(a5)
    1154:	02078793          	add	a5,a5,32
    1158:	fe842703          	lw	a4,-24(s0)
    115c:	00e7a023          	sw	a4,0(a5)
    IOWR_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base,cfg->sda_cnt);
    1160:	fc842783          	lw	a5,-56(s0)
    1164:	00c7d783          	lhu	a5,12(a5)
    1168:	fef42623          	sw	a5,-20(s0)
    116c:	fcc42783          	lw	a5,-52(s0)
    1170:	00c7a783          	lw	a5,12(a5)
    1174:	02878793          	add	a5,a5,40
    1178:	fec42703          	lw	a4,-20(s0)
    117c:	00e7a023          	sw	a4,0(a5)
}
    1180:	00000013          	nop
    1184:	03c12403          	lw	s0,60(sp)
    1188:	04010113          	add	sp,sp,64
    118c:	00008067          	ret

00001190 <alt_avalon_i2c_master_config_speed_get>:
 * I2C master configuration.
*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg,
                                                alt_u32 * speed_in_hz)
{
    1190:	fe010113          	add	sp,sp,-32
    1194:	00112e23          	sw	ra,28(sp)
    1198:	00812c23          	sw	s0,24(sp)
    119c:	02010413          	add	s0,sp,32
    11a0:	fea42623          	sw	a0,-20(s0)
    11a4:	feb42423          	sw	a1,-24(s0)
    11a8:	fec42223          	sw	a2,-28(s0)

   if ((cfg->scl_lcnt == 0) || (cfg->scl_hcnt == 0))
    11ac:	fe842783          	lw	a5,-24(s0)
    11b0:	00a7d783          	lhu	a5,10(a5)
    11b4:	00078863          	beqz	a5,11c4 <alt_avalon_i2c_master_config_speed_get+0x34>
    11b8:	fe842783          	lw	a5,-24(s0)
    11bc:	0087d783          	lhu	a5,8(a5)
    11c0:	00079663          	bnez	a5,11cc <alt_avalon_i2c_master_config_speed_get+0x3c>
   {
       return ALT_AVALON_I2C_BAD_ARG;
    11c4:	ffd00793          	li	a5,-3
    11c8:	0440006f          	j	120c <alt_avalon_i2c_master_config_speed_get+0x7c>
   }
    
   *speed_in_hz = (i2c_dev->ip_freq_in_hz) / (cfg->scl_lcnt + cfg->scl_hcnt);
    11cc:	fec42783          	lw	a5,-20(s0)
    11d0:	0307a703          	lw	a4,48(a5)
    11d4:	fe842783          	lw	a5,-24(s0)
    11d8:	00a7d783          	lhu	a5,10(a5)
    11dc:	00078693          	mv	a3,a5
    11e0:	fe842783          	lw	a5,-24(s0)
    11e4:	0087d783          	lhu	a5,8(a5)
    11e8:	00f687b3          	add	a5,a3,a5
    11ec:	00078593          	mv	a1,a5
    11f0:	00070513          	mv	a0,a4
    11f4:	055060ef          	jal	7a48 <__hidden___udivsi3>
    11f8:	00050793          	mv	a5,a0
    11fc:	00078713          	mv	a4,a5
    1200:	fe442783          	lw	a5,-28(s0)
    1204:	00e7a023          	sw	a4,0(a5)

   return ALT_AVALON_I2C_SUCCESS;
    1208:	00000793          	li	a5,0
}
    120c:	00078513          	mv	a0,a5
    1210:	01c12083          	lw	ra,28(sp)
    1214:	01812403          	lw	s0,24(sp)
    1218:	02010113          	add	sp,sp,32
    121c:	00008067          	ret

00001220 <alt_avalon_i2c_master_config_speed_set>:
/*This is a utility function that computes parameters for the I2C master
 * configuration that best matches the speed requested. */
 ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                ALT_AVALON_I2C_MASTER_CONFIG_t * cfg,
                                                alt_u32 speed_in_hz)
{
    1220:	fd010113          	add	sp,sp,-48
    1224:	02112623          	sw	ra,44(sp)
    1228:	02812423          	sw	s0,40(sp)
    122c:	03010413          	add	s0,sp,48
    1230:	fca42e23          	sw	a0,-36(s0)
    1234:	fcb42c23          	sw	a1,-40(s0)
    1238:	fcc42a23          	sw	a2,-44(s0)
    alt_u32 scl_lcnt,scl_hcnt;

    /* If speed is not standard or fast return range error */
    if ((speed_in_hz > ALT_AVALON_I2C_FS_MAX_HZ) || (speed_in_hz < ALT_AVALON_I2C_SS_MIN_HZ) || (speed_in_hz == 0))
    123c:	fd442703          	lw	a4,-44(s0)
    1240:	000627b7          	lui	a5,0x62
    1244:	a8078793          	add	a5,a5,-1408 # 61a80 <__alt_data_end+0x41a80>
    1248:	00e7ea63          	bltu	a5,a4,125c <alt_avalon_i2c_master_config_speed_set+0x3c>
    124c:	fd442783          	lw	a5,-44(s0)
    1250:	00078663          	beqz	a5,125c <alt_avalon_i2c_master_config_speed_set+0x3c>
    1254:	fd442783          	lw	a5,-44(s0)
    1258:	00079663          	bnez	a5,1264 <alt_avalon_i2c_master_config_speed_set+0x44>
    {
        return ALT_AVALON_I2C_RANGE;
    125c:	ffc00793          	li	a5,-4
    1260:	0c40006f          	j	1324 <alt_avalon_i2c_master_config_speed_set+0x104>
    }

     /* <lcount> = <internal clock> / 2 * <speed, Hz> */
    scl_lcnt = (i2c_dev->ip_freq_in_hz) / (speed_in_hz << 1);
    1264:	fdc42783          	lw	a5,-36(s0)
    1268:	0307a703          	lw	a4,48(a5)
    126c:	fd442783          	lw	a5,-44(s0)
    1270:	00179793          	sll	a5,a5,0x1
    1274:	00078593          	mv	a1,a5
    1278:	00070513          	mv	a0,a4
    127c:	7cc060ef          	jal	7a48 <__hidden___udivsi3>
    1280:	00050793          	mv	a5,a0
    1284:	fef42423          	sw	a5,-24(s0)

    /* adjust h/l by predetermined amount */
    scl_hcnt = scl_lcnt + ALT_AVALON_I2C_DIFF_LCNT_HCNT;
    1288:	fe842783          	lw	a5,-24(s0)
    128c:	03c78793          	add	a5,a5,60
    1290:	fef42623          	sw	a5,-20(s0)
    scl_lcnt = scl_lcnt - ALT_AVALON_I2C_DIFF_LCNT_HCNT;
    1294:	fe842783          	lw	a5,-24(s0)
    1298:	fc478793          	add	a5,a5,-60
    129c:	fef42423          	sw	a5,-24(s0)

    if (speed_in_hz > ALT_AVALON_I2C_FS_MIN_HZ)
    12a0:	fd442703          	lw	a4,-44(s0)
    12a4:	000187b7          	lui	a5,0x18
    12a8:	6a078793          	add	a5,a5,1696 # 186a0 <__alt_heap_start+0xc9a4>
    12ac:	00e7fa63          	bgeu	a5,a4,12c0 <alt_avalon_i2c_master_config_speed_set+0xa0>
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_FAST;
    12b0:	fd842783          	lw	a5,-40(s0)
    12b4:	00100713          	li	a4,1
    12b8:	00e7a223          	sw	a4,4(a5)
    12bc:	00c0006f          	j	12c8 <alt_avalon_i2c_master_config_speed_set+0xa8>
    }
    else 
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;    
    12c0:	fd842783          	lw	a5,-40(s0)
    12c4:	0007a223          	sw	zero,4(a5)
    }

    cfg->scl_lcnt = scl_lcnt;
    12c8:	fe842783          	lw	a5,-24(s0)
    12cc:	01079713          	sll	a4,a5,0x10
    12d0:	01075713          	srl	a4,a4,0x10
    12d4:	fd842783          	lw	a5,-40(s0)
    12d8:	00e79523          	sh	a4,10(a5)
    cfg->scl_hcnt = scl_hcnt;
    12dc:	fec42783          	lw	a5,-20(s0)
    12e0:	01079713          	sll	a4,a5,0x10
    12e4:	01075713          	srl	a4,a4,0x10
    12e8:	fd842783          	lw	a5,-40(s0)
    12ec:	00e79423          	sh	a4,8(a5)
    cfg->sda_cnt  = scl_lcnt - (scl_lcnt / 2);
    12f0:	fe842783          	lw	a5,-24(s0)
    12f4:	01079713          	sll	a4,a5,0x10
    12f8:	01075713          	srl	a4,a4,0x10
    12fc:	fe842783          	lw	a5,-24(s0)
    1300:	0017d793          	srl	a5,a5,0x1
    1304:	01079793          	sll	a5,a5,0x10
    1308:	0107d793          	srl	a5,a5,0x10
    130c:	40f707b3          	sub	a5,a4,a5
    1310:	01079713          	sll	a4,a5,0x10
    1314:	01075713          	srl	a4,a4,0x10
    1318:	fd842783          	lw	a5,-40(s0)
    131c:	00e79623          	sh	a4,12(a5)

    return ALT_AVALON_I2C_SUCCESS;
    1320:	00000793          	li	a5,0

}
    1324:	00078513          	mv	a0,a5
    1328:	02c12083          	lw	ra,44(sp)
    132c:	02812403          	lw	s0,40(sp)
    1330:	03010113          	add	sp,sp,48
    1334:	00008067          	ret

00001338 <alt_avalon_i2c_is_busy>:

/*Returns ALT_AVALON_I2C_TRUE if the I2C controller is busy. The I2C controller is busy if
 * not in the IDLE state */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_is_busy(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
    1338:	fd010113          	add	sp,sp,-48
    133c:	02812623          	sw	s0,44(sp)
    1340:	03010413          	add	s0,sp,48
    1344:	fca42e23          	sw	a0,-36(s0)

    if (IORD_ALT_AVALON_I2C_STATUS(i2c_dev->i2c_base) & ALT_AVALON_I2C_STATUS_CORE_STATUS_MSK)
    1348:	fdc42783          	lw	a5,-36(s0)
    134c:	00c7a783          	lw	a5,12(a5)
    1350:	01478793          	add	a5,a5,20
    1354:	0007a783          	lw	a5,0(a5)
    1358:	fef42623          	sw	a5,-20(s0)
    135c:	fec42783          	lw	a5,-20(s0)
    1360:	0017f793          	and	a5,a5,1
    1364:	00078663          	beqz	a5,1370 <alt_avalon_i2c_is_busy+0x38>
    {
       return ALT_AVALON_I2C_TRUE;
    1368:	00100793          	li	a5,1
    136c:	0080006f          	j	1374 <alt_avalon_i2c_is_busy+0x3c>
    }

    return ALT_AVALON_I2C_FALSE;
    1370:	00000793          	li	a5,0
}
    1374:	00078513          	mv	a0,a5
    1378:	02c12403          	lw	s0,44(sp)
    137c:	03010113          	add	sp,sp,48
    1380:	00008067          	ret

00001384 <alt_avalon_i2c_rx_read_available>:

/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
    1384:	fd010113          	add	sp,sp,-48
    1388:	02812623          	sw	s0,44(sp)
    138c:	03010413          	add	s0,sp,48
    1390:	fca42e23          	sw	a0,-36(s0)
    1394:	fcb42c23          	sw	a1,-40(s0)
    1398:	fcc42a23          	sw	a2,-44(s0)
    139c:	fcd42823          	sw	a3,-48(s0)
    *bytes_read = 0;
    13a0:	fd042783          	lw	a5,-48(s0)
    13a4:	0007a023          	sw	zero,0(a5)
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
    13a8:	0600006f          	j	1408 <alt_avalon_i2c_rx_read_available+0x84>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
    13ac:	fdc42783          	lw	a5,-36(s0)
    13b0:	00c7a783          	lw	a5,12(a5)
    13b4:	00478793          	add	a5,a5,4
    13b8:	0007a783          	lw	a5,0(a5)
    13bc:	fef42623          	sw	a5,-20(s0)
    13c0:	fec42683          	lw	a3,-20(s0)
    13c4:	fd042783          	lw	a5,-48(s0)
    13c8:	0007a783          	lw	a5,0(a5)
    13cc:	fd842703          	lw	a4,-40(s0)
    13d0:	00f707b3          	add	a5,a4,a5
    13d4:	0ff6f713          	zext.b	a4,a3
    13d8:	00e78023          	sb	a4,0(a5)
       *bytes_read+=1; 
    13dc:	fd042783          	lw	a5,-48(s0)
    13e0:	0007a783          	lw	a5,0(a5)
    13e4:	00178713          	add	a4,a5,1
    13e8:	fd042783          	lw	a5,-48(s0)
    13ec:	00e7a023          	sw	a4,0(a5)
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
    13f0:	fd042783          	lw	a5,-48(s0)
    13f4:	0007a783          	lw	a5,0(a5)
    13f8:	fd442703          	lw	a4,-44(s0)
    13fc:	00f71663          	bne	a4,a5,1408 <alt_avalon_i2c_rx_read_available+0x84>
    1400:	fd442783          	lw	a5,-44(s0)
    1404:	02079263          	bnez	a5,1428 <alt_avalon_i2c_rx_read_available+0xa4>
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
    1408:	fdc42783          	lw	a5,-36(s0)
    140c:	00c7a783          	lw	a5,12(a5)
    1410:	01c78793          	add	a5,a5,28
    1414:	0007a783          	lw	a5,0(a5)
    1418:	fef42423          	sw	a5,-24(s0)
    141c:	fe842783          	lw	a5,-24(s0)
    1420:	f80796e3          	bnez	a5,13ac <alt_avalon_i2c_rx_read_available+0x28>
    }
}
    1424:	0080006f          	j	142c <alt_avalon_i2c_rx_read_available+0xa8>
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
    1428:	00000013          	nop
}
    142c:	00000013          	nop
    1430:	02c12403          	lw	s0,44(sp)
    1434:	03010113          	add	sp,sp,48
    1438:	00008067          	ret

0000143c <alt_avalon_i2c_rx_read>:

/*when a byte is available, reads a single data byte from the receive FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_rx_read(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *val)
{
    143c:	fd010113          	add	sp,sp,-48
    1440:	02112623          	sw	ra,44(sp)
    1444:	02812423          	sw	s0,40(sp)
    1448:	03010413          	add	s0,sp,48
    144c:	fca42e23          	sw	a0,-36(s0)
    1450:	fcb42c23          	sw	a1,-40(s0)
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
    1454:	fe042023          	sw	zero,-32(s0)
    alt_u32 timeout = 100000;
    1458:	000187b7          	lui	a5,0x18
    145c:	6a078793          	add	a5,a5,1696 # 186a0 <__alt_heap_start+0xc9a4>
    1460:	fef42223          	sw	a5,-28(s0)


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
    1464:	03c0006f          	j	14a0 <alt_avalon_i2c_rx_read+0x64>
    {
      if (timeout<10) alt_busy_sleep(10000);
    1468:	fe442703          	lw	a4,-28(s0)
    146c:	00900793          	li	a5,9
    1470:	00e7e863          	bltu	a5,a4,1480 <alt_avalon_i2c_rx_read+0x44>
    1474:	000027b7          	lui	a5,0x2
    1478:	71078513          	add	a0,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    147c:	224020ef          	jal	36a0 <alt_busy_sleep>
      if (--timeout == 0)
    1480:	fe442783          	lw	a5,-28(s0)
    1484:	fff78793          	add	a5,a5,-1
    1488:	fef42223          	sw	a5,-28(s0)
    148c:	fe442783          	lw	a5,-28(s0)
    1490:	00079863          	bnez	a5,14a0 <alt_avalon_i2c_rx_read+0x64>
      {
        status = ALT_AVALON_I2C_TIMEOUT;
    1494:	ffe00793          	li	a5,-2
    1498:	fef42023          	sw	a5,-32(s0)
        break;
    149c:	0200006f          	j	14bc <alt_avalon_i2c_rx_read+0x80>
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
    14a0:	fdc42783          	lw	a5,-36(s0)
    14a4:	00c7a783          	lw	a5,12(a5)
    14a8:	01c78793          	add	a5,a5,28
    14ac:	0007a783          	lw	a5,0(a5)
    14b0:	fef42423          	sw	a5,-24(s0)
    14b4:	fe842783          	lw	a5,-24(s0)
    14b8:	fa0788e3          	beqz	a5,1468 <alt_avalon_i2c_rx_read+0x2c>
      }
    }

    *val = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
    14bc:	fdc42783          	lw	a5,-36(s0)
    14c0:	00c7a783          	lw	a5,12(a5)
    14c4:	00478793          	add	a5,a5,4
    14c8:	0007a783          	lw	a5,0(a5)
    14cc:	fef42623          	sw	a5,-20(s0)
    14d0:	fec42783          	lw	a5,-20(s0)
    14d4:	0ff7f713          	zext.b	a4,a5
    14d8:	fd842783          	lw	a5,-40(s0)
    14dc:	00e78023          	sb	a4,0(a5)
        
    return status;
    14e0:	fe042783          	lw	a5,-32(s0)
}
    14e4:	00078513          	mv	a0,a5
    14e8:	02c12083          	lw	ra,44(sp)
    14ec:	02812403          	lw	s0,40(sp)
    14f0:	03010113          	add	sp,sp,48
    14f4:	00008067          	ret

000014f8 <alt_avalon_i2c_cmd_write>:
/* When space is available, writes the Transfer Command FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_cmd_write(ALT_AVALON_I2C_DEV_t *i2c_dev, 
                                                      alt_u8 val,
                                                      alt_u8 issue_restart,
                                                      alt_u8 issue_stop)
{
    14f8:	fc010113          	add	sp,sp,-64
    14fc:	02112e23          	sw	ra,60(sp)
    1500:	02812c23          	sw	s0,56(sp)
    1504:	04010413          	add	s0,sp,64
    1508:	fca42623          	sw	a0,-52(s0)
    150c:	00058793          	mv	a5,a1
    1510:	00068713          	mv	a4,a3
    1514:	fcf405a3          	sb	a5,-53(s0)
    1518:	00060793          	mv	a5,a2
    151c:	fcf40523          	sb	a5,-54(s0)
    1520:	00070793          	mv	a5,a4
    1524:	fcf404a3          	sb	a5,-55(s0)
    1528:	0000c7b7          	lui	a5,0xc
    152c:	9787a703          	lw	a4,-1672(a5) # b978 <__stack_chk_guard>
    1530:	fee42623          	sw	a4,-20(s0)
    1534:	00000713          	li	a4,0
    alt_u32 timeout = 10000;
    1538:	000027b7          	lui	a5,0x2
    153c:	71078793          	add	a5,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    1540:	fef42023          	sw	a5,-32(s0)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    1544:	fc042e23          	sw	zero,-36(s0)


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
    1548:	0380006f          	j	1580 <alt_avalon_i2c_cmd_write+0x88>
    {
      if (timeout<10) alt_busy_sleep(10000);    
    154c:	fe042703          	lw	a4,-32(s0)
    1550:	00900793          	li	a5,9
    1554:	00e7e863          	bltu	a5,a4,1564 <alt_avalon_i2c_cmd_write+0x6c>
    1558:	000027b7          	lui	a5,0x2
    155c:	71078513          	add	a0,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    1560:	140020ef          	jal	36a0 <alt_busy_sleep>
      if (--timeout == 0)
    1564:	fe042783          	lw	a5,-32(s0)
    1568:	fff78793          	add	a5,a5,-1
    156c:	fef42023          	sw	a5,-32(s0)
    1570:	fe042783          	lw	a5,-32(s0)
    1574:	00079663          	bnez	a5,1580 <alt_avalon_i2c_cmd_write+0x88>
      {
        return ALT_AVALON_I2C_TIMEOUT;
    1578:	ffe00793          	li	a5,-2
    157c:	0780006f          	j	15f4 <alt_avalon_i2c_cmd_write+0xfc>
    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
    1580:	fcc42783          	lw	a5,-52(s0)
    1584:	00c7a783          	lw	a5,12(a5)
    1588:	01078793          	add	a5,a5,16
    158c:	0007a783          	lw	a5,0(a5)
    1590:	fef42223          	sw	a5,-28(s0)
    1594:	fe442783          	lw	a5,-28(s0)
    1598:	0017f793          	and	a5,a5,1
    159c:	fa0788e3          	beqz	a5,154c <alt_avalon_i2c_cmd_write+0x54>
      }
    }

    IOWR_ALT_AVALON_I2C_TFR_CMD(i2c_dev->i2c_base,val |
    15a0:	fcb44703          	lbu	a4,-53(s0)
    15a4:	fca44783          	lbu	a5,-54(s0)
    15a8:	00979793          	sll	a5,a5,0x9
    15ac:	00f76733          	or	a4,a4,a5
    15b0:	fc944783          	lbu	a5,-55(s0)
    15b4:	00879793          	sll	a5,a5,0x8
    15b8:	00f767b3          	or	a5,a4,a5
    15bc:	fef42423          	sw	a5,-24(s0)
    15c0:	fcc42783          	lw	a5,-52(s0)
    15c4:	00c7a783          	lw	a5,12(a5)
    15c8:	fe842703          	lw	a4,-24(s0)
    15cc:	00e7a023          	sw	a4,0(a5)
                                     (issue_restart << ALT_AVALON_I2C_TFR_CMD_STA_OFST) |
                                     (issue_stop << ALT_AVALON_I2C_TFR_CMD_STO_OFST));


    /*check for nack error*/
    alt_avalon_i2c_check_nack(i2c_dev,&status);
    15d0:	fdc40793          	add	a5,s0,-36
    15d4:	00078593          	mv	a1,a5
    15d8:	fcc42503          	lw	a0,-52(s0)
    15dc:	1ac000ef          	jal	1788 <alt_avalon_i2c_check_nack>
    
    /*check for arb lost*/
    alt_avalon_i2c_check_arblost(i2c_dev,&status);
    15e0:	fdc40793          	add	a5,s0,-36
    15e4:	00078593          	mv	a1,a5
    15e8:	fcc42503          	lw	a0,-52(s0)
    15ec:	1ec000ef          	jal	17d8 <alt_avalon_i2c_check_arblost>
    
    return status;
    15f0:	fdc42783          	lw	a5,-36(s0)
}
    15f4:	00078713          	mv	a4,a5
    15f8:	0000c7b7          	lui	a5,0xc
    15fc:	fec42683          	lw	a3,-20(s0)
    1600:	9787a783          	lw	a5,-1672(a5) # b978 <__stack_chk_guard>
    1604:	00f6c7b3          	xor	a5,a3,a5
    1608:	00000693          	li	a3,0
    160c:	00078463          	beqz	a5,1614 <alt_avalon_i2c_cmd_write+0x11c>
    1610:	599030ef          	jal	53a8 <__stack_chk_fail>
    1614:	00070513          	mv	a0,a4
    1618:	03c12083          	lw	ra,60(sp)
    161c:	03812403          	lw	s0,56(sp)
    1620:	04010113          	add	sp,sp,64
    1624:	00008067          	ret

00001628 <alt_avalon_i2c_send_address>:

/*send 7 or 10 bit i2c address to cmd fifo*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_send_address(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                       const alt_u32 rw_bit,
                                                       const alt_u8 issue_restart)
{
    1628:	fd010113          	add	sp,sp,-48
    162c:	02112623          	sw	ra,44(sp)
    1630:	02812423          	sw	s0,40(sp)
    1634:	03010413          	add	s0,sp,48
    1638:	fca42e23          	sw	a0,-36(s0)
    163c:	fcb42c23          	sw	a1,-40(s0)
    1640:	00060793          	mv	a5,a2
    1644:	fcf40ba3          	sb	a5,-41(s0)
    alt_u32 status;
        
    if (i2c_dev->address_mode == ALT_AVALON_I2C_ADDR_MODE_10_BIT)
    1648:	fdc42783          	lw	a5,-36(s0)
    164c:	0347a703          	lw	a4,52(a5)
    1650:	00100793          	li	a5,1
    1654:	06f71c63          	bne	a4,a5,16cc <alt_avalon_i2c_send_address+0xa4>
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(((i2c_dev->master_target_address | TARGET_ADDR_MASK_10BIT) >> 7) & 0xfe) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
    1658:	fdc42783          	lw	a5,-36(s0)
    165c:	0247a783          	lw	a5,36(a5)
    1660:	0077d793          	srl	a5,a5,0x7
    1664:	0ff7f793          	zext.b	a5,a5
    1668:	00e7f793          	and	a5,a5,14
    166c:	0ff7f713          	zext.b	a4,a5
    1670:	fd842783          	lw	a5,-40(s0)
    1674:	0ff7f793          	zext.b	a5,a5
    1678:	00f767b3          	or	a5,a4,a5
    167c:	0ff7f793          	zext.b	a5,a5
    1680:	ff07e793          	or	a5,a5,-16
    1684:	0ff7f793          	zext.b	a5,a5
    1688:	fd744703          	lbu	a4,-41(s0)
    168c:	00000693          	li	a3,0
    1690:	00070613          	mv	a2,a4
    1694:	00078593          	mv	a1,a5
    1698:	fdc42503          	lw	a0,-36(s0)
    169c:	e5dff0ef          	jal	14f8 <alt_avalon_i2c_cmd_write>
    16a0:	fea42623          	sw	a0,-20(s0)
       status = alt_avalon_i2c_cmd_write(i2c_dev,i2c_dev->master_target_address & 0xff,ALT_AVALON_I2C_NO_RESTART,ALT_AVALON_I2C_NO_STOP);      
    16a4:	fdc42783          	lw	a5,-36(s0)
    16a8:	0247a783          	lw	a5,36(a5)
    16ac:	0ff7f793          	zext.b	a5,a5
    16b0:	00000693          	li	a3,0
    16b4:	00000613          	li	a2,0
    16b8:	00078593          	mv	a1,a5
    16bc:	fdc42503          	lw	a0,-36(s0)
    16c0:	e39ff0ef          	jal	14f8 <alt_avalon_i2c_cmd_write>
    16c4:	fea42623          	sw	a0,-20(s0)
    16c8:	0440006f          	j	170c <alt_avalon_i2c_send_address+0xe4>
    }
    else
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(i2c_dev->master_target_address << 1) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
    16cc:	fdc42783          	lw	a5,-36(s0)
    16d0:	0247a783          	lw	a5,36(a5)
    16d4:	0ff7f793          	zext.b	a5,a5
    16d8:	00179793          	sll	a5,a5,0x1
    16dc:	0ff7f713          	zext.b	a4,a5
    16e0:	fd842783          	lw	a5,-40(s0)
    16e4:	0ff7f793          	zext.b	a5,a5
    16e8:	00f767b3          	or	a5,a4,a5
    16ec:	0ff7f793          	zext.b	a5,a5
    16f0:	fd744703          	lbu	a4,-41(s0)
    16f4:	00000693          	li	a3,0
    16f8:	00070613          	mv	a2,a4
    16fc:	00078593          	mv	a1,a5
    1700:	fdc42503          	lw	a0,-36(s0)
    1704:	df5ff0ef          	jal	14f8 <alt_avalon_i2c_cmd_write>
    1708:	fea42623          	sw	a0,-20(s0)
    }
    
    return status;
    170c:	fec42783          	lw	a5,-20(s0)
}
    1710:	00078513          	mv	a0,a5
    1714:	02c12083          	lw	ra,44(sp)
    1718:	02812403          	lw	s0,40(sp)
    171c:	03010113          	add	sp,sp,48
    1720:	00008067          	ret

00001724 <alt_avalon_i2c_master_target_get>:

/* This function returns the current target address. */
void alt_avalon_i2c_master_target_get(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 * target_addr)
{
    1724:	fe010113          	add	sp,sp,-32
    1728:	00812e23          	sw	s0,28(sp)
    172c:	02010413          	add	s0,sp,32
    1730:	fea42623          	sw	a0,-20(s0)
    1734:	feb42423          	sw	a1,-24(s0)
    *target_addr=i2c_dev->master_target_address;
    1738:	fec42783          	lw	a5,-20(s0)
    173c:	0247a703          	lw	a4,36(a5)
    1740:	fe842783          	lw	a5,-24(s0)
    1744:	00e7a023          	sw	a4,0(a5)
}
    1748:	00000013          	nop
    174c:	01c12403          	lw	s0,28(sp)
    1750:	02010113          	add	sp,sp,32
    1754:	00008067          	ret

00001758 <alt_avalon_i2c_master_target_set>:

/* This function updates the target address for any upcoming I2C bus IO. */
void alt_avalon_i2c_master_target_set(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 target_addr)
{
    1758:	fe010113          	add	sp,sp,-32
    175c:	00812e23          	sw	s0,28(sp)
    1760:	02010413          	add	s0,sp,32
    1764:	fea42623          	sw	a0,-20(s0)
    1768:	feb42423          	sw	a1,-24(s0)
    i2c_dev->master_target_address=target_addr;
    176c:	fec42783          	lw	a5,-20(s0)
    1770:	fe842703          	lw	a4,-24(s0)
    1774:	02e7a223          	sw	a4,36(a5)
}
    1778:	00000013          	nop
    177c:	01c12403          	lw	s0,28(sp)
    1780:	02010113          	add	sp,sp,32
    1784:	00008067          	ret

00001788 <alt_avalon_i2c_check_nack>:

/*if nack detected, status is set to ALT_AVALON_I2C_NACK_ERR*/
void alt_avalon_i2c_check_nack(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{    
    1788:	fd010113          	add	sp,sp,-48
    178c:	02812623          	sw	s0,44(sp)
    1790:	03010413          	add	s0,sp,48
    1794:	fca42e23          	sw	a0,-36(s0)
    1798:	fcb42c23          	sw	a1,-40(s0)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_NACK_DET_MSK)
    179c:	fdc42783          	lw	a5,-36(s0)
    17a0:	00c7a783          	lw	a5,12(a5)
    17a4:	01078793          	add	a5,a5,16
    17a8:	0007a783          	lw	a5,0(a5)
    17ac:	fef42623          	sw	a5,-20(s0)
    17b0:	fec42783          	lw	a5,-20(s0)
    17b4:	0047f793          	and	a5,a5,4
    17b8:	00078863          	beqz	a5,17c8 <alt_avalon_i2c_check_nack+0x40>
    {
      *status=ALT_AVALON_I2C_NACK_ERR;
    17bc:	fd842783          	lw	a5,-40(s0)
    17c0:	ffb00713          	li	a4,-5
    17c4:	00e7a023          	sw	a4,0(a5)
    }
}
    17c8:	00000013          	nop
    17cc:	02c12403          	lw	s0,44(sp)
    17d0:	03010113          	add	sp,sp,48
    17d4:	00008067          	ret

000017d8 <alt_avalon_i2c_check_arblost>:

/*if arb lost is detected, status is set to ALT_AVALON_I2C_ARB_LOST_ERR*/
void alt_avalon_i2c_check_arblost(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{      
    17d8:	fd010113          	add	sp,sp,-48
    17dc:	02812623          	sw	s0,44(sp)
    17e0:	03010413          	add	s0,sp,48
    17e4:	fca42e23          	sw	a0,-36(s0)
    17e8:	fcb42c23          	sw	a1,-40(s0)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ARBLOST_DET_MSK)
    17ec:	fdc42783          	lw	a5,-36(s0)
    17f0:	00c7a783          	lw	a5,12(a5)
    17f4:	01078793          	add	a5,a5,16
    17f8:	0007a783          	lw	a5,0(a5)
    17fc:	fef42623          	sw	a5,-20(s0)
    1800:	fec42783          	lw	a5,-20(s0)
    1804:	0087f793          	and	a5,a5,8
    1808:	00078863          	beqz	a5,1818 <alt_avalon_i2c_check_arblost+0x40>
    {
      *status=ALT_AVALON_I2C_ARB_LOST_ERR;
    180c:	fd842783          	lw	a5,-40(s0)
    1810:	ffa00713          	li	a4,-6
    1814:	00e7a023          	sw	a4,0(a5)
    }
}
    1818:	00000013          	nop
    181c:	02c12403          	lw	s0,44(sp)
    1820:	03010113          	add	sp,sp,48
    1824:	00008067          	ret

00001828 <alt_avalon_i2c_interrupt_transaction_status>:

ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_interrupt_transaction_status(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
    1828:	fc010113          	add	sp,sp,-64
    182c:	02112e23          	sw	ra,60(sp)
    1830:	02812c23          	sw	s0,56(sp)
    1834:	04010413          	add	s0,sp,64
    1838:	fca42623          	sw	a0,-52(s0)
    183c:	0000c7b7          	lui	a5,0xc
    1840:	9787a703          	lw	a4,-1672(a5) # b978 <__stack_chk_guard>
    1844:	fee42623          	sw	a4,-20(s0)
    1848:	00000713          	li	a4,0
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    184c:	fc042c23          	sw	zero,-40(s0)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;
    1850:	fcc42783          	lw	a5,-52(s0)
    1854:	01c7a783          	lw	a5,28(a5)
    1858:	fef42423          	sw	a5,-24(s0)
    alt_u32 timeout=10000 * irq_data->size + 10000;
    185c:	fe842783          	lw	a5,-24(s0)
    1860:	0047a783          	lw	a5,4(a5)
    1864:	00178713          	add	a4,a5,1
    1868:	00070793          	mv	a5,a4
    186c:	00279793          	sll	a5,a5,0x2
    1870:	00e787b3          	add	a5,a5,a4
    1874:	00379793          	sll	a5,a5,0x3
    1878:	40e787b3          	sub	a5,a5,a4
    187c:	00479793          	sll	a5,a5,0x4
    1880:	00e787b3          	add	a5,a5,a4
    1884:	00479793          	sll	a5,a5,0x4
    1888:	fef42223          	sw	a5,-28(s0)
    alt_u32 saveints,temp_bytes_read;
    
    /* save current enabled interrupts */
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&saveints);
    188c:	fdc40793          	add	a5,s0,-36
    1890:	00078593          	mv	a1,a5
    1894:	fcc42503          	lw	a0,-52(s0)
    1898:	7f5000ef          	jal	288c <alt_avalon_i2c_enabled_ints_get>
    
    /* disable the enabled interrupts */
    alt_avalon_i2c_int_disable(i2c_dev,saveints);
    189c:	fdc42783          	lw	a5,-36(s0)
    18a0:	00078593          	mv	a1,a5
    18a4:	fcc42503          	lw	a0,-52(s0)
    18a8:	6b1000ef          	jal	2758 <alt_avalon_i2c_int_disable>
    
    alt_avalon_i2c_check_nack(i2c_dev,&status);
    18ac:	fd840793          	add	a5,s0,-40
    18b0:	00078593          	mv	a1,a5
    18b4:	fcc42503          	lw	a0,-52(s0)
    18b8:	ed1ff0ef          	jal	1788 <alt_avalon_i2c_check_nack>

    if (status!=ALT_AVALON_I2C_SUCCESS)
    18bc:	fd842783          	lw	a5,-40(s0)
    18c0:	08078a63          	beqz	a5,1954 <alt_avalon_i2c_interrupt_transaction_status+0x12c>
    {
      if (irq_data->irq_busy)
    18c4:	fe842783          	lw	a5,-24(s0)
    18c8:	0087a783          	lw	a5,8(a5)
    18cc:	08078063          	beqz	a5,194c <alt_avalon_i2c_interrupt_transaction_status+0x124>
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
    18d0:	03c0006f          	j	190c <alt_avalon_i2c_interrupt_transaction_status+0xe4>
        {
              if (timeout<10) alt_busy_sleep(10000);
    18d4:	fe442703          	lw	a4,-28(s0)
    18d8:	00900793          	li	a5,9
    18dc:	00e7e863          	bltu	a5,a4,18ec <alt_avalon_i2c_interrupt_transaction_status+0xc4>
    18e0:	000027b7          	lui	a5,0x2
    18e4:	71078513          	add	a0,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    18e8:	5b9010ef          	jal	36a0 <alt_busy_sleep>
              if (--timeout == 0)
    18ec:	fe442783          	lw	a5,-28(s0)
    18f0:	fff78793          	add	a5,a5,-1
    18f4:	fef42223          	sw	a5,-28(s0)
    18f8:	fe442783          	lw	a5,-28(s0)
    18fc:	00079863          	bnez	a5,190c <alt_avalon_i2c_interrupt_transaction_status+0xe4>
              {
                 status = ALT_AVALON_I2C_TIMEOUT;
    1900:	ffe00793          	li	a5,-2
    1904:	fcf42c23          	sw	a5,-40(s0)
                 break;
    1908:	0140006f          	j	191c <alt_avalon_i2c_interrupt_transaction_status+0xf4>
        while (alt_avalon_i2c_is_busy(i2c_dev))
    190c:	fcc42503          	lw	a0,-52(s0)
    1910:	a29ff0ef          	jal	1338 <alt_avalon_i2c_is_busy>
    1914:	00050793          	mv	a5,a0
    1918:	fa079ee3          	bnez	a5,18d4 <alt_avalon_i2c_interrupt_transaction_status+0xac>
              }
        }
          
        /*clear any rx entries */
        alt_avalon_i2c_rx_read_available(i2c_dev, irq_data->buffer,0,&temp_bytes_read);
    191c:	fe842783          	lw	a5,-24(s0)
    1920:	0007a783          	lw	a5,0(a5)
    1924:	fe040713          	add	a4,s0,-32
    1928:	00070693          	mv	a3,a4
    192c:	00000613          	li	a2,0
    1930:	00078593          	mv	a1,a5
    1934:	fcc42503          	lw	a0,-52(s0)
    1938:	a4dff0ef          	jal	1384 <alt_avalon_i2c_rx_read_available>
       
        /*disable the ip.  The ip is disabled and enabled for each transaction. */
        alt_avalon_i2c_disable(i2c_dev);
    193c:	fcc42503          	lw	a0,-52(s0)
    1940:	e4cff0ef          	jal	f8c <alt_avalon_i2c_disable>
          
        /*abort the transaction */
        irq_data->irq_busy=0;
    1944:	fe842783          	lw	a5,-24(s0)
    1948:	0007a423          	sw	zero,8(a5)
      }
      
      /*return nack error so transaction can be retried*/
      return status;
    194c:	fd842783          	lw	a5,-40(s0)
    1950:	02c0006f          	j	197c <alt_avalon_i2c_interrupt_transaction_status+0x154>
    }
    
    if (irq_data->irq_busy)
    1954:	fe842783          	lw	a5,-24(s0)
    1958:	0087a783          	lw	a5,8(a5)
    195c:	00078e63          	beqz	a5,1978 <alt_avalon_i2c_interrupt_transaction_status+0x150>
    {
        /*re-enable the interrupts*/
        alt_avalon_i2c_int_enable(i2c_dev,saveints);
    1960:	fdc42783          	lw	a5,-36(s0)
    1964:	00078593          	mv	a1,a5
    1968:	fcc42503          	lw	a0,-52(s0)
    196c:	689000ef          	jal	27f4 <alt_avalon_i2c_int_enable>
        
        /*return transaction still busy*/
        return ALT_AVALON_I2C_BUSY;
    1970:	ff900793          	li	a5,-7
    1974:	0080006f          	j	197c <alt_avalon_i2c_interrupt_transaction_status+0x154>
    }
    
    /*return transaction completed status, ok to do another transaction*/
    return ALT_AVALON_I2C_SUCCESS;
    1978:	00000793          	li	a5,0
}
    197c:	00078713          	mv	a4,a5
    1980:	0000c7b7          	lui	a5,0xc
    1984:	fec42683          	lw	a3,-20(s0)
    1988:	9787a783          	lw	a5,-1672(a5) # b978 <__stack_chk_guard>
    198c:	00f6c7b3          	xor	a5,a3,a5
    1990:	00000693          	li	a3,0
    1994:	00078463          	beqz	a5,199c <alt_avalon_i2c_interrupt_transaction_status+0x174>
    1998:	211030ef          	jal	53a8 <__stack_chk_fail>
    199c:	00070513          	mv	a0,a4
    19a0:	03c12083          	lw	ra,60(sp)
    19a4:	03812403          	lw	s0,56(sp)
    19a8:	04010113          	add	sp,sp,64
    19ac:	00008067          	ret

000019b0 <alt_avalon_i2c_master_tx>:
/*transmit function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_tx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       const alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
    19b0:	fd010113          	add	sp,sp,-48
    19b4:	02112623          	sw	ra,44(sp)
    19b8:	02812423          	sw	s0,40(sp)
    19bc:	03010413          	add	s0,sp,48
    19c0:	fca42e23          	sw	a0,-36(s0)
    19c4:	fcb42c23          	sw	a1,-40(s0)
    19c8:	fcc42a23          	sw	a2,-44(s0)
    19cc:	00068793          	mv	a5,a3
    19d0:	fcf409a3          	sb	a5,-45(s0)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    19d4:	000027b7          	lui	a5,0x2
    19d8:	71078793          	add	a5,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    19dc:	fef42623          	sw	a5,-20(s0)
    
    while (retry--)
    19e0:	0880006f          	j	1a68 <alt_avalon_i2c_master_tx+0xb8>
    {
      if (retry<10) alt_busy_sleep(10000);
    19e4:	fec42703          	lw	a4,-20(s0)
    19e8:	00900793          	li	a5,9
    19ec:	00e7e863          	bltu	a5,a4,19fc <alt_avalon_i2c_master_tx+0x4c>
    19f0:	000027b7          	lui	a5,0x2
    19f4:	71078513          	add	a0,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    19f8:	4a9010ef          	jal	36a0 <alt_busy_sleep>
      if (use_interrupts)
    19fc:	fd344783          	lbu	a5,-45(s0)
    1a00:	02078263          	beqz	a5,1a24 <alt_avalon_i2c_master_tx+0x74>
      {
         status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP); 
    1a04:	00100713          	li	a4,1
    1a08:	00000693          	li	a3,0
    1a0c:	fd442603          	lw	a2,-44(s0)
    1a10:	fd842583          	lw	a1,-40(s0)
    1a14:	fdc42503          	lw	a0,-36(s0)
    1a18:	5b4000ef          	jal	1fcc <alt_avalon_i2c_master_transmit_using_interrupts>
    1a1c:	fea42423          	sw	a0,-24(s0)
    1a20:	0200006f          	j	1a40 <alt_avalon_i2c_master_tx+0x90>
      }
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
    1a24:	00100713          	li	a4,1
    1a28:	00000693          	li	a3,0
    1a2c:	fd442603          	lw	a2,-44(s0)
    1a30:	fd842583          	lw	a1,-40(s0)
    1a34:	fdc42503          	lw	a0,-36(s0)
    1a38:	37c000ef          	jal	1db4 <alt_avalon_i2c_master_transmit>
    1a3c:	fea42423          	sw	a0,-24(s0)
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    1a40:	fe842703          	lw	a4,-24(s0)
    1a44:	ffa00793          	li	a5,-6
    1a48:	00f70e63          	beq	a4,a5,1a64 <alt_avalon_i2c_master_tx+0xb4>
    1a4c:	fe842703          	lw	a4,-24(s0)
    1a50:	ffb00793          	li	a5,-5
    1a54:	00f70863          	beq	a4,a5,1a64 <alt_avalon_i2c_master_tx+0xb4>
    1a58:	fe842703          	lw	a4,-24(s0)
    1a5c:	ff900793          	li	a5,-7
    1a60:	00f71e63          	bne	a4,a5,1a7c <alt_avalon_i2c_master_tx+0xcc>
    1a64:	00000013          	nop
    while (retry--)
    1a68:	fec42783          	lw	a5,-20(s0)
    1a6c:	fff78713          	add	a4,a5,-1
    1a70:	fee42623          	sw	a4,-20(s0)
    1a74:	f60798e3          	bnez	a5,19e4 <alt_avalon_i2c_master_tx+0x34>
    1a78:	0080006f          	j	1a80 <alt_avalon_i2c_master_tx+0xd0>
      break;
    1a7c:	00000013          	nop
    }

    return status;
    1a80:	fe842783          	lw	a5,-24(s0)
}        
    1a84:	00078513          	mv	a0,a5
    1a88:	02c12083          	lw	ra,44(sp)
    1a8c:	02812403          	lw	s0,40(sp)
    1a90:	03010113          	add	sp,sp,48
    1a94:	00008067          	ret

00001a98 <alt_avalon_i2c_master_rx>:
/*receive function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_rx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
    1a98:	fd010113          	add	sp,sp,-48
    1a9c:	02112623          	sw	ra,44(sp)
    1aa0:	02812423          	sw	s0,40(sp)
    1aa4:	03010413          	add	s0,sp,48
    1aa8:	fca42e23          	sw	a0,-36(s0)
    1aac:	fcb42c23          	sw	a1,-40(s0)
    1ab0:	fcc42a23          	sw	a2,-44(s0)
    1ab4:	00068793          	mv	a5,a3
    1ab8:	fcf409a3          	sb	a5,-45(s0)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    1abc:	000027b7          	lui	a5,0x2
    1ac0:	71078793          	add	a5,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    1ac4:	fef42623          	sw	a5,-20(s0)
    
    if (use_interrupts) 
    1ac8:	fd344783          	lbu	a5,-45(s0)
    1acc:	0c078a63          	beqz	a5,1ba0 <alt_avalon_i2c_master_rx+0x108>
    {
      while (retry--) 
    1ad0:	0600006f          	j	1b30 <alt_avalon_i2c_master_rx+0x98>
      {
        if (retry<10) alt_busy_sleep(10000);      
    1ad4:	fec42703          	lw	a4,-20(s0)
    1ad8:	00900793          	li	a5,9
    1adc:	00e7e863          	bltu	a5,a4,1aec <alt_avalon_i2c_master_rx+0x54>
    1ae0:	000027b7          	lui	a5,0x2
    1ae4:	71078513          	add	a0,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    1ae8:	3b9010ef          	jal	36a0 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
    1aec:	00100713          	li	a4,1
    1af0:	00000693          	li	a3,0
    1af4:	fd442603          	lw	a2,-44(s0)
    1af8:	fd842583          	lw	a1,-40(s0)
    1afc:	fdc42503          	lw	a0,-36(s0)
    1b00:	165000ef          	jal	2464 <alt_avalon_i2c_master_receive_using_interrupts>
    1b04:	fea42423          	sw	a0,-24(s0)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    1b08:	fe842703          	lw	a4,-24(s0)
    1b0c:	ffa00793          	li	a5,-6
    1b10:	00f70e63          	beq	a4,a5,1b2c <alt_avalon_i2c_master_rx+0x94>
    1b14:	fe842703          	lw	a4,-24(s0)
    1b18:	ffb00793          	li	a5,-5
    1b1c:	00f70863          	beq	a4,a5,1b2c <alt_avalon_i2c_master_rx+0x94>
    1b20:	fe842703          	lw	a4,-24(s0)
    1b24:	ff900793          	li	a5,-7
    1b28:	08f71663          	bne	a4,a5,1bb4 <alt_avalon_i2c_master_rx+0x11c>
    1b2c:	00000013          	nop
      while (retry--) 
    1b30:	fec42783          	lw	a5,-20(s0)
    1b34:	fff78713          	add	a4,a5,-1
    1b38:	fee42623          	sw	a4,-20(s0)
    1b3c:	f8079ce3          	bnez	a5,1ad4 <alt_avalon_i2c_master_rx+0x3c>
    1b40:	0800006f          	j	1bc0 <alt_avalon_i2c_master_rx+0x128>
    }
    else
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
    1b44:	fec42703          	lw	a4,-20(s0)
    1b48:	00900793          	li	a5,9
    1b4c:	00e7e863          	bltu	a5,a4,1b5c <alt_avalon_i2c_master_rx+0xc4>
    1b50:	000027b7          	lui	a5,0x2
    1b54:	71078513          	add	a0,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    1b58:	349010ef          	jal	36a0 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
    1b5c:	00100713          	li	a4,1
    1b60:	00000693          	li	a3,0
    1b64:	fd442603          	lw	a2,-44(s0)
    1b68:	fd842583          	lw	a1,-40(s0)
    1b6c:	fdc42503          	lw	a0,-36(s0)
    1b70:	680000ef          	jal	21f0 <alt_avalon_i2c_master_receive>
    1b74:	fea42423          	sw	a0,-24(s0)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    1b78:	fe842703          	lw	a4,-24(s0)
    1b7c:	ffa00793          	li	a5,-6
    1b80:	00f70e63          	beq	a4,a5,1b9c <alt_avalon_i2c_master_rx+0x104>
    1b84:	fe842703          	lw	a4,-24(s0)
    1b88:	ffb00793          	li	a5,-5
    1b8c:	00f70863          	beq	a4,a5,1b9c <alt_avalon_i2c_master_rx+0x104>
    1b90:	fe842703          	lw	a4,-24(s0)
    1b94:	ff900793          	li	a5,-7
    1b98:	02f71263          	bne	a4,a5,1bbc <alt_avalon_i2c_master_rx+0x124>
    1b9c:	00000013          	nop
      while (retry--) 
    1ba0:	fec42783          	lw	a5,-20(s0)
    1ba4:	fff78713          	add	a4,a5,-1
    1ba8:	fee42623          	sw	a4,-20(s0)
    1bac:	f8079ce3          	bnez	a5,1b44 <alt_avalon_i2c_master_rx+0xac>
    1bb0:	0100006f          	j	1bc0 <alt_avalon_i2c_master_rx+0x128>
        break;
    1bb4:	00000013          	nop
    1bb8:	0080006f          	j	1bc0 <alt_avalon_i2c_master_rx+0x128>
        break;
    1bbc:	00000013          	nop
      }
    }
    
    return status;
    1bc0:	fe842783          	lw	a5,-24(s0)
}        
    1bc4:	00078513          	mv	a0,a5
    1bc8:	02c12083          	lw	ra,44(sp)
    1bcc:	02812403          	lw	s0,40(sp)
    1bd0:	03010113          	add	sp,sp,48
    1bd4:	00008067          	ret

00001bd8 <alt_avalon_i2c_master_tx_rx>:
                                       const alt_u8 * txbuffer,
                                       const alt_u32 txsize,
                                       alt_u8 * rxbuffer,
                                       const alt_u32 rxsize,
                                       const alt_u8 use_interrupts)                                       
{
    1bd8:	fc010113          	add	sp,sp,-64
    1bdc:	02112e23          	sw	ra,60(sp)
    1be0:	02812c23          	sw	s0,56(sp)
    1be4:	04010413          	add	s0,sp,64
    1be8:	fca42e23          	sw	a0,-36(s0)
    1bec:	fcb42c23          	sw	a1,-40(s0)
    1bf0:	fcc42a23          	sw	a2,-44(s0)
    1bf4:	fcd42823          	sw	a3,-48(s0)
    1bf8:	fce42623          	sw	a4,-52(s0)
    1bfc:	fcf405a3          	sb	a5,-53(s0)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    1c00:	000027b7          	lui	a5,0x2
    1c04:	71078793          	add	a5,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    1c08:	fef42623          	sw	a5,-20(s0)
    
    if (use_interrupts)
    1c0c:	fcb44783          	lbu	a5,-53(s0)
    1c10:	16078663          	beqz	a5,1d7c <alt_avalon_i2c_master_tx_rx+0x1a4>
    {
      while (retry--) 
    1c14:	0ac0006f          	j	1cc0 <alt_avalon_i2c_master_tx_rx+0xe8>
      {
        if (retry<10) alt_busy_sleep(10000);      
    1c18:	fec42703          	lw	a4,-20(s0)
    1c1c:	00900793          	li	a5,9
    1c20:	00e7e863          	bltu	a5,a4,1c30 <alt_avalon_i2c_master_tx_rx+0x58>
    1c24:	000027b7          	lui	a5,0x2
    1c28:	71078513          	add	a0,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    1c2c:	275010ef          	jal	36a0 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
    1c30:	00000713          	li	a4,0
    1c34:	00000693          	li	a3,0
    1c38:	fd442603          	lw	a2,-44(s0)
    1c3c:	fd842583          	lw	a1,-40(s0)
    1c40:	fdc42503          	lw	a0,-36(s0)
    1c44:	388000ef          	jal	1fcc <alt_avalon_i2c_master_transmit_using_interrupts>
    1c48:	fea42423          	sw	a0,-24(s0)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    1c4c:	fe842703          	lw	a4,-24(s0)
    1c50:	ffa00793          	li	a5,-6
    1c54:	06f70063          	beq	a4,a5,1cb4 <alt_avalon_i2c_master_tx_rx+0xdc>
    1c58:	fe842703          	lw	a4,-24(s0)
    1c5c:	ffb00793          	li	a5,-5
    1c60:	04f70a63          	beq	a4,a5,1cb4 <alt_avalon_i2c_master_tx_rx+0xdc>
    1c64:	fe842703          	lw	a4,-24(s0)
    1c68:	ff900793          	li	a5,-7
    1c6c:	04f70463          	beq	a4,a5,1cb4 <alt_avalon_i2c_master_tx_rx+0xdc>
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
    1c70:	00100713          	li	a4,1
    1c74:	00100693          	li	a3,1
    1c78:	fcc42603          	lw	a2,-52(s0)
    1c7c:	fd042583          	lw	a1,-48(s0)
    1c80:	fdc42503          	lw	a0,-36(s0)
    1c84:	7e0000ef          	jal	2464 <alt_avalon_i2c_master_receive_using_interrupts>
    1c88:	fea42423          	sw	a0,-24(s0)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    1c8c:	fe842703          	lw	a4,-24(s0)
    1c90:	ffa00793          	li	a5,-6
    1c94:	02f70463          	beq	a4,a5,1cbc <alt_avalon_i2c_master_tx_rx+0xe4>
    1c98:	fe842703          	lw	a4,-24(s0)
    1c9c:	ffb00793          	li	a5,-5
    1ca0:	00f70e63          	beq	a4,a5,1cbc <alt_avalon_i2c_master_tx_rx+0xe4>
    1ca4:	fe842703          	lw	a4,-24(s0)
    1ca8:	ff900793          	li	a5,-7
    1cac:	0ef71263          	bne	a4,a5,1d90 <alt_avalon_i2c_master_tx_rx+0x1b8>
    1cb0:	00c0006f          	j	1cbc <alt_avalon_i2c_master_tx_rx+0xe4>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    1cb4:	00000013          	nop
    1cb8:	0080006f          	j	1cc0 <alt_avalon_i2c_master_tx_rx+0xe8>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    1cbc:	00000013          	nop
      while (retry--) 
    1cc0:	fec42783          	lw	a5,-20(s0)
    1cc4:	fff78713          	add	a4,a5,-1
    1cc8:	fee42623          	sw	a4,-20(s0)
    1ccc:	f40796e3          	bnez	a5,1c18 <alt_avalon_i2c_master_tx_rx+0x40>
    1cd0:	0cc0006f          	j	1d9c <alt_avalon_i2c_master_tx_rx+0x1c4>
    }
    else 
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
    1cd4:	fec42703          	lw	a4,-20(s0)
    1cd8:	00900793          	li	a5,9
    1cdc:	00e7e863          	bltu	a5,a4,1cec <alt_avalon_i2c_master_tx_rx+0x114>
    1ce0:	000027b7          	lui	a5,0x2
    1ce4:	71078513          	add	a0,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    1ce8:	1b9010ef          	jal	36a0 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
    1cec:	00000713          	li	a4,0
    1cf0:	00000693          	li	a3,0
    1cf4:	fd442603          	lw	a2,-44(s0)
    1cf8:	fd842583          	lw	a1,-40(s0)
    1cfc:	fdc42503          	lw	a0,-36(s0)
    1d00:	0b4000ef          	jal	1db4 <alt_avalon_i2c_master_transmit>
    1d04:	fea42423          	sw	a0,-24(s0)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    1d08:	fe842703          	lw	a4,-24(s0)
    1d0c:	ffa00793          	li	a5,-6
    1d10:	06f70063          	beq	a4,a5,1d70 <alt_avalon_i2c_master_tx_rx+0x198>
    1d14:	fe842703          	lw	a4,-24(s0)
    1d18:	ffb00793          	li	a5,-5
    1d1c:	04f70a63          	beq	a4,a5,1d70 <alt_avalon_i2c_master_tx_rx+0x198>
    1d20:	fe842703          	lw	a4,-24(s0)
    1d24:	ff900793          	li	a5,-7
    1d28:	04f70463          	beq	a4,a5,1d70 <alt_avalon_i2c_master_tx_rx+0x198>

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
    1d2c:	00100713          	li	a4,1
    1d30:	00100693          	li	a3,1
    1d34:	fcc42603          	lw	a2,-52(s0)
    1d38:	fd042583          	lw	a1,-48(s0)
    1d3c:	fdc42503          	lw	a0,-36(s0)
    1d40:	4b0000ef          	jal	21f0 <alt_avalon_i2c_master_receive>
    1d44:	fea42423          	sw	a0,-24(s0)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    1d48:	fe842703          	lw	a4,-24(s0)
    1d4c:	ffa00793          	li	a5,-6
    1d50:	02f70463          	beq	a4,a5,1d78 <alt_avalon_i2c_master_tx_rx+0x1a0>
    1d54:	fe842703          	lw	a4,-24(s0)
    1d58:	ffb00793          	li	a5,-5
    1d5c:	00f70e63          	beq	a4,a5,1d78 <alt_avalon_i2c_master_tx_rx+0x1a0>
    1d60:	fe842703          	lw	a4,-24(s0)
    1d64:	ff900793          	li	a5,-7
    1d68:	02f71863          	bne	a4,a5,1d98 <alt_avalon_i2c_master_tx_rx+0x1c0>
    1d6c:	00c0006f          	j	1d78 <alt_avalon_i2c_master_tx_rx+0x1a0>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    1d70:	00000013          	nop
    1d74:	0080006f          	j	1d7c <alt_avalon_i2c_master_tx_rx+0x1a4>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
    1d78:	00000013          	nop
      while (retry--) 
    1d7c:	fec42783          	lw	a5,-20(s0)
    1d80:	fff78713          	add	a4,a5,-1
    1d84:	fee42623          	sw	a4,-20(s0)
    1d88:	f40796e3          	bnez	a5,1cd4 <alt_avalon_i2c_master_tx_rx+0xfc>
    1d8c:	0100006f          	j	1d9c <alt_avalon_i2c_master_tx_rx+0x1c4>
        break;
    1d90:	00000013          	nop
    1d94:	0080006f          	j	1d9c <alt_avalon_i2c_master_tx_rx+0x1c4>
  
        break;
    1d98:	00000013          	nop
      }
    }
    
    return status;
    1d9c:	fe842783          	lw	a5,-24(s0)
}                                       
    1da0:	00078513          	mv	a0,a5
    1da4:	03c12083          	lw	ra,60(sp)
    1da8:	03812403          	lw	s0,56(sp)
    1dac:	04010113          	add	sp,sp,64
    1db0:	00008067          	ret

00001db4 <alt_avalon_i2c_master_transmit>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
    1db4:	fd010113          	add	sp,sp,-48
    1db8:	02112623          	sw	ra,44(sp)
    1dbc:	02812423          	sw	s0,40(sp)
    1dc0:	03010413          	add	s0,sp,48
    1dc4:	fca42e23          	sw	a0,-36(s0)
    1dc8:	fcb42c23          	sw	a1,-40(s0)
    1dcc:	fcc42a23          	sw	a2,-44(s0)
    1dd0:	00068793          	mv	a5,a3
    1dd4:	fcf409a3          	sb	a5,-45(s0)
    1dd8:	00070793          	mv	a5,a4
    1ddc:	fcf40923          	sb	a5,-46(s0)
    1de0:	0000c7b7          	lui	a5,0xc
    1de4:	9787a703          	lw	a4,-1672(a5) # b978 <__stack_chk_guard>
    1de8:	fee42623          	sw	a4,-20(s0)
    1dec:	00000713          	li	a4,0
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    1df0:	fe042223          	sw	zero,-28(s0)
    alt_u32 timeout=size * 10000;
    1df4:	fd442703          	lw	a4,-44(s0)
    1df8:	00070793          	mv	a5,a4
    1dfc:	00279793          	sll	a5,a5,0x2
    1e00:	00e787b3          	add	a5,a5,a4
    1e04:	00379793          	sll	a5,a5,0x3
    1e08:	40e787b3          	sub	a5,a5,a4
    1e0c:	00479793          	sll	a5,a5,0x4
    1e10:	00e787b3          	add	a5,a5,a4
    1e14:	00479793          	sll	a5,a5,0x4
    1e18:	fef42423          	sw	a5,-24(s0)
    
    if (size==0)
    1e1c:	fd442783          	lw	a5,-44(s0)
    1e20:	00079663          	bnez	a5,1e2c <alt_avalon_i2c_master_transmit+0x78>
    {
      return ALT_AVALON_I2C_SUCCESS;
    1e24:	00000793          	li	a5,0
    1e28:	1700006f          	j	1f98 <alt_avalon_i2c_master_transmit+0x1e4>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
    1e2c:	fd344783          	lbu	a5,-45(s0)
    1e30:	02079863          	bnez	a5,1e60 <alt_avalon_i2c_master_transmit+0xac>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
    1e34:	fdc42503          	lw	a0,-36(s0)
    1e38:	8a4ff0ef          	jal	edc <alt_avalon_i2c_enable>
    1e3c:	00050793          	mv	a5,a0
    1e40:	fef42223          	sw	a5,-28(s0)
      if (status != ALT_AVALON_I2C_SUCCESS)
    1e44:	fe442783          	lw	a5,-28(s0)
    1e48:	00078663          	beqz	a5,1e54 <alt_avalon_i2c_master_transmit+0xa0>
      {
        return status;
    1e4c:	fe442783          	lw	a5,-28(s0)
    1e50:	1480006f          	j	1f98 <alt_avalon_i2c_master_transmit+0x1e4>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
    1e54:	01c00593          	li	a1,28
    1e58:	fdc42503          	lw	a0,-36(s0)
    1e5c:	0bd000ef          	jal	2718 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
    1e60:	fd344783          	lbu	a5,-45(s0)
    1e64:	00078613          	mv	a2,a5
    1e68:	00000593          	li	a1,0
    1e6c:	fdc42503          	lw	a0,-36(s0)
    1e70:	fb8ff0ef          	jal	1628 <alt_avalon_i2c_send_address>
    1e74:	00050793          	mv	a5,a0
    1e78:	fef42223          	sw	a5,-28(s0)
      
    if (status == ALT_AVALON_I2C_SUCCESS)
    1e7c:	fe442783          	lw	a5,-28(s0)
    1e80:	0a079063          	bnez	a5,1f20 <alt_avalon_i2c_master_transmit+0x16c>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
    1e84:	0400006f          	j	1ec4 <alt_avalon_i2c_master_transmit+0x110>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
    1e88:	fd842783          	lw	a5,-40(s0)
    1e8c:	0007c783          	lbu	a5,0(a5)
    1e90:	00000693          	li	a3,0
    1e94:	00000613          	li	a2,0
    1e98:	00078593          	mv	a1,a5
    1e9c:	fdc42503          	lw	a0,-36(s0)
    1ea0:	e58ff0ef          	jal	14f8 <alt_avalon_i2c_cmd_write>
    1ea4:	00050793          	mv	a5,a0
    1ea8:	fef42223          	sw	a5,-28(s0)
            
            ++buffer;
    1eac:	fd842783          	lw	a5,-40(s0)
    1eb0:	00178793          	add	a5,a5,1
    1eb4:	fcf42c23          	sw	a5,-40(s0)
            --size;
    1eb8:	fd442783          	lw	a5,-44(s0)
    1ebc:	fff78793          	add	a5,a5,-1
    1ec0:	fcf42a23          	sw	a5,-44(s0)
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
    1ec4:	fd442703          	lw	a4,-44(s0)
    1ec8:	00100793          	li	a5,1
    1ecc:	00e7f663          	bgeu	a5,a4,1ed8 <alt_avalon_i2c_master_transmit+0x124>
    1ed0:	fe442783          	lw	a5,-28(s0)
    1ed4:	fa078ae3          	beqz	a5,1e88 <alt_avalon_i2c_master_transmit+0xd4>
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
    1ed8:	fe442783          	lw	a5,-28(s0)
    1edc:	04079263          	bnez	a5,1f20 <alt_avalon_i2c_master_transmit+0x16c>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
    1ee0:	fd842783          	lw	a5,-40(s0)
    1ee4:	0007c783          	lbu	a5,0(a5)
    1ee8:	fd244703          	lbu	a4,-46(s0)
    1eec:	00070693          	mv	a3,a4
    1ef0:	00000613          	li	a2,0
    1ef4:	00078593          	mv	a1,a5
    1ef8:	fdc42503          	lw	a0,-36(s0)
    1efc:	dfcff0ef          	jal	14f8 <alt_avalon_i2c_cmd_write>
    1f00:	00050793          	mv	a5,a0
    1f04:	fef42223          	sw	a5,-28(s0)

            ++buffer;
    1f08:	fd842783          	lw	a5,-40(s0)
    1f0c:	00178793          	add	a5,a5,1
    1f10:	fcf42c23          	sw	a5,-40(s0)
            --size;
    1f14:	fd442783          	lw	a5,-44(s0)
    1f18:	fff78793          	add	a5,a5,-1
    1f1c:	fcf42a23          	sw	a5,-44(s0)
        }
    }
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    1f20:	fd244783          	lbu	a5,-46(s0)
    1f24:	04079463          	bnez	a5,1f6c <alt_avalon_i2c_master_transmit+0x1b8>
    1f28:	fe442783          	lw	a5,-28(s0)
    1f2c:	06078463          	beqz	a5,1f94 <alt_avalon_i2c_master_transmit+0x1e0>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
    1f30:	03c0006f          	j	1f6c <alt_avalon_i2c_master_transmit+0x1b8>
        {
            if (timeout<10) alt_busy_sleep(10000);
    1f34:	fe842703          	lw	a4,-24(s0)
    1f38:	00900793          	li	a5,9
    1f3c:	00e7e863          	bltu	a5,a4,1f4c <alt_avalon_i2c_master_transmit+0x198>
    1f40:	000027b7          	lui	a5,0x2
    1f44:	71078513          	add	a0,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    1f48:	758010ef          	jal	36a0 <alt_busy_sleep>
            if (--timeout == 0)
    1f4c:	fe842783          	lw	a5,-24(s0)
    1f50:	fff78793          	add	a5,a5,-1
    1f54:	fef42423          	sw	a5,-24(s0)
    1f58:	fe842783          	lw	a5,-24(s0)
    1f5c:	00079863          	bnez	a5,1f6c <alt_avalon_i2c_master_transmit+0x1b8>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
    1f60:	ffe00793          	li	a5,-2
    1f64:	fef42223          	sw	a5,-28(s0)
               break;
    1f68:	0140006f          	j	1f7c <alt_avalon_i2c_master_transmit+0x1c8>
        while (alt_avalon_i2c_is_busy(i2c_dev))
    1f6c:	fdc42503          	lw	a0,-36(s0)
    1f70:	bc8ff0ef          	jal	1338 <alt_avalon_i2c_is_busy>
    1f74:	00050793          	mv	a5,a0
    1f78:	fa079ee3          	bnez	a5,1f34 <alt_avalon_i2c_master_transmit+0x180>
            }
        }
     
        /*check for a nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);
    1f7c:	fe440793          	add	a5,s0,-28
    1f80:	00078593          	mv	a1,a5
    1f84:	fdc42503          	lw	a0,-36(s0)
    1f88:	801ff0ef          	jal	1788 <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
    1f8c:	fdc42503          	lw	a0,-36(s0)
    1f90:	ffdfe0ef          	jal	f8c <alt_avalon_i2c_disable>
    }


    return status;
    1f94:	fe442783          	lw	a5,-28(s0)
}
    1f98:	00078713          	mv	a4,a5
    1f9c:	0000c7b7          	lui	a5,0xc
    1fa0:	fec42683          	lw	a3,-20(s0)
    1fa4:	9787a783          	lw	a5,-1672(a5) # b978 <__stack_chk_guard>
    1fa8:	00f6c7b3          	xor	a5,a3,a5
    1fac:	00000693          	li	a3,0
    1fb0:	00078463          	beqz	a5,1fb8 <alt_avalon_i2c_master_transmit+0x204>
    1fb4:	3f4030ef          	jal	53a8 <__stack_chk_fail>
    1fb8:	00070513          	mv	a0,a4
    1fbc:	02c12083          	lw	ra,44(sp)
    1fc0:	02812403          	lw	s0,40(sp)
    1fc4:	03010113          	add	sp,sp,48
    1fc8:	00008067          	ret

00001fcc <alt_avalon_i2c_master_transmit_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
    1fcc:	fd010113          	add	sp,sp,-48
    1fd0:	02112623          	sw	ra,44(sp)
    1fd4:	02812423          	sw	s0,40(sp)
    1fd8:	03010413          	add	s0,sp,48
    1fdc:	fca42e23          	sw	a0,-36(s0)
    1fe0:	fcb42c23          	sw	a1,-40(s0)
    1fe4:	fcc42a23          	sw	a2,-44(s0)
    1fe8:	00068793          	mv	a5,a3
    1fec:	fcf409a3          	sb	a5,-45(s0)
    1ff0:	00070793          	mv	a5,a4
    1ff4:	fcf40923          	sb	a5,-46(s0)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    1ff8:	fe042223          	sw	zero,-28(s0)
    alt_u32 timeout=size*10000;
    1ffc:	fd442703          	lw	a4,-44(s0)
    2000:	00070793          	mv	a5,a4
    2004:	00279793          	sll	a5,a5,0x2
    2008:	00e787b3          	add	a5,a5,a4
    200c:	00379793          	sll	a5,a5,0x3
    2010:	40e787b3          	sub	a5,a5,a4
    2014:	00479793          	sll	a5,a5,0x4
    2018:	00e787b3          	add	a5,a5,a4
    201c:	00479793          	sll	a5,a5,0x4
    2020:	fef42423          	sw	a5,-24(s0)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
    2024:	fdc42783          	lw	a5,-36(s0)
    2028:	01c7a783          	lw	a5,28(a5)
    202c:	fef42623          	sw	a5,-20(s0)
    
    if (size==0)
    2030:	fd442783          	lw	a5,-44(s0)
    2034:	00079663          	bnez	a5,2040 <alt_avalon_i2c_master_transmit_using_interrupts+0x74>
    {
      return ALT_AVALON_I2C_SUCCESS;
    2038:	00000793          	li	a5,0
    203c:	1a00006f          	j	21dc <alt_avalon_i2c_master_transmit_using_interrupts+0x210>
    }
    
    /*IS the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
    2040:	fdc42783          	lw	a5,-36(s0)
    2044:	0187a703          	lw	a4,24(a5)
    2048:	000017b7          	lui	a5,0x1
    204c:	b2078793          	add	a5,a5,-1248 # b20 <optional_irq_callback>
    2050:	00f70663          	beq	a4,a5,205c <alt_avalon_i2c_master_transmit_using_interrupts+0x90>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
    2054:	ffd00793          	li	a5,-3
    2058:	1840006f          	j	21dc <alt_avalon_i2c_master_transmit_using_interrupts+0x210>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
    205c:	fd344783          	lbu	a5,-45(s0)
    2060:	02079663          	bnez	a5,208c <alt_avalon_i2c_master_transmit_using_interrupts+0xc0>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
    2064:	fdc42503          	lw	a0,-36(s0)
    2068:	e75fe0ef          	jal	edc <alt_avalon_i2c_enable>
    206c:	fea42223          	sw	a0,-28(s0)
      if (status != ALT_AVALON_I2C_SUCCESS)
    2070:	fe442783          	lw	a5,-28(s0)
    2074:	00078663          	beqz	a5,2080 <alt_avalon_i2c_master_transmit_using_interrupts+0xb4>
      {
        return status;
    2078:	fe442783          	lw	a5,-28(s0)
    207c:	1600006f          	j	21dc <alt_avalon_i2c_master_transmit_using_interrupts+0x210>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
    2080:	01c00593          	li	a1,28
    2084:	fdc42503          	lw	a0,-36(s0)
    2088:	690000ef          	jal	2718 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
    208c:	fd344783          	lbu	a5,-45(s0)
    2090:	00078613          	mv	a2,a5
    2094:	00000593          	li	a1,0
    2098:	fdc42503          	lw	a0,-36(s0)
    209c:	d8cff0ef          	jal	1628 <alt_avalon_i2c_send_address>
    20a0:	fea42223          	sw	a0,-28(s0)
        
    if (status == ALT_AVALON_I2C_SUCCESS)
    20a4:	fe442783          	lw	a5,-28(s0)
    20a8:	08079c63          	bnez	a5,2140 <alt_avalon_i2c_master_transmit_using_interrupts+0x174>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
    20ac:	03c0006f          	j	20e8 <alt_avalon_i2c_master_transmit_using_interrupts+0x11c>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
    20b0:	fd842783          	lw	a5,-40(s0)
    20b4:	0007c783          	lbu	a5,0(a5)
    20b8:	00000693          	li	a3,0
    20bc:	00000613          	li	a2,0
    20c0:	00078593          	mv	a1,a5
    20c4:	fdc42503          	lw	a0,-36(s0)
    20c8:	c30ff0ef          	jal	14f8 <alt_avalon_i2c_cmd_write>
    20cc:	fea42223          	sw	a0,-28(s0)
            
            ++buffer;
    20d0:	fd842783          	lw	a5,-40(s0)
    20d4:	00178793          	add	a5,a5,1
    20d8:	fcf42c23          	sw	a5,-40(s0)
            --size;
    20dc:	fd442783          	lw	a5,-44(s0)
    20e0:	fff78793          	add	a5,a5,-1
    20e4:	fcf42a23          	sw	a5,-44(s0)
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
    20e8:	fd442703          	lw	a4,-44(s0)
    20ec:	00100793          	li	a5,1
    20f0:	00e7f663          	bgeu	a5,a4,20fc <alt_avalon_i2c_master_transmit_using_interrupts+0x130>
    20f4:	fe442783          	lw	a5,-28(s0)
    20f8:	fa078ce3          	beqz	a5,20b0 <alt_avalon_i2c_master_transmit_using_interrupts+0xe4>
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
    20fc:	fe442783          	lw	a5,-28(s0)
    2100:	04079063          	bnez	a5,2140 <alt_avalon_i2c_master_transmit_using_interrupts+0x174>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
    2104:	fd842783          	lw	a5,-40(s0)
    2108:	0007c783          	lbu	a5,0(a5)
    210c:	fd244703          	lbu	a4,-46(s0)
    2110:	00070693          	mv	a3,a4
    2114:	00000613          	li	a2,0
    2118:	00078593          	mv	a1,a5
    211c:	fdc42503          	lw	a0,-36(s0)
    2120:	bd8ff0ef          	jal	14f8 <alt_avalon_i2c_cmd_write>
    2124:	fea42223          	sw	a0,-28(s0)

            ++buffer;
    2128:	fd842783          	lw	a5,-40(s0)
    212c:	00178793          	add	a5,a5,1
    2130:	fcf42c23          	sw	a5,-40(s0)
            --size;
    2134:	fd442783          	lw	a5,-44(s0)
    2138:	fff78793          	add	a5,a5,-1
    213c:	fcf42a23          	sw	a5,-44(s0)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    2140:	fe442783          	lw	a5,-28(s0)
    2144:	04078e63          	beqz	a5,21a0 <alt_avalon_i2c_master_transmit_using_interrupts+0x1d4>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
    2148:	03c0006f          	j	2184 <alt_avalon_i2c_master_transmit_using_interrupts+0x1b8>
        {
            if (timeout<10) alt_busy_sleep(10000);        
    214c:	fe842703          	lw	a4,-24(s0)
    2150:	00900793          	li	a5,9
    2154:	00e7e863          	bltu	a5,a4,2164 <alt_avalon_i2c_master_transmit_using_interrupts+0x198>
    2158:	000027b7          	lui	a5,0x2
    215c:	71078513          	add	a0,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    2160:	540010ef          	jal	36a0 <alt_busy_sleep>
            if (--timeout == 0)
    2164:	fe842783          	lw	a5,-24(s0)
    2168:	fff78793          	add	a5,a5,-1
    216c:	fef42423          	sw	a5,-24(s0)
    2170:	fe842783          	lw	a5,-24(s0)
    2174:	00079863          	bnez	a5,2184 <alt_avalon_i2c_master_transmit_using_interrupts+0x1b8>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
    2178:	ffe00793          	li	a5,-2
    217c:	fef42223          	sw	a5,-28(s0)
               break;
    2180:	0140006f          	j	2194 <alt_avalon_i2c_master_transmit_using_interrupts+0x1c8>
        while (alt_avalon_i2c_is_busy(i2c_dev))
    2184:	fdc42503          	lw	a0,-36(s0)
    2188:	9b0ff0ef          	jal	1338 <alt_avalon_i2c_is_busy>
    218c:	00050793          	mv	a5,a0
    2190:	fa079ee3          	bnez	a5,214c <alt_avalon_i2c_master_transmit_using_interrupts+0x180>
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
    2194:	fdc42503          	lw	a0,-36(s0)
    2198:	df5fe0ef          	jal	f8c <alt_avalon_i2c_disable>
    219c:	03c0006f          	j	21d8 <alt_avalon_i2c_master_transmit_using_interrupts+0x20c>
    }
    else
    {
       if (issue_stop)
    21a0:	fd244783          	lbu	a5,-46(s0)
    21a4:	02078a63          	beqz	a5,21d8 <alt_avalon_i2c_master_transmit_using_interrupts+0x20c>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
    21a8:	01c00593          	li	a1,28
    21ac:	fdc42503          	lw	a0,-36(s0)
    21b0:	568000ef          	jal	2718 <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_tfr_cmd_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_TFR_CMD_FIFO_EMPTY);
    21b4:	00000593          	li	a1,0
    21b8:	fdc42503          	lw	a0,-36(s0)
    21bc:	019000ef          	jal	29d4 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
         /* set the interrupt transaction busy bit */
         irq_data->irq_busy=1;
    21c0:	fec42783          	lw	a5,-20(s0)
    21c4:	00100713          	li	a4,1
    21c8:	00e7a423          	sw	a4,8(a5)
         /* enable the TX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_TX_READY_EN_MSK);
    21cc:	00100593          	li	a1,1
    21d0:	fdc42503          	lw	a0,-36(s0)
    21d4:	620000ef          	jal	27f4 <alt_avalon_i2c_int_enable>
       }
    }
    
    return status;
    21d8:	fe442783          	lw	a5,-28(s0)
}
    21dc:	00078513          	mv	a0,a5
    21e0:	02c12083          	lw	ra,44(sp)
    21e4:	02812403          	lw	s0,40(sp)
    21e8:	03010113          	add	sp,sp,48
    21ec:	00008067          	ret

000021f0 <alt_avalon_i2c_master_receive>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
    21f0:	fc010113          	add	sp,sp,-64
    21f4:	02112e23          	sw	ra,60(sp)
    21f8:	02812c23          	sw	s0,56(sp)
    21fc:	04010413          	add	s0,sp,64
    2200:	fca42623          	sw	a0,-52(s0)
    2204:	fcb42423          	sw	a1,-56(s0)
    2208:	fcc42223          	sw	a2,-60(s0)
    220c:	00068793          	mv	a5,a3
    2210:	fcf401a3          	sb	a5,-61(s0)
    2214:	00070793          	mv	a5,a4
    2218:	fcf40123          	sb	a5,-62(s0)
    221c:	0000c7b7          	lui	a5,0xc
    2220:	9787a703          	lw	a4,-1672(a5) # b978 <__stack_chk_guard>
    2224:	fee42623          	sw	a4,-20(s0)
    2228:	00000713          	li	a4,0
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    222c:	fc042c23          	sw	zero,-40(s0)
    alt_u32 timeout;
    alt_u32 bytes_read=0;
    2230:	fe042223          	sw	zero,-28(s0)
    alt_u32 bytes_written=0;
    2234:	fe042423          	sw	zero,-24(s0)
    alt_u32 temp_bytes_read;
    
    if (size==0)
    2238:	fc442783          	lw	a5,-60(s0)
    223c:	00079663          	bnez	a5,2248 <alt_avalon_i2c_master_receive+0x58>
    {
      return ALT_AVALON_I2C_SUCCESS;
    2240:	00000793          	li	a5,0
    2244:	1ec0006f          	j	2430 <alt_avalon_i2c_master_receive+0x240>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
    2248:	fc344783          	lbu	a5,-61(s0)
    224c:	02079863          	bnez	a5,227c <alt_avalon_i2c_master_receive+0x8c>
    {
       /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
    2250:	fcc42503          	lw	a0,-52(s0)
    2254:	c89fe0ef          	jal	edc <alt_avalon_i2c_enable>
    2258:	00050793          	mv	a5,a0
    225c:	fcf42c23          	sw	a5,-40(s0)
      if (status != ALT_AVALON_I2C_SUCCESS)
    2260:	fd842783          	lw	a5,-40(s0)
    2264:	00078663          	beqz	a5,2270 <alt_avalon_i2c_master_receive+0x80>
      {
        return status;
    2268:	fd842783          	lw	a5,-40(s0)
    226c:	1c40006f          	j	2430 <alt_avalon_i2c_master_receive+0x240>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
    2270:	01c00593          	li	a1,28
    2274:	fcc42503          	lw	a0,-52(s0)
    2278:	4a0000ef          	jal	2718 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
    227c:	fc344783          	lbu	a5,-61(s0)
    2280:	00078613          	mv	a2,a5
    2284:	00100593          	li	a1,1
    2288:	fcc42503          	lw	a0,-52(s0)
    228c:	b9cff0ef          	jal	1628 <alt_avalon_i2c_send_address>
    2290:	00050793          	mv	a5,a0
    2294:	fcf42c23          	sw	a5,-40(s0)

    if (status == ALT_AVALON_I2C_SUCCESS)
    2298:	fd842783          	lw	a5,-40(s0)
    229c:	0e079063          	bnez	a5,237c <alt_avalon_i2c_master_receive+0x18c>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
    22a0:	06c0006f          	j	230c <alt_avalon_i2c_master_receive+0x11c>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
    22a4:	00000693          	li	a3,0
    22a8:	00000613          	li	a2,0
    22ac:	00000593          	li	a1,0
    22b0:	fcc42503          	lw	a0,-52(s0)
    22b4:	a44ff0ef          	jal	14f8 <alt_avalon_i2c_cmd_write>
    22b8:	00050793          	mv	a5,a0
    22bc:	fcf42c23          	sw	a5,-40(s0)
            bytes_written++;
    22c0:	fe842783          	lw	a5,-24(s0)
    22c4:	00178793          	add	a5,a5,1
    22c8:	fef42423          	sw	a5,-24(s0)
            if (status == ALT_AVALON_I2C_SUCCESS)
    22cc:	fd842783          	lw	a5,-40(s0)
    22d0:	02079e63          	bnez	a5,230c <alt_avalon_i2c_master_receive+0x11c>
            {
               alt_avalon_i2c_rx_read_available(i2c_dev, buffer,0,&temp_bytes_read);
    22d4:	fdc40793          	add	a5,s0,-36
    22d8:	00078693          	mv	a3,a5
    22dc:	00000613          	li	a2,0
    22e0:	fc842583          	lw	a1,-56(s0)
    22e4:	fcc42503          	lw	a0,-52(s0)
    22e8:	89cff0ef          	jal	1384 <alt_avalon_i2c_rx_read_available>
               buffer+=temp_bytes_read;
    22ec:	fdc42783          	lw	a5,-36(s0)
    22f0:	fc842703          	lw	a4,-56(s0)
    22f4:	00f707b3          	add	a5,a4,a5
    22f8:	fcf42423          	sw	a5,-56(s0)
               bytes_read+=temp_bytes_read;
    22fc:	fdc42783          	lw	a5,-36(s0)
    2300:	fe442703          	lw	a4,-28(s0)
    2304:	00f707b3          	add	a5,a4,a5
    2308:	fef42223          	sw	a5,-28(s0)
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
    230c:	fc442783          	lw	a5,-60(s0)
    2310:	fff78793          	add	a5,a5,-1
    2314:	fe842703          	lw	a4,-24(s0)
    2318:	00f77663          	bgeu	a4,a5,2324 <alt_avalon_i2c_master_receive+0x134>
    231c:	fd842783          	lw	a5,-40(s0)
    2320:	f80782e3          	beqz	a5,22a4 <alt_avalon_i2c_master_receive+0xb4>
            }
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
    2324:	fd842783          	lw	a5,-40(s0)
    2328:	04079a63          	bnez	a5,237c <alt_avalon_i2c_master_receive+0x18c>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
    232c:	fc244783          	lbu	a5,-62(s0)
    2330:	00078693          	mv	a3,a5
    2334:	00000613          	li	a2,0
    2338:	00000593          	li	a1,0
    233c:	fcc42503          	lw	a0,-52(s0)
    2340:	9b8ff0ef          	jal	14f8 <alt_avalon_i2c_cmd_write>
    2344:	00050793          	mv	a5,a0
    2348:	fcf42c23          	sw	a5,-40(s0)
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
    234c:	0300006f          	j	237c <alt_avalon_i2c_master_receive+0x18c>
    {
        status=alt_avalon_i2c_rx_read(i2c_dev, buffer);
    2350:	fc842583          	lw	a1,-56(s0)
    2354:	fcc42503          	lw	a0,-52(s0)
    2358:	8e4ff0ef          	jal	143c <alt_avalon_i2c_rx_read>
    235c:	00050793          	mv	a5,a0
    2360:	fcf42c23          	sw	a5,-40(s0)
        buffer++;
    2364:	fc842783          	lw	a5,-56(s0)
    2368:	00178793          	add	a5,a5,1
    236c:	fcf42423          	sw	a5,-56(s0)
        bytes_read++;
    2370:	fe442783          	lw	a5,-28(s0)
    2374:	00178793          	add	a5,a5,1
    2378:	fef42223          	sw	a5,-28(s0)
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
    237c:	fe442703          	lw	a4,-28(s0)
    2380:	fc442783          	lw	a5,-60(s0)
    2384:	00f77663          	bgeu	a4,a5,2390 <alt_avalon_i2c_master_receive+0x1a0>
    2388:	fd842783          	lw	a5,-40(s0)
    238c:	fc0782e3          	beqz	a5,2350 <alt_avalon_i2c_master_receive+0x160>
    }

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    2390:	fc244783          	lbu	a5,-62(s0)
    2394:	00079663          	bnez	a5,23a0 <alt_avalon_i2c_master_receive+0x1b0>
    2398:	fd842783          	lw	a5,-40(s0)
    239c:	08078863          	beqz	a5,242c <alt_avalon_i2c_master_receive+0x23c>
    {
        timeout=10000 * size;
    23a0:	fc442703          	lw	a4,-60(s0)
    23a4:	00070793          	mv	a5,a4
    23a8:	00279793          	sll	a5,a5,0x2
    23ac:	00e787b3          	add	a5,a5,a4
    23b0:	00379793          	sll	a5,a5,0x3
    23b4:	40e787b3          	sub	a5,a5,a4
    23b8:	00479793          	sll	a5,a5,0x4
    23bc:	00e787b3          	add	a5,a5,a4
    23c0:	00479793          	sll	a5,a5,0x4
    23c4:	fef42023          	sw	a5,-32(s0)
        while (alt_avalon_i2c_is_busy(i2c_dev))
    23c8:	03c0006f          	j	2404 <alt_avalon_i2c_master_receive+0x214>
        {
            if (timeout<10) alt_busy_sleep(10000);
    23cc:	fe042703          	lw	a4,-32(s0)
    23d0:	00900793          	li	a5,9
    23d4:	00e7e863          	bltu	a5,a4,23e4 <alt_avalon_i2c_master_receive+0x1f4>
    23d8:	000027b7          	lui	a5,0x2
    23dc:	71078513          	add	a0,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    23e0:	2c0010ef          	jal	36a0 <alt_busy_sleep>
            if (--timeout == 0)
    23e4:	fe042783          	lw	a5,-32(s0)
    23e8:	fff78793          	add	a5,a5,-1
    23ec:	fef42023          	sw	a5,-32(s0)
    23f0:	fe042783          	lw	a5,-32(s0)
    23f4:	00079863          	bnez	a5,2404 <alt_avalon_i2c_master_receive+0x214>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
    23f8:	ffe00793          	li	a5,-2
    23fc:	fcf42c23          	sw	a5,-40(s0)
               break;
    2400:	0140006f          	j	2414 <alt_avalon_i2c_master_receive+0x224>
        while (alt_avalon_i2c_is_busy(i2c_dev))
    2404:	fcc42503          	lw	a0,-52(s0)
    2408:	f31fe0ef          	jal	1338 <alt_avalon_i2c_is_busy>
    240c:	00050793          	mv	a5,a0
    2410:	fa079ee3          	bnez	a5,23cc <alt_avalon_i2c_master_receive+0x1dc>
            }
        }

        /*check for nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);    
    2414:	fd840793          	add	a5,s0,-40
    2418:	00078593          	mv	a1,a5
    241c:	fcc42503          	lw	a0,-52(s0)
    2420:	b68ff0ef          	jal	1788 <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
    2424:	fcc42503          	lw	a0,-52(s0)
    2428:	b65fe0ef          	jal	f8c <alt_avalon_i2c_disable>
    }

    return status;
    242c:	fd842783          	lw	a5,-40(s0)
}
    2430:	00078713          	mv	a4,a5
    2434:	0000c7b7          	lui	a5,0xc
    2438:	fec42683          	lw	a3,-20(s0)
    243c:	9787a783          	lw	a5,-1672(a5) # b978 <__stack_chk_guard>
    2440:	00f6c7b3          	xor	a5,a3,a5
    2444:	00000693          	li	a3,0
    2448:	00078463          	beqz	a5,2450 <alt_avalon_i2c_master_receive+0x260>
    244c:	75d020ef          	jal	53a8 <__stack_chk_fail>
    2450:	00070513          	mv	a0,a4
    2454:	03c12083          	lw	ra,60(sp)
    2458:	03812403          	lw	s0,56(sp)
    245c:	04010113          	add	sp,sp,64
    2460:	00008067          	ret

00002464 <alt_avalon_i2c_master_receive_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
    2464:	fd010113          	add	sp,sp,-48
    2468:	02112623          	sw	ra,44(sp)
    246c:	02812423          	sw	s0,40(sp)
    2470:	03010413          	add	s0,sp,48
    2474:	fca42e23          	sw	a0,-36(s0)
    2478:	fcb42c23          	sw	a1,-40(s0)
    247c:	fcc42a23          	sw	a2,-44(s0)
    2480:	00068793          	mv	a5,a3
    2484:	fcf409a3          	sb	a5,-45(s0)
    2488:	00070793          	mv	a5,a4
    248c:	fcf40923          	sb	a5,-46(s0)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
    2490:	fe042023          	sw	zero,-32(s0)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
    2494:	fdc42783          	lw	a5,-36(s0)
    2498:	01c7a783          	lw	a5,28(a5)
    249c:	fef42623          	sw	a5,-20(s0)
    alt_u32 timeout;
    alt_u32 bytes_written=0;
    24a0:	fe042423          	sw	zero,-24(s0)
    
    if (size==0)
    24a4:	fd442783          	lw	a5,-44(s0)
    24a8:	00079663          	bnez	a5,24b4 <alt_avalon_i2c_master_receive_using_interrupts+0x50>
    {
      return ALT_AVALON_I2C_SUCCESS;
    24ac:	00000793          	li	a5,0
    24b0:	1b00006f          	j	2660 <alt_avalon_i2c_master_receive_using_interrupts+0x1fc>
    }
    
    /*Is the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
    24b4:	fdc42783          	lw	a5,-36(s0)
    24b8:	0187a703          	lw	a4,24(a5)
    24bc:	000017b7          	lui	a5,0x1
    24c0:	b2078793          	add	a5,a5,-1248 # b20 <optional_irq_callback>
    24c4:	00f70663          	beq	a4,a5,24d0 <alt_avalon_i2c_master_receive_using_interrupts+0x6c>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
    24c8:	ffd00793          	li	a5,-3
    24cc:	1940006f          	j	2660 <alt_avalon_i2c_master_receive_using_interrupts+0x1fc>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
    24d0:	fd344783          	lbu	a5,-45(s0)
    24d4:	02079663          	bnez	a5,2500 <alt_avalon_i2c_master_receive_using_interrupts+0x9c>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
    24d8:	fdc42503          	lw	a0,-36(s0)
    24dc:	a01fe0ef          	jal	edc <alt_avalon_i2c_enable>
    24e0:	fea42023          	sw	a0,-32(s0)
      if (status != ALT_AVALON_I2C_SUCCESS)
    24e4:	fe042783          	lw	a5,-32(s0)
    24e8:	00078663          	beqz	a5,24f4 <alt_avalon_i2c_master_receive_using_interrupts+0x90>
      {
        return status;
    24ec:	fe042783          	lw	a5,-32(s0)
    24f0:	1700006f          	j	2660 <alt_avalon_i2c_master_receive_using_interrupts+0x1fc>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
    24f4:	01c00593          	li	a1,28
    24f8:	fdc42503          	lw	a0,-36(s0)
    24fc:	21c000ef          	jal	2718 <alt_avalon_i2c_int_clear>
      
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
    2500:	fd344783          	lbu	a5,-45(s0)
    2504:	00078613          	mv	a2,a5
    2508:	00100593          	li	a1,1
    250c:	fdc42503          	lw	a0,-36(s0)
    2510:	918ff0ef          	jal	1628 <alt_avalon_i2c_send_address>
    2514:	fea42023          	sw	a0,-32(s0)

    if (status == ALT_AVALON_I2C_SUCCESS)
    2518:	fe042783          	lw	a5,-32(s0)
    251c:	06079463          	bnez	a5,2584 <alt_avalon_i2c_master_receive_using_interrupts+0x120>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
    2520:	0280006f          	j	2548 <alt_avalon_i2c_master_receive_using_interrupts+0xe4>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
    2524:	00000693          	li	a3,0
    2528:	00000613          	li	a2,0
    252c:	00000593          	li	a1,0
    2530:	fdc42503          	lw	a0,-36(s0)
    2534:	fc5fe0ef          	jal	14f8 <alt_avalon_i2c_cmd_write>
    2538:	fea42023          	sw	a0,-32(s0)
            bytes_written++;
    253c:	fe842783          	lw	a5,-24(s0)
    2540:	00178793          	add	a5,a5,1
    2544:	fef42423          	sw	a5,-24(s0)
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
    2548:	fd442783          	lw	a5,-44(s0)
    254c:	fff78793          	add	a5,a5,-1
    2550:	fe842703          	lw	a4,-24(s0)
    2554:	00f77663          	bgeu	a4,a5,2560 <alt_avalon_i2c_master_receive_using_interrupts+0xfc>
    2558:	fe042783          	lw	a5,-32(s0)
    255c:	fc0784e3          	beqz	a5,2524 <alt_avalon_i2c_master_receive_using_interrupts+0xc0>
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
    2560:	fe042783          	lw	a5,-32(s0)
    2564:	02079063          	bnez	a5,2584 <alt_avalon_i2c_master_receive_using_interrupts+0x120>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
    2568:	fd244783          	lbu	a5,-46(s0)
    256c:	00078693          	mv	a3,a5
    2570:	00000613          	li	a2,0
    2574:	00000593          	li	a1,0
    2578:	fdc42503          	lw	a0,-36(s0)
    257c:	f7dfe0ef          	jal	14f8 <alt_avalon_i2c_cmd_write>
    2580:	fea42023          	sw	a0,-32(s0)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    2584:	fe042783          	lw	a5,-32(s0)
    2588:	08078263          	beqz	a5,260c <alt_avalon_i2c_master_receive_using_interrupts+0x1a8>
    {
        timeout=10000 * size;
    258c:	fd442703          	lw	a4,-44(s0)
    2590:	00070793          	mv	a5,a4
    2594:	00279793          	sll	a5,a5,0x2
    2598:	00e787b3          	add	a5,a5,a4
    259c:	00379793          	sll	a5,a5,0x3
    25a0:	40e787b3          	sub	a5,a5,a4
    25a4:	00479793          	sll	a5,a5,0x4
    25a8:	00e787b3          	add	a5,a5,a4
    25ac:	00479793          	sll	a5,a5,0x4
    25b0:	fef42223          	sw	a5,-28(s0)
        while (alt_avalon_i2c_is_busy(i2c_dev))
    25b4:	03c0006f          	j	25f0 <alt_avalon_i2c_master_receive_using_interrupts+0x18c>
        {
            if (timeout<10) alt_busy_sleep(10000);
    25b8:	fe442703          	lw	a4,-28(s0)
    25bc:	00900793          	li	a5,9
    25c0:	00e7e863          	bltu	a5,a4,25d0 <alt_avalon_i2c_master_receive_using_interrupts+0x16c>
    25c4:	000027b7          	lui	a5,0x2
    25c8:	71078513          	add	a0,a5,1808 # 2710 <alt_avalon_i2c_int_raw_status_get+0x3c>
    25cc:	0d4010ef          	jal	36a0 <alt_busy_sleep>
            if (--timeout == 0)
    25d0:	fe442783          	lw	a5,-28(s0)
    25d4:	fff78793          	add	a5,a5,-1
    25d8:	fef42223          	sw	a5,-28(s0)
    25dc:	fe442783          	lw	a5,-28(s0)
    25e0:	00079863          	bnez	a5,25f0 <alt_avalon_i2c_master_receive_using_interrupts+0x18c>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
    25e4:	ffe00793          	li	a5,-2
    25e8:	fef42023          	sw	a5,-32(s0)
               break;
    25ec:	0140006f          	j	2600 <alt_avalon_i2c_master_receive_using_interrupts+0x19c>
        while (alt_avalon_i2c_is_busy(i2c_dev))
    25f0:	fdc42503          	lw	a0,-36(s0)
    25f4:	d45fe0ef          	jal	1338 <alt_avalon_i2c_is_busy>
    25f8:	00050793          	mv	a5,a0
    25fc:	fa079ee3          	bnez	a5,25b8 <alt_avalon_i2c_master_receive_using_interrupts+0x154>
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
    2600:	fdc42503          	lw	a0,-36(s0)
    2604:	989fe0ef          	jal	f8c <alt_avalon_i2c_disable>
    2608:	0540006f          	j	265c <alt_avalon_i2c_master_receive_using_interrupts+0x1f8>
    }
    else
    {
       if (issue_stop)
    260c:	fd244783          	lbu	a5,-46(s0)
    2610:	04078663          	beqz	a5,265c <alt_avalon_i2c_master_receive_using_interrupts+0x1f8>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
    2614:	01c00593          	li	a1,28
    2618:	fdc42503          	lw	a0,-36(s0)
    261c:	0fc000ef          	jal	2718 <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_rx_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_RX_DATA_FIFO_1_ENTRY);
    2620:	00000593          	li	a1,0
    2624:	fdc42503          	lw	a0,-36(s0)
    2628:	2f8000ef          	jal	2920 <alt_avalon_i2c_rx_fifo_threshold_set>
         /* set the interrupt transaction busy bit  2 = receive */
         irq_data->irq_busy=2;
    262c:	fec42783          	lw	a5,-20(s0)
    2630:	00200713          	li	a4,2
    2634:	00e7a423          	sw	a4,8(a5)
         
         irq_data->buffer = buffer;
    2638:	fec42783          	lw	a5,-20(s0)
    263c:	fd842703          	lw	a4,-40(s0)
    2640:	00e7a023          	sw	a4,0(a5)
         irq_data->size = size;
    2644:	fec42783          	lw	a5,-20(s0)
    2648:	fd442703          	lw	a4,-44(s0)
    264c:	00e7a223          	sw	a4,4(a5)
         
         /* enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
    2650:	00200593          	li	a1,2
    2654:	fdc42503          	lw	a0,-36(s0)
    2658:	19c000ef          	jal	27f4 <alt_avalon_i2c_int_enable>
       }
    }

    return status;
    265c:	fe042783          	lw	a5,-32(s0)
}
    2660:	00078513          	mv	a0,a5
    2664:	02c12083          	lw	ra,44(sp)
    2668:	02812403          	lw	s0,40(sp)
    266c:	03010113          	add	sp,sp,48
    2670:	00008067          	ret

00002674 <alt_avalon_i2c_int_status_get>:

/* Returns the current I2C controller interrupt status conditions. */
void alt_avalon_i2c_int_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u32 *status)
{
    2674:	fd010113          	add	sp,sp,-48
    2678:	02812623          	sw	s0,44(sp)
    267c:	03010413          	add	s0,sp,48
    2680:	fca42e23          	sw	a0,-36(s0)
    2684:	fcb42c23          	sw	a1,-40(s0)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base);
    2688:	fdc42783          	lw	a5,-36(s0)
    268c:	00c7a783          	lw	a5,12(a5)
    2690:	01078793          	add	a5,a5,16
    2694:	0007a783          	lw	a5,0(a5)
    2698:	fef42423          	sw	a5,-24(s0)
    269c:	fe842703          	lw	a4,-24(s0)
    26a0:	fdc42783          	lw	a5,-36(s0)
    26a4:	00c7a783          	lw	a5,12(a5)
    26a8:	00c78793          	add	a5,a5,12
    26ac:	0007a783          	lw	a5,0(a5)
    26b0:	fef42623          	sw	a5,-20(s0)
    26b4:	fec42783          	lw	a5,-20(s0)
    26b8:	00f77733          	and	a4,a4,a5
    26bc:	fd842783          	lw	a5,-40(s0)
    26c0:	00e7a023          	sw	a4,0(a5)
}
    26c4:	00000013          	nop
    26c8:	02c12403          	lw	s0,44(sp)
    26cc:	03010113          	add	sp,sp,48
    26d0:	00008067          	ret

000026d4 <alt_avalon_i2c_int_raw_status_get>:

/*Returns the I2C controller raw interrupt status conditions irrespective of
 * the interrupt status condition enablement state. */
void alt_avalon_i2c_int_raw_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                           alt_u32 *status)
{
    26d4:	fd010113          	add	sp,sp,-48
    26d8:	02812623          	sw	s0,44(sp)
    26dc:	03010413          	add	s0,sp,48
    26e0:	fca42e23          	sw	a0,-36(s0)
    26e4:	fcb42c23          	sw	a1,-40(s0)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base);
    26e8:	fdc42783          	lw	a5,-36(s0)
    26ec:	00c7a783          	lw	a5,12(a5)
    26f0:	01078793          	add	a5,a5,16
    26f4:	0007a783          	lw	a5,0(a5)
    26f8:	fef42623          	sw	a5,-20(s0)
    26fc:	fec42703          	lw	a4,-20(s0)
    2700:	fd842783          	lw	a5,-40(s0)
    2704:	00e7a023          	sw	a4,0(a5)
}
    2708:	00000013          	nop
    270c:	02c12403          	lw	s0,44(sp)
    2710:	03010113          	add	sp,sp,48
    2714:	00008067          	ret

00002718 <alt_avalon_i2c_int_clear>:

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    2718:	fd010113          	add	sp,sp,-48
    271c:	02812623          	sw	s0,44(sp)
    2720:	03010413          	add	s0,sp,48
    2724:	fca42e23          	sw	a0,-36(s0)
    2728:	fcb42c23          	sw	a1,-40(s0)
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
    272c:	fd842783          	lw	a5,-40(s0)
    2730:	fef42623          	sw	a5,-20(s0)
    2734:	fdc42783          	lw	a5,-36(s0)
    2738:	00c7a783          	lw	a5,12(a5)
    273c:	01078793          	add	a5,a5,16
    2740:	fec42703          	lw	a4,-20(s0)
    2744:	00e7a023          	sw	a4,0(a5)
}
    2748:	00000013          	nop
    274c:	02c12403          	lw	s0,44(sp)
    2750:	03010113          	add	sp,sp,48
    2754:	00008067          	ret

00002758 <alt_avalon_i2c_int_disable>:

/*Disable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_disable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    2758:	fd010113          	add	sp,sp,-48
    275c:	02112623          	sw	ra,44(sp)
    2760:	02812423          	sw	s0,40(sp)
    2764:	03010413          	add	s0,sp,48
    2768:	fca42e23          	sw	a0,-36(s0)
    276c:	fcb42c23          	sw	a1,-40(s0)
    2770:	0000c7b7          	lui	a5,0xc
    2774:	9787a703          	lw	a4,-1672(a5) # b978 <__stack_chk_guard>
    2778:	fee42623          	sw	a4,-20(s0)
    277c:	00000713          	li	a4,0
   alt_u32 enabled_ints;
    
   alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
    2780:	fe440793          	add	a5,s0,-28
    2784:	00078593          	mv	a1,a5
    2788:	fdc42503          	lw	a0,-36(s0)
    278c:	100000ef          	jal	288c <alt_avalon_i2c_enabled_ints_get>
   enabled_ints &=  (~mask);
    2790:	fd842783          	lw	a5,-40(s0)
    2794:	fff7c713          	not	a4,a5
    2798:	fe442783          	lw	a5,-28(s0)
    279c:	00f777b3          	and	a5,a4,a5
    27a0:	fef42223          	sw	a5,-28(s0)
   IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
    27a4:	fe442783          	lw	a5,-28(s0)
    27a8:	01f7f793          	and	a5,a5,31
    27ac:	fef42423          	sw	a5,-24(s0)
    27b0:	fdc42783          	lw	a5,-36(s0)
    27b4:	00c7a783          	lw	a5,12(a5)
    27b8:	00c78793          	add	a5,a5,12
    27bc:	fe842703          	lw	a4,-24(s0)
    27c0:	00e7a023          	sw	a4,0(a5)
}
    27c4:	00000013          	nop
    27c8:	0000c7b7          	lui	a5,0xc
    27cc:	fec42703          	lw	a4,-20(s0)
    27d0:	9787a783          	lw	a5,-1672(a5) # b978 <__stack_chk_guard>
    27d4:	00f747b3          	xor	a5,a4,a5
    27d8:	00000713          	li	a4,0
    27dc:	00078463          	beqz	a5,27e4 <alt_avalon_i2c_int_disable+0x8c>
    27e0:	3c9020ef          	jal	53a8 <__stack_chk_fail>
    27e4:	02c12083          	lw	ra,44(sp)
    27e8:	02812403          	lw	s0,40(sp)
    27ec:	03010113          	add	sp,sp,48
    27f0:	00008067          	ret

000027f4 <alt_avalon_i2c_int_enable>:

/*Enable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_enable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
    27f4:	fd010113          	add	sp,sp,-48
    27f8:	02112623          	sw	ra,44(sp)
    27fc:	02812423          	sw	s0,40(sp)
    2800:	03010413          	add	s0,sp,48
    2804:	fca42e23          	sw	a0,-36(s0)
    2808:	fcb42c23          	sw	a1,-40(s0)
    280c:	0000c7b7          	lui	a5,0xc
    2810:	9787a703          	lw	a4,-1672(a5) # b978 <__stack_chk_guard>
    2814:	fee42623          	sw	a4,-20(s0)
    2818:	00000713          	li	a4,0
    alt_u32 enabled_ints;
    
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
    281c:	fe440793          	add	a5,s0,-28
    2820:	00078593          	mv	a1,a5
    2824:	fdc42503          	lw	a0,-36(s0)
    2828:	064000ef          	jal	288c <alt_avalon_i2c_enabled_ints_get>
    enabled_ints |= mask;
    282c:	fe442703          	lw	a4,-28(s0)
    2830:	fd842783          	lw	a5,-40(s0)
    2834:	00f767b3          	or	a5,a4,a5
    2838:	fef42223          	sw	a5,-28(s0)
    IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
    283c:	fe442783          	lw	a5,-28(s0)
    2840:	01f7f793          	and	a5,a5,31
    2844:	fef42423          	sw	a5,-24(s0)
    2848:	fdc42783          	lw	a5,-36(s0)
    284c:	00c7a783          	lw	a5,12(a5)
    2850:	00c78793          	add	a5,a5,12
    2854:	fe842703          	lw	a4,-24(s0)
    2858:	00e7a023          	sw	a4,0(a5)
}
    285c:	00000013          	nop
    2860:	0000c7b7          	lui	a5,0xc
    2864:	fec42703          	lw	a4,-20(s0)
    2868:	9787a783          	lw	a5,-1672(a5) # b978 <__stack_chk_guard>
    286c:	00f747b3          	xor	a5,a4,a5
    2870:	00000713          	li	a4,0
    2874:	00078463          	beqz	a5,287c <alt_avalon_i2c_int_enable+0x88>
    2878:	331020ef          	jal	53a8 <__stack_chk_fail>
    287c:	02c12083          	lw	ra,44(sp)
    2880:	02812403          	lw	s0,40(sp)
    2884:	03010113          	add	sp,sp,48
    2888:	00008067          	ret

0000288c <alt_avalon_i2c_enabled_ints_get>:

/*gets the enabled i2c interrupts. */
void alt_avalon_i2c_enabled_ints_get(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u32 * enabled_ints)
{
    288c:	fd010113          	add	sp,sp,-48
    2890:	02812623          	sw	s0,44(sp)
    2894:	03010413          	add	s0,sp,48
    2898:	fca42e23          	sw	a0,-36(s0)
    289c:	fcb42c23          	sw	a1,-40(s0)
    *enabled_ints=IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ALLINTS_MSK;
    28a0:	fdc42783          	lw	a5,-36(s0)
    28a4:	00c7a783          	lw	a5,12(a5)
    28a8:	00c78793          	add	a5,a5,12
    28ac:	0007a783          	lw	a5,0(a5)
    28b0:	fef42623          	sw	a5,-20(s0)
    28b4:	fec42783          	lw	a5,-20(s0)
    28b8:	01f7f713          	and	a4,a5,31
    28bc:	fd842783          	lw	a5,-40(s0)
    28c0:	00e7a023          	sw	a4,0(a5)
}
    28c4:	00000013          	nop
    28c8:	02c12403          	lw	s0,44(sp)
    28cc:	03010113          	add	sp,sp,48
    28d0:	00008067          	ret

000028d4 <alt_avalon_i2c_rx_fifo_threshold_get>:

/*Gets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t *threshold)
{
    28d4:	fd010113          	add	sp,sp,-48
    28d8:	02812623          	sw	s0,44(sp)
    28dc:	03010413          	add	s0,sp,48
    28e0:	fca42e23          	sw	a0,-36(s0)
    28e4:	fcb42c23          	sw	a1,-40(s0)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK) >>  ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST;
    28e8:	fdc42783          	lw	a5,-36(s0)
    28ec:	00c7a783          	lw	a5,12(a5)
    28f0:	00878793          	add	a5,a5,8
    28f4:	0007a783          	lw	a5,0(a5)
    28f8:	fef42623          	sw	a5,-20(s0)
    28fc:	fec42783          	lw	a5,-20(s0)
    2900:	0047d793          	srl	a5,a5,0x4
    2904:	0037f713          	and	a4,a5,3
    2908:	fd842783          	lw	a5,-40(s0)
    290c:	00e7a023          	sw	a4,0(a5)
}
    2910:	00000013          	nop
    2914:	02c12403          	lw	s0,44(sp)
    2918:	03010113          	add	sp,sp,48
    291c:	00008067          	ret

00002920 <alt_avalon_i2c_rx_fifo_threshold_set>:

/*sets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t threshold)
{
    2920:	fd010113          	add	sp,sp,-48
    2924:	02812623          	sw	s0,44(sp)
    2928:	03010413          	add	s0,sp,48
    292c:	fca42e23          	sw	a0,-36(s0)
    2930:	fcb42c23          	sw	a1,-40(s0)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK);
    2934:	fdc42783          	lw	a5,-36(s0)
    2938:	00c7a783          	lw	a5,12(a5)
    293c:	00878793          	add	a5,a5,8
    2940:	0007a783          	lw	a5,0(a5)
    2944:	fef42423          	sw	a5,-24(s0)
    2948:	fe842783          	lw	a5,-24(s0)
    294c:	fcf7f713          	and	a4,a5,-49
    2950:	fd842783          	lw	a5,-40(s0)
    2954:	00479793          	sll	a5,a5,0x4
    2958:	0307f793          	and	a5,a5,48
    295c:	00f767b3          	or	a5,a4,a5
    2960:	fef42623          	sw	a5,-20(s0)
    2964:	fdc42783          	lw	a5,-36(s0)
    2968:	00c7a783          	lw	a5,12(a5)
    296c:	00878793          	add	a5,a5,8
    2970:	fec42703          	lw	a4,-20(s0)
    2974:	00e7a023          	sw	a4,0(a5)
}
    2978:	00000013          	nop
    297c:	02c12403          	lw	s0,44(sp)
    2980:	03010113          	add	sp,sp,48
    2984:	00008067          	ret

00002988 <alt_avalon_i2c_tfr_cmd_fifo_threshold_get>:

/*Gets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t *threshold)
{
    2988:	fd010113          	add	sp,sp,-48
    298c:	02812623          	sw	s0,44(sp)
    2990:	03010413          	add	s0,sp,48
    2994:	fca42e23          	sw	a0,-36(s0)
    2998:	fcb42c23          	sw	a1,-40(s0)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK) >> ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST;
    299c:	fdc42783          	lw	a5,-36(s0)
    29a0:	00c7a783          	lw	a5,12(a5)
    29a4:	00878793          	add	a5,a5,8
    29a8:	0007a783          	lw	a5,0(a5)
    29ac:	fef42623          	sw	a5,-20(s0)
    29b0:	fec42783          	lw	a5,-20(s0)
    29b4:	0027d793          	srl	a5,a5,0x2
    29b8:	0037f713          	and	a4,a5,3
    29bc:	fd842783          	lw	a5,-40(s0)
    29c0:	00e7a023          	sw	a4,0(a5)
}
    29c4:	00000013          	nop
    29c8:	02c12403          	lw	s0,44(sp)
    29cc:	03010113          	add	sp,sp,48
    29d0:	00008067          	ret

000029d4 <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>:

/*Sets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t threshold)
{
    29d4:	fd010113          	add	sp,sp,-48
    29d8:	02812623          	sw	s0,44(sp)
    29dc:	03010413          	add	s0,sp,48
    29e0:	fca42e23          	sw	a0,-36(s0)
    29e4:	fcb42c23          	sw	a1,-40(s0)
  IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK);
    29e8:	fdc42783          	lw	a5,-36(s0)
    29ec:	00c7a783          	lw	a5,12(a5)
    29f0:	00878793          	add	a5,a5,8
    29f4:	0007a783          	lw	a5,0(a5)
    29f8:	fef42423          	sw	a5,-24(s0)
    29fc:	fe842783          	lw	a5,-24(s0)
    2a00:	ff37f713          	and	a4,a5,-13
    2a04:	fd842783          	lw	a5,-40(s0)
    2a08:	00279793          	sll	a5,a5,0x2
    2a0c:	00c7f793          	and	a5,a5,12
    2a10:	00f767b3          	or	a5,a4,a5
    2a14:	fef42623          	sw	a5,-20(s0)
    2a18:	fdc42783          	lw	a5,-36(s0)
    2a1c:	00c7a783          	lw	a5,12(a5)
    2a20:	00878793          	add	a5,a5,8
    2a24:	fec42703          	lw	a4,-20(s0)
    2a28:	00e7a023          	sw	a4,0(a5)
}
    2a2c:	00000013          	nop
    2a30:	02c12403          	lw	s0,44(sp)
    2a34:	03010113          	add	sp,sp,48
    2a38:	00008067          	ret

00002a3c <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    2a3c:	fd010113          	add	sp,sp,-48
    2a40:	02112623          	sw	ra,44(sp)
    2a44:	02812423          	sw	s0,40(sp)
    2a48:	03010413          	add	s0,sp,48
    2a4c:	fca42e23          	sw	a0,-36(s0)
    2a50:	fcb42c23          	sw	a1,-40(s0)
    2a54:	fcc42a23          	sw	a2,-44(s0)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    2a58:	fdc42783          	lw	a5,-36(s0)
    2a5c:	0007a783          	lw	a5,0(a5)
    2a60:	fef42623          	sw	a5,-20(s0)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    2a64:	fec42783          	lw	a5,-20(s0)
    2a68:	02878713          	add	a4,a5,40
    2a6c:	fdc42783          	lw	a5,-36(s0)
    2a70:	0087a783          	lw	a5,8(a5)
    2a74:	00078693          	mv	a3,a5
    2a78:	fd442603          	lw	a2,-44(s0)
    2a7c:	fd842583          	lw	a1,-40(s0)
    2a80:	00070513          	mv	a0,a4
    2a84:	64c000ef          	jal	30d0 <altera_avalon_jtag_uart_read>
    2a88:	00050793          	mv	a5,a0
      fd->fd_flags);
}
    2a8c:	00078513          	mv	a0,a5
    2a90:	02c12083          	lw	ra,44(sp)
    2a94:	02812403          	lw	s0,40(sp)
    2a98:	03010113          	add	sp,sp,48
    2a9c:	00008067          	ret

00002aa0 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    2aa0:	fd010113          	add	sp,sp,-48
    2aa4:	02112623          	sw	ra,44(sp)
    2aa8:	02812423          	sw	s0,40(sp)
    2aac:	03010413          	add	s0,sp,48
    2ab0:	fca42e23          	sw	a0,-36(s0)
    2ab4:	fcb42c23          	sw	a1,-40(s0)
    2ab8:	fcc42a23          	sw	a2,-44(s0)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    2abc:	fdc42783          	lw	a5,-36(s0)
    2ac0:	0007a783          	lw	a5,0(a5)
    2ac4:	fef42623          	sw	a5,-20(s0)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    2ac8:	fec42783          	lw	a5,-20(s0)
    2acc:	02878713          	add	a4,a5,40
    2ad0:	fdc42783          	lw	a5,-36(s0)
    2ad4:	0087a783          	lw	a5,8(a5)
    2ad8:	00078693          	mv	a3,a5
    2adc:	fd442603          	lw	a2,-44(s0)
    2ae0:	fd842583          	lw	a1,-40(s0)
    2ae4:	00070513          	mv	a0,a4
    2ae8:	015000ef          	jal	32fc <altera_avalon_jtag_uart_write>
    2aec:	00050793          	mv	a5,a0
      fd->fd_flags);
}
    2af0:	00078513          	mv	a0,a5
    2af4:	02c12083          	lw	ra,44(sp)
    2af8:	02812403          	lw	s0,40(sp)
    2afc:	03010113          	add	sp,sp,48
    2b00:	00008067          	ret

00002b04 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
    2b04:	fd010113          	add	sp,sp,-48
    2b08:	02112623          	sw	ra,44(sp)
    2b0c:	02812423          	sw	s0,40(sp)
    2b10:	03010413          	add	s0,sp,48
    2b14:	fca42e23          	sw	a0,-36(s0)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    2b18:	fdc42783          	lw	a5,-36(s0)
    2b1c:	0007a783          	lw	a5,0(a5)
    2b20:	fef42623          	sw	a5,-20(s0)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
    2b24:	fec42783          	lw	a5,-20(s0)
    2b28:	02878713          	add	a4,a5,40
    2b2c:	fdc42783          	lw	a5,-36(s0)
    2b30:	0087a783          	lw	a5,8(a5)
    2b34:	00078593          	mv	a1,a5
    2b38:	00070513          	mv	a0,a4
    2b3c:	428000ef          	jal	2f64 <altera_avalon_jtag_uart_close>
    2b40:	00050793          	mv	a5,a0
}
    2b44:	00078513          	mv	a0,a5
    2b48:	02c12083          	lw	ra,44(sp)
    2b4c:	02812403          	lw	s0,40(sp)
    2b50:	03010113          	add	sp,sp,48
    2b54:	00008067          	ret

00002b58 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
    2b58:	fd010113          	add	sp,sp,-48
    2b5c:	02112623          	sw	ra,44(sp)
    2b60:	02812423          	sw	s0,40(sp)
    2b64:	03010413          	add	s0,sp,48
    2b68:	fca42e23          	sw	a0,-36(s0)
    2b6c:	fcb42c23          	sw	a1,-40(s0)
    2b70:	fcc42a23          	sw	a2,-44(s0)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
    2b74:	fdc42783          	lw	a5,-36(s0)
    2b78:	0007a783          	lw	a5,0(a5)
    2b7c:	fef42623          	sw	a5,-20(s0)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
    2b80:	fec42783          	lw	a5,-20(s0)
    2b84:	02878793          	add	a5,a5,40
    2b88:	fd442603          	lw	a2,-44(s0)
    2b8c:	fd842583          	lw	a1,-40(s0)
    2b90:	00078513          	mv	a0,a5
    2b94:	43c000ef          	jal	2fd0 <altera_avalon_jtag_uart_ioctl>
    2b98:	00050793          	mv	a5,a0
}
    2b9c:	00078513          	mv	a0,a5
    2ba0:	02c12083          	lw	ra,44(sp)
    2ba4:	02812403          	lw	s0,40(sp)
    2ba8:	03010113          	add	sp,sp,48
    2bac:	00008067          	ret

00002bb0 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
    2bb0:	fd010113          	add	sp,sp,-48
    2bb4:	02112623          	sw	ra,44(sp)
    2bb8:	02812423          	sw	s0,40(sp)
    2bbc:	03010413          	add	s0,sp,48
    2bc0:	fca42e23          	sw	a0,-36(s0)
    2bc4:	fcb42c23          	sw	a1,-40(s0)
    2bc8:	fcc42a23          	sw	a2,-44(s0)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    2bcc:	fdc42783          	lw	a5,-36(s0)
    2bd0:	00100713          	li	a4,1
    2bd4:	02e7a023          	sw	a4,32(a5)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
    2bd8:	fdc42783          	lw	a5,-36(s0)
    2bdc:	0207a783          	lw	a5,32(a5)
    2be0:	fef42623          	sw	a5,-20(s0)
    2be4:	fdc42783          	lw	a5,-36(s0)
    2be8:	0007a783          	lw	a5,0(a5)
    2bec:	00478793          	add	a5,a5,4
    2bf0:	00078713          	mv	a4,a5
    2bf4:	fec42783          	lw	a5,-20(s0)
    2bf8:	00f72023          	sw	a5,0(a4)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
    2bfc:	fd842503          	lw	a0,-40(s0)
    2c00:	fd442583          	lw	a1,-44(s0)
    2c04:	00000713          	li	a4,0
    2c08:	fdc42683          	lw	a3,-36(s0)
    2c0c:	000037b7          	lui	a5,0x3
    2c10:	c7078613          	add	a2,a5,-912 # 2c70 <altera_avalon_jtag_uart_irq>
    2c14:	67d000ef          	jal	3a90 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
    2c18:	fdc42783          	lw	a5,-36(s0)
    2c1c:	0207a223          	sw	zero,36(a5)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
    2c20:	fdc42783          	lw	a5,-36(s0)
    2c24:	00878713          	add	a4,a5,8
  return _alt_tick_rate;
    2c28:	0000c7b7          	lui	a5,0xc
    2c2c:	9387a583          	lw	a1,-1736(a5) # b938 <_alt_tick_rate>
    2c30:	fdc42683          	lw	a3,-36(s0)
    2c34:	000037b7          	lui	a5,0x3
    2c38:	ea878613          	add	a2,a5,-344 # 2ea8 <altera_avalon_jtag_uart_timeout>
    2c3c:	00070513          	mv	a0,a4
    2c40:	0f9000ef          	jal	3538 <alt_alarm_start>
    2c44:	00050793          	mv	a5,a0
    2c48:	0007da63          	bgez	a5,2c5c <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
    2c4c:	fdc42783          	lw	a5,-36(s0)
    2c50:	80000737          	lui	a4,0x80000
    2c54:	fff70713          	add	a4,a4,-1 # 7fffffff <__alt_data_end+0x7ffdffff>
    2c58:	00e7a223          	sw	a4,4(a5)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
    2c5c:	00000013          	nop
    2c60:	02c12083          	lw	ra,44(sp)
    2c64:	02812403          	lw	s0,40(sp)
    2c68:	03010113          	add	sp,sp,48
    2c6c:	00008067          	ret

00002c70 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
    2c70:	fa010113          	add	sp,sp,-96
    2c74:	04812e23          	sw	s0,92(sp)
    2c78:	06010413          	add	s0,sp,96
    2c7c:	faa42623          	sw	a0,-84(s0)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
    2c80:	fac42783          	lw	a5,-84(s0)
    2c84:	fcf42223          	sw	a5,-60(s0)
  unsigned int base = sp->base;
    2c88:	fc442783          	lw	a5,-60(s0)
    2c8c:	0007a783          	lw	a5,0(a5)
    2c90:	fcf42423          	sw	a5,-56(s0)
  unsigned int postflag=0;
    2c94:	fa042c23          	sw	zero,-72(s0)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    2c98:	fc842783          	lw	a5,-56(s0)
    2c9c:	00478793          	add	a5,a5,4
    2ca0:	0007a783          	lw	a5,0(a5)
    2ca4:	fcf42623          	sw	a5,-52(s0)
    2ca8:	fcc42783          	lw	a5,-52(s0)
    2cac:	fcf42823          	sw	a5,-48(s0)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
    2cb0:	fd042783          	lw	a5,-48(s0)
    2cb4:	3007f793          	and	a5,a5,768
    2cb8:	1c078e63          	beqz	a5,2e94 <altera_avalon_jtag_uart_irq+0x224>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
    2cbc:	fd042783          	lw	a5,-48(s0)
    2cc0:	1007f793          	and	a5,a5,256
    2cc4:	0e078663          	beqz	a5,2db0 <altera_avalon_jtag_uart_irq+0x140>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
    2cc8:	000107b7          	lui	a5,0x10
    2ccc:	faf42e23          	sw	a5,-68(s0)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    2cd0:	fc442783          	lw	a5,-60(s0)
    2cd4:	0287a783          	lw	a5,40(a5) # 10028 <__alt_heap_start+0x432c>
    2cd8:	00178793          	add	a5,a5,1
    2cdc:	7ff7f793          	and	a5,a5,2047
    2ce0:	fcf42a23          	sw	a5,-44(s0)
        if (next == sp->rx_out)
    2ce4:	fc442783          	lw	a5,-60(s0)
    2ce8:	02c7a783          	lw	a5,44(a5)
    2cec:	fd442703          	lw	a4,-44(s0)
    2cf0:	06f70263          	beq	a4,a5,2d54 <altera_avalon_jtag_uart_irq+0xe4>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
    2cf4:	fc842783          	lw	a5,-56(s0)
    2cf8:	0007a783          	lw	a5,0(a5)
    2cfc:	fcf42c23          	sw	a5,-40(s0)
    2d00:	fd842783          	lw	a5,-40(s0)
    2d04:	faf42e23          	sw	a5,-68(s0)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
    2d08:	fbc42703          	lw	a4,-68(s0)
    2d0c:	000087b7          	lui	a5,0x8
    2d10:	00f777b3          	and	a5,a4,a5
    2d14:	04078463          	beqz	a5,2d5c <altera_avalon_jtag_uart_irq+0xec>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    2d18:	fc442783          	lw	a5,-60(s0)
    2d1c:	0287a783          	lw	a5,40(a5) # 8028 <alt_get_errno+0x34>
    2d20:	fbc42703          	lw	a4,-68(s0)
    2d24:	0ff77713          	zext.b	a4,a4
    2d28:	fc442683          	lw	a3,-60(s0)
    2d2c:	00f687b3          	add	a5,a3,a5
    2d30:	02e78c23          	sb	a4,56(a5)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    2d34:	fc442783          	lw	a5,-60(s0)
    2d38:	0287a783          	lw	a5,40(a5)
    2d3c:	00178793          	add	a5,a5,1
    2d40:	7ff7f713          	and	a4,a5,2047
    2d44:	fc442783          	lw	a5,-60(s0)
    2d48:	02e7a423          	sw	a4,40(a5)
    2d4c:	00000013          	nop
      {
    2d50:	f81ff06f          	j	2cd0 <altera_avalon_jtag_uart_irq+0x60>
          break;
    2d54:	00000013          	nop
    2d58:	0080006f          	j	2d60 <altera_avalon_jtag_uart_irq+0xf0>
          break;
    2d5c:	00000013          	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, ALT_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
    2d60:	fbc42703          	lw	a4,-68(s0)
    2d64:	000107b7          	lui	a5,0x10
    2d68:	04f76463          	bltu	a4,a5,2db0 <altera_avalon_jtag_uart_irq+0x140>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    2d6c:	fc442783          	lw	a5,-60(s0)
    2d70:	0207a783          	lw	a5,32(a5) # 10020 <__alt_heap_start+0x4324>
    2d74:	ffe7f713          	and	a4,a5,-2
    2d78:	fc442783          	lw	a5,-60(s0)
    2d7c:	02e7a023          	sw	a4,32(a5)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
    2d80:	fc442783          	lw	a5,-60(s0)
    2d84:	0207a783          	lw	a5,32(a5)
    2d88:	fcf42e23          	sw	a5,-36(s0)
    2d8c:	fc842783          	lw	a5,-56(s0)
    2d90:	00478793          	add	a5,a5,4
    2d94:	00078713          	mv	a4,a5
    2d98:	fdc42783          	lw	a5,-36(s0)
    2d9c:	00f72023          	sw	a5,0(a4)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    2da0:	fc842783          	lw	a5,-56(s0)
    2da4:	00478793          	add	a5,a5,4
    2da8:	0007a783          	lw	a5,0(a5)
    2dac:	fef42023          	sw	a5,-32(s0)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    2db0:	fd042783          	lw	a5,-48(s0)
    2db4:	2007f793          	and	a5,a5,512
    2db8:	ee0780e3          	beqz	a5,2c98 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
    2dbc:	fd042783          	lw	a5,-48(s0)
    2dc0:	0107d793          	srl	a5,a5,0x10
    2dc4:	fcf42023          	sw	a5,-64(s0)

      while (space > 0 && sp->tx_out != sp->tx_in)
    2dc8:	05c0006f          	j	2e24 <altera_avalon_jtag_uart_irq+0x1b4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
    2dcc:	fc442783          	lw	a5,-60(s0)
    2dd0:	0347a783          	lw	a5,52(a5)
    2dd4:	fc442703          	lw	a4,-60(s0)
    2dd8:	00f707b3          	add	a5,a4,a5
    2ddc:	00001737          	lui	a4,0x1
    2de0:	00f707b3          	add	a5,a4,a5
    2de4:	8387c783          	lbu	a5,-1992(a5)
    2de8:	fef42223          	sw	a5,-28(s0)
    2dec:	fc842783          	lw	a5,-56(s0)
    2df0:	fe442703          	lw	a4,-28(s0)
    2df4:	00e7a023          	sw	a4,0(a5)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    2df8:	fc442783          	lw	a5,-60(s0)
    2dfc:	0347a783          	lw	a5,52(a5)
    2e00:	00178793          	add	a5,a5,1
    2e04:	7ff7f713          	and	a4,a5,2047
    2e08:	fc442783          	lw	a5,-60(s0)
    2e0c:	02e7aa23          	sw	a4,52(a5)
        
        /* indicate that the ALT_FLAG_POST routine must be called */
        postflag=1;
    2e10:	00100793          	li	a5,1
    2e14:	faf42c23          	sw	a5,-72(s0)

        space--;
    2e18:	fc042783          	lw	a5,-64(s0)
    2e1c:	fff78793          	add	a5,a5,-1
    2e20:	fcf42023          	sw	a5,-64(s0)
      while (space > 0 && sp->tx_out != sp->tx_in)
    2e24:	fc042783          	lw	a5,-64(s0)
    2e28:	00078c63          	beqz	a5,2e40 <altera_avalon_jtag_uart_irq+0x1d0>
    2e2c:	fc442783          	lw	a5,-60(s0)
    2e30:	0347a703          	lw	a4,52(a5)
    2e34:	fc442783          	lw	a5,-60(s0)
    2e38:	0307a783          	lw	a5,48(a5)
    2e3c:	f8f718e3          	bne	a4,a5,2dcc <altera_avalon_jtag_uart_irq+0x15c>
      {
        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, ALT_FLAG_SET);
      }

      if (space > 0)
    2e40:	fc042783          	lw	a5,-64(s0)
    2e44:	e4078ae3          	beqz	a5,2c98 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    2e48:	fc442783          	lw	a5,-60(s0)
    2e4c:	0207a783          	lw	a5,32(a5)
    2e50:	ffd7f713          	and	a4,a5,-3
    2e54:	fc442783          	lw	a5,-60(s0)
    2e58:	02e7a023          	sw	a4,32(a5)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    2e5c:	fc442783          	lw	a5,-60(s0)
    2e60:	0207a783          	lw	a5,32(a5)
    2e64:	fef42423          	sw	a5,-24(s0)
    2e68:	fc442783          	lw	a5,-60(s0)
    2e6c:	0007a783          	lw	a5,0(a5)
    2e70:	00478793          	add	a5,a5,4
    2e74:	00078713          	mv	a4,a5
    2e78:	fe842783          	lw	a5,-24(s0)
    2e7c:	00f72023          	sw	a5,0(a4) # 1000 <alt_avalon_i2c_master_config_get+0x20>
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    2e80:	fc842783          	lw	a5,-56(s0)
    2e84:	00478793          	add	a5,a5,4
    2e88:	0007a783          	lw	a5,0(a5)
    2e8c:	fef42623          	sw	a5,-20(s0)
  {
    2e90:	e09ff06f          	j	2c98 <altera_avalon_jtag_uart_irq+0x28>
      break;
    2e94:	00000013          	nop
      }
    }
  }
}
    2e98:	00000013          	nop
    2e9c:	05c12403          	lw	s0,92(sp)
    2ea0:	06010113          	add	sp,sp,96
    2ea4:	00008067          	ret

00002ea8 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
    2ea8:	fd010113          	add	sp,sp,-48
    2eac:	02812623          	sw	s0,44(sp)
    2eb0:	03010413          	add	s0,sp,48
    2eb4:	fca42e23          	sw	a0,-36(s0)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
    2eb8:	fdc42783          	lw	a5,-36(s0)
    2ebc:	fef42023          	sw	a5,-32(s0)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
    2ec0:	fe042783          	lw	a5,-32(s0)
    2ec4:	0007a783          	lw	a5,0(a5)
    2ec8:	00478793          	add	a5,a5,4
    2ecc:	0007a783          	lw	a5,0(a5)
    2ed0:	fef42223          	sw	a5,-28(s0)
    2ed4:	fe442783          	lw	a5,-28(s0)
    2ed8:	fef42423          	sw	a5,-24(s0)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
    2edc:	fe842783          	lw	a5,-24(s0)
    2ee0:	4007f793          	and	a5,a5,1024
    2ee4:	02078c63          	beqz	a5,2f1c <altera_avalon_jtag_uart_timeout+0x74>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
    2ee8:	fe042783          	lw	a5,-32(s0)
    2eec:	0207a783          	lw	a5,32(a5)
    2ef0:	4007e793          	or	a5,a5,1024
    2ef4:	fef42623          	sw	a5,-20(s0)
    2ef8:	fe042783          	lw	a5,-32(s0)
    2efc:	0007a783          	lw	a5,0(a5)
    2f00:	00478793          	add	a5,a5,4
    2f04:	00078713          	mv	a4,a5
    2f08:	fec42783          	lw	a5,-20(s0)
    2f0c:	00f72023          	sw	a5,0(a4)
    sp->host_inactive = 0;
    2f10:	fe042783          	lw	a5,-32(s0)
    2f14:	0207a223          	sw	zero,36(a5)
    2f18:	0340006f          	j	2f4c <altera_avalon_jtag_uart_timeout+0xa4>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
    2f1c:	fe042783          	lw	a5,-32(s0)
    2f20:	0247a703          	lw	a4,36(a5)
    2f24:	800007b7          	lui	a5,0x80000
    2f28:	ffc78793          	add	a5,a5,-4 # 7ffffffc <__alt_data_end+0x7ffdfffc>
    2f2c:	02e7e063          	bltu	a5,a4,2f4c <altera_avalon_jtag_uart_timeout+0xa4>
    sp->host_inactive++;
    2f30:	fe042783          	lw	a5,-32(s0)
    2f34:	0247a783          	lw	a5,36(a5)
    2f38:	00178713          	add	a4,a5,1
    2f3c:	fe042783          	lw	a5,-32(s0)
    2f40:	02e7a223          	sw	a4,36(a5)
    
    if (sp->host_inactive >= sp->timeout) {
    2f44:	fe042783          	lw	a5,-32(s0)
    2f48:	0247a783          	lw	a5,36(a5)
    2f4c:	0000c7b7          	lui	a5,0xc
    2f50:	9387a783          	lw	a5,-1736(a5) # b938 <_alt_tick_rate>
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, ALT_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
    2f54:	00078513          	mv	a0,a5
    2f58:	02c12403          	lw	s0,44(sp)
    2f5c:	03010113          	add	sp,sp,48
    2f60:	00008067          	ret

00002f64 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
    2f64:	fe010113          	add	sp,sp,-32
    2f68:	00812e23          	sw	s0,28(sp)
    2f6c:	02010413          	add	s0,sp,32
    2f70:	fea42623          	sw	a0,-20(s0)
    2f74:	feb42423          	sw	a1,-24(s0)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    2f78:	01c0006f          	j	2f94 <altera_avalon_jtag_uart_close+0x30>
    if (flags & O_NONBLOCK) {
    2f7c:	fe842703          	lw	a4,-24(s0)
    2f80:	000047b7          	lui	a5,0x4
    2f84:	00f777b3          	and	a5,a4,a5
    2f88:	00078663          	beqz	a5,2f94 <altera_avalon_jtag_uart_close+0x30>
      return -EWOULDBLOCK; 
    2f8c:	ff500793          	li	a5,-11
    2f90:	0300006f          	j	2fc0 <altera_avalon_jtag_uart_close+0x5c>
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    2f94:	fec42783          	lw	a5,-20(s0)
    2f98:	0347a703          	lw	a4,52(a5) # 4034 <alt_printf+0x1fc>
    2f9c:	fec42783          	lw	a5,-20(s0)
    2fa0:	0307a783          	lw	a5,48(a5)
    2fa4:	00f70c63          	beq	a4,a5,2fbc <altera_avalon_jtag_uart_close+0x58>
    2fa8:	fec42783          	lw	a5,-20(s0)
    2fac:	0247a703          	lw	a4,36(a5)
    2fb0:	fec42783          	lw	a5,-20(s0)
    2fb4:	0047a783          	lw	a5,4(a5)
    2fb8:	fcf762e3          	bltu	a4,a5,2f7c <altera_avalon_jtag_uart_close+0x18>
    }
  }

  return 0;
    2fbc:	00000793          	li	a5,0
}
    2fc0:	00078513          	mv	a0,a5
    2fc4:	01c12403          	lw	s0,28(sp)
    2fc8:	02010113          	add	sp,sp,32
    2fcc:	00008067          	ret

00002fd0 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
    2fd0:	fd010113          	add	sp,sp,-48
    2fd4:	02812623          	sw	s0,44(sp)
    2fd8:	03010413          	add	s0,sp,48
    2fdc:	fca42e23          	sw	a0,-36(s0)
    2fe0:	fcb42c23          	sw	a1,-40(s0)
    2fe4:	fcc42a23          	sw	a2,-44(s0)
  int rc = -ENOTTY;
    2fe8:	fe700793          	li	a5,-25
    2fec:	fef42423          	sw	a5,-24(s0)

  switch (req)
    2ff0:	fd842703          	lw	a4,-40(s0)
    2ff4:	000077b7          	lui	a5,0x7
    2ff8:	a0178793          	add	a5,a5,-1535 # 6a01 <_fflush_r+0x19>
    2ffc:	00f70c63          	beq	a4,a5,3014 <altera_avalon_jtag_uart_ioctl+0x44>
    3000:	fd842703          	lw	a4,-40(s0)
    3004:	000077b7          	lui	a5,0x7
    3008:	a0278793          	add	a5,a5,-1534 # 6a02 <_fflush_r+0x1a>
    300c:	06f70263          	beq	a4,a5,3070 <altera_avalon_jtag_uart_ioctl+0xa0>
      rc = 0;
    }
    break;

  default:
    break;
    3010:	0ac0006f          	j	30bc <altera_avalon_jtag_uart_ioctl+0xec>
    if (sp->timeout != INT_MAX)
    3014:	fdc42783          	lw	a5,-36(s0)
    3018:	0047a703          	lw	a4,4(a5)
    301c:	800007b7          	lui	a5,0x80000
    3020:	fff78793          	add	a5,a5,-1 # 7fffffff <__alt_data_end+0x7ffdffff>
    3024:	08f70663          	beq	a4,a5,30b0 <altera_avalon_jtag_uart_ioctl+0xe0>
      int timeout = *((int *)arg);
    3028:	fd442783          	lw	a5,-44(s0)
    302c:	0007a783          	lw	a5,0(a5)
    3030:	fef42623          	sw	a5,-20(s0)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
    3034:	fec42703          	lw	a4,-20(s0)
    3038:	00100793          	li	a5,1
    303c:	00e7de63          	bge	a5,a4,3058 <altera_avalon_jtag_uart_ioctl+0x88>
    3040:	fec42703          	lw	a4,-20(s0)
    3044:	800007b7          	lui	a5,0x80000
    3048:	fff78793          	add	a5,a5,-1 # 7fffffff <__alt_data_end+0x7ffdffff>
    304c:	00f70663          	beq	a4,a5,3058 <altera_avalon_jtag_uart_ioctl+0x88>
    3050:	fec42783          	lw	a5,-20(s0)
    3054:	00c0006f          	j	3060 <altera_avalon_jtag_uart_ioctl+0x90>
    3058:	800007b7          	lui	a5,0x80000
    305c:	ffe78793          	add	a5,a5,-2 # 7ffffffe <__alt_data_end+0x7ffdfffe>
    3060:	fdc42703          	lw	a4,-36(s0)
    3064:	00f72223          	sw	a5,4(a4)
      rc = 0;
    3068:	fe042423          	sw	zero,-24(s0)
    break;
    306c:	0440006f          	j	30b0 <altera_avalon_jtag_uart_ioctl+0xe0>
    if (sp->timeout != INT_MAX)
    3070:	fdc42783          	lw	a5,-36(s0)
    3074:	0047a703          	lw	a4,4(a5)
    3078:	800007b7          	lui	a5,0x80000
    307c:	fff78793          	add	a5,a5,-1 # 7fffffff <__alt_data_end+0x7ffdffff>
    3080:	02f70c63          	beq	a4,a5,30b8 <altera_avalon_jtag_uart_ioctl+0xe8>
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
    3084:	fdc42783          	lw	a5,-36(s0)
    3088:	0247a703          	lw	a4,36(a5)
    308c:	fdc42783          	lw	a5,-36(s0)
    3090:	0047a783          	lw	a5,4(a5)
    3094:	00f737b3          	sltu	a5,a4,a5
    3098:	0ff7f793          	zext.b	a5,a5
    309c:	00078713          	mv	a4,a5
    30a0:	fd442783          	lw	a5,-44(s0)
    30a4:	00e7a023          	sw	a4,0(a5)
      rc = 0;
    30a8:	fe042423          	sw	zero,-24(s0)
    break;
    30ac:	00c0006f          	j	30b8 <altera_avalon_jtag_uart_ioctl+0xe8>
    break;
    30b0:	00000013          	nop
    30b4:	0080006f          	j	30bc <altera_avalon_jtag_uart_ioctl+0xec>
    break;
    30b8:	00000013          	nop
  }

  return rc;
    30bc:	fe842783          	lw	a5,-24(s0)
}
    30c0:	00078513          	mv	a0,a5
    30c4:	02c12403          	lw	s0,44(sp)
    30c8:	03010113          	add	sp,sp,48
    30cc:	00008067          	ret

000030d0 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
    30d0:	fc010113          	add	sp,sp,-64
    30d4:	02112e23          	sw	ra,60(sp)
    30d8:	02812c23          	sw	s0,56(sp)
    30dc:	04010413          	add	s0,sp,64
    30e0:	fca42623          	sw	a0,-52(s0)
    30e4:	fcb42423          	sw	a1,-56(s0)
    30e8:	fcc42223          	sw	a2,-60(s0)
    30ec:	fcd42023          	sw	a3,-64(s0)
  char * ptr = buffer;
    30f0:	fc842783          	lw	a5,-56(s0)
    30f4:	fcf42823          	sw	a5,-48(s0)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
    30f8:	1280006f          	j	3220 <altera_avalon_jtag_uart_read+0x150>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
    30fc:	fcc42783          	lw	a5,-52(s0)
    3100:	0287a783          	lw	a5,40(a5)
    3104:	fcf42c23          	sw	a5,-40(s0)
      out = sp->rx_out;
    3108:	fcc42783          	lw	a5,-52(s0)
    310c:	02c7a783          	lw	a5,44(a5)
    3110:	fcf42e23          	sw	a5,-36(s0)

      if (in >= out)
    3114:	fd842703          	lw	a4,-40(s0)
    3118:	fdc42783          	lw	a5,-36(s0)
    311c:	00f76c63          	bltu	a4,a5,3134 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
    3120:	fd842703          	lw	a4,-40(s0)
    3124:	fdc42783          	lw	a5,-36(s0)
    3128:	40f707b3          	sub	a5,a4,a5
    312c:	fcf42a23          	sw	a5,-44(s0)
    3130:	0180006f          	j	3148 <altera_avalon_jtag_uart_read+0x78>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
    3134:	000017b7          	lui	a5,0x1
    3138:	80078713          	add	a4,a5,-2048 # 800 <main+0x2b8>
    313c:	fdc42783          	lw	a5,-36(s0)
    3140:	40f707b3          	sub	a5,a4,a5
    3144:	fcf42a23          	sw	a5,-44(s0)

      if (n == 0)
    3148:	fd442783          	lw	a5,-44(s0)
    314c:	06078e63          	beqz	a5,31c8 <altera_avalon_jtag_uart_read+0xf8>
        break; /* No more data available */

      if (n > space)
    3150:	fc442783          	lw	a5,-60(s0)
    3154:	fd442703          	lw	a4,-44(s0)
    3158:	00e7f663          	bgeu	a5,a4,3164 <altera_avalon_jtag_uart_read+0x94>
        n = space;
    315c:	fc442783          	lw	a5,-60(s0)
    3160:	fcf42a23          	sw	a5,-44(s0)

      memcpy(ptr, sp->rx_buf + out, n);
    3164:	fcc42783          	lw	a5,-52(s0)
    3168:	03878713          	add	a4,a5,56
    316c:	fdc42783          	lw	a5,-36(s0)
    3170:	00f707b3          	add	a5,a4,a5
    3174:	fd442603          	lw	a2,-44(s0)
    3178:	00078593          	mv	a1,a5
    317c:	fd042503          	lw	a0,-48(s0)
    3180:	3c4020ef          	jal	5544 <memcpy>
      ptr   += n;
    3184:	fd042703          	lw	a4,-48(s0)
    3188:	fd442783          	lw	a5,-44(s0)
    318c:	00f707b3          	add	a5,a4,a5
    3190:	fcf42823          	sw	a5,-48(s0)
      space -= n;
    3194:	fc442703          	lw	a4,-60(s0)
    3198:	fd442783          	lw	a5,-44(s0)
    319c:	40f707b3          	sub	a5,a4,a5
    31a0:	fcf42223          	sw	a5,-60(s0)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    31a4:	fdc42703          	lw	a4,-36(s0)
    31a8:	fd442783          	lw	a5,-44(s0)
    31ac:	00f707b3          	add	a5,a4,a5
    31b0:	7ff7f713          	and	a4,a5,2047
    31b4:	fcc42783          	lw	a5,-52(s0)
    31b8:	02e7a623          	sw	a4,44(a5)
    }
    while (space > 0);
    31bc:	fc442783          	lw	a5,-60(s0)
    31c0:	f2f04ee3          	bgtz	a5,30fc <altera_avalon_jtag_uart_read+0x2c>
    31c4:	0080006f          	j	31cc <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */
    31c8:	00000013          	nop

    /* If we read any data then return it */
    if (ptr != buffer)
    31cc:	fd042703          	lw	a4,-48(s0)
    31d0:	fc842783          	lw	a5,-56(s0)
    31d4:	04f71c63          	bne	a4,a5,322c <altera_avalon_jtag_uart_read+0x15c>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
    31d8:	fc042703          	lw	a4,-64(s0)
    31dc:	000047b7          	lui	a5,0x4
    31e0:	00f777b3          	and	a5,a4,a5
    31e4:	04079863          	bnez	a5,3234 <altera_avalon_jtag_uart_read+0x164>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
    31e8:	00000013          	nop
    31ec:	fcc42783          	lw	a5,-52(s0)
    31f0:	0287a783          	lw	a5,40(a5) # 4028 <alt_printf+0x1f0>
    31f4:	fd842703          	lw	a4,-40(s0)
    31f8:	00f71c63          	bne	a4,a5,3210 <altera_avalon_jtag_uart_read+0x140>
    31fc:	fcc42783          	lw	a5,-52(s0)
    3200:	0247a703          	lw	a4,36(a5)
    3204:	fcc42783          	lw	a5,-52(s0)
    3208:	0047a783          	lw	a5,4(a5)
    320c:	fef760e3          	bltu	a4,a5,31ec <altera_avalon_jtag_uart_read+0x11c>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
    3210:	fcc42783          	lw	a5,-52(s0)
    3214:	0287a783          	lw	a5,40(a5)
    3218:	fd842703          	lw	a4,-40(s0)
    321c:	02f70063          	beq	a4,a5,323c <altera_avalon_jtag_uart_read+0x16c>
  while (space > 0)
    3220:	fc442783          	lw	a5,-60(s0)
    3224:	ecf04ce3          	bgtz	a5,30fc <altera_avalon_jtag_uart_read+0x2c>
    3228:	0180006f          	j	3240 <altera_avalon_jtag_uart_read+0x170>
      break;
    322c:	00000013          	nop
    3230:	0100006f          	j	3240 <altera_avalon_jtag_uart_read+0x170>
      break;
    3234:	00000013          	nop
    3238:	0080006f          	j	3240 <altera_avalon_jtag_uart_read+0x170>
      break;
    323c:	00000013          	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
    3240:	fd042703          	lw	a4,-48(s0)
    3244:	fc842783          	lw	a5,-56(s0)
    3248:	06f70463          	beq	a4,a5,32b0 <altera_avalon_jtag_uart_read+0x1e0>
    NIOSV_READ_AND_CLR_CSR(NIOSV_MSTATUS_CSR, context, NIOSV_MSTATUS_MIE_MASK);
    324c:	00800793          	li	a5,8
    3250:	3007b7f3          	csrrc	a5,mstatus,a5
    3254:	fef42623          	sw	a5,-20(s0)
    return context;
    3258:	fec42783          	lw	a5,-20(s0)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
    325c:	fef42023          	sw	a5,-32(s0)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    3260:	fcc42783          	lw	a5,-52(s0)
    3264:	0207a783          	lw	a5,32(a5)
    3268:	0017e713          	or	a4,a5,1
    326c:	fcc42783          	lw	a5,-52(s0)
    3270:	02e7a023          	sw	a4,32(a5)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    3274:	fcc42783          	lw	a5,-52(s0)
    3278:	0207a783          	lw	a5,32(a5)
    327c:	fef42223          	sw	a5,-28(s0)
    3280:	fcc42783          	lw	a5,-52(s0)
    3284:	0007a783          	lw	a5,0(a5)
    3288:	00478793          	add	a5,a5,4
    328c:	00078713          	mv	a4,a5
    3290:	fe442783          	lw	a5,-28(s0)
    3294:	00f72023          	sw	a5,0(a4)
    3298:	fe042783          	lw	a5,-32(s0)
    329c:	fef42423          	sw	a5,-24(s0)
    NIOSV_SET_CSR(NIOSV_MSTATUS_CSR, context & NIOSV_MSTATUS_MIE_MASK);
    32a0:	fe842783          	lw	a5,-24(s0)
    32a4:	0087f793          	and	a5,a5,8
    32a8:	3007a073          	csrs	mstatus,a5
}
    32ac:	00000013          	nop
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
    32b0:	fd042703          	lw	a4,-48(s0)
    32b4:	fc842783          	lw	a5,-56(s0)
    32b8:	00f70a63          	beq	a4,a5,32cc <altera_avalon_jtag_uart_read+0x1fc>
    return ptr - buffer;
    32bc:	fd042703          	lw	a4,-48(s0)
    32c0:	fc842783          	lw	a5,-56(s0)
    32c4:	40f707b3          	sub	a5,a4,a5
    32c8:	0200006f          	j	32e8 <altera_avalon_jtag_uart_read+0x218>
  else if (flags & O_NONBLOCK)
    32cc:	fc042703          	lw	a4,-64(s0)
    32d0:	000047b7          	lui	a5,0x4
    32d4:	00f777b3          	and	a5,a4,a5
    32d8:	00078663          	beqz	a5,32e4 <altera_avalon_jtag_uart_read+0x214>
    return -EWOULDBLOCK;
    32dc:	ff500793          	li	a5,-11
    32e0:	0080006f          	j	32e8 <altera_avalon_jtag_uart_read+0x218>
  else
    return -EIO;
    32e4:	ffb00793          	li	a5,-5
}
    32e8:	00078513          	mv	a0,a5
    32ec:	03c12083          	lw	ra,60(sp)
    32f0:	03812403          	lw	s0,56(sp)
    32f4:	04010113          	add	sp,sp,64
    32f8:	00008067          	ret

000032fc <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
    32fc:	fc010113          	add	sp,sp,-64
    3300:	02112e23          	sw	ra,60(sp)
    3304:	02812c23          	sw	s0,56(sp)
    3308:	04010413          	add	s0,sp,64
    330c:	fca42623          	sw	a0,-52(s0)
    3310:	fcb42423          	sw	a1,-56(s0)
    3314:	fcc42223          	sw	a2,-60(s0)
    3318:	fcd42023          	sw	a3,-64(s0)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
    331c:	fc042823          	sw	zero,-48(s0)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
    3320:	fc842783          	lw	a5,-56(s0)
    3324:	fcf42c23          	sw	a5,-40(s0)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
    3328:	0ec0006f          	j	3414 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
    332c:	fcc42783          	lw	a5,-52(s0)
    3330:	0307a783          	lw	a5,48(a5) # 4030 <alt_printf+0x1f8>
    3334:	fcf42e23          	sw	a5,-36(s0)
      out = sp->tx_out;
    3338:	fcc42783          	lw	a5,-52(s0)
    333c:	0347a783          	lw	a5,52(a5)
    3340:	fcf42823          	sw	a5,-48(s0)

      if (in < out)
    3344:	fdc42703          	lw	a4,-36(s0)
    3348:	fd042783          	lw	a5,-48(s0)
    334c:	00f77e63          	bgeu	a4,a5,3368 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
    3350:	fd042703          	lw	a4,-48(s0)
    3354:	fdc42783          	lw	a5,-36(s0)
    3358:	40f707b3          	sub	a5,a4,a5
    335c:	fff78793          	add	a5,a5,-1
    3360:	fcf42a23          	sw	a5,-44(s0)
    3364:	0340006f          	j	3398 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
    3368:	fd042783          	lw	a5,-48(s0)
    336c:	00078e63          	beqz	a5,3388 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
    3370:	000017b7          	lui	a5,0x1
    3374:	80078713          	add	a4,a5,-2048 # 800 <main+0x2b8>
    3378:	fdc42783          	lw	a5,-36(s0)
    337c:	40f707b3          	sub	a5,a4,a5
    3380:	fcf42a23          	sw	a5,-44(s0)
    3384:	0140006f          	j	3398 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
    3388:	7ff00713          	li	a4,2047
    338c:	fdc42783          	lw	a5,-36(s0)
    3390:	40f707b3          	sub	a5,a4,a5
    3394:	fcf42a23          	sw	a5,-44(s0)

      if (n == 0)
    3398:	fd442783          	lw	a5,-44(s0)
    339c:	08078263          	beqz	a5,3420 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
    33a0:	fc442783          	lw	a5,-60(s0)
    33a4:	fd442703          	lw	a4,-44(s0)
    33a8:	00e7f663          	bgeu	a5,a4,33b4 <altera_avalon_jtag_uart_write+0xb8>
        n = count;
    33ac:	fc442783          	lw	a5,-60(s0)
    33b0:	fcf42a23          	sw	a5,-44(s0)

      memcpy(sp->tx_buf + in, ptr, n);
    33b4:	fcc42703          	lw	a4,-52(s0)
    33b8:	000017b7          	lui	a5,0x1
    33bc:	83878793          	add	a5,a5,-1992 # 838 <_start+0x28>
    33c0:	00f70733          	add	a4,a4,a5
    33c4:	fdc42783          	lw	a5,-36(s0)
    33c8:	00f707b3          	add	a5,a4,a5
    33cc:	fd442603          	lw	a2,-44(s0)
    33d0:	fc842583          	lw	a1,-56(s0)
    33d4:	00078513          	mv	a0,a5
    33d8:	16c020ef          	jal	5544 <memcpy>
      ptr   += n;
    33dc:	fc842703          	lw	a4,-56(s0)
    33e0:	fd442783          	lw	a5,-44(s0)
    33e4:	00f707b3          	add	a5,a4,a5
    33e8:	fcf42423          	sw	a5,-56(s0)
      count -= n;
    33ec:	fc442703          	lw	a4,-60(s0)
    33f0:	fd442783          	lw	a5,-44(s0)
    33f4:	40f707b3          	sub	a5,a4,a5
    33f8:	fcf42223          	sw	a5,-60(s0)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    33fc:	fdc42703          	lw	a4,-36(s0)
    3400:	fd442783          	lw	a5,-44(s0)
    3404:	00f707b3          	add	a5,a4,a5
    3408:	7ff7f713          	and	a4,a5,2047
    340c:	fcc42783          	lw	a5,-52(s0)
    3410:	02e7a823          	sw	a4,48(a5)
    while (count > 0)
    3414:	fc442783          	lw	a5,-60(s0)
    3418:	f0f04ae3          	bgtz	a5,332c <altera_avalon_jtag_uart_write+0x30>
    341c:	0080006f          	j	3424 <altera_avalon_jtag_uart_write+0x128>
        break;
    3420:	00000013          	nop
    NIOSV_READ_AND_CLR_CSR(NIOSV_MSTATUS_CSR, context, NIOSV_MSTATUS_MIE_MASK);
    3424:	00800793          	li	a5,8
    3428:	3007b7f3          	csrrc	a5,mstatus,a5
    342c:	fef42623          	sw	a5,-20(s0)
    return context;
    3430:	fec42783          	lw	a5,-20(s0)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
    3434:	fef42023          	sw	a5,-32(s0)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    3438:	fcc42783          	lw	a5,-52(s0)
    343c:	0207a783          	lw	a5,32(a5)
    3440:	0027e713          	or	a4,a5,2
    3444:	fcc42783          	lw	a5,-52(s0)
    3448:	02e7a023          	sw	a4,32(a5)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    344c:	fcc42783          	lw	a5,-52(s0)
    3450:	0207a783          	lw	a5,32(a5)
    3454:	fef42223          	sw	a5,-28(s0)
    3458:	fcc42783          	lw	a5,-52(s0)
    345c:	0007a783          	lw	a5,0(a5)
    3460:	00478793          	add	a5,a5,4
    3464:	00078713          	mv	a4,a5
    3468:	fe442783          	lw	a5,-28(s0)
    346c:	00f72023          	sw	a5,0(a4)
    3470:	fe042783          	lw	a5,-32(s0)
    3474:	fef42423          	sw	a5,-24(s0)
    NIOSV_SET_CSR(NIOSV_MSTATUS_CSR, context & NIOSV_MSTATUS_MIE_MASK);
    3478:	fe842783          	lw	a5,-24(s0)
    347c:	0087f793          	and	a5,a5,8
    3480:	3007a073          	csrs	mstatus,a5
}
    3484:	00000013          	nop
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    3488:	fc442783          	lw	a5,-60(s0)
    348c:	04f05463          	blez	a5,34d4 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
    3490:	fc042703          	lw	a4,-64(s0)
    3494:	000047b7          	lui	a5,0x4
    3498:	00f777b3          	and	a5,a4,a5
    349c:	04079263          	bnez	a5,34e0 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
    34a0:	00000013          	nop
    34a4:	fcc42783          	lw	a5,-52(s0)
    34a8:	0347a783          	lw	a5,52(a5) # 4034 <alt_printf+0x1fc>
    34ac:	fd042703          	lw	a4,-48(s0)
    34b0:	00f71c63          	bne	a4,a5,34c8 <altera_avalon_jtag_uart_write+0x1cc>
    34b4:	fcc42783          	lw	a5,-52(s0)
    34b8:	0247a703          	lw	a4,36(a5)
    34bc:	fcc42783          	lw	a5,-52(s0)
    34c0:	0047a783          	lw	a5,4(a5)
    34c4:	fef760e3          	bltu	a4,a5,34a4 <altera_avalon_jtag_uart_write+0x1a8>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
    34c8:	fcc42783          	lw	a5,-52(s0)
    34cc:	0247a783          	lw	a5,36(a5)
    34d0:	00079c63          	bnez	a5,34e8 <altera_avalon_jtag_uart_write+0x1ec>
         break;
    }
  }
  while (count > 0);
    34d4:	fc442783          	lw	a5,-60(s0)
    34d8:	f2f04ee3          	bgtz	a5,3414 <altera_avalon_jtag_uart_write+0x118>
    34dc:	0100006f          	j	34ec <altera_avalon_jtag_uart_write+0x1f0>
        break;
    34e0:	00000013          	nop
    34e4:	0080006f          	j	34ec <altera_avalon_jtag_uart_write+0x1f0>
         break;
    34e8:	00000013          	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
    34ec:	fc842703          	lw	a4,-56(s0)
    34f0:	fd842783          	lw	a5,-40(s0)
    34f4:	00f70a63          	beq	a4,a5,3508 <altera_avalon_jtag_uart_write+0x20c>
    return ptr - start;
    34f8:	fc842703          	lw	a4,-56(s0)
    34fc:	fd842783          	lw	a5,-40(s0)
    3500:	40f707b3          	sub	a5,a4,a5
    3504:	0200006f          	j	3524 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
    3508:	fc042703          	lw	a4,-64(s0)
    350c:	000047b7          	lui	a5,0x4
    3510:	00f777b3          	and	a5,a4,a5
    3514:	00078663          	beqz	a5,3520 <altera_avalon_jtag_uart_write+0x224>
    return -EWOULDBLOCK;
    3518:	ff500793          	li	a5,-11
    351c:	0080006f          	j	3524 <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
    3520:	ffb00793          	li	a5,-5
}
    3524:	00078513          	mv	a0,a5
    3528:	03c12083          	lw	ra,60(sp)
    352c:	03812403          	lw	s0,56(sp)
    3530:	04010113          	add	sp,sp,64
    3534:	00008067          	ret

00003538 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    3538:	fc010113          	add	sp,sp,-64
    353c:	02812e23          	sw	s0,60(sp)
    3540:	04010413          	add	s0,sp,64
    3544:	fca42623          	sw	a0,-52(s0)
    3548:	fcb42423          	sw	a1,-56(s0)
    354c:	fcc42223          	sw	a2,-60(s0)
    3550:	fcd42023          	sw	a3,-64(s0)
  alt_irq_context irq_context;
  alt_u64 current_nticks = 0;
    3554:	00000713          	li	a4,0
    3558:	00000793          	li	a5,0
    355c:	fee42423          	sw	a4,-24(s0)
    3560:	fef42623          	sw	a5,-20(s0)
    3564:	0000c7b7          	lui	a5,0xc
    3568:	9387a783          	lw	a5,-1736(a5) # b938 <_alt_tick_rate>
  
  if (alt_ticks_per_second ())
    356c:	12078063          	beqz	a5,368c <alt_alarm_start+0x154>
  {
    if (alarm)
    3570:	fcc42783          	lw	a5,-52(s0)
    3574:	10078863          	beqz	a5,3684 <alt_alarm_start+0x14c>
    {
      alarm->callback = callback;
    3578:	fcc42783          	lw	a5,-52(s0)
    357c:	fc442703          	lw	a4,-60(s0)
    3580:	00e7a823          	sw	a4,16(a5)
      alarm->context  = context;
    3584:	fcc42783          	lw	a5,-52(s0)
    3588:	fc042703          	lw	a4,-64(s0)
    358c:	00e7aa23          	sw	a4,20(a5)
    NIOSV_READ_AND_CLR_CSR(NIOSV_MSTATUS_CSR, context, NIOSV_MSTATUS_MIE_MASK);
    3590:	00800793          	li	a5,8
    3594:	3007b7f3          	csrrc	a5,mstatus,a5
    3598:	fef42223          	sw	a5,-28(s0)
    return context;
    359c:	fe442783          	lw	a5,-28(s0)
 
      irq_context = alt_irq_disable_all ();
    35a0:	fcf42a23          	sw	a5,-44(s0)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u64 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    35a4:	0000c7b7          	lui	a5,0xc
    35a8:	9407a703          	lw	a4,-1728(a5) # b940 <_alt_nticks>
    35ac:	9447a783          	lw	a5,-1724(a5)
      
      current_nticks = alt_nticks();
    35b0:	fee42423          	sw	a4,-24(s0)
    35b4:	fef42623          	sw	a5,-20(s0)
      
      alarm->time = (alt_u64)nticks + current_nticks + 1; 
    35b8:	fc842783          	lw	a5,-56(s0)
    35bc:	00078813          	mv	a6,a5
    35c0:	00000893          	li	a7,0
    35c4:	fe842603          	lw	a2,-24(s0)
    35c8:	fec42683          	lw	a3,-20(s0)
    35cc:	00c80733          	add	a4,a6,a2
    35d0:	00070593          	mv	a1,a4
    35d4:	0105b5b3          	sltu	a1,a1,a6
    35d8:	00d887b3          	add	a5,a7,a3
    35dc:	00f586b3          	add	a3,a1,a5
    35e0:	00068793          	mv	a5,a3
    35e4:	00070613          	mv	a2,a4
    35e8:	00078693          	mv	a3,a5
    35ec:	00100513          	li	a0,1
    35f0:	00000593          	li	a1,0
    35f4:	00a60733          	add	a4,a2,a0
    35f8:	00070813          	mv	a6,a4
    35fc:	00c83833          	sltu	a6,a6,a2
    3600:	00b687b3          	add	a5,a3,a1
    3604:	00f806b3          	add	a3,a6,a5
    3608:	00068793          	mv	a5,a3
    360c:	fcc42683          	lw	a3,-52(s0)
    3610:	00e6a423          	sw	a4,8(a3)
    3614:	00f6a623          	sw	a5,12(a3)
          
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    3618:	fcc42783          	lw	a5,-52(s0)
    361c:	82018713          	add	a4,gp,-2016 # a138 <alt_alarm_list>
    3620:	fce42e23          	sw	a4,-36(s0)
    3624:	fef42023          	sw	a5,-32(s0)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    3628:	fe042783          	lw	a5,-32(s0)
    362c:	fdc42703          	lw	a4,-36(s0)
    3630:	00e7a223          	sw	a4,4(a5)
  entry->next     = list->next;
    3634:	fdc42783          	lw	a5,-36(s0)
    3638:	0007a703          	lw	a4,0(a5)
    363c:	fe042783          	lw	a5,-32(s0)
    3640:	00e7a023          	sw	a4,0(a5)

  list->next->previous = entry;
    3644:	fdc42783          	lw	a5,-36(s0)
    3648:	0007a783          	lw	a5,0(a5)
    364c:	fe042703          	lw	a4,-32(s0)
    3650:	00e7a223          	sw	a4,4(a5)
  list->next           = entry;
    3654:	fdc42783          	lw	a5,-36(s0)
    3658:	fe042703          	lw	a4,-32(s0)
    365c:	00e7a023          	sw	a4,0(a5)
}
    3660:	00000013          	nop
    3664:	fd442783          	lw	a5,-44(s0)
    3668:	fcf42c23          	sw	a5,-40(s0)
    NIOSV_SET_CSR(NIOSV_MSTATUS_CSR, context & NIOSV_MSTATUS_MIE_MASK);
    366c:	fd842783          	lw	a5,-40(s0)
    3670:	0087f793          	and	a5,a5,8
    3674:	3007a073          	csrs	mstatus,a5
}
    3678:	00000013          	nop
      alt_irq_enable_all (irq_context);

      return 0;
    367c:	00000793          	li	a5,0
    3680:	0100006f          	j	3690 <alt_alarm_start+0x158>
    }
    else
    {
      return -EINVAL;
    3684:	fea00793          	li	a5,-22
    3688:	0080006f          	j	3690 <alt_alarm_start+0x158>
    }
  }
  else
  {
    return -ENOTSUP;
    368c:	f7a00793          	li	a5,-134
  }
}
    3690:	00078513          	mv	a0,a5
    3694:	03c12403          	lw	s0,60(sp)
    3698:	04010113          	add	sp,sp,64
    369c:	00008067          	ret

000036a0 <alt_busy_sleep>:

// For a 50 Mhz clock, this is 1,202,590,842.
#define US_PER_OUTER_LOOP ((alt_u64)CLOCKS_PER_OUTER_LOOP / (alt_u64)CPU_FREQUENCY_MHZ)

unsigned int alt_busy_sleep (unsigned int us)
{
    36a0:	fd010113          	add	sp,sp,-48
    36a4:	02112623          	sw	ra,44(sp)
    36a8:	02812423          	sw	s0,40(sp)
    36ac:	03010413          	add	s0,sp,48
    36b0:	fca42e23          	sw	a0,-36(s0)
 * is connected, use that. If no timer agent is connected, fallback to a low accuracy busy
 * loop. If accurate timing is desired for busy sleep (used by usleep), please be sure to
 * provide a timestamp source, or connect the timer agent.
 */
#if HAL_TIMESTAMP_ENABLED
    alt_timestamp_start();
    36b4:	4a1000ef          	jal	4354 <alt_timestamp_start>
    const alt_timestamp_type end_time = (CPU_FREQUENCY_MHZ * us);
    36b8:	fdc42703          	lw	a4,-36(s0)
    36bc:	00070793          	mv	a5,a4
    36c0:	00179793          	sll	a5,a5,0x1
    36c4:	00e787b3          	add	a5,a5,a4
    36c8:	00379793          	sll	a5,a5,0x3
    36cc:	00e787b3          	add	a5,a5,a4
    36d0:	00179793          	sll	a5,a5,0x1
    36d4:	fef42423          	sw	a5,-24(s0)
    36d8:	fe042623          	sw	zero,-20(s0)
    while (alt_timestamp() < end_time) {
    36dc:	00000013          	nop
    36e0:	4b5000ef          	jal	4394 <alt_timestamp>
    36e4:	00050713          	mv	a4,a0
    36e8:	00058793          	mv	a5,a1
    36ec:	fec42683          	lw	a3,-20(s0)
    36f0:	00078613          	mv	a2,a5
    36f4:	fed666e3          	bltu	a2,a3,36e0 <alt_busy_sleep+0x40>
    36f8:	fec42683          	lw	a3,-20(s0)
    36fc:	00078613          	mv	a2,a5
    3700:	00c69863          	bne	a3,a2,3710 <alt_busy_sleep+0x70>
    3704:	fe842683          	lw	a3,-24(s0)
    3708:	00070793          	mv	a5,a4
    370c:	fcd7eae3          	bltu	a5,a3,36e0 <alt_busy_sleep+0x40>
        );
    }
#endif
#endif /* #ifndef ALT_SIM_OPTIMIZE */

  return 0;
    3710:	00000793          	li	a5,0
}
    3714:	00078513          	mv	a0,a5
    3718:	02c12083          	lw	ra,44(sp)
    371c:	02812403          	lw	s0,40(sp)
    3720:	03010113          	add	sp,sp,48
    3724:	00008067          	ret

00003728 <alt_dcache_flush_all>:

/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */
void alt_dcache_flush_all (void)
{
    3728:	ff010113          	add	sp,sp,-16
    372c:	00812623          	sw	s0,12(sp)
    3730:	01010413          	add	s0,sp,16
    for (i = (char*)0; i < (char*) ALT_CPU_DCACHE_SIZE; i+= ALT_CPU_DCACHE_LINE_SIZE)
    { 
      DCACHE_CLEAN_BY_INDEX_VAL(i); 
    }
#endif
}
    3734:	00000013          	nop
    3738:	00c12403          	lw	s0,12(sp)
    373c:	01010113          	add	sp,sp,16
    3740:	00008067          	ret

00003744 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    3744:	fe010113          	add	sp,sp,-32
    3748:	00812e23          	sw	s0,28(sp)
    374c:	02010413          	add	s0,sp,32
    3750:	fea42623          	sw	a0,-20(s0)
    3754:	feb42423          	sw	a1,-24(s0)
    3758:	fec42223          	sw	a2,-28(s0)
  return len;
    375c:	fe442783          	lw	a5,-28(s0)
}
    3760:	00078513          	mv	a0,a5
    3764:	01c12403          	lw	s0,28(sp)
    3768:	02010113          	add	sp,sp,32
    376c:	00008067          	ret

00003770 <alt_dev_reg>:
    }
    /* all other elements are set to zero */
  };
  
int alt_dev_reg (alt_dev* dev)
{
    3770:	fe010113          	add	sp,sp,-32
    3774:	00112e23          	sw	ra,28(sp)
    3778:	00812c23          	sw	s0,24(sp)
    377c:	02010413          	add	s0,sp,32
    3780:	fea42623          	sw	a0,-20(s0)
    return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    3784:	81018593          	add	a1,gp,-2032 # a128 <alt_dev_list>
    3788:	fec42503          	lw	a0,-20(s0)
    378c:	060000ef          	jal	37ec <alt_dev_llist_insert>
    3790:	00050793          	mv	a5,a0
}
    3794:	00078513          	mv	a0,a5
    3798:	01c12083          	lw	ra,28(sp)
    379c:	01812403          	lw	s0,24(sp)
    37a0:	02010113          	add	sp,sp,32
    37a4:	00008067          	ret

000037a8 <alt_get_errno>:
    37a8:	ff010113          	add	sp,sp,-16
    37ac:	00112623          	sw	ra,12(sp)
    37b0:	00812423          	sw	s0,8(sp)
    37b4:	01010413          	add	s0,sp,16
    37b8:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    37bc:	00078a63          	beqz	a5,37d0 <alt_get_errno+0x28>
    37c0:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    37c4:	000780e7          	jalr	a5
    37c8:	00050793          	mv	a5,a0
    37cc:	00c0006f          	j	37d8 <alt_get_errno+0x30>
    37d0:	0000c7b7          	lui	a5,0xc
    37d4:	95478793          	add	a5,a5,-1708 # b954 <errno>
    37d8:	00078513          	mv	a0,a5
    37dc:	00c12083          	lw	ra,12(sp)
    37e0:	00812403          	lw	s0,8(sp)
    37e4:	01010113          	add	sp,sp,16
    37e8:	00008067          	ret

000037ec <alt_dev_llist_insert>:
{
    37ec:	fd010113          	add	sp,sp,-48
    37f0:	02112623          	sw	ra,44(sp)
    37f4:	02812423          	sw	s0,40(sp)
    37f8:	03010413          	add	s0,sp,48
    37fc:	fca42e23          	sw	a0,-36(s0)
    3800:	fcb42c23          	sw	a1,-40(s0)
  if (!dev || !dev->name)
    3804:	fdc42783          	lw	a5,-36(s0)
    3808:	00078863          	beqz	a5,3818 <alt_dev_llist_insert+0x2c>
    380c:	fdc42783          	lw	a5,-36(s0)
    3810:	0087a783          	lw	a5,8(a5)
    3814:	00079e63          	bnez	a5,3830 <alt_dev_llist_insert+0x44>
    ALT_ERRNO = EINVAL;
    3818:	f91ff0ef          	jal	37a8 <alt_get_errno>
    381c:	00050713          	mv	a4,a0
    3820:	01600793          	li	a5,22
    3824:	00f72023          	sw	a5,0(a4)
    return -EINVAL;
    3828:	fea00793          	li	a5,-22
    382c:	0540006f          	j	3880 <alt_dev_llist_insert+0x94>
  alt_llist_insert(list, &dev->llist);
    3830:	fdc42783          	lw	a5,-36(s0)
    3834:	fd842703          	lw	a4,-40(s0)
    3838:	fee42423          	sw	a4,-24(s0)
    383c:	fef42623          	sw	a5,-20(s0)
  entry->previous = list;
    3840:	fec42783          	lw	a5,-20(s0)
    3844:	fe842703          	lw	a4,-24(s0)
    3848:	00e7a223          	sw	a4,4(a5)
  entry->next     = list->next;
    384c:	fe842783          	lw	a5,-24(s0)
    3850:	0007a703          	lw	a4,0(a5)
    3854:	fec42783          	lw	a5,-20(s0)
    3858:	00e7a023          	sw	a4,0(a5)
  list->next->previous = entry;
    385c:	fe842783          	lw	a5,-24(s0)
    3860:	0007a783          	lw	a5,0(a5)
    3864:	fec42703          	lw	a4,-20(s0)
    3868:	00e7a223          	sw	a4,4(a5)
  list->next           = entry;
    386c:	fe842783          	lw	a5,-24(s0)
    3870:	fec42703          	lw	a4,-20(s0)
    3874:	00e7a023          	sw	a4,0(a5)
}
    3878:	00000013          	nop
  return 0;  
    387c:	00000793          	li	a5,0
}
    3880:	00078513          	mv	a0,a5
    3884:	02c12083          	lw	ra,44(sp)
    3888:	02812403          	lw	s0,40(sp)
    388c:	03010113          	add	sp,sp,48
    3890:	00008067          	ret

00003894 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    3894:	fe010113          	add	sp,sp,-32
    3898:	00112e23          	sw	ra,28(sp)
    389c:	00812c23          	sw	s0,24(sp)
    38a0:	02010413          	add	s0,sp,32
  constructor* ctor;

  for (ctor = __init_array_start; ctor < __init_array_end; ctor++)
    38a4:	000097b7          	lui	a5,0x9
    38a8:	8fc78793          	add	a5,a5,-1796 # 88fc <__init_array_start>
    38ac:	fef42623          	sw	a5,-20(s0)
    38b0:	01c0006f          	j	38cc <_do_ctors+0x38>
        (*ctor) (); 
    38b4:	fec42783          	lw	a5,-20(s0)
    38b8:	0007a783          	lw	a5,0(a5)
    38bc:	000780e7          	jalr	a5
  for (ctor = __init_array_start; ctor < __init_array_end; ctor++)
    38c0:	fec42783          	lw	a5,-20(s0)
    38c4:	00478793          	add	a5,a5,4
    38c8:	fef42623          	sw	a5,-20(s0)
    38cc:	fec42703          	lw	a4,-20(s0)
    38d0:	000097b7          	lui	a5,0x9
    38d4:	90478793          	add	a5,a5,-1788 # 8904 <__fini_array_end>
    38d8:	fcf76ee3          	bltu	a4,a5,38b4 <_do_ctors+0x20>
}
    38dc:	00000013          	nop
    38e0:	00000013          	nop
    38e4:	01c12083          	lw	ra,28(sp)
    38e8:	01812403          	lw	s0,24(sp)
    38ec:	02010113          	add	sp,sp,32
    38f0:	00008067          	ret

000038f4 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    38f4:	fe010113          	add	sp,sp,-32
    38f8:	00112e23          	sw	ra,28(sp)
    38fc:	00812c23          	sw	s0,24(sp)
    3900:	02010413          	add	s0,sp,32
  destructor* dtor;

  for (dtor = &__fini_array_end[-1]; dtor >= __fini_array_start; dtor--)
    3904:	000097b7          	lui	a5,0x9
    3908:	90078793          	add	a5,a5,-1792 # 8900 <__init_array_start+0x4>
    390c:	fef42623          	sw	a5,-20(s0)
    3910:	01c0006f          	j	392c <_do_dtors+0x38>
        (*dtor) (); 
    3914:	fec42783          	lw	a5,-20(s0)
    3918:	0007a783          	lw	a5,0(a5)
    391c:	000780e7          	jalr	a5
  for (dtor = &__fini_array_end[-1]; dtor >= __fini_array_start; dtor--)
    3920:	fec42783          	lw	a5,-20(s0)
    3924:	ffc78793          	add	a5,a5,-4
    3928:	fef42623          	sw	a5,-20(s0)
    392c:	fec42703          	lw	a4,-20(s0)
    3930:	000097b7          	lui	a5,0x9
    3934:	90478793          	add	a5,a5,-1788 # 8904 <__fini_array_end>
    3938:	fcf77ee3          	bgeu	a4,a5,3914 <_do_dtors+0x20>
}
    393c:	00000013          	nop
    3940:	00000013          	nop
    3944:	01c12083          	lw	ra,28(sp)
    3948:	01812403          	lw	s0,24(sp)
    394c:	02010113          	add	sp,sp,32
    3950:	00008067          	ret

00003954 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    3954:	fd010113          	add	sp,sp,-48
    3958:	02812623          	sw	s0,44(sp)
    395c:	03010413          	add	s0,sp,48
    3960:	fca42e23          	sw	a0,-36(s0)
    3964:	fcb42c23          	sw	a1,-40(s0)
    alt_dev* next=NULL; 
    3968:	fe042223          	sw	zero,-28(s0)
    alt_32   len=0;
    396c:	fe042423          	sw	zero,-24(s0)
    alt_32   MAX_STRING_LENGTH=1000;
    3970:	3e800793          	li	a5,1000
    3974:	fef42623          	sw	a5,-20(s0)
    
    if (llist == NULL) { return NULL; }
    3978:	fd842783          	lw	a5,-40(s0)
    397c:	00079663          	bnez	a5,3988 <alt_find_dev+0x34>
    3980:	00000793          	li	a5,0
    3984:	0e00006f          	j	3a64 <alt_find_dev+0x110>
    next = (alt_dev*) llist->next;
    3988:	fd842783          	lw	a5,-40(s0)
    398c:	0007a783          	lw	a5,0(a5)
    3990:	fef42223          	sw	a5,-28(s0)
    /*
     * Check each list entry in turn, until a match is found, or we reach the
     * end of the list (i.e. next winds up pointing back to the list head).
     */ 

    while (next != (alt_dev*) llist)
    3994:	0c00006f          	j	3a54 <alt_find_dev+0x100>
    {
        len=0;
    3998:	fe042423          	sw	zero,-24(s0)
        while ((name[len] != 0) && (next->name[len]!=0) && (len < MAX_STRING_LENGTH))
    399c:	0380006f          	j	39d4 <alt_find_dev+0x80>
        {
            if (next->name[len] != name[len]) { break; }
    39a0:	fe442783          	lw	a5,-28(s0)
    39a4:	0087a703          	lw	a4,8(a5)
    39a8:	fe842783          	lw	a5,-24(s0)
    39ac:	00f707b3          	add	a5,a4,a5
    39b0:	0007c703          	lbu	a4,0(a5)
    39b4:	fe842783          	lw	a5,-24(s0)
    39b8:	fdc42683          	lw	a3,-36(s0)
    39bc:	00f687b3          	add	a5,a3,a5
    39c0:	0007c783          	lbu	a5,0(a5)
    39c4:	04f71663          	bne	a4,a5,3a10 <alt_find_dev+0xbc>
            len++;
    39c8:	fe842783          	lw	a5,-24(s0)
    39cc:	00178793          	add	a5,a5,1
    39d0:	fef42423          	sw	a5,-24(s0)
        while ((name[len] != 0) && (next->name[len]!=0) && (len < MAX_STRING_LENGTH))
    39d4:	fe842783          	lw	a5,-24(s0)
    39d8:	fdc42703          	lw	a4,-36(s0)
    39dc:	00f707b3          	add	a5,a4,a5
    39e0:	0007c783          	lbu	a5,0(a5)
    39e4:	02078863          	beqz	a5,3a14 <alt_find_dev+0xc0>
    39e8:	fe442783          	lw	a5,-28(s0)
    39ec:	0087a703          	lw	a4,8(a5)
    39f0:	fe842783          	lw	a5,-24(s0)
    39f4:	00f707b3          	add	a5,a4,a5
    39f8:	0007c783          	lbu	a5,0(a5)
    39fc:	00078c63          	beqz	a5,3a14 <alt_find_dev+0xc0>
    3a00:	fe842703          	lw	a4,-24(s0)
    3a04:	fec42783          	lw	a5,-20(s0)
    3a08:	f8f74ce3          	blt	a4,a5,39a0 <alt_find_dev+0x4c>
    3a0c:	0080006f          	j	3a14 <alt_find_dev+0xc0>
            if (next->name[len] != name[len]) { break; }
    3a10:	00000013          	nop
        }
    
        /* match found */
        if ((name[len] == 0) && (next->name[len]==0)) {  return next; }
    3a14:	fe842783          	lw	a5,-24(s0)
    3a18:	fdc42703          	lw	a4,-36(s0)
    3a1c:	00f707b3          	add	a5,a4,a5
    3a20:	0007c783          	lbu	a5,0(a5)
    3a24:	02079263          	bnez	a5,3a48 <alt_find_dev+0xf4>
    3a28:	fe442783          	lw	a5,-28(s0)
    3a2c:	0087a703          	lw	a4,8(a5)
    3a30:	fe842783          	lw	a5,-24(s0)
    3a34:	00f707b3          	add	a5,a4,a5
    3a38:	0007c783          	lbu	a5,0(a5)
    3a3c:	00079663          	bnez	a5,3a48 <alt_find_dev+0xf4>
    3a40:	fe442783          	lw	a5,-28(s0)
    3a44:	0200006f          	j	3a64 <alt_find_dev+0x110>

        next = (alt_dev*) next->llist.next;
    3a48:	fe442783          	lw	a5,-28(s0)
    3a4c:	0007a783          	lw	a5,0(a5)
    3a50:	fef42223          	sw	a5,-28(s0)
    while (next != (alt_dev*) llist)
    3a54:	fe442703          	lw	a4,-28(s0)
    3a58:	fd842783          	lw	a5,-40(s0)
    3a5c:	f2f71ee3          	bne	a4,a5,3998 <alt_find_dev+0x44>
    }
  
    /* No match found */
  
    return NULL;
    3a60:	00000793          	li	a5,0
}
    3a64:	00078513          	mv	a0,a5
    3a68:	02c12403          	lw	s0,44(sp)
    3a6c:	03010113          	add	sp,sp,48
    3a70:	00008067          	ret

00003a74 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    3a74:	ff010113          	add	sp,sp,-16
    3a78:	00812623          	sw	s0,12(sp)
    3a7c:	01010413          	add	s0,sp,16
#if ALT_CPU_ICACHE_SIZE > 0
    __asm__ volatile("fence.i" ::: "memory");
#endif
}
    3a80:	00000013          	nop
    3a84:	00c12403          	lw	s0,12(sp)
    3a88:	01010113          	add	sp,sp,16
    3a8c:	00008067          	ret

00003a90 <alt_ic_isr_register>:
  * @return                 0 if successful, else error (-1)
  */
int 
alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    3a90:	fd010113          	add	sp,sp,-48
    3a94:	02112623          	sw	ra,44(sp)
    3a98:	02812423          	sw	s0,40(sp)
    3a9c:	03010413          	add	s0,sp,48
    3aa0:	fea42623          	sw	a0,-20(s0)
    3aa4:	feb42423          	sw	a1,-24(s0)
    3aa8:	fec42223          	sw	a2,-28(s0)
    3aac:	fed42023          	sw	a3,-32(s0)
    3ab0:	fce42e23          	sw	a4,-36(s0)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    3ab4:	fdc42703          	lw	a4,-36(s0)
    3ab8:	fe042683          	lw	a3,-32(s0)
    3abc:	fe442603          	lw	a2,-28(s0)
    3ac0:	fe842583          	lw	a1,-24(s0)
    3ac4:	fec42503          	lw	a0,-20(s0)
    3ac8:	01c000ef          	jal	3ae4 <alt_iic_isr_register>
    3acc:	00050793          	mv	a5,a0
}  
    3ad0:	00078513          	mv	a0,a5
    3ad4:	02c12083          	lw	ra,44(sp)
    3ad8:	02812403          	lw	s0,40(sp)
    3adc:	03010113          	add	sp,sp,48
    3ae0:	00008067          	ret

00003ae4 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    3ae4:	fa010113          	add	sp,sp,-96
    3ae8:	04812e23          	sw	s0,92(sp)
    3aec:	06010413          	add	s0,sp,96
    3af0:	faa42e23          	sw	a0,-68(s0)
    3af4:	fab42c23          	sw	a1,-72(s0)
    3af8:	fac42a23          	sw	a2,-76(s0)
    3afc:	fad42823          	sw	a3,-80(s0)
    3b00:	fae42623          	sw	a4,-84(s0)
  int rc = -EINVAL;  
    3b04:	fea00793          	li	a5,-22
    3b08:	fcf42223          	sw	a5,-60(s0)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    3b0c:	fb842783          	lw	a5,-72(s0)
    3b10:	fcf42423          	sw	a5,-56(s0)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    3b14:	fc842703          	lw	a4,-56(s0)
    3b18:	00f00793          	li	a5,15
    3b1c:	12e7c863          	blt	a5,a4,3c4c <alt_iic_isr_register+0x168>
    NIOSV_READ_AND_CLR_CSR(NIOSV_MSTATUS_CSR, context, NIOSV_MSTATUS_MIE_MASK);
    3b20:	00800793          	li	a5,8
    3b24:	3007b7f3          	csrrc	a5,mstatus,a5
    3b28:	fcf42823          	sw	a5,-48(s0)
    return context;
    3b2c:	fd042783          	lw	a5,-48(s0)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    3b30:	fcf42623          	sw	a5,-52(s0)

    alt_irq[id].handler = isr;
    3b34:	0000c7b7          	lui	a5,0xc
    3b38:	98c78713          	add	a4,a5,-1652 # b98c <alt_irq>
    3b3c:	fc842783          	lw	a5,-56(s0)
    3b40:	00379793          	sll	a5,a5,0x3
    3b44:	00f707b3          	add	a5,a4,a5
    3b48:	fb442703          	lw	a4,-76(s0)
    3b4c:	00e7a023          	sw	a4,0(a5)
    alt_irq[id].context = isr_context;
    3b50:	0000c7b7          	lui	a5,0xc
    3b54:	98c78713          	add	a4,a5,-1652 # b98c <alt_irq>
    3b58:	fc842783          	lw	a5,-56(s0)
    3b5c:	00379793          	sll	a5,a5,0x3
    3b60:	00f707b3          	add	a5,a4,a5
    3b64:	fb042703          	lw	a4,-80(s0)
    3b68:	00e7a223          	sw	a4,4(a5)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    3b6c:	fb442783          	lw	a5,-76(s0)
    3b70:	06078263          	beqz	a5,3bd4 <alt_iic_isr_register+0xf0>
    3b74:	fc842783          	lw	a5,-56(s0)
    3b78:	fbc42703          	lw	a4,-68(s0)
    3b7c:	fce42a23          	sw	a4,-44(s0)
    3b80:	fcf42c23          	sw	a5,-40(s0)
    int rc = ALT_REMAP_IRQ_NUM(irq);
    3b84:	fd842703          	lw	a4,-40(s0)
    3b88:	00f00793          	li	a5,15
    3b8c:	00e7e863          	bltu	a5,a4,3b9c <alt_iic_isr_register+0xb8>
    3b90:	fd842783          	lw	a5,-40(s0)
    3b94:	01078793          	add	a5,a5,16
    3b98:	0080006f          	j	3ba0 <alt_iic_isr_register+0xbc>
    3b9c:	fff00793          	li	a5,-1
    3ba0:	fcf42e23          	sw	a5,-36(s0)
    if (rc < 0)
    3ba4:	fdc42783          	lw	a5,-36(s0)
    3ba8:	0007d663          	bgez	a5,3bb4 <alt_iic_isr_register+0xd0>
        return rc;
    3bac:	fdc42783          	lw	a5,-36(s0)
    3bb0:	0800006f          	j	3c30 <alt_iic_isr_register+0x14c>
        irq = (alt_u32)rc;
    3bb4:	fdc42783          	lw	a5,-36(s0)
    3bb8:	fcf42c23          	sw	a5,-40(s0)
    NIOSV_SET_CSR(NIOSV_MIE_CSR, 0x1 << irq);
    3bbc:	fd842783          	lw	a5,-40(s0)
    3bc0:	00100713          	li	a4,1
    3bc4:	00f717b3          	sll	a5,a4,a5
    3bc8:	3047a073          	csrs	mie,a5
    return 0;
    3bcc:	00000793          	li	a5,0
    3bd0:	0600006f          	j	3c30 <alt_iic_isr_register+0x14c>
    3bd4:	fc842783          	lw	a5,-56(s0)
    3bd8:	fbc42703          	lw	a4,-68(s0)
    3bdc:	fee42023          	sw	a4,-32(s0)
    3be0:	fef42223          	sw	a5,-28(s0)
    int rc = ALT_REMAP_IRQ_NUM(irq);
    3be4:	fe442703          	lw	a4,-28(s0)
    3be8:	00f00793          	li	a5,15
    3bec:	00e7e863          	bltu	a5,a4,3bfc <alt_iic_isr_register+0x118>
    3bf0:	fe442783          	lw	a5,-28(s0)
    3bf4:	01078793          	add	a5,a5,16
    3bf8:	0080006f          	j	3c00 <alt_iic_isr_register+0x11c>
    3bfc:	fff00793          	li	a5,-1
    3c00:	fef42423          	sw	a5,-24(s0)
    if (rc < 0)
    3c04:	fe842783          	lw	a5,-24(s0)
    3c08:	0007d663          	bgez	a5,3c14 <alt_iic_isr_register+0x130>
        return rc;
    3c0c:	fe842783          	lw	a5,-24(s0)
    3c10:	0200006f          	j	3c30 <alt_iic_isr_register+0x14c>
        irq = (alt_u32)rc;
    3c14:	fe842783          	lw	a5,-24(s0)
    3c18:	fef42223          	sw	a5,-28(s0)
    NIOSV_CLR_CSR(NIOSV_MIE_CSR, 0x1 << irq);
    3c1c:	fe442783          	lw	a5,-28(s0)
    3c20:	00100713          	li	a4,1
    3c24:	00f717b3          	sll	a5,a4,a5
    3c28:	3047b073          	csrc	mie,a5
    return 0;
    3c2c:	00000793          	li	a5,0
    3c30:	fcf42223          	sw	a5,-60(s0)
    3c34:	fcc42783          	lw	a5,-52(s0)
    3c38:	fef42623          	sw	a5,-20(s0)
    NIOSV_SET_CSR(NIOSV_MSTATUS_CSR, context & NIOSV_MSTATUS_MIE_MASK);
    3c3c:	fec42783          	lw	a5,-20(s0)
    3c40:	0087f793          	and	a5,a5,8
    3c44:	3007a073          	csrs	mstatus,a5
}
    3c48:	00000013          	nop

    alt_irq_enable_all(status);
  }

  return rc; 
    3c4c:	fc442783          	lw	a5,-60(s0)
}
    3c50:	00078513          	mv	a0,a5
    3c54:	05c12403          	lw	s0,92(sp)
    3c58:	06010113          	add	sp,sp,96
    3c5c:	00008067          	ret

00003c60 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    3c60:	fd010113          	add	sp,sp,-48
    3c64:	02112623          	sw	ra,44(sp)
    3c68:	02812423          	sw	s0,40(sp)
    3c6c:	03010413          	add	s0,sp,48
    3c70:	fca42e23          	sw	a0,-36(s0)
    3c74:	fcb42c23          	sw	a1,-40(s0)
    3c78:	fcc42a23          	sw	a2,-44(s0)
    3c7c:	fcd42823          	sw	a3,-48(s0)
  int old;

  old = open (name, flags, mode);
    3c80:	fd042603          	lw	a2,-48(s0)
    3c84:	fd442583          	lw	a1,-44(s0)
    3c88:	fd842503          	lw	a0,-40(s0)
    3c8c:	6d4010ef          	jal	5360 <open>
    3c90:	fea42623          	sw	a0,-20(s0)

  if (old >= 0)
    3c94:	fec42783          	lw	a5,-20(s0)
    3c98:	0807c863          	bltz	a5,3d28 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
    3c9c:	0000a7b7          	lui	a5,0xa
    3ca0:	a6078693          	add	a3,a5,-1440 # 9a60 <alt_fd_list>
    3ca4:	fec42703          	lw	a4,-20(s0)
    3ca8:	00070793          	mv	a5,a4
    3cac:	00179793          	sll	a5,a5,0x1
    3cb0:	00e787b3          	add	a5,a5,a4
    3cb4:	00279793          	sll	a5,a5,0x2
    3cb8:	00f687b3          	add	a5,a3,a5
    3cbc:	0007a703          	lw	a4,0(a5)
    3cc0:	fdc42783          	lw	a5,-36(s0)
    3cc4:	00e7a023          	sw	a4,0(a5)
    fd->priv     = alt_fd_list[old].priv;
    3cc8:	0000a7b7          	lui	a5,0xa
    3ccc:	a6078693          	add	a3,a5,-1440 # 9a60 <alt_fd_list>
    3cd0:	fec42703          	lw	a4,-20(s0)
    3cd4:	00070793          	mv	a5,a4
    3cd8:	00179793          	sll	a5,a5,0x1
    3cdc:	00e787b3          	add	a5,a5,a4
    3ce0:	00279793          	sll	a5,a5,0x2
    3ce4:	00f687b3          	add	a5,a3,a5
    3ce8:	0047a703          	lw	a4,4(a5)
    3cec:	fdc42783          	lw	a5,-36(s0)
    3cf0:	00e7a223          	sw	a4,4(a5)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    3cf4:	0000a7b7          	lui	a5,0xa
    3cf8:	a6078693          	add	a3,a5,-1440 # 9a60 <alt_fd_list>
    3cfc:	fec42703          	lw	a4,-20(s0)
    3d00:	00070793          	mv	a5,a4
    3d04:	00179793          	sll	a5,a5,0x1
    3d08:	00e787b3          	add	a5,a5,a4
    3d0c:	00279793          	sll	a5,a5,0x2
    3d10:	00f687b3          	add	a5,a3,a5
    3d14:	0087a703          	lw	a4,8(a5)
    3d18:	fdc42783          	lw	a5,-36(s0)
    3d1c:	00e7a423          	sw	a4,8(a5)

    alt_release_fd (old);
    3d20:	fec42503          	lw	a0,-20(s0)
    3d24:	3a8000ef          	jal	40cc <alt_release_fd>
  }
} 
    3d28:	00000013          	nop
    3d2c:	02c12083          	lw	ra,44(sp)
    3d30:	02812403          	lw	s0,40(sp)
    3d34:	03010113          	add	sp,sp,48
    3d38:	00008067          	ret

00003d3c <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    3d3c:	fe010113          	add	sp,sp,-32
    3d40:	00112e23          	sw	ra,28(sp)
    3d44:	00812c23          	sw	s0,24(sp)
    3d48:	02010413          	add	s0,sp,32
    3d4c:	fea42623          	sw	a0,-20(s0)
    3d50:	feb42423          	sw	a1,-24(s0)
    3d54:	fec42223          	sw	a2,-28(s0)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    3d58:	1ff00693          	li	a3,511
    3d5c:	00100613          	li	a2,1
    3d60:	fec42583          	lw	a1,-20(s0)
    3d64:	0000a7b7          	lui	a5,0xa
    3d68:	a6c78513          	add	a0,a5,-1428 # 9a6c <alt_fd_list+0xc>
    3d6c:	ef5ff0ef          	jal	3c60 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    3d70:	1ff00693          	li	a3,511
    3d74:	00000613          	li	a2,0
    3d78:	fe842583          	lw	a1,-24(s0)
    3d7c:	0000a7b7          	lui	a5,0xa
    3d80:	a6078513          	add	a0,a5,-1440 # 9a60 <alt_fd_list>
    3d84:	eddff0ef          	jal	3c60 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    3d88:	1ff00693          	li	a3,511
    3d8c:	00100613          	li	a2,1
    3d90:	fe442583          	lw	a1,-28(s0)
    3d94:	0000a7b7          	lui	a5,0xa
    3d98:	a7878513          	add	a0,a5,-1416 # 9a78 <alt_fd_list+0x18>
    3d9c:	ec5ff0ef          	jal	3c60 <alt_open_fd>

#ifndef USE_PICOLIBC
  /* Allocate a stream buffer if it is not yet done.
   * And use no buffering mode by default.
   */
  if ((FILE *)stdin->_bf._base == NULL)
    3da0:	8281a783          	lw	a5,-2008(gp) # a140 <_impure_ptr>
    3da4:	0047a783          	lw	a5,4(a5)
    3da8:	0107a783          	lw	a5,16(a5)
    3dac:	02079063          	bnez	a5,3dcc <alt_io_redirect+0x90>
  {
    setvbuf(stdin, NULL, _IONBF, 0);
    3db0:	8281a783          	lw	a5,-2008(gp) # a140 <_impure_ptr>
    3db4:	0047a783          	lw	a5,4(a5)
    3db8:	00000693          	li	a3,0
    3dbc:	00200613          	li	a2,2
    3dc0:	00000593          	li	a1,0
    3dc4:	00078513          	mv	a0,a5
    3dc8:	6f1000ef          	jal	4cb8 <setvbuf>
  }

  if ((FILE *)stdout->_bf._base == NULL)
    3dcc:	8281a783          	lw	a5,-2008(gp) # a140 <_impure_ptr>
    3dd0:	0087a783          	lw	a5,8(a5)
    3dd4:	0107a783          	lw	a5,16(a5)
    3dd8:	02079063          	bnez	a5,3df8 <alt_io_redirect+0xbc>
  {
    setvbuf(stdout, NULL, _IONBF, 0);
    3ddc:	8281a783          	lw	a5,-2008(gp) # a140 <_impure_ptr>
    3de0:	0087a783          	lw	a5,8(a5)
    3de4:	00000693          	li	a3,0
    3de8:	00200613          	li	a2,2
    3dec:	00000593          	li	a1,0
    3df0:	00078513          	mv	a0,a5
    3df4:	6c5000ef          	jal	4cb8 <setvbuf>
  }

  if ((FILE *)stderr->_bf._base == NULL)
    3df8:	8281a783          	lw	a5,-2008(gp) # a140 <_impure_ptr>
    3dfc:	00c7a783          	lw	a5,12(a5)
    3e00:	0107a783          	lw	a5,16(a5)
    3e04:	02079063          	bnez	a5,3e24 <alt_io_redirect+0xe8>
  {
    setvbuf(stderr, NULL, _IONBF, 0);
    3e08:	8281a783          	lw	a5,-2008(gp) # a140 <_impure_ptr>
    3e0c:	00c7a783          	lw	a5,12(a5)
    3e10:	00000693          	li	a3,0
    3e14:	00200613          	li	a2,2
    3e18:	00000593          	li	a1,0
    3e1c:	00078513          	mv	a0,a5
    3e20:	699000ef          	jal	4cb8 <setvbuf>
  }
#endif
}  
    3e24:	00000013          	nop
    3e28:	01c12083          	lw	ra,28(sp)
    3e2c:	01812403          	lw	s0,24(sp)
    3e30:	02010113          	add	sp,sp,32
    3e34:	00008067          	ret

00003e38 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
    3e38:	f9010113          	add	sp,sp,-112
    3e3c:	04112623          	sw	ra,76(sp)
    3e40:	04812423          	sw	s0,72(sp)
    3e44:	05010413          	add	s0,sp,80
    3e48:	faa42e23          	sw	a0,-68(s0)
    3e4c:	00b42223          	sw	a1,4(s0)
    3e50:	00c42423          	sw	a2,8(s0)
    3e54:	00d42623          	sw	a3,12(s0)
    3e58:	00e42823          	sw	a4,16(s0)
    3e5c:	00f42a23          	sw	a5,20(s0)
    3e60:	01042c23          	sw	a6,24(s0)
    3e64:	01142e23          	sw	a7,28(s0)
    3e68:	0000c7b7          	lui	a5,0xc
    3e6c:	9787a703          	lw	a4,-1672(a5) # b978 <__stack_chk_guard>
    3e70:	fee42623          	sw	a4,-20(s0)
    3e74:	00000713          	li	a4,0
	va_list args;
	va_start(args, fmt);
    3e78:	02040793          	add	a5,s0,32
    3e7c:	faf42c23          	sw	a5,-72(s0)
    3e80:	fb842783          	lw	a5,-72(s0)
    3e84:	fe478793          	add	a5,a5,-28
    3e88:	fcf42823          	sw	a5,-48(s0)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    3e8c:	fbc42783          	lw	a5,-68(s0)
    3e90:	fcf42a23          	sw	a5,-44(s0)
    while ((c = *w++) != 0)
    3e94:	1b00006f          	j	4044 <alt_printf+0x20c>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
    3e98:	fcf44703          	lbu	a4,-49(s0)
    3e9c:	02500793          	li	a5,37
    3ea0:	00f70a63          	beq	a4,a5,3eb4 <alt_printf+0x7c>
        {
            alt_putchar(c);
    3ea4:	fcf44783          	lbu	a5,-49(s0)
    3ea8:	00078513          	mv	a0,a5
    3eac:	1ec000ef          	jal	4098 <alt_putchar>
    3eb0:	1940006f          	j	4044 <alt_printf+0x20c>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
    3eb4:	fd442783          	lw	a5,-44(s0)
    3eb8:	00178713          	add	a4,a5,1
    3ebc:	fce42a23          	sw	a4,-44(s0)
    3ec0:	0007c783          	lbu	a5,0(a5)
    3ec4:	fcf407a3          	sb	a5,-49(s0)
    3ec8:	fcf44783          	lbu	a5,-49(s0)
    3ecc:	18078c63          	beqz	a5,4064 <alt_printf+0x22c>
            {
                if (c == '%')
    3ed0:	fcf44703          	lbu	a4,-49(s0)
    3ed4:	02500793          	li	a5,37
    3ed8:	00f71a63          	bne	a4,a5,3eec <alt_printf+0xb4>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
    3edc:	fcf44783          	lbu	a5,-49(s0)
    3ee0:	00078513          	mv	a0,a5
    3ee4:	1b4000ef          	jal	4098 <alt_putchar>
    3ee8:	15c0006f          	j	4044 <alt_printf+0x20c>
                } 
                else if (c == 'c')
    3eec:	fcf44703          	lbu	a4,-49(s0)
    3ef0:	06300793          	li	a5,99
    3ef4:	02f71263          	bne	a4,a5,3f18 <alt_printf+0xe0>
                {
                    int v = va_arg(args, int);
    3ef8:	fd042783          	lw	a5,-48(s0)
    3efc:	00478713          	add	a4,a5,4
    3f00:	fce42823          	sw	a4,-48(s0)
    3f04:	0007a783          	lw	a5,0(a5)
    3f08:	fef42423          	sw	a5,-24(s0)
                    alt_putchar(v);
    3f0c:	fe842503          	lw	a0,-24(s0)
    3f10:	188000ef          	jal	4098 <alt_putchar>
    3f14:	1300006f          	j	4044 <alt_printf+0x20c>
                }
                else if (c == 'x')
    3f18:	fcf44703          	lbu	a4,-49(s0)
    3f1c:	07800793          	li	a5,120
    3f20:	0cf71e63          	bne	a4,a5,3ffc <alt_printf+0x1c4>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
    3f24:	fd042783          	lw	a5,-48(s0)
    3f28:	00478713          	add	a4,a5,4
    3f2c:	fce42823          	sw	a4,-48(s0)
    3f30:	0007a783          	lw	a5,0(a5)
    3f34:	fef42023          	sw	a5,-32(s0)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
    3f38:	fe042783          	lw	a5,-32(s0)
    3f3c:	00079863          	bnez	a5,3f4c <alt_printf+0x114>
                    {
                        alt_putchar('0');
    3f40:	03000513          	li	a0,48
    3f44:	154000ef          	jal	4098 <alt_putchar>
                        continue;
    3f48:	0fc0006f          	j	4044 <alt_printf+0x20c>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
    3f4c:	01c00793          	li	a5,28
    3f50:	fcf42c23          	sw	a5,-40(s0)
                    while (!(v & (0xF << digit_shift)))
    3f54:	0100006f          	j	3f64 <alt_printf+0x12c>
                        digit_shift -= 4;
    3f58:	fd842783          	lw	a5,-40(s0)
    3f5c:	ffc78793          	add	a5,a5,-4
    3f60:	fcf42c23          	sw	a5,-40(s0)
                    while (!(v & (0xF << digit_shift)))
    3f64:	fd842783          	lw	a5,-40(s0)
    3f68:	00f00713          	li	a4,15
    3f6c:	00f717b3          	sll	a5,a4,a5
    3f70:	00078713          	mv	a4,a5
    3f74:	fe042783          	lw	a5,-32(s0)
    3f78:	00f777b3          	and	a5,a4,a5
    3f7c:	fc078ee3          	beqz	a5,3f58 <alt_printf+0x120>

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
    3f80:	0700006f          	j	3ff0 <alt_printf+0x1b8>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
    3f84:	fd842783          	lw	a5,-40(s0)
    3f88:	00f00713          	li	a4,15
    3f8c:	00f717b3          	sll	a5,a4,a5
    3f90:	00078713          	mv	a4,a5
    3f94:	fe042783          	lw	a5,-32(s0)
    3f98:	00f77733          	and	a4,a4,a5
    3f9c:	fd842783          	lw	a5,-40(s0)
    3fa0:	00f757b3          	srl	a5,a4,a5
    3fa4:	fef42223          	sw	a5,-28(s0)
                        if (digit <= 9)
    3fa8:	fe442703          	lw	a4,-28(s0)
    3fac:	00900793          	li	a5,9
    3fb0:	00e7ec63          	bltu	a5,a4,3fc8 <alt_printf+0x190>
                            c = '0' + digit;
    3fb4:	fe442783          	lw	a5,-28(s0)
    3fb8:	0ff7f793          	zext.b	a5,a5
    3fbc:	03078793          	add	a5,a5,48
    3fc0:	fcf407a3          	sb	a5,-49(s0)
    3fc4:	0140006f          	j	3fd8 <alt_printf+0x1a0>
                        else
                            c = 'a' + digit - 10;
    3fc8:	fe442783          	lw	a5,-28(s0)
    3fcc:	0ff7f793          	zext.b	a5,a5
    3fd0:	05778793          	add	a5,a5,87
    3fd4:	fcf407a3          	sb	a5,-49(s0)
                        alt_putchar(c);
    3fd8:	fcf44783          	lbu	a5,-49(s0)
    3fdc:	00078513          	mv	a0,a5
    3fe0:	0b8000ef          	jal	4098 <alt_putchar>
                    for (; digit_shift >= 0; digit_shift -= 4)
    3fe4:	fd842783          	lw	a5,-40(s0)
    3fe8:	ffc78793          	add	a5,a5,-4
    3fec:	fcf42c23          	sw	a5,-40(s0)
    3ff0:	fd842783          	lw	a5,-40(s0)
    3ff4:	f807d8e3          	bgez	a5,3f84 <alt_printf+0x14c>
    3ff8:	04c0006f          	j	4044 <alt_printf+0x20c>
                    }
                }
                else if (c == 's')
    3ffc:	fcf44703          	lbu	a4,-49(s0)
    4000:	07300793          	li	a5,115
    4004:	04f71063          	bne	a4,a5,4044 <alt_printf+0x20c>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
    4008:	fd042783          	lw	a5,-48(s0)
    400c:	00478713          	add	a4,a5,4
    4010:	fce42823          	sw	a4,-48(s0)
    4014:	0007a783          	lw	a5,0(a5)
    4018:	fcf42e23          	sw	a5,-36(s0)

                    while(*s)
    401c:	01c0006f          	j	4038 <alt_printf+0x200>
                      alt_putchar(*s++);
    4020:	fdc42783          	lw	a5,-36(s0)
    4024:	00178713          	add	a4,a5,1
    4028:	fce42e23          	sw	a4,-36(s0)
    402c:	0007c783          	lbu	a5,0(a5)
    4030:	00078513          	mv	a0,a5
    4034:	064000ef          	jal	4098 <alt_putchar>
                    while(*s)
    4038:	fdc42783          	lw	a5,-36(s0)
    403c:	0007c783          	lbu	a5,0(a5)
    4040:	fe0790e3          	bnez	a5,4020 <alt_printf+0x1e8>
    while ((c = *w++) != 0)
    4044:	fd442783          	lw	a5,-44(s0)
    4048:	00178713          	add	a4,a5,1
    404c:	fce42a23          	sw	a4,-44(s0)
    4050:	0007c783          	lbu	a5,0(a5)
    4054:	fcf407a3          	sb	a5,-49(s0)
    4058:	fcf44783          	lbu	a5,-49(s0)
    405c:	e2079ee3          	bnez	a5,3e98 <alt_printf+0x60>
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
    va_end(args);
}
    4060:	0080006f          	j	4068 <alt_printf+0x230>
                break;
    4064:	00000013          	nop
}
    4068:	00000013          	nop
    406c:	0000c7b7          	lui	a5,0xc
    4070:	fec42703          	lw	a4,-20(s0)
    4074:	9787a783          	lw	a5,-1672(a5) # b978 <__stack_chk_guard>
    4078:	00f747b3          	xor	a5,a4,a5
    407c:	00000713          	li	a4,0
    4080:	00078463          	beqz	a5,4088 <alt_printf+0x250>
    4084:	324010ef          	jal	53a8 <__stack_chk_fail>
    4088:	04c12083          	lw	ra,76(sp)
    408c:	04812403          	lw	s0,72(sp)
    4090:	07010113          	add	sp,sp,112
    4094:	00008067          	ret

00004098 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
    4098:	fe010113          	add	sp,sp,-32
    409c:	00112e23          	sw	ra,28(sp)
    40a0:	00812c23          	sw	s0,24(sp)
    40a4:	02010413          	add	s0,sp,32
    40a8:	fea42623          	sw	a0,-20(s0)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
    40ac:	fec42503          	lw	a0,-20(s0)
    40b0:	3f5000ef          	jal	4ca4 <putchar>
    40b4:	00050793          	mv	a5,a0
#endif
#endif
}
    40b8:	00078513          	mv	a0,a5
    40bc:	01c12083          	lw	ra,28(sp)
    40c0:	01812403          	lw	s0,24(sp)
    40c4:	02010113          	add	sp,sp,32
    40c8:	00008067          	ret

000040cc <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    40cc:	fe010113          	add	sp,sp,-32
    40d0:	00812e23          	sw	s0,28(sp)
    40d4:	02010413          	add	s0,sp,32
    40d8:	fea42623          	sw	a0,-20(s0)
  if (fd > 2)
    40dc:	fec42703          	lw	a4,-20(s0)
    40e0:	00200793          	li	a5,2
    40e4:	04e7d663          	bge	a5,a4,4130 <alt_release_fd+0x64>
  {
    alt_fd_list[fd].fd_flags = 0;
    40e8:	0000a7b7          	lui	a5,0xa
    40ec:	a6078693          	add	a3,a5,-1440 # 9a60 <alt_fd_list>
    40f0:	fec42703          	lw	a4,-20(s0)
    40f4:	00070793          	mv	a5,a4
    40f8:	00179793          	sll	a5,a5,0x1
    40fc:	00e787b3          	add	a5,a5,a4
    4100:	00279793          	sll	a5,a5,0x2
    4104:	00f687b3          	add	a5,a3,a5
    4108:	0007a423          	sw	zero,8(a5)
    alt_fd_list[fd].dev      = 0;
    410c:	0000a7b7          	lui	a5,0xa
    4110:	a6078693          	add	a3,a5,-1440 # 9a60 <alt_fd_list>
    4114:	fec42703          	lw	a4,-20(s0)
    4118:	00070793          	mv	a5,a4
    411c:	00179793          	sll	a5,a5,0x1
    4120:	00e787b3          	add	a5,a5,a4
    4124:	00279793          	sll	a5,a5,0x2
    4128:	00f687b3          	add	a5,a3,a5
    412c:	0007a023          	sw	zero,0(a5)
  }
}
    4130:	00000013          	nop
    4134:	01c12403          	lw	s0,28(sp)
    4138:	02010113          	add	sp,sp,32
    413c:	00008067          	ret

00004140 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    4140:	fd010113          	add	sp,sp,-48
    4144:	02812623          	sw	s0,44(sp)
    4148:	03010413          	add	s0,sp,48
    414c:	fca42e23          	sw	a0,-36(s0)
    NIOSV_READ_AND_CLR_CSR(NIOSV_MSTATUS_CSR, context, NIOSV_MSTATUS_MIE_MASK);
    4150:	00800793          	li	a5,8
    4154:	3007b7f3          	csrrc	a5,mstatus,a5
    4158:	fef42623          	sw	a5,-20(s0)
    return context;
    415c:	fec42783          	lw	a5,-20(s0)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    4160:	fef42023          	sw	a5,-32(s0)
  alt_llist_remove (&alarm->llist);
    4164:	fdc42783          	lw	a5,-36(s0)
    4168:	fef42423          	sw	a5,-24(s0)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    416c:	fe842783          	lw	a5,-24(s0)
    4170:	0007a783          	lw	a5,0(a5)
    4174:	fe842703          	lw	a4,-24(s0)
    4178:	00472703          	lw	a4,4(a4)
    417c:	00e7a223          	sw	a4,4(a5)
  entry->previous->next = entry->next;
    4180:	fe842783          	lw	a5,-24(s0)
    4184:	0047a783          	lw	a5,4(a5)
    4188:	fe842703          	lw	a4,-24(s0)
    418c:	00072703          	lw	a4,0(a4)
    4190:	00e7a023          	sw	a4,0(a5)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    4194:	fe842783          	lw	a5,-24(s0)
    4198:	fe842703          	lw	a4,-24(s0)
    419c:	00e7a223          	sw	a4,4(a5)
  entry->next     = entry;
    41a0:	fe842783          	lw	a5,-24(s0)
    41a4:	fe842703          	lw	a4,-24(s0)
    41a8:	00e7a023          	sw	a4,0(a5)
} 
    41ac:	00000013          	nop
    41b0:	fe042783          	lw	a5,-32(s0)
    41b4:	fef42223          	sw	a5,-28(s0)
    NIOSV_SET_CSR(NIOSV_MSTATUS_CSR, context & NIOSV_MSTATUS_MIE_MASK);
    41b8:	fe442783          	lw	a5,-28(s0)
    41bc:	0087f793          	and	a5,a5,8
    41c0:	3007a073          	csrs	mstatus,a5
}
    41c4:	00000013          	nop
  alt_irq_enable_all (irq_context);
}
    41c8:	00000013          	nop
    41cc:	02c12403          	lw	s0,44(sp)
    41d0:	03010113          	add	sp,sp,48
    41d4:	00008067          	ret

000041d8 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    41d8:	fe010113          	add	sp,sp,-32
    41dc:	00112e23          	sw	ra,28(sp)
    41e0:	00812c23          	sw	s0,24(sp)
    41e4:	01212a23          	sw	s2,20(sp)
    41e8:	01312823          	sw	s3,16(sp)
    41ec:	02010413          	add	s0,sp,32
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    41f0:	82018793          	add	a5,gp,-2016 # a138 <alt_alarm_list>
    41f4:	0007a783          	lw	a5,0(a5)
    41f8:	fef42223          	sw	a5,-28(s0)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    41fc:	0000c7b7          	lui	a5,0xc
    4200:	9407a703          	lw	a4,-1728(a5) # b940 <_alt_nticks>
    4204:	9447a783          	lw	a5,-1724(a5)
    4208:	00100513          	li	a0,1
    420c:	00000593          	li	a1,0
    4210:	00a70633          	add	a2,a4,a0
    4214:	00060813          	mv	a6,a2
    4218:	00e83833          	sltu	a6,a6,a4
    421c:	00b786b3          	add	a3,a5,a1
    4220:	00d807b3          	add	a5,a6,a3
    4224:	00078693          	mv	a3,a5
    4228:	00060713          	mv	a4,a2
    422c:	00068793          	mv	a5,a3
    4230:	0000c6b7          	lui	a3,0xc
    4234:	94e6a023          	sw	a4,-1728(a3) # b940 <_alt_nticks>
    4238:	94f6a223          	sw	a5,-1724(a3)
 
  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    423c:	0c80006f          	j	4304 <alt_tick+0x12c>
  {
    next = (alt_alarm*) alarm->llist.next;
    4240:	fe442783          	lw	a5,-28(s0)
    4244:	0007a783          	lw	a5,0(a5)
    4248:	fef42423          	sw	a5,-24(s0)
    
    /* if the alarm period has expired, make the callback */    
    if (alarm->time <= _alt_nticks)
    424c:	fe442783          	lw	a5,-28(s0)
    4250:	0087a603          	lw	a2,8(a5)
    4254:	00c7a683          	lw	a3,12(a5)
    4258:	0000c7b7          	lui	a5,0xc
    425c:	9407a703          	lw	a4,-1728(a5) # b940 <_alt_nticks>
    4260:	9447a783          	lw	a5,-1724(a5)
    4264:	00068513          	mv	a0,a3
    4268:	00078593          	mv	a1,a5
    426c:	08a5e863          	bltu	a1,a0,42fc <alt_tick+0x124>
    4270:	00068513          	mv	a0,a3
    4274:	00078593          	mv	a1,a5
    4278:	00b51863          	bne	a0,a1,4288 <alt_tick+0xb0>
    427c:	00060693          	mv	a3,a2
    4280:	00070793          	mv	a5,a4
    4284:	06d7ec63          	bltu	a5,a3,42fc <alt_tick+0x124>
    {
      next_callback = alarm->callback (alarm->context);
    4288:	fe442783          	lw	a5,-28(s0)
    428c:	0107a783          	lw	a5,16(a5)
    4290:	fe442703          	lw	a4,-28(s0)
    4294:	01472703          	lw	a4,20(a4)
    4298:	00070513          	mv	a0,a4
    429c:	000780e7          	jalr	a5
    42a0:	fea42623          	sw	a0,-20(s0)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    42a4:	fec42783          	lw	a5,-20(s0)
    42a8:	00079863          	bnez	a5,42b8 <alt_tick+0xe0>
      {
        alt_alarm_stop (alarm);
    42ac:	fe442503          	lw	a0,-28(s0)
    42b0:	e91ff0ef          	jal	4140 <alt_alarm_stop>
    42b4:	0480006f          	j	42fc <alt_tick+0x124>
      }
      else
      {
        alarm->time += next_callback;
    42b8:	fe442783          	lw	a5,-28(s0)
    42bc:	0087a703          	lw	a4,8(a5)
    42c0:	00c7a783          	lw	a5,12(a5)
    42c4:	fec42683          	lw	a3,-20(s0)
    42c8:	00068913          	mv	s2,a3
    42cc:	00000993          	li	s3,0
    42d0:	01270633          	add	a2,a4,s2
    42d4:	00060593          	mv	a1,a2
    42d8:	00e5b5b3          	sltu	a1,a1,a4
    42dc:	013786b3          	add	a3,a5,s3
    42e0:	00d587b3          	add	a5,a1,a3
    42e4:	00078693          	mv	a3,a5
    42e8:	00060713          	mv	a4,a2
    42ec:	00068793          	mv	a5,a3
    42f0:	fe442683          	lw	a3,-28(s0)
    42f4:	00e6a423          	sw	a4,8(a3)
    42f8:	00f6a623          	sw	a5,12(a3)
      }
    }
    alarm = next;
    42fc:	fe842783          	lw	a5,-24(s0)
    4300:	fef42223          	sw	a5,-28(s0)
  while (alarm != (alt_alarm*) &alt_alarm_list)
    4304:	fe442703          	lw	a4,-28(s0)
    4308:	82018793          	add	a5,gp,-2016 # a138 <alt_alarm_list>
    430c:	f2f71ae3          	bne	a4,a5,4240 <alt_tick+0x68>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    4310:	00000013          	nop
}
    4314:	00000013          	nop
    4318:	01c12083          	lw	ra,28(sp)
    431c:	01812403          	lw	s0,24(sp)
    4320:	01412903          	lw	s2,20(sp)
    4324:	01012983          	lw	s3,16(sp)
    4328:	02010113          	add	sp,sp,32
    432c:	00008067          	ret

00004330 <intel_niosv_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the mie
 * register so that all possible IRQs are disabled.
 */
void intel_niosv_irq_init(void) 
{
    4330:	ff010113          	add	sp,sp,-16
    4334:	00812623          	sw	s0,12(sp)
    4338:	01010413          	add	s0,sp,16
#if ALT_HAS_IRQ_SUPPORT
    NIOSV_CLR_CSR(NIOSV_MIE_CSR, NIOSV_MIE_MASK);
    433c:	fff00793          	li	a5,-1
    4340:	3047b073          	csrc	mie,a5
    NIOSV_WRITE_CSR(NIOSV_MTVEC_CSR, (alt_u32) &VIC_VECTOR_TABLE | ALT_CPU_INT_MODE_VIC);
#endif /* ALT_CPU_INT_MODE == ALT_CPU_INT_MODE_VIC */
#endif /* ALT_CPU_INT_MODE */

#endif
}
    4344:	00000013          	nop
    4348:	00c12403          	lw	s0,12(sp)
    434c:	01010113          	add	sp,sp,16
    4350:	00008067          	ret

00004354 <alt_timestamp_start>:
#define INTEL_NIOSV_TIMER_DEVICE_TYPE 2

#if (ALT_TIMESTAMP_CLK_TIMER_DEVICE_TYPE == INTEL_NIOSV_TIMER_DEVICE_TYPE)
alt_u64 alt_niosv_timestamp_offset = 0;

int alt_timestamp_start() {
    4354:	ff010113          	add	sp,sp,-16
    4358:	00112623          	sw	ra,12(sp)
    435c:	00812423          	sw	s0,8(sp)
    4360:	01010413          	add	s0,sp,16
void alt_niosv_timer_sc_isr(alt_u32 cause, alt_u32 epc, alt_u32 tval);

extern alt_u64 alt_niosv_timestamp_offset;

static ALT_INLINE int ALT_ALWAYS_INLINE alt_niosv_timer_timestamp_start() {
    alt_niosv_timestamp_offset = alt_niosv_mtime_get();
    4364:	0ac000ef          	jal	4410 <alt_niosv_mtime_get>
    4368:	00050713          	mv	a4,a0
    436c:	00058793          	mv	a5,a1
    4370:	0000c6b7          	lui	a3,0xc
    4374:	94e6a423          	sw	a4,-1720(a3) # b948 <alt_niosv_timestamp_offset>
    4378:	94f6a623          	sw	a5,-1716(a3)
    return 0;
    437c:	00000793          	li	a5,0
    return alt_niosv_timer_timestamp_start();
}
    4380:	00078513          	mv	a0,a5
    4384:	00c12083          	lw	ra,12(sp)
    4388:	00812403          	lw	s0,8(sp)
    438c:	01010113          	add	sp,sp,16
    4390:	00008067          	ret

00004394 <alt_timestamp>:

alt_timestamp_type alt_timestamp() {
    4394:	ff010113          	add	sp,sp,-16
    4398:	00112623          	sw	ra,12(sp)
    439c:	00812423          	sw	s0,8(sp)
    43a0:	01010413          	add	s0,sp,16
}

static ALT_INLINE alt_u64 ALT_ALWAYS_INLINE alt_niosv_timer_timestamp() {
    return alt_niosv_mtime_get() - alt_niosv_timestamp_offset;
    43a4:	06c000ef          	jal	4410 <alt_niosv_mtime_get>
    43a8:	00050613          	mv	a2,a0
    43ac:	00058693          	mv	a3,a1
    43b0:	0000c7b7          	lui	a5,0xc
    43b4:	9487a503          	lw	a0,-1720(a5) # b948 <alt_niosv_timestamp_offset>
    43b8:	94c7a583          	lw	a1,-1716(a5)
    43bc:	40a60733          	sub	a4,a2,a0
    43c0:	00070813          	mv	a6,a4
    43c4:	01063833          	sltu	a6,a2,a6
    43c8:	40b687b3          	sub	a5,a3,a1
    43cc:	410786b3          	sub	a3,a5,a6
    43d0:	00068793          	mv	a5,a3
    return alt_niosv_timer_timestamp();
}
    43d4:	00070513          	mv	a0,a4
    43d8:	00078593          	mv	a1,a5
    43dc:	00c12083          	lw	ra,12(sp)
    43e0:	00812403          	lw	s0,8(sp)
    43e4:	01010113          	add	sp,sp,16
    43e8:	00008067          	ret

000043ec <alt_timestamp_freq>:

alt_u32 alt_timestamp_freq() {
    43ec:	ff010113          	add	sp,sp,-16
    43f0:	00812623          	sw	s0,12(sp)
    43f4:	01010413          	add	s0,sp,16
}

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_niosv_timer_timestamp_freq() {
    return ALT_CPU_CPU_FREQ;
    43f8:	02faf7b7          	lui	a5,0x2faf
    43fc:	08078793          	add	a5,a5,128 # 2faf080 <__alt_data_end+0x2f8f080>
    return alt_niosv_timer_timestamp_freq();
}
    4400:	00078513          	mv	a0,a5
    4404:	00c12403          	lw	s0,12(sp)
    4408:	01010113          	add	sp,sp,16
    440c:	00008067          	ret

00004410 <alt_niosv_mtime_get>:
#endif

alt_u64 alt_niosv_mtime_get() {
    4410:	fe010113          	add	sp,sp,-32
    4414:	00812e23          	sw	s0,28(sp)
    4418:	02010413          	add	s0,sp,32
    alt_u32 lowbits;
    alt_u32 highbits;

    // Guard against rollover while acquiring each word
    do {
        highbits = ALT_VOLATILE_ACCESS((alt_u32 *)(NIOSV_MTIME_ADDR + 4));
    441c:	00030337          	lui	t1,0x30
    4420:	00430313          	add	t1,t1,4 # 30004 <__alt_data_end+0x10004>
    4424:	00032303          	lw	t1,0(t1)
    4428:	fe642423          	sw	t1,-24(s0)
        lowbits = ALT_VOLATILE_ACCESS((alt_u32 *)NIOSV_MTIME_ADDR);
    442c:	00030337          	lui	t1,0x30
    4430:	00032303          	lw	t1,0(t1) # 30000 <__alt_data_end+0x10000>
    4434:	fe642623          	sw	t1,-20(s0)
    } while (ALT_VOLATILE_ACCESS((alt_u32 *)(NIOSV_MTIME_ADDR + 4)) != highbits);
    4438:	00030337          	lui	t1,0x30
    443c:	00430313          	add	t1,t1,4 # 30004 <__alt_data_end+0x10004>
    4440:	00032303          	lw	t1,0(t1)
    4444:	fe842e03          	lw	t3,-24(s0)
    4448:	fc6e1ae3          	bne	t3,t1,441c <alt_niosv_mtime_get+0xc>

    return (((alt_u64)highbits) << 32) | lowbits;
    444c:	fe842303          	lw	t1,-24(s0)
    4450:	00030813          	mv	a6,t1
    4454:	00000893          	li	a7,0
    4458:	00081793          	sll	a5,a6,0x0
    445c:	00000713          	li	a4,0
    4460:	fec42803          	lw	a6,-20(s0)
    4464:	00080613          	mv	a2,a6
    4468:	00000693          	li	a3,0
    446c:	00c76533          	or	a0,a4,a2
    4470:	00d7e5b3          	or	a1,a5,a3
    4474:	00050713          	mv	a4,a0
    4478:	00058793          	mv	a5,a1
}
    447c:	00070513          	mv	a0,a4
    4480:	00078593          	mv	a1,a5
    4484:	01c12403          	lw	s0,28(sp)
    4488:	02010113          	add	sp,sp,32
    448c:	00008067          	ret

00004490 <alt_niosv_mtimecmp_set>:

void alt_niosv_mtimecmp_set(alt_u64 time) {
    4490:	fd010113          	add	sp,sp,-48
    4494:	02812623          	sw	s0,44(sp)
    4498:	03010413          	add	s0,sp,48
    449c:	fca42c23          	sw	a0,-40(s0)
    44a0:	fcb42e23          	sw	a1,-36(s0)
    NIOSV_READ_CSR(NIOSV_MHARTID_CSR, mhartid_val);
    44a4:	f14026f3          	csrr	a3,mhartid
    44a8:	fed42623          	sw	a3,-20(s0)
    return mhartid_val;
    44ac:	fec42603          	lw	a2,-20(s0)
    return (alt_u32 *)(NIOSV_MTIMECMP_ADDR + (8 * alt_niosv_read_mhartid()));
    44b0:	000066b7          	lui	a3,0x6
    44b4:	00168693          	add	a3,a3,1 # 6001 <_malloc_r+0x1d5>
    44b8:	00d606b3          	add	a3,a2,a3
    44bc:	00369693          	sll	a3,a3,0x3
    volatile alt_u32 *const mtimecmp_addr = alt_niosv_get_mtimecmp_addr();
    44c0:	fed42423          	sw	a3,-24(s0)

    // Make sure to set the high word to a max value first to prevent triggering inadvertently
    ALT_VOLATILE_ACCESS((alt_u32 *)(mtimecmp_addr + 1)) = 0xFFFFFFFF;
    44c4:	fe842683          	lw	a3,-24(s0)
    44c8:	00468693          	add	a3,a3,4
    44cc:	fff00613          	li	a2,-1
    44d0:	00c6a023          	sw	a2,0(a3)
    ALT_VOLATILE_ACCESS(mtimecmp_addr) = (alt_u32)time;
    44d4:	fd842603          	lw	a2,-40(s0)
    44d8:	fe842683          	lw	a3,-24(s0)
    44dc:	00c6a023          	sw	a2,0(a3)
    ALT_VOLATILE_ACCESS((alt_u32 *)(mtimecmp_addr + 1)) = (alt_u32)(time >> 32);
    44e0:	fdc42683          	lw	a3,-36(s0)
    44e4:	0006d713          	srl	a4,a3,0x0
    44e8:	00000793          	li	a5,0
    44ec:	fe842683          	lw	a3,-24(s0)
    44f0:	00468693          	add	a3,a3,4
    44f4:	00070793          	mv	a5,a4
    44f8:	00f6a023          	sw	a5,0(a3)
}
    44fc:	00000013          	nop
    4500:	02c12403          	lw	s0,44(sp)
    4504:	03010113          	add	sp,sp,48
    4508:	00008067          	ret

0000450c <alt_niosv_mtimecmp_get>:

alt_u64 alt_niosv_mtimecmp_get() {
    450c:	fe010113          	add	sp,sp,-32
    4510:	00812e23          	sw	s0,28(sp)
    4514:	02010413          	add	s0,sp,32
    NIOSV_READ_CSR(NIOSV_MHARTID_CSR, mhartid_val);
    4518:	f1402373          	csrr	t1,mhartid
    451c:	fe642623          	sw	t1,-20(s0)
    return mhartid_val;
    4520:	fec42e03          	lw	t3,-20(s0)
    return (alt_u32 *)(NIOSV_MTIMECMP_ADDR + (8 * alt_niosv_read_mhartid()));
    4524:	00006337          	lui	t1,0x6
    4528:	00130313          	add	t1,t1,1 # 6001 <_malloc_r+0x1d5>
    452c:	006e0333          	add	t1,t3,t1
    4530:	00331313          	sll	t1,t1,0x3
    volatile alt_u32 *const mtimecmp_addr = alt_niosv_get_mtimecmp_addr();
    4534:	fe642023          	sw	t1,-32(s0)

    alt_u32 lowbits = ALT_VOLATILE_ACCESS(mtimecmp_addr);
    4538:	fe042303          	lw	t1,-32(s0)
    453c:	00032303          	lw	t1,0(t1)
    4540:	fe642223          	sw	t1,-28(s0)
    alt_u32 highbits = ALT_VOLATILE_ACCESS((alt_u32 *)(mtimecmp_addr + 1));
    4544:	fe042303          	lw	t1,-32(s0)
    4548:	00430313          	add	t1,t1,4
    454c:	00032303          	lw	t1,0(t1)
    4550:	fe642423          	sw	t1,-24(s0)
    return (((alt_u64)highbits) << 32) | lowbits;
    4554:	fe842303          	lw	t1,-24(s0)
    4558:	00030813          	mv	a6,t1
    455c:	00000893          	li	a7,0
    4560:	00081793          	sll	a5,a6,0x0
    4564:	00000713          	li	a4,0
    4568:	fe442803          	lw	a6,-28(s0)
    456c:	00080613          	mv	a2,a6
    4570:	00000693          	li	a3,0
    4574:	00c76533          	or	a0,a4,a2
    4578:	00d7e5b3          	or	a1,a5,a3
    457c:	00050713          	mv	a4,a0
    4580:	00058793          	mv	a5,a1
}
    4584:	00070513          	mv	a0,a4
    4588:	00078593          	mv	a1,a5
    458c:	01c12403          	lw	s0,28(sp)
    4590:	02010113          	add	sp,sp,32
    4594:	00008067          	ret

00004598 <alt_niosv_timer_sc_isr>:
// Let's the OS port handles the machine timer configuration and interrupt if
// the OS port has it (ex: FreeRTOS).
void alt_niosv_timer_sc_isr(alt_u32 cause, alt_u32 epc, alt_u32 tval) {}
void alt_niosv_mtimecmp_interrupt_init() {}
#else
void alt_niosv_timer_sc_isr(alt_u32 cause, alt_u32 epc, alt_u32 tval) {
    4598:	fc010113          	add	sp,sp,-64
    459c:	02112e23          	sw	ra,60(sp)
    45a0:	02812c23          	sw	s0,56(sp)
    45a4:	04010413          	add	s0,sp,64
    45a8:	fca42623          	sw	a0,-52(s0)
    45ac:	fcb42423          	sw	a1,-56(s0)
    45b0:	fcc42223          	sw	a2,-60(s0)
    // Schedule the next interrupt.  This is done first since who knows how long
    // the following code takes, and the contract is ticks per second, irrespective
    // of how long a given clock tick may take.

    alt_u64 curr_time = alt_niosv_mtime_get();
    45b4:	e5dff0ef          	jal	4410 <alt_niosv_mtime_get>
    45b8:	fea42423          	sw	a0,-24(s0)
    45bc:	feb42623          	sw	a1,-20(s0)
    alt_niosv_mtimecmp_set(curr_time + MTIMECMP_DELTA_AMT);
    45c0:	fe842703          	lw	a4,-24(s0)
    45c4:	fec42783          	lw	a5,-20(s0)
    45c8:	0000c537          	lui	a0,0xc
    45cc:	35050513          	add	a0,a0,848 # c350 <__alt_heap_start+0x654>
    45d0:	00000593          	li	a1,0
    45d4:	00a70633          	add	a2,a4,a0
    45d8:	00060813          	mv	a6,a2
    45dc:	00e83833          	sltu	a6,a6,a4
    45e0:	00b786b3          	add	a3,a5,a1
    45e4:	00d807b3          	add	a5,a6,a3
    45e8:	00078693          	mv	a3,a5
    45ec:	00060713          	mv	a4,a2
    45f0:	00068793          	mv	a5,a3
    45f4:	00070513          	mv	a0,a4
    45f8:	00078593          	mv	a1,a5
    45fc:	e95ff0ef          	jal	4490 <alt_niosv_mtimecmp_set>
    NIOSV_READ_AND_CLR_CSR(NIOSV_MSTATUS_CSR, context, NIOSV_MSTATUS_MIE_MASK);
    4600:	00800793          	li	a5,8
    4604:	3007b7f3          	csrrc	a5,mstatus,a5
    4608:	fef42223          	sw	a5,-28(s0)
    return context;
    460c:	fe442783          	lw	a5,-28(s0)

    /* 
    * Notify the system of a clock tick. disable interrupts 
    * during this time to safely support ISR preemption
    */
    alt_irq_context cpu_sr = alt_irq_disable_all();
    4610:	fcf42e23          	sw	a5,-36(s0)
    alt_tick();
    4614:	bc5ff0ef          	jal	41d8 <alt_tick>
    4618:	fdc42783          	lw	a5,-36(s0)
    461c:	fef42023          	sw	a5,-32(s0)
    NIOSV_SET_CSR(NIOSV_MSTATUS_CSR, context & NIOSV_MSTATUS_MIE_MASK);
    4620:	fe042783          	lw	a5,-32(s0)
    4624:	0087f793          	and	a5,a5,8
    4628:	3007a073          	csrs	mstatus,a5
}
    462c:	00000013          	nop
    alt_irq_enable_all(cpu_sr);
}
    4630:	00000013          	nop
    4634:	03c12083          	lw	ra,60(sp)
    4638:	03812403          	lw	s0,56(sp)
    463c:	04010113          	add	sp,sp,64
    4640:	00008067          	ret

00004644 <alt_niosv_mtimecmp_interrupt_init>:

void alt_niosv_mtimecmp_interrupt_init() {
    4644:	fe010113          	add	sp,sp,-32
    4648:	00112e23          	sw	ra,28(sp)
    464c:	00812c23          	sw	s0,24(sp)
    4650:	02010413          	add	s0,sp,32
    alt_u64 curr_time = alt_niosv_mtime_get();
    4654:	dbdff0ef          	jal	4410 <alt_niosv_mtime_get>
    4658:	fea42423          	sw	a0,-24(s0)
    465c:	feb42623          	sw	a1,-20(s0)
    alt_niosv_mtimecmp_set(curr_time + MTIMECMP_DELTA_AMT);
    4660:	fe842703          	lw	a4,-24(s0)
    4664:	fec42783          	lw	a5,-20(s0)
    4668:	0000c537          	lui	a0,0xc
    466c:	35050513          	add	a0,a0,848 # c350 <__alt_heap_start+0x654>
    4670:	00000593          	li	a1,0
    4674:	00a70633          	add	a2,a4,a0
    4678:	00060813          	mv	a6,a2
    467c:	00e83833          	sltu	a6,a6,a4
    4680:	00b786b3          	add	a3,a5,a1
    4684:	00d807b3          	add	a5,a6,a3
    4688:	00078693          	mv	a3,a5
    468c:	00060713          	mv	a4,a2
    4690:	00068793          	mv	a5,a3
    4694:	00070513          	mv	a0,a4
    4698:	00078593          	mv	a1,a5
    469c:	df5ff0ef          	jal	4490 <alt_niosv_mtimecmp_set>
    NIOSV_SET_CSR(NIOSV_MIE_CSR, (0x1 << NIOSV_TIMER_IRQ));
    46a0:	08000793          	li	a5,128
    46a4:	3047a073          	csrs	mie,a5
}
    46a8:	00000013          	nop
    alt_niosv_enable_timer_interrupt();
}
    46ac:	00000013          	nop
    46b0:	01c12083          	lw	ra,28(sp)
    46b4:	01812403          	lw	s0,24(sp)
    46b8:	02010113          	add	sp,sp,32
    46bc:	00008067          	ret

000046c0 <atexit>:
    46c0:	00050593          	mv	a1,a0
    46c4:	00000693          	li	a3,0
    46c8:	00000613          	li	a2,0
    46cc:	00000513          	li	a0,0
    46d0:	0a40106f          	j	5774 <__register_exitproc>

000046d4 <exit>:
    46d4:	ff010113          	add	sp,sp,-16
    46d8:	00000593          	li	a1,0
    46dc:	00812423          	sw	s0,8(sp)
    46e0:	00112623          	sw	ra,12(sp)
    46e4:	00050413          	mv	s0,a0
    46e8:	178010ef          	jal	5860 <__call_exitprocs>
    46ec:	00007797          	auipc	a5,0x7
    46f0:	2647a783          	lw	a5,612(a5) # b950 <__stdio_exit_handler>
    46f4:	00078463          	beqz	a5,46fc <exit+0x28>
    46f8:	000780e7          	jalr	a5
    46fc:	00040513          	mv	a0,s0
    4700:	518030ef          	jal	7c18 <_exit>

00004704 <stdio_exit_handler>:
    4704:	00005617          	auipc	a2,0x5
    4708:	4dc60613          	add	a2,a2,1244 # 9be0 <__sglue>
    470c:	00002597          	auipc	a1,0x2
    4710:	f1458593          	add	a1,a1,-236 # 6620 <_fclose_r>
    4714:	00005517          	auipc	a0,0x5
    4718:	4dc50513          	add	a0,a0,1244 # 9bf0 <_impure_data>
    471c:	4cc0006f          	j	4be8 <_fwalk_sglue>

00004720 <cleanup_stdio>:
    4720:	00452583          	lw	a1,4(a0)
    4724:	ff010113          	add	sp,sp,-16
    4728:	00812423          	sw	s0,8(sp)
    472c:	00112623          	sw	ra,12(sp)
    4730:	00007797          	auipc	a5,0x7
    4734:	2dc78793          	add	a5,a5,732 # ba0c <__sf>
    4738:	00050413          	mv	s0,a0
    473c:	00f58463          	beq	a1,a5,4744 <cleanup_stdio+0x24>
    4740:	6e1010ef          	jal	6620 <_fclose_r>
    4744:	00842583          	lw	a1,8(s0)
    4748:	00007797          	auipc	a5,0x7
    474c:	32c78793          	add	a5,a5,812 # ba74 <__sf+0x68>
    4750:	00f58663          	beq	a1,a5,475c <cleanup_stdio+0x3c>
    4754:	00040513          	mv	a0,s0
    4758:	6c9010ef          	jal	6620 <_fclose_r>
    475c:	00c42583          	lw	a1,12(s0)
    4760:	00007797          	auipc	a5,0x7
    4764:	37c78793          	add	a5,a5,892 # badc <__sf+0xd0>
    4768:	00f58c63          	beq	a1,a5,4780 <cleanup_stdio+0x60>
    476c:	00040513          	mv	a0,s0
    4770:	00812403          	lw	s0,8(sp)
    4774:	00c12083          	lw	ra,12(sp)
    4778:	01010113          	add	sp,sp,16
    477c:	6a50106f          	j	6620 <_fclose_r>
    4780:	00c12083          	lw	ra,12(sp)
    4784:	00812403          	lw	s0,8(sp)
    4788:	01010113          	add	sp,sp,16
    478c:	00008067          	ret

00004790 <__fp_lock>:
    4790:	0645a783          	lw	a5,100(a1)
    4794:	0017f793          	and	a5,a5,1
    4798:	00079863          	bnez	a5,47a8 <__fp_lock+0x18>
    479c:	00c5d783          	lhu	a5,12(a1)
    47a0:	2007f793          	and	a5,a5,512
    47a4:	00078663          	beqz	a5,47b0 <__fp_lock+0x20>
    47a8:	00000513          	li	a0,0
    47ac:	00008067          	ret
    47b0:	0585a503          	lw	a0,88(a1)
    47b4:	ff010113          	add	sp,sp,-16
    47b8:	00112623          	sw	ra,12(sp)
    47bc:	37d000ef          	jal	5338 <__retarget_lock_acquire_recursive>
    47c0:	00c12083          	lw	ra,12(sp)
    47c4:	00000513          	li	a0,0
    47c8:	01010113          	add	sp,sp,16
    47cc:	00008067          	ret

000047d0 <__fp_unlock>:
    47d0:	0645a783          	lw	a5,100(a1)
    47d4:	0017f793          	and	a5,a5,1
    47d8:	00079863          	bnez	a5,47e8 <__fp_unlock+0x18>
    47dc:	00c5d783          	lhu	a5,12(a1)
    47e0:	2007f793          	and	a5,a5,512
    47e4:	00078663          	beqz	a5,47f0 <__fp_unlock+0x20>
    47e8:	00000513          	li	a0,0
    47ec:	00008067          	ret
    47f0:	0585a503          	lw	a0,88(a1)
    47f4:	ff010113          	add	sp,sp,-16
    47f8:	00112623          	sw	ra,12(sp)
    47fc:	355000ef          	jal	5350 <__retarget_lock_release_recursive>
    4800:	00c12083          	lw	ra,12(sp)
    4804:	00000513          	li	a0,0
    4808:	01010113          	add	sp,sp,16
    480c:	00008067          	ret

00004810 <global_stdio_init.part.0>:
    4810:	fe010113          	add	sp,sp,-32
    4814:	00000797          	auipc	a5,0x0
    4818:	ef078793          	add	a5,a5,-272 # 4704 <stdio_exit_handler>
    481c:	00112e23          	sw	ra,28(sp)
    4820:	00812c23          	sw	s0,24(sp)
    4824:	00912a23          	sw	s1,20(sp)
    4828:	00007417          	auipc	s0,0x7
    482c:	1e440413          	add	s0,s0,484 # ba0c <__sf>
    4830:	01212823          	sw	s2,16(sp)
    4834:	01312623          	sw	s3,12(sp)
    4838:	01412423          	sw	s4,8(sp)
    483c:	00800613          	li	a2,8
    4840:	00000593          	li	a1,0
    4844:	00007717          	auipc	a4,0x7
    4848:	10f72623          	sw	a5,268(a4) # b950 <__stdio_exit_handler>
    484c:	00007517          	auipc	a0,0x7
    4850:	21c50513          	add	a0,a0,540 # ba68 <__sf+0x5c>
    4854:	00400793          	li	a5,4
    4858:	00f42623          	sw	a5,12(s0)
    485c:	00042023          	sw	zero,0(s0)
    4860:	00042223          	sw	zero,4(s0)
    4864:	00042423          	sw	zero,8(s0)
    4868:	06042223          	sw	zero,100(s0)
    486c:	00042823          	sw	zero,16(s0)
    4870:	00042a23          	sw	zero,20(s0)
    4874:	00042c23          	sw	zero,24(s0)
    4878:	3f1000ef          	jal	5468 <memset>
    487c:	00000a17          	auipc	s4,0x0
    4880:	6d4a0a13          	add	s4,s4,1748 # 4f50 <__sread>
    4884:	00000997          	auipc	s3,0x0
    4888:	73098993          	add	s3,s3,1840 # 4fb4 <__swrite>
    488c:	00000917          	auipc	s2,0x0
    4890:	7b090913          	add	s2,s2,1968 # 503c <__sseek>
    4894:	00001497          	auipc	s1,0x1
    4898:	82048493          	add	s1,s1,-2016 # 50b4 <__sclose>
    489c:	00007517          	auipc	a0,0x7
    48a0:	1c850513          	add	a0,a0,456 # ba64 <__sf+0x58>
    48a4:	03442023          	sw	s4,32(s0)
    48a8:	03342223          	sw	s3,36(s0)
    48ac:	03242423          	sw	s2,40(s0)
    48b0:	02942623          	sw	s1,44(s0)
    48b4:	00842e23          	sw	s0,28(s0)
    48b8:	271000ef          	jal	5328 <__retarget_lock_init_recursive>
    48bc:	000107b7          	lui	a5,0x10
    48c0:	00878793          	add	a5,a5,8 # 10008 <__alt_heap_start+0x430c>
    48c4:	00800613          	li	a2,8
    48c8:	00000593          	li	a1,0
    48cc:	00007517          	auipc	a0,0x7
    48d0:	20450513          	add	a0,a0,516 # bad0 <__sf+0xc4>
    48d4:	06f42a23          	sw	a5,116(s0)
    48d8:	06042423          	sw	zero,104(s0)
    48dc:	06042623          	sw	zero,108(s0)
    48e0:	06042823          	sw	zero,112(s0)
    48e4:	0c042623          	sw	zero,204(s0)
    48e8:	06042c23          	sw	zero,120(s0)
    48ec:	06042e23          	sw	zero,124(s0)
    48f0:	08042023          	sw	zero,128(s0)
    48f4:	375000ef          	jal	5468 <memset>
    48f8:	00007797          	auipc	a5,0x7
    48fc:	17c78793          	add	a5,a5,380 # ba74 <__sf+0x68>
    4900:	00007517          	auipc	a0,0x7
    4904:	1cc50513          	add	a0,a0,460 # bacc <__sf+0xc0>
    4908:	08f42223          	sw	a5,132(s0)
    490c:	09442423          	sw	s4,136(s0)
    4910:	09342623          	sw	s3,140(s0)
    4914:	09242823          	sw	s2,144(s0)
    4918:	08942a23          	sw	s1,148(s0)
    491c:	20d000ef          	jal	5328 <__retarget_lock_init_recursive>
    4920:	000207b7          	lui	a5,0x20
    4924:	01278793          	add	a5,a5,18 # 20012 <__alt_data_end+0x12>
    4928:	00800613          	li	a2,8
    492c:	00000593          	li	a1,0
    4930:	00007517          	auipc	a0,0x7
    4934:	20850513          	add	a0,a0,520 # bb38 <__sf+0x12c>
    4938:	0cf42e23          	sw	a5,220(s0)
    493c:	0c042823          	sw	zero,208(s0)
    4940:	0c042a23          	sw	zero,212(s0)
    4944:	0c042c23          	sw	zero,216(s0)
    4948:	12042a23          	sw	zero,308(s0)
    494c:	0e042023          	sw	zero,224(s0)
    4950:	0e042223          	sw	zero,228(s0)
    4954:	0e042423          	sw	zero,232(s0)
    4958:	311000ef          	jal	5468 <memset>
    495c:	00007797          	auipc	a5,0x7
    4960:	18078793          	add	a5,a5,384 # badc <__sf+0xd0>
    4964:	0f442823          	sw	s4,240(s0)
    4968:	0f342a23          	sw	s3,244(s0)
    496c:	0f242c23          	sw	s2,248(s0)
    4970:	0e942e23          	sw	s1,252(s0)
    4974:	0ef42623          	sw	a5,236(s0)
    4978:	01812403          	lw	s0,24(sp)
    497c:	01c12083          	lw	ra,28(sp)
    4980:	01412483          	lw	s1,20(sp)
    4984:	01012903          	lw	s2,16(sp)
    4988:	00c12983          	lw	s3,12(sp)
    498c:	00812a03          	lw	s4,8(sp)
    4990:	00007517          	auipc	a0,0x7
    4994:	1a450513          	add	a0,a0,420 # bb34 <__sf+0x128>
    4998:	02010113          	add	sp,sp,32
    499c:	18d0006f          	j	5328 <__retarget_lock_init_recursive>

000049a0 <__sfp>:
    49a0:	fe010113          	add	sp,sp,-32
    49a4:	01312623          	sw	s3,12(sp)
    49a8:	00050993          	mv	s3,a0
    49ac:	00007517          	auipc	a0,0x7
    49b0:	fc850513          	add	a0,a0,-56 # b974 <__lock___sfp_recursive_mutex>
    49b4:	00112e23          	sw	ra,28(sp)
    49b8:	00812c23          	sw	s0,24(sp)
    49bc:	00912a23          	sw	s1,20(sp)
    49c0:	01212823          	sw	s2,16(sp)
    49c4:	175000ef          	jal	5338 <__retarget_lock_acquire_recursive>
    49c8:	00007797          	auipc	a5,0x7
    49cc:	f887a783          	lw	a5,-120(a5) # b950 <__stdio_exit_handler>
    49d0:	10078263          	beqz	a5,4ad4 <__sfp+0x134>
    49d4:	00005917          	auipc	s2,0x5
    49d8:	20c90913          	add	s2,s2,524 # 9be0 <__sglue>
    49dc:	fff00493          	li	s1,-1
    49e0:	00492783          	lw	a5,4(s2)
    49e4:	00892403          	lw	s0,8(s2)
    49e8:	fff78793          	add	a5,a5,-1
    49ec:	0007d863          	bgez	a5,49fc <__sfp+0x5c>
    49f0:	0940006f          	j	4a84 <__sfp+0xe4>
    49f4:	06840413          	add	s0,s0,104
    49f8:	08978663          	beq	a5,s1,4a84 <__sfp+0xe4>
    49fc:	00c41703          	lh	a4,12(s0)
    4a00:	fff78793          	add	a5,a5,-1
    4a04:	fe0718e3          	bnez	a4,49f4 <__sfp+0x54>
    4a08:	ffff07b7          	lui	a5,0xffff0
    4a0c:	00178793          	add	a5,a5,1 # ffff0001 <__alt_data_end+0xfffd0001>
    4a10:	00f42623          	sw	a5,12(s0)
    4a14:	05840513          	add	a0,s0,88
    4a18:	06042223          	sw	zero,100(s0)
    4a1c:	10d000ef          	jal	5328 <__retarget_lock_init_recursive>
    4a20:	00007517          	auipc	a0,0x7
    4a24:	f5450513          	add	a0,a0,-172 # b974 <__lock___sfp_recursive_mutex>
    4a28:	129000ef          	jal	5350 <__retarget_lock_release_recursive>
    4a2c:	00800613          	li	a2,8
    4a30:	00042023          	sw	zero,0(s0)
    4a34:	00042423          	sw	zero,8(s0)
    4a38:	00042223          	sw	zero,4(s0)
    4a3c:	00042823          	sw	zero,16(s0)
    4a40:	00042a23          	sw	zero,20(s0)
    4a44:	00042c23          	sw	zero,24(s0)
    4a48:	00000593          	li	a1,0
    4a4c:	05c40513          	add	a0,s0,92
    4a50:	219000ef          	jal	5468 <memset>
    4a54:	02042823          	sw	zero,48(s0)
    4a58:	02042a23          	sw	zero,52(s0)
    4a5c:	04042223          	sw	zero,68(s0)
    4a60:	04042423          	sw	zero,72(s0)
    4a64:	01c12083          	lw	ra,28(sp)
    4a68:	00040513          	mv	a0,s0
    4a6c:	01812403          	lw	s0,24(sp)
    4a70:	01412483          	lw	s1,20(sp)
    4a74:	01012903          	lw	s2,16(sp)
    4a78:	00c12983          	lw	s3,12(sp)
    4a7c:	02010113          	add	sp,sp,32
    4a80:	00008067          	ret
    4a84:	00092403          	lw	s0,0(s2)
    4a88:	00040663          	beqz	s0,4a94 <__sfp+0xf4>
    4a8c:	00040913          	mv	s2,s0
    4a90:	f51ff06f          	j	49e0 <__sfp+0x40>
    4a94:	1ac00593          	li	a1,428
    4a98:	00098513          	mv	a0,s3
    4a9c:	390010ef          	jal	5e2c <_malloc_r>
    4aa0:	00050413          	mv	s0,a0
    4aa4:	02050c63          	beqz	a0,4adc <__sfp+0x13c>
    4aa8:	00c50513          	add	a0,a0,12
    4aac:	00400793          	li	a5,4
    4ab0:	00042023          	sw	zero,0(s0)
    4ab4:	00f42223          	sw	a5,4(s0)
    4ab8:	00a42423          	sw	a0,8(s0)
    4abc:	1a000613          	li	a2,416
    4ac0:	00000593          	li	a1,0
    4ac4:	1a5000ef          	jal	5468 <memset>
    4ac8:	00892023          	sw	s0,0(s2)
    4acc:	00040913          	mv	s2,s0
    4ad0:	f11ff06f          	j	49e0 <__sfp+0x40>
    4ad4:	d3dff0ef          	jal	4810 <global_stdio_init.part.0>
    4ad8:	efdff06f          	j	49d4 <__sfp+0x34>
    4adc:	00092023          	sw	zero,0(s2)
    4ae0:	00007517          	auipc	a0,0x7
    4ae4:	e9450513          	add	a0,a0,-364 # b974 <__lock___sfp_recursive_mutex>
    4ae8:	069000ef          	jal	5350 <__retarget_lock_release_recursive>
    4aec:	00c00793          	li	a5,12
    4af0:	00f9a023          	sw	a5,0(s3)
    4af4:	f71ff06f          	j	4a64 <__sfp+0xc4>

00004af8 <__sinit>:
    4af8:	ff010113          	add	sp,sp,-16
    4afc:	00812423          	sw	s0,8(sp)
    4b00:	00050413          	mv	s0,a0
    4b04:	00007517          	auipc	a0,0x7
    4b08:	e7050513          	add	a0,a0,-400 # b974 <__lock___sfp_recursive_mutex>
    4b0c:	00112623          	sw	ra,12(sp)
    4b10:	029000ef          	jal	5338 <__retarget_lock_acquire_recursive>
    4b14:	03442783          	lw	a5,52(s0)
    4b18:	00079e63          	bnez	a5,4b34 <__sinit+0x3c>
    4b1c:	00000797          	auipc	a5,0x0
    4b20:	c0478793          	add	a5,a5,-1020 # 4720 <cleanup_stdio>
    4b24:	02f42a23          	sw	a5,52(s0)
    4b28:	00007797          	auipc	a5,0x7
    4b2c:	e287a783          	lw	a5,-472(a5) # b950 <__stdio_exit_handler>
    4b30:	00078e63          	beqz	a5,4b4c <__sinit+0x54>
    4b34:	00812403          	lw	s0,8(sp)
    4b38:	00c12083          	lw	ra,12(sp)
    4b3c:	00007517          	auipc	a0,0x7
    4b40:	e3850513          	add	a0,a0,-456 # b974 <__lock___sfp_recursive_mutex>
    4b44:	01010113          	add	sp,sp,16
    4b48:	0090006f          	j	5350 <__retarget_lock_release_recursive>
    4b4c:	cc5ff0ef          	jal	4810 <global_stdio_init.part.0>
    4b50:	00812403          	lw	s0,8(sp)
    4b54:	00c12083          	lw	ra,12(sp)
    4b58:	00007517          	auipc	a0,0x7
    4b5c:	e1c50513          	add	a0,a0,-484 # b974 <__lock___sfp_recursive_mutex>
    4b60:	01010113          	add	sp,sp,16
    4b64:	7ec0006f          	j	5350 <__retarget_lock_release_recursive>

00004b68 <__sfp_lock_acquire>:
    4b68:	00007517          	auipc	a0,0x7
    4b6c:	e0c50513          	add	a0,a0,-500 # b974 <__lock___sfp_recursive_mutex>
    4b70:	7c80006f          	j	5338 <__retarget_lock_acquire_recursive>

00004b74 <__sfp_lock_release>:
    4b74:	00007517          	auipc	a0,0x7
    4b78:	e0050513          	add	a0,a0,-512 # b974 <__lock___sfp_recursive_mutex>
    4b7c:	7d40006f          	j	5350 <__retarget_lock_release_recursive>

00004b80 <__fp_lock_all>:
    4b80:	ff010113          	add	sp,sp,-16
    4b84:	00007517          	auipc	a0,0x7
    4b88:	df050513          	add	a0,a0,-528 # b974 <__lock___sfp_recursive_mutex>
    4b8c:	00112623          	sw	ra,12(sp)
    4b90:	7a8000ef          	jal	5338 <__retarget_lock_acquire_recursive>
    4b94:	00c12083          	lw	ra,12(sp)
    4b98:	00005617          	auipc	a2,0x5
    4b9c:	04860613          	add	a2,a2,72 # 9be0 <__sglue>
    4ba0:	00000597          	auipc	a1,0x0
    4ba4:	bf058593          	add	a1,a1,-1040 # 4790 <__fp_lock>
    4ba8:	00000513          	li	a0,0
    4bac:	01010113          	add	sp,sp,16
    4bb0:	0380006f          	j	4be8 <_fwalk_sglue>

00004bb4 <__fp_unlock_all>:
    4bb4:	ff010113          	add	sp,sp,-16
    4bb8:	00005617          	auipc	a2,0x5
    4bbc:	02860613          	add	a2,a2,40 # 9be0 <__sglue>
    4bc0:	00000597          	auipc	a1,0x0
    4bc4:	c1058593          	add	a1,a1,-1008 # 47d0 <__fp_unlock>
    4bc8:	00000513          	li	a0,0
    4bcc:	00112623          	sw	ra,12(sp)
    4bd0:	018000ef          	jal	4be8 <_fwalk_sglue>
    4bd4:	00c12083          	lw	ra,12(sp)
    4bd8:	00007517          	auipc	a0,0x7
    4bdc:	d9c50513          	add	a0,a0,-612 # b974 <__lock___sfp_recursive_mutex>
    4be0:	01010113          	add	sp,sp,16
    4be4:	76c0006f          	j	5350 <__retarget_lock_release_recursive>

00004be8 <_fwalk_sglue>:
    4be8:	fd010113          	add	sp,sp,-48
    4bec:	03212023          	sw	s2,32(sp)
    4bf0:	01312e23          	sw	s3,28(sp)
    4bf4:	01412c23          	sw	s4,24(sp)
    4bf8:	01512a23          	sw	s5,20(sp)
    4bfc:	01612823          	sw	s6,16(sp)
    4c00:	01712623          	sw	s7,12(sp)
    4c04:	02112623          	sw	ra,44(sp)
    4c08:	02812423          	sw	s0,40(sp)
    4c0c:	02912223          	sw	s1,36(sp)
    4c10:	00050b13          	mv	s6,a0
    4c14:	00058b93          	mv	s7,a1
    4c18:	00060a93          	mv	s5,a2
    4c1c:	00000a13          	li	s4,0
    4c20:	00100993          	li	s3,1
    4c24:	fff00913          	li	s2,-1
    4c28:	004aa483          	lw	s1,4(s5)
    4c2c:	008aa403          	lw	s0,8(s5)
    4c30:	fff48493          	add	s1,s1,-1
    4c34:	0204c863          	bltz	s1,4c64 <_fwalk_sglue+0x7c>
    4c38:	00c45783          	lhu	a5,12(s0)
    4c3c:	00f9fe63          	bgeu	s3,a5,4c58 <_fwalk_sglue+0x70>
    4c40:	00e41783          	lh	a5,14(s0)
    4c44:	00040593          	mv	a1,s0
    4c48:	000b0513          	mv	a0,s6
    4c4c:	01278663          	beq	a5,s2,4c58 <_fwalk_sglue+0x70>
    4c50:	000b80e7          	jalr	s7
    4c54:	00aa6a33          	or	s4,s4,a0
    4c58:	fff48493          	add	s1,s1,-1
    4c5c:	06840413          	add	s0,s0,104
    4c60:	fd249ce3          	bne	s1,s2,4c38 <_fwalk_sglue+0x50>
    4c64:	000aaa83          	lw	s5,0(s5)
    4c68:	fc0a90e3          	bnez	s5,4c28 <_fwalk_sglue+0x40>
    4c6c:	02c12083          	lw	ra,44(sp)
    4c70:	02812403          	lw	s0,40(sp)
    4c74:	02412483          	lw	s1,36(sp)
    4c78:	02012903          	lw	s2,32(sp)
    4c7c:	01c12983          	lw	s3,28(sp)
    4c80:	01412a83          	lw	s5,20(sp)
    4c84:	01012b03          	lw	s6,16(sp)
    4c88:	00c12b83          	lw	s7,12(sp)
    4c8c:	000a0513          	mv	a0,s4
    4c90:	01812a03          	lw	s4,24(sp)
    4c94:	03010113          	add	sp,sp,48
    4c98:	00008067          	ret

00004c9c <_putchar_r>:
    4c9c:	00852603          	lw	a2,8(a0)
    4ca0:	1680206f          	j	6e08 <_putc_r>

00004ca4 <putchar>:
    4ca4:	8281a783          	lw	a5,-2008(gp) # a140 <_impure_ptr>
    4ca8:	0087a603          	lw	a2,8(a5)
    4cac:	00050593          	mv	a1,a0
    4cb0:	00078513          	mv	a0,a5
    4cb4:	1540206f          	j	6e08 <_putc_r>

00004cb8 <setvbuf>:
    4cb8:	fd010113          	add	sp,sp,-48
    4cbc:	02812423          	sw	s0,40(sp)
    4cc0:	02912223          	sw	s1,36(sp)
    4cc4:	03212023          	sw	s2,32(sp)
    4cc8:	01312e23          	sw	s3,28(sp)
    4ccc:	01412c23          	sw	s4,24(sp)
    4cd0:	02112623          	sw	ra,44(sp)
    4cd4:	8281aa03          	lw	s4,-2008(gp) # a140 <_impure_ptr>
    4cd8:	00050413          	mv	s0,a0
    4cdc:	00058913          	mv	s2,a1
    4ce0:	00060993          	mv	s3,a2
    4ce4:	00068493          	mv	s1,a3
    4ce8:	000a0663          	beqz	s4,4cf4 <setvbuf+0x3c>
    4cec:	034a2783          	lw	a5,52(s4)
    4cf0:	20078a63          	beqz	a5,4f04 <setvbuf+0x24c>
    4cf4:	00200793          	li	a5,2
    4cf8:	00f98863          	beq	s3,a5,4d08 <setvbuf+0x50>
    4cfc:	00100793          	li	a5,1
    4d00:	2137e863          	bltu	a5,s3,4f10 <setvbuf+0x258>
    4d04:	2004c663          	bltz	s1,4f10 <setvbuf+0x258>
    4d08:	06442783          	lw	a5,100(s0)
    4d0c:	0017f793          	and	a5,a5,1
    4d10:	10078863          	beqz	a5,4e20 <setvbuf+0x168>
    4d14:	00040593          	mv	a1,s0
    4d18:	000a0513          	mv	a0,s4
    4d1c:	4cd010ef          	jal	69e8 <_fflush_r>
    4d20:	03042583          	lw	a1,48(s0)
    4d24:	00058c63          	beqz	a1,4d3c <setvbuf+0x84>
    4d28:	04040793          	add	a5,s0,64
    4d2c:	00f58663          	beq	a1,a5,4d38 <setvbuf+0x80>
    4d30:	000a0513          	mv	a0,s4
    4d34:	5d9000ef          	jal	5b0c <_free_r>
    4d38:	02042823          	sw	zero,48(s0)
    4d3c:	00c41783          	lh	a5,12(s0)
    4d40:	00042c23          	sw	zero,24(s0)
    4d44:	00042223          	sw	zero,4(s0)
    4d48:	0807f713          	and	a4,a5,128
    4d4c:	14071263          	bnez	a4,4e90 <setvbuf+0x1d8>
    4d50:	fffff737          	lui	a4,0xfffff
    4d54:	35c70713          	add	a4,a4,860 # fffff35c <__alt_data_end+0xfffdf35c>
    4d58:	00e7f7b3          	and	a5,a5,a4
    4d5c:	00f41623          	sh	a5,12(s0)
    4d60:	00200713          	li	a4,2
    4d64:	14e98a63          	beq	s3,a4,4eb8 <setvbuf+0x200>
    4d68:	00c10693          	add	a3,sp,12
    4d6c:	00810613          	add	a2,sp,8
    4d70:	00040593          	mv	a1,s0
    4d74:	000a0513          	mv	a0,s4
    4d78:	7b9010ef          	jal	6d30 <__swhatbuf_r>
    4d7c:	00c45783          	lhu	a5,12(s0)
    4d80:	00a7e7b3          	or	a5,a5,a0
    4d84:	00f41623          	sh	a5,12(s0)
    4d88:	0a048863          	beqz	s1,4e38 <setvbuf+0x180>
    4d8c:	0a090863          	beqz	s2,4e3c <setvbuf+0x184>
    4d90:	034a2783          	lw	a5,52(s4)
    4d94:	0c078663          	beqz	a5,4e60 <setvbuf+0x1a8>
    4d98:	00812703          	lw	a4,8(sp)
    4d9c:	00c41783          	lh	a5,12(s0)
    4da0:	00970a63          	beq	a4,s1,4db4 <setvbuf+0xfc>
    4da4:	00001737          	lui	a4,0x1
    4da8:	80070713          	add	a4,a4,-2048 # 800 <main+0x2b8>
    4dac:	00e7e7b3          	or	a5,a5,a4
    4db0:	00f41623          	sh	a5,12(s0)
    4db4:	00100713          	li	a4,1
    4db8:	00e99663          	bne	s3,a4,4dc4 <setvbuf+0x10c>
    4dbc:	0017e793          	or	a5,a5,1
    4dc0:	00f41623          	sh	a5,12(s0)
    4dc4:	01242023          	sw	s2,0(s0)
    4dc8:	01242823          	sw	s2,16(s0)
    4dcc:	00942a23          	sw	s1,20(s0)
    4dd0:	0087f713          	and	a4,a5,8
    4dd4:	08070c63          	beqz	a4,4e6c <setvbuf+0x1b4>
    4dd8:	0017f713          	and	a4,a5,1
    4ddc:	12070063          	beqz	a4,4efc <setvbuf+0x244>
    4de0:	06442703          	lw	a4,100(s0)
    4de4:	409004b3          	neg	s1,s1
    4de8:	00042423          	sw	zero,8(s0)
    4dec:	00942c23          	sw	s1,24(s0)
    4df0:	00177713          	and	a4,a4,1
    4df4:	08070463          	beqz	a4,4e7c <setvbuf+0x1c4>
    4df8:	00000493          	li	s1,0
    4dfc:	02c12083          	lw	ra,44(sp)
    4e00:	02812403          	lw	s0,40(sp)
    4e04:	02012903          	lw	s2,32(sp)
    4e08:	01c12983          	lw	s3,28(sp)
    4e0c:	01812a03          	lw	s4,24(sp)
    4e10:	00048513          	mv	a0,s1
    4e14:	02412483          	lw	s1,36(sp)
    4e18:	03010113          	add	sp,sp,48
    4e1c:	00008067          	ret
    4e20:	00c45783          	lhu	a5,12(s0)
    4e24:	2007f793          	and	a5,a5,512
    4e28:	ee0796e3          	bnez	a5,4d14 <setvbuf+0x5c>
    4e2c:	05842503          	lw	a0,88(s0)
    4e30:	508000ef          	jal	5338 <__retarget_lock_acquire_recursive>
    4e34:	ee1ff06f          	j	4d14 <setvbuf+0x5c>
    4e38:	00812483          	lw	s1,8(sp)
    4e3c:	00048513          	mv	a0,s1
    4e40:	7d5000ef          	jal	5e14 <malloc>
    4e44:	00050913          	mv	s2,a0
    4e48:	0c050863          	beqz	a0,4f18 <setvbuf+0x260>
    4e4c:	00c45783          	lhu	a5,12(s0)
    4e50:	0807e793          	or	a5,a5,128
    4e54:	00f41623          	sh	a5,12(s0)
    4e58:	034a2783          	lw	a5,52(s4)
    4e5c:	f2079ee3          	bnez	a5,4d98 <setvbuf+0xe0>
    4e60:	000a0513          	mv	a0,s4
    4e64:	c95ff0ef          	jal	4af8 <__sinit>
    4e68:	f31ff06f          	j	4d98 <setvbuf+0xe0>
    4e6c:	00042423          	sw	zero,8(s0)
    4e70:	06442703          	lw	a4,100(s0)
    4e74:	00177713          	and	a4,a4,1
    4e78:	f80710e3          	bnez	a4,4df8 <setvbuf+0x140>
    4e7c:	2007f793          	and	a5,a5,512
    4e80:	f6079ce3          	bnez	a5,4df8 <setvbuf+0x140>
    4e84:	05842503          	lw	a0,88(s0)
    4e88:	4c8000ef          	jal	5350 <__retarget_lock_release_recursive>
    4e8c:	f6dff06f          	j	4df8 <setvbuf+0x140>
    4e90:	01042583          	lw	a1,16(s0)
    4e94:	000a0513          	mv	a0,s4
    4e98:	475000ef          	jal	5b0c <_free_r>
    4e9c:	00c41783          	lh	a5,12(s0)
    4ea0:	fffff737          	lui	a4,0xfffff
    4ea4:	35c70713          	add	a4,a4,860 # fffff35c <__alt_data_end+0xfffdf35c>
    4ea8:	00e7f7b3          	and	a5,a5,a4
    4eac:	00f41623          	sh	a5,12(s0)
    4eb0:	00200713          	li	a4,2
    4eb4:	eae99ae3          	bne	s3,a4,4d68 <setvbuf+0xb0>
    4eb8:	00000493          	li	s1,0
    4ebc:	06442703          	lw	a4,100(s0)
    4ec0:	04340693          	add	a3,s0,67
    4ec4:	0027e613          	or	a2,a5,2
    4ec8:	00d42023          	sw	a3,0(s0)
    4ecc:	00d42823          	sw	a3,16(s0)
    4ed0:	00100693          	li	a3,1
    4ed4:	00c41623          	sh	a2,12(s0)
    4ed8:	00042423          	sw	zero,8(s0)
    4edc:	00d42a23          	sw	a3,20(s0)
    4ee0:	00177713          	and	a4,a4,1
    4ee4:	f0071ce3          	bnez	a4,4dfc <setvbuf+0x144>
    4ee8:	2007f793          	and	a5,a5,512
    4eec:	f00798e3          	bnez	a5,4dfc <setvbuf+0x144>
    4ef0:	05842503          	lw	a0,88(s0)
    4ef4:	45c000ef          	jal	5350 <__retarget_lock_release_recursive>
    4ef8:	f05ff06f          	j	4dfc <setvbuf+0x144>
    4efc:	00942423          	sw	s1,8(s0)
    4f00:	f71ff06f          	j	4e70 <setvbuf+0x1b8>
    4f04:	000a0513          	mv	a0,s4
    4f08:	bf1ff0ef          	jal	4af8 <__sinit>
    4f0c:	de9ff06f          	j	4cf4 <setvbuf+0x3c>
    4f10:	fff00493          	li	s1,-1
    4f14:	ee9ff06f          	j	4dfc <setvbuf+0x144>
    4f18:	01512a23          	sw	s5,20(sp)
    4f1c:	00812a83          	lw	s5,8(sp)
    4f20:	029a8063          	beq	s5,s1,4f40 <setvbuf+0x288>
    4f24:	000a8513          	mv	a0,s5
    4f28:	6ed000ef          	jal	5e14 <malloc>
    4f2c:	00050913          	mv	s2,a0
    4f30:	000a8493          	mv	s1,s5
    4f34:	00050663          	beqz	a0,4f40 <setvbuf+0x288>
    4f38:	01412a83          	lw	s5,20(sp)
    4f3c:	f11ff06f          	j	4e4c <setvbuf+0x194>
    4f40:	00c41783          	lh	a5,12(s0)
    4f44:	01412a83          	lw	s5,20(sp)
    4f48:	fff00493          	li	s1,-1
    4f4c:	f71ff06f          	j	4ebc <setvbuf+0x204>

00004f50 <__sread>:
    4f50:	ff010113          	add	sp,sp,-16
    4f54:	00812423          	sw	s0,8(sp)
    4f58:	00058413          	mv	s0,a1
    4f5c:	00e59583          	lh	a1,14(a1)
    4f60:	00112623          	sw	ra,12(sp)
    4f64:	2f8000ef          	jal	525c <_read_r>
    4f68:	02054063          	bltz	a0,4f88 <__sread+0x38>
    4f6c:	05042783          	lw	a5,80(s0)
    4f70:	00c12083          	lw	ra,12(sp)
    4f74:	00a787b3          	add	a5,a5,a0
    4f78:	04f42823          	sw	a5,80(s0)
    4f7c:	00812403          	lw	s0,8(sp)
    4f80:	01010113          	add	sp,sp,16
    4f84:	00008067          	ret
    4f88:	00c45783          	lhu	a5,12(s0)
    4f8c:	fffff737          	lui	a4,0xfffff
    4f90:	fff70713          	add	a4,a4,-1 # ffffefff <__alt_data_end+0xfffdefff>
    4f94:	00e7f7b3          	and	a5,a5,a4
    4f98:	00c12083          	lw	ra,12(sp)
    4f9c:	00f41623          	sh	a5,12(s0)
    4fa0:	00812403          	lw	s0,8(sp)
    4fa4:	01010113          	add	sp,sp,16
    4fa8:	00008067          	ret

00004fac <__seofread>:
    4fac:	00000513          	li	a0,0
    4fb0:	00008067          	ret

00004fb4 <__swrite>:
    4fb4:	00c59783          	lh	a5,12(a1)
    4fb8:	fe010113          	add	sp,sp,-32
    4fbc:	00812c23          	sw	s0,24(sp)
    4fc0:	00912a23          	sw	s1,20(sp)
    4fc4:	01212823          	sw	s2,16(sp)
    4fc8:	01312623          	sw	s3,12(sp)
    4fcc:	00112e23          	sw	ra,28(sp)
    4fd0:	1007f713          	and	a4,a5,256
    4fd4:	00058413          	mv	s0,a1
    4fd8:	00050493          	mv	s1,a0
    4fdc:	00060913          	mv	s2,a2
    4fe0:	00068993          	mv	s3,a3
    4fe4:	04071063          	bnez	a4,5024 <__swrite+0x70>
    4fe8:	fffff737          	lui	a4,0xfffff
    4fec:	fff70713          	add	a4,a4,-1 # ffffefff <__alt_data_end+0xfffdefff>
    4ff0:	00e7f7b3          	and	a5,a5,a4
    4ff4:	00e41583          	lh	a1,14(s0)
    4ff8:	00f41623          	sh	a5,12(s0)
    4ffc:	01812403          	lw	s0,24(sp)
    5000:	01c12083          	lw	ra,28(sp)
    5004:	00098693          	mv	a3,s3
    5008:	00090613          	mv	a2,s2
    500c:	00c12983          	lw	s3,12(sp)
    5010:	01012903          	lw	s2,16(sp)
    5014:	00048513          	mv	a0,s1
    5018:	01412483          	lw	s1,20(sp)
    501c:	02010113          	add	sp,sp,32
    5020:	2a00006f          	j	52c0 <_write_r>
    5024:	00e59583          	lh	a1,14(a1)
    5028:	00200693          	li	a3,2
    502c:	00000613          	li	a2,0
    5030:	1c8000ef          	jal	51f8 <_lseek_r>
    5034:	00c41783          	lh	a5,12(s0)
    5038:	fb1ff06f          	j	4fe8 <__swrite+0x34>

0000503c <__sseek>:
    503c:	ff010113          	add	sp,sp,-16
    5040:	00812423          	sw	s0,8(sp)
    5044:	00058413          	mv	s0,a1
    5048:	00e59583          	lh	a1,14(a1)
    504c:	00112623          	sw	ra,12(sp)
    5050:	1a8000ef          	jal	51f8 <_lseek_r>
    5054:	fff00793          	li	a5,-1
    5058:	02f50863          	beq	a0,a5,5088 <__sseek+0x4c>
    505c:	00c45783          	lhu	a5,12(s0)
    5060:	00001737          	lui	a4,0x1
    5064:	00c12083          	lw	ra,12(sp)
    5068:	00e7e7b3          	or	a5,a5,a4
    506c:	01079793          	sll	a5,a5,0x10
    5070:	4107d793          	sra	a5,a5,0x10
    5074:	04a42823          	sw	a0,80(s0)
    5078:	00f41623          	sh	a5,12(s0)
    507c:	00812403          	lw	s0,8(sp)
    5080:	01010113          	add	sp,sp,16
    5084:	00008067          	ret
    5088:	00c45783          	lhu	a5,12(s0)
    508c:	fffff737          	lui	a4,0xfffff
    5090:	fff70713          	add	a4,a4,-1 # ffffefff <__alt_data_end+0xfffdefff>
    5094:	00e7f7b3          	and	a5,a5,a4
    5098:	01079793          	sll	a5,a5,0x10
    509c:	4107d793          	sra	a5,a5,0x10
    50a0:	00c12083          	lw	ra,12(sp)
    50a4:	00f41623          	sh	a5,12(s0)
    50a8:	00812403          	lw	s0,8(sp)
    50ac:	01010113          	add	sp,sp,16
    50b0:	00008067          	ret

000050b4 <__sclose>:
    50b4:	00e59583          	lh	a1,14(a1)
    50b8:	0040006f          	j	50bc <_close_r>

000050bc <_close_r>:
    50bc:	ff010113          	add	sp,sp,-16
    50c0:	00812423          	sw	s0,8(sp)
    50c4:	00050413          	mv	s0,a0
    50c8:	00058513          	mv	a0,a1
    50cc:	00007797          	auipc	a5,0x7
    50d0:	8807a423          	sw	zero,-1912(a5) # b954 <errno>
    50d4:	00112623          	sw	ra,12(sp)
    50d8:	261020ef          	jal	7b38 <_close>
    50dc:	fff00793          	li	a5,-1
    50e0:	00f50a63          	beq	a0,a5,50f4 <_close_r+0x38>
    50e4:	00c12083          	lw	ra,12(sp)
    50e8:	00812403          	lw	s0,8(sp)
    50ec:	01010113          	add	sp,sp,16
    50f0:	00008067          	ret
    50f4:	00007797          	auipc	a5,0x7
    50f8:	8607a783          	lw	a5,-1952(a5) # b954 <errno>
    50fc:	fe0784e3          	beqz	a5,50e4 <_close_r+0x28>
    5100:	00c12083          	lw	ra,12(sp)
    5104:	00f42023          	sw	a5,0(s0)
    5108:	00812403          	lw	s0,8(sp)
    510c:	01010113          	add	sp,sp,16
    5110:	00008067          	ret

00005114 <_reclaim_reent>:
    5114:	8281a783          	lw	a5,-2008(gp) # a140 <_impure_ptr>
    5118:	0ca78e63          	beq	a5,a0,51f4 <_reclaim_reent+0xe0>
    511c:	04452583          	lw	a1,68(a0)
    5120:	fe010113          	add	sp,sp,-32
    5124:	00912a23          	sw	s1,20(sp)
    5128:	00112e23          	sw	ra,28(sp)
    512c:	00812c23          	sw	s0,24(sp)
    5130:	00050493          	mv	s1,a0
    5134:	04058863          	beqz	a1,5184 <_reclaim_reent+0x70>
    5138:	01212823          	sw	s2,16(sp)
    513c:	01312623          	sw	s3,12(sp)
    5140:	00000913          	li	s2,0
    5144:	08000993          	li	s3,128
    5148:	012587b3          	add	a5,a1,s2
    514c:	0007a403          	lw	s0,0(a5)
    5150:	00040e63          	beqz	s0,516c <_reclaim_reent+0x58>
    5154:	00040593          	mv	a1,s0
    5158:	00042403          	lw	s0,0(s0)
    515c:	00048513          	mv	a0,s1
    5160:	1ad000ef          	jal	5b0c <_free_r>
    5164:	fe0418e3          	bnez	s0,5154 <_reclaim_reent+0x40>
    5168:	0444a583          	lw	a1,68(s1)
    516c:	00490913          	add	s2,s2,4
    5170:	fd391ce3          	bne	s2,s3,5148 <_reclaim_reent+0x34>
    5174:	00048513          	mv	a0,s1
    5178:	195000ef          	jal	5b0c <_free_r>
    517c:	01012903          	lw	s2,16(sp)
    5180:	00c12983          	lw	s3,12(sp)
    5184:	0384a583          	lw	a1,56(s1)
    5188:	00058663          	beqz	a1,5194 <_reclaim_reent+0x80>
    518c:	00048513          	mv	a0,s1
    5190:	17d000ef          	jal	5b0c <_free_r>
    5194:	0404a403          	lw	s0,64(s1)
    5198:	00040c63          	beqz	s0,51b0 <_reclaim_reent+0x9c>
    519c:	00040593          	mv	a1,s0
    51a0:	00042403          	lw	s0,0(s0)
    51a4:	00048513          	mv	a0,s1
    51a8:	165000ef          	jal	5b0c <_free_r>
    51ac:	fe0418e3          	bnez	s0,519c <_reclaim_reent+0x88>
    51b0:	04c4a583          	lw	a1,76(s1)
    51b4:	00058663          	beqz	a1,51c0 <_reclaim_reent+0xac>
    51b8:	00048513          	mv	a0,s1
    51bc:	151000ef          	jal	5b0c <_free_r>
    51c0:	0344a783          	lw	a5,52(s1)
    51c4:	00078e63          	beqz	a5,51e0 <_reclaim_reent+0xcc>
    51c8:	01812403          	lw	s0,24(sp)
    51cc:	01c12083          	lw	ra,28(sp)
    51d0:	00048513          	mv	a0,s1
    51d4:	01412483          	lw	s1,20(sp)
    51d8:	02010113          	add	sp,sp,32
    51dc:	00078067          	jr	a5
    51e0:	01c12083          	lw	ra,28(sp)
    51e4:	01812403          	lw	s0,24(sp)
    51e8:	01412483          	lw	s1,20(sp)
    51ec:	02010113          	add	sp,sp,32
    51f0:	00008067          	ret
    51f4:	00008067          	ret

000051f8 <_lseek_r>:
    51f8:	ff010113          	add	sp,sp,-16
    51fc:	00058713          	mv	a4,a1
    5200:	00812423          	sw	s0,8(sp)
    5204:	00060593          	mv	a1,a2
    5208:	00050413          	mv	s0,a0
    520c:	00068613          	mv	a2,a3
    5210:	00070513          	mv	a0,a4
    5214:	00006797          	auipc	a5,0x6
    5218:	7407a023          	sw	zero,1856(a5) # b954 <errno>
    521c:	00112623          	sw	ra,12(sp)
    5220:	619020ef          	jal	8038 <_lseek>
    5224:	fff00793          	li	a5,-1
    5228:	00f50a63          	beq	a0,a5,523c <_lseek_r+0x44>
    522c:	00c12083          	lw	ra,12(sp)
    5230:	00812403          	lw	s0,8(sp)
    5234:	01010113          	add	sp,sp,16
    5238:	00008067          	ret
    523c:	00006797          	auipc	a5,0x6
    5240:	7187a783          	lw	a5,1816(a5) # b954 <errno>
    5244:	fe0784e3          	beqz	a5,522c <_lseek_r+0x34>
    5248:	00c12083          	lw	ra,12(sp)
    524c:	00f42023          	sw	a5,0(s0)
    5250:	00812403          	lw	s0,8(sp)
    5254:	01010113          	add	sp,sp,16
    5258:	00008067          	ret

0000525c <_read_r>:
    525c:	ff010113          	add	sp,sp,-16
    5260:	00058713          	mv	a4,a1
    5264:	00812423          	sw	s0,8(sp)
    5268:	00060593          	mv	a1,a2
    526c:	00050413          	mv	s0,a0
    5270:	00068613          	mv	a2,a3
    5274:	00070513          	mv	a0,a4
    5278:	00006797          	auipc	a5,0x6
    527c:	6c07ae23          	sw	zero,1756(a5) # b954 <errno>
    5280:	00112623          	sw	ra,12(sp)
    5284:	168030ef          	jal	83ec <_read>
    5288:	fff00793          	li	a5,-1
    528c:	00f50a63          	beq	a0,a5,52a0 <_read_r+0x44>
    5290:	00c12083          	lw	ra,12(sp)
    5294:	00812403          	lw	s0,8(sp)
    5298:	01010113          	add	sp,sp,16
    529c:	00008067          	ret
    52a0:	00006797          	auipc	a5,0x6
    52a4:	6b47a783          	lw	a5,1716(a5) # b954 <errno>
    52a8:	fe0784e3          	beqz	a5,5290 <_read_r+0x34>
    52ac:	00c12083          	lw	ra,12(sp)
    52b0:	00f42023          	sw	a5,0(s0)
    52b4:	00812403          	lw	s0,8(sp)
    52b8:	01010113          	add	sp,sp,16
    52bc:	00008067          	ret

000052c0 <_write_r>:
    52c0:	ff010113          	add	sp,sp,-16
    52c4:	00058713          	mv	a4,a1
    52c8:	00812423          	sw	s0,8(sp)
    52cc:	00060593          	mv	a1,a2
    52d0:	00050413          	mv	s0,a0
    52d4:	00068613          	mv	a2,a3
    52d8:	00070513          	mv	a0,a4
    52dc:	00006797          	auipc	a5,0x6
    52e0:	6607ac23          	sw	zero,1656(a5) # b954 <errno>
    52e4:	00112623          	sw	ra,12(sp)
    52e8:	304030ef          	jal	85ec <_write>
    52ec:	fff00793          	li	a5,-1
    52f0:	00f50a63          	beq	a0,a5,5304 <_write_r+0x44>
    52f4:	00c12083          	lw	ra,12(sp)
    52f8:	00812403          	lw	s0,8(sp)
    52fc:	01010113          	add	sp,sp,16
    5300:	00008067          	ret
    5304:	00006797          	auipc	a5,0x6
    5308:	6507a783          	lw	a5,1616(a5) # b954 <errno>
    530c:	fe0784e3          	beqz	a5,52f4 <_write_r+0x34>
    5310:	00c12083          	lw	ra,12(sp)
    5314:	00f42023          	sw	a5,0(s0)
    5318:	00812403          	lw	s0,8(sp)
    531c:	01010113          	add	sp,sp,16
    5320:	00008067          	ret

00005324 <__retarget_lock_init>:
    5324:	00008067          	ret

00005328 <__retarget_lock_init_recursive>:
    5328:	00008067          	ret

0000532c <__retarget_lock_close>:
    532c:	00008067          	ret

00005330 <__retarget_lock_close_recursive>:
    5330:	00008067          	ret

00005334 <__retarget_lock_acquire>:
    5334:	00008067          	ret

00005338 <__retarget_lock_acquire_recursive>:
    5338:	00008067          	ret

0000533c <__retarget_lock_try_acquire>:
    533c:	00100513          	li	a0,1
    5340:	00008067          	ret

00005344 <__retarget_lock_try_acquire_recursive>:
    5344:	00100513          	li	a0,1
    5348:	00008067          	ret

0000534c <__retarget_lock_release>:
    534c:	00008067          	ret

00005350 <__retarget_lock_release_recursive>:
    5350:	00008067          	ret

00005354 <close>:
    5354:	00050593          	mv	a1,a0
    5358:	8281a503          	lw	a0,-2008(gp) # a140 <_impure_ptr>
    535c:	d61ff06f          	j	50bc <_close_r>

00005360 <open>:
    5360:	fc010113          	add	sp,sp,-64
    5364:	02c12423          	sw	a2,40(sp)
    5368:	02d12623          	sw	a3,44(sp)
    536c:	02f12a23          	sw	a5,52(sp)
    5370:	00060693          	mv	a3,a2
    5374:	02810793          	add	a5,sp,40
    5378:	00058613          	mv	a2,a1
    537c:	00050593          	mv	a1,a0
    5380:	8281a503          	lw	a0,-2008(gp) # a140 <_impure_ptr>
    5384:	00112e23          	sw	ra,28(sp)
    5388:	02e12823          	sw	a4,48(sp)
    538c:	03012c23          	sw	a6,56(sp)
    5390:	03112e23          	sw	a7,60(sp)
    5394:	00f12623          	sw	a5,12(sp)
    5398:	518020ef          	jal	78b0 <_open_r>
    539c:	01c12083          	lw	ra,28(sp)
    53a0:	04010113          	add	sp,sp,64
    53a4:	00008067          	ret

000053a8 <__stack_chk_fail>:
    53a8:	00003797          	auipc	a5,0x3
    53ac:	5c878793          	add	a5,a5,1480 # 8970 <__fini_array_end+0x6c>
    53b0:	0007af83          	lw	t6,0(a5)
    53b4:	0047af03          	lw	t5,4(a5)
    53b8:	0087ae83          	lw	t4,8(a5)
    53bc:	00c7ae03          	lw	t3,12(a5)
    53c0:	0107a303          	lw	t1,16(a5)
    53c4:	0147a883          	lw	a7,20(a5)
    53c8:	0187a803          	lw	a6,24(a5)
    53cc:	0247a683          	lw	a3,36(a5)
    53d0:	0287a703          	lw	a4,40(a5)
    53d4:	01c7a583          	lw	a1,28(a5)
    53d8:	0207a603          	lw	a2,32(a5)
    53dc:	02c7c783          	lbu	a5,44(a5)
    53e0:	fc010113          	add	sp,sp,-64
    53e4:	00010513          	mv	a0,sp
    53e8:	02112e23          	sw	ra,60(sp)
    53ec:	01f12023          	sw	t6,0(sp)
    53f0:	01e12223          	sw	t5,4(sp)
    53f4:	01d12423          	sw	t4,8(sp)
    53f8:	01c12623          	sw	t3,12(sp)
    53fc:	00612823          	sw	t1,16(sp)
    5400:	01112a23          	sw	a7,20(sp)
    5404:	01012c23          	sw	a6,24(sp)
    5408:	02d12223          	sw	a3,36(sp)
    540c:	02e12423          	sw	a4,40(sp)
    5410:	02f10623          	sb	a5,44(sp)
    5414:	00b12e23          	sw	a1,28(sp)
    5418:	02c12023          	sw	a2,32(sp)
    541c:	2cc000ef          	jal	56e8 <strlen>
    5420:	00050613          	mv	a2,a0
    5424:	00010593          	mv	a1,sp
    5428:	00200513          	li	a0,2
    542c:	600020ef          	jal	7a2c <write>
    5430:	00600513          	li	a0,6
    5434:	120020ef          	jal	7554 <raise>
    5438:	07f00513          	li	a0,127
    543c:	7dc020ef          	jal	7c18 <_exit>

00005440 <__stack_chk_fail_local>:
    5440:	ff010113          	add	sp,sp,-16
    5444:	00112623          	sw	ra,12(sp)
    5448:	f61ff0ef          	jal	53a8 <__stack_chk_fail>

0000544c <__stack_chk_init>:
    544c:	00006797          	auipc	a5,0x6
    5450:	52c78793          	add	a5,a5,1324 # b978 <__stack_chk_guard>
    5454:	0007a703          	lw	a4,0(a5)
    5458:	00071663          	bnez	a4,5464 <__stack_chk_init+0x18>
    545c:	ff0a0737          	lui	a4,0xff0a0
    5460:	00e7a023          	sw	a4,0(a5)
    5464:	00008067          	ret

00005468 <memset>:
    5468:	00f00313          	li	t1,15
    546c:	00050713          	mv	a4,a0
    5470:	02c37e63          	bgeu	t1,a2,54ac <memset+0x44>
    5474:	00f77793          	and	a5,a4,15
    5478:	0a079063          	bnez	a5,5518 <memset+0xb0>
    547c:	08059263          	bnez	a1,5500 <memset+0x98>
    5480:	ff067693          	and	a3,a2,-16
    5484:	00f67613          	and	a2,a2,15
    5488:	00e686b3          	add	a3,a3,a4
    548c:	00b72023          	sw	a1,0(a4) # ff0a0000 <__alt_data_end+0xff080000>
    5490:	00b72223          	sw	a1,4(a4)
    5494:	00b72423          	sw	a1,8(a4)
    5498:	00b72623          	sw	a1,12(a4)
    549c:	01070713          	add	a4,a4,16
    54a0:	fed766e3          	bltu	a4,a3,548c <memset+0x24>
    54a4:	00061463          	bnez	a2,54ac <memset+0x44>
    54a8:	00008067          	ret
    54ac:	40c306b3          	sub	a3,t1,a2
    54b0:	00269693          	sll	a3,a3,0x2
    54b4:	00000297          	auipc	t0,0x0
    54b8:	005686b3          	add	a3,a3,t0
    54bc:	00c68067          	jr	12(a3)
    54c0:	00b70723          	sb	a1,14(a4)
    54c4:	00b706a3          	sb	a1,13(a4)
    54c8:	00b70623          	sb	a1,12(a4)
    54cc:	00b705a3          	sb	a1,11(a4)
    54d0:	00b70523          	sb	a1,10(a4)
    54d4:	00b704a3          	sb	a1,9(a4)
    54d8:	00b70423          	sb	a1,8(a4)
    54dc:	00b703a3          	sb	a1,7(a4)
    54e0:	00b70323          	sb	a1,6(a4)
    54e4:	00b702a3          	sb	a1,5(a4)
    54e8:	00b70223          	sb	a1,4(a4)
    54ec:	00b701a3          	sb	a1,3(a4)
    54f0:	00b70123          	sb	a1,2(a4)
    54f4:	00b700a3          	sb	a1,1(a4)
    54f8:	00b70023          	sb	a1,0(a4)
    54fc:	00008067          	ret
    5500:	0ff5f593          	zext.b	a1,a1
    5504:	00859693          	sll	a3,a1,0x8
    5508:	00d5e5b3          	or	a1,a1,a3
    550c:	01059693          	sll	a3,a1,0x10
    5510:	00d5e5b3          	or	a1,a1,a3
    5514:	f6dff06f          	j	5480 <memset+0x18>
    5518:	00279693          	sll	a3,a5,0x2
    551c:	00000297          	auipc	t0,0x0
    5520:	005686b3          	add	a3,a3,t0
    5524:	00008293          	mv	t0,ra
    5528:	fa0680e7          	jalr	-96(a3)
    552c:	00028093          	mv	ra,t0
    5530:	ff078793          	add	a5,a5,-16
    5534:	40f70733          	sub	a4,a4,a5
    5538:	00f60633          	add	a2,a2,a5
    553c:	f6c378e3          	bgeu	t1,a2,54ac <memset+0x44>
    5540:	f3dff06f          	j	547c <memset+0x14>

00005544 <memcpy>:
    5544:	00a5c7b3          	xor	a5,a1,a0
    5548:	0037f793          	and	a5,a5,3
    554c:	00c508b3          	add	a7,a0,a2
    5550:	06079463          	bnez	a5,55b8 <memcpy+0x74>
    5554:	00300793          	li	a5,3
    5558:	06c7f063          	bgeu	a5,a2,55b8 <memcpy+0x74>
    555c:	00357793          	and	a5,a0,3
    5560:	00050713          	mv	a4,a0
    5564:	06079a63          	bnez	a5,55d8 <memcpy+0x94>
    5568:	ffc8f613          	and	a2,a7,-4
    556c:	40e606b3          	sub	a3,a2,a4
    5570:	02000793          	li	a5,32
    5574:	08d7ce63          	blt	a5,a3,5610 <memcpy+0xcc>
    5578:	00058693          	mv	a3,a1
    557c:	00070793          	mv	a5,a4
    5580:	02c77863          	bgeu	a4,a2,55b0 <memcpy+0x6c>
    5584:	0006a803          	lw	a6,0(a3)
    5588:	00478793          	add	a5,a5,4
    558c:	00468693          	add	a3,a3,4
    5590:	ff07ae23          	sw	a6,-4(a5)
    5594:	fec7e8e3          	bltu	a5,a2,5584 <memcpy+0x40>
    5598:	fff60793          	add	a5,a2,-1
    559c:	40e787b3          	sub	a5,a5,a4
    55a0:	ffc7f793          	and	a5,a5,-4
    55a4:	00478793          	add	a5,a5,4
    55a8:	00f70733          	add	a4,a4,a5
    55ac:	00f585b3          	add	a1,a1,a5
    55b0:	01176863          	bltu	a4,a7,55c0 <memcpy+0x7c>
    55b4:	00008067          	ret
    55b8:	00050713          	mv	a4,a0
    55bc:	05157863          	bgeu	a0,a7,560c <memcpy+0xc8>
    55c0:	0005c783          	lbu	a5,0(a1)
    55c4:	00170713          	add	a4,a4,1
    55c8:	00158593          	add	a1,a1,1
    55cc:	fef70fa3          	sb	a5,-1(a4)
    55d0:	fee898e3          	bne	a7,a4,55c0 <memcpy+0x7c>
    55d4:	00008067          	ret
    55d8:	0005c683          	lbu	a3,0(a1)
    55dc:	00170713          	add	a4,a4,1
    55e0:	00377793          	and	a5,a4,3
    55e4:	fed70fa3          	sb	a3,-1(a4)
    55e8:	00158593          	add	a1,a1,1
    55ec:	f6078ee3          	beqz	a5,5568 <memcpy+0x24>
    55f0:	0005c683          	lbu	a3,0(a1)
    55f4:	00170713          	add	a4,a4,1
    55f8:	00377793          	and	a5,a4,3
    55fc:	fed70fa3          	sb	a3,-1(a4)
    5600:	00158593          	add	a1,a1,1
    5604:	fc079ae3          	bnez	a5,55d8 <memcpy+0x94>
    5608:	f61ff06f          	j	5568 <memcpy+0x24>
    560c:	00008067          	ret
    5610:	ff010113          	add	sp,sp,-16
    5614:	00812623          	sw	s0,12(sp)
    5618:	02000413          	li	s0,32
    561c:	0005a383          	lw	t2,0(a1)
    5620:	0045a283          	lw	t0,4(a1)
    5624:	0085af83          	lw	t6,8(a1)
    5628:	00c5af03          	lw	t5,12(a1)
    562c:	0105ae83          	lw	t4,16(a1)
    5630:	0145ae03          	lw	t3,20(a1)
    5634:	0185a303          	lw	t1,24(a1)
    5638:	01c5a803          	lw	a6,28(a1)
    563c:	0205a683          	lw	a3,32(a1)
    5640:	02470713          	add	a4,a4,36
    5644:	40e607b3          	sub	a5,a2,a4
    5648:	fc772e23          	sw	t2,-36(a4)
    564c:	fe572023          	sw	t0,-32(a4)
    5650:	fff72223          	sw	t6,-28(a4)
    5654:	ffe72423          	sw	t5,-24(a4)
    5658:	ffd72623          	sw	t4,-20(a4)
    565c:	ffc72823          	sw	t3,-16(a4)
    5660:	fe672a23          	sw	t1,-12(a4)
    5664:	ff072c23          	sw	a6,-8(a4)
    5668:	fed72e23          	sw	a3,-4(a4)
    566c:	02458593          	add	a1,a1,36
    5670:	faf446e3          	blt	s0,a5,561c <memcpy+0xd8>
    5674:	00058693          	mv	a3,a1
    5678:	00070793          	mv	a5,a4
    567c:	02c77863          	bgeu	a4,a2,56ac <memcpy+0x168>
    5680:	0006a803          	lw	a6,0(a3)
    5684:	00478793          	add	a5,a5,4
    5688:	00468693          	add	a3,a3,4
    568c:	ff07ae23          	sw	a6,-4(a5)
    5690:	fec7e8e3          	bltu	a5,a2,5680 <memcpy+0x13c>
    5694:	fff60793          	add	a5,a2,-1
    5698:	40e787b3          	sub	a5,a5,a4
    569c:	ffc7f793          	and	a5,a5,-4
    56a0:	00478793          	add	a5,a5,4
    56a4:	00f70733          	add	a4,a4,a5
    56a8:	00f585b3          	add	a1,a1,a5
    56ac:	01176863          	bltu	a4,a7,56bc <memcpy+0x178>
    56b0:	00c12403          	lw	s0,12(sp)
    56b4:	01010113          	add	sp,sp,16
    56b8:	00008067          	ret
    56bc:	0005c783          	lbu	a5,0(a1)
    56c0:	00170713          	add	a4,a4,1
    56c4:	00158593          	add	a1,a1,1
    56c8:	fef70fa3          	sb	a5,-1(a4)
    56cc:	fee882e3          	beq	a7,a4,56b0 <memcpy+0x16c>
    56d0:	0005c783          	lbu	a5,0(a1)
    56d4:	00170713          	add	a4,a4,1
    56d8:	00158593          	add	a1,a1,1
    56dc:	fef70fa3          	sb	a5,-1(a4)
    56e0:	fce89ee3          	bne	a7,a4,56bc <memcpy+0x178>
    56e4:	fcdff06f          	j	56b0 <memcpy+0x16c>

000056e8 <strlen>:
    56e8:	00357793          	and	a5,a0,3
    56ec:	00050713          	mv	a4,a0
    56f0:	04079c63          	bnez	a5,5748 <strlen+0x60>
    56f4:	7f7f86b7          	lui	a3,0x7f7f8
    56f8:	f7f68693          	add	a3,a3,-129 # 7f7f7f7f <__alt_data_end+0x7f7d7f7f>
    56fc:	fff00593          	li	a1,-1
    5700:	00072603          	lw	a2,0(a4)
    5704:	00470713          	add	a4,a4,4
    5708:	00d677b3          	and	a5,a2,a3
    570c:	00d787b3          	add	a5,a5,a3
    5710:	00c7e7b3          	or	a5,a5,a2
    5714:	00d7e7b3          	or	a5,a5,a3
    5718:	feb784e3          	beq	a5,a1,5700 <strlen+0x18>
    571c:	ffc74683          	lbu	a3,-4(a4)
    5720:	40a707b3          	sub	a5,a4,a0
    5724:	04068463          	beqz	a3,576c <strlen+0x84>
    5728:	ffd74683          	lbu	a3,-3(a4)
    572c:	02068c63          	beqz	a3,5764 <strlen+0x7c>
    5730:	ffe74503          	lbu	a0,-2(a4)
    5734:	00a03533          	snez	a0,a0
    5738:	00f50533          	add	a0,a0,a5
    573c:	ffe50513          	add	a0,a0,-2
    5740:	00008067          	ret
    5744:	fa0688e3          	beqz	a3,56f4 <strlen+0xc>
    5748:	00074783          	lbu	a5,0(a4)
    574c:	00170713          	add	a4,a4,1
    5750:	00377693          	and	a3,a4,3
    5754:	fe0798e3          	bnez	a5,5744 <strlen+0x5c>
    5758:	40a70733          	sub	a4,a4,a0
    575c:	fff70513          	add	a0,a4,-1
    5760:	00008067          	ret
    5764:	ffd78513          	add	a0,a5,-3
    5768:	00008067          	ret
    576c:	ffc78513          	add	a0,a5,-4
    5770:	00008067          	ret

00005774 <__register_exitproc>:
    5774:	fe010113          	add	sp,sp,-32
    5778:	01212823          	sw	s2,16(sp)
    577c:	82c18913          	add	s2,gp,-2004 # a144 <__atexit_recursive_mutex>
    5780:	00812c23          	sw	s0,24(sp)
    5784:	00050413          	mv	s0,a0
    5788:	00092503          	lw	a0,0(s2)
    578c:	00912a23          	sw	s1,20(sp)
    5790:	01312623          	sw	s3,12(sp)
    5794:	01412423          	sw	s4,8(sp)
    5798:	00112e23          	sw	ra,28(sp)
    579c:	00058493          	mv	s1,a1
    57a0:	00060a13          	mv	s4,a2
    57a4:	00068993          	mv	s3,a3
    57a8:	b91ff0ef          	jal	5338 <__retarget_lock_acquire_recursive>
    57ac:	00006717          	auipc	a4,0x6
    57b0:	1d070713          	add	a4,a4,464 # b97c <__atexit>
    57b4:	00072783          	lw	a5,0(a4)
    57b8:	08078663          	beqz	a5,5844 <__register_exitproc+0xd0>
    57bc:	0047a703          	lw	a4,4(a5)
    57c0:	01f00593          	li	a1,31
    57c4:	00092503          	lw	a0,0(s2)
    57c8:	08e5c663          	blt	a1,a4,5854 <__register_exitproc+0xe0>
    57cc:	00271593          	sll	a1,a4,0x2
    57d0:	02041e63          	bnez	s0,580c <__register_exitproc+0x98>
    57d4:	00170713          	add	a4,a4,1
    57d8:	00e7a223          	sw	a4,4(a5)
    57dc:	00b787b3          	add	a5,a5,a1
    57e0:	0097a423          	sw	s1,8(a5)
    57e4:	b6dff0ef          	jal	5350 <__retarget_lock_release_recursive>
    57e8:	00000513          	li	a0,0
    57ec:	01c12083          	lw	ra,28(sp)
    57f0:	01812403          	lw	s0,24(sp)
    57f4:	01412483          	lw	s1,20(sp)
    57f8:	01012903          	lw	s2,16(sp)
    57fc:	00c12983          	lw	s3,12(sp)
    5800:	00812a03          	lw	s4,8(sp)
    5804:	02010113          	add	sp,sp,32
    5808:	00008067          	ret
    580c:	00b78833          	add	a6,a5,a1
    5810:	09482423          	sw	s4,136(a6)
    5814:	1887a683          	lw	a3,392(a5)
    5818:	00100613          	li	a2,1
    581c:	00e61633          	sll	a2,a2,a4
    5820:	00c6e6b3          	or	a3,a3,a2
    5824:	18d7a423          	sw	a3,392(a5)
    5828:	11382423          	sw	s3,264(a6)
    582c:	00200693          	li	a3,2
    5830:	fad412e3          	bne	s0,a3,57d4 <__register_exitproc+0x60>
    5834:	18c7a683          	lw	a3,396(a5)
    5838:	00c6e6b3          	or	a3,a3,a2
    583c:	18d7a623          	sw	a3,396(a5)
    5840:	f95ff06f          	j	57d4 <__register_exitproc+0x60>
    5844:	00006797          	auipc	a5,0x6
    5848:	30078793          	add	a5,a5,768 # bb44 <__atexit0>
    584c:	00f72023          	sw	a5,0(a4)
    5850:	f6dff06f          	j	57bc <__register_exitproc+0x48>
    5854:	afdff0ef          	jal	5350 <__retarget_lock_release_recursive>
    5858:	fff00513          	li	a0,-1
    585c:	f91ff06f          	j	57ec <__register_exitproc+0x78>

00005860 <__call_exitprocs>:
    5860:	fd010113          	add	sp,sp,-48
    5864:	01712623          	sw	s7,12(sp)
    5868:	82c18b93          	add	s7,gp,-2004 # a144 <__atexit_recursive_mutex>
    586c:	01612823          	sw	s6,16(sp)
    5870:	00050b13          	mv	s6,a0
    5874:	000ba503          	lw	a0,0(s7)
    5878:	01412c23          	sw	s4,24(sp)
    587c:	00006a17          	auipc	s4,0x6
    5880:	100a0a13          	add	s4,s4,256 # b97c <__atexit>
    5884:	03212023          	sw	s2,32(sp)
    5888:	01812423          	sw	s8,8(sp)
    588c:	02112623          	sw	ra,44(sp)
    5890:	00058c13          	mv	s8,a1
    5894:	aa5ff0ef          	jal	5338 <__retarget_lock_acquire_recursive>
    5898:	000a2903          	lw	s2,0(s4)
    589c:	08090c63          	beqz	s2,5934 <__call_exitprocs+0xd4>
    58a0:	01312e23          	sw	s3,28(sp)
    58a4:	01512a23          	sw	s5,20(sp)
    58a8:	02812423          	sw	s0,40(sp)
    58ac:	02912223          	sw	s1,36(sp)
    58b0:	01912223          	sw	s9,4(sp)
    58b4:	fff00993          	li	s3,-1
    58b8:	00100a93          	li	s5,1
    58bc:	00492483          	lw	s1,4(s2)
    58c0:	fff48413          	add	s0,s1,-1
    58c4:	04044e63          	bltz	s0,5920 <__call_exitprocs+0xc0>
    58c8:	00249493          	sll	s1,s1,0x2
    58cc:	009904b3          	add	s1,s2,s1
    58d0:	080c1463          	bnez	s8,5958 <__call_exitprocs+0xf8>
    58d4:	00492783          	lw	a5,4(s2)
    58d8:	0044a683          	lw	a3,4(s1)
    58dc:	fff78793          	add	a5,a5,-1
    58e0:	0c878063          	beq	a5,s0,59a0 <__call_exitprocs+0x140>
    58e4:	0004a223          	sw	zero,4(s1)
    58e8:	02068663          	beqz	a3,5914 <__call_exitprocs+0xb4>
    58ec:	18892783          	lw	a5,392(s2)
    58f0:	008a9733          	sll	a4,s5,s0
    58f4:	00492c83          	lw	s9,4(s2)
    58f8:	00f777b3          	and	a5,a4,a5
    58fc:	06079a63          	bnez	a5,5970 <__call_exitprocs+0x110>
    5900:	000680e7          	jalr	a3
    5904:	00492703          	lw	a4,4(s2)
    5908:	000a2783          	lw	a5,0(s4)
    590c:	09971463          	bne	a4,s9,5994 <__call_exitprocs+0x134>
    5910:	09279263          	bne	a5,s2,5994 <__call_exitprocs+0x134>
    5914:	fff40413          	add	s0,s0,-1
    5918:	ffc48493          	add	s1,s1,-4
    591c:	fb341ae3          	bne	s0,s3,58d0 <__call_exitprocs+0x70>
    5920:	02812403          	lw	s0,40(sp)
    5924:	02412483          	lw	s1,36(sp)
    5928:	01c12983          	lw	s3,28(sp)
    592c:	01412a83          	lw	s5,20(sp)
    5930:	00412c83          	lw	s9,4(sp)
    5934:	000ba503          	lw	a0,0(s7)
    5938:	02c12083          	lw	ra,44(sp)
    593c:	02012903          	lw	s2,32(sp)
    5940:	01812a03          	lw	s4,24(sp)
    5944:	01012b03          	lw	s6,16(sp)
    5948:	00c12b83          	lw	s7,12(sp)
    594c:	00812c03          	lw	s8,8(sp)
    5950:	03010113          	add	sp,sp,48
    5954:	9fdff06f          	j	5350 <__retarget_lock_release_recursive>
    5958:	1044a783          	lw	a5,260(s1)
    595c:	f7878ce3          	beq	a5,s8,58d4 <__call_exitprocs+0x74>
    5960:	fff40413          	add	s0,s0,-1
    5964:	ffc48493          	add	s1,s1,-4
    5968:	ff3418e3          	bne	s0,s3,5958 <__call_exitprocs+0xf8>
    596c:	fb5ff06f          	j	5920 <__call_exitprocs+0xc0>
    5970:	18c92783          	lw	a5,396(s2)
    5974:	0844a583          	lw	a1,132(s1)
    5978:	00f77733          	and	a4,a4,a5
    597c:	02071663          	bnez	a4,59a8 <__call_exitprocs+0x148>
    5980:	000b0513          	mv	a0,s6
    5984:	000680e7          	jalr	a3
    5988:	00492703          	lw	a4,4(s2)
    598c:	000a2783          	lw	a5,0(s4)
    5990:	f99700e3          	beq	a4,s9,5910 <__call_exitprocs+0xb0>
    5994:	f80786e3          	beqz	a5,5920 <__call_exitprocs+0xc0>
    5998:	00078913          	mv	s2,a5
    599c:	f21ff06f          	j	58bc <__call_exitprocs+0x5c>
    59a0:	00892223          	sw	s0,4(s2)
    59a4:	f45ff06f          	j	58e8 <__call_exitprocs+0x88>
    59a8:	00058513          	mv	a0,a1
    59ac:	000680e7          	jalr	a3
    59b0:	f55ff06f          	j	5904 <__call_exitprocs+0xa4>

000059b4 <register_fini>:
    59b4:	00000793          	li	a5,0
    59b8:	00078863          	beqz	a5,59c8 <register_fini+0x14>
    59bc:	00002517          	auipc	a0,0x2
    59c0:	01450513          	add	a0,a0,20 # 79d0 <__libc_fini_array>
    59c4:	cfdfe06f          	j	46c0 <atexit>
    59c8:	00008067          	ret

000059cc <_malloc_trim_r>:
    59cc:	fe010113          	add	sp,sp,-32
    59d0:	00812c23          	sw	s0,24(sp)
    59d4:	00912a23          	sw	s1,20(sp)
    59d8:	01212823          	sw	s2,16(sp)
    59dc:	01312623          	sw	s3,12(sp)
    59e0:	01412423          	sw	s4,8(sp)
    59e4:	00058993          	mv	s3,a1
    59e8:	00112e23          	sw	ra,28(sp)
    59ec:	00050913          	mv	s2,a0
    59f0:	00004a17          	auipc	s4,0x4
    59f4:	320a0a13          	add	s4,s4,800 # 9d10 <__malloc_av_>
    59f8:	411000ef          	jal	6608 <__malloc_lock>
    59fc:	008a2703          	lw	a4,8(s4)
    5a00:	000017b7          	lui	a5,0x1
    5a04:	fef78793          	add	a5,a5,-17 # fef <alt_avalon_i2c_master_config_get+0xf>
    5a08:	00472483          	lw	s1,4(a4)
    5a0c:	00001737          	lui	a4,0x1
    5a10:	ffc4f493          	and	s1,s1,-4
    5a14:	00f48433          	add	s0,s1,a5
    5a18:	41340433          	sub	s0,s0,s3
    5a1c:	00c45413          	srl	s0,s0,0xc
    5a20:	fff40413          	add	s0,s0,-1
    5a24:	00c41413          	sll	s0,s0,0xc
    5a28:	00e44e63          	blt	s0,a4,5a44 <_malloc_trim_r+0x78>
    5a2c:	00000593          	li	a1,0
    5a30:	00090513          	mv	a0,s2
    5a34:	745010ef          	jal	7978 <_sbrk_r>
    5a38:	008a2783          	lw	a5,8(s4)
    5a3c:	009787b3          	add	a5,a5,s1
    5a40:	02f50863          	beq	a0,a5,5a70 <_malloc_trim_r+0xa4>
    5a44:	00090513          	mv	a0,s2
    5a48:	3cd000ef          	jal	6614 <__malloc_unlock>
    5a4c:	01c12083          	lw	ra,28(sp)
    5a50:	01812403          	lw	s0,24(sp)
    5a54:	01412483          	lw	s1,20(sp)
    5a58:	01012903          	lw	s2,16(sp)
    5a5c:	00c12983          	lw	s3,12(sp)
    5a60:	00812a03          	lw	s4,8(sp)
    5a64:	00000513          	li	a0,0
    5a68:	02010113          	add	sp,sp,32
    5a6c:	00008067          	ret
    5a70:	408005b3          	neg	a1,s0
    5a74:	00090513          	mv	a0,s2
    5a78:	701010ef          	jal	7978 <_sbrk_r>
    5a7c:	fff00793          	li	a5,-1
    5a80:	04f50a63          	beq	a0,a5,5ad4 <_malloc_trim_r+0x108>
    5a84:	00006717          	auipc	a4,0x6
    5a88:	25070713          	add	a4,a4,592 # bcd4 <__malloc_current_mallinfo>
    5a8c:	00072783          	lw	a5,0(a4)
    5a90:	008a2683          	lw	a3,8(s4)
    5a94:	408484b3          	sub	s1,s1,s0
    5a98:	0014e493          	or	s1,s1,1
    5a9c:	408787b3          	sub	a5,a5,s0
    5aa0:	00090513          	mv	a0,s2
    5aa4:	0096a223          	sw	s1,4(a3)
    5aa8:	00f72023          	sw	a5,0(a4)
    5aac:	369000ef          	jal	6614 <__malloc_unlock>
    5ab0:	01c12083          	lw	ra,28(sp)
    5ab4:	01812403          	lw	s0,24(sp)
    5ab8:	01412483          	lw	s1,20(sp)
    5abc:	01012903          	lw	s2,16(sp)
    5ac0:	00c12983          	lw	s3,12(sp)
    5ac4:	00812a03          	lw	s4,8(sp)
    5ac8:	00100513          	li	a0,1
    5acc:	02010113          	add	sp,sp,32
    5ad0:	00008067          	ret
    5ad4:	00000593          	li	a1,0
    5ad8:	00090513          	mv	a0,s2
    5adc:	69d010ef          	jal	7978 <_sbrk_r>
    5ae0:	008a2703          	lw	a4,8(s4)
    5ae4:	00f00693          	li	a3,15
    5ae8:	40e507b3          	sub	a5,a0,a4
    5aec:	f4f6dce3          	bge	a3,a5,5a44 <_malloc_trim_r+0x78>
    5af0:	8301a683          	lw	a3,-2000(gp) # a148 <__malloc_sbrk_base>
    5af4:	40d50533          	sub	a0,a0,a3
    5af8:	0017e793          	or	a5,a5,1
    5afc:	00006697          	auipc	a3,0x6
    5b00:	1ca6ac23          	sw	a0,472(a3) # bcd4 <__malloc_current_mallinfo>
    5b04:	00f72223          	sw	a5,4(a4)
    5b08:	f3dff06f          	j	5a44 <_malloc_trim_r+0x78>

00005b0c <_free_r>:
    5b0c:	18058263          	beqz	a1,5c90 <_free_r+0x184>
    5b10:	ff010113          	add	sp,sp,-16
    5b14:	00812423          	sw	s0,8(sp)
    5b18:	00912223          	sw	s1,4(sp)
    5b1c:	00058413          	mv	s0,a1
    5b20:	00050493          	mv	s1,a0
    5b24:	00112623          	sw	ra,12(sp)
    5b28:	2e1000ef          	jal	6608 <__malloc_lock>
    5b2c:	ffc42583          	lw	a1,-4(s0)
    5b30:	ff840713          	add	a4,s0,-8
    5b34:	00004517          	auipc	a0,0x4
    5b38:	1dc50513          	add	a0,a0,476 # 9d10 <__malloc_av_>
    5b3c:	ffe5f793          	and	a5,a1,-2
    5b40:	00f70633          	add	a2,a4,a5
    5b44:	00462683          	lw	a3,4(a2)
    5b48:	00852803          	lw	a6,8(a0)
    5b4c:	ffc6f693          	and	a3,a3,-4
    5b50:	1ac80263          	beq	a6,a2,5cf4 <_free_r+0x1e8>
    5b54:	00d62223          	sw	a3,4(a2)
    5b58:	0015f593          	and	a1,a1,1
    5b5c:	00d60833          	add	a6,a2,a3
    5b60:	0a059063          	bnez	a1,5c00 <_free_r+0xf4>
    5b64:	ff842303          	lw	t1,-8(s0)
    5b68:	00482583          	lw	a1,4(a6)
    5b6c:	00004897          	auipc	a7,0x4
    5b70:	1ac88893          	add	a7,a7,428 # 9d18 <__malloc_av_+0x8>
    5b74:	40670733          	sub	a4,a4,t1
    5b78:	00872803          	lw	a6,8(a4)
    5b7c:	006787b3          	add	a5,a5,t1
    5b80:	0015f593          	and	a1,a1,1
    5b84:	15180263          	beq	a6,a7,5cc8 <_free_r+0x1bc>
    5b88:	00c72303          	lw	t1,12(a4)
    5b8c:	00682623          	sw	t1,12(a6)
    5b90:	01032423          	sw	a6,8(t1)
    5b94:	1a058863          	beqz	a1,5d44 <_free_r+0x238>
    5b98:	0017e693          	or	a3,a5,1
    5b9c:	00d72223          	sw	a3,4(a4)
    5ba0:	00f62023          	sw	a5,0(a2)
    5ba4:	1ff00693          	li	a3,511
    5ba8:	06f6ec63          	bltu	a3,a5,5c20 <_free_r+0x114>
    5bac:	ff87f693          	and	a3,a5,-8
    5bb0:	00868693          	add	a3,a3,8
    5bb4:	00452583          	lw	a1,4(a0)
    5bb8:	00d506b3          	add	a3,a0,a3
    5bbc:	0006a603          	lw	a2,0(a3)
    5bc0:	0057d813          	srl	a6,a5,0x5
    5bc4:	00100793          	li	a5,1
    5bc8:	010797b3          	sll	a5,a5,a6
    5bcc:	00b7e7b3          	or	a5,a5,a1
    5bd0:	ff868593          	add	a1,a3,-8
    5bd4:	00b72623          	sw	a1,12(a4)
    5bd8:	00c72423          	sw	a2,8(a4)
    5bdc:	00f52223          	sw	a5,4(a0)
    5be0:	00e6a023          	sw	a4,0(a3)
    5be4:	00e62623          	sw	a4,12(a2)
    5be8:	00812403          	lw	s0,8(sp)
    5bec:	00c12083          	lw	ra,12(sp)
    5bf0:	00048513          	mv	a0,s1
    5bf4:	00412483          	lw	s1,4(sp)
    5bf8:	01010113          	add	sp,sp,16
    5bfc:	2190006f          	j	6614 <__malloc_unlock>
    5c00:	00482583          	lw	a1,4(a6)
    5c04:	0015f593          	and	a1,a1,1
    5c08:	08058663          	beqz	a1,5c94 <_free_r+0x188>
    5c0c:	0017e693          	or	a3,a5,1
    5c10:	fed42e23          	sw	a3,-4(s0)
    5c14:	00f62023          	sw	a5,0(a2)
    5c18:	1ff00693          	li	a3,511
    5c1c:	f8f6f8e3          	bgeu	a3,a5,5bac <_free_r+0xa0>
    5c20:	0097d693          	srl	a3,a5,0x9
    5c24:	00400613          	li	a2,4
    5c28:	12d66263          	bltu	a2,a3,5d4c <_free_r+0x240>
    5c2c:	0067d693          	srl	a3,a5,0x6
    5c30:	03968593          	add	a1,a3,57
    5c34:	03868613          	add	a2,a3,56
    5c38:	00359593          	sll	a1,a1,0x3
    5c3c:	00b505b3          	add	a1,a0,a1
    5c40:	0005a683          	lw	a3,0(a1)
    5c44:	ff858593          	add	a1,a1,-8
    5c48:	00d59863          	bne	a1,a3,5c58 <_free_r+0x14c>
    5c4c:	1580006f          	j	5da4 <_free_r+0x298>
    5c50:	0086a683          	lw	a3,8(a3)
    5c54:	00d58863          	beq	a1,a3,5c64 <_free_r+0x158>
    5c58:	0046a603          	lw	a2,4(a3)
    5c5c:	ffc67613          	and	a2,a2,-4
    5c60:	fec7e8e3          	bltu	a5,a2,5c50 <_free_r+0x144>
    5c64:	00c6a583          	lw	a1,12(a3)
    5c68:	00b72623          	sw	a1,12(a4)
    5c6c:	00d72423          	sw	a3,8(a4)
    5c70:	00812403          	lw	s0,8(sp)
    5c74:	00c12083          	lw	ra,12(sp)
    5c78:	00e5a423          	sw	a4,8(a1)
    5c7c:	00048513          	mv	a0,s1
    5c80:	00412483          	lw	s1,4(sp)
    5c84:	00e6a623          	sw	a4,12(a3)
    5c88:	01010113          	add	sp,sp,16
    5c8c:	1890006f          	j	6614 <__malloc_unlock>
    5c90:	00008067          	ret
    5c94:	00d787b3          	add	a5,a5,a3
    5c98:	00004897          	auipc	a7,0x4
    5c9c:	08088893          	add	a7,a7,128 # 9d18 <__malloc_av_+0x8>
    5ca0:	00862683          	lw	a3,8(a2)
    5ca4:	0d168e63          	beq	a3,a7,5d80 <_free_r+0x274>
    5ca8:	00c62803          	lw	a6,12(a2)
    5cac:	0017e593          	or	a1,a5,1
    5cb0:	00f70633          	add	a2,a4,a5
    5cb4:	0106a623          	sw	a6,12(a3)
    5cb8:	00d82423          	sw	a3,8(a6)
    5cbc:	00b72223          	sw	a1,4(a4)
    5cc0:	00f62023          	sw	a5,0(a2)
    5cc4:	ee1ff06f          	j	5ba4 <_free_r+0x98>
    5cc8:	12059e63          	bnez	a1,5e04 <_free_r+0x2f8>
    5ccc:	00862583          	lw	a1,8(a2)
    5cd0:	00c62603          	lw	a2,12(a2)
    5cd4:	00f686b3          	add	a3,a3,a5
    5cd8:	0016e793          	or	a5,a3,1
    5cdc:	00c5a623          	sw	a2,12(a1)
    5ce0:	00b62423          	sw	a1,8(a2)
    5ce4:	00f72223          	sw	a5,4(a4)
    5ce8:	00d70733          	add	a4,a4,a3
    5cec:	00d72023          	sw	a3,0(a4)
    5cf0:	ef9ff06f          	j	5be8 <_free_r+0xdc>
    5cf4:	0015f593          	and	a1,a1,1
    5cf8:	00d786b3          	add	a3,a5,a3
    5cfc:	02059063          	bnez	a1,5d1c <_free_r+0x210>
    5d00:	ff842583          	lw	a1,-8(s0)
    5d04:	40b70733          	sub	a4,a4,a1
    5d08:	00c72783          	lw	a5,12(a4)
    5d0c:	00872603          	lw	a2,8(a4)
    5d10:	00b686b3          	add	a3,a3,a1
    5d14:	00f62623          	sw	a5,12(a2)
    5d18:	00c7a423          	sw	a2,8(a5)
    5d1c:	0016e793          	or	a5,a3,1
    5d20:	00f72223          	sw	a5,4(a4)
    5d24:	00e52423          	sw	a4,8(a0)
    5d28:	8341a783          	lw	a5,-1996(gp) # a14c <__malloc_trim_threshold>
    5d2c:	eaf6eee3          	bltu	a3,a5,5be8 <_free_r+0xdc>
    5d30:	00006597          	auipc	a1,0x6
    5d34:	c585a583          	lw	a1,-936(a1) # b988 <__malloc_top_pad>
    5d38:	00048513          	mv	a0,s1
    5d3c:	c91ff0ef          	jal	59cc <_malloc_trim_r>
    5d40:	ea9ff06f          	j	5be8 <_free_r+0xdc>
    5d44:	00d787b3          	add	a5,a5,a3
    5d48:	f59ff06f          	j	5ca0 <_free_r+0x194>
    5d4c:	01400613          	li	a2,20
    5d50:	02d67063          	bgeu	a2,a3,5d70 <_free_r+0x264>
    5d54:	05400613          	li	a2,84
    5d58:	06d66463          	bltu	a2,a3,5dc0 <_free_r+0x2b4>
    5d5c:	00c7d693          	srl	a3,a5,0xc
    5d60:	06f68593          	add	a1,a3,111
    5d64:	06e68613          	add	a2,a3,110
    5d68:	00359593          	sll	a1,a1,0x3
    5d6c:	ed1ff06f          	j	5c3c <_free_r+0x130>
    5d70:	05c68593          	add	a1,a3,92
    5d74:	05b68613          	add	a2,a3,91
    5d78:	00359593          	sll	a1,a1,0x3
    5d7c:	ec1ff06f          	j	5c3c <_free_r+0x130>
    5d80:	00e52a23          	sw	a4,20(a0)
    5d84:	00e52823          	sw	a4,16(a0)
    5d88:	0017e693          	or	a3,a5,1
    5d8c:	01172623          	sw	a7,12(a4)
    5d90:	01172423          	sw	a7,8(a4)
    5d94:	00d72223          	sw	a3,4(a4)
    5d98:	00f70733          	add	a4,a4,a5
    5d9c:	00f72023          	sw	a5,0(a4)
    5da0:	e49ff06f          	j	5be8 <_free_r+0xdc>
    5da4:	00452803          	lw	a6,4(a0)
    5da8:	40265613          	sra	a2,a2,0x2
    5dac:	00100793          	li	a5,1
    5db0:	00c797b3          	sll	a5,a5,a2
    5db4:	0107e7b3          	or	a5,a5,a6
    5db8:	00f52223          	sw	a5,4(a0)
    5dbc:	eadff06f          	j	5c68 <_free_r+0x15c>
    5dc0:	15400613          	li	a2,340
    5dc4:	00d66c63          	bltu	a2,a3,5ddc <_free_r+0x2d0>
    5dc8:	00f7d693          	srl	a3,a5,0xf
    5dcc:	07868593          	add	a1,a3,120
    5dd0:	07768613          	add	a2,a3,119
    5dd4:	00359593          	sll	a1,a1,0x3
    5dd8:	e65ff06f          	j	5c3c <_free_r+0x130>
    5ddc:	55400613          	li	a2,1364
    5de0:	00d66c63          	bltu	a2,a3,5df8 <_free_r+0x2ec>
    5de4:	0127d693          	srl	a3,a5,0x12
    5de8:	07d68593          	add	a1,a3,125
    5dec:	07c68613          	add	a2,a3,124
    5df0:	00359593          	sll	a1,a1,0x3
    5df4:	e49ff06f          	j	5c3c <_free_r+0x130>
    5df8:	3f800593          	li	a1,1016
    5dfc:	07e00613          	li	a2,126
    5e00:	e3dff06f          	j	5c3c <_free_r+0x130>
    5e04:	0017e693          	or	a3,a5,1
    5e08:	00d72223          	sw	a3,4(a4)
    5e0c:	00f62023          	sw	a5,0(a2)
    5e10:	dd9ff06f          	j	5be8 <_free_r+0xdc>

00005e14 <malloc>:
    5e14:	00050593          	mv	a1,a0
    5e18:	8281a503          	lw	a0,-2008(gp) # a140 <_impure_ptr>
    5e1c:	0100006f          	j	5e2c <_malloc_r>

00005e20 <free>:
    5e20:	00050593          	mv	a1,a0
    5e24:	8281a503          	lw	a0,-2008(gp) # a140 <_impure_ptr>
    5e28:	ce5ff06f          	j	5b0c <_free_r>

00005e2c <_malloc_r>:
    5e2c:	fd010113          	add	sp,sp,-48
    5e30:	03212023          	sw	s2,32(sp)
    5e34:	02112623          	sw	ra,44(sp)
    5e38:	02812423          	sw	s0,40(sp)
    5e3c:	02912223          	sw	s1,36(sp)
    5e40:	01312e23          	sw	s3,28(sp)
    5e44:	00b58793          	add	a5,a1,11
    5e48:	01600713          	li	a4,22
    5e4c:	00050913          	mv	s2,a0
    5e50:	08f76263          	bltu	a4,a5,5ed4 <_malloc_r+0xa8>
    5e54:	01000793          	li	a5,16
    5e58:	20b7e663          	bltu	a5,a1,6064 <_malloc_r+0x238>
    5e5c:	7ac000ef          	jal	6608 <__malloc_lock>
    5e60:	01800793          	li	a5,24
    5e64:	00200593          	li	a1,2
    5e68:	01000493          	li	s1,16
    5e6c:	00004997          	auipc	s3,0x4
    5e70:	ea498993          	add	s3,s3,-348 # 9d10 <__malloc_av_>
    5e74:	00f987b3          	add	a5,s3,a5
    5e78:	0047a403          	lw	s0,4(a5)
    5e7c:	ff878713          	add	a4,a5,-8
    5e80:	36e40263          	beq	s0,a4,61e4 <_malloc_r+0x3b8>
    5e84:	00442783          	lw	a5,4(s0)
    5e88:	00c42683          	lw	a3,12(s0)
    5e8c:	00842603          	lw	a2,8(s0)
    5e90:	ffc7f793          	and	a5,a5,-4
    5e94:	00f407b3          	add	a5,s0,a5
    5e98:	0047a703          	lw	a4,4(a5)
    5e9c:	00d62623          	sw	a3,12(a2)
    5ea0:	00c6a423          	sw	a2,8(a3)
    5ea4:	00176713          	or	a4,a4,1
    5ea8:	00090513          	mv	a0,s2
    5eac:	00e7a223          	sw	a4,4(a5)
    5eb0:	764000ef          	jal	6614 <__malloc_unlock>
    5eb4:	00840513          	add	a0,s0,8
    5eb8:	02c12083          	lw	ra,44(sp)
    5ebc:	02812403          	lw	s0,40(sp)
    5ec0:	02412483          	lw	s1,36(sp)
    5ec4:	02012903          	lw	s2,32(sp)
    5ec8:	01c12983          	lw	s3,28(sp)
    5ecc:	03010113          	add	sp,sp,48
    5ed0:	00008067          	ret
    5ed4:	ff87f493          	and	s1,a5,-8
    5ed8:	1807c663          	bltz	a5,6064 <_malloc_r+0x238>
    5edc:	18b4e463          	bltu	s1,a1,6064 <_malloc_r+0x238>
    5ee0:	728000ef          	jal	6608 <__malloc_lock>
    5ee4:	1f700793          	li	a5,503
    5ee8:	4097f863          	bgeu	a5,s1,62f8 <_malloc_r+0x4cc>
    5eec:	0094d793          	srl	a5,s1,0x9
    5ef0:	18078263          	beqz	a5,6074 <_malloc_r+0x248>
    5ef4:	00400713          	li	a4,4
    5ef8:	34f76e63          	bltu	a4,a5,6254 <_malloc_r+0x428>
    5efc:	0064d793          	srl	a5,s1,0x6
    5f00:	03978593          	add	a1,a5,57
    5f04:	03878813          	add	a6,a5,56
    5f08:	00359613          	sll	a2,a1,0x3
    5f0c:	00004997          	auipc	s3,0x4
    5f10:	e0498993          	add	s3,s3,-508 # 9d10 <__malloc_av_>
    5f14:	00c98633          	add	a2,s3,a2
    5f18:	00462403          	lw	s0,4(a2)
    5f1c:	ff860613          	add	a2,a2,-8
    5f20:	02860863          	beq	a2,s0,5f50 <_malloc_r+0x124>
    5f24:	00f00513          	li	a0,15
    5f28:	0140006f          	j	5f3c <_malloc_r+0x110>
    5f2c:	00c42683          	lw	a3,12(s0)
    5f30:	2a075663          	bgez	a4,61dc <_malloc_r+0x3b0>
    5f34:	00d60e63          	beq	a2,a3,5f50 <_malloc_r+0x124>
    5f38:	00068413          	mv	s0,a3
    5f3c:	00442783          	lw	a5,4(s0)
    5f40:	ffc7f793          	and	a5,a5,-4
    5f44:	40978733          	sub	a4,a5,s1
    5f48:	fee552e3          	bge	a0,a4,5f2c <_malloc_r+0x100>
    5f4c:	00080593          	mv	a1,a6
    5f50:	0109a403          	lw	s0,16(s3)
    5f54:	00004897          	auipc	a7,0x4
    5f58:	dc488893          	add	a7,a7,-572 # 9d18 <__malloc_av_+0x8>
    5f5c:	27140c63          	beq	s0,a7,61d4 <_malloc_r+0x3a8>
    5f60:	00442783          	lw	a5,4(s0)
    5f64:	00f00693          	li	a3,15
    5f68:	ffc7f793          	and	a5,a5,-4
    5f6c:	40978733          	sub	a4,a5,s1
    5f70:	38e6ca63          	blt	a3,a4,6304 <_malloc_r+0x4d8>
    5f74:	0119aa23          	sw	a7,20(s3)
    5f78:	0119a823          	sw	a7,16(s3)
    5f7c:	34075e63          	bgez	a4,62d8 <_malloc_r+0x4ac>
    5f80:	1ff00713          	li	a4,511
    5f84:	0049a503          	lw	a0,4(s3)
    5f88:	26f76663          	bltu	a4,a5,61f4 <_malloc_r+0x3c8>
    5f8c:	ff87f713          	and	a4,a5,-8
    5f90:	00870713          	add	a4,a4,8
    5f94:	00e98733          	add	a4,s3,a4
    5f98:	00072683          	lw	a3,0(a4)
    5f9c:	0057d613          	srl	a2,a5,0x5
    5fa0:	00100793          	li	a5,1
    5fa4:	00c797b3          	sll	a5,a5,a2
    5fa8:	00f56533          	or	a0,a0,a5
    5fac:	ff870793          	add	a5,a4,-8
    5fb0:	00f42623          	sw	a5,12(s0)
    5fb4:	00d42423          	sw	a3,8(s0)
    5fb8:	00a9a223          	sw	a0,4(s3)
    5fbc:	00872023          	sw	s0,0(a4)
    5fc0:	0086a623          	sw	s0,12(a3)
    5fc4:	4025d793          	sra	a5,a1,0x2
    5fc8:	00100613          	li	a2,1
    5fcc:	00f61633          	sll	a2,a2,a5
    5fd0:	0ac56a63          	bltu	a0,a2,6084 <_malloc_r+0x258>
    5fd4:	00a677b3          	and	a5,a2,a0
    5fd8:	02079463          	bnez	a5,6000 <_malloc_r+0x1d4>
    5fdc:	00161613          	sll	a2,a2,0x1
    5fe0:	ffc5f593          	and	a1,a1,-4
    5fe4:	00a677b3          	and	a5,a2,a0
    5fe8:	00458593          	add	a1,a1,4
    5fec:	00079a63          	bnez	a5,6000 <_malloc_r+0x1d4>
    5ff0:	00161613          	sll	a2,a2,0x1
    5ff4:	00a677b3          	and	a5,a2,a0
    5ff8:	00458593          	add	a1,a1,4
    5ffc:	fe078ae3          	beqz	a5,5ff0 <_malloc_r+0x1c4>
    6000:	00f00813          	li	a6,15
    6004:	00359313          	sll	t1,a1,0x3
    6008:	00698333          	add	t1,s3,t1
    600c:	00030513          	mv	a0,t1
    6010:	00c52783          	lw	a5,12(a0)
    6014:	00058e13          	mv	t3,a1
    6018:	26f50063          	beq	a0,a5,6278 <_malloc_r+0x44c>
    601c:	0047a703          	lw	a4,4(a5)
    6020:	00078413          	mv	s0,a5
    6024:	00c7a783          	lw	a5,12(a5)
    6028:	ffc77713          	and	a4,a4,-4
    602c:	409706b3          	sub	a3,a4,s1
    6030:	26d84063          	blt	a6,a3,6290 <_malloc_r+0x464>
    6034:	fe06c2e3          	bltz	a3,6018 <_malloc_r+0x1ec>
    6038:	00e40733          	add	a4,s0,a4
    603c:	00472683          	lw	a3,4(a4)
    6040:	00842603          	lw	a2,8(s0)
    6044:	00090513          	mv	a0,s2
    6048:	0016e693          	or	a3,a3,1
    604c:	00d72223          	sw	a3,4(a4)
    6050:	00f62623          	sw	a5,12(a2)
    6054:	00c7a423          	sw	a2,8(a5)
    6058:	5bc000ef          	jal	6614 <__malloc_unlock>
    605c:	00840513          	add	a0,s0,8
    6060:	e59ff06f          	j	5eb8 <_malloc_r+0x8c>
    6064:	00c00793          	li	a5,12
    6068:	00f92023          	sw	a5,0(s2)
    606c:	00000513          	li	a0,0
    6070:	e49ff06f          	j	5eb8 <_malloc_r+0x8c>
    6074:	20000613          	li	a2,512
    6078:	04000593          	li	a1,64
    607c:	03f00813          	li	a6,63
    6080:	e8dff06f          	j	5f0c <_malloc_r+0xe0>
    6084:	0089a403          	lw	s0,8(s3)
    6088:	01612823          	sw	s6,16(sp)
    608c:	00442783          	lw	a5,4(s0)
    6090:	ffc7fb13          	and	s6,a5,-4
    6094:	009b6863          	bltu	s6,s1,60a4 <_malloc_r+0x278>
    6098:	409b0733          	sub	a4,s6,s1
    609c:	00f00793          	li	a5,15
    60a0:	0ee7c863          	blt	a5,a4,6190 <_malloc_r+0x364>
    60a4:	01912223          	sw	s9,4(sp)
    60a8:	83018c93          	add	s9,gp,-2000 # a148 <__malloc_sbrk_base>
    60ac:	000ca703          	lw	a4,0(s9)
    60b0:	01412c23          	sw	s4,24(sp)
    60b4:	01512a23          	sw	s5,20(sp)
    60b8:	01712623          	sw	s7,12(sp)
    60bc:	00006a97          	auipc	s5,0x6
    60c0:	8ccaaa83          	lw	s5,-1844(s5) # b988 <__malloc_top_pad>
    60c4:	fff00793          	li	a5,-1
    60c8:	01640a33          	add	s4,s0,s6
    60cc:	01548ab3          	add	s5,s1,s5
    60d0:	3ef70263          	beq	a4,a5,64b4 <_malloc_r+0x688>
    60d4:	000017b7          	lui	a5,0x1
    60d8:	00f78793          	add	a5,a5,15 # 100f <alt_avalon_i2c_master_config_get+0x2f>
    60dc:	00fa8ab3          	add	s5,s5,a5
    60e0:	fffff7b7          	lui	a5,0xfffff
    60e4:	00fafab3          	and	s5,s5,a5
    60e8:	000a8593          	mv	a1,s5
    60ec:	00090513          	mv	a0,s2
    60f0:	089010ef          	jal	7978 <_sbrk_r>
    60f4:	fff00793          	li	a5,-1
    60f8:	00050b93          	mv	s7,a0
    60fc:	46f50663          	beq	a0,a5,6568 <_malloc_r+0x73c>
    6100:	01812423          	sw	s8,8(sp)
    6104:	25456863          	bltu	a0,s4,6354 <_malloc_r+0x528>
    6108:	00006c17          	auipc	s8,0x6
    610c:	bccc0c13          	add	s8,s8,-1076 # bcd4 <__malloc_current_mallinfo>
    6110:	000c2583          	lw	a1,0(s8)
    6114:	00ba85b3          	add	a1,s5,a1
    6118:	00bc2023          	sw	a1,0(s8)
    611c:	00058713          	mv	a4,a1
    6120:	2caa1063          	bne	s4,a0,63e0 <_malloc_r+0x5b4>
    6124:	01451793          	sll	a5,a0,0x14
    6128:	2a079c63          	bnez	a5,63e0 <_malloc_r+0x5b4>
    612c:	0089ab83          	lw	s7,8(s3)
    6130:	015b07b3          	add	a5,s6,s5
    6134:	0017e793          	or	a5,a5,1
    6138:	00fba223          	sw	a5,4(s7)
    613c:	00006717          	auipc	a4,0x6
    6140:	84870713          	add	a4,a4,-1976 # b984 <__malloc_max_sbrked_mem>
    6144:	00072683          	lw	a3,0(a4)
    6148:	00b6f463          	bgeu	a3,a1,6150 <_malloc_r+0x324>
    614c:	00b72023          	sw	a1,0(a4)
    6150:	00006717          	auipc	a4,0x6
    6154:	83070713          	add	a4,a4,-2000 # b980 <__malloc_max_total_mem>
    6158:	00072683          	lw	a3,0(a4)
    615c:	00b6f463          	bgeu	a3,a1,6164 <_malloc_r+0x338>
    6160:	00b72023          	sw	a1,0(a4)
    6164:	00812c03          	lw	s8,8(sp)
    6168:	000b8413          	mv	s0,s7
    616c:	ffc7f793          	and	a5,a5,-4
    6170:	40978733          	sub	a4,a5,s1
    6174:	3897ec63          	bltu	a5,s1,650c <_malloc_r+0x6e0>
    6178:	00f00793          	li	a5,15
    617c:	38e7d863          	bge	a5,a4,650c <_malloc_r+0x6e0>
    6180:	01812a03          	lw	s4,24(sp)
    6184:	01412a83          	lw	s5,20(sp)
    6188:	00c12b83          	lw	s7,12(sp)
    618c:	00412c83          	lw	s9,4(sp)
    6190:	0014e793          	or	a5,s1,1
    6194:	00f42223          	sw	a5,4(s0)
    6198:	009404b3          	add	s1,s0,s1
    619c:	0099a423          	sw	s1,8(s3)
    61a0:	00176713          	or	a4,a4,1
    61a4:	00090513          	mv	a0,s2
    61a8:	00e4a223          	sw	a4,4(s1)
    61ac:	468000ef          	jal	6614 <__malloc_unlock>
    61b0:	02c12083          	lw	ra,44(sp)
    61b4:	00840513          	add	a0,s0,8
    61b8:	02812403          	lw	s0,40(sp)
    61bc:	01012b03          	lw	s6,16(sp)
    61c0:	02412483          	lw	s1,36(sp)
    61c4:	02012903          	lw	s2,32(sp)
    61c8:	01c12983          	lw	s3,28(sp)
    61cc:	03010113          	add	sp,sp,48
    61d0:	00008067          	ret
    61d4:	0049a503          	lw	a0,4(s3)
    61d8:	dedff06f          	j	5fc4 <_malloc_r+0x198>
    61dc:	00842603          	lw	a2,8(s0)
    61e0:	cb5ff06f          	j	5e94 <_malloc_r+0x68>
    61e4:	00c7a403          	lw	s0,12(a5) # fffff00c <__alt_data_end+0xfffdf00c>
    61e8:	00258593          	add	a1,a1,2
    61ec:	d68782e3          	beq	a5,s0,5f50 <_malloc_r+0x124>
    61f0:	c95ff06f          	j	5e84 <_malloc_r+0x58>
    61f4:	0097d713          	srl	a4,a5,0x9
    61f8:	00400693          	li	a3,4
    61fc:	14e6f263          	bgeu	a3,a4,6340 <_malloc_r+0x514>
    6200:	01400693          	li	a3,20
    6204:	32e6e663          	bltu	a3,a4,6530 <_malloc_r+0x704>
    6208:	05c70613          	add	a2,a4,92
    620c:	05b70693          	add	a3,a4,91
    6210:	00361613          	sll	a2,a2,0x3
    6214:	00c98633          	add	a2,s3,a2
    6218:	00062703          	lw	a4,0(a2)
    621c:	ff860613          	add	a2,a2,-8
    6220:	00e61863          	bne	a2,a4,6230 <_malloc_r+0x404>
    6224:	2980006f          	j	64bc <_malloc_r+0x690>
    6228:	00872703          	lw	a4,8(a4)
    622c:	00e60863          	beq	a2,a4,623c <_malloc_r+0x410>
    6230:	00472683          	lw	a3,4(a4)
    6234:	ffc6f693          	and	a3,a3,-4
    6238:	fed7e8e3          	bltu	a5,a3,6228 <_malloc_r+0x3fc>
    623c:	00c72603          	lw	a2,12(a4)
    6240:	00c42623          	sw	a2,12(s0)
    6244:	00e42423          	sw	a4,8(s0)
    6248:	00862423          	sw	s0,8(a2)
    624c:	00872623          	sw	s0,12(a4)
    6250:	d75ff06f          	j	5fc4 <_malloc_r+0x198>
    6254:	01400713          	li	a4,20
    6258:	10f77863          	bgeu	a4,a5,6368 <_malloc_r+0x53c>
    625c:	05400713          	li	a4,84
    6260:	2ef76663          	bltu	a4,a5,654c <_malloc_r+0x720>
    6264:	00c4d793          	srl	a5,s1,0xc
    6268:	06f78593          	add	a1,a5,111
    626c:	06e78813          	add	a6,a5,110
    6270:	00359613          	sll	a2,a1,0x3
    6274:	c99ff06f          	j	5f0c <_malloc_r+0xe0>
    6278:	001e0e13          	add	t3,t3,1
    627c:	003e7793          	and	a5,t3,3
    6280:	00850513          	add	a0,a0,8
    6284:	10078063          	beqz	a5,6384 <_malloc_r+0x558>
    6288:	00c52783          	lw	a5,12(a0)
    628c:	d8dff06f          	j	6018 <_malloc_r+0x1ec>
    6290:	00842603          	lw	a2,8(s0)
    6294:	0014e593          	or	a1,s1,1
    6298:	00b42223          	sw	a1,4(s0)
    629c:	00f62623          	sw	a5,12(a2)
    62a0:	00c7a423          	sw	a2,8(a5)
    62a4:	009404b3          	add	s1,s0,s1
    62a8:	0099aa23          	sw	s1,20(s3)
    62ac:	0099a823          	sw	s1,16(s3)
    62b0:	0016e793          	or	a5,a3,1
    62b4:	0114a623          	sw	a7,12(s1)
    62b8:	0114a423          	sw	a7,8(s1)
    62bc:	00f4a223          	sw	a5,4(s1)
    62c0:	00e40733          	add	a4,s0,a4
    62c4:	00090513          	mv	a0,s2
    62c8:	00d72023          	sw	a3,0(a4)
    62cc:	348000ef          	jal	6614 <__malloc_unlock>
    62d0:	00840513          	add	a0,s0,8
    62d4:	be5ff06f          	j	5eb8 <_malloc_r+0x8c>
    62d8:	00f407b3          	add	a5,s0,a5
    62dc:	0047a703          	lw	a4,4(a5)
    62e0:	00090513          	mv	a0,s2
    62e4:	00176713          	or	a4,a4,1
    62e8:	00e7a223          	sw	a4,4(a5)
    62ec:	328000ef          	jal	6614 <__malloc_unlock>
    62f0:	00840513          	add	a0,s0,8
    62f4:	bc5ff06f          	j	5eb8 <_malloc_r+0x8c>
    62f8:	0034d593          	srl	a1,s1,0x3
    62fc:	00848793          	add	a5,s1,8
    6300:	b6dff06f          	j	5e6c <_malloc_r+0x40>
    6304:	0014e693          	or	a3,s1,1
    6308:	00d42223          	sw	a3,4(s0)
    630c:	009404b3          	add	s1,s0,s1
    6310:	0099aa23          	sw	s1,20(s3)
    6314:	0099a823          	sw	s1,16(s3)
    6318:	00176693          	or	a3,a4,1
    631c:	0114a623          	sw	a7,12(s1)
    6320:	0114a423          	sw	a7,8(s1)
    6324:	00d4a223          	sw	a3,4(s1)
    6328:	00f407b3          	add	a5,s0,a5
    632c:	00090513          	mv	a0,s2
    6330:	00e7a023          	sw	a4,0(a5)
    6334:	2e0000ef          	jal	6614 <__malloc_unlock>
    6338:	00840513          	add	a0,s0,8
    633c:	b7dff06f          	j	5eb8 <_malloc_r+0x8c>
    6340:	0067d713          	srl	a4,a5,0x6
    6344:	03970613          	add	a2,a4,57
    6348:	03870693          	add	a3,a4,56
    634c:	00361613          	sll	a2,a2,0x3
    6350:	ec5ff06f          	j	6214 <_malloc_r+0x3e8>
    6354:	07340c63          	beq	s0,s3,63cc <_malloc_r+0x5a0>
    6358:	0089a403          	lw	s0,8(s3)
    635c:	00812c03          	lw	s8,8(sp)
    6360:	00442783          	lw	a5,4(s0)
    6364:	e09ff06f          	j	616c <_malloc_r+0x340>
    6368:	05c78593          	add	a1,a5,92
    636c:	05b78813          	add	a6,a5,91
    6370:	00359613          	sll	a2,a1,0x3
    6374:	b99ff06f          	j	5f0c <_malloc_r+0xe0>
    6378:	00832783          	lw	a5,8(t1)
    637c:	fff58593          	add	a1,a1,-1
    6380:	28679063          	bne	a5,t1,6600 <_malloc_r+0x7d4>
    6384:	0035f793          	and	a5,a1,3
    6388:	ff830313          	add	t1,t1,-8
    638c:	fe0796e3          	bnez	a5,6378 <_malloc_r+0x54c>
    6390:	0049a703          	lw	a4,4(s3)
    6394:	fff64793          	not	a5,a2
    6398:	00e7f7b3          	and	a5,a5,a4
    639c:	00f9a223          	sw	a5,4(s3)
    63a0:	00161613          	sll	a2,a2,0x1
    63a4:	cec7e0e3          	bltu	a5,a2,6084 <_malloc_r+0x258>
    63a8:	cc060ee3          	beqz	a2,6084 <_malloc_r+0x258>
    63ac:	00f67733          	and	a4,a2,a5
    63b0:	00071a63          	bnez	a4,63c4 <_malloc_r+0x598>
    63b4:	00161613          	sll	a2,a2,0x1
    63b8:	00f67733          	and	a4,a2,a5
    63bc:	004e0e13          	add	t3,t3,4
    63c0:	fe070ae3          	beqz	a4,63b4 <_malloc_r+0x588>
    63c4:	000e0593          	mv	a1,t3
    63c8:	c3dff06f          	j	6004 <_malloc_r+0x1d8>
    63cc:	00006c17          	auipc	s8,0x6
    63d0:	908c0c13          	add	s8,s8,-1784 # bcd4 <__malloc_current_mallinfo>
    63d4:	000c2703          	lw	a4,0(s8)
    63d8:	00ea8733          	add	a4,s5,a4
    63dc:	00ec2023          	sw	a4,0(s8)
    63e0:	000ca683          	lw	a3,0(s9)
    63e4:	fff00793          	li	a5,-1
    63e8:	18f68663          	beq	a3,a5,6574 <_malloc_r+0x748>
    63ec:	414b87b3          	sub	a5,s7,s4
    63f0:	00e787b3          	add	a5,a5,a4
    63f4:	00fc2023          	sw	a5,0(s8)
    63f8:	007bfc93          	and	s9,s7,7
    63fc:	0c0c8c63          	beqz	s9,64d4 <_malloc_r+0x6a8>
    6400:	419b8bb3          	sub	s7,s7,s9
    6404:	000017b7          	lui	a5,0x1
    6408:	00878793          	add	a5,a5,8 # 1008 <alt_avalon_i2c_master_config_get+0x28>
    640c:	008b8b93          	add	s7,s7,8
    6410:	419785b3          	sub	a1,a5,s9
    6414:	015b8ab3          	add	s5,s7,s5
    6418:	415585b3          	sub	a1,a1,s5
    641c:	01459593          	sll	a1,a1,0x14
    6420:	0145da13          	srl	s4,a1,0x14
    6424:	000a0593          	mv	a1,s4
    6428:	00090513          	mv	a0,s2
    642c:	54c010ef          	jal	7978 <_sbrk_r>
    6430:	fff00793          	li	a5,-1
    6434:	18f50063          	beq	a0,a5,65b4 <_malloc_r+0x788>
    6438:	41750533          	sub	a0,a0,s7
    643c:	01450ab3          	add	s5,a0,s4
    6440:	000c2703          	lw	a4,0(s8)
    6444:	0179a423          	sw	s7,8(s3)
    6448:	001ae793          	or	a5,s5,1
    644c:	00ea05b3          	add	a1,s4,a4
    6450:	00bc2023          	sw	a1,0(s8)
    6454:	00fba223          	sw	a5,4(s7)
    6458:	cf3402e3          	beq	s0,s3,613c <_malloc_r+0x310>
    645c:	00f00693          	li	a3,15
    6460:	0b66f063          	bgeu	a3,s6,6500 <_malloc_r+0x6d4>
    6464:	00442703          	lw	a4,4(s0)
    6468:	ff4b0793          	add	a5,s6,-12
    646c:	ff87f793          	and	a5,a5,-8
    6470:	00177713          	and	a4,a4,1
    6474:	00f76733          	or	a4,a4,a5
    6478:	00e42223          	sw	a4,4(s0)
    647c:	00500613          	li	a2,5
    6480:	00f40733          	add	a4,s0,a5
    6484:	00c72223          	sw	a2,4(a4)
    6488:	00c72423          	sw	a2,8(a4)
    648c:	00f6e663          	bltu	a3,a5,6498 <_malloc_r+0x66c>
    6490:	004ba783          	lw	a5,4(s7)
    6494:	ca9ff06f          	j	613c <_malloc_r+0x310>
    6498:	00840593          	add	a1,s0,8
    649c:	00090513          	mv	a0,s2
    64a0:	e6cff0ef          	jal	5b0c <_free_r>
    64a4:	0089ab83          	lw	s7,8(s3)
    64a8:	000c2583          	lw	a1,0(s8)
    64ac:	004ba783          	lw	a5,4(s7)
    64b0:	c8dff06f          	j	613c <_malloc_r+0x310>
    64b4:	010a8a93          	add	s5,s5,16
    64b8:	c31ff06f          	j	60e8 <_malloc_r+0x2bc>
    64bc:	4026d693          	sra	a3,a3,0x2
    64c0:	00100793          	li	a5,1
    64c4:	00d797b3          	sll	a5,a5,a3
    64c8:	00f56533          	or	a0,a0,a5
    64cc:	00a9a223          	sw	a0,4(s3)
    64d0:	d71ff06f          	j	6240 <_malloc_r+0x414>
    64d4:	015b85b3          	add	a1,s7,s5
    64d8:	40b005b3          	neg	a1,a1
    64dc:	01459593          	sll	a1,a1,0x14
    64e0:	0145da13          	srl	s4,a1,0x14
    64e4:	000a0593          	mv	a1,s4
    64e8:	00090513          	mv	a0,s2
    64ec:	48c010ef          	jal	7978 <_sbrk_r>
    64f0:	fff00793          	li	a5,-1
    64f4:	f4f512e3          	bne	a0,a5,6438 <_malloc_r+0x60c>
    64f8:	00000a13          	li	s4,0
    64fc:	f45ff06f          	j	6440 <_malloc_r+0x614>
    6500:	00812c03          	lw	s8,8(sp)
    6504:	00100793          	li	a5,1
    6508:	00fba223          	sw	a5,4(s7)
    650c:	00090513          	mv	a0,s2
    6510:	104000ef          	jal	6614 <__malloc_unlock>
    6514:	00000513          	li	a0,0
    6518:	01812a03          	lw	s4,24(sp)
    651c:	01412a83          	lw	s5,20(sp)
    6520:	01012b03          	lw	s6,16(sp)
    6524:	00c12b83          	lw	s7,12(sp)
    6528:	00412c83          	lw	s9,4(sp)
    652c:	98dff06f          	j	5eb8 <_malloc_r+0x8c>
    6530:	05400693          	li	a3,84
    6534:	04e6e463          	bltu	a3,a4,657c <_malloc_r+0x750>
    6538:	00c7d713          	srl	a4,a5,0xc
    653c:	06f70613          	add	a2,a4,111
    6540:	06e70693          	add	a3,a4,110
    6544:	00361613          	sll	a2,a2,0x3
    6548:	ccdff06f          	j	6214 <_malloc_r+0x3e8>
    654c:	15400713          	li	a4,340
    6550:	04f76463          	bltu	a4,a5,6598 <_malloc_r+0x76c>
    6554:	00f4d793          	srl	a5,s1,0xf
    6558:	07878593          	add	a1,a5,120
    655c:	07778813          	add	a6,a5,119
    6560:	00359613          	sll	a2,a1,0x3
    6564:	9a9ff06f          	j	5f0c <_malloc_r+0xe0>
    6568:	0089a403          	lw	s0,8(s3)
    656c:	00442783          	lw	a5,4(s0)
    6570:	bfdff06f          	j	616c <_malloc_r+0x340>
    6574:	017ca023          	sw	s7,0(s9)
    6578:	e81ff06f          	j	63f8 <_malloc_r+0x5cc>
    657c:	15400693          	li	a3,340
    6580:	04e6e463          	bltu	a3,a4,65c8 <_malloc_r+0x79c>
    6584:	00f7d713          	srl	a4,a5,0xf
    6588:	07870613          	add	a2,a4,120
    658c:	07770693          	add	a3,a4,119
    6590:	00361613          	sll	a2,a2,0x3
    6594:	c81ff06f          	j	6214 <_malloc_r+0x3e8>
    6598:	55400713          	li	a4,1364
    659c:	04f76463          	bltu	a4,a5,65e4 <_malloc_r+0x7b8>
    65a0:	0124d793          	srl	a5,s1,0x12
    65a4:	07d78593          	add	a1,a5,125
    65a8:	07c78813          	add	a6,a5,124
    65ac:	00359613          	sll	a2,a1,0x3
    65b0:	95dff06f          	j	5f0c <_malloc_r+0xe0>
    65b4:	ff8c8c93          	add	s9,s9,-8
    65b8:	019a8ab3          	add	s5,s5,s9
    65bc:	417a8ab3          	sub	s5,s5,s7
    65c0:	00000a13          	li	s4,0
    65c4:	e7dff06f          	j	6440 <_malloc_r+0x614>
    65c8:	55400693          	li	a3,1364
    65cc:	02e6e463          	bltu	a3,a4,65f4 <_malloc_r+0x7c8>
    65d0:	0127d713          	srl	a4,a5,0x12
    65d4:	07d70613          	add	a2,a4,125
    65d8:	07c70693          	add	a3,a4,124
    65dc:	00361613          	sll	a2,a2,0x3
    65e0:	c35ff06f          	j	6214 <_malloc_r+0x3e8>
    65e4:	3f800613          	li	a2,1016
    65e8:	07f00593          	li	a1,127
    65ec:	07e00813          	li	a6,126
    65f0:	91dff06f          	j	5f0c <_malloc_r+0xe0>
    65f4:	3f800613          	li	a2,1016
    65f8:	07e00693          	li	a3,126
    65fc:	c19ff06f          	j	6214 <_malloc_r+0x3e8>
    6600:	0049a783          	lw	a5,4(s3)
    6604:	d9dff06f          	j	63a0 <_malloc_r+0x574>

00006608 <__malloc_lock>:
    6608:	00005517          	auipc	a0,0x5
    660c:	36050513          	add	a0,a0,864 # b968 <__lock___malloc_recursive_mutex>
    6610:	d29fe06f          	j	5338 <__retarget_lock_acquire_recursive>

00006614 <__malloc_unlock>:
    6614:	00005517          	auipc	a0,0x5
    6618:	35450513          	add	a0,a0,852 # b968 <__lock___malloc_recursive_mutex>
    661c:	d35fe06f          	j	5350 <__retarget_lock_release_recursive>

00006620 <_fclose_r>:
    6620:	ff010113          	add	sp,sp,-16
    6624:	00112623          	sw	ra,12(sp)
    6628:	01212023          	sw	s2,0(sp)
    662c:	0e058263          	beqz	a1,6710 <_fclose_r+0xf0>
    6630:	00812423          	sw	s0,8(sp)
    6634:	00912223          	sw	s1,4(sp)
    6638:	00058413          	mv	s0,a1
    663c:	00050493          	mv	s1,a0
    6640:	00050663          	beqz	a0,664c <_fclose_r+0x2c>
    6644:	03452783          	lw	a5,52(a0)
    6648:	10078063          	beqz	a5,6748 <_fclose_r+0x128>
    664c:	06442783          	lw	a5,100(s0)
    6650:	00c41703          	lh	a4,12(s0)
    6654:	0017f793          	and	a5,a5,1
    6658:	0a079663          	bnez	a5,6704 <_fclose_r+0xe4>
    665c:	20077713          	and	a4,a4,512
    6660:	0e070863          	beqz	a4,6750 <_fclose_r+0x130>
    6664:	00040593          	mv	a1,s0
    6668:	00048513          	mv	a0,s1
    666c:	130000ef          	jal	679c <__sflush_r>
    6670:	02c42783          	lw	a5,44(s0)
    6674:	00050913          	mv	s2,a0
    6678:	00078a63          	beqz	a5,668c <_fclose_r+0x6c>
    667c:	01c42583          	lw	a1,28(s0)
    6680:	00048513          	mv	a0,s1
    6684:	000780e7          	jalr	a5
    6688:	0a054063          	bltz	a0,6728 <_fclose_r+0x108>
    668c:	00c45783          	lhu	a5,12(s0)
    6690:	0807f793          	and	a5,a5,128
    6694:	0a079263          	bnez	a5,6738 <_fclose_r+0x118>
    6698:	03042583          	lw	a1,48(s0)
    669c:	00058c63          	beqz	a1,66b4 <_fclose_r+0x94>
    66a0:	04040793          	add	a5,s0,64
    66a4:	00f58663          	beq	a1,a5,66b0 <_fclose_r+0x90>
    66a8:	00048513          	mv	a0,s1
    66ac:	c60ff0ef          	jal	5b0c <_free_r>
    66b0:	02042823          	sw	zero,48(s0)
    66b4:	04442583          	lw	a1,68(s0)
    66b8:	00058863          	beqz	a1,66c8 <_fclose_r+0xa8>
    66bc:	00048513          	mv	a0,s1
    66c0:	c4cff0ef          	jal	5b0c <_free_r>
    66c4:	04042223          	sw	zero,68(s0)
    66c8:	ca0fe0ef          	jal	4b68 <__sfp_lock_acquire>
    66cc:	06442783          	lw	a5,100(s0)
    66d0:	00041623          	sh	zero,12(s0)
    66d4:	0017f793          	and	a5,a5,1
    66d8:	0a078663          	beqz	a5,6784 <_fclose_r+0x164>
    66dc:	05842503          	lw	a0,88(s0)
    66e0:	c51fe0ef          	jal	5330 <__retarget_lock_close_recursive>
    66e4:	c90fe0ef          	jal	4b74 <__sfp_lock_release>
    66e8:	00c12083          	lw	ra,12(sp)
    66ec:	00812403          	lw	s0,8(sp)
    66f0:	00412483          	lw	s1,4(sp)
    66f4:	00090513          	mv	a0,s2
    66f8:	00012903          	lw	s2,0(sp)
    66fc:	01010113          	add	sp,sp,16
    6700:	00008067          	ret
    6704:	f60710e3          	bnez	a4,6664 <_fclose_r+0x44>
    6708:	00812403          	lw	s0,8(sp)
    670c:	00412483          	lw	s1,4(sp)
    6710:	00000913          	li	s2,0
    6714:	00c12083          	lw	ra,12(sp)
    6718:	00090513          	mv	a0,s2
    671c:	00012903          	lw	s2,0(sp)
    6720:	01010113          	add	sp,sp,16
    6724:	00008067          	ret
    6728:	00c45783          	lhu	a5,12(s0)
    672c:	fff00913          	li	s2,-1
    6730:	0807f793          	and	a5,a5,128
    6734:	f60782e3          	beqz	a5,6698 <_fclose_r+0x78>
    6738:	01042583          	lw	a1,16(s0)
    673c:	00048513          	mv	a0,s1
    6740:	bccff0ef          	jal	5b0c <_free_r>
    6744:	f55ff06f          	j	6698 <_fclose_r+0x78>
    6748:	bb0fe0ef          	jal	4af8 <__sinit>
    674c:	f01ff06f          	j	664c <_fclose_r+0x2c>
    6750:	05842503          	lw	a0,88(s0)
    6754:	be5fe0ef          	jal	5338 <__retarget_lock_acquire_recursive>
    6758:	00c41783          	lh	a5,12(s0)
    675c:	f00794e3          	bnez	a5,6664 <_fclose_r+0x44>
    6760:	06442783          	lw	a5,100(s0)
    6764:	0017f793          	and	a5,a5,1
    6768:	fa0790e3          	bnez	a5,6708 <_fclose_r+0xe8>
    676c:	05842503          	lw	a0,88(s0)
    6770:	00000913          	li	s2,0
    6774:	bddfe0ef          	jal	5350 <__retarget_lock_release_recursive>
    6778:	00812403          	lw	s0,8(sp)
    677c:	00412483          	lw	s1,4(sp)
    6780:	f95ff06f          	j	6714 <_fclose_r+0xf4>
    6784:	05842503          	lw	a0,88(s0)
    6788:	bc9fe0ef          	jal	5350 <__retarget_lock_release_recursive>
    678c:	f51ff06f          	j	66dc <_fclose_r+0xbc>

00006790 <fclose>:
    6790:	00050593          	mv	a1,a0
    6794:	8281a503          	lw	a0,-2008(gp) # a140 <_impure_ptr>
    6798:	e89ff06f          	j	6620 <_fclose_r>

0000679c <__sflush_r>:
    679c:	00c59703          	lh	a4,12(a1)
    67a0:	fe010113          	add	sp,sp,-32
    67a4:	00812c23          	sw	s0,24(sp)
    67a8:	01312623          	sw	s3,12(sp)
    67ac:	00112e23          	sw	ra,28(sp)
    67b0:	00877793          	and	a5,a4,8
    67b4:	00058413          	mv	s0,a1
    67b8:	00050993          	mv	s3,a0
    67bc:	12079063          	bnez	a5,68dc <__sflush_r+0x140>
    67c0:	000017b7          	lui	a5,0x1
    67c4:	80078793          	add	a5,a5,-2048 # 800 <main+0x2b8>
    67c8:	0045a683          	lw	a3,4(a1)
    67cc:	00f767b3          	or	a5,a4,a5
    67d0:	00f59623          	sh	a5,12(a1)
    67d4:	18d05263          	blez	a3,6958 <__sflush_r+0x1bc>
    67d8:	02842803          	lw	a6,40(s0)
    67dc:	0e080463          	beqz	a6,68c4 <__sflush_r+0x128>
    67e0:	00912a23          	sw	s1,20(sp)
    67e4:	01371693          	sll	a3,a4,0x13
    67e8:	0009a483          	lw	s1,0(s3)
    67ec:	0009a023          	sw	zero,0(s3)
    67f0:	01c42583          	lw	a1,28(s0)
    67f4:	1606ce63          	bltz	a3,6970 <__sflush_r+0x1d4>
    67f8:	00000613          	li	a2,0
    67fc:	00100693          	li	a3,1
    6800:	00098513          	mv	a0,s3
    6804:	000800e7          	jalr	a6
    6808:	fff00793          	li	a5,-1
    680c:	00050613          	mv	a2,a0
    6810:	1af50463          	beq	a0,a5,69b8 <__sflush_r+0x21c>
    6814:	00c41783          	lh	a5,12(s0)
    6818:	02842803          	lw	a6,40(s0)
    681c:	01c42583          	lw	a1,28(s0)
    6820:	0047f793          	and	a5,a5,4
    6824:	00078e63          	beqz	a5,6840 <__sflush_r+0xa4>
    6828:	00442703          	lw	a4,4(s0)
    682c:	03042783          	lw	a5,48(s0)
    6830:	40e60633          	sub	a2,a2,a4
    6834:	00078663          	beqz	a5,6840 <__sflush_r+0xa4>
    6838:	03c42783          	lw	a5,60(s0)
    683c:	40f60633          	sub	a2,a2,a5
    6840:	00000693          	li	a3,0
    6844:	00098513          	mv	a0,s3
    6848:	000800e7          	jalr	a6
    684c:	fff00793          	li	a5,-1
    6850:	12f51463          	bne	a0,a5,6978 <__sflush_r+0x1dc>
    6854:	0009a683          	lw	a3,0(s3)
    6858:	01d00793          	li	a5,29
    685c:	00c41703          	lh	a4,12(s0)
    6860:	16d7ea63          	bltu	a5,a3,69d4 <__sflush_r+0x238>
    6864:	204007b7          	lui	a5,0x20400
    6868:	00178793          	add	a5,a5,1 # 20400001 <__alt_data_end+0x203e0001>
    686c:	00d7d7b3          	srl	a5,a5,a3
    6870:	0017f793          	and	a5,a5,1
    6874:	16078063          	beqz	a5,69d4 <__sflush_r+0x238>
    6878:	01042603          	lw	a2,16(s0)
    687c:	fffff7b7          	lui	a5,0xfffff
    6880:	7ff78793          	add	a5,a5,2047 # fffff7ff <__alt_data_end+0xfffdf7ff>
    6884:	00f777b3          	and	a5,a4,a5
    6888:	00f41623          	sh	a5,12(s0)
    688c:	00042223          	sw	zero,4(s0)
    6890:	00c42023          	sw	a2,0(s0)
    6894:	01371793          	sll	a5,a4,0x13
    6898:	0007d463          	bgez	a5,68a0 <__sflush_r+0x104>
    689c:	10068263          	beqz	a3,69a0 <__sflush_r+0x204>
    68a0:	03042583          	lw	a1,48(s0)
    68a4:	0099a023          	sw	s1,0(s3)
    68a8:	10058463          	beqz	a1,69b0 <__sflush_r+0x214>
    68ac:	04040793          	add	a5,s0,64
    68b0:	00f58663          	beq	a1,a5,68bc <__sflush_r+0x120>
    68b4:	00098513          	mv	a0,s3
    68b8:	a54ff0ef          	jal	5b0c <_free_r>
    68bc:	01412483          	lw	s1,20(sp)
    68c0:	02042823          	sw	zero,48(s0)
    68c4:	00000513          	li	a0,0
    68c8:	01c12083          	lw	ra,28(sp)
    68cc:	01812403          	lw	s0,24(sp)
    68d0:	00c12983          	lw	s3,12(sp)
    68d4:	02010113          	add	sp,sp,32
    68d8:	00008067          	ret
    68dc:	01212823          	sw	s2,16(sp)
    68e0:	0105a903          	lw	s2,16(a1)
    68e4:	08090263          	beqz	s2,6968 <__sflush_r+0x1cc>
    68e8:	00912a23          	sw	s1,20(sp)
    68ec:	0005a483          	lw	s1,0(a1)
    68f0:	00377713          	and	a4,a4,3
    68f4:	0125a023          	sw	s2,0(a1)
    68f8:	412484b3          	sub	s1,s1,s2
    68fc:	00000793          	li	a5,0
    6900:	00071463          	bnez	a4,6908 <__sflush_r+0x16c>
    6904:	0145a783          	lw	a5,20(a1)
    6908:	00f42423          	sw	a5,8(s0)
    690c:	00904863          	bgtz	s1,691c <__sflush_r+0x180>
    6910:	0540006f          	j	6964 <__sflush_r+0x1c8>
    6914:	00a90933          	add	s2,s2,a0
    6918:	04905663          	blez	s1,6964 <__sflush_r+0x1c8>
    691c:	02442783          	lw	a5,36(s0)
    6920:	01c42583          	lw	a1,28(s0)
    6924:	00048693          	mv	a3,s1
    6928:	00090613          	mv	a2,s2
    692c:	00098513          	mv	a0,s3
    6930:	000780e7          	jalr	a5
    6934:	40a484b3          	sub	s1,s1,a0
    6938:	fca04ee3          	bgtz	a0,6914 <__sflush_r+0x178>
    693c:	00c41703          	lh	a4,12(s0)
    6940:	01012903          	lw	s2,16(sp)
    6944:	04076713          	or	a4,a4,64
    6948:	01412483          	lw	s1,20(sp)
    694c:	00e41623          	sh	a4,12(s0)
    6950:	fff00513          	li	a0,-1
    6954:	f75ff06f          	j	68c8 <__sflush_r+0x12c>
    6958:	03c5a683          	lw	a3,60(a1)
    695c:	e6d04ee3          	bgtz	a3,67d8 <__sflush_r+0x3c>
    6960:	f65ff06f          	j	68c4 <__sflush_r+0x128>
    6964:	01412483          	lw	s1,20(sp)
    6968:	01012903          	lw	s2,16(sp)
    696c:	f59ff06f          	j	68c4 <__sflush_r+0x128>
    6970:	05042603          	lw	a2,80(s0)
    6974:	eadff06f          	j	6820 <__sflush_r+0x84>
    6978:	00c41703          	lh	a4,12(s0)
    697c:	01042683          	lw	a3,16(s0)
    6980:	fffff7b7          	lui	a5,0xfffff
    6984:	7ff78793          	add	a5,a5,2047 # fffff7ff <__alt_data_end+0xfffdf7ff>
    6988:	00f777b3          	and	a5,a4,a5
    698c:	00f41623          	sh	a5,12(s0)
    6990:	00042223          	sw	zero,4(s0)
    6994:	00d42023          	sw	a3,0(s0)
    6998:	01371793          	sll	a5,a4,0x13
    699c:	f007d2e3          	bgez	a5,68a0 <__sflush_r+0x104>
    69a0:	03042583          	lw	a1,48(s0)
    69a4:	04a42823          	sw	a0,80(s0)
    69a8:	0099a023          	sw	s1,0(s3)
    69ac:	f00590e3          	bnez	a1,68ac <__sflush_r+0x110>
    69b0:	01412483          	lw	s1,20(sp)
    69b4:	f11ff06f          	j	68c4 <__sflush_r+0x128>
    69b8:	0009a783          	lw	a5,0(s3)
    69bc:	e4078ce3          	beqz	a5,6814 <__sflush_r+0x78>
    69c0:	01d00713          	li	a4,29
    69c4:	00e78c63          	beq	a5,a4,69dc <__sflush_r+0x240>
    69c8:	01600713          	li	a4,22
    69cc:	00e78863          	beq	a5,a4,69dc <__sflush_r+0x240>
    69d0:	00c41703          	lh	a4,12(s0)
    69d4:	04076713          	or	a4,a4,64
    69d8:	f71ff06f          	j	6948 <__sflush_r+0x1ac>
    69dc:	0099a023          	sw	s1,0(s3)
    69e0:	01412483          	lw	s1,20(sp)
    69e4:	ee1ff06f          	j	68c4 <__sflush_r+0x128>

000069e8 <_fflush_r>:
    69e8:	ff010113          	add	sp,sp,-16
    69ec:	00812423          	sw	s0,8(sp)
    69f0:	00912223          	sw	s1,4(sp)
    69f4:	00112623          	sw	ra,12(sp)
    69f8:	01212023          	sw	s2,0(sp)
    69fc:	00050493          	mv	s1,a0
    6a00:	00058413          	mv	s0,a1
    6a04:	00050663          	beqz	a0,6a10 <_fflush_r+0x28>
    6a08:	03452783          	lw	a5,52(a0)
    6a0c:	0a078a63          	beqz	a5,6ac0 <_fflush_r+0xd8>
    6a10:	00c41783          	lh	a5,12(s0)
    6a14:	00000913          	li	s2,0
    6a18:	04078063          	beqz	a5,6a58 <_fflush_r+0x70>
    6a1c:	06442703          	lw	a4,100(s0)
    6a20:	00177713          	and	a4,a4,1
    6a24:	00071663          	bnez	a4,6a30 <_fflush_r+0x48>
    6a28:	2007f793          	and	a5,a5,512
    6a2c:	04078463          	beqz	a5,6a74 <_fflush_r+0x8c>
    6a30:	00040593          	mv	a1,s0
    6a34:	00048513          	mv	a0,s1
    6a38:	d65ff0ef          	jal	679c <__sflush_r>
    6a3c:	06442783          	lw	a5,100(s0)
    6a40:	00050913          	mv	s2,a0
    6a44:	0017f793          	and	a5,a5,1
    6a48:	00079863          	bnez	a5,6a58 <_fflush_r+0x70>
    6a4c:	00c45783          	lhu	a5,12(s0)
    6a50:	2007f793          	and	a5,a5,512
    6a54:	04078463          	beqz	a5,6a9c <_fflush_r+0xb4>
    6a58:	00c12083          	lw	ra,12(sp)
    6a5c:	00812403          	lw	s0,8(sp)
    6a60:	00412483          	lw	s1,4(sp)
    6a64:	00090513          	mv	a0,s2
    6a68:	00012903          	lw	s2,0(sp)
    6a6c:	01010113          	add	sp,sp,16
    6a70:	00008067          	ret
    6a74:	05842503          	lw	a0,88(s0)
    6a78:	8c1fe0ef          	jal	5338 <__retarget_lock_acquire_recursive>
    6a7c:	00040593          	mv	a1,s0
    6a80:	00048513          	mv	a0,s1
    6a84:	d19ff0ef          	jal	679c <__sflush_r>
    6a88:	06442783          	lw	a5,100(s0)
    6a8c:	00050913          	mv	s2,a0
    6a90:	0017f793          	and	a5,a5,1
    6a94:	fc0792e3          	bnez	a5,6a58 <_fflush_r+0x70>
    6a98:	fb5ff06f          	j	6a4c <_fflush_r+0x64>
    6a9c:	05842503          	lw	a0,88(s0)
    6aa0:	8b1fe0ef          	jal	5350 <__retarget_lock_release_recursive>
    6aa4:	00c12083          	lw	ra,12(sp)
    6aa8:	00812403          	lw	s0,8(sp)
    6aac:	00412483          	lw	s1,4(sp)
    6ab0:	00090513          	mv	a0,s2
    6ab4:	00012903          	lw	s2,0(sp)
    6ab8:	01010113          	add	sp,sp,16
    6abc:	00008067          	ret
    6ac0:	838fe0ef          	jal	4af8 <__sinit>
    6ac4:	f4dff06f          	j	6a10 <_fflush_r+0x28>

00006ac8 <fflush>:
    6ac8:	0a050a63          	beqz	a0,6b7c <fflush+0xb4>
    6acc:	ff010113          	add	sp,sp,-16
    6ad0:	00812423          	sw	s0,8(sp)
    6ad4:	01212023          	sw	s2,0(sp)
    6ad8:	00112623          	sw	ra,12(sp)
    6adc:	00912223          	sw	s1,4(sp)
    6ae0:	8281a903          	lw	s2,-2008(gp) # a140 <_impure_ptr>
    6ae4:	00050413          	mv	s0,a0
    6ae8:	00090663          	beqz	s2,6af4 <fflush+0x2c>
    6aec:	03492783          	lw	a5,52(s2)
    6af0:	06078463          	beqz	a5,6b58 <fflush+0x90>
    6af4:	00c41783          	lh	a5,12(s0)
    6af8:	00000493          	li	s1,0
    6afc:	04078063          	beqz	a5,6b3c <fflush+0x74>
    6b00:	06442703          	lw	a4,100(s0)
    6b04:	00177713          	and	a4,a4,1
    6b08:	00071663          	bnez	a4,6b14 <fflush+0x4c>
    6b0c:	2007f793          	and	a5,a5,512
    6b10:	04078a63          	beqz	a5,6b64 <fflush+0x9c>
    6b14:	00040593          	mv	a1,s0
    6b18:	00090513          	mv	a0,s2
    6b1c:	c81ff0ef          	jal	679c <__sflush_r>
    6b20:	06442783          	lw	a5,100(s0)
    6b24:	00050493          	mv	s1,a0
    6b28:	0017f793          	and	a5,a5,1
    6b2c:	00079863          	bnez	a5,6b3c <fflush+0x74>
    6b30:	00c45783          	lhu	a5,12(s0)
    6b34:	2007f793          	and	a5,a5,512
    6b38:	02078c63          	beqz	a5,6b70 <fflush+0xa8>
    6b3c:	00c12083          	lw	ra,12(sp)
    6b40:	00812403          	lw	s0,8(sp)
    6b44:	00012903          	lw	s2,0(sp)
    6b48:	00048513          	mv	a0,s1
    6b4c:	00412483          	lw	s1,4(sp)
    6b50:	01010113          	add	sp,sp,16
    6b54:	00008067          	ret
    6b58:	00090513          	mv	a0,s2
    6b5c:	f9dfd0ef          	jal	4af8 <__sinit>
    6b60:	f95ff06f          	j	6af4 <fflush+0x2c>
    6b64:	05842503          	lw	a0,88(s0)
    6b68:	fd0fe0ef          	jal	5338 <__retarget_lock_acquire_recursive>
    6b6c:	fa9ff06f          	j	6b14 <fflush+0x4c>
    6b70:	05842503          	lw	a0,88(s0)
    6b74:	fdcfe0ef          	jal	5350 <__retarget_lock_release_recursive>
    6b78:	fc5ff06f          	j	6b3c <fflush+0x74>
    6b7c:	00003617          	auipc	a2,0x3
    6b80:	06460613          	add	a2,a2,100 # 9be0 <__sglue>
    6b84:	00000597          	auipc	a1,0x0
    6b88:	e6458593          	add	a1,a1,-412 # 69e8 <_fflush_r>
    6b8c:	00003517          	auipc	a0,0x3
    6b90:	06450513          	add	a0,a0,100 # 9bf0 <_impure_data>
    6b94:	854fe06f          	j	4be8 <_fwalk_sglue>

00006b98 <__smakebuf_r>:
    6b98:	00c59783          	lh	a5,12(a1)
    6b9c:	f8010113          	add	sp,sp,-128
    6ba0:	06812c23          	sw	s0,120(sp)
    6ba4:	06112e23          	sw	ra,124(sp)
    6ba8:	0027f713          	and	a4,a5,2
    6bac:	00058413          	mv	s0,a1
    6bb0:	02070463          	beqz	a4,6bd8 <__smakebuf_r+0x40>
    6bb4:	04358793          	add	a5,a1,67
    6bb8:	00f5a023          	sw	a5,0(a1)
    6bbc:	00f5a823          	sw	a5,16(a1)
    6bc0:	00100793          	li	a5,1
    6bc4:	00f5aa23          	sw	a5,20(a1)
    6bc8:	07c12083          	lw	ra,124(sp)
    6bcc:	07812403          	lw	s0,120(sp)
    6bd0:	08010113          	add	sp,sp,128
    6bd4:	00008067          	ret
    6bd8:	00e59583          	lh	a1,14(a1)
    6bdc:	06912a23          	sw	s1,116(sp)
    6be0:	07212823          	sw	s2,112(sp)
    6be4:	07312623          	sw	s3,108(sp)
    6be8:	07412423          	sw	s4,104(sp)
    6bec:	00050493          	mv	s1,a0
    6bf0:	0805c663          	bltz	a1,6c7c <__smakebuf_r+0xe4>
    6bf4:	00810613          	add	a2,sp,8
    6bf8:	401000ef          	jal	77f8 <_fstat_r>
    6bfc:	06054e63          	bltz	a0,6c78 <__smakebuf_r+0xe0>
    6c00:	00c12783          	lw	a5,12(sp)
    6c04:	0000f937          	lui	s2,0xf
    6c08:	000019b7          	lui	s3,0x1
    6c0c:	00f97933          	and	s2,s2,a5
    6c10:	ffffe7b7          	lui	a5,0xffffe
    6c14:	00f90933          	add	s2,s2,a5
    6c18:	00193913          	seqz	s2,s2
    6c1c:	40000a13          	li	s4,1024
    6c20:	80098993          	add	s3,s3,-2048 # 800 <main+0x2b8>
    6c24:	000a0593          	mv	a1,s4
    6c28:	00048513          	mv	a0,s1
    6c2c:	a00ff0ef          	jal	5e2c <_malloc_r>
    6c30:	00c41783          	lh	a5,12(s0)
    6c34:	06050863          	beqz	a0,6ca4 <__smakebuf_r+0x10c>
    6c38:	0807e793          	or	a5,a5,128
    6c3c:	00a42023          	sw	a0,0(s0)
    6c40:	00a42823          	sw	a0,16(s0)
    6c44:	00f41623          	sh	a5,12(s0)
    6c48:	01442a23          	sw	s4,20(s0)
    6c4c:	0a091063          	bnez	s2,6cec <__smakebuf_r+0x154>
    6c50:	0137e7b3          	or	a5,a5,s3
    6c54:	07c12083          	lw	ra,124(sp)
    6c58:	00f41623          	sh	a5,12(s0)
    6c5c:	07812403          	lw	s0,120(sp)
    6c60:	07412483          	lw	s1,116(sp)
    6c64:	07012903          	lw	s2,112(sp)
    6c68:	06c12983          	lw	s3,108(sp)
    6c6c:	06812a03          	lw	s4,104(sp)
    6c70:	08010113          	add	sp,sp,128
    6c74:	00008067          	ret
    6c78:	00c41783          	lh	a5,12(s0)
    6c7c:	0807f793          	and	a5,a5,128
    6c80:	00000913          	li	s2,0
    6c84:	04078e63          	beqz	a5,6ce0 <__smakebuf_r+0x148>
    6c88:	04000a13          	li	s4,64
    6c8c:	000a0593          	mv	a1,s4
    6c90:	00048513          	mv	a0,s1
    6c94:	998ff0ef          	jal	5e2c <_malloc_r>
    6c98:	00c41783          	lh	a5,12(s0)
    6c9c:	00000993          	li	s3,0
    6ca0:	f8051ce3          	bnez	a0,6c38 <__smakebuf_r+0xa0>
    6ca4:	2007f713          	and	a4,a5,512
    6ca8:	04071e63          	bnez	a4,6d04 <__smakebuf_r+0x16c>
    6cac:	ffc7f793          	and	a5,a5,-4
    6cb0:	0027e793          	or	a5,a5,2
    6cb4:	04340713          	add	a4,s0,67
    6cb8:	00f41623          	sh	a5,12(s0)
    6cbc:	00100793          	li	a5,1
    6cc0:	07412483          	lw	s1,116(sp)
    6cc4:	07012903          	lw	s2,112(sp)
    6cc8:	06c12983          	lw	s3,108(sp)
    6ccc:	06812a03          	lw	s4,104(sp)
    6cd0:	00e42023          	sw	a4,0(s0)
    6cd4:	00e42823          	sw	a4,16(s0)
    6cd8:	00f42a23          	sw	a5,20(s0)
    6cdc:	eedff06f          	j	6bc8 <__smakebuf_r+0x30>
    6ce0:	40000a13          	li	s4,1024
    6ce4:	00000993          	li	s3,0
    6ce8:	f3dff06f          	j	6c24 <__smakebuf_r+0x8c>
    6cec:	00e41583          	lh	a1,14(s0)
    6cf0:	00048513          	mv	a0,s1
    6cf4:	365000ef          	jal	7858 <_isatty_r>
    6cf8:	02051063          	bnez	a0,6d18 <__smakebuf_r+0x180>
    6cfc:	00c41783          	lh	a5,12(s0)
    6d00:	f51ff06f          	j	6c50 <__smakebuf_r+0xb8>
    6d04:	07412483          	lw	s1,116(sp)
    6d08:	07012903          	lw	s2,112(sp)
    6d0c:	06c12983          	lw	s3,108(sp)
    6d10:	06812a03          	lw	s4,104(sp)
    6d14:	eb5ff06f          	j	6bc8 <__smakebuf_r+0x30>
    6d18:	00c45783          	lhu	a5,12(s0)
    6d1c:	ffc7f793          	and	a5,a5,-4
    6d20:	0017e793          	or	a5,a5,1
    6d24:	01079793          	sll	a5,a5,0x10
    6d28:	4107d793          	sra	a5,a5,0x10
    6d2c:	f25ff06f          	j	6c50 <__smakebuf_r+0xb8>

00006d30 <__swhatbuf_r>:
    6d30:	f9010113          	add	sp,sp,-112
    6d34:	06812423          	sw	s0,104(sp)
    6d38:	00058413          	mv	s0,a1
    6d3c:	00e59583          	lh	a1,14(a1)
    6d40:	06912223          	sw	s1,100(sp)
    6d44:	07212023          	sw	s2,96(sp)
    6d48:	06112623          	sw	ra,108(sp)
    6d4c:	00060493          	mv	s1,a2
    6d50:	00068913          	mv	s2,a3
    6d54:	0405ca63          	bltz	a1,6da8 <__swhatbuf_r+0x78>
    6d58:	00810613          	add	a2,sp,8
    6d5c:	29d000ef          	jal	77f8 <_fstat_r>
    6d60:	04054463          	bltz	a0,6da8 <__swhatbuf_r+0x78>
    6d64:	00c12703          	lw	a4,12(sp)
    6d68:	0000f7b7          	lui	a5,0xf
    6d6c:	06c12083          	lw	ra,108(sp)
    6d70:	00e7f7b3          	and	a5,a5,a4
    6d74:	ffffe737          	lui	a4,0xffffe
    6d78:	00e787b3          	add	a5,a5,a4
    6d7c:	06812403          	lw	s0,104(sp)
    6d80:	0017b793          	seqz	a5,a5
    6d84:	00f92023          	sw	a5,0(s2) # f000 <__alt_heap_start+0x3304>
    6d88:	40000713          	li	a4,1024
    6d8c:	00e4a023          	sw	a4,0(s1)
    6d90:	00001537          	lui	a0,0x1
    6d94:	06412483          	lw	s1,100(sp)
    6d98:	06012903          	lw	s2,96(sp)
    6d9c:	80050513          	add	a0,a0,-2048 # 800 <main+0x2b8>
    6da0:	07010113          	add	sp,sp,112
    6da4:	00008067          	ret
    6da8:	00c45783          	lhu	a5,12(s0)
    6dac:	0807f793          	and	a5,a5,128
    6db0:	02078863          	beqz	a5,6de0 <__swhatbuf_r+0xb0>
    6db4:	06c12083          	lw	ra,108(sp)
    6db8:	06812403          	lw	s0,104(sp)
    6dbc:	00000793          	li	a5,0
    6dc0:	00f92023          	sw	a5,0(s2)
    6dc4:	04000713          	li	a4,64
    6dc8:	00e4a023          	sw	a4,0(s1)
    6dcc:	06012903          	lw	s2,96(sp)
    6dd0:	06412483          	lw	s1,100(sp)
    6dd4:	00000513          	li	a0,0
    6dd8:	07010113          	add	sp,sp,112
    6ddc:	00008067          	ret
    6de0:	06c12083          	lw	ra,108(sp)
    6de4:	06812403          	lw	s0,104(sp)
    6de8:	00f92023          	sw	a5,0(s2)
    6dec:	40000713          	li	a4,1024
    6df0:	00e4a023          	sw	a4,0(s1)
    6df4:	06012903          	lw	s2,96(sp)
    6df8:	06412483          	lw	s1,100(sp)
    6dfc:	00000513          	li	a0,0
    6e00:	07010113          	add	sp,sp,112
    6e04:	00008067          	ret

00006e08 <_putc_r>:
    6e08:	fe010113          	add	sp,sp,-32
    6e0c:	00812c23          	sw	s0,24(sp)
    6e10:	01212a23          	sw	s2,20(sp)
    6e14:	00112e23          	sw	ra,28(sp)
    6e18:	00050913          	mv	s2,a0
    6e1c:	00060413          	mv	s0,a2
    6e20:	00050663          	beqz	a0,6e2c <_putc_r+0x24>
    6e24:	03452783          	lw	a5,52(a0)
    6e28:	0c078663          	beqz	a5,6ef4 <_putc_r+0xec>
    6e2c:	06442783          	lw	a5,100(s0)
    6e30:	0017f793          	and	a5,a5,1
    6e34:	00079863          	bnez	a5,6e44 <_putc_r+0x3c>
    6e38:	00c45783          	lhu	a5,12(s0)
    6e3c:	2007f793          	and	a5,a5,512
    6e40:	08078063          	beqz	a5,6ec0 <_putc_r+0xb8>
    6e44:	00842783          	lw	a5,8(s0)
    6e48:	fff78793          	add	a5,a5,-1 # efff <__alt_heap_start+0x3303>
    6e4c:	00f42423          	sw	a5,8(s0)
    6e50:	0007dc63          	bgez	a5,6e68 <_putc_r+0x60>
    6e54:	01842703          	lw	a4,24(s0)
    6e58:	04e7ca63          	blt	a5,a4,6eac <_putc_r+0xa4>
    6e5c:	0ff5f793          	zext.b	a5,a1
    6e60:	00a00713          	li	a4,10
    6e64:	04e78463          	beq	a5,a4,6eac <_putc_r+0xa4>
    6e68:	00042783          	lw	a5,0(s0)
    6e6c:	0ff5f913          	zext.b	s2,a1
    6e70:	00178713          	add	a4,a5,1
    6e74:	00e42023          	sw	a4,0(s0)
    6e78:	00b78023          	sb	a1,0(a5)
    6e7c:	06442783          	lw	a5,100(s0)
    6e80:	0017f793          	and	a5,a5,1
    6e84:	00079863          	bnez	a5,6e94 <_putc_r+0x8c>
    6e88:	00c45783          	lhu	a5,12(s0)
    6e8c:	2007f793          	and	a5,a5,512
    6e90:	04078263          	beqz	a5,6ed4 <_putc_r+0xcc>
    6e94:	01c12083          	lw	ra,28(sp)
    6e98:	01812403          	lw	s0,24(sp)
    6e9c:	00090513          	mv	a0,s2
    6ea0:	01412903          	lw	s2,20(sp)
    6ea4:	02010113          	add	sp,sp,32
    6ea8:	00008067          	ret
    6eac:	00090513          	mv	a0,s2
    6eb0:	00040613          	mv	a2,s0
    6eb4:	154000ef          	jal	7008 <__swbuf_r>
    6eb8:	00050913          	mv	s2,a0
    6ebc:	fc1ff06f          	j	6e7c <_putc_r+0x74>
    6ec0:	05842503          	lw	a0,88(s0)
    6ec4:	00b12623          	sw	a1,12(sp)
    6ec8:	c70fe0ef          	jal	5338 <__retarget_lock_acquire_recursive>
    6ecc:	00c12583          	lw	a1,12(sp)
    6ed0:	f75ff06f          	j	6e44 <_putc_r+0x3c>
    6ed4:	05842503          	lw	a0,88(s0)
    6ed8:	c78fe0ef          	jal	5350 <__retarget_lock_release_recursive>
    6edc:	01c12083          	lw	ra,28(sp)
    6ee0:	01812403          	lw	s0,24(sp)
    6ee4:	00090513          	mv	a0,s2
    6ee8:	01412903          	lw	s2,20(sp)
    6eec:	02010113          	add	sp,sp,32
    6ef0:	00008067          	ret
    6ef4:	00b12623          	sw	a1,12(sp)
    6ef8:	c01fd0ef          	jal	4af8 <__sinit>
    6efc:	00c12583          	lw	a1,12(sp)
    6f00:	f2dff06f          	j	6e2c <_putc_r+0x24>

00006f04 <putc>:
    6f04:	ff010113          	add	sp,sp,-16
    6f08:	00812423          	sw	s0,8(sp)
    6f0c:	00912223          	sw	s1,4(sp)
    6f10:	01212023          	sw	s2,0(sp)
    6f14:	00112623          	sw	ra,12(sp)
    6f18:	8281a903          	lw	s2,-2008(gp) # a140 <_impure_ptr>
    6f1c:	00050493          	mv	s1,a0
    6f20:	00058413          	mv	s0,a1
    6f24:	00090663          	beqz	s2,6f30 <putc+0x2c>
    6f28:	03492783          	lw	a5,52(s2)
    6f2c:	0c078863          	beqz	a5,6ffc <putc+0xf8>
    6f30:	06442783          	lw	a5,100(s0)
    6f34:	0017f793          	and	a5,a5,1
    6f38:	00079863          	bnez	a5,6f48 <putc+0x44>
    6f3c:	00c45783          	lhu	a5,12(s0)
    6f40:	2007f793          	and	a5,a5,512
    6f44:	08078463          	beqz	a5,6fcc <putc+0xc8>
    6f48:	00842783          	lw	a5,8(s0)
    6f4c:	fff78793          	add	a5,a5,-1
    6f50:	00f42423          	sw	a5,8(s0)
    6f54:	0007dc63          	bgez	a5,6f6c <putc+0x68>
    6f58:	01842703          	lw	a4,24(s0)
    6f5c:	04e7cc63          	blt	a5,a4,6fb4 <putc+0xb0>
    6f60:	0ff4f793          	zext.b	a5,s1
    6f64:	00a00713          	li	a4,10
    6f68:	04e78663          	beq	a5,a4,6fb4 <putc+0xb0>
    6f6c:	00042783          	lw	a5,0(s0)
    6f70:	0ff4f913          	zext.b	s2,s1
    6f74:	00178713          	add	a4,a5,1
    6f78:	00e42023          	sw	a4,0(s0)
    6f7c:	00978023          	sb	s1,0(a5)
    6f80:	06442783          	lw	a5,100(s0)
    6f84:	0017f793          	and	a5,a5,1
    6f88:	00079863          	bnez	a5,6f98 <putc+0x94>
    6f8c:	00c45783          	lhu	a5,12(s0)
    6f90:	2007f793          	and	a5,a5,512
    6f94:	04078263          	beqz	a5,6fd8 <putc+0xd4>
    6f98:	00c12083          	lw	ra,12(sp)
    6f9c:	00812403          	lw	s0,8(sp)
    6fa0:	00412483          	lw	s1,4(sp)
    6fa4:	00090513          	mv	a0,s2
    6fa8:	00012903          	lw	s2,0(sp)
    6fac:	01010113          	add	sp,sp,16
    6fb0:	00008067          	ret
    6fb4:	00090513          	mv	a0,s2
    6fb8:	00040613          	mv	a2,s0
    6fbc:	00048593          	mv	a1,s1
    6fc0:	048000ef          	jal	7008 <__swbuf_r>
    6fc4:	00050913          	mv	s2,a0
    6fc8:	fb9ff06f          	j	6f80 <putc+0x7c>
    6fcc:	05842503          	lw	a0,88(s0)
    6fd0:	b68fe0ef          	jal	5338 <__retarget_lock_acquire_recursive>
    6fd4:	f75ff06f          	j	6f48 <putc+0x44>
    6fd8:	05842503          	lw	a0,88(s0)
    6fdc:	b74fe0ef          	jal	5350 <__retarget_lock_release_recursive>
    6fe0:	00c12083          	lw	ra,12(sp)
    6fe4:	00812403          	lw	s0,8(sp)
    6fe8:	00412483          	lw	s1,4(sp)
    6fec:	00090513          	mv	a0,s2
    6ff0:	00012903          	lw	s2,0(sp)
    6ff4:	01010113          	add	sp,sp,16
    6ff8:	00008067          	ret
    6ffc:	00090513          	mv	a0,s2
    7000:	af9fd0ef          	jal	4af8 <__sinit>
    7004:	f2dff06f          	j	6f30 <putc+0x2c>

00007008 <__swbuf_r>:
    7008:	fe010113          	add	sp,sp,-32
    700c:	00812c23          	sw	s0,24(sp)
    7010:	00912a23          	sw	s1,20(sp)
    7014:	01212823          	sw	s2,16(sp)
    7018:	00112e23          	sw	ra,28(sp)
    701c:	00050913          	mv	s2,a0
    7020:	00058493          	mv	s1,a1
    7024:	00060413          	mv	s0,a2
    7028:	00050663          	beqz	a0,7034 <__swbuf_r+0x2c>
    702c:	03452783          	lw	a5,52(a0)
    7030:	12078863          	beqz	a5,7160 <__swbuf_r+0x158>
    7034:	01842703          	lw	a4,24(s0)
    7038:	00c41783          	lh	a5,12(s0)
    703c:	00e42423          	sw	a4,8(s0)
    7040:	0087f713          	and	a4,a5,8
    7044:	08070863          	beqz	a4,70d4 <__swbuf_r+0xcc>
    7048:	01042703          	lw	a4,16(s0)
    704c:	08070463          	beqz	a4,70d4 <__swbuf_r+0xcc>
    7050:	01312623          	sw	s3,12(sp)
    7054:	01279693          	sll	a3,a5,0x12
    7058:	0ff4f993          	zext.b	s3,s1
    705c:	06442703          	lw	a4,100(s0)
    7060:	0ff4f493          	zext.b	s1,s1
    7064:	0806de63          	bgez	a3,7100 <__swbuf_r+0xf8>
    7068:	01271793          	sll	a5,a4,0x12
    706c:	0c07c663          	bltz	a5,7138 <__swbuf_r+0x130>
    7070:	00042703          	lw	a4,0(s0)
    7074:	01042783          	lw	a5,16(s0)
    7078:	01442683          	lw	a3,20(s0)
    707c:	40f707b3          	sub	a5,a4,a5
    7080:	0cd7d263          	bge	a5,a3,7144 <__swbuf_r+0x13c>
    7084:	00178793          	add	a5,a5,1
    7088:	00842683          	lw	a3,8(s0)
    708c:	00170613          	add	a2,a4,1 # ffffe001 <__alt_data_end+0xfffde001>
    7090:	00c42023          	sw	a2,0(s0)
    7094:	fff68693          	add	a3,a3,-1
    7098:	00d42423          	sw	a3,8(s0)
    709c:	01370023          	sb	s3,0(a4)
    70a0:	01442703          	lw	a4,20(s0)
    70a4:	08f70263          	beq	a4,a5,7128 <__swbuf_r+0x120>
    70a8:	00c45783          	lhu	a5,12(s0)
    70ac:	0017f793          	and	a5,a5,1
    70b0:	06079863          	bnez	a5,7120 <__swbuf_r+0x118>
    70b4:	00c12983          	lw	s3,12(sp)
    70b8:	01c12083          	lw	ra,28(sp)
    70bc:	01812403          	lw	s0,24(sp)
    70c0:	01012903          	lw	s2,16(sp)
    70c4:	00048513          	mv	a0,s1
    70c8:	01412483          	lw	s1,20(sp)
    70cc:	02010113          	add	sp,sp,32
    70d0:	00008067          	ret
    70d4:	00040593          	mv	a1,s0
    70d8:	00090513          	mv	a0,s2
    70dc:	09c000ef          	jal	7178 <__swsetup_r>
    70e0:	04051e63          	bnez	a0,713c <__swbuf_r+0x134>
    70e4:	00c41783          	lh	a5,12(s0)
    70e8:	01312623          	sw	s3,12(sp)
    70ec:	06442703          	lw	a4,100(s0)
    70f0:	01279693          	sll	a3,a5,0x12
    70f4:	0ff4f993          	zext.b	s3,s1
    70f8:	0ff4f493          	zext.b	s1,s1
    70fc:	f606c6e3          	bltz	a3,7068 <__swbuf_r+0x60>
    7100:	ffffe6b7          	lui	a3,0xffffe
    7104:	fff68693          	add	a3,a3,-1 # ffffdfff <__alt_data_end+0xfffddfff>
    7108:	00002637          	lui	a2,0x2
    710c:	00c7e7b3          	or	a5,a5,a2
    7110:	00d77733          	and	a4,a4,a3
    7114:	00f41623          	sh	a5,12(s0)
    7118:	06e42223          	sw	a4,100(s0)
    711c:	f4dff06f          	j	7068 <__swbuf_r+0x60>
    7120:	00a00793          	li	a5,10
    7124:	f8f498e3          	bne	s1,a5,70b4 <__swbuf_r+0xac>
    7128:	00040593          	mv	a1,s0
    712c:	00090513          	mv	a0,s2
    7130:	8b9ff0ef          	jal	69e8 <_fflush_r>
    7134:	f80500e3          	beqz	a0,70b4 <__swbuf_r+0xac>
    7138:	00c12983          	lw	s3,12(sp)
    713c:	fff00493          	li	s1,-1
    7140:	f79ff06f          	j	70b8 <__swbuf_r+0xb0>
    7144:	00040593          	mv	a1,s0
    7148:	00090513          	mv	a0,s2
    714c:	89dff0ef          	jal	69e8 <_fflush_r>
    7150:	fe0514e3          	bnez	a0,7138 <__swbuf_r+0x130>
    7154:	00042703          	lw	a4,0(s0)
    7158:	00100793          	li	a5,1
    715c:	f2dff06f          	j	7088 <__swbuf_r+0x80>
    7160:	999fd0ef          	jal	4af8 <__sinit>
    7164:	ed1ff06f          	j	7034 <__swbuf_r+0x2c>

00007168 <__swbuf>:
    7168:	00058613          	mv	a2,a1
    716c:	00050593          	mv	a1,a0
    7170:	8281a503          	lw	a0,-2008(gp) # a140 <_impure_ptr>
    7174:	e95ff06f          	j	7008 <__swbuf_r>

00007178 <__swsetup_r>:
    7178:	ff010113          	add	sp,sp,-16
    717c:	00812423          	sw	s0,8(sp)
    7180:	00912223          	sw	s1,4(sp)
    7184:	00112623          	sw	ra,12(sp)
    7188:	8281a783          	lw	a5,-2008(gp) # a140 <_impure_ptr>
    718c:	00050493          	mv	s1,a0
    7190:	00058413          	mv	s0,a1
    7194:	00078663          	beqz	a5,71a0 <__swsetup_r+0x28>
    7198:	0347a703          	lw	a4,52(a5)
    719c:	0e070c63          	beqz	a4,7294 <__swsetup_r+0x11c>
    71a0:	00c41783          	lh	a5,12(s0)
    71a4:	0087f713          	and	a4,a5,8
    71a8:	06070a63          	beqz	a4,721c <__swsetup_r+0xa4>
    71ac:	01042703          	lw	a4,16(s0)
    71b0:	08070663          	beqz	a4,723c <__swsetup_r+0xc4>
    71b4:	0017f693          	and	a3,a5,1
    71b8:	02068863          	beqz	a3,71e8 <__swsetup_r+0x70>
    71bc:	01442683          	lw	a3,20(s0)
    71c0:	00042423          	sw	zero,8(s0)
    71c4:	00000513          	li	a0,0
    71c8:	40d006b3          	neg	a3,a3
    71cc:	00d42c23          	sw	a3,24(s0)
    71d0:	02070a63          	beqz	a4,7204 <__swsetup_r+0x8c>
    71d4:	00c12083          	lw	ra,12(sp)
    71d8:	00812403          	lw	s0,8(sp)
    71dc:	00412483          	lw	s1,4(sp)
    71e0:	01010113          	add	sp,sp,16
    71e4:	00008067          	ret
    71e8:	0027f693          	and	a3,a5,2
    71ec:	00000613          	li	a2,0
    71f0:	00069463          	bnez	a3,71f8 <__swsetup_r+0x80>
    71f4:	01442603          	lw	a2,20(s0)
    71f8:	00c42423          	sw	a2,8(s0)
    71fc:	00000513          	li	a0,0
    7200:	fc071ae3          	bnez	a4,71d4 <__swsetup_r+0x5c>
    7204:	0807f713          	and	a4,a5,128
    7208:	fc0706e3          	beqz	a4,71d4 <__swsetup_r+0x5c>
    720c:	0407e793          	or	a5,a5,64
    7210:	00f41623          	sh	a5,12(s0)
    7214:	fff00513          	li	a0,-1
    7218:	fbdff06f          	j	71d4 <__swsetup_r+0x5c>
    721c:	0107f713          	and	a4,a5,16
    7220:	08070063          	beqz	a4,72a0 <__swsetup_r+0x128>
    7224:	0047f713          	and	a4,a5,4
    7228:	02071c63          	bnez	a4,7260 <__swsetup_r+0xe8>
    722c:	01042703          	lw	a4,16(s0)
    7230:	0087e793          	or	a5,a5,8
    7234:	00f41623          	sh	a5,12(s0)
    7238:	f6071ee3          	bnez	a4,71b4 <__swsetup_r+0x3c>
    723c:	2807f693          	and	a3,a5,640
    7240:	20000613          	li	a2,512
    7244:	f6c688e3          	beq	a3,a2,71b4 <__swsetup_r+0x3c>
    7248:	00040593          	mv	a1,s0
    724c:	00048513          	mv	a0,s1
    7250:	949ff0ef          	jal	6b98 <__smakebuf_r>
    7254:	00c41783          	lh	a5,12(s0)
    7258:	01042703          	lw	a4,16(s0)
    725c:	f59ff06f          	j	71b4 <__swsetup_r+0x3c>
    7260:	03042583          	lw	a1,48(s0)
    7264:	00058e63          	beqz	a1,7280 <__swsetup_r+0x108>
    7268:	04040713          	add	a4,s0,64
    726c:	00e58863          	beq	a1,a4,727c <__swsetup_r+0x104>
    7270:	00048513          	mv	a0,s1
    7274:	899fe0ef          	jal	5b0c <_free_r>
    7278:	00c41783          	lh	a5,12(s0)
    727c:	02042823          	sw	zero,48(s0)
    7280:	01042703          	lw	a4,16(s0)
    7284:	fdb7f793          	and	a5,a5,-37
    7288:	00042223          	sw	zero,4(s0)
    728c:	00e42023          	sw	a4,0(s0)
    7290:	fa1ff06f          	j	7230 <__swsetup_r+0xb8>
    7294:	00078513          	mv	a0,a5
    7298:	861fd0ef          	jal	4af8 <__sinit>
    729c:	f05ff06f          	j	71a0 <__swsetup_r+0x28>
    72a0:	00900713          	li	a4,9
    72a4:	00e4a023          	sw	a4,0(s1)
    72a8:	0407e793          	or	a5,a5,64
    72ac:	00f41623          	sh	a5,12(s0)
    72b0:	fff00513          	li	a0,-1
    72b4:	f21ff06f          	j	71d4 <__swsetup_r+0x5c>

000072b8 <_init_signal_r>:
    72b8:	11852783          	lw	a5,280(a0)
    72bc:	00078663          	beqz	a5,72c8 <_init_signal_r+0x10>
    72c0:	00000513          	li	a0,0
    72c4:	00008067          	ret
    72c8:	ff010113          	add	sp,sp,-16
    72cc:	08000593          	li	a1,128
    72d0:	00812423          	sw	s0,8(sp)
    72d4:	00112623          	sw	ra,12(sp)
    72d8:	00050413          	mv	s0,a0
    72dc:	b51fe0ef          	jal	5e2c <_malloc_r>
    72e0:	10a42c23          	sw	a0,280(s0)
    72e4:	02050463          	beqz	a0,730c <_init_signal_r+0x54>
    72e8:	08050793          	add	a5,a0,128
    72ec:	00052023          	sw	zero,0(a0)
    72f0:	00450513          	add	a0,a0,4
    72f4:	fef51ce3          	bne	a0,a5,72ec <_init_signal_r+0x34>
    72f8:	00000513          	li	a0,0
    72fc:	00c12083          	lw	ra,12(sp)
    7300:	00812403          	lw	s0,8(sp)
    7304:	01010113          	add	sp,sp,16
    7308:	00008067          	ret
    730c:	fff00513          	li	a0,-1
    7310:	fedff06f          	j	72fc <_init_signal_r+0x44>

00007314 <_signal_r>:
    7314:	fe010113          	add	sp,sp,-32
    7318:	00912a23          	sw	s1,20(sp)
    731c:	00112e23          	sw	ra,28(sp)
    7320:	01f00793          	li	a5,31
    7324:	00050493          	mv	s1,a0
    7328:	02b7ec63          	bltu	a5,a1,7360 <_signal_r+0x4c>
    732c:	11852783          	lw	a5,280(a0)
    7330:	00812c23          	sw	s0,24(sp)
    7334:	00058413          	mv	s0,a1
    7338:	02078c63          	beqz	a5,7370 <_signal_r+0x5c>
    733c:	00241413          	sll	s0,s0,0x2
    7340:	008787b3          	add	a5,a5,s0
    7344:	01812403          	lw	s0,24(sp)
    7348:	0007a503          	lw	a0,0(a5)
    734c:	00c7a023          	sw	a2,0(a5)
    7350:	01c12083          	lw	ra,28(sp)
    7354:	01412483          	lw	s1,20(sp)
    7358:	02010113          	add	sp,sp,32
    735c:	00008067          	ret
    7360:	01600793          	li	a5,22
    7364:	00f52023          	sw	a5,0(a0)
    7368:	fff00513          	li	a0,-1
    736c:	fe5ff06f          	j	7350 <_signal_r+0x3c>
    7370:	08000593          	li	a1,128
    7374:	00c12623          	sw	a2,12(sp)
    7378:	ab5fe0ef          	jal	5e2c <_malloc_r>
    737c:	10a4ac23          	sw	a0,280(s1)
    7380:	00c12603          	lw	a2,12(sp)
    7384:	00050793          	mv	a5,a0
    7388:	00050713          	mv	a4,a0
    738c:	08050693          	add	a3,a0,128
    7390:	00050a63          	beqz	a0,73a4 <_signal_r+0x90>
    7394:	00072023          	sw	zero,0(a4)
    7398:	00470713          	add	a4,a4,4
    739c:	fed71ce3          	bne	a4,a3,7394 <_signal_r+0x80>
    73a0:	f9dff06f          	j	733c <_signal_r+0x28>
    73a4:	01812403          	lw	s0,24(sp)
    73a8:	fff00513          	li	a0,-1
    73ac:	fa5ff06f          	j	7350 <_signal_r+0x3c>

000073b0 <_raise_r>:
    73b0:	ff010113          	add	sp,sp,-16
    73b4:	00912223          	sw	s1,4(sp)
    73b8:	00112623          	sw	ra,12(sp)
    73bc:	01f00793          	li	a5,31
    73c0:	00050493          	mv	s1,a0
    73c4:	0ab7e063          	bltu	a5,a1,7464 <_raise_r+0xb4>
    73c8:	11852783          	lw	a5,280(a0)
    73cc:	00812423          	sw	s0,8(sp)
    73d0:	00058413          	mv	s0,a1
    73d4:	04078463          	beqz	a5,741c <_raise_r+0x6c>
    73d8:	00259713          	sll	a4,a1,0x2
    73dc:	00e787b3          	add	a5,a5,a4
    73e0:	0007a703          	lw	a4,0(a5)
    73e4:	02070c63          	beqz	a4,741c <_raise_r+0x6c>
    73e8:	00100693          	li	a3,1
    73ec:	00d70c63          	beq	a4,a3,7404 <_raise_r+0x54>
    73f0:	fff00693          	li	a3,-1
    73f4:	04d70863          	beq	a4,a3,7444 <_raise_r+0x94>
    73f8:	0007a023          	sw	zero,0(a5)
    73fc:	00058513          	mv	a0,a1
    7400:	000700e7          	jalr	a4
    7404:	00812403          	lw	s0,8(sp)
    7408:	00000513          	li	a0,0
    740c:	00c12083          	lw	ra,12(sp)
    7410:	00412483          	lw	s1,4(sp)
    7414:	01010113          	add	sp,sp,16
    7418:	00008067          	ret
    741c:	00048513          	mv	a0,s1
    7420:	554000ef          	jal	7974 <_getpid_r>
    7424:	00040613          	mv	a2,s0
    7428:	00812403          	lw	s0,8(sp)
    742c:	00c12083          	lw	ra,12(sp)
    7430:	00050593          	mv	a1,a0
    7434:	00048513          	mv	a0,s1
    7438:	00412483          	lw	s1,4(sp)
    743c:	01010113          	add	sp,sp,16
    7440:	4d40006f          	j	7914 <_kill_r>
    7444:	00812403          	lw	s0,8(sp)
    7448:	00c12083          	lw	ra,12(sp)
    744c:	01600793          	li	a5,22
    7450:	00f52023          	sw	a5,0(a0)
    7454:	00412483          	lw	s1,4(sp)
    7458:	00100513          	li	a0,1
    745c:	01010113          	add	sp,sp,16
    7460:	00008067          	ret
    7464:	01600793          	li	a5,22
    7468:	00f52023          	sw	a5,0(a0)
    746c:	fff00513          	li	a0,-1
    7470:	f9dff06f          	j	740c <_raise_r+0x5c>

00007474 <__sigtramp_r>:
    7474:	01f00793          	li	a5,31
    7478:	0cb7ea63          	bltu	a5,a1,754c <__sigtramp_r+0xd8>
    747c:	11852783          	lw	a5,280(a0)
    7480:	ff010113          	add	sp,sp,-16
    7484:	00812423          	sw	s0,8(sp)
    7488:	00912223          	sw	s1,4(sp)
    748c:	00112623          	sw	ra,12(sp)
    7490:	00058413          	mv	s0,a1
    7494:	00050493          	mv	s1,a0
    7498:	08078063          	beqz	a5,7518 <__sigtramp_r+0xa4>
    749c:	00241713          	sll	a4,s0,0x2
    74a0:	00e787b3          	add	a5,a5,a4
    74a4:	0007a703          	lw	a4,0(a5)
    74a8:	02070c63          	beqz	a4,74e0 <__sigtramp_r+0x6c>
    74ac:	fff00693          	li	a3,-1
    74b0:	06d70063          	beq	a4,a3,7510 <__sigtramp_r+0x9c>
    74b4:	00100693          	li	a3,1
    74b8:	04d70063          	beq	a4,a3,74f8 <__sigtramp_r+0x84>
    74bc:	00040513          	mv	a0,s0
    74c0:	0007a023          	sw	zero,0(a5)
    74c4:	000700e7          	jalr	a4
    74c8:	00000513          	li	a0,0
    74cc:	00c12083          	lw	ra,12(sp)
    74d0:	00812403          	lw	s0,8(sp)
    74d4:	00412483          	lw	s1,4(sp)
    74d8:	01010113          	add	sp,sp,16
    74dc:	00008067          	ret
    74e0:	00c12083          	lw	ra,12(sp)
    74e4:	00812403          	lw	s0,8(sp)
    74e8:	00412483          	lw	s1,4(sp)
    74ec:	00100513          	li	a0,1
    74f0:	01010113          	add	sp,sp,16
    74f4:	00008067          	ret
    74f8:	00c12083          	lw	ra,12(sp)
    74fc:	00812403          	lw	s0,8(sp)
    7500:	00412483          	lw	s1,4(sp)
    7504:	00300513          	li	a0,3
    7508:	01010113          	add	sp,sp,16
    750c:	00008067          	ret
    7510:	00200513          	li	a0,2
    7514:	fb9ff06f          	j	74cc <__sigtramp_r+0x58>
    7518:	08000593          	li	a1,128
    751c:	911fe0ef          	jal	5e2c <_malloc_r>
    7520:	10a4ac23          	sw	a0,280(s1)
    7524:	00050793          	mv	a5,a0
    7528:	00050e63          	beqz	a0,7544 <__sigtramp_r+0xd0>
    752c:	00050713          	mv	a4,a0
    7530:	08050693          	add	a3,a0,128
    7534:	00072023          	sw	zero,0(a4)
    7538:	00470713          	add	a4,a4,4
    753c:	fed71ce3          	bne	a4,a3,7534 <__sigtramp_r+0xc0>
    7540:	f5dff06f          	j	749c <__sigtramp_r+0x28>
    7544:	fff00513          	li	a0,-1
    7548:	f85ff06f          	j	74cc <__sigtramp_r+0x58>
    754c:	fff00513          	li	a0,-1
    7550:	00008067          	ret

00007554 <raise>:
    7554:	ff010113          	add	sp,sp,-16
    7558:	00912223          	sw	s1,4(sp)
    755c:	00112623          	sw	ra,12(sp)
    7560:	01f00793          	li	a5,31
    7564:	8281a483          	lw	s1,-2008(gp) # a140 <_impure_ptr>
    7568:	08a7ee63          	bltu	a5,a0,7604 <raise+0xb0>
    756c:	1184a783          	lw	a5,280(s1)
    7570:	00812423          	sw	s0,8(sp)
    7574:	00050413          	mv	s0,a0
    7578:	04078263          	beqz	a5,75bc <raise+0x68>
    757c:	00251713          	sll	a4,a0,0x2
    7580:	00e787b3          	add	a5,a5,a4
    7584:	0007a703          	lw	a4,0(a5)
    7588:	02070a63          	beqz	a4,75bc <raise+0x68>
    758c:	00100693          	li	a3,1
    7590:	00d70a63          	beq	a4,a3,75a4 <raise+0x50>
    7594:	fff00693          	li	a3,-1
    7598:	04d70663          	beq	a4,a3,75e4 <raise+0x90>
    759c:	0007a023          	sw	zero,0(a5)
    75a0:	000700e7          	jalr	a4
    75a4:	00812403          	lw	s0,8(sp)
    75a8:	00000513          	li	a0,0
    75ac:	00c12083          	lw	ra,12(sp)
    75b0:	00412483          	lw	s1,4(sp)
    75b4:	01010113          	add	sp,sp,16
    75b8:	00008067          	ret
    75bc:	00048513          	mv	a0,s1
    75c0:	3b4000ef          	jal	7974 <_getpid_r>
    75c4:	00040613          	mv	a2,s0
    75c8:	00812403          	lw	s0,8(sp)
    75cc:	00c12083          	lw	ra,12(sp)
    75d0:	00050593          	mv	a1,a0
    75d4:	00048513          	mv	a0,s1
    75d8:	00412483          	lw	s1,4(sp)
    75dc:	01010113          	add	sp,sp,16
    75e0:	3340006f          	j	7914 <_kill_r>
    75e4:	00812403          	lw	s0,8(sp)
    75e8:	00c12083          	lw	ra,12(sp)
    75ec:	01600793          	li	a5,22
    75f0:	00f4a023          	sw	a5,0(s1)
    75f4:	00100513          	li	a0,1
    75f8:	00412483          	lw	s1,4(sp)
    75fc:	01010113          	add	sp,sp,16
    7600:	00008067          	ret
    7604:	01600793          	li	a5,22
    7608:	00f4a023          	sw	a5,0(s1)
    760c:	fff00513          	li	a0,-1
    7610:	f9dff06f          	j	75ac <raise+0x58>

00007614 <signal>:
    7614:	ff010113          	add	sp,sp,-16
    7618:	01212023          	sw	s2,0(sp)
    761c:	00112623          	sw	ra,12(sp)
    7620:	01f00793          	li	a5,31
    7624:	8281a903          	lw	s2,-2008(gp) # a140 <_impure_ptr>
    7628:	04a7e263          	bltu	a5,a0,766c <signal+0x58>
    762c:	00812423          	sw	s0,8(sp)
    7630:	00050413          	mv	s0,a0
    7634:	11892503          	lw	a0,280(s2)
    7638:	00912223          	sw	s1,4(sp)
    763c:	00058493          	mv	s1,a1
    7640:	02050e63          	beqz	a0,767c <signal+0x68>
    7644:	00241413          	sll	s0,s0,0x2
    7648:	008507b3          	add	a5,a0,s0
    764c:	0007a503          	lw	a0,0(a5)
    7650:	00812403          	lw	s0,8(sp)
    7654:	0097a023          	sw	s1,0(a5)
    7658:	00412483          	lw	s1,4(sp)
    765c:	00c12083          	lw	ra,12(sp)
    7660:	00012903          	lw	s2,0(sp)
    7664:	01010113          	add	sp,sp,16
    7668:	00008067          	ret
    766c:	01600793          	li	a5,22
    7670:	00f92023          	sw	a5,0(s2)
    7674:	fff00513          	li	a0,-1
    7678:	fe5ff06f          	j	765c <signal+0x48>
    767c:	08000593          	li	a1,128
    7680:	00090513          	mv	a0,s2
    7684:	fa8fe0ef          	jal	5e2c <_malloc_r>
    7688:	10a92c23          	sw	a0,280(s2)
    768c:	00050793          	mv	a5,a0
    7690:	08050713          	add	a4,a0,128
    7694:	00050a63          	beqz	a0,76a8 <signal+0x94>
    7698:	0007a023          	sw	zero,0(a5)
    769c:	00478793          	add	a5,a5,4
    76a0:	fef71ce3          	bne	a4,a5,7698 <signal+0x84>
    76a4:	fa1ff06f          	j	7644 <signal+0x30>
    76a8:	00812403          	lw	s0,8(sp)
    76ac:	00412483          	lw	s1,4(sp)
    76b0:	fff00513          	li	a0,-1
    76b4:	fa9ff06f          	j	765c <signal+0x48>

000076b8 <_init_signal>:
    76b8:	ff010113          	add	sp,sp,-16
    76bc:	00812423          	sw	s0,8(sp)
    76c0:	8281a403          	lw	s0,-2008(gp) # a140 <_impure_ptr>
    76c4:	11842783          	lw	a5,280(s0)
    76c8:	00112623          	sw	ra,12(sp)
    76cc:	00078c63          	beqz	a5,76e4 <_init_signal+0x2c>
    76d0:	00000513          	li	a0,0
    76d4:	00c12083          	lw	ra,12(sp)
    76d8:	00812403          	lw	s0,8(sp)
    76dc:	01010113          	add	sp,sp,16
    76e0:	00008067          	ret
    76e4:	08000593          	li	a1,128
    76e8:	00040513          	mv	a0,s0
    76ec:	f40fe0ef          	jal	5e2c <_malloc_r>
    76f0:	10a42c23          	sw	a0,280(s0)
    76f4:	00050c63          	beqz	a0,770c <_init_signal+0x54>
    76f8:	08050793          	add	a5,a0,128
    76fc:	00052023          	sw	zero,0(a0)
    7700:	00450513          	add	a0,a0,4
    7704:	fef51ce3          	bne	a0,a5,76fc <_init_signal+0x44>
    7708:	fc9ff06f          	j	76d0 <_init_signal+0x18>
    770c:	fff00513          	li	a0,-1
    7710:	fc5ff06f          	j	76d4 <_init_signal+0x1c>

00007714 <__sigtramp>:
    7714:	ff010113          	add	sp,sp,-16
    7718:	00912223          	sw	s1,4(sp)
    771c:	00112623          	sw	ra,12(sp)
    7720:	01f00793          	li	a5,31
    7724:	8281a483          	lw	s1,-2008(gp) # a140 <_impure_ptr>
    7728:	0ca7e463          	bltu	a5,a0,77f0 <__sigtramp+0xdc>
    772c:	1184a783          	lw	a5,280(s1)
    7730:	00812423          	sw	s0,8(sp)
    7734:	00050413          	mv	s0,a0
    7738:	08078263          	beqz	a5,77bc <__sigtramp+0xa8>
    773c:	00241713          	sll	a4,s0,0x2
    7740:	00e787b3          	add	a5,a5,a4
    7744:	0007a703          	lw	a4,0(a5)
    7748:	02070c63          	beqz	a4,7780 <__sigtramp+0x6c>
    774c:	fff00693          	li	a3,-1
    7750:	06d70063          	beq	a4,a3,77b0 <__sigtramp+0x9c>
    7754:	00100693          	li	a3,1
    7758:	04d70063          	beq	a4,a3,7798 <__sigtramp+0x84>
    775c:	00040513          	mv	a0,s0
    7760:	0007a023          	sw	zero,0(a5)
    7764:	000700e7          	jalr	a4
    7768:	00812403          	lw	s0,8(sp)
    776c:	00000513          	li	a0,0
    7770:	00c12083          	lw	ra,12(sp)
    7774:	00412483          	lw	s1,4(sp)
    7778:	01010113          	add	sp,sp,16
    777c:	00008067          	ret
    7780:	00812403          	lw	s0,8(sp)
    7784:	00c12083          	lw	ra,12(sp)
    7788:	00412483          	lw	s1,4(sp)
    778c:	00100513          	li	a0,1
    7790:	01010113          	add	sp,sp,16
    7794:	00008067          	ret
    7798:	00812403          	lw	s0,8(sp)
    779c:	00c12083          	lw	ra,12(sp)
    77a0:	00412483          	lw	s1,4(sp)
    77a4:	00300513          	li	a0,3
    77a8:	01010113          	add	sp,sp,16
    77ac:	00008067          	ret
    77b0:	00812403          	lw	s0,8(sp)
    77b4:	00200513          	li	a0,2
    77b8:	fb9ff06f          	j	7770 <__sigtramp+0x5c>
    77bc:	08000593          	li	a1,128
    77c0:	00048513          	mv	a0,s1
    77c4:	e68fe0ef          	jal	5e2c <_malloc_r>
    77c8:	10a4ac23          	sw	a0,280(s1)
    77cc:	00050793          	mv	a5,a0
    77d0:	00050e63          	beqz	a0,77ec <__sigtramp+0xd8>
    77d4:	00050713          	mv	a4,a0
    77d8:	08050693          	add	a3,a0,128
    77dc:	00072023          	sw	zero,0(a4)
    77e0:	00470713          	add	a4,a4,4
    77e4:	fee69ce3          	bne	a3,a4,77dc <__sigtramp+0xc8>
    77e8:	f55ff06f          	j	773c <__sigtramp+0x28>
    77ec:	00812403          	lw	s0,8(sp)
    77f0:	fff00513          	li	a0,-1
    77f4:	f7dff06f          	j	7770 <__sigtramp+0x5c>

000077f8 <_fstat_r>:
    77f8:	ff010113          	add	sp,sp,-16
    77fc:	00058713          	mv	a4,a1
    7800:	00812423          	sw	s0,8(sp)
    7804:	00060593          	mv	a1,a2
    7808:	00050413          	mv	s0,a0
    780c:	00070513          	mv	a0,a4
    7810:	00004797          	auipc	a5,0x4
    7814:	1407a223          	sw	zero,324(a5) # b954 <errno>
    7818:	00112623          	sw	ra,12(sp)
    781c:	480000ef          	jal	7c9c <_fstat>
    7820:	fff00793          	li	a5,-1
    7824:	00f50a63          	beq	a0,a5,7838 <_fstat_r+0x40>
    7828:	00c12083          	lw	ra,12(sp)
    782c:	00812403          	lw	s0,8(sp)
    7830:	01010113          	add	sp,sp,16
    7834:	00008067          	ret
    7838:	00004797          	auipc	a5,0x4
    783c:	11c7a783          	lw	a5,284(a5) # b954 <errno>
    7840:	fe0784e3          	beqz	a5,7828 <_fstat_r+0x30>
    7844:	00c12083          	lw	ra,12(sp)
    7848:	00f42023          	sw	a5,0(s0)
    784c:	00812403          	lw	s0,8(sp)
    7850:	01010113          	add	sp,sp,16
    7854:	00008067          	ret

00007858 <_isatty_r>:
    7858:	ff010113          	add	sp,sp,-16
    785c:	00812423          	sw	s0,8(sp)
    7860:	00050413          	mv	s0,a0
    7864:	00058513          	mv	a0,a1
    7868:	00004797          	auipc	a5,0x4
    786c:	0e07a623          	sw	zero,236(a5) # b954 <errno>
    7870:	00112623          	sw	ra,12(sp)
    7874:	54c000ef          	jal	7dc0 <_isatty>
    7878:	fff00793          	li	a5,-1
    787c:	00f50a63          	beq	a0,a5,7890 <_isatty_r+0x38>
    7880:	00c12083          	lw	ra,12(sp)
    7884:	00812403          	lw	s0,8(sp)
    7888:	01010113          	add	sp,sp,16
    788c:	00008067          	ret
    7890:	00004797          	auipc	a5,0x4
    7894:	0c47a783          	lw	a5,196(a5) # b954 <errno>
    7898:	fe0784e3          	beqz	a5,7880 <_isatty_r+0x28>
    789c:	00c12083          	lw	ra,12(sp)
    78a0:	00f42023          	sw	a5,0(s0)
    78a4:	00812403          	lw	s0,8(sp)
    78a8:	01010113          	add	sp,sp,16
    78ac:	00008067          	ret

000078b0 <_open_r>:
    78b0:	ff010113          	add	sp,sp,-16
    78b4:	00058713          	mv	a4,a1
    78b8:	00812423          	sw	s0,8(sp)
    78bc:	00060593          	mv	a1,a2
    78c0:	00050413          	mv	s0,a0
    78c4:	00068613          	mv	a2,a3
    78c8:	00070513          	mv	a0,a4
    78cc:	00004797          	auipc	a5,0x4
    78d0:	0807a423          	sw	zero,136(a5) # b954 <errno>
    78d4:	00112623          	sw	ra,12(sp)
    78d8:	16d000ef          	jal	8244 <_open>
    78dc:	fff00793          	li	a5,-1
    78e0:	00f50a63          	beq	a0,a5,78f4 <_open_r+0x44>
    78e4:	00c12083          	lw	ra,12(sp)
    78e8:	00812403          	lw	s0,8(sp)
    78ec:	01010113          	add	sp,sp,16
    78f0:	00008067          	ret
    78f4:	00004797          	auipc	a5,0x4
    78f8:	0607a783          	lw	a5,96(a5) # b954 <errno>
    78fc:	fe0784e3          	beqz	a5,78e4 <_open_r+0x34>
    7900:	00c12083          	lw	ra,12(sp)
    7904:	00f42023          	sw	a5,0(s0)
    7908:	00812403          	lw	s0,8(sp)
    790c:	01010113          	add	sp,sp,16
    7910:	00008067          	ret

00007914 <_kill_r>:
    7914:	ff010113          	add	sp,sp,-16
    7918:	00058713          	mv	a4,a1
    791c:	00812423          	sw	s0,8(sp)
    7920:	00060593          	mv	a1,a2
    7924:	00050413          	mv	s0,a0
    7928:	00070513          	mv	a0,a4
    792c:	00004797          	auipc	a5,0x4
    7930:	0207a423          	sw	zero,40(a5) # b954 <errno>
    7934:	00112623          	sw	ra,12(sp)
    7938:	5c8000ef          	jal	7f00 <_kill>
    793c:	fff00793          	li	a5,-1
    7940:	00f50a63          	beq	a0,a5,7954 <_kill_r+0x40>
    7944:	00c12083          	lw	ra,12(sp)
    7948:	00812403          	lw	s0,8(sp)
    794c:	01010113          	add	sp,sp,16
    7950:	00008067          	ret
    7954:	00004797          	auipc	a5,0x4
    7958:	0007a783          	lw	a5,0(a5) # b954 <errno>
    795c:	fe0784e3          	beqz	a5,7944 <_kill_r+0x30>
    7960:	00c12083          	lw	ra,12(sp)
    7964:	00f42023          	sw	a5,0(s0)
    7968:	00812403          	lw	s0,8(sp)
    796c:	01010113          	add	sp,sp,16
    7970:	00008067          	ret

00007974 <_getpid_r>:
    7974:	3e80006f          	j	7d5c <_getpid>

00007978 <_sbrk_r>:
    7978:	ff010113          	add	sp,sp,-16
    797c:	00812423          	sw	s0,8(sp)
    7980:	00050413          	mv	s0,a0
    7984:	00058513          	mv	a0,a1
    7988:	00004797          	auipc	a5,0x4
    798c:	fc07a623          	sw	zero,-52(a5) # b954 <errno>
    7990:	00112623          	sw	ra,12(sp)
    7994:	361000ef          	jal	84f4 <_sbrk>
    7998:	fff00793          	li	a5,-1
    799c:	00f50a63          	beq	a0,a5,79b0 <_sbrk_r+0x38>
    79a0:	00c12083          	lw	ra,12(sp)
    79a4:	00812403          	lw	s0,8(sp)
    79a8:	01010113          	add	sp,sp,16
    79ac:	00008067          	ret
    79b0:	00004797          	auipc	a5,0x4
    79b4:	fa47a783          	lw	a5,-92(a5) # b954 <errno>
    79b8:	fe0784e3          	beqz	a5,79a0 <_sbrk_r+0x28>
    79bc:	00c12083          	lw	ra,12(sp)
    79c0:	00f42023          	sw	a5,0(s0)
    79c4:	00812403          	lw	s0,8(sp)
    79c8:	01010113          	add	sp,sp,16
    79cc:	00008067          	ret

000079d0 <__libc_fini_array>:
    79d0:	ff010113          	add	sp,sp,-16
    79d4:	00812423          	sw	s0,8(sp)
    79d8:	00001797          	auipc	a5,0x1
    79dc:	f2c78793          	add	a5,a5,-212 # 8904 <__fini_array_end>
    79e0:	00001417          	auipc	s0,0x1
    79e4:	f2440413          	add	s0,s0,-220 # 8904 <__fini_array_end>
    79e8:	40f40433          	sub	s0,s0,a5
    79ec:	00912223          	sw	s1,4(sp)
    79f0:	00112623          	sw	ra,12(sp)
    79f4:	40245493          	sra	s1,s0,0x2
    79f8:	02048063          	beqz	s1,7a18 <__libc_fini_array+0x48>
    79fc:	ffc40413          	add	s0,s0,-4
    7a00:	00f40433          	add	s0,s0,a5
    7a04:	00042783          	lw	a5,0(s0)
    7a08:	fff48493          	add	s1,s1,-1
    7a0c:	ffc40413          	add	s0,s0,-4
    7a10:	000780e7          	jalr	a5
    7a14:	fe0498e3          	bnez	s1,7a04 <__libc_fini_array+0x34>
    7a18:	00c12083          	lw	ra,12(sp)
    7a1c:	00812403          	lw	s0,8(sp)
    7a20:	00412483          	lw	s1,4(sp)
    7a24:	01010113          	add	sp,sp,16
    7a28:	00008067          	ret

00007a2c <write>:
    7a2c:	00060693          	mv	a3,a2
    7a30:	00058613          	mv	a2,a1
    7a34:	00050593          	mv	a1,a0
    7a38:	8281a503          	lw	a0,-2008(gp) # a140 <_impure_ptr>
    7a3c:	885fd06f          	j	52c0 <_write_r>

00007a40 <__divsi3>:
    7a40:	06054063          	bltz	a0,7aa0 <__umodsi3+0x10>
    7a44:	0605c663          	bltz	a1,7ab0 <__umodsi3+0x20>

00007a48 <__hidden___udivsi3>:
    7a48:	00058613          	mv	a2,a1
    7a4c:	00050593          	mv	a1,a0
    7a50:	fff00513          	li	a0,-1
    7a54:	02060c63          	beqz	a2,7a8c <__hidden___udivsi3+0x44>
    7a58:	00100693          	li	a3,1
    7a5c:	00b67a63          	bgeu	a2,a1,7a70 <__hidden___udivsi3+0x28>
    7a60:	00c05863          	blez	a2,7a70 <__hidden___udivsi3+0x28>
    7a64:	00161613          	sll	a2,a2,0x1
    7a68:	00169693          	sll	a3,a3,0x1
    7a6c:	feb66ae3          	bltu	a2,a1,7a60 <__hidden___udivsi3+0x18>
    7a70:	00000513          	li	a0,0
    7a74:	00c5e663          	bltu	a1,a2,7a80 <__hidden___udivsi3+0x38>
    7a78:	40c585b3          	sub	a1,a1,a2
    7a7c:	00d56533          	or	a0,a0,a3
    7a80:	0016d693          	srl	a3,a3,0x1
    7a84:	00165613          	srl	a2,a2,0x1
    7a88:	fe0696e3          	bnez	a3,7a74 <__hidden___udivsi3+0x2c>
    7a8c:	00008067          	ret

00007a90 <__umodsi3>:
    7a90:	00008293          	mv	t0,ra
    7a94:	fb5ff0ef          	jal	7a48 <__hidden___udivsi3>
    7a98:	00058513          	mv	a0,a1
    7a9c:	00028067          	jr	t0 # 551c <memset+0xb4>
    7aa0:	40a00533          	neg	a0,a0
    7aa4:	00b04863          	bgtz	a1,7ab4 <__umodsi3+0x24>
    7aa8:	40b005b3          	neg	a1,a1
    7aac:	f9dff06f          	j	7a48 <__hidden___udivsi3>
    7ab0:	40b005b3          	neg	a1,a1
    7ab4:	00008293          	mv	t0,ra
    7ab8:	f91ff0ef          	jal	7a48 <__hidden___udivsi3>
    7abc:	40a00533          	neg	a0,a0
    7ac0:	00028067          	jr	t0

00007ac4 <__modsi3>:
    7ac4:	00008293          	mv	t0,ra
    7ac8:	0005ca63          	bltz	a1,7adc <__modsi3+0x18>
    7acc:	00054c63          	bltz	a0,7ae4 <__modsi3+0x20>
    7ad0:	f79ff0ef          	jal	7a48 <__hidden___udivsi3>
    7ad4:	00058513          	mv	a0,a1
    7ad8:	00028067          	jr	t0
    7adc:	40b005b3          	neg	a1,a1
    7ae0:	fe0558e3          	bgez	a0,7ad0 <__modsi3+0xc>
    7ae4:	40a00533          	neg	a0,a0
    7ae8:	f61ff0ef          	jal	7a48 <__hidden___udivsi3>
    7aec:	40b00533          	neg	a0,a1
    7af0:	00028067          	jr	t0

00007af4 <alt_get_errno>:
  if (fd)
  {
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */
    7af4:	ff010113          	add	sp,sp,-16
    7af8:	00112623          	sw	ra,12(sp)
    7afc:	00812423          	sw	s0,8(sp)
    7b00:	01010413          	add	s0,sp,16

    7b04:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    7b08:	00078a63          	beqz	a5,7b1c <alt_get_errno+0x28>
    7b0c:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    7b10:	000780e7          	jalr	a5
    7b14:	00050793          	mv	a5,a0
    7b18:	00c0006f          	j	7b24 <alt_get_errno+0x30>
    7b1c:	0000c7b7          	lui	a5,0xc
    7b20:	95478793          	add	a5,a5,-1708 # b954 <errno>
    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    7b24:	00078513          	mv	a0,a5
    7b28:	00c12083          	lw	ra,12(sp)
    7b2c:	00812403          	lw	s0,8(sp)
    7b30:	01010113          	add	sp,sp,16
    7b34:	00008067          	ret

00007b38 <_close>:
{
    7b38:	fd010113          	add	sp,sp,-48
    7b3c:	02112623          	sw	ra,44(sp)
    7b40:	02812423          	sw	s0,40(sp)
    7b44:	03010413          	add	s0,sp,48
    7b48:	fca42e23          	sw	a0,-36(s0)
  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    7b4c:	fdc42783          	lw	a5,-36(s0)
    7b50:	0207c463          	bltz	a5,7b78 <_close+0x40>
    7b54:	fdc42703          	lw	a4,-36(s0)
    7b58:	00070793          	mv	a5,a4
    7b5c:	00179793          	sll	a5,a5,0x1
    7b60:	00e787b3          	add	a5,a5,a4
    7b64:	00279793          	sll	a5,a5,0x2
    7b68:	0000a737          	lui	a4,0xa
    7b6c:	a6070713          	add	a4,a4,-1440 # 9a60 <alt_fd_list>
    7b70:	00e787b3          	add	a5,a5,a4
    7b74:	0080006f          	j	7b7c <_close+0x44>
    7b78:	00000793          	li	a5,0
    7b7c:	fef42423          	sw	a5,-24(s0)
  if (fd)
    7b80:	fe842783          	lw	a5,-24(s0)
    7b84:	06078663          	beqz	a5,7bf0 <_close+0xb8>
    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    7b88:	fe842783          	lw	a5,-24(s0)
    7b8c:	0007a783          	lw	a5,0(a5)
    7b90:	0107a783          	lw	a5,16(a5)
    7b94:	02078063          	beqz	a5,7bb4 <_close+0x7c>
    7b98:	fe842783          	lw	a5,-24(s0)
    7b9c:	0007a783          	lw	a5,0(a5)
    7ba0:	0107a783          	lw	a5,16(a5)
    7ba4:	fe842503          	lw	a0,-24(s0)
    7ba8:	000780e7          	jalr	a5
    7bac:	00050793          	mv	a5,a0
    7bb0:	0080006f          	j	7bb8 <_close+0x80>
    7bb4:	00000793          	li	a5,0
    7bb8:	fef42623          	sw	a5,-20(s0)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    7bbc:	fdc42503          	lw	a0,-36(s0)
    7bc0:	d0cfc0ef          	jal	40cc <alt_release_fd>
    if (rval < 0)
    7bc4:	fec42783          	lw	a5,-20(s0)
    7bc8:	0207d063          	bgez	a5,7be8 <_close+0xb0>
    {
      ALT_ERRNO = -rval;
    7bcc:	f29ff0ef          	jal	7af4 <alt_get_errno>
    7bd0:	00050713          	mv	a4,a0
    7bd4:	fec42783          	lw	a5,-20(s0)
    7bd8:	40f007b3          	neg	a5,a5
    7bdc:	00f72023          	sw	a5,0(a4)
      return -1;
    7be0:	fff00793          	li	a5,-1
    7be4:	0200006f          	j	7c04 <_close+0xcc>
    }
    return 0;
    7be8:	00000793          	li	a5,0
    7bec:	0180006f          	j	7c04 <_close+0xcc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    7bf0:	f05ff0ef          	jal	7af4 <alt_get_errno>
    7bf4:	00050713          	mv	a4,a0
    7bf8:	05100793          	li	a5,81
    7bfc:	00f72023          	sw	a5,0(a4)
    return -1;
    7c00:	fff00793          	li	a5,-1
  }
}
    7c04:	00078513          	mv	a0,a5
    7c08:	02c12083          	lw	ra,44(sp)
    7c0c:	02812403          	lw	s0,40(sp)
    7c10:	03010113          	add	sp,sp,48
    7c14:	00008067          	ret

00007c18 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    7c18:	fd010113          	add	sp,sp,-48
    7c1c:	02812623          	sw	s0,44(sp)
    7c20:	03010413          	add	s0,sp,48
    7c24:	fca42e23          	sw	a0,-36(s0)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    7c28:	00000013          	nop
    7c2c:	fdc42783          	lw	a5,-36(s0)
    7c30:	fef42623          	sw	a5,-20(s0)
 * Routine called on exit.
 * TODO: Add support for GMON/gprof.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int a0 asm ("a0") = exit_code;
    7c34:	fec42503          	lw	a0,-20(s0)
    "ebreak" 
    : 
    : "r"(a0), "r"(a1));

#else /* !DEBUG_STUB */
  if (a0) {
    7c38:	00050793          	mv	a5,a0
    7c3c:	00078663          	beqz	a5,7c48 <_exit+0x30>
    ALT_SIM_FAIL();
    7c40:	7c103013          	sltiu	zero,zero,1985
  } else {
    ALT_SIM_PASS();
  }
#endif /* DEBUG_STUB */
}
    7c44:	0080006f          	j	7c4c <_exit+0x34>
    ALT_SIM_PASS();
    7c48:	7c203013          	sltiu	zero,zero,1986
}
    7c4c:	00000013          	nop
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    7c50:	00000013          	nop
    7c54:	ffdff06f          	j	7c50 <_exit+0x38>

00007c58 <alt_get_errno>:
    case 2: /* stderr file descriptor */
        st->st_mode = _IFCHR;
        return 0;
#endif /* ALT_STDERR_PRESENT */        
    default:
        return -1;
    7c58:	ff010113          	add	sp,sp,-16
    7c5c:	00112623          	sw	ra,12(sp)
    7c60:	00812423          	sw	s0,8(sp)
    7c64:	01010413          	add	s0,sp,16
    }
    7c68:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    7c6c:	00078a63          	beqz	a5,7c80 <alt_get_errno+0x28>
    7c70:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    7c74:	000780e7          	jalr	a5
    7c78:	00050793          	mv	a5,a0
    7c7c:	00c0006f          	j	7c88 <alt_get_errno+0x30>
    7c80:	0000c7b7          	lui	a5,0xc
    7c84:	95478793          	add	a5,a5,-1708 # b954 <errno>

    7c88:	00078513          	mv	a0,a5
    7c8c:	00c12083          	lw	ra,12(sp)
    7c90:	00812403          	lw	s0,8(sp)
    7c94:	01010113          	add	sp,sp,16
    7c98:	00008067          	ret

00007c9c <_fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
    7c9c:	fd010113          	add	sp,sp,-48
    7ca0:	02112623          	sw	ra,44(sp)
    7ca4:	02812423          	sw	s0,40(sp)
    7ca8:	03010413          	add	s0,sp,48
    7cac:	fca42e23          	sw	a0,-36(s0)
    7cb0:	fcb42c23          	sw	a1,-40(s0)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    7cb4:	fdc42783          	lw	a5,-36(s0)
    7cb8:	0207c463          	bltz	a5,7ce0 <_fstat+0x44>
    7cbc:	fdc42703          	lw	a4,-36(s0)
    7cc0:	00070793          	mv	a5,a4
    7cc4:	00179793          	sll	a5,a5,0x1
    7cc8:	00e787b3          	add	a5,a5,a4
    7ccc:	00279793          	sll	a5,a5,0x2
    7cd0:	0000a737          	lui	a4,0xa
    7cd4:	a6070713          	add	a4,a4,-1440 # 9a60 <alt_fd_list>
    7cd8:	00e787b3          	add	a5,a5,a4
    7cdc:	0080006f          	j	7ce4 <_fstat+0x48>
    7ce0:	00000793          	li	a5,0
    7ce4:	fef42623          	sw	a5,-20(s0)
  
  if (fd)
    7ce8:	fec42783          	lw	a5,-20(s0)
    7cec:	04078463          	beqz	a5,7d34 <_fstat+0x98>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
    7cf0:	fec42783          	lw	a5,-20(s0)
    7cf4:	0007a783          	lw	a5,0(a5)
    7cf8:	0207a783          	lw	a5,32(a5)
    7cfc:	02078263          	beqz	a5,7d20 <_fstat+0x84>
    {
      return fd->dev->fstat(fd, st);
    7d00:	fec42783          	lw	a5,-20(s0)
    7d04:	0007a783          	lw	a5,0(a5)
    7d08:	0207a783          	lw	a5,32(a5)
    7d0c:	fd842583          	lw	a1,-40(s0)
    7d10:	fec42503          	lw	a0,-20(s0)
    7d14:	000780e7          	jalr	a5
    7d18:	00050793          	mv	a5,a0
    7d1c:	02c0006f          	j	7d48 <_fstat+0xac>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
    7d20:	fd842783          	lw	a5,-40(s0)
    7d24:	00002737          	lui	a4,0x2
    7d28:	00e7a223          	sw	a4,4(a5)
      return 0;
    7d2c:	00000793          	li	a5,0
    7d30:	0180006f          	j	7d48 <_fstat+0xac>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    7d34:	f25ff0ef          	jal	7c58 <alt_get_errno>
    7d38:	00050713          	mv	a4,a0
    7d3c:	05100793          	li	a5,81
    7d40:	00f72023          	sw	a5,0(a4) # 2000 <alt_avalon_i2c_master_transmit_using_interrupts+0x34>
    return -1;
    7d44:	fff00793          	li	a5,-1
  }
}
    7d48:	00078513          	mv	a0,a5
    7d4c:	02c12083          	lw	ra,44(sp)
    7d50:	02812403          	lw	s0,40(sp)
    7d54:	03010113          	add	sp,sp,48
    7d58:	00008067          	ret

00007d5c <_getpid>:
 *
 * ALT_GETPID is mapped onto the getpid() system call in alt_syscall.h
 */
 
int ALT_GETPID (void)
{
    7d5c:	ff010113          	add	sp,sp,-16
    7d60:	00812623          	sw	s0,12(sp)
    7d64:	01010413          	add	s0,sp,16
  return 0;
    7d68:	00000793          	li	a5,0
}
    7d6c:	00078513          	mv	a0,a5
    7d70:	00c12403          	lw	s0,12(sp)
    7d74:	01010113          	add	sp,sp,16
    7d78:	00008067          	ret

00007d7c <alt_get_errno>:
 * isatty() can be used to determine whether the input file descriptor "file" 
 * refers to a terminal device or not. If it is a terminal device then the
 * return value is one, otherwise it is zero.  
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
    7d7c:	ff010113          	add	sp,sp,-16
    7d80:	00112623          	sw	ra,12(sp)
    7d84:	00812423          	sw	s0,8(sp)
    7d88:	01010413          	add	s0,sp,16
 
    7d8c:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    7d90:	00078a63          	beqz	a5,7da4 <alt_get_errno+0x28>
    7d94:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    7d98:	000780e7          	jalr	a5
    7d9c:	00050793          	mv	a5,a0
    7da0:	00c0006f          	j	7dac <alt_get_errno+0x30>
    7da4:	0000c7b7          	lui	a5,0xc
    7da8:	95478793          	add	a5,a5,-1708 # b954 <errno>
int ALT_ISATTY (int file)
    7dac:	00078513          	mv	a0,a5
    7db0:	00c12083          	lw	ra,12(sp)
    7db4:	00812403          	lw	s0,8(sp)
    7db8:	01010113          	add	sp,sp,16
    7dbc:	00008067          	ret

00007dc0 <_isatty>:
{
    7dc0:	f7010113          	add	sp,sp,-144
    7dc4:	08112623          	sw	ra,140(sp)
    7dc8:	08812423          	sw	s0,136(sp)
    7dcc:	09010413          	add	s0,sp,144
    7dd0:	f6a42e23          	sw	a0,-132(s0)
    7dd4:	0000c7b7          	lui	a5,0xc
    7dd8:	9787a703          	lw	a4,-1672(a5) # b978 <__stack_chk_guard>
    7ddc:	fee42623          	sw	a4,-20(s0)
    7de0:	00000713          	li	a4,0
  alt_fd*     fd;
  struct stat stat;
  
  stat.st_mode=0;  /* misrac compliance */
    7de4:	f8042a23          	sw	zero,-108(s0)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    7de8:	f7c42783          	lw	a5,-132(s0)
    7dec:	0207c463          	bltz	a5,7e14 <_isatty+0x54>
    7df0:	f7c42703          	lw	a4,-132(s0)
    7df4:	00070793          	mv	a5,a4
    7df8:	00179793          	sll	a5,a5,0x1
    7dfc:	00e787b3          	add	a5,a5,a4
    7e00:	00279793          	sll	a5,a5,0x2
    7e04:	0000a737          	lui	a4,0xa
    7e08:	a6070713          	add	a4,a4,-1440 # 9a60 <alt_fd_list>
    7e0c:	00e787b3          	add	a5,a5,a4
    7e10:	0080006f          	j	7e18 <_isatty+0x58>
    7e14:	00000793          	li	a5,0
    7e18:	f8f42623          	sw	a5,-116(s0)
  
  if (fd)
    7e1c:	f8c42783          	lw	a5,-116(s0)
    7e20:	04078a63          	beqz	a5,7e74 <_isatty+0xb4>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
    7e24:	f8c42783          	lw	a5,-116(s0)
    7e28:	0007a783          	lw	a5,0(a5)
    7e2c:	0207a783          	lw	a5,32(a5)
    7e30:	00079663          	bnez	a5,7e3c <_isatty+0x7c>
    {
      return 1;
    7e34:	00100793          	li	a5,1
    7e38:	0500006f          	j	7e88 <_isatty+0xc8>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      if (fstat (file, &stat) < 0)
    7e3c:	f9040793          	add	a5,s0,-112
    7e40:	00078593          	mv	a1,a5
    7e44:	f7c42503          	lw	a0,-132(s0)
    7e48:	2a5000ef          	jal	88ec <fstat>
    7e4c:	00050793          	mv	a5,a0
    7e50:	0007d663          	bgez	a5,7e5c <_isatty+0x9c>
        return 0;  // fstat will set ERRNO
    7e54:	00000793          	li	a5,0
    7e58:	0300006f          	j	7e88 <_isatty+0xc8>
      else
        return (stat.st_mode == _IFCHR) ? 1 : 0;
    7e5c:	f9442703          	lw	a4,-108(s0)
    7e60:	ffffe7b7          	lui	a5,0xffffe
    7e64:	00f707b3          	add	a5,a4,a5
    7e68:	0017b793          	seqz	a5,a5
    7e6c:	0ff7f793          	zext.b	a5,a5
    7e70:	0180006f          	j	7e88 <_isatty+0xc8>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
    7e74:	f09ff0ef          	jal	7d7c <alt_get_errno>
    7e78:	00050713          	mv	a4,a0
    7e7c:	05100793          	li	a5,81
    7e80:	00f72023          	sw	a5,0(a4)
    return 0;
    7e84:	00000793          	li	a5,0
  }
}
    7e88:	00078713          	mv	a4,a5
    7e8c:	0000c7b7          	lui	a5,0xc
    7e90:	fec42683          	lw	a3,-20(s0)
    7e94:	9787a783          	lw	a5,-1672(a5) # b978 <__stack_chk_guard>
    7e98:	00f6c7b3          	xor	a5,a3,a5
    7e9c:	00000693          	li	a3,0
    7ea0:	00078463          	beqz	a5,7ea8 <_isatty+0xe8>
    7ea4:	d04fd0ef          	jal	53a8 <__stack_chk_fail>
    7ea8:	00070513          	mv	a0,a4
    7eac:	08c12083          	lw	ra,140(sp)
    7eb0:	08812403          	lw	s0,136(sp)
    7eb4:	09010113          	add	sp,sp,144
    7eb8:	00008067          	ret

00007ebc <alt_get_errno>:
    case SIGSYS:
    case SIGTRAP:
    case SIGVTALRM:
    case SIGXCPU:
    case SIGXFSZ:

    7ebc:	ff010113          	add	sp,sp,-16
    7ec0:	00112623          	sw	ra,12(sp)
    7ec4:	00812423          	sw	s0,8(sp)
    7ec8:	01010413          	add	s0,sp,16
      /* 
    7ecc:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    7ed0:	00078a63          	beqz	a5,7ee4 <alt_get_errno+0x28>
    7ed4:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    7ed8:	000780e7          	jalr	a5
    7edc:	00050793          	mv	a5,a0
    7ee0:	00c0006f          	j	7eec <alt_get_errno+0x30>
    7ee4:	0000c7b7          	lui	a5,0xc
    7ee8:	95478793          	add	a5,a5,-1708 # b954 <errno>
       * The Posix standard defines the default behaviour for all these signals 
    7eec:	00078513          	mv	a0,a5
    7ef0:	00c12083          	lw	ra,12(sp)
    7ef4:	00812403          	lw	s0,8(sp)
    7ef8:	01010113          	add	sp,sp,16
    7efc:	00008067          	ret

00007f00 <_kill>:
{
    7f00:	fd010113          	add	sp,sp,-48
    7f04:	02112623          	sw	ra,44(sp)
    7f08:	02812423          	sw	s0,40(sp)
    7f0c:	03010413          	add	s0,sp,48
    7f10:	fca42e23          	sw	a0,-36(s0)
    7f14:	fcb42c23          	sw	a1,-40(s0)
  int status = 0;
    7f18:	fe042623          	sw	zero,-20(s0)
  if (pid <= 0)
    7f1c:	fdc42783          	lw	a5,-36(s0)
    7f20:	06f04e63          	bgtz	a5,7f9c <_kill+0x9c>
    switch (sig)
    7f24:	fd842783          	lw	a5,-40(s0)
    7f28:	08078463          	beqz	a5,7fb0 <_kill+0xb0>
    7f2c:	fd842783          	lw	a5,-40(s0)
    7f30:	0607c063          	bltz	a5,7f90 <_kill+0x90>
    7f34:	fd842703          	lw	a4,-40(s0)
    7f38:	01f00793          	li	a5,31
    7f3c:	04e7ca63          	blt	a5,a4,7f90 <_kill+0x90>
    7f40:	fd842703          	lw	a4,-40(s0)
    7f44:	00300793          	li	a5,3
    7f48:	04f74463          	blt	a4,a5,7f90 <_kill+0x90>
    7f4c:	fd842783          	lw	a5,-40(s0)
    7f50:	00100713          	li	a4,1
    7f54:	00f717b3          	sll	a5,a4,a5
    7f58:	cf810737          	lui	a4,0xcf810
    7f5c:	f7870713          	add	a4,a4,-136 # cf80ff78 <__alt_data_end+0xcf7eff78>
    7f60:	00e7f733          	and	a4,a5,a4
    7f64:	00e03733          	snez	a4,a4
    7f68:	0ff77713          	zext.b	a4,a4
    7f6c:	00071e63          	bnez	a4,7f88 <_kill+0x88>
    7f70:	00110737          	lui	a4,0x110
    7f74:	00e7f7b3          	and	a5,a5,a4
    7f78:	00f037b3          	snez	a5,a5
    7f7c:	0ff7f793          	zext.b	a5,a5
    7f80:	02079c63          	bnez	a5,7fb8 <_kill+0xb8>
    7f84:	00c0006f          	j	7f90 <_kill+0x90>
       * as being eqivalent to a call to _exit(). No mechanism is provided to 
       * change this behaviour.
       */

      _exit(0);
    7f88:	00000513          	li	a0,0
    7f8c:	c8dff0ef          	jal	7c18 <_exit>
      break;
    default:

      /* Tried to send an unsupported signal */

      status = EINVAL;
    7f90:	01600793          	li	a5,22
    7f94:	fef42623          	sw	a5,-20(s0)
    7f98:	0240006f          	j	7fbc <_kill+0xbc>
    }
  }

  else if (pid > 0)
    7f9c:	fdc42783          	lw	a5,-36(s0)
    7fa0:	00f05e63          	blez	a5,7fbc <_kill+0xbc>
  {
    /* Attempted to signal a non-existant process */

    status = ESRCH;
    7fa4:	00300793          	li	a5,3
    7fa8:	fef42623          	sw	a5,-20(s0)
    7fac:	0100006f          	j	7fbc <_kill+0xbc>
      break;
    7fb0:	00000013          	nop
    7fb4:	0080006f          	j	7fbc <_kill+0xbc>
      break;
    7fb8:	00000013          	nop
  }

  if (status)
    7fbc:	fec42783          	lw	a5,-20(s0)
    7fc0:	00078e63          	beqz	a5,7fdc <_kill+0xdc>
  {
    ALT_ERRNO = status;
    7fc4:	ef9ff0ef          	jal	7ebc <alt_get_errno>
    7fc8:	00050713          	mv	a4,a0
    7fcc:	fec42783          	lw	a5,-20(s0)
    7fd0:	00f72023          	sw	a5,0(a4) # 110000 <__alt_data_end+0xf0000>
    return -1;
    7fd4:	fff00793          	li	a5,-1
    7fd8:	0080006f          	j	7fe0 <_kill+0xe0>
  }

  return 0;
    7fdc:	00000793          	li	a5,0
}
    7fe0:	00078513          	mv	a0,a5
    7fe4:	02c12083          	lw	ra,44(sp)
    7fe8:	02812403          	lw	s0,40(sp)
    7fec:	03010113          	add	sp,sp,48
    7ff0:	00008067          	ret

00007ff4 <alt_get_errno>:
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
  
    7ff4:	ff010113          	add	sp,sp,-16
    7ff8:	00112623          	sw	ra,12(sp)
    7ffc:	00812423          	sw	s0,8(sp)
    8000:	01010413          	add	s0,sp,16
  if (fd) 
    8004:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    8008:	00078a63          	beqz	a5,801c <alt_get_errno+0x28>
    800c:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    8010:	000780e7          	jalr	a5
    8014:	00050793          	mv	a5,a0
    8018:	00c0006f          	j	8024 <alt_get_errno+0x30>
    801c:	0000c7b7          	lui	a5,0xc
    8020:	95478793          	add	a5,a5,-1708 # b954 <errno>
  {
    8024:	00078513          	mv	a0,a5
    8028:	00c12083          	lw	ra,12(sp)
    802c:	00812403          	lw	s0,8(sp)
    8030:	01010113          	add	sp,sp,16
    8034:	00008067          	ret

00008038 <_lseek>:
{
    8038:	fd010113          	add	sp,sp,-48
    803c:	02112623          	sw	ra,44(sp)
    8040:	02812423          	sw	s0,40(sp)
    8044:	03010413          	add	s0,sp,48
    8048:	fca42e23          	sw	a0,-36(s0)
    804c:	fcb42c23          	sw	a1,-40(s0)
    8050:	fcc42a23          	sw	a2,-44(s0)
  off_t   rc = 0; 
    8054:	fe042423          	sw	zero,-24(s0)
  fd = (file < 0) ? NULL : &alt_fd_list[file];
    8058:	fdc42783          	lw	a5,-36(s0)
    805c:	0207c463          	bltz	a5,8084 <_lseek+0x4c>
    8060:	fdc42703          	lw	a4,-36(s0)
    8064:	00070793          	mv	a5,a4
    8068:	00179793          	sll	a5,a5,0x1
    806c:	00e787b3          	add	a5,a5,a4
    8070:	00279793          	sll	a5,a5,0x2
    8074:	0000a737          	lui	a4,0xa
    8078:	a6070713          	add	a4,a4,-1440 # 9a60 <alt_fd_list>
    807c:	00e787b3          	add	a5,a5,a4
    8080:	0080006f          	j	8088 <_lseek+0x50>
    8084:	00000793          	li	a5,0
    8088:	fef42623          	sw	a5,-20(s0)
  if (fd) 
    808c:	fec42783          	lw	a5,-20(s0)
    8090:	04078263          	beqz	a5,80d4 <_lseek+0x9c>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
    8094:	fec42783          	lw	a5,-20(s0)
    8098:	0007a783          	lw	a5,0(a5)
    809c:	01c7a783          	lw	a5,28(a5)
    80a0:	02078463          	beqz	a5,80c8 <_lseek+0x90>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
    80a4:	fec42783          	lw	a5,-20(s0)
    80a8:	0007a783          	lw	a5,0(a5)
    80ac:	01c7a783          	lw	a5,28(a5)
    80b0:	fd442603          	lw	a2,-44(s0)
    80b4:	fd842583          	lw	a1,-40(s0)
    80b8:	fec42503          	lw	a0,-20(s0)
    80bc:	000780e7          	jalr	a5
    80c0:	fea42423          	sw	a0,-24(s0)
    80c4:	0180006f          	j	80dc <_lseek+0xa4>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
    80c8:	f7a00793          	li	a5,-134
    80cc:	fef42423          	sw	a5,-24(s0)
    80d0:	00c0006f          	j	80dc <_lseek+0xa4>
    }
  }
  else  
  {
    rc = -EBADFD;
    80d4:	faf00793          	li	a5,-81
    80d8:	fef42423          	sw	a5,-24(s0)
  }

  if (rc < 0)
    80dc:	fe842783          	lw	a5,-24(s0)
    80e0:	0207d063          	bgez	a5,8100 <_lseek+0xc8>
  {
    ALT_ERRNO = -rc;
    80e4:	f11ff0ef          	jal	7ff4 <alt_get_errno>
    80e8:	00050713          	mv	a4,a0
    80ec:	fe842783          	lw	a5,-24(s0)
    80f0:	40f007b3          	neg	a5,a5
    80f4:	00f72023          	sw	a5,0(a4)
    rc = -1;
    80f8:	fff00793          	li	a5,-1
    80fc:	fef42423          	sw	a5,-24(s0)
  }

  return rc;
    8100:	fe842783          	lw	a5,-24(s0)
}
    8104:	00078513          	mv	a0,a5
    8108:	02c12083          	lw	ra,44(sp)
    810c:	02812403          	lw	s0,40(sp)
    8110:	03010113          	add	sp,sp,48
    8114:	00008067          	ret

00008118 <alt_get_errno>:
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    8118:	ff010113          	add	sp,sp,-16
    811c:	00112623          	sw	ra,12(sp)
    8120:	00812423          	sw	s0,8(sp)
    8124:	01010413          	add	s0,sp,16
        (&alt_fd_list[i] != fd))
    8128:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    812c:	00078a63          	beqz	a5,8140 <alt_get_errno+0x28>
    8130:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    8134:	000780e7          	jalr	a5
    8138:	00050793          	mv	a5,a0
    813c:	00c0006f          	j	8148 <alt_get_errno+0x30>
    8140:	0000c7b7          	lui	a5,0xc
    8144:	95478793          	add	a5,a5,-1708 # b954 <errno>
    {
    8148:	00078513          	mv	a0,a5
    814c:	00c12083          	lw	ra,12(sp)
    8150:	00812403          	lw	s0,8(sp)
    8154:	01010113          	add	sp,sp,16
    8158:	00008067          	ret

0000815c <alt_file_locked>:
{
    815c:	fd010113          	add	sp,sp,-48
    8160:	02812623          	sw	s0,44(sp)
    8164:	03010413          	add	s0,sp,48
    8168:	fca42e23          	sw	a0,-36(s0)
  fd->fd_flags |= ALT_FD_DEV;
    816c:	fdc42783          	lw	a5,-36(s0)
    8170:	0087a703          	lw	a4,8(a5)
    8174:	400007b7          	lui	a5,0x40000
    8178:	00f76733          	or	a4,a4,a5
    817c:	fdc42783          	lw	a5,-36(s0)
    8180:	00e7a423          	sw	a4,8(a5) # 40000008 <__alt_data_end+0x3ffe0008>
  for (i = 0; i <= alt_max_fd; i++)
    8184:	fe042623          	sw	zero,-20(s0)
    8188:	0980006f          	j	8220 <alt_file_locked+0xc4>
    if ((alt_fd_list[i].dev == fd->dev) &&
    818c:	0000a7b7          	lui	a5,0xa
    8190:	a6078693          	add	a3,a5,-1440 # 9a60 <alt_fd_list>
    8194:	fec42703          	lw	a4,-20(s0)
    8198:	00070793          	mv	a5,a4
    819c:	00179793          	sll	a5,a5,0x1
    81a0:	00e787b3          	add	a5,a5,a4
    81a4:	00279793          	sll	a5,a5,0x2
    81a8:	00f687b3          	add	a5,a3,a5
    81ac:	0007a703          	lw	a4,0(a5)
    81b0:	fdc42783          	lw	a5,-36(s0)
    81b4:	0007a783          	lw	a5,0(a5)
    81b8:	04f71e63          	bne	a4,a5,8214 <alt_file_locked+0xb8>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    81bc:	0000a7b7          	lui	a5,0xa
    81c0:	a6078693          	add	a3,a5,-1440 # 9a60 <alt_fd_list>
    81c4:	fec42703          	lw	a4,-20(s0)
    81c8:	00070793          	mv	a5,a4
    81cc:	00179793          	sll	a5,a5,0x1
    81d0:	00e787b3          	add	a5,a5,a4
    81d4:	00279793          	sll	a5,a5,0x2
    81d8:	00f687b3          	add	a5,a3,a5
    81dc:	0087a783          	lw	a5,8(a5)
    if ((alt_fd_list[i].dev == fd->dev) &&
    81e0:	0207da63          	bgez	a5,8214 <alt_file_locked+0xb8>
        (&alt_fd_list[i] != fd))
    81e4:	fec42703          	lw	a4,-20(s0)
    81e8:	00070793          	mv	a5,a4
    81ec:	00179793          	sll	a5,a5,0x1
    81f0:	00e787b3          	add	a5,a5,a4
    81f4:	00279793          	sll	a5,a5,0x2
    81f8:	0000a737          	lui	a4,0xa
    81fc:	a6070713          	add	a4,a4,-1440 # 9a60 <alt_fd_list>
    8200:	00e787b3          	add	a5,a5,a4
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    8204:	fdc42703          	lw	a4,-36(s0)
    8208:	00f70663          	beq	a4,a5,8214 <alt_file_locked+0xb8>
      return -EACCES;
    820c:	ff300793          	li	a5,-13
    8210:	0240006f          	j	8234 <alt_file_locked+0xd8>
  for (i = 0; i <= alt_max_fd; i++)
    8214:	fec42783          	lw	a5,-20(s0)
    8218:	00178793          	add	a5,a5,1
    821c:	fef42623          	sw	a5,-20(s0)
    8220:	8181a783          	lw	a5,-2024(gp) # a130 <alt_max_fd>
    8224:	00078713          	mv	a4,a5
    8228:	fec42783          	lw	a5,-20(s0)
    822c:	f6f770e3          	bgeu	a4,a5,818c <alt_file_locked+0x30>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    8230:	00000793          	li	a5,0
}
    8234:	00078513          	mv	a0,a5
    8238:	02c12403          	lw	s0,44(sp)
    823c:	03010113          	add	sp,sp,48
    8240:	00008067          	ret

00008244 <_open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    8244:	fc010113          	add	sp,sp,-64
    8248:	02112e23          	sw	ra,60(sp)
    824c:	02812c23          	sw	s0,56(sp)
    8250:	04010413          	add	s0,sp,64
    8254:	fca42623          	sw	a0,-52(s0)
    8258:	fcb42423          	sw	a1,-56(s0)
    825c:	fcc42223          	sw	a2,-60(s0)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    8260:	fff00793          	li	a5,-1
    8264:	fef42023          	sw	a5,-32(s0)
  int status = -ENODEV;
    8268:	fed00793          	li	a5,-19
    826c:	fef42223          	sw	a5,-28(s0)
  int isafs = 0;
    8270:	fe042423          	sw	zero,-24(s0)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    8274:	81018593          	add	a1,gp,-2032 # a128 <alt_dev_list>
    8278:	fcc42503          	lw	a0,-52(s0)
    827c:	ed8fb0ef          	jal	3954 <alt_find_dev>
    8280:	fca42e23          	sw	a0,-36(s0)
    8284:	fdc42783          	lw	a5,-36(s0)
    8288:	00079c63          	bnez	a5,82a0 <_open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    828c:	fcc42503          	lw	a0,-52(s0)
    8290:	460000ef          	jal	86f0 <alt_find_file>
    8294:	fca42e23          	sw	a0,-36(s0)
    isafs = 1;
    8298:	00100793          	li	a5,1
    829c:	fef42423          	sw	a5,-24(s0)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    82a0:	fdc42783          	lw	a5,-36(s0)
    82a4:	0a078c63          	beqz	a5,835c <_open+0x118>
  {
    if ((index = alt_get_fd (dev)) < 0)
    82a8:	fdc42503          	lw	a0,-36(s0)
    82ac:	580000ef          	jal	882c <alt_get_fd>
    82b0:	fea42023          	sw	a0,-32(s0)
    82b4:	fe042783          	lw	a5,-32(s0)
    82b8:	0007d863          	bgez	a5,82c8 <_open+0x84>
    {
      status = index;
    82bc:	fe042783          	lw	a5,-32(s0)
    82c0:	fef42223          	sw	a5,-28(s0)
    82c4:	0a00006f          	j	8364 <_open+0x120>
    }
    else
    {
      fd = &alt_fd_list[index];
    82c8:	fe042703          	lw	a4,-32(s0)
    82cc:	00070793          	mv	a5,a4
    82d0:	00179793          	sll	a5,a5,0x1
    82d4:	00e787b3          	add	a5,a5,a4
    82d8:	00279793          	sll	a5,a5,0x2
    82dc:	0000a737          	lui	a4,0xa
    82e0:	a6070713          	add	a4,a4,-1440 # 9a60 <alt_fd_list>
    82e4:	00e787b3          	add	a5,a5,a4
    82e8:	fef42623          	sw	a5,-20(s0)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    82ec:	fc842703          	lw	a4,-56(s0)
    82f0:	400007b7          	lui	a5,0x40000
    82f4:	fff78793          	add	a5,a5,-1 # 3fffffff <__alt_data_end+0x3ffdffff>
    82f8:	00f77733          	and	a4,a4,a5
    82fc:	fec42783          	lw	a5,-20(s0)
    8300:	00e7a423          	sw	a4,8(a5)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    8304:	fe842783          	lw	a5,-24(s0)
    8308:	00079c63          	bnez	a5,8320 <_open+0xdc>
    830c:	fec42503          	lw	a0,-20(s0)
    8310:	e4dff0ef          	jal	815c <alt_file_locked>
    8314:	fea42223          	sw	a0,-28(s0)
    8318:	fe442783          	lw	a5,-28(s0)
    831c:	0407c463          	bltz	a5,8364 <_open+0x120>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    8320:	fdc42783          	lw	a5,-36(s0)
    8324:	00c7a783          	lw	a5,12(a5)
    8328:	02078463          	beqz	a5,8350 <_open+0x10c>
    832c:	fdc42783          	lw	a5,-36(s0)
    8330:	00c7a783          	lw	a5,12(a5)
    8334:	fc442683          	lw	a3,-60(s0)
    8338:	fc842603          	lw	a2,-56(s0)
    833c:	fcc42583          	lw	a1,-52(s0)
    8340:	fec42503          	lw	a0,-20(s0)
    8344:	000780e7          	jalr	a5
    8348:	00050793          	mv	a5,a0
    834c:	0080006f          	j	8354 <_open+0x110>
    8350:	00000793          	li	a5,0
    8354:	fef42223          	sw	a5,-28(s0)
    8358:	00c0006f          	j	8364 <_open+0x120>
      }
    }
  }
  else
  {
    status = -ENODEV;
    835c:	fed00793          	li	a5,-19
    8360:	fef42223          	sw	a5,-28(s0)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    8364:	fe442783          	lw	a5,-28(s0)
    8368:	0207d463          	bgez	a5,8390 <_open+0x14c>
  {
    alt_release_fd (index);  
    836c:	fe042503          	lw	a0,-32(s0)
    8370:	d5dfb0ef          	jal	40cc <alt_release_fd>
    ALT_ERRNO = -status;
    8374:	da5ff0ef          	jal	8118 <alt_get_errno>
    8378:	00050713          	mv	a4,a0
    837c:	fe442783          	lw	a5,-28(s0)
    8380:	40f007b3          	neg	a5,a5
    8384:	00f72023          	sw	a5,0(a4)
    return -1;
    8388:	fff00793          	li	a5,-1
    838c:	0080006f          	j	8394 <_open+0x150>
  }
  
  /* return the reference upon success */

  return index;
    8390:	fe042783          	lw	a5,-32(s0)
}
    8394:	00078513          	mv	a0,a5
    8398:	03c12083          	lw	ra,60(sp)
    839c:	03812403          	lw	s0,56(sp)
    83a0:	04010113          	add	sp,sp,64
    83a4:	00008067          	ret

000083a8 <alt_get_errno>:
    }
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
    83a8:	ff010113          	add	sp,sp,-16
    83ac:	00112623          	sw	ra,12(sp)
    83b0:	00812423          	sw	s0,8(sp)
    83b4:	01010413          	add	s0,sp,16
{
    83b8:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    83bc:	00078a63          	beqz	a5,83d0 <alt_get_errno+0x28>
    83c0:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    83c4:	000780e7          	jalr	a5
    83c8:	00050793          	mv	a5,a0
    83cc:	00c0006f          	j	83d8 <alt_get_errno+0x30>
    83d0:	0000c7b7          	lui	a5,0xc
    83d4:	95478793          	add	a5,a5,-1708 # b954 <errno>
  alt_fd*  fd;
    83d8:	00078513          	mv	a0,a5
    83dc:	00c12083          	lw	ra,12(sp)
    83e0:	00812403          	lw	s0,8(sp)
    83e4:	01010113          	add	sp,sp,16
    83e8:	00008067          	ret

000083ec <_read>:
{
    83ec:	fd010113          	add	sp,sp,-48
    83f0:	02112623          	sw	ra,44(sp)
    83f4:	02812423          	sw	s0,40(sp)
    83f8:	03010413          	add	s0,sp,48
    83fc:	fca42e23          	sw	a0,-36(s0)
    8400:	fcb42c23          	sw	a1,-40(s0)
    8404:	fcc42a23          	sw	a2,-44(s0)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    8408:	fdc42783          	lw	a5,-36(s0)
    840c:	0207c463          	bltz	a5,8434 <_read+0x48>
    8410:	fdc42703          	lw	a4,-36(s0)
    8414:	00070793          	mv	a5,a4
    8418:	00179793          	sll	a5,a5,0x1
    841c:	00e787b3          	add	a5,a5,a4
    8420:	00279793          	sll	a5,a5,0x2
    8424:	0000a737          	lui	a4,0xa
    8428:	a6070713          	add	a4,a4,-1440 # 9a60 <alt_fd_list>
    842c:	00e787b3          	add	a5,a5,a4
    8430:	0080006f          	j	8438 <_read+0x4c>
    8434:	00000793          	li	a5,0
    8438:	fef42423          	sw	a5,-24(s0)
  
  if (fd)
    843c:	fe842783          	lw	a5,-24(s0)
    8440:	08078663          	beqz	a5,84cc <_read+0xe0>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    8444:	fe842783          	lw	a5,-24(s0)
    8448:	0087a783          	lw	a5,8(a5)
    844c:	0037f713          	and	a4,a5,3
    8450:	00100793          	li	a5,1
    8454:	06f70263          	beq	a4,a5,84b8 <_read+0xcc>
        (fd->dev->read))
    8458:	fe842783          	lw	a5,-24(s0)
    845c:	0007a783          	lw	a5,0(a5)
    8460:	0147a783          	lw	a5,20(a5)
    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    8464:	04078a63          	beqz	a5,84b8 <_read+0xcc>
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
    8468:	fe842783          	lw	a5,-24(s0)
    846c:	0007a783          	lw	a5,0(a5)
    8470:	0147a783          	lw	a5,20(a5)
    8474:	fd442703          	lw	a4,-44(s0)
    8478:	00070613          	mv	a2,a4
    847c:	fd842583          	lw	a1,-40(s0)
    8480:	fe842503          	lw	a0,-24(s0)
    8484:	000780e7          	jalr	a5
    8488:	fea42623          	sw	a0,-20(s0)
    848c:	fec42783          	lw	a5,-20(s0)
    8490:	0207d063          	bgez	a5,84b0 <_read+0xc4>
        {
          ALT_ERRNO = -rval;
    8494:	f15ff0ef          	jal	83a8 <alt_get_errno>
    8498:	00050713          	mv	a4,a0
    849c:	fec42783          	lw	a5,-20(s0)
    84a0:	40f007b3          	neg	a5,a5
    84a4:	00f72023          	sw	a5,0(a4)
          return -1;
    84a8:	fff00793          	li	a5,-1
    84ac:	0340006f          	j	84e0 <_read+0xf4>
        }
        return rval;
    84b0:	fec42783          	lw	a5,-20(s0)
    84b4:	02c0006f          	j	84e0 <_read+0xf4>
      }
      else
      {
        ALT_ERRNO = EACCES;
    84b8:	ef1ff0ef          	jal	83a8 <alt_get_errno>
    84bc:	00050713          	mv	a4,a0
    84c0:	00d00793          	li	a5,13
    84c4:	00f72023          	sw	a5,0(a4)
    84c8:	0140006f          	j	84dc <_read+0xf0>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
    84cc:	eddff0ef          	jal	83a8 <alt_get_errno>
    84d0:	00050713          	mv	a4,a0
    84d4:	05100793          	li	a5,81
    84d8:	00f72023          	sw	a5,0(a4)
  }
  return -1;
    84dc:	fff00793          	li	a5,-1
}
    84e0:	00078513          	mv	a0,a5
    84e4:	02c12083          	lw	ra,44(sp)
    84e8:	02812403          	lw	s0,40(sp)
    84ec:	03010113          	add	sp,sp,48
    84f0:	00008067          	ret

000084f4 <_sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
    84f4:	fc010113          	add	sp,sp,-64
    84f8:	02812e23          	sw	s0,60(sp)
    84fc:	04010413          	add	s0,sp,64
    8500:	fca42623          	sw	a0,-52(s0)
    NIOSV_READ_AND_CLR_CSR(NIOSV_MSTATUS_CSR, context, NIOSV_MSTATUS_MIE_MASK);
    8504:	00800793          	li	a5,8
    8508:	3007b7f3          	csrrc	a5,mstatus,a5
    850c:	fef42223          	sw	a5,-28(s0)
    return context;
    8510:	fe442783          	lw	a5,-28(s0)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
    8514:	fcf42e23          	sw	a5,-36(s0)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
    8518:	8381a783          	lw	a5,-1992(gp) # a150 <heap_end>
    851c:	00378793          	add	a5,a5,3
    8520:	ffc7f793          	and	a5,a5,-4
    8524:	00078713          	mv	a4,a5
    8528:	82e1ac23          	sw	a4,-1992(gp) # a150 <heap_end>
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
    852c:	8381a703          	lw	a4,-1992(gp) # a150 <heap_end>
    8530:	fcc42783          	lw	a5,-52(s0)
    8534:	00f70733          	add	a4,a4,a5
    8538:	000207b7          	lui	a5,0x20
    853c:	00078793          	mv	a5,a5
    8540:	02e7f263          	bgeu	a5,a4,8564 <_sbrk+0x70>
    8544:	fdc42783          	lw	a5,-36(s0)
    8548:	fef42423          	sw	a5,-24(s0)
    NIOSV_SET_CSR(NIOSV_MSTATUS_CSR, context & NIOSV_MSTATUS_MIE_MASK);
    854c:	fe842783          	lw	a5,-24(s0)
    8550:	0087f793          	and	a5,a5,8
    8554:	3007a073          	csrs	mstatus,a5
}
    8558:	00000013          	nop
    alt_irq_enable_all(context);
    return (caddr_t)-1;
    855c:	fff00793          	li	a5,-1
    8560:	0380006f          	j	8598 <_sbrk+0xa4>
  }
#endif

  prev_heap_end = heap_end; 
    8564:	8381a783          	lw	a5,-1992(gp) # a150 <heap_end>
    8568:	fef42023          	sw	a5,-32(s0)
  heap_end += incr; 
    856c:	8381a703          	lw	a4,-1992(gp) # a150 <heap_end>
    8570:	fcc42783          	lw	a5,-52(s0)
    8574:	00f70733          	add	a4,a4,a5
    8578:	82e1ac23          	sw	a4,-1992(gp) # a150 <heap_end>
    857c:	fdc42783          	lw	a5,-36(s0)
    8580:	fef42623          	sw	a5,-20(s0)
    NIOSV_SET_CSR(NIOSV_MSTATUS_CSR, context & NIOSV_MSTATUS_MIE_MASK);
    8584:	fec42783          	lw	a5,-20(s0)
    8588:	0087f793          	and	a5,a5,8
    858c:	3007a073          	csrs	mstatus,a5
}
    8590:	00000013          	nop

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
    8594:	fe042783          	lw	a5,-32(s0)
}
    8598:	00078513          	mv	a0,a5
    859c:	03c12403          	lw	s0,60(sp)
    85a0:	04010113          	add	sp,sp,64
    85a4:	00008067          	ret

000085a8 <alt_get_errno>:
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
    85a8:	ff010113          	add	sp,sp,-16
    85ac:	00112623          	sw	ra,12(sp)
    85b0:	00812423          	sw	s0,8(sp)
    85b4:	01010413          	add	s0,sp,16
#endif /* ALT_STDERR_PRESENT */
    85b8:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    85bc:	00078a63          	beqz	a5,85d0 <alt_get_errno+0x28>
    85c0:	81c1a783          	lw	a5,-2020(gp) # a134 <alt_errno>
    85c4:	000780e7          	jalr	a5 # 20000 <__alt_data_end>
    85c8:	00050793          	mv	a5,a0
    85cc:	00c0006f          	j	85d8 <alt_get_errno+0x30>
    85d0:	0000c7b7          	lui	a5,0xc
    85d4:	95478793          	add	a5,a5,-1708 # b954 <errno>
    default:
    85d8:	00078513          	mv	a0,a5
    85dc:	00c12083          	lw	ra,12(sp)
    85e0:	00812403          	lw	s0,8(sp)
    85e4:	01010113          	add	sp,sp,16
    85e8:	00008067          	ret

000085ec <_write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    85ec:	fd010113          	add	sp,sp,-48
    85f0:	02112623          	sw	ra,44(sp)
    85f4:	02812423          	sw	s0,40(sp)
    85f8:	03010413          	add	s0,sp,48
    85fc:	fca42e23          	sw	a0,-36(s0)
    8600:	fcb42c23          	sw	a1,-40(s0)
    8604:	fcc42a23          	sw	a2,-44(s0)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    8608:	fdc42783          	lw	a5,-36(s0)
    860c:	0207c463          	bltz	a5,8634 <_write+0x48>
    8610:	fdc42703          	lw	a4,-36(s0)
    8614:	00070793          	mv	a5,a4
    8618:	00179793          	sll	a5,a5,0x1
    861c:	00e787b3          	add	a5,a5,a4
    8620:	00279793          	sll	a5,a5,0x2
    8624:	0000a737          	lui	a4,0xa
    8628:	a6070713          	add	a4,a4,-1440 # 9a60 <alt_fd_list>
    862c:	00e787b3          	add	a5,a5,a4
    8630:	0080006f          	j	8638 <_write+0x4c>
    8634:	00000793          	li	a5,0
    8638:	fef42423          	sw	a5,-24(s0)
  
  if (fd)
    863c:	fe842783          	lw	a5,-24(s0)
    8640:	08078463          	beqz	a5,86c8 <_write+0xdc>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    8644:	fe842783          	lw	a5,-24(s0)
    8648:	0087a783          	lw	a5,8(a5)
    864c:	0037f793          	and	a5,a5,3
    8650:	06078263          	beqz	a5,86b4 <_write+0xc8>
    8654:	fe842783          	lw	a5,-24(s0)
    8658:	0007a783          	lw	a5,0(a5)
    865c:	0187a783          	lw	a5,24(a5)
    8660:	04078a63          	beqz	a5,86b4 <_write+0xc8>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    8664:	fe842783          	lw	a5,-24(s0)
    8668:	0007a783          	lw	a5,0(a5)
    866c:	0187a783          	lw	a5,24(a5)
    8670:	fd442703          	lw	a4,-44(s0)
    8674:	00070613          	mv	a2,a4
    8678:	fd842583          	lw	a1,-40(s0)
    867c:	fe842503          	lw	a0,-24(s0)
    8680:	000780e7          	jalr	a5
    8684:	fea42623          	sw	a0,-20(s0)
    8688:	fec42783          	lw	a5,-20(s0)
    868c:	0207d063          	bgez	a5,86ac <_write+0xc0>
      {
        ALT_ERRNO = -rval;
    8690:	f19ff0ef          	jal	85a8 <alt_get_errno>
    8694:	00050713          	mv	a4,a0
    8698:	fec42783          	lw	a5,-20(s0)
    869c:	40f007b3          	neg	a5,a5
    86a0:	00f72023          	sw	a5,0(a4)
        return -1;
    86a4:	fff00793          	li	a5,-1
    86a8:	0340006f          	j	86dc <_write+0xf0>
      }
      return rval;
    86ac:	fec42783          	lw	a5,-20(s0)
    86b0:	02c0006f          	j	86dc <_write+0xf0>
    }
    else
    {
      ALT_ERRNO = EACCES;
    86b4:	ef5ff0ef          	jal	85a8 <alt_get_errno>
    86b8:	00050713          	mv	a4,a0
    86bc:	00d00793          	li	a5,13
    86c0:	00f72023          	sw	a5,0(a4)
    86c4:	0140006f          	j	86d8 <_write+0xec>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    86c8:	ee1ff0ef          	jal	85a8 <alt_get_errno>
    86cc:	00050713          	mv	a4,a0
    86d0:	05100793          	li	a5,81
    86d4:	00f72023          	sw	a5,0(a4)
  }
  return -1;
    86d8:	fff00793          	li	a5,-1
}
    86dc:	00078513          	mv	a0,a5
    86e0:	02c12083          	lw	ra,44(sp)
    86e4:	02812403          	lw	s0,40(sp)
    86e8:	03010113          	add	sp,sp,48
    86ec:	00008067          	ret

000086f0 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    86f0:	fd010113          	add	sp,sp,-48
    86f4:	02812623          	sw	s0,44(sp)
    86f8:	03010413          	add	s0,sp,48
    86fc:	fca42e23          	sw	a0,-36(s0)
    alt_dev* next = (alt_dev*) alt_fs_list.next;   
    8700:	0000a7b7          	lui	a5,0xa
    8704:	12078793          	add	a5,a5,288 # a120 <alt_fs_list>
    8708:	0007a783          	lw	a5,0(a5)
    870c:	fef42223          	sw	a5,-28(s0)
    alt_32   len=0;
    8710:	fe042423          	sw	zero,-24(s0)
    alt_32   MAX_STRING_LENGTH=1000;
    8714:	3e800793          	li	a5,1000
    8718:	fef42623          	sw	a5,-20(s0)
 
    /*
    * Check each list entry in turn, until a match is found, or we reach the
    * end of the list (i.e. next winds up pointing back to the list head).
    */ 
    while (next != (alt_dev*) &alt_fs_list)
    871c:	0ec0006f          	j	8808 <alt_find_file+0x118>
    {
        len=0;
    8720:	fe042423          	sw	zero,-24(s0)
        while (len < MAX_STRING_LENGTH)    
    8724:	0bc0006f          	j	87e0 <alt_find_file+0xf0>
        {
            if (((next->name[len]== '/') && (next->name[len+1] == 0)) || (next->name[len] == 0))
    8728:	fe442783          	lw	a5,-28(s0)
    872c:	0087a703          	lw	a4,8(a5)
    8730:	fe842783          	lw	a5,-24(s0)
    8734:	00f707b3          	add	a5,a4,a5
    8738:	0007c703          	lbu	a4,0(a5)
    873c:	02f00793          	li	a5,47
    8740:	02f71063          	bne	a4,a5,8760 <alt_find_file+0x70>
    8744:	fe442783          	lw	a5,-28(s0)
    8748:	0087a703          	lw	a4,8(a5)
    874c:	fe842783          	lw	a5,-24(s0)
    8750:	00178793          	add	a5,a5,1
    8754:	00f707b3          	add	a5,a4,a5
    8758:	0007c783          	lbu	a5,0(a5)
    875c:	00078e63          	beqz	a5,8778 <alt_find_file+0x88>
    8760:	fe442783          	lw	a5,-28(s0)
    8764:	0087a703          	lw	a4,8(a5)
    8768:	fe842783          	lw	a5,-24(s0)
    876c:	00f707b3          	add	a5,a4,a5
    8770:	0007c783          	lbu	a5,0(a5)
    8774:	02079c63          	bnez	a5,87ac <alt_find_file+0xbc>
            { 
                if ((name[len]== '/') || (name[len] == 0))
    8778:	fe842783          	lw	a5,-24(s0)
    877c:	fdc42703          	lw	a4,-36(s0)
    8780:	00f707b3          	add	a5,a4,a5
    8784:	0007c703          	lbu	a4,0(a5)
    8788:	02f00793          	li	a5,47
    878c:	00f70c63          	beq	a4,a5,87a4 <alt_find_file+0xb4>
    8790:	fe842783          	lw	a5,-24(s0)
    8794:	fdc42703          	lw	a4,-36(s0)
    8798:	00f707b3          	add	a5,a4,a5
    879c:	0007c783          	lbu	a5,0(a5)
    87a0:	04079863          	bnez	a5,87f0 <alt_find_file+0x100>
                {
                    return next;
    87a4:	fe442783          	lw	a5,-28(s0)
    87a8:	0740006f          	j	881c <alt_find_file+0x12c>
                }
                break;
            }
            
            if (next->name[len]!=name[len]) { break; }
    87ac:	fe442783          	lw	a5,-28(s0)
    87b0:	0087a703          	lw	a4,8(a5)
    87b4:	fe842783          	lw	a5,-24(s0)
    87b8:	00f707b3          	add	a5,a4,a5
    87bc:	0007c703          	lbu	a4,0(a5)
    87c0:	fe842783          	lw	a5,-24(s0)
    87c4:	fdc42683          	lw	a3,-36(s0)
    87c8:	00f687b3          	add	a5,a3,a5
    87cc:	0007c783          	lbu	a5,0(a5)
    87d0:	02f71463          	bne	a4,a5,87f8 <alt_find_file+0x108>
            len++;
    87d4:	fe842783          	lw	a5,-24(s0)
    87d8:	00178793          	add	a5,a5,1
    87dc:	fef42423          	sw	a5,-24(s0)
        while (len < MAX_STRING_LENGTH)    
    87e0:	fe842703          	lw	a4,-24(s0)
    87e4:	fec42783          	lw	a5,-20(s0)
    87e8:	f4f740e3          	blt	a4,a5,8728 <alt_find_file+0x38>
    87ec:	0100006f          	j	87fc <alt_find_file+0x10c>
                break;
    87f0:	00000013          	nop
    87f4:	0080006f          	j	87fc <alt_find_file+0x10c>
            if (next->name[len]!=name[len]) { break; }
    87f8:	00000013          	nop
        }  
        
        next = (alt_dev*) next->llist.next;
    87fc:	fe442783          	lw	a5,-28(s0)
    8800:	0007a783          	lw	a5,0(a5)
    8804:	fef42223          	sw	a5,-28(s0)
    while (next != (alt_dev*) &alt_fs_list)
    8808:	fe442703          	lw	a4,-28(s0)
    880c:	0000a7b7          	lui	a5,0xa
    8810:	12078793          	add	a5,a5,288 # a120 <alt_fs_list>
    8814:	f0f716e3          	bne	a4,a5,8720 <alt_find_file+0x30>
    }
  
    /* No match found */
  
    return NULL;     
    8818:	00000793          	li	a5,0
}
    881c:	00078513          	mv	a0,a5
    8820:	02c12403          	lw	s0,44(sp)
    8824:	03010113          	add	sp,sp,48
    8828:	00008067          	ret

0000882c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    882c:	fd010113          	add	sp,sp,-48
    8830:	02812623          	sw	s0,44(sp)
    8834:	03010413          	add	s0,sp,48
    8838:	fca42e23          	sw	a0,-36(s0)
  alt_32 i;
  int rc = -EMFILE;
    883c:	fe800793          	li	a5,-24
    8840:	fef42623          	sw	a5,-20(s0)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    8844:	fe042423          	sw	zero,-24(s0)
    8848:	0800006f          	j	88c8 <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
    884c:	0000a7b7          	lui	a5,0xa
    8850:	a6078693          	add	a3,a5,-1440 # 9a60 <alt_fd_list>
    8854:	fe842703          	lw	a4,-24(s0)
    8858:	00070793          	mv	a5,a4
    885c:	00179793          	sll	a5,a5,0x1
    8860:	00e787b3          	add	a5,a5,a4
    8864:	00279793          	sll	a5,a5,0x2
    8868:	00f687b3          	add	a5,a3,a5
    886c:	0007a783          	lw	a5,0(a5)
    8870:	04079663          	bnez	a5,88bc <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
    8874:	0000a7b7          	lui	a5,0xa
    8878:	a6078693          	add	a3,a5,-1440 # 9a60 <alt_fd_list>
    887c:	fe842703          	lw	a4,-24(s0)
    8880:	00070793          	mv	a5,a4
    8884:	00179793          	sll	a5,a5,0x1
    8888:	00e787b3          	add	a5,a5,a4
    888c:	00279793          	sll	a5,a5,0x2
    8890:	00f687b3          	add	a5,a3,a5
    8894:	fdc42703          	lw	a4,-36(s0)
    8898:	00e7a023          	sw	a4,0(a5)
      if (i > alt_max_fd)
    889c:	8181a783          	lw	a5,-2024(gp) # a130 <alt_max_fd>
    88a0:	fe842703          	lw	a4,-24(s0)
    88a4:	00e7d663          	bge	a5,a4,88b0 <alt_get_fd+0x84>
      {
        alt_max_fd = i;
    88a8:	fe842703          	lw	a4,-24(s0)
    88ac:	80e1ac23          	sw	a4,-2024(gp) # a130 <alt_max_fd>
      }
      rc = i;
    88b0:	fe842783          	lw	a5,-24(s0)
    88b4:	fef42623          	sw	a5,-20(s0)
      goto alt_get_fd_exit;
    88b8:	0200006f          	j	88d8 <alt_get_fd+0xac>
  for (i = 0; i < ALT_MAX_FD; i++)
    88bc:	fe842783          	lw	a5,-24(s0)
    88c0:	00178793          	add	a5,a5,1
    88c4:	fef42423          	sw	a5,-24(s0)
    88c8:	fe842703          	lw	a4,-24(s0)
    88cc:	01f00793          	li	a5,31
    88d0:	f6e7dee3          	bge	a5,a4,884c <alt_get_fd+0x20>
    }
  }

 alt_get_fd_exit:
    88d4:	00000013          	nop
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    88d8:	fec42783          	lw	a5,-20(s0)
}
    88dc:	00078513          	mv	a0,a5
    88e0:	02c12403          	lw	s0,44(sp)
    88e4:	03010113          	add	sp,sp,48
    88e8:	00008067          	ret

000088ec <fstat>:
    88ec:	00058613          	mv	a2,a1
    88f0:	00050593          	mv	a1,a0
    88f4:	8281a503          	lw	a0,-2008(gp) # a140 <_impure_ptr>
    88f8:	f01fe06f          	j	77f8 <_fstat_r>
    88fc:	59b4                	.insn	2, 0x59b4
    88fe:	0000                	.insn	2, 0x
    8900:	544c                	.insn	2, 0x544c
	...
