// Seed: 2166039610
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri id_7
);
  wire id_9;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input supply0 id_2,
    input wand id_3,
    input wor id_4,
    output wire id_5,
    input wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    input supply1 id_9
    , id_14,
    output tri1 id_10,
    input wire id_11,
    input wire id_12
);
  assign id_5 = id_11 & id_3;
  supply1 id_15 = 1'b0 == id_8;
  module_0(
      id_0, id_0, id_4, id_4, id_10, id_4, id_7, id_4
  );
endmodule
