memory0, Notice: memory controller's region is larger than the backend's mem_size, controller is limiting accessible memory to mem_size
Region: start=0, end=18446744073709551615, interleaveStep=256, interleaveSize=128. MemSize: 536870912B
memory1, Notice: memory controller's region is larger than the backend's mem_size, controller is limiting accessible memory to mem_size
Region: start=128, end=18446744073709551615, interleaveStep=256, interleaveSize=128. MemSize: 536870912B
ScratchCPU core1 Finished after 500 issued memory events, 500 returned, 1282 cycles
ScratchCPU core0 Finished after 500 issued memory events, 500 returned, 1268 cycles
 scratch0:backendConvertor.cycles_with_issue : Accumulator : Sum.u64 = 354; SumSQ.u64 = 354; Count.u64 = 354; Min.u64 = 1; Max.u64 = 1; 
 scratch0:backendConvertor.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch0:backendConvertor.total_cycles : Accumulator : Sum.u64 = 2564; SumSQ.u64 = 2564; Count.u64 = 2564; Min.u64 = 1; Max.u64 = 1; 
 scratch0:backendConvertor.requests_received_GetS : Accumulator : Sum.u64 = 255; SumSQ.u64 = 255; Count.u64 = 255; Min.u64 = 1; Max.u64 = 1; 
 scratch0:backendConvertor.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch0:backendConvertor.requests_received_GetX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch0:backendConvertor.requests_received_PutM : Accumulator : Sum.u64 = 99; SumSQ.u64 = 99; Count.u64 = 99; Min.u64 = 1; Max.u64 = 1; 
 scratch0:backendConvertor.latency_GetS : Accumulator : Sum.u64 = 5420; SumSQ.u64 = 115306; Count.u64 = 255; Min.u64 = 21; Max.u64 = 25; 
 scratch0:backendConvertor.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch0:backendConvertor.latency_GetX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch0:backendConvertor.latency_PutM : Accumulator : Sum.u64 = 2115; SumSQ.u64 = 45227; Count.u64 = 99; Min.u64 = 21; Max.u64 = 24; 
 scratch0.request_received_scratch_read : Accumulator : Sum.u64 = 164; SumSQ.u64 = 164; Count.u64 = 164; Min.u64 = 1; Max.u64 = 1; 
 scratch0.request_received_scratch_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch0.request_received_remote_read : Accumulator : Sum.u64 = 80; SumSQ.u64 = 80; Count.u64 = 80; Min.u64 = 1; Max.u64 = 1; 
 scratch0.request_received_remote_write : Accumulator : Sum.u64 = 87; SumSQ.u64 = 87; Count.u64 = 87; Min.u64 = 1; Max.u64 = 1; 
 scratch0.request_received_scratch_get : Accumulator : Sum.u64 = 86; SumSQ.u64 = 86; Count.u64 = 86; Min.u64 = 1; Max.u64 = 1; 
 scratch0.request_received_scratch_put : Accumulator : Sum.u64 = 83; SumSQ.u64 = 83; Count.u64 = 83; Min.u64 = 1; Max.u64 = 1; 
 scratch0.request_issued_scratch_read : Accumulator : Sum.u64 = 255; SumSQ.u64 = 255; Count.u64 = 255; Min.u64 = 1; Max.u64 = 1; 
 scratch0.request_issued_scratch_write : Accumulator : Sum.u64 = 99; SumSQ.u64 = 99; Count.u64 = 99; Min.u64 = 1; Max.u64 = 1; 
 scratch0:memlink.packet_latency : Accumulator : Sum.u64 = 376; SumSQ.u64 = 1032; Count.u64 = 166; Min.u64 = 0; Max.u64 = 7; 
 scratch0:memlink.send_bit_count : Accumulator : Sum.u64 = 59776; SumSQ.u64 = 30706816; Count.u64 = 336; Min.u64 = 64; Max.u64 = 1088; 
 scratch0:memlink.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch0:memlink.idle_time : Accumulator : Sum.u64 = 494580; SumSQ.u64 = 4870959600; Count.u64 = 129; Min.u64 = 40; Max.u64 = 45200; 
 scratch1:backendConvertor.cycles_with_issue : Accumulator : Sum.u64 = 351; SumSQ.u64 = 351; Count.u64 = 351; Min.u64 = 1; Max.u64 = 1; 
 scratch1:backendConvertor.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch1:backendConvertor.total_cycles : Accumulator : Sum.u64 = 2564; SumSQ.u64 = 2564; Count.u64 = 2564; Min.u64 = 1; Max.u64 = 1; 
 scratch1:backendConvertor.requests_received_GetS : Accumulator : Sum.u64 = 256; SumSQ.u64 = 256; Count.u64 = 256; Min.u64 = 1; Max.u64 = 1; 
 scratch1:backendConvertor.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch1:backendConvertor.requests_received_GetX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch1:backendConvertor.requests_received_PutM : Accumulator : Sum.u64 = 95; SumSQ.u64 = 95; Count.u64 = 95; Min.u64 = 1; Max.u64 = 1; 
 scratch1:backendConvertor.latency_GetS : Accumulator : Sum.u64 = 5428; SumSQ.u64 = 115142; Count.u64 = 256; Min.u64 = 21; Max.u64 = 23; 
 scratch1:backendConvertor.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch1:backendConvertor.latency_GetX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch1:backendConvertor.latency_PutM : Accumulator : Sum.u64 = 1993; SumSQ.u64 = 42275; Count.u64 = 94; Min.u64 = 21; Max.u64 = 23; 
 scratch1.request_received_scratch_read : Accumulator : Sum.u64 = 150; SumSQ.u64 = 150; Count.u64 = 150; Min.u64 = 1; Max.u64 = 1; 
 scratch1.request_received_scratch_write : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch1.request_received_remote_read : Accumulator : Sum.u64 = 78; SumSQ.u64 = 78; Count.u64 = 78; Min.u64 = 1; Max.u64 = 1; 
 scratch1.request_received_remote_write : Accumulator : Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
 scratch1.request_received_scratch_get : Accumulator : Sum.u64 = 85; SumSQ.u64 = 85; Count.u64 = 85; Min.u64 = 1; Max.u64 = 1; 
 scratch1.request_received_scratch_put : Accumulator : Sum.u64 = 93; SumSQ.u64 = 93; Count.u64 = 93; Min.u64 = 1; Max.u64 = 1; 
 scratch1.request_issued_scratch_read : Accumulator : Sum.u64 = 256; SumSQ.u64 = 256; Count.u64 = 256; Min.u64 = 1; Max.u64 = 1; 
 scratch1.request_issued_scratch_write : Accumulator : Sum.u64 = 95; SumSQ.u64 = 95; Count.u64 = 95; Min.u64 = 1; Max.u64 = 1; 
 scratch1:memlink.packet_latency : Accumulator : Sum.u64 = 361; SumSQ.u64 = 991; Count.u64 = 163; Min.u64 = 0; Max.u64 = 7; 
 scratch1:memlink.send_bit_count : Accumulator : Sum.u64 = 68696; SumSQ.u64 = 39192768; Count.u64 = 350; Min.u64 = 64; Max.u64 = 1088; 
 scratch1:memlink.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 scratch1:memlink.idle_time : Accumulator : Sum.u64 = 491780; SumSQ.u64 = 3546770000; Count.u64 = 129; Min.u64 = 320; Max.u64 = 25920; 
 memory0.requests_received_GetS : Accumulator : Sum.u64 = 148; SumSQ.u64 = 148; Count.u64 = 148; Min.u64 = 1; Max.u64 = 1; 
 memory0.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory0.requests_received_GetX : Accumulator : Sum.u64 = 82; SumSQ.u64 = 82; Count.u64 = 82; Min.u64 = 1; Max.u64 = 1; 
 memory0.requests_received_Write : Accumulator : Sum.u64 = 77; SumSQ.u64 = 77; Count.u64 = 77; Min.u64 = 1; Max.u64 = 1; 
 memory0.requests_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory0.outstanding_requests : Accumulator : Sum.u64 = 23377; SumSQ.u64 = 461783; Count.u64 = 1282; Min.u64 = 0; Max.u64 = 30; 
 memory0.latency_GetS : Accumulator : Sum.u64 = 11272; SumSQ.u64 = 858524; Count.u64 = 148; Min.u64 = 76; Max.u64 = 78; 
 memory0.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory0.latency_GetX : Accumulator : Sum.u64 = 6241; SumSQ.u64 = 475009; Count.u64 = 82; Min.u64 = 76; Max.u64 = 77; 
 memory0.latency_Write : Accumulator : Sum.u64 = 5864; SumSQ.u64 = 446588; Count.u64 = 77; Min.u64 = 76; Max.u64 = 77; 
 memory0.latency_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory0.cycles_with_issue : Accumulator : Sum.u64 = 343; SumSQ.u64 = 343; Count.u64 = 343; Min.u64 = 1; Max.u64 = 1; 
 memory0.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory0.total_cycles : Accumulator : Sum.u64 = 1282; SumSQ.u64 = 1643524; Count.u64 = 1; Min.u64 = 1282; Max.u64 = 1282; 
 memory0:cpulink.packet_latency : Accumulator : Sum.u64 = 1011; SumSQ.u64 = 4729; Count.u64 = 307; Min.u64 = 0; Max.u64 = 16; 
 memory0:cpulink.send_bit_count : Accumulator : Sum.u64 = 44792; SumSQ.u64 = 30420544; Count.u64 = 148; Min.u64 = 72; Max.u64 = 1088; 
 memory0:cpulink.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory0:cpulink.idle_time : Accumulator : Sum.u64 = 310800; SumSQ.u64 = 1968024800; Count.u64 = 94; Min.u64 = 180; Max.u64 = 18240; 
 memory1.requests_received_GetS : Accumulator : Sum.u64 = 181; SumSQ.u64 = 181; Count.u64 = 181; Min.u64 = 1; Max.u64 = 1; 
 memory1.requests_received_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory1.requests_received_GetX : Accumulator : Sum.u64 = 94; SumSQ.u64 = 94; Count.u64 = 94; Min.u64 = 1; Max.u64 = 1; 
 memory1.requests_received_Write : Accumulator : Sum.u64 = 104; SumSQ.u64 = 104; Count.u64 = 104; Min.u64 = 1; Max.u64 = 1; 
 memory1.requests_received_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory1.outstanding_requests : Accumulator : Sum.u64 = 28861; SumSQ.u64 = 717103; Count.u64 = 1282; Min.u64 = 0; Max.u64 = 42; 
 memory1.latency_GetS : Accumulator : Sum.u64 = 13784; SumSQ.u64 = 1049740; Count.u64 = 181; Min.u64 = 76; Max.u64 = 77; 
 memory1.latency_GetSX : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory1.latency_GetX : Accumulator : Sum.u64 = 7162; SumSQ.u64 = 545700; Count.u64 = 94; Min.u64 = 76; Max.u64 = 78; 
 memory1.latency_Write : Accumulator : Sum.u64 = 7915; SumSQ.u64 = 602387; Count.u64 = 104; Min.u64 = 76; Max.u64 = 77; 
 memory1.latency_PutM : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory1.cycles_with_issue : Accumulator : Sum.u64 = 424; SumSQ.u64 = 424; Count.u64 = 424; Min.u64 = 1; Max.u64 = 1; 
 memory1.cycles_attempted_issue_but_rejected : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory1.total_cycles : Accumulator : Sum.u64 = 1282; SumSQ.u64 = 1643524; Count.u64 = 1; Min.u64 = 1282; Max.u64 = 1282; 
 memory1:cpulink.packet_latency : Accumulator : Sum.u64 = 1394; SumSQ.u64 = 7540; Count.u64 = 379; Min.u64 = 0; Max.u64 = 16; 
 memory1:cpulink.send_bit_count : Accumulator : Sum.u64 = 57536; SumSQ.u64 = 37369984; Count.u64 = 181; Min.u64 = 72; Max.u64 = 1088; 
 memory1:cpulink.output_port_stalls : Accumulator : Sum.u64 = 0; SumSQ.u64 = 0; Count.u64 = 0; Min.u64 = 0; Max.u64 = 0; 
 memory1:cpulink.idle_time : Accumulator : Sum.u64 = 329980; SumSQ.u64 = 1895143600; Count.u64 = 110; Min.u64 = 140; Max.u64 = 14560; 
Simulation is complete, simulated time: 1.282 us
