; Listing generated by Microsoft (R) Optimizing Compiler Version 17.00.50727.1 

include listing.inc

INCLUDELIB LIBCMT
INCLUDELIB OLDNAMES

CONST	SEGMENT
$SG3521	DB	'MSI found for this device', 0aH, 00H
	ORG $+5
$SG3526	DB	'MSI_Address -> %x , %x', 0aH, 00H
$SG3532	DB	'64Bit msi', 0aH, 00H
	ORG $+5
$SG3534	DB	'Maskable msi', 0aH, 00H
	ORG $+2
$SG3536	DB	'MSI-X found for this device', 0aH, 00H
CONST	ENDS
PUBLIC	pci_express_scan_class
PUBLIC	pci_express_read
PUBLIC	pci_express_read2
PUBLIC	pci_express_write
PUBLIC	pci_express_write2
PUBLIC	pcie_alloc_msi
PUBLIC	?pci_express_get_device@@YA_KGGGG@Z		; pci_express_get_device
PUBLIC	??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>
PUBLIC	??$raw_offset@PECEPEA_K@@YAPECEPEA_KH@Z		; raw_offset<unsigned char volatile * __ptr64,unsigned __int64 * __ptr64>
PUBLIC	??$raw_offset@PECGPEA_K@@YAPECGPEA_KH@Z		; raw_offset<unsigned short volatile * __ptr64,unsigned __int64 * __ptr64>
PUBLIC	??$raw_offset@PECIPEA_K@@YAPECIPEA_KH@Z		; raw_offset<unsigned int volatile * __ptr64,unsigned __int64 * __ptr64>
PUBLIC	??$raw_offset@PECE_K@@YAPECE_KH@Z		; raw_offset<unsigned char volatile * __ptr64,unsigned __int64>
PUBLIC	??$raw_offset@PECG_K@@YAPECG_KH@Z		; raw_offset<unsigned short volatile * __ptr64,unsigned __int64>
PUBLIC	??$raw_offset@PECI_K@@YAPECI_KH@Z		; raw_offset<unsigned int volatile * __ptr64,unsigned __int64>
PUBLIC	??$raw_offset@PEC_K_K@@YAPEC_K_KH@Z		; raw_offset<unsigned __int64 volatile * __ptr64,unsigned __int64>
EXTRN	pci_read:PROC
EXTRN	pci_scan_class:PROC
EXTRN	pci_write:PROC
EXTRN	?acpi_pcie_supported@@YA_NXZ:PROC		; acpi_pcie_supported
EXTRN	?acpi_get_mcfg@@YAPEAUacpiMcfg@@XZ:PROC		; acpi_get_mcfg
EXTRN	printf:PROC
EXTRN	?cpu_msi_address@@YA_KPEA_K_KIEE@Z:PROC		; cpu_msi_address
EXTRN	__ImageBase:BYTE
pdata	SEGMENT
$pdata$pci_express_scan_class DD imagerel $LN19
	DD	imagerel $LN19+375
	DD	imagerel $unwind$pci_express_scan_class
$pdata$pci_express_read DD imagerel $LN35
	DD	imagerel $LN35+650
	DD	imagerel $unwind$pci_express_read
$pdata$pci_express_read2 DD imagerel $LN9
	DD	imagerel $LN9+200
	DD	imagerel $unwind$pci_express_read2
$pdata$pci_express_write DD imagerel $LN35
	DD	imagerel $LN35+618
	DD	imagerel $unwind$pci_express_write
$pdata$pci_express_write2 DD imagerel $LN9
	DD	imagerel $LN9+160
	DD	imagerel $unwind$pci_express_write2
$pdata$pcie_alloc_msi DD imagerel $LN15
	DD	imagerel $LN15+761
	DD	imagerel $unwind$pcie_alloc_msi
$pdata$?pci_express_get_device@@YA_KGGGG@Z DD imagerel $LN7
	DD	imagerel $LN7+234
	DD	imagerel $unwind$?pci_express_get_device@@YA_KGGGG@Z
pdata	ENDS
xdata	SEGMENT
$unwind$pci_express_scan_class DD 010c01H
	DD	0a20cH
$unwind$pci_express_read DD 010d01H
	DD	0820dH
$unwind$pci_express_read2 DD 011201H
	DD	06212H
$unwind$pci_express_write DD 011201H
	DD	06212H
$unwind$pci_express_write2 DD 011701H
	DD	06217H
$unwind$pcie_alloc_msi DD 021101H
	DD	0110111H
$unwind$?pci_express_get_device@@YA_KGGGG@Z DD 011a01H
	DD	0821aH
xdata	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\include\stdint.h
;	COMDAT ??$raw_offset@PEC_K_K@@YAPEC_K_KH@Z
_TEXT	SEGMENT
p1$ = 8
offset$ = 16
??$raw_offset@PEC_K_K@@YAPEC_K_KH@Z PROC		; raw_offset<unsigned __int64 volatile * __ptr64,unsigned __int64>, COMDAT

; 183  : 	{

	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx

; 184  : 		return (T) ((size_t)p1 + offset);

	movsxd	rax, DWORD PTR offset$[rsp]
	mov	rcx, QWORD PTR p1$[rsp]
	add	rcx, rax
	mov	rax, rcx

; 185  : 	};

	ret	0
??$raw_offset@PEC_K_K@@YAPEC_K_KH@Z ENDP		; raw_offset<unsigned __int64 volatile * __ptr64,unsigned __int64>
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\include\stdint.h
;	COMDAT ??$raw_offset@PECI_K@@YAPECI_KH@Z
_TEXT	SEGMENT
p1$ = 8
offset$ = 16
??$raw_offset@PECI_K@@YAPECI_KH@Z PROC			; raw_offset<unsigned int volatile * __ptr64,unsigned __int64>, COMDAT

; 183  : 	{

	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx

; 184  : 		return (T) ((size_t)p1 + offset);

	movsxd	rax, DWORD PTR offset$[rsp]
	mov	rcx, QWORD PTR p1$[rsp]
	add	rcx, rax
	mov	rax, rcx

; 185  : 	};

	ret	0
??$raw_offset@PECI_K@@YAPECI_KH@Z ENDP			; raw_offset<unsigned int volatile * __ptr64,unsigned __int64>
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\include\stdint.h
;	COMDAT ??$raw_offset@PECG_K@@YAPECG_KH@Z
_TEXT	SEGMENT
p1$ = 8
offset$ = 16
??$raw_offset@PECG_K@@YAPECG_KH@Z PROC			; raw_offset<unsigned short volatile * __ptr64,unsigned __int64>, COMDAT

; 183  : 	{

	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx

; 184  : 		return (T) ((size_t)p1 + offset);

	movsxd	rax, DWORD PTR offset$[rsp]
	mov	rcx, QWORD PTR p1$[rsp]
	add	rcx, rax
	mov	rax, rcx

; 185  : 	};

	ret	0
??$raw_offset@PECG_K@@YAPECG_KH@Z ENDP			; raw_offset<unsigned short volatile * __ptr64,unsigned __int64>
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\include\stdint.h
;	COMDAT ??$raw_offset@PECE_K@@YAPECE_KH@Z
_TEXT	SEGMENT
p1$ = 8
offset$ = 16
??$raw_offset@PECE_K@@YAPECE_KH@Z PROC			; raw_offset<unsigned char volatile * __ptr64,unsigned __int64>, COMDAT

; 183  : 	{

	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx

; 184  : 		return (T) ((size_t)p1 + offset);

	movsxd	rax, DWORD PTR offset$[rsp]
	mov	rcx, QWORD PTR p1$[rsp]
	add	rcx, rax
	mov	rax, rcx

; 185  : 	};

	ret	0
??$raw_offset@PECE_K@@YAPECE_KH@Z ENDP			; raw_offset<unsigned char volatile * __ptr64,unsigned __int64>
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\include\stdint.h
;	COMDAT ??$raw_offset@PECIPEA_K@@YAPECIPEA_KH@Z
_TEXT	SEGMENT
p1$ = 8
offset$ = 16
??$raw_offset@PECIPEA_K@@YAPECIPEA_KH@Z PROC		; raw_offset<unsigned int volatile * __ptr64,unsigned __int64 * __ptr64>, COMDAT

; 183  : 	{

	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx

; 184  : 		return (T) ((size_t)p1 + offset);

	movsxd	rax, DWORD PTR offset$[rsp]
	mov	rcx, QWORD PTR p1$[rsp]
	add	rcx, rax
	mov	rax, rcx

; 185  : 	};

	ret	0
??$raw_offset@PECIPEA_K@@YAPECIPEA_KH@Z ENDP		; raw_offset<unsigned int volatile * __ptr64,unsigned __int64 * __ptr64>
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\include\stdint.h
;	COMDAT ??$raw_offset@PECGPEA_K@@YAPECGPEA_KH@Z
_TEXT	SEGMENT
p1$ = 8
offset$ = 16
??$raw_offset@PECGPEA_K@@YAPECGPEA_KH@Z PROC		; raw_offset<unsigned short volatile * __ptr64,unsigned __int64 * __ptr64>, COMDAT

; 183  : 	{

	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx

; 184  : 		return (T) ((size_t)p1 + offset);

	movsxd	rax, DWORD PTR offset$[rsp]
	mov	rcx, QWORD PTR p1$[rsp]
	add	rcx, rax
	mov	rax, rcx

; 185  : 	};

	ret	0
??$raw_offset@PECGPEA_K@@YAPECGPEA_KH@Z ENDP		; raw_offset<unsigned short volatile * __ptr64,unsigned __int64 * __ptr64>
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\include\stdint.h
;	COMDAT ??$raw_offset@PECEPEA_K@@YAPECEPEA_KH@Z
_TEXT	SEGMENT
p1$ = 8
offset$ = 16
??$raw_offset@PECEPEA_K@@YAPECEPEA_KH@Z PROC		; raw_offset<unsigned char volatile * __ptr64,unsigned __int64 * __ptr64>, COMDAT

; 183  : 	{

	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx

; 184  : 		return (T) ((size_t)p1 + offset);

	movsxd	rax, DWORD PTR offset$[rsp]
	mov	rcx, QWORD PTR p1$[rsp]
	add	rcx, rax
	mov	rax, rcx

; 185  : 	};

	ret	0
??$raw_offset@PECEPEA_K@@YAPECEPEA_KH@Z ENDP		; raw_offset<unsigned char volatile * __ptr64,unsigned __int64 * __ptr64>
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\include\stdint.h
;	COMDAT ??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z
_TEXT	SEGMENT
p1$ = 8
??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z PROC ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>, COMDAT

; 187  : 	{

	mov	QWORD PTR [rsp+8], rcx

; 188  : 		return (T) (&p1[1]);

	mov	eax, 44					; 0000002cH
	imul	rax, 1
	mov	rcx, QWORD PTR p1$[rsp]
	add	rcx, rax
	mov	rax, rcx

; 189  : 	};

	ret	0
??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z ENDP ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pcie.cpp
_TEXT	SEGMENT
allocs$ = 32
addr$ = 40
mcfg$ = 48
segment$ = 80
bus$ = 88
device$ = 96
function$ = 104
?pci_express_get_device@@YA_KGGGG@Z PROC		; pci_express_get_device

; 39   : uint64_t pci_express_get_device (uint16_t segment, uint16_t bus, uint16_t device, uint16_t function) {

$LN7:
	mov	WORD PTR [rsp+32], r9w
	mov	WORD PTR [rsp+24], r8w
	mov	WORD PTR [rsp+16], dx
	mov	WORD PTR [rsp+8], cx
	sub	rsp, 72					; 00000048H

; 40   : 	if (bus > 255)

	movzx	eax, WORD PTR bus$[rsp]
	cmp	eax, 255				; 000000ffH
	jle	SHORT $LN4@pci_expres

; 41   : 		return 0;

	xor	eax, eax
	jmp	$LN5@pci_expres
$LN4@pci_expres:

; 42   : 	if (device > 31)

	movzx	eax, WORD PTR device$[rsp]
	cmp	eax, 31
	jle	SHORT $LN3@pci_expres

; 43   : 		return 0;

	xor	eax, eax
	jmp	$LN5@pci_expres
$LN3@pci_expres:

; 44   : 	if (function > 7)

	movzx	eax, WORD PTR function$[rsp]
	cmp	eax, 7
	jle	SHORT $LN2@pci_expres

; 45   : 		return 0;

	xor	eax, eax
	jmp	$LN5@pci_expres
$LN2@pci_expres:

; 46   : 
; 47   : 	uint64_t addr = 0;

	mov	QWORD PTR addr$[rsp], 0

; 48   : 	acpiMcfg *mcfg = acpi_get_mcfg();

	call	?acpi_get_mcfg@@YAPEAUacpiMcfg@@XZ	; acpi_get_mcfg
	mov	QWORD PTR mcfg$[rsp], rax

; 49   : 	acpiMcfgAlloc *allocs = mem_after<acpiMcfgAlloc*>(mcfg);

	mov	rcx, QWORD PTR mcfg$[rsp]
	call	??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>
	mov	QWORD PTR allocs$[rsp], rax

; 50   : 	if (allocs->startBusNum <= bus && bus <= allocs->endBusNum) {

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+10]
	movzx	ecx, WORD PTR bus$[rsp]
	cmp	eax, ecx
	jg	SHORT $LN1@pci_expres
	movzx	eax, WORD PTR bus$[rsp]
	mov	rcx, QWORD PTR allocs$[rsp]
	movzx	ecx, BYTE PTR [rcx+11]
	cmp	eax, ecx
	jg	SHORT $LN1@pci_expres

; 51   : 		addr = allocs->baseAddress + ((bus - allocs->startBusNum) << 20) | (device << 15) | (function << 12);

	movzx	eax, WORD PTR bus$[rsp]
	mov	rcx, QWORD PTR allocs$[rsp]
	movzx	ecx, BYTE PTR [rcx+10]
	sub	eax, ecx
	shl	eax, 20
	cdqe
	mov	rcx, QWORD PTR allocs$[rsp]
	mov	rcx, QWORD PTR [rcx]
	add	rcx, rax
	mov	rax, rcx
	movzx	ecx, WORD PTR device$[rsp]
	shl	ecx, 15
	movsxd	rcx, ecx
	or	rax, rcx
	movzx	ecx, WORD PTR function$[rsp]
	shl	ecx, 12
	movsxd	rcx, ecx
	or	rax, rcx
	mov	QWORD PTR addr$[rsp], rax

; 52   : 		return addr;

	mov	rax, QWORD PTR addr$[rsp]
	jmp	SHORT $LN5@pci_expres
$LN1@pci_expres:

; 53   : 	}
; 54   : 
; 55   : 	return 0xFFFFFFFF;

	mov	eax, -1					; ffffffffH
$LN5@pci_expres:

; 56   : }

	add	rsp, 72					; 00000048H
	ret	0
?pci_express_get_device@@YA_KGGGG@Z ENDP		; pci_express_get_device
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pcie.cpp
_TEXT	SEGMENT
cap_reg$1 = 48
msi_reg$2 = 52
maskcap$3 = 56
bit64_cap$4 = 57
mscntrl$5 = 60
capptr$6 = 64
msi_addr$7 = 68
tv151 = 72
tv155 = 76
status$ = 80
msi_add$8 = 88
data_offset$9 = 96
msi_data$10 = 104
debug_addr$11 = 112
device$ = 144
vector$ = 152
pcie_alloc_msi PROC

; 311  : void pcie_alloc_msi (uint64_t device, size_t vector) {

$LN15:
	mov	QWORD PTR [rsp+16], rdx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 136				; 00000088H

; 312  : 	if (acpi_pcie_supported() == false)

	call	?acpi_pcie_supported@@YA_NXZ		; acpi_pcie_supported
	movzx	eax, al
	test	eax, eax
	jne	SHORT $LN8@pcie_alloc

; 313  : 		return;

	jmp	$LN9@pcie_alloc
$LN8@pcie_alloc:

; 314  : 
; 315  : 	uint64_t status = pci_express_read2 (device,PCI_COMMAND, 4);

	mov	r8d, 4
	mov	edx, 4
	mov	rcx, QWORD PTR device$[rsp]
	call	pci_express_read2
	mov	QWORD PTR status$[rsp], rax

; 316  : 	status >>= 16;

	mov	rax, QWORD PTR status$[rsp]
	shr	rax, 16
	mov	QWORD PTR status$[rsp], rax

; 317  : 	if ((status & (1<<4)) != 0) {

	mov	rax, QWORD PTR status$[rsp]
	and	rax, 16
	test	rax, rax
	je	$LN7@pcie_alloc

; 318  : 		uint32_t capptr = pci_express_read2(device,PCI_CAPABILITIES_PTR, 4);

	mov	r8d, 4
	mov	edx, 52					; 00000034H
	mov	rcx, QWORD PTR device$[rsp]
	call	pci_express_read2
	mov	DWORD PTR capptr$6[rsp], eax

; 319  : 		capptr &= 0xFF; 

	mov	eax, DWORD PTR capptr$6[rsp]
	and	eax, 255				; 000000ffH
	mov	DWORD PTR capptr$6[rsp], eax

; 320  : 		uint32_t cap_reg = 0;

	mov	DWORD PTR cap_reg$1[rsp], 0

; 321  : 		uint32_t msi_reg = 0;

	mov	DWORD PTR msi_reg$2[rsp], 0
$LN6@pcie_alloc:

; 322  : 		while (capptr != 0) {

	cmp	DWORD PTR capptr$6[rsp], 0
	je	$LN5@pcie_alloc

; 323  : 			cap_reg = pci_express_read2(device,capptr, 4);

	mov	r8d, 4
	mov	edx, DWORD PTR capptr$6[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	pci_express_read2
	mov	DWORD PTR cap_reg$1[rsp], eax

; 324  : 			if ((cap_reg & 0xff) == 0x5) {

	mov	eax, DWORD PTR cap_reg$1[rsp]
	and	eax, 255				; 000000ffH
	cmp	eax, 5
	jne	$LN4@pcie_alloc

; 325  : 				printf ("MSI found for this device\n");

	lea	rcx, OFFSET FLAT:$SG3521
	call	printf

; 326  : 				msi_reg = cap_reg;

	mov	eax, DWORD PTR cap_reg$1[rsp]
	mov	DWORD PTR msi_reg$2[rsp], eax

; 327  : 
; 328  : 			
; 329  : 				uint32_t mscntrl = cap_reg >> 16;

	mov	eax, DWORD PTR cap_reg$1[rsp]
	shr	eax, 16
	mov	DWORD PTR mscntrl$5[rsp], eax

; 330  : 	
; 331  : 				uint64_t msi_data;
; 332  : 				uint32_t msi_addr = cpu_msi_address(&msi_data,vector,0,1,0);

	mov	BYTE PTR [rsp+32], 0
	mov	r9b, 1
	xor	r8d, r8d
	mov	rdx, QWORD PTR vector$[rsp]
	lea	rcx, QWORD PTR msi_data$10[rsp]
	call	?cpu_msi_address@@YA_KPEA_K_KIEE@Z	; cpu_msi_address
	mov	DWORD PTR msi_addr$7[rsp], eax

; 333  : 			
; 334  : 				pci_express_write2(device,msi_reg + 0x4, 4,msi_addr);

	mov	eax, DWORD PTR msi_addr$7[rsp]
	mov	ecx, DWORD PTR msi_reg$2[rsp]
	add	ecx, 4
	mov	r9d, eax
	mov	r8d, 4
	mov	edx, ecx
	mov	rcx, QWORD PTR device$[rsp]
	call	pci_express_write2

; 335  : 			
; 336  : 				uint32_t msi_add = pci_express_read2(device, msi_reg + 0x4, 4);

	mov	eax, DWORD PTR msi_reg$2[rsp]
	add	eax, 4
	mov	r8d, 4
	mov	edx, eax
	mov	rcx, QWORD PTR device$[rsp]
	call	pci_express_read2
	mov	DWORD PTR msi_add$8[rsp], eax

; 337  : 				printf ("MSI_Address -> %x , %x\n", msi_add, msi_addr);

	mov	r8d, DWORD PTR msi_addr$7[rsp]
	mov	edx, DWORD PTR msi_add$8[rsp]
	lea	rcx, OFFSET FLAT:$SG3526
	call	printf

; 338  : 
; 339  : 				uint64_t debug_addr = pci_express_read2(device, msi_reg + 0x4, 4);

	mov	eax, DWORD PTR msi_reg$2[rsp]
	add	eax, 4
	mov	r8d, 4
	mov	edx, eax
	mov	rcx, QWORD PTR device$[rsp]
	call	pci_express_read2
	mov	QWORD PTR debug_addr$11[rsp], rax

; 340  : 		
; 341  : 				
; 342  : 				bool bit64_cap = ((mscntrl & (1<<7)) != 0);

	mov	eax, DWORD PTR mscntrl$5[rsp]
	and	eax, 128				; 00000080H
	test	eax, eax
	je	SHORT $LN11@pcie_alloc
	mov	DWORD PTR tv151[rsp], 1
	jmp	SHORT $LN12@pcie_alloc
$LN11@pcie_alloc:
	mov	DWORD PTR tv151[rsp], 0
$LN12@pcie_alloc:
	movzx	eax, BYTE PTR tv151[rsp]
	mov	BYTE PTR bit64_cap$4[rsp], al

; 343  : 				bool maskcap = ((mscntrl & (1<<8)) != 0);

	mov	eax, DWORD PTR mscntrl$5[rsp]
	and	eax, 256				; 00000100H
	test	eax, eax
	je	SHORT $LN13@pcie_alloc
	mov	DWORD PTR tv155[rsp], 1
	jmp	SHORT $LN14@pcie_alloc
$LN13@pcie_alloc:
	mov	DWORD PTR tv155[rsp], 0
$LN14@pcie_alloc:
	movzx	eax, BYTE PTR tv155[rsp]
	mov	BYTE PTR maskcap$3[rsp], al

; 344  : 
; 345  : 				uint64_t data_offset = 8;

	mov	QWORD PTR data_offset$9[rsp], 8

; 346  : 				if (bit64_cap){

	movzx	eax, BYTE PTR bit64_cap$4[rsp]
	test	eax, eax
	je	SHORT $LN3@pcie_alloc

; 347  : 					pci_express_write2(device, (msi_reg + 0x8),4,(msi_addr >> 32));

	mov	eax, DWORD PTR msi_addr$7[rsp]
	shr	eax, 32					; 00000020H
	mov	eax, eax
	mov	ecx, DWORD PTR msi_reg$2[rsp]
	add	ecx, 8
	mov	r9d, eax
	mov	r8d, 4
	mov	edx, ecx
	mov	rcx, QWORD PTR device$[rsp]
	call	pci_express_write2

; 348  : 					printf ("64Bit msi\n");

	lea	rcx, OFFSET FLAT:$SG3532
	call	printf

; 349  : 					data_offset = 0xC;

	mov	QWORD PTR data_offset$9[rsp], 12
$LN3@pcie_alloc:

; 350  : 				}
; 351  : 				pci_express_write2(device,(msi_reg + data_offset),4,msi_data);

	mov	eax, DWORD PTR msi_reg$2[rsp]
	add	rax, QWORD PTR data_offset$9[rsp]
	mov	r9, QWORD PTR msi_data$10[rsp]
	mov	r8d, 4
	mov	edx, eax
	mov	rcx, QWORD PTR device$[rsp]
	call	pci_express_write2

; 352  : 				if (maskcap){

	movzx	eax, BYTE PTR maskcap$3[rsp]
	test	eax, eax
	je	SHORT $LN2@pcie_alloc

; 353  : 					pci_express_write2(device, msi_reg + 0x10,4, 0);

	mov	eax, DWORD PTR msi_reg$2[rsp]
	add	eax, 16
	xor	r9d, r9d
	mov	r8d, 4
	mov	edx, eax
	mov	rcx, QWORD PTR device$[rsp]
	call	pci_express_write2

; 354  : 				
; 355  : 					printf ("Maskable msi\n");

	lea	rcx, OFFSET FLAT:$SG3534
	call	printf
$LN2@pcie_alloc:

; 356  : 				}
; 357  : 
; 358  : 				
; 359  : 				mscntrl |= 1;

	mov	eax, DWORD PTR mscntrl$5[rsp]
	or	eax, 1
	mov	DWORD PTR mscntrl$5[rsp], eax

; 360  : 				cap_reg = (cap_reg & UINT16_MAX) | (mscntrl << 16);

	mov	eax, DWORD PTR cap_reg$1[rsp]
	and	eax, 65535				; 0000ffffH
	mov	ecx, DWORD PTR mscntrl$5[rsp]
	shl	ecx, 16
	or	eax, ecx
	mov	DWORD PTR cap_reg$1[rsp], eax

; 361  : 				pci_express_write2(device, msi_reg, 4,cap_reg);

	mov	eax, DWORD PTR cap_reg$1[rsp]
	mov	r9d, eax
	mov	r8d, 4
	mov	edx, DWORD PTR msi_reg$2[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	pci_express_write2

; 362  : 				break;

	jmp	SHORT $LN5@pcie_alloc
$LN4@pcie_alloc:

; 363  : 			}
; 364  : 
; 365  : 			if ((cap_reg & 0xff)  == 0x11) {

	mov	eax, DWORD PTR cap_reg$1[rsp]
	and	eax, 255				; 000000ffH
	cmp	eax, 17
	jne	SHORT $LN1@pcie_alloc

; 366  : 				printf ("MSI-X found for this device\n");

	lea	rcx, OFFSET FLAT:$SG3536
	call	printf

; 367  : 				break;

	jmp	SHORT $LN5@pcie_alloc
$LN1@pcie_alloc:

; 368  : 			}
; 369  : 			capptr = ((cap_reg >> 8) & 0xff);   //((cap_reg >> 8) & 0xFF) / 4;

	mov	eax, DWORD PTR cap_reg$1[rsp]
	shr	eax, 8
	and	eax, 255				; 000000ffH
	mov	DWORD PTR capptr$6[rsp], eax

; 370  : 		}

	jmp	$LN6@pcie_alloc
$LN5@pcie_alloc:
$LN7@pcie_alloc:
$LN9@pcie_alloc:

; 371  : 	}
; 372  : }

	add	rsp, 136				; 00000088H
	ret	0
pcie_alloc_msi ENDP
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pcie.cpp
_TEXT	SEGMENT
address$ = 32
device$ = 64
reg$ = 72
size$ = 80
val$ = 88
pci_express_write2 PROC

; 259  : void pci_express_write2 (uint64_t device, int reg, int size,uint64_t val) {

$LN9:
	mov	QWORD PTR [rsp+32], r9
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 56					; 00000038H

; 260  : 	if(acpi_pcie_supported() == false) {

	call	?acpi_pcie_supported@@YA_NXZ		; acpi_pcie_supported
	movzx	eax, al
	test	eax, eax
	jne	SHORT $LN6@pci_expres

; 261  : 		return pci_write(device,reg, val);

	mov	r8d, DWORD PTR val$[rsp]
	mov	edx, DWORD PTR reg$[rsp]
	mov	ecx, DWORD PTR device$[rsp]
	call	pci_write
	jmp	SHORT $LN7@pci_expres
$LN6@pci_expres:

; 262  : 	}
; 263  : 
; 264  : 	size_t* address = (size_t*)device;

	mov	rax, QWORD PTR device$[rsp]
	mov	QWORD PTR address$[rsp], rax

; 265  : 	
; 266  : 	if (size == 1){

	cmp	DWORD PTR size$[rsp], 1
	jne	SHORT $LN5@pci_expres

; 267  : 		*raw_offset<volatile uint8_t*>(device, reg) = val;

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECE_K@@YAPECE_KH@Z	; raw_offset<unsigned char volatile * __ptr64,unsigned __int64>
	movzx	ecx, BYTE PTR val$[rsp]
	mov	BYTE PTR [rax], cl
	jmp	SHORT $LN4@pci_expres
$LN5@pci_expres:

; 268  : 	}else if (size == 2) {

	cmp	DWORD PTR size$[rsp], 2
	jne	SHORT $LN3@pci_expres

; 269  : 		*raw_offset<volatile uint16_t*>(device, reg) = val;

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECG_K@@YAPECG_KH@Z	; raw_offset<unsigned short volatile * __ptr64,unsigned __int64>
	movzx	ecx, WORD PTR val$[rsp]
	mov	WORD PTR [rax], cx
	jmp	SHORT $LN2@pci_expres
$LN3@pci_expres:

; 270  : 	}else if (size == 4) {

	cmp	DWORD PTR size$[rsp], 4
	jne	SHORT $LN1@pci_expres

; 271  : 		*raw_offset<volatile uint64_t*>(device, reg) = val;

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PEC_K_K@@YAPEC_K_KH@Z	; raw_offset<unsigned __int64 volatile * __ptr64,unsigned __int64>
	mov	rcx, QWORD PTR val$[rsp]
	mov	QWORD PTR [rax], rcx
$LN1@pci_expres:
$LN2@pci_expres:
$LN4@pci_expres:
$LN7@pci_expres:

; 272  : 	}
; 273  : }

	add	rsp, 56					; 00000038H
	ret	0
pci_express_write2 ENDP
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pcie.cpp
_TEXT	SEGMENT
size$ = 32
tv70 = 36
address$ = 40
device$ = 64
reg$ = 72
val$ = 80
pci_express_write PROC

; 173  : void pci_express_write (uint64_t device, int reg, uint32_t val) {

$LN35:
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 56					; 00000038H

; 174  : 	if(acpi_pcie_supported() == false) {

	call	?acpi_pcie_supported@@YA_NXZ		; acpi_pcie_supported
	movzx	eax, al
	test	eax, eax
	jne	SHORT $LN30@pci_expres

; 175  : 		return pci_write(device,reg, val);

	mov	r8d, DWORD PTR val$[rsp]
	mov	edx, DWORD PTR reg$[rsp]
	mov	ecx, DWORD PTR device$[rsp]
	call	pci_write
	jmp	$LN31@pci_expres
$LN30@pci_expres:

; 176  : 	}
; 177  : 
; 178  : 	size_t* address = (size_t*)device;

	mov	rax, QWORD PTR device$[rsp]
	mov	QWORD PTR address$[rsp], rax

; 179  : 	reg = reg;

	mov	eax, DWORD PTR reg$[rsp]
	mov	DWORD PTR reg$[rsp], eax

; 180  : 	int size = 0;

	mov	DWORD PTR size$[rsp], 0

; 181  : 	switch(reg) {

	mov	eax, DWORD PTR reg$[rsp]
	mov	DWORD PTR tv70[rsp], eax
	cmp	DWORD PTR tv70[rsp], 61			; 0000003dH
	ja	$LN6@pci_expres
	movsxd	rax, DWORD PTR tv70[rsp]
	lea	rcx, OFFSET FLAT:__ImageBase
	movzx	eax, BYTE PTR $LN33@pci_expres[rcx+rax]
	mov	eax, DWORD PTR $LN34@pci_expres[rcx+rax*4]
	add	rax, rcx
	jmp	rax
$LN27@pci_expres:

; 182  : 	case PCI_VENDOR_ID:
; 183  : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 184  : 		break;

	jmp	$LN28@pci_expres
$LN26@pci_expres:

; 185  : 	case PCI_DEVICE_ID:
; 186  : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 187  : 		break;

	jmp	$LN28@pci_expres
$LN25@pci_expres:

; 188  : 	case PCI_COMMAND:
; 189  : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 190  : 		break;

	jmp	$LN28@pci_expres
$LN24@pci_expres:

; 191  : 	case PCI_STATUS:
; 192  : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 193  : 		break;

	jmp	$LN28@pci_expres
$LN23@pci_expres:

; 194  : 	case PCI_REVISION_ID:
; 195  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 196  : 		break;

	jmp	$LN28@pci_expres
$LN22@pci_expres:

; 197  : 	case PCI_PROG_IF:
; 198  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 199  : 		break;

	jmp	$LN28@pci_expres
$LN21@pci_expres:

; 200  : 	case PCI_SUBCLASS:
; 201  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 202  : 		break;

	jmp	$LN28@pci_expres
$LN20@pci_expres:

; 203  : 	case PCI_CLASS:
; 204  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 205  : 		break;

	jmp	$LN28@pci_expres
$LN19@pci_expres:

; 206  : 	case PCI_CACHE_LINE_SIZE:
; 207  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 208  : 		break;

	jmp	$LN28@pci_expres
$LN18@pci_expres:

; 209  : 	case PCI_LATENCY_TIMER:
; 210  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 211  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN17@pci_expres:

; 212  : 	case PCI_HEADER_TYPE:
; 213  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 214  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN16@pci_expres:

; 215  : 	case PCI_BIST:
; 216  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 217  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN15@pci_expres:

; 218  : 	case PCI_BAR0:
; 219  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 220  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN14@pci_expres:

; 221  : 	case PCI_BAR1:
; 222  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 223  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN13@pci_expres:

; 224  : 	case PCI_BAR2:
; 225  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 226  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN12@pci_expres:

; 227  : 	case PCI_BAR3:
; 228  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 229  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN11@pci_expres:

; 230  : 	case PCI_BAR4:
; 231  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 232  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN10@pci_expres:

; 233  : 	case PCI_BAR5:
; 234  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 235  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN9@pci_expres:

; 236  : 	case PCI_CAPABILITIES_PTR:
; 237  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 238  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN8@pci_expres:

; 239  : 	case PCI_INTERRUPT_LINE:
; 240  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 241  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN7@pci_expres:

; 242  : 	case PCI_INTERRUPT_PIN:
; 243  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 244  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN6@pci_expres:

; 245  : 	default:
; 246  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4
$LN28@pci_expres:

; 247  : 		break;
; 248  : 	}
; 249  : 
; 250  : 	if (size == 1){

	cmp	DWORD PTR size$[rsp], 1
	jne	SHORT $LN5@pci_expres

; 251  : 		*raw_offset<volatile uint8_t*>(address, reg) = val;

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR address$[rsp]
	call	??$raw_offset@PECEPEA_K@@YAPECEPEA_KH@Z	; raw_offset<unsigned char volatile * __ptr64,unsigned __int64 * __ptr64>
	movzx	ecx, BYTE PTR val$[rsp]
	mov	BYTE PTR [rax], cl
	jmp	SHORT $LN4@pci_expres
$LN5@pci_expres:

; 252  : 	}else if (size == 2) {

	cmp	DWORD PTR size$[rsp], 2
	jne	SHORT $LN3@pci_expres

; 253  : 		*raw_offset<volatile uint16_t*>(address, reg) = val;

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR address$[rsp]
	call	??$raw_offset@PECGPEA_K@@YAPECGPEA_KH@Z	; raw_offset<unsigned short volatile * __ptr64,unsigned __int64 * __ptr64>
	movzx	ecx, WORD PTR val$[rsp]
	mov	WORD PTR [rax], cx
	jmp	SHORT $LN2@pci_expres
$LN3@pci_expres:

; 254  : 	}else if (size == 4) {

	cmp	DWORD PTR size$[rsp], 4
	jne	SHORT $LN1@pci_expres

; 255  : 		*raw_offset<volatile uint32_t*>(address, reg) = val;

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR address$[rsp]
	call	??$raw_offset@PECIPEA_K@@YAPECIPEA_KH@Z	; raw_offset<unsigned int volatile * __ptr64,unsigned __int64 * __ptr64>
	mov	ecx, DWORD PTR val$[rsp]
	mov	DWORD PTR [rax], ecx
$LN1@pci_expres:
$LN2@pci_expres:
$LN4@pci_expres:
$LN31@pci_expres:

; 256  : 	}
; 257  : }

	add	rsp, 56					; 00000038H
	ret	0
$LN34@pci_expres:
	DD	$LN27@pci_expres
	DD	$LN26@pci_expres
	DD	$LN25@pci_expres
	DD	$LN24@pci_expres
	DD	$LN23@pci_expres
	DD	$LN22@pci_expres
	DD	$LN21@pci_expres
	DD	$LN20@pci_expres
	DD	$LN19@pci_expres
	DD	$LN18@pci_expres
	DD	$LN17@pci_expres
	DD	$LN16@pci_expres
	DD	$LN15@pci_expres
	DD	$LN14@pci_expres
	DD	$LN13@pci_expres
	DD	$LN12@pci_expres
	DD	$LN11@pci_expres
	DD	$LN10@pci_expres
	DD	$LN9@pci_expres
	DD	$LN8@pci_expres
	DD	$LN7@pci_expres
	DD	$LN6@pci_expres
$LN33@pci_expres:
	DB	0
	DB	21
	DB	1
	DB	21
	DB	2
	DB	21
	DB	3
	DB	21
	DB	4
	DB	5
	DB	6
	DB	7
	DB	8
	DB	9
	DB	10
	DB	11
	DB	12
	DB	21
	DB	21
	DB	21
	DB	13
	DB	21
	DB	21
	DB	21
	DB	14
	DB	21
	DB	21
	DB	21
	DB	15
	DB	21
	DB	21
	DB	21
	DB	16
	DB	21
	DB	21
	DB	21
	DB	17
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	18
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	19
	DB	20
pci_express_write ENDP
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pcie.cpp
_TEXT	SEGMENT
result$ = 32
address$ = 40
device$ = 64
reg$ = 72
size$ = 80
pci_express_read2 PROC

; 150  : uint64_t pci_express_read2 (uint64_t device, int reg, int size) {

$LN9:
	mov	DWORD PTR [rsp+24], r8d
	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 56					; 00000038H

; 151  : 	if(acpi_pcie_supported() == false) {

	call	?acpi_pcie_supported@@YA_NXZ		; acpi_pcie_supported
	movzx	eax, al
	test	eax, eax
	jne	SHORT $LN6@pci_expres

; 152  : 		return pci_read(device,reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	ecx, DWORD PTR device$[rsp]
	call	pci_read
	mov	eax, eax
	jmp	$LN7@pci_expres
$LN6@pci_expres:

; 153  : 	}
; 154  : 
; 155  : 	size_t* address = (size_t*)device;

	mov	rax, QWORD PTR device$[rsp]
	mov	QWORD PTR address$[rsp], rax

; 156  : 	uint64_t result = 0;

	mov	QWORD PTR result$[rsp], 0

; 157  : 
; 158  : 	if (size == 1){

	cmp	DWORD PTR size$[rsp], 1
	jne	SHORT $LN5@pci_expres

; 159  : 		result = *raw_offset<volatile uint8_t*>(device, reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECE_K@@YAPECE_KH@Z	; raw_offset<unsigned char volatile * __ptr64,unsigned __int64>
	movzx	eax, BYTE PTR [rax]
	movzx	eax, al
	mov	QWORD PTR result$[rsp], rax

; 160  : 		return result;

	mov	rax, QWORD PTR result$[rsp]
	jmp	SHORT $LN7@pci_expres
	jmp	SHORT $LN4@pci_expres
$LN5@pci_expres:

; 161  : 	}else if (size == 2) {

	cmp	DWORD PTR size$[rsp], 2
	jne	SHORT $LN3@pci_expres

; 162  : 		result = *raw_offset<volatile uint16_t*>(device, reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECG_K@@YAPECG_KH@Z	; raw_offset<unsigned short volatile * __ptr64,unsigned __int64>
	movzx	eax, WORD PTR [rax]
	movzx	eax, ax
	mov	QWORD PTR result$[rsp], rax

; 163  : 		return result;

	mov	rax, QWORD PTR result$[rsp]
	jmp	SHORT $LN7@pci_expres
	jmp	SHORT $LN2@pci_expres
$LN3@pci_expres:

; 164  : 	}else if (size == 4) {

	cmp	DWORD PTR size$[rsp], 4
	jne	SHORT $LN1@pci_expres

; 165  : 		result = *raw_offset<volatile uint32_t*>(device, reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR device$[rsp]
	call	??$raw_offset@PECI_K@@YAPECI_KH@Z	; raw_offset<unsigned int volatile * __ptr64,unsigned __int64>
	mov	eax, DWORD PTR [rax]
	mov	eax, eax
	mov	QWORD PTR result$[rsp], rax

; 166  : 		return result;

	mov	rax, QWORD PTR result$[rsp]
	jmp	SHORT $LN7@pci_expres
$LN1@pci_expres:
$LN2@pci_expres:
$LN4@pci_expres:

; 167  : 	}
; 168  : 
; 169  : 	return UINT64_MAX;

	mov	rax, -1
$LN7@pci_expres:

; 170  : }

	add	rsp, 56					; 00000038H
	ret	0
pci_express_read2 ENDP
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pcie.cpp
_TEXT	SEGMENT
size$ = 32
tv71 = 36
result$ = 40
address$ = 48
device$ = 80
reg$ = 88
pci_express_read PROC

; 58   : uint64_t pci_express_read (uint64_t device, int reg) {

$LN35:
	mov	DWORD PTR [rsp+16], edx
	mov	QWORD PTR [rsp+8], rcx
	sub	rsp, 72					; 00000048H

; 59   : 	if(acpi_pcie_supported() == false) {

	call	?acpi_pcie_supported@@YA_NXZ		; acpi_pcie_supported
	movzx	eax, al
	test	eax, eax
	jne	SHORT $LN30@pci_expres

; 60   : 		return pci_read(device,reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	ecx, DWORD PTR device$[rsp]
	call	pci_read
	mov	eax, eax
	jmp	$LN31@pci_expres
$LN30@pci_expres:

; 61   : 	}
; 62   : 
; 63   : 	size_t* address = (size_t*)device;

	mov	rax, QWORD PTR device$[rsp]
	mov	QWORD PTR address$[rsp], rax

; 64   : 	uint64_t result = 0;

	mov	QWORD PTR result$[rsp], 0

; 65   : 
; 66   : 	int size = 0;

	mov	DWORD PTR size$[rsp], 0

; 67   : 	switch(reg) {

	mov	eax, DWORD PTR reg$[rsp]
	mov	DWORD PTR tv71[rsp], eax
	cmp	DWORD PTR tv71[rsp], 61			; 0000003dH
	ja	$LN6@pci_expres
	movsxd	rax, DWORD PTR tv71[rsp]
	lea	rcx, OFFSET FLAT:__ImageBase
	movzx	eax, BYTE PTR $LN33@pci_expres[rcx+rax]
	mov	eax, DWORD PTR $LN34@pci_expres[rcx+rax*4]
	add	rax, rcx
	jmp	rax
$LN27@pci_expres:

; 68   : 	case PCI_VENDOR_ID:
; 69   : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 70   : 		break;

	jmp	$LN28@pci_expres
$LN26@pci_expres:

; 71   : 	case PCI_DEVICE_ID:
; 72   : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 73   : 		break;

	jmp	$LN28@pci_expres
$LN25@pci_expres:

; 74   : 	case PCI_COMMAND:
; 75   : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 76   : 		break;

	jmp	$LN28@pci_expres
$LN24@pci_expres:

; 77   : 	case PCI_STATUS:
; 78   : 		size = 2;

	mov	DWORD PTR size$[rsp], 2

; 79   : 		break;

	jmp	$LN28@pci_expres
$LN23@pci_expres:

; 80   : 	case PCI_REVISION_ID:
; 81   : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 82   : 		break;

	jmp	$LN28@pci_expres
$LN22@pci_expres:

; 83   : 	case PCI_PROG_IF:
; 84   : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 85   : 		break;

	jmp	$LN28@pci_expres
$LN21@pci_expres:

; 86   : 	case PCI_SUBCLASS:
; 87   : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 88   : 		break;

	jmp	$LN28@pci_expres
$LN20@pci_expres:

; 89   : 	case PCI_CLASS:
; 90   : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 91   : 		break;

	jmp	$LN28@pci_expres
$LN19@pci_expres:

; 92   : 	case PCI_CACHE_LINE_SIZE:
; 93   : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 94   : 		break;

	jmp	$LN28@pci_expres
$LN18@pci_expres:

; 95   : 	case PCI_LATENCY_TIMER:
; 96   : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 97   : 		break;

	jmp	SHORT $LN28@pci_expres
$LN17@pci_expres:

; 98   : 	case PCI_HEADER_TYPE:
; 99   : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 100  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN16@pci_expres:

; 101  : 	case PCI_BIST:
; 102  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 103  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN15@pci_expres:

; 104  : 	case PCI_BAR0:
; 105  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 106  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN14@pci_expres:

; 107  : 	case PCI_BAR1:
; 108  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 109  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN13@pci_expres:

; 110  : 	case PCI_BAR2:
; 111  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 112  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN12@pci_expres:

; 113  : 	case PCI_BAR3:
; 114  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 115  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN11@pci_expres:

; 116  : 	case PCI_BAR4:
; 117  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 118  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN10@pci_expres:

; 119  : 	case PCI_BAR5:
; 120  : 		size = 4;

	mov	DWORD PTR size$[rsp], 4

; 121  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN9@pci_expres:

; 122  : 	case PCI_CAPABILITIES_PTR:
; 123  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 124  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN8@pci_expres:

; 125  : 	case PCI_INTERRUPT_LINE:
; 126  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 127  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN7@pci_expres:

; 128  : 	case PCI_INTERRUPT_PIN:
; 129  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1

; 130  : 		break;

	jmp	SHORT $LN28@pci_expres
$LN6@pci_expres:

; 131  : 	default:
; 132  : 		size = 1;

	mov	DWORD PTR size$[rsp], 1
$LN28@pci_expres:

; 133  : 		break;
; 134  : 	}
; 135  : 
; 136  : 	if (size == 1){

	cmp	DWORD PTR size$[rsp], 1
	jne	SHORT $LN5@pci_expres

; 137  : 		result = *raw_offset<volatile uint8_t*>(address, reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR address$[rsp]
	call	??$raw_offset@PECEPEA_K@@YAPECEPEA_KH@Z	; raw_offset<unsigned char volatile * __ptr64,unsigned __int64 * __ptr64>
	movzx	eax, BYTE PTR [rax]
	movzx	eax, al
	mov	QWORD PTR result$[rsp], rax

; 138  : 		return result;

	mov	rax, QWORD PTR result$[rsp]
	jmp	SHORT $LN31@pci_expres
	jmp	SHORT $LN4@pci_expres
$LN5@pci_expres:

; 139  : 	}else if (size == 2) {

	cmp	DWORD PTR size$[rsp], 2
	jne	SHORT $LN3@pci_expres

; 140  : 		result = *raw_offset<volatile uint16_t*>(address, reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR address$[rsp]
	call	??$raw_offset@PECGPEA_K@@YAPECGPEA_KH@Z	; raw_offset<unsigned short volatile * __ptr64,unsigned __int64 * __ptr64>
	movzx	eax, WORD PTR [rax]
	movzx	eax, ax
	mov	QWORD PTR result$[rsp], rax

; 141  : 		return result;

	mov	rax, QWORD PTR result$[rsp]
	jmp	SHORT $LN31@pci_expres
	jmp	SHORT $LN2@pci_expres
$LN3@pci_expres:

; 142  : 	}else if (size == 4) {

	cmp	DWORD PTR size$[rsp], 4
	jne	SHORT $LN1@pci_expres

; 143  : 		result = *raw_offset<volatile uint32_t*>(address, reg);

	mov	edx, DWORD PTR reg$[rsp]
	mov	rcx, QWORD PTR address$[rsp]
	call	??$raw_offset@PECIPEA_K@@YAPECIPEA_KH@Z	; raw_offset<unsigned int volatile * __ptr64,unsigned __int64 * __ptr64>
	mov	eax, DWORD PTR [rax]
	mov	eax, eax
	mov	QWORD PTR result$[rsp], rax

; 144  : 		return result;

	mov	rax, QWORD PTR result$[rsp]
	jmp	SHORT $LN31@pci_expres
$LN1@pci_expres:
$LN2@pci_expres:
$LN4@pci_expres:

; 145  : 	}
; 146  : 
; 147  : 	return 0xFFFFFFFF;

	mov	eax, -1					; ffffffffH
$LN31@pci_expres:

; 148  : }

	add	rsp, 72					; 00000048H
	ret	0
	npad	3
$LN34@pci_expres:
	DD	$LN27@pci_expres
	DD	$LN26@pci_expres
	DD	$LN25@pci_expres
	DD	$LN24@pci_expres
	DD	$LN23@pci_expres
	DD	$LN22@pci_expres
	DD	$LN21@pci_expres
	DD	$LN20@pci_expres
	DD	$LN19@pci_expres
	DD	$LN18@pci_expres
	DD	$LN17@pci_expres
	DD	$LN16@pci_expres
	DD	$LN15@pci_expres
	DD	$LN14@pci_expres
	DD	$LN13@pci_expres
	DD	$LN12@pci_expres
	DD	$LN11@pci_expres
	DD	$LN10@pci_expres
	DD	$LN9@pci_expres
	DD	$LN8@pci_expres
	DD	$LN7@pci_expres
	DD	$LN6@pci_expres
$LN33@pci_expres:
	DB	0
	DB	21
	DB	1
	DB	21
	DB	2
	DB	21
	DB	3
	DB	21
	DB	4
	DB	5
	DB	6
	DB	7
	DB	8
	DB	9
	DB	10
	DB	11
	DB	12
	DB	21
	DB	21
	DB	21
	DB	13
	DB	21
	DB	21
	DB	21
	DB	14
	DB	21
	DB	21
	DB	21
	DB	15
	DB	21
	DB	21
	DB	21
	DB	16
	DB	21
	DB	21
	DB	21
	DB	17
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	18
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	21
	DB	19
	DB	20
pci_express_read ENDP
_TEXT	ENDS
; Function compile flags: /Odtpy
; File e:\xeneva project\xeneva\aurora\aurora\drivers\pcie.cpp
_TEXT	SEGMENT
pciSegment$ = 32
address$1 = 36
bus$2 = 40
dev$3 = 44
func$4 = 48
sub_ClassCode$5 = 52
allocs$ = 56
class_code$6 = 64
mcfg$ = 72
classCode$ = 96
subClassCode$ = 104
pci_express_scan_class PROC

; 277  : uint64_t pci_express_scan_class (uint8_t classCode, uint8_t subClassCode) {

$LN19:
	mov	BYTE PTR [rsp+16], dl
	mov	BYTE PTR [rsp+8], cl
	sub	rsp, 88					; 00000058H

; 278  : 	if(acpi_pcie_supported() == false) {

	call	?acpi_pcie_supported@@YA_NXZ		; acpi_pcie_supported
	movzx	eax, al
	test	eax, eax
	jne	SHORT $LN16@pci_expres

; 279  : 		return pci_scan_class(classCode, subClassCode);

	movzx	edx, BYTE PTR subClassCode$[rsp]
	movzx	ecx, BYTE PTR classCode$[rsp]
	call	pci_scan_class
	mov	eax, eax
	jmp	$LN17@pci_expres
$LN16@pci_expres:

; 280  : 	}
; 281  : 
; 282  : 	acpiMcfg *mcfg = acpi_get_mcfg();

	call	?acpi_get_mcfg@@YAPEAUacpiMcfg@@XZ	; acpi_get_mcfg
	mov	QWORD PTR mcfg$[rsp], rax

; 283  : 	acpiMcfgAlloc *allocs = mem_after<acpiMcfgAlloc*>(mcfg);

	mov	rcx, QWORD PTR mcfg$[rsp]
	call	??$mem_after@PEAUacpiMcfgAlloc@@UacpiMcfg@@@@YAPEAUacpiMcfgAlloc@@PEAUacpiMcfg@@@Z ; mem_after<acpiMcfgAlloc * __ptr64,acpiMcfg>
	mov	QWORD PTR allocs$[rsp], rax

; 284  : 	uint16_t pciSegment = 0;

	xor	eax, eax
	mov	WORD PTR pciSegment$[rsp], ax

; 285  : 	if (allocs->pciSegment <= 65535)

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, WORD PTR [rax+8]
	cmp	eax, 65535				; 0000ffffH
	jg	SHORT $LN15@pci_expres

; 286  : 		pciSegment = allocs->pciSegment;

	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, WORD PTR [rax+8]
	mov	WORD PTR pciSegment$[rsp], ax

; 287  : 	else

	jmp	SHORT $LN14@pci_expres
$LN15@pci_expres:

; 288  : 		pciSegment = 0;

	xor	eax, eax
	mov	WORD PTR pciSegment$[rsp], ax
$LN14@pci_expres:

; 289  : 
; 290  : 	for (int bus = 0; bus < allocs->endBusNum; bus++){

	mov	DWORD PTR bus$2[rsp], 0
	jmp	SHORT $LN13@pci_expres
$LN12@pci_expres:
	mov	eax, DWORD PTR bus$2[rsp]
	inc	eax
	mov	DWORD PTR bus$2[rsp], eax
$LN13@pci_expres:
	mov	rax, QWORD PTR allocs$[rsp]
	movzx	eax, BYTE PTR [rax+11]
	cmp	DWORD PTR bus$2[rsp], eax
	jge	$LN11@pci_expres

; 291  : 		for (int dev = 0; dev < PCI_DEVICE_PER_BUS; dev++) {

	mov	DWORD PTR dev$3[rsp], 0
	jmp	SHORT $LN10@pci_expres
$LN9@pci_expres:
	mov	eax, DWORD PTR dev$3[rsp]
	inc	eax
	mov	DWORD PTR dev$3[rsp], eax
$LN10@pci_expres:
	cmp	DWORD PTR dev$3[rsp], 32		; 00000020H
	jge	$LN8@pci_expres

; 292  : 			for (int func = 0; func < PCI_FUNCTION_PER_DEVICE; func++) {

	mov	DWORD PTR func$4[rsp], 0
	jmp	SHORT $LN7@pci_expres
$LN6@pci_expres:
	mov	eax, DWORD PTR func$4[rsp]
	inc	eax
	mov	DWORD PTR func$4[rsp], eax
$LN7@pci_expres:
	cmp	DWORD PTR func$4[rsp], 8
	jge	$LN5@pci_expres

; 293  : 				uint32_t address = pci_express_get_device(pciSegment, bus,dev,func);

	movzx	r9d, WORD PTR func$4[rsp]
	movzx	r8d, WORD PTR dev$3[rsp]
	movzx	edx, WORD PTR bus$2[rsp]
	movzx	ecx, WORD PTR pciSegment$[rsp]
	call	?pci_express_get_device@@YA_KGGGG@Z	; pci_express_get_device
	mov	DWORD PTR address$1[rsp], eax

; 294  : 				//debug_print ("Dev Address ->%x \n", address);
; 295  : 				if (address == 0xFFFFFFFF)

	cmp	DWORD PTR address$1[rsp], -1		; ffffffffH
	jne	SHORT $LN4@pci_expres

; 296  : 					continue;

	jmp	SHORT $LN6@pci_expres
$LN4@pci_expres:

; 297  : 				uint32_t class_code = pci_express_read(address,PCI_CLASS);

	mov	eax, DWORD PTR address$1[rsp]
	mov	edx, 11
	mov	ecx, eax
	call	pci_express_read
	mov	DWORD PTR class_code$6[rsp], eax

; 298  : 				uint32_t sub_ClassCode = pci_express_read(address, PCI_SUBCLASS);

	mov	eax, DWORD PTR address$1[rsp]
	mov	edx, 10
	mov	ecx, eax
	call	pci_express_read
	mov	DWORD PTR sub_ClassCode$5[rsp], eax

; 299  : 				if (classCode == 0xFF || sub_ClassCode == 0xFF)

	movzx	eax, BYTE PTR classCode$[rsp]
	cmp	eax, 255				; 000000ffH
	je	SHORT $LN2@pci_expres
	cmp	DWORD PTR sub_ClassCode$5[rsp], 255	; 000000ffH
	jne	SHORT $LN3@pci_expres
$LN2@pci_expres:

; 300  : 					continue;

	jmp	SHORT $LN6@pci_expres
$LN3@pci_expres:

; 301  : 				if(class_code == classCode && sub_ClassCode == subClassCode) {

	movzx	eax, BYTE PTR classCode$[rsp]
	cmp	DWORD PTR class_code$6[rsp], eax
	jne	SHORT $LN1@pci_expres
	movzx	eax, BYTE PTR subClassCode$[rsp]
	cmp	DWORD PTR sub_ClassCode$5[rsp], eax
	jne	SHORT $LN1@pci_expres

; 302  : 					return address;

	mov	eax, DWORD PTR address$1[rsp]
	jmp	SHORT $LN17@pci_expres
$LN1@pci_expres:

; 303  : 				}
; 304  : 			}

	jmp	$LN6@pci_expres
$LN5@pci_expres:

; 305  : 		}

	jmp	$LN9@pci_expres
$LN8@pci_expres:

; 306  : 	}

	jmp	$LN12@pci_expres
$LN11@pci_expres:

; 307  : 
; 308  : 	return 0xFFFFFFFF;

	mov	eax, -1					; ffffffffH
$LN17@pci_expres:

; 309  : }

	add	rsp, 88					; 00000058H
	ret	0
pci_express_scan_class ENDP
_TEXT	ENDS
END
