---
title: "verilog-auto-wire"
layout: doc
---
<strong>verilog-auto-wire</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-auto-wire)</br>
</br>
Expand AUTOWIRE statements, as part of M-x verilog-auto.</br>
Make wire statements for instantiations outputs that aren't</br>
already declared.  `verilog-auto-wire-type' may be used to change</br>
the datatype of the declarations.</br>
</br>
Limitations:</br>
  This ONLY detects outputs of AUTOINSTants (see `verilog-read-sub-decls'),</br>
  and all buses must have widths, such as those from AUTOINST, or using []</br>
  in AUTO_TEMPLATEs.</br>
</br>
  This does NOT work on memories or SystemVerilog .name connections,</br>
  declare those yourself.</br>
</br>
  Verilog mode will add "Couldn't Merge" comments to signals it cannot</br>
  determine how to bus together.  This occurs when you have ports with</br>
  non-numeric or non-sequential bus subscripts.  If Verilog mode</br>
  mis-guessed, you'll have to declare them yourself.</br>
</br>
An example (see `verilog-auto-inst' for what else is going on here):</br>
</br>
	module ExampWire (o,i);</br>
	   output o;</br>
	   input i;</br>
	   /*AUTOWIRE*/</br>
           InstModule instName</br>
	     (/*AUTOINST*/);</br>
	endmodule</br>
</br>
Typing M-x verilog-auto will make this into:</br>
</br>
	module ExampWire (o,i);</br>
	   output o;</br>
	   input i;</br>
	   /*AUTOWIRE*/</br>
	   // Beginning of automatic wires</br>
	   wire [31:0]		ov;	// From inst of inst.v</br>
	   // End of automatics</br>
	   InstModule instName</br>
	     (/*AUTOINST*/</br>
	      // Outputs</br>
	      .ov	(ov[31:0]),</br>
	      // Inputs</br>
	      .i	(i));</br>
	   wire o = | ov;</br>
	endmodule
