.bloop
.metals
.vscode
out
pic
systemVerilog

# sbt
.bsp/
target/
project/
Top.sv

# other
trashbin/
soc-simulator-axi
Makefile