
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.19-s058_1, built Thu Apr 4 09:59:17 PDT 2024
Options:	-stylus -log innovus_log_1334040525 -replay scripts/innovus_layout.tcl 
Date:		Sun May  4 13:34:33 2025
Host:		kataja8.oulu.fi (x86_64 w/Linux 4.18.0-553.36.1.el8_10.x86_64) (12cores*96cpus*Intel(R) Xeon(R) Gold 6226 CPU @ 2.70GHz 19712KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[13:34:33.122257] Configured Lic search path (21.01-s002): 1720@license-tstk.oulu.fi:1750@license-tstk.oulu.fi:1730@license-tstk.oulu.fi:1710@license-tstk.oulu.fi:1716@license-tstk.oulu.fi:1704@license-tstk.oulu.fi:1700@license-tstk.oulu.fi:1765@license-tstk.oulu.fi:1740@license-tstk.oulu.fi

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /tmp/innovus_temp_586_kataja8.oulu.fi_aimtiaz23_os0Psg.

Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

#@ Processing -files option
@innovus 1> source scripts/innovus_layout.tcl
#@ Begin verbose source (pre): source scripts/innovus_layout.tcl
@file 1: #########################################################################
@file 2: #  Block Implementation Script for Cadence Innovus
@file 3: #  (c) 2023, University of Oulu
@file 4: #########################################################################
@file 5:
@file 6: set systemTime [clock seconds]
@file 7: puts "Script start time: [clock format $systemTime -format %H:%M:%S]"
Script start time: 13:35:19
@file 8:
@file 9:
@file 10: #################################################################
@file 11: # Utility procedures
@file 12: #################################################################
@file 13:
@file 14: proc invs_create_path_groups { } {
    set tmp [get_clocks * -filter "is_virtual == false"]
    set real_clocks [get_db $tmp .base_name]

    reset_path_group -all

    foreach clock $real_clocks {
	set icgs  [filter_collection [all_registers] "is_integrated_clock_gating_cell == true"]
	set reglist  [remove_from_collection [all_registers -clock $clock -edge_triggered] $icgs]
	set inlist [all_inputs]
	set outlist [all_outputs]
	group_path -from $inlist  -to $reglist -name ${clock}_in2reg
	group_path -from $reglist -to $outlist -name ${clock}_reg2out
	group_path -from $reglist -to $reglist -name ${clock}_reg2reg
	
	set_path_group_options ${clock}_in2reg -effort_level high
	set_path_group_options ${clock}_reg2out -effort_level high
	set_path_group_options ${clock}_reg2reg -effort_level high		
    }
    group_path -from [all_inputs]  -to [all_outputs] -name in2out
    set_path_group_options "in2out" -effort_level high		    
}
@file 36:
@file 37: proc invs_show_clock_tree {  } {
    select_routes -use clock -nets *CTS*
    gui_highlight
    gui_set_visible_nets *CTS*
    gui_deselect -all
}
@file 43:
@file 44: #################################################################
@file 45: # Customizable variables
@file 46: #################################################################
@file 47:
@file 48: set INNOVUS_PROTOTYPING_MODE             0
@file 49: set INNOVUS_DEMO_MODE                    0
@file 50: set INNOVUS_STANDARD_CELL_DENSITY        0.7
@file 51: set INNOVUS_BASIC_PATHGROUPS             0
@file 52: set INNOVUS_OPTIMIZATION_EFFORT          "standard"
@file 53:
@file 54: set INNOVUS_FLOORPLAN_ASPECT_RATIO       1
@file 55: set INNOVUS_FLOORPLAN_ROW_DENSITY        0.7
@file 56: set INNOVUS_FLOORPLAN_CORE_TO_LEFT       5.0
@file 57: set INNOVUS_FLOORPLAN_CORE_TO_BOTTOM     5.0
@file 58: set INNOVUS_FLOORPLAN_CORE_TO_RIGHT      5.0
@file 59: set INNOVUS_FLOORPLAN_CORE_TO_TOP        5.0
@file 60: set INNOVUS_RING_SPACING                 1
@file 61: set INNOVUS_RING_WIDTH                   1
@file 62: set INNOVUS_RING_OFFSET                  1
@file 63: set INNOVUS_RING_LAYER_BOTTOM            "metal1"
@file 64: set INNOVUS_RING_LAYER_LEFT              "metal2"
@file 65: set INNOVUS_RING_LAYER_TOP               "metal1"
@file 66: set INNOVUS_RING_LAYER_RIGHT             "metal2"
@file 67: set INNOVUS_STRIPE_WIDTH                 0.8
@file 68: set INNOVUS_STRIPE_X_SET_TO_SET_DISTANCE 80;
@file 68: # Site widths
@file 69: set INNOVUS_STRIPE_Y_SET_TO_SET_DISTANCE 10;
@file 69: # Site heights
@file 70: set INNOVUS_STRIPE_X_OFFSET              80;
@file 70: # Site widths
@file 71: set INNOVUS_STRIPE_Y_OFFSET              10;
@file 71: # Site heights
@file 72: set INNOVUS_STRIPE_X_SPACING             80;
@file 72: # Site widths
@file 73: set INNOVUS_STRIPE_Y_SPACING             10;
@file 73: # Site heights
@file 74: set INNOVUS_STRIPE_VERTICAL_LAYER        "metal8"
@file 75: set INNOVUS_STRIPE_HORIZONTAL_LAYER      "metal9"
@file 76: set INNOVUS_CTS_TOP_ROUTING_LAYER        6
@file 77: set INNOVUS_CTS_MAX_TRANSITION_TIME      100ps
@file 78: set INNOVUS_TOP_ROUTING_LAYER            9
@file 79:
@file 80: set INSERT_SCAN_CHAINS                   0
@file 81: set RTL_POWER_ESTIMATION                 0
@file 82:
@file 83: #################################################################
@file 84: # Read technology and design settings
@file 85: #################################################################
@file 86:
@file 87: set EDA_TOOL        "Innovus"
@file 88: set EDA_TOOL_TARGET "ASIC"
@file 89:
@file 90: source scripts/0_setup.tcl
#@ Begin verbose source scripts/0_setup.tcl (pre)
@file 1: ##################################################################################################
@file 2: # Flow settings
@file 3: ##################################################################################################
@file 4:
@file 5: set script_debug_enabled 0
@file 6:
@file 7: set TEXT_EDITOR "gedit"
@file 8: set SHOW_REPORTS 0
@file 9:
@file 10: set DUT_INSTANCE_NAME "DUT_INSTANCE"
@file 11:
@file 12: set LAUNCH_DIR        [pwd]
@file 13: set ::env(LAUNCH_DIR) [pwd]
@file 14: set DESIGN_DIR        [pwd]
@file 15: set INPUT_DIR         "input"
@file 16: set RESULTS_DIR       "results"
@file 17: if { [file exists $RESULTS_DIR ] == 0 } {...}
@file 20: set REPORTS_DIR       "reports"
@file 21: if { [file exists $REPORTS_DIR ] == 0 } {...}
@file 24: set OUTPUT_DIR        "output"
@file 25: if { [file exists $OUTPUT_DIR ] == 0 } {...}
@file 28:
@file 29: if { [info exists INTERACTIVE ] == 0} {
@file 30: set INTERACTIVE 1
@file 31: }
@file 32:
@file 33: if {[catch {fconfigure stdin -mode}]} {...}
@file 36:
@file 37: # Override with environment variable so that shell scripts can run be use in batch mode
@file 38:
@file 39: if {0} {...}
@file 46:
@file 47: ##################################################################################################
@file 48: # Design Settings
@file 49: ##################################################################################################
@file 50:
@file 51: set DESIGN_FILES    {}
@file 52: set RTL_FILES       {}
@file 53: set SVA_FILES       {}
@file 54: set TESTBENCH_FILES {}
@file 55:
@file 56: source ${INPUT_DIR}/0_setup_design.tcl
#@ Begin verbose source input/0_setup_design.tcl (pre)
@file 1: ###################################################################
@file 2: # 1. Project Paraemeters
@file 3: ###################################################################
@file 4:
@file 5: set STUDENT_NUMBER    "23072930"
@file 6: set CLK_PERIOD        10.0
@file 7: set MCLK_PERIOD       54.25347222
@file 8: set FILTER_TAPS       67.0
@file 9: set AUDIO_FIFO_SIZE   56.0
@file 10:
@file 11: ###################################################################
@file 12: # 2. Top-module selection (uncomment only one!)
@file 13: ###################################################################
@file 14: #set DESIGN_NAME "tlm_audioport"
@file 15: set DESIGN_NAME "audioport"
@file 16: #set DESIGN_NAME "control_unit"
@file 17: #set DESIGN_NAME "i2s_unit"
@file 18: #set DESIGN_NAME "cdc_unit"
@file 19: #set DESIGN_NAME "dsp_unit"
@file 20:
@file 21: ###################################################################
@file 22: # 3. Read module-specific setup
@file 23: ###################################################################
@file 24:
@file 25: if {0} {...}
@file 28:
@file 29: source input/0_setup_${DESIGN_NAME}.tcl
#@ Begin verbose source input/0_setup_audioport.tcl (pre)
@file 1:
@file 2: ####################################################################################
@file 3: # UVM test selection
@file 4: ####################################################################################
@file 5:
@file 6: #set UVM_TESTNAME             "apb_test"
@file 7: #set UVM_TESTNAME             "control_unit_uvm_test"
@file 8: set UVM_TESTNAME             "audioport_uvm_test"
@file 9: #set UVM_TESTNAME             "my_uvm_test"
@file 10:
@file 11: ####################################################################################
@file 12: # audioport Design Files
@file 13: ####################################################################################
@file 14:
@file 15: set DESIGN_NAME       "audioport"
@file 16:
@file 17: set DESIGN_SUBMODULES { "control_unit" "dsp_unit" "cdc_unit" "i2s_unit" }
@file 18:
@file 19: set DESIGN_FILES     {  "input/apb_pkg.sv" \
		       "input/audioport_pkg.sv" \
		       "input/audioport_util_pkg.sv" \
		     }
@file 23:
@file 24: set RTL_FILES        { "input/control_unit.sv" \
		       "results/dsp_unit_hls_rtl.v" \
		       "input/dsp_unit.sv" \
		       "input/cdc_unit.sv" \
		       "input/i2s_unit.vhd" \
		       "results/audioport_hls_rtl.v" \			   
		       "input/audioport.sv" \
		    }
@file 32: set SVA_FILES       {  "input/control_unit_svamod.sv" \
		       "input/dsp_unit_svamod.sv" \
		       "input/cdc_unit_svamod.sv" \
		       "input/i2s_unit_svamod.sv"  \
		       "input/audioport_svamod.sv"  \
		    }
@file 38:
@file 39: if { [info exists UVM_TESTNAME] } {
@file 40: set TESTBENCH_FILES {  "input/apb_if.sv"  "input/irq_out_if.sv"  "input/i2s_if.sv"  "input/uvm/apb_env_pkg.sv"  "input/uvm/control_unit_env_pkg.sv"  "input/uvm/audioport_env_pkg.sv"  "input/uvm/audioport_uvm_tests_pkg.sv"  "input/audioport_tb.sv"  }
@file 41: }
@file 59:
@file 60: set RTL_LANGUAGE "SystemVerilog"
@file 61:
@file 62: #####################################################################################
@file 63: # SystemC code settings for reference model simulation
@file 64: #####################################################################################
@file 65:
@file 66: set SYSTEMC_SOURCE_FILES  { \
				"input/control_unit.cpp" \
				"input/dsp_unit.cpp" \
				"input/cdc_testmux.cpp" \
				"input/cdc_reset_sync.cpp" \
				"input/cdc_2ff_sync.cpp" \								
				"input/cdc_pulse_sync.cpp" \				
				"input/cdc_handshake.cpp" \				
				"input/cdc_unit.cpp" \
				"input/i2s_unit.cpp" \			
				"input/audioport.cpp" \
			    }
@file 78:
@file 79: set SYSTEMC_HEADER_FILES    { \
				  "input/control_unit.h" \
				  "input/dsp_unit.h" \
				  "input/cdc_testmux.h" \
				  "input/cdc_reset_sync.h" \
				  "input/cdc_2ff_sync.h" \								
                                  "input/cdc_pulse_sync.h" \				
                                  "input/cdc_handshake.h" \				
				  "input/cdc_unit.h" \
				  "input/i2s_unit.h" \
				  "input/audioport.h" \
			      }
@file 91:
@file 92: set SYSTEMC_TESTBENCH_FILES { \
				  "input/audioport_tb.cpp" \
				  "input/audioport_top.cpp" \
				  "input/audioport_sc_main.cpp" \
			      }
@file 97:
@file 98: set SYSTEMC_MODULES         { control_unit dsp_unit cdc_testmux cdc_reset_sync cdc_2ff_sync cdc_pulse_sync cdc_handshake cdc_unit i2s_unit }
@file 99:
@file 100:
@file 101: #####################################################################################
@file 102: # Timing Constraints
@file 103: #####################################################################################
@file 104:
@file 105: set SDC_FILE              input/${DESIGN_NAME}.sdc
@file 106: set CLOCK_NAMES           {"clk" "mclk"}
@file 107: set CLOCK_PERIODS         [list $CLK_PERIOD $MCLK_PERIOD]
@file 108: set CLOCK_UNCERTAINTIES   { 0.0     0.0}
@file 109: set CLOCK_LATENCIES       { 0.0     0.0}
@file 110: set INPUT_DELAYS          {   0       0}
@file 111: set OUTPUT_DELAYS         {   0       0}
@file 112: set OUTPUT_LOAD           0.01
@file 113: set RESET_NAMES           { "rst_n"  "muxrst_n" }
@file 114: set RESET_LEVELS          {  0       0}
@file 115: set RESET_STYLES          {  "async"  "async" }
@file 116: set CLOCK_DOMAIN_PORTS    { { PSEL PENABLE PWRITE PADDR PWDATA PRDATA PREADY PSLVERR \
			      irq_out scan_en_in test_mode_in rst_n } \
			  {  ws_out sck_out sdo_out } }
@file 119:
@file 120: #####################################################################################
@file 121: # Settings for mixed-language simulation (SystemC instantiated from SystemVerilog)
@file 122: #####################################################################################
@file 123:
@file 124: set MIXEDLANG_SIMULATION_TIME   "-all"
@file 125:
@file 126: #####################################################################################
@file 127: # Settings for SystemC simulation
@file 128: #####################################################################################
@file 129:
@file 130: set SC_EXE_ARGS               "-run systemc -output results"
@file 131: set SYSTEMC_SIMULATION_TIME   "-all"
@file 132: set VSIM_SYSTEMC_OPTIONS      "-sc_arg \"-run\" -sc_arg \"vsim_systemc\" -sc_arg \"-output\" -sc_arg \"results\" "
@file 133: set VSIM_SCRTL_OPTIONS        "-t 1ps -sc_arg \"-run\" -sc_arg \"vsim_rtl\" -sc_arg \"-output\" -sc_arg \"results\""
@file 134:
@file 135: #####################################################################################
@file 136: # Settings for RTL simulation
@file 137: #####################################################################################
@file 138:
@file 139: # Simulation run times (set to  "-all" to run all)
@file 140: set RTL_SIMULATION_TIME         "-all"
@file 141:
@file 142: if { [info exists UVM_TESTNAME] } {
@file 143: set VSIM_RTL_WAVES             "input/3_vsim_audioport_rtl_simulation_waves.tcl"
@file 144: set VSIM_MIXEDLANG_WAVES       "input/3_vsim_audioport_rtl_simulation_waves.tcl"
@file 145:
@file 146: if { $UVM_TESTNAME == "apb_test" } {...}
@file 151: if { $UVM_TESTNAME == "control_unit_uvm_test" } {...}
@file 155: if { $UVM_TESTNAME == "audioport_uvm_test" } {
@file 156: set VLOG_RTL_OPTIONS " +define+apb_test_classes +define+control_unit_uvm_test_classes +define+audioport_uvm_test_classes"
@file 157: set VCS_VLOG_RTL_OPTIONS " +define+apb_test_classes"
@file 158: }
@file 159: if { $UVM_TESTNAME == "my_uvm_test" } {...}
@file 163:
@file 164: if { [info exists VLOG_RTL_OPTIONS] } {
@file 165: set VLOG_MIXEDLANG_OPTIONS $VLOG_RTL_OPTIONS
@file 166: set VLOG_GATELEVEL_OPTIONS $VLOG_RTL_OPTIONS
@file 167: set VLOG_POSTLAYOUT_OPTIONS $VLOG_RTL_OPTIONS	
@file 168: }
@file 169:
@file 170: }
@file 174:
@file 175:
@file 176: # Coverage Testplan Generation Settings
@file 177: set XML2UCDB_OPTIONS ""
@file 178:
@file 179: #####################################################################################
@file 180: # Settings for static verification scripts
@file 181: #####################################################################################
@file 182:
@file 183: # Initialization file for Questa Formal
@file 184: set QUESTA_INIT_FILE "input/rst.questa_init"
@file 185:
@file 186: # Questa Formal coverage enable and max runtime
@file 187: set QFORMAL_COVERAGE 1
@file 188: set QFORMAL_TIMEOUT  48h
@file 189:
@file 190: # Directives file for Questa (CDC)
@file 191: set QUESTA_DIRECTIVES "input/audioport.questa_dir.tcl"
@file 192:
@file 193: # Enable metastability injection in Questa CDC
@file 194: set QCDC_RUN_CDCFX 1
@file 195:
@file 196: # Enable reconvergence analysis in Questa CDC
@file 197: set QCDC_RECONVERGENCE 1
@file 198:
@file 199: # Questa Autocheck disabled modules
@file 200: set QAUTOCHECK_DISABLE_MODULES { "dsp_unit_rtl" }
@file 201:
@file 202: # Questa Lint disabled modules
@file 203: set QLINT_IP_MODULES { "dsp_unit_rtl" }
@file 204:
@file 205: # Jasper Connectivity Check (clocks cannot be inferred on Week 1)
@file 206: set JASPER_INFER_CLOCKS 0
@file 207:
@file 208: #####################################################################################
@file 209: # Logic Synthesis Settings
@file 210: #####################################################################################
@file 211:
@file 212: # General constraints
@file 213: set SYNTHESIS_CONSTRAINTS_FILE    "input/audioport.syn_constraints.tcl"
@file 214:
@file 215: # Enable clock gating
@file 216: set GATE_CLOCK             1
@file 217: set CLOCK_GATE_MAX_FANOUT  16 
@file 218:
@file 219: # Scan chain settings
@file 220: set INSERT_SCAN_CHAINS     1
@file 221: set DFT_SETUP_FILE         "input/audioport.dft_setup.tcl"
@file 222: set DFT_AUTOFIX_SCRIPT     "input/audioport.dft_autofix.tcl"
@file 223:
@file 224: #####################################################################################
@file 225: # Formality RTL-vs-gates Logic Equivalence Check Settings
@file 226: #####################################################################################
@file 227:
@file 228: set FORMALITY_GLEC_SETUP_FILE "input/audioport.glec_setup.tcl"
@file 229: set FORMALITY_TIMEOUT_LIMIT "02:00:00"
@file 230:
@file 231: #####################################################################################
@file 232: # Settings for Gate-Level simulation
@file 233: #####################################################################################
@file 234:
@file 235: # Run a short simulation
@file 236: set GATELEVEL_SIMULATION_TIME   "1us"
@file 237:
@file 238: # Disable all timing checks
@file 239: set VSIM_GATELEVEL_OPTIONS      "+notimingchecks"
@file 240:
@file 241: # Disable checks for synchronizers
@file 242: # set VSIM_DISABLE_TIMINGCHECKS {  "*sff1*" }
@file 243:
@file 244: #####################################################################################
@file 245: # Design-fo-Test and ATPG Configuration
@file 246: #####################################################################################
@file 247:
@file 248: # Use post-layout netlist
@file 249: set POSTLAYOUT_ATPG        0
@file 250:
@file 251: # Tetramax run-time limit
@file 252: set TMAX_ABORT_LIMIT       100000
@file 253:
@file 254: # Continue with previous patters?
@file 255: set TMAX_CONTINUE_ATPG     1
@file 256:
@file 257: # Set ignored rules list
@file 258: set TMAX_IGNORE_RULES { N21 N33 }
@file 259:
@file 260: # Simulation in TestMax testbench
@file 261: set VSIM_TMAXSIM_LOAD_SDF   1
@file 262: #set VSIM_TMAXSIM_OPTIONS   "+notimingchecks -suppress 16107"
@file 263: set TMAXSIM_SIMULATION_TIME  "-all"
@file 264:
@file 265: #####################################################################################
@file 266: # Layout Design Settings
@file 267: #####################################################################################
@file 268:
@file 269: # Suspend after every major phase
@file 270: set INNOVUS_DEMO_MODE      0
@file 271:
@file 272: # Run faster with bad results
@file 273: set INNOVUS_PROTOTYPING_MODE      0
@file 274:
@file 275: # Cell density: make it smaller to improve routability
@file 276: set INNOVUS_STANDARD_CELL_DENSITY 0.7
@file 277:
@file 278: # Innovus effort setting: express, standard or extreme
@file 279: set INNOVUS_OPTIMIZATION_EFFORT "standard"
@file 280:
@file 281: set INNOVUS_CPUS 4
@file 282:
@file 283: #####################################################################################
@file 284: # Formality Post-Layout Logic Equivalence Check Settings
@file 285: #####################################################################################
@file 286:
@file 287: set FORMALITY_PLEC_SETUP_FILE "input/audioport.glec_setup.tcl"
@file 288:
@file 289: #####################################################################################
@file 290: # Static Timing Analysis Settings
@file 291: #####################################################################################
@file 292:
@file 293: # set STA_SDC_FILE $SDC_FILE
@file 294:
@file 295: #####################################################################################
@file 296: # Postlayout Simulation Settings
@file 297: #####################################################################################
@file 298:
@file 299: # Disable all timing checks
@file 300: #set VSIM_POSTLAYOUT_OPTIONS      "+notimingchecks"
@file 301:
@file 302: set VCD_SNAPSHOT_START_TIME     0us  ;
@file 302: # VCD dump start time
@file 303: set VCD_SNAPSHOT_LENGTH         10us ;
@file 303: # VCD dump length
@file 304: set POSTLAYOUT_SIMULATION_TIME  10us ;
@file 304: # PL simulation time (should be at least START+LENGTH)
@file 305:
@file 306: #####################################################################################
@file 307: # Power Estimation Settings
@file 308: #####################################################################################
@file 309:
@file 310: # Select power waveforms to display
@file 311: set WV_WAVEFORMS { "audioport" "dsp_unit_1" "control_unit_1" "i2s_unit_1" "cdc_unit_1" }
@file 312:
@file 313:
#@ End verbose source input/0_setup_audioport.tcl
@file 30:
@file 31: ###################################################################
@file 32: # 4. UVM test name override with env variable (e.g. from Makefile)
@file 33: ###################################################################
@file 34:
@file 35: if {0} {...}
@file 38:
@file 39: # Set UVM_TESTBENCH flag of a test name hae been specified
@file 40: if {1} {
@file 41: set UVM_TESTBENCH 1
@file 42: }
@file 45:
@file 46: ###################################################################
@file 47: # 5. Common settings for compilation scripts
@file 48: ###################################################################
@file 49:
@file 50: # QuestaSim Verilog compiler settings
@file 51: if {1} {
@file 52: set VLOG_RTL_OPTIONS [concat $VLOG_RTL_OPTIONS " -suppress 13314 -suppress 13233 +define+RTL_SIM" ]
@file 53: }
@file 56:
@file 57: # QuestaSim VHDL compiler settings
@file 58: set VCOM_RTL_OPTIONS "-2008"
@file 59:
@file 60: # QuestaSim Verilog compiler settings Verilog DUT in SystemC TB
@file 61: if {0} {...
@file 63: } else {
@file 64: set VLOG_SYSTEMC_OPTIONS " -suppress 13314 -suppress 13233 +define+RTL_SIM "
@file 65: }
@file 66:
@file 67: # QuestaSim Verilog compiler settings SystemC DUT in Verilog TB simulation 
@file 68: if {1} {
@file 69: set VLOG_MIXEDLANG_OPTIONS [concat $VLOG_MIXEDLANG_OPTIONS " -suppress 13314 -suppress 13233 +define+RTL_SIM +define+SYSTEMC_DUT" ]
@file 70: }
@file 73:
@file 74: # QuestaSim Verilog compiler settings for gate-level simulation
@file 75: if {1} {
@file 76: set VLOG_GATELEVEL_OPTIONS [concat $VLOG_GATELEVEL_OPTIONS " +nowarn3448 -suppress 13314 -suppress 13233 +define+GATELEVEL_SIM " ]
@file 77: }
@file 80:
@file 81: # QuestaSim Verilog compiler settings for postlayout-level simulation
@file 82: if {1} {
@file 83: set VLOG_POSTLAYOUT_OPTIONS [concat $VLOG_POSTLAYOUT_OPTIONS " +nowarn3448 +nowarn3438 +nowarnTSCALE -suppress 13314 -suppress 13233 +define+POSTLAYOUT_SIM " ]
@file 84: }
@file 87:
@file 88: # QuestaSim settings for gate-level simulation
@file 89: if {1} {
@file 90: set VSIM_GATELEVEL_OPTIONS [concat $VSIM_GATELEVEL_OPTIONS " +nowarn3448 +nowarn8756 " ]
@file 91: }
@file 94:
@file 95: # QuestaSim settings for postlayout-level simulation
@file 96: if {0} {...
@file 98: } else {
@file 99: set VSIM_POSTLAYOUT_OPTIONS " +nowarn3448 +nowarn3438 +nowarn8756 +nowarnTSCALE "
@file 100: }
@file 101:
@file 102: # VCS Verilog compiler settings for RTL simulation
@file 103: if {1} {
@file 104: set VCS_VLOG_RTL_OPTIONS [concat $VCS_VLOG_RTL_OPTIONS " +incdir+input +incdir+input/uvm +define+RTL_SIM " ]
@file 105: }
@file 108:
@file 109: # VCS simulator settings for RTL simulation
@file 110: if {0} {...
@file 112: } else {
@file 113: set VCS_RTL_OPTIONS " -timescale=1ns/1ps"
@file 114: }
@file 115:
@file 116: set XCELIUM_VLOG_RTL_OPTIONS       " -incdir input -incdir input/uvm -DEFINE RTL_SIM "
@file 117: set XCELIUM_VLOG_MIXEDLANG_OPTIONS " -incdir input -incdir input/uvm -DEFINE RTL_SIM -DEFINE SYSTEMC_DUT " 
@file 118:
@file 119: ###################################################################
@file 120: # 6. Assertion module bindings for the whole project
@file 121: ###################################################################
@file 122:
@file 123: set SVA_BIND_FILE "input/sva_bindings.svh"
@file 124:
@file 125:
@file 126: ###################################################################
@file 127: # 7. Enable SAIF activity data recording
@file 128: ###################################################################
@file 129:
@file 130: set RTL_POWER_ESTIMATION      1
@file 131:
@file 132: ###################################################################
@file 133: # 8. Misc. QuestaSim settings
@file 134: ###################################################################
@file 135:
@file 136: # Enable/disable schematic generator
@file 137: set VSIM_SCHEMATIC 0
@file 138:
@file 139: # XML testplan file location
@file 140: if { [file exists input/${DESIGN_NAME}_testplan.xml ] == 1} {
@file 141: set VSIM_TESTPLAN input/${DESIGN_NAME}_testplan.xml
@file 142: }
@file 143:
@file 144: # Testplan generation parameters
@file 145: if { [info exists XML2UCDB_OPTIONS] == 0 || $XML2UCDB_OPTIONS == "" } {
@file 146: set XML2UCDB_OPTIONS "-GDESIGN_NAME=${DESIGN_NAME} -GSIM_PREFIX=/${DESIGN_NAME}_tb/DUT_INSTANCE -GFORMAL_PREFIX=/${DESIGN_NAME}"
@file 147: }
@file 148:
@file 149: ###################################################################
@file 150: # 9. Misc. synthesis settings
@file 151: ###################################################################
@file 152:
@file 153: # Disable SDC file if it does not exits
@file 154: if { [info exists SDC_FILE ] } {
@file 155: if { [file exists $SDC_FILE ] == 0} {...}
@file 158: }
@file 159:
@file 160: # Some Design Compiler settings
@file 161: set DC_SUPPRESS_MESSAGES { "UID-401" "UID-348" "TEST-130" "TIM-104" "TIM-134" "TIM-179" "VER-26" "VO-4" "VHD-4"}
@file 162:
@file 163: ###################################################################
@file 164: # 10. Misc. formal verification settings
@file 165: ###################################################################
@file 166:
@file 167: # Filters for selecting assertions to report in Questa Formal
@file 168: if { [info exists QFORMAL_BB_PROPERTIES] == 0 || $QFORMAL_BB_PROPERTIES == "" } {
@file 169: set QFORMAL_BB_PROPERTIES "CHECKER_MODULE.af_*"
@file 170: }
@file 171: if { [info exists QFORMAL_WB_PROPERTIES] == 0 || $QFORMAL_WB_PROPERTIES == "" } {
@file 172: set QFORMAL_WB_PROPERTIES "CHECKER_MODULE.ar_*"
@file 173: }
@file 174:
@file 175: set QAUTOCHECK_DISABLE_CHECKS { CASE_DEFAULT }
@file 176:
@file 177: # Make Jasper FV to run longer
@file 178: set JASPER_TRACE_LENGTH 3000
@file 179:
@file 180:
@file 181: ###################################################################
@file 182: # 11. Select SDF backannotation delay types (MIN, TYP, MAX)
@file 183: ###################################################################
@file 184:
@file 185: set GATELEVEL_SDF  MAX
@file 186: set POSTLAYOUT_SDF MAX
@file 187:
@file 188: #############################################################
@file 189: # 12. Select technology setup file			     
@file 190: #     scripts/0_setup_${TARGET_TECHNOLOGY}.tcl		     
@file 191: #     to be loaded					     
@file 192: #############################################################
@file 193: 							     
@file 194: set TARGET_TECHNOLOGY "DT3"
#@ End verbose source input/0_setup_design.tcl
@file 57:
@file 58: if { [info exists TESTBENCH_NAME] == 0 } {
@file 59: set TESTBENCH_NAME ${DESIGN_NAME}_tb
@file 60: }
@file 61:
@file 62: ##################################################################################################
@file 63: # Technology specific settings
@file 64: ##################################################################################################
@file 65:
@file 66: if { [info exists TARGET_TECHNOLOGY ] == 0} {...}
@file 78:
@file 79:
@file 80: if {0} {...}
@file 83:
@file 84: set setup_file scripts/0_setup_${TARGET_TECHNOLOGY}.tcl
@file 85: if {1} {
@file 86: source $setup_file
#@ Begin verbose source scripts/0_setup_DT3.tcl (pre)
@file 1: set REF_LIB_PATH       "$env(DT3_HOME)/lib"
@file 2:
@file 3: ##################################################################################################
@file 4: # General technology settings
@file 5: ##################################################################################################
@file 6:
@file 7: set LIBRARY_DRIVING_CELL_NAME "INV_X1"
@file 8: set LIBRARY_DRIVING_PIN_NAME  "ZN"
@file 9: set LIBRARY_POWER_NET_NAMES   "VDD VSS"
@file 10: set LIBRARY_POWER_PIN_NAMES   "VDD VSS"
@file 11: set LIBRARY_POWER_NET_NAME    "VDD"
@file 12: set LIBRARY_GROUND_NET_NAME   "VSS"
@file 13: set LIBRARY_POWER_PIN_NAME    "VDD"
@file 14: set LIBRARY_GROUND_PIN_NAME   "VSS"
@file 15: set LIBRARY_SITE_WIDTH        0.19
@file 16: set LIBRARY_SITE_HEIGHT       1.4
@file 17: set LIBRARY_ROUTE_GRID        0.0050
@file 18:
@file 19: set VERILOG_LIBRARY_SRC      "${REF_LIB_PATH}/verilog/NangateOpenCellLibrary.v"
@file 20:
@file 21: ##################################################################################################
@file 22: # EDA Tool Settings
@file 23: ##################################################################################################
@file 24:
@file 25: # Settings for Design Compiler, Formality, Primetime and Tetramax
@file 26: set DC_ALIB_PATH            "${REF_LIB_PATH}/logic_lib/alib"
@file 27: set DC_LIBRARY_PATH         "${REF_LIB_PATH}/logic_lib"
@file 28: set DC_TARGET_LIBRARY_FILE  "NangateOpenCellLibrary_typical.db"
@file 29: set DC_SYMBOL_LIBRARY_FILE  ""
@file 30: set DC_TARGET_LIBRARY       "NangateOpenCellLibrary"
@file 31: set DC_OPERATING_CONDITIONS "typical"
@file 32: set TETRAMAX_LIBRARIES      "${REF_LIB_PATH}/verilog/NangateOpenCellLibrary_tmax.v"
@file 33:
@file 34: # Settings for RTL Compiler
@file 35:
@file 36: set RC_LIBRARY_PATH         "${REF_LIB_PATH}/logic_lib"
@file 37: set RC_TARGET_LIBRARY_FILE "NangateOpenCellLibrary_typical.lib"
@file 38:
@file 39: # Settings for Genus
@file 40:
@file 41: set GENUS_LIBRARY_PATH        "${REF_LIB_PATH}/logic_lib"
@file 42: set GENUS_TARGET_LIBRARY_FILE "NangateOpenCellLibrary_typical.lib"
@file 43:
@file 44: # Settings for Stratus
@file 45:
@file 46: set STRATUS_TECHLIB        "${RC_LIBRARY_PATH}/${RC_TARGET_LIBRARY_FILE}"
@file 47: set STRATUS_LS_TECHLIB_RC "${RC_LIBRARY_PATH}/${RC_TARGET_LIBRARY_FILE}"
@file 48: set STRATUS_LS_TECHLIB_DC "${REF_LIB_PATH}/logic_lib/NangateOpenCellLibrary_typical.db"
@file 49:
@file 50: # Settings for CATAPULT
@file 51:
@file 52: set CATAPULT_LIBPATHS "${REF_LIB_PATH}/catapult"
@file 53: #set CATAPULT_LIBPATHS "/research/cas/public/nangate_pdk/NANGate_45nm/Catapult"
@file 54: set CATAPULT_TECHLIBS "NangateOpenCellLibrary_dc"
@file 55:
@file 56: # Settings for Innovus
@file 57:
@file 58: set INNOVUS_MMMC_MAX_LIBRARY_SET         "${REF_LIB_PATH}/logic_lib/NangateOpenCellLibrary_typical.lib"
@file 59: set INNOVUS_MMMC_MIN_LIBRARY_SET         "${REF_LIB_PATH}/logic_lib/NangateOpenCellLibrary_typical.lib"
@file 60: set INNOVUS_MMMC_MAX_LIBRARY_SET_NAME    "MAX_LIBS"
@file 61: set INNOVUS_MMMC_MIN_LIBRARY_SET_NAME    "MIN_LIBS"
@file 62: set INNOVUS_MMMC_BEST_CAPTABLE           "${REF_LIB_PATH}/tech/NCSU_FreePDK_45nm.capTbl"
@file 63: set INNOVUS_MMMC_WORST_CAPTABLE          "${REF_LIB_PATH}/tech/NCSU_FreePDK_45nm.capTbl"
@file 64: set INNOVUS_MMMC_BEST_RC_CORNER_NAME     "BEST_RC_CORNER"
@file 65: set INNOVUS_MMMC_WORST_RC_CORNER_NAME    "WORST_RC_CORNER"
@file 66: set INNOVUS_MMMC_BEST_DELAY_CORNER_NAME  "BEST_DELAY_CORNER"
@file 67: set INNOVUS_MMMC_WORST_DELAY_CORNER_NAME "WORST_DELAY_CORNER"
@file 68: set INNOVUS_MMMC_CONSTRAINT_MODE_NAME    "CONSTRAINTS_FROM_SYNTHESIS"
@file 69: set INNOVUS_MMMC_SLOW_ANALYSIS_VIEW_NAME "SLOW_VIEW"
@file 70: set INNOVUS_MMMC_FAST_ANALYSIS_VIEW_NAME "FAST_VIEW"
@file 71: set INNOVUS_LEF_FILES                    "${REF_LIB_PATH}/stdcell_lib/NangateOpenCellLibrary.lef"
@file 72: set INNOVUS_DESIGN_PROCESS_NODE          45
@file 73: set INNOVUS_PRECAP_NAME FILLCELL_X1
@file 74: set INNOVUS_POSTCAP_NAME FILLCELL_X1
@file 75: set INNOVUS_FILLER_LIST                  { FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32 }
@file 76: set INNOVUS_CLOCK_BUFFER_LIST            "CLKBUF_X1 CLKBUF_X2 CLKBUF_X3"
@file 77: set INNOVUS_CLOCK_GATE_LIST              "CLKGATETST_X1 CLKGATETST_X2 CLKGATETST_X4 CLKGATETST_X8 CLKGATE_X1 CLKGATE_X2 CLKGATE_X4 CLKGATE_X8"
@file 78:
@file 79:
@file 80:
@file 81:
@file 82:
@file 83:
#@ End verbose source scripts/0_setup_DT3.tcl
@file 87: }
@file 91:
@file 92:
@file 93:
@file 94:
@file 95: set tmp_list { }
@file 96: if { [info exists DESIGN_FILES ] } {
@file 97: foreach filename ${DESIGN_FILES} {
	if { [file exists $filename ] == 1 } {
	    lappend tmp_list ${filename}
	} else {
	    if { $script_debug_enabled } {
		puts "File ${filename} not found"
		return
	    }
	}
    }
@file 107: }
@file 108:
@file 109: set DESIGN_FILES $tmp_list
@file 110:
@file 111:
@file 112: set tmp_list { }
@file 113: if { [info exists RTL_FILES ] } {
@file 114: foreach filename ${RTL_FILES} {
	if { [file exists $filename ] == 1 } {
	    lappend tmp_list ${filename}
	} else {
	    if { $script_debug_enabled } {
		puts "File ${filename} not found"
		return
	    }
	}
    }
@file 124: }
@file 125:
@file 126: set RTL_FILES $tmp_list
@file 127:
@file 128:
@file 129: set tmp_list { }
@file 130: if { [info exists SVA_FILES ] } {
@file 131: foreach filename ${SVA_FILES} {
	if { [file exists $filename ] == 1 } {
	    lappend tmp_list ${filename}
	} else {
	    if { $script_debug_enabled } {
		puts "File ${filename} not found"
		return
	    }
	}
    }
@file 141: }
@file 142:
@file 143: set SVA_FILES $tmp_list
@file 144:
@file 145:
@file 146: set tmp_list { }
@file 147: if { [info exists TESTBENCH_FILES ] } {
@file 148: foreach filename ${TESTBENCH_FILES} {
	if { [file exists $filename ] == 1 } {
	    lappend tmp_list ${filename}
	} else {
	}
    }
@file 154: }
@file 155: set TESTBENCH_FILES $tmp_list
@file 156:
@file 157: set tmp_list { }
@file 158: if { [info exists SYSTEMC_SOURCE_FILES ] } {
@file 159: foreach filename ${SYSTEMC_SOURCE_FILES} {
	if { [file exists $filename ] == 1 } {
	    lappend tmp_list ${filename}
	}
    }
@file 164: }
@file 165: set SYSTEMC_SOURCE_FILES $tmp_list
@file 166:
@file 167: set tmp_list { }
@file 168: if { [info exists SYSTEMC_HEADER_FILES ] } {
@file 169: foreach filename ${SYSTEMC_HEADER_FILES} {
	if { [file exists $filename ] == 1 } {
	    lappend tmp_list ${filename}
	}
    }
@file 174: }
@file 175: set SYSTEMC_HEADER_FILES $tmp_list
@file 176:
@file 177: set tmp_list { }
@file 178: if { [info exists SYSTEMC_TESTBENCH_FILES ] } {
@file 179: foreach filename ${SYSTEMC_TESTBENCH_FILES} {
	if { [file exists $filename ] == 1 } {
	    lappend tmp_list ${filename}
	}
    }
@file 184: }
@file 185: set SYSTEMC_TESTBENCH_FILES $tmp_list
@file 186:
@file 187:
@file 188: set chan [open ${OUTPUT_DIR}/last_design_name w]
@file 189: puts $chan $DESIGN_NAME
@file 190: close $chan
@file 191:
#@ End verbose source scripts/0_setup.tcl
@file 91:
@file 92: #################################################################
@file 93: # Read standard cell libraries
@file 94: #################################################################
@file 95:
@@file 96: read_physical -lef $INNOVUS_LEF_FILES

Loading LEF file /research/cas/public/DT3_2025/lib/stdcell_lib/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

##  Check design process and node:  
##  Both design process and tech node are not set.

@file 97:
@file 98: #################################################################
@file 99: # Read timing libraries, constraints and setup analysis views
@file 100: #################################################################
@file 101:
@@file 102: read_mmmc ${INPUT_DIR}/${DESIGN_NAME}.mmmc.tcl
#@ Begin verbose source input/audioport.mmmc.tcl (pre)
@file 1:
@@file 2: create_library_set -name MaxLibSet -timing [list $INNOVUS_MMMC_MAX_LIBRARY_SET ]
@@file 3: create_library_set -name MinLibSet -timing [list $INNOVUS_MMMC_MIN_LIBRARY_SET ] 
@file 4:
@@file 5: create_opcond -name MaxOpCond -process 1 -voltage 1.08 -temperature 125
@@file 6: create_opcond -name MinOpCond -process 1 -voltage 1.08 -temperature -40
@file 7:
@@file 8: create_rc_corner -name BestRCCorner -cap_table $INNOVUS_MMMC_BEST_CAPTABLE
@@file 9: create_rc_corner -name WorstRCCorner -cap_table $INNOVUS_MMMC_WORST_CAPTABLE
@file 10:
@@file 11: create_timing_condition -name MaxTC -library_sets MaxLibSet -opcond MaxOpCond
@@file 12: create_timing_condition -name MinTC -library_sets MaxLibSet -opcond MinOpCond
@file 13:
@@file 14: create_delay_corner -name WorstDelayCorner -timing_condition { MaxTC PD_TOP@MaxTC} -rc_corner WorstRCCorner
@@file 15: create_delay_corner -name BestDelayCorner  -timing_condition { MinTC PD_TOP@MaxTC} -rc_corner BestRCCorner
@file 16:
@@file 17: create_constraint_mode -name Func -sdc_files [list ${RESULTS_DIR}/${DESIGN_NAME}_gatelevel.sdc ]
@file 18:
@@file 19: create_analysis_view -name FuncMax -constraint_mode Func -delay_corner WorstDelayCorner
@@file 20: create_analysis_view -name FuncMin -constraint_mode Func -delay_corner BestDelayCorner
@file 21:
@@file 22: set_analysis_view -setup [list FuncMax] -hold [list FuncMin]
#@ End verbose source input/audioport.mmmc.tcl
Reading MaxLibSet timing library '/research/cas/public/DT3_2025/lib/logic_lib/NangateOpenCellLibrary_typical.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
@file 103:
@file 104: #################################################################
@file 105: # Read in design
@file 106: #################################################################
@file 107:
@@file 108: read_netlist ${RESULTS_DIR}/${DESIGN_NAME}_gatelevel.v
#% Begin Load netlist data ... (date=05/04 13:35:20, mem=997.8M)
*** Begin netlist parsing (mem=1087.7M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'results/audioport_gatelevel.v'

*** Memory Usage v#1 (Current mem = 1115.719M, initial mem = 495.004M) ***
*** End netlist parsing (cpu=0:00:00.5, real=0:00:00.0, mem=1115.7M) ***
#% End Load netlist data ... (date=05/04 13:35:21, total cpu=0:00:00.5, real=0:00:00.0, peak res=1033.0M, current mem=1033.0M)
Top level cell is audioport.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell audioport ...
*** Netlist is unique.
** info: there are 1145 modules.
** info: there are 38894 stdCell insts.

*** Memory Usage v#1 (Current mem = 1190.133M, initial mem = 495.004M) ***
@@file 109: read_power_intent -1801 ${INPUT_DIR}/${DESIGN_NAME}.upf
Reading power intent file input/audioport.upf ...
Checking power intent
Checking scoped supply_net connected to top-level supply_net
IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.00 real=0:00:00.00
Checking supply_set/supply_net
IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.00 real=0:00:00.00
Setting boundaryports(3) from port_attr
IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
INFO: The power intent file has only one domain defined.
Domain-based supply connection will be applied to top cell. Other domain-related power intent commands will be ignored.
@@file 110: init_design
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /research/cas/public/DT3_2025/lib/tech/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Reading Capacitance Table File /research/cas/public/DT3_2025/lib/tech/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: FuncMax
    RC-Corner Name        : WorstRCCorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/cas/public/DT3_2025/lib/tech/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: FuncMin
    RC-Corner Name        : BestRCCorner
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/research/cas/public/DT3_2025/lib/tech/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'results/audioport_gatelevel.sdc' ...
Current (total cpu=0:00:32.3, real=0:00:51.0, peak res=1363.4M, current mem=1363.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File results/audioport_gatelevel.sdc, Line 8).

INFO (CTE): Reading of timing constraints file results/audioport_gatelevel.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9 of File results/audioport_gatelevel.sdc : Skipped unsupported command: set_operating_conditions


Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1391.4M, current mem=1383.0M)
Current (total cpu=0:00:32.6, real=0:00:52.0, peak res=1391.4M, current mem=1383.0M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.14 real=0:00:00.00
IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.01 real=0:00:00.00
Total 0 new pin(s) connected to net 'VDD'
Total 0 new pin(s) connected to net 'VSS'
IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.35 real=0:00:01.00
IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.05 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.01 real=0:00:00.00
WorstDelayCorner BestDelayCorner
WorstDelayCorner BestDelayCorner
IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.03 real=0:00:00.00
WorstDelayCorner BestDelayCorner
IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.00 real=0:00:00.00
Current (total cpu=0:00:33.4, real=0:00:53.0, peak res=1412.3M, current mem=1405.6M)
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1426.2M, current mem=1416.7M)
Current (total cpu=0:00:33.6, real=0:00:53.0, peak res=1426.2M, current mem=1416.7M)
IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:00.36 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
@@file 111: commit_power_intent -verbose
Power intent power_domain is already committed
COMMIT_1801: commit_logic_port_net 
IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.00 real=0:00:00.00
COMMIT_1801: commit_supply_net 
::MSV::createSupplyPort VSS -dir input -type ground
::MSV::createSupplyPort VDD -dir input -type power
::MSV::createSupplyNet VDD -type power
::MSV::createSupplyNet VSS -type ground
IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.00 real=0:00:00.00
COMMIT_1801: commit_global_connect -no_related_pg -check_macro_pg
COMMIT_1801: commit_supplynet_connect -check_macro_pg
IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.04 real=0:00:01.00
::MSV::createSupplySet PD_TOP.primary -power VDD -ground VSS
::MSV::setPowerDomainPGNets PD_TOP -power VDD -ground VSS
::MSV::addUpfPortState VDD -state {PD_TOP.primary.VDD_ON 1.1} -state {PD_TOP.primary.VDD_ON 1.1} -net VDD
::MSV::addUpfPortState VSS -state {PD_TOP.primary.VDD_ON 0.0} -state {PD_TOP.primary.VDD_ON 0.0} -net VSS
IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
WorstDelayCorner BestDelayCorner
WorstDelayCorner BestDelayCorner
::MSV::createSupplySet PD_TOP.primary -power VDD -ground VSS
::MSV::setPowerDomainPGNets PD_TOP -power VDD -ground VSS
IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.03 real=0:00:00.00
WorstDelayCorner BestDelayCorner
IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.01 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.00 real=0:00:00.00
IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
check Iso/LS needed between power domains
finished checking Iso/LS needed between power domains
finished commitUpf -verbose
@@file 112: check_power_domains
Verifying P/G connection of power domain - 'PD_TOP'.
@file 113: if {1} {
@@file 114: read_def ${RESULTS_DIR}/${DESIGN_NAME}_gatelevel.scandef
Reading DEF file 'results/audioport_gatelevel.scandef', current time is Sun May  4 13:35:27 2025 ...
--- CASESENSITIVE ON
--- DIVIDERCHAR '/'
defIn read 10000 lines...
DEF file 'results/audioport_gatelevel.scandef' is parsed, current time is Sun May  4 13:35:27 2025.
@@file 115: trace_scan
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 15139 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
@file 116: }
@file 117:
@file 118: #################################################################
@file 119: # Design flow settings
@file 120: #################################################################
@file 121:
@file 122: file delete -force [glob -nocomplain ${OUTPUT_DIR}/${DESIGN_NAME}_innovus_*.db ]
@file 123: file delete -force [glob -nocomplain ${REPORTS_DIR}/6_innovus_${DESIGN_NAME}_* ]
@file 124: file delete -force [glob -nocomplain ${RESULTS_DIR}/${DESIGN_NAME}_postlayout_* ]
@file 125:
@@file 126: set_preference InstanceText InstanceMaster
@file 127:
@@file 128: set_db design_flow_effort  $INNOVUS_OPTIMIZATION_EFFORT
@file 129: if { $INNOVUS_OPTIMIZATION_EFFORT == "express" } {...}
@file 132:
@@file 133: set_db design_process_node $INNOVUS_DESIGN_PROCESS_NODE
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
@file 134:
@file 135: if { $INNOVUS_PROTOTYPING_MODE } {...}
@file 142:
@file 143: if { [info exists INNOVUS_CPUS ] } {
@@file 144: set_multi_cpu_usage -local_cpu $INNOVUS_CPUS
@file 145: }
@file 146:
@file 147:
@file 148: #################################################################
@file 149: # Path Groups
@file 150: #################################################################
@file 151:
@file 152: if { $INNOVUS_BASIC_PATHGROUPS } {...
@file 154: } else {
@file 155: invs_create_path_groups
Multithreaded Timing Analysis is initialized with 4 threads

Effort level <high> specified for clk_in2reg path_group
Effort level <high> specified for clk_reg2out path_group
Effort level <high> specified for clk_reg2reg path_group
Effort level <high> specified for mclk_in2reg path_group
Effort level <high> specified for mclk_reg2out path_group
Effort level <high> specified for mclk_reg2reg path_group
Effort level <high> specified for clk_in2reg path_group
Effort level <high> specified for clk_reg2out path_group
Effort level <high> specified for clk_reg2reg path_group
Effort level <high> specified for mclk_in2reg path_group
Effort level <high> specified for mclk_reg2out path_group
Effort level <high> specified for mclk_reg2reg path_group
Effort level <high> specified for in2out path_group
@file 156: }
@file 157:
@file 158: ################################################################
@file 159: # Create floorplan
@file 160: ################################################################
@file 161:
@@file 162: create_floorplan -core_density_size $INNOVUS_FLOORPLAN_ASPECT_RATIO \
                                    $INNOVUS_STANDARD_CELL_DENSITY \
                                    $INNOVUS_FLOORPLAN_CORE_TO_LEFT \
                                    $INNOVUS_FLOORPLAN_CORE_TO_BOTTOM \
                                    $INNOVUS_FLOORPLAN_CORE_TO_RIGHT \
                                    $INNOVUS_FLOORPLAN_CORE_TO_TOP
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :5.13
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :5.04
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :5.13
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :5.04
Adjusting core size to PlacementGrid : width :437.19 height : 436.8
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
@file 168:
@file 169: if { $INNOVUS_DEMO_MODE == 1 } {...}
@file 177:
@file 178: ################################################################
@file 179: # Power planning
@file 180: ################################################################
@file 181:
@file 182: set pwr_pins_x   [expr $INNOVUS_RING_OFFSET + $INNOVUS_RING_WIDTH + $INNOVUS_RING_SPACING ]
@file 183: set pwr_pins_y   [expr $INNOVUS_RING_OFFSET / 2]
@file 184: set pwr_pins_dx  $INNOVUS_RING_WIDTH
@file 185: set pwr_pins_dy  [expr $INNOVUS_RING_WIDTH / 4.0 ]
@file 186: set pwr_pins_gap [expr 4 * $INNOVUS_RING_WIDTH]
@file 187: set pin_index    0
@file 188:
@file 189: # Create power pins
@file 190: foreach net_name $LIBRARY_POWER_NET_NAMES {
    set pin_name [lindex $LIBRARY_POWER_PIN_NAMES $pin_index] 
    if { $pin_index == 0 } {
	set pin_layer $INNOVUS_RING_LAYER_BOTTOM 
    } else {
	set pin_layer $INNOVUS_RING_LAYER_LEFT 
    }
    create_pg_pin -name $pin_name \
                  -net $net_name \
	          -geom $pin_layer \
	                [expr $pwr_pins_x + [expr $pin_index * $pwr_pins_gap] ] \
	                $pwr_pins_y \
	                [expr $pwr_pins_x + [expr $pin_index * $pwr_pins_gap] + $pwr_pins_dx] \
	                [expr $pwr_pins_y + $pwr_pins_dy]
    set pin_index [expr $pin_index + 1]
}
@file 206:
@file 207: # Connect pins to power and ground nets
@file 208: set pin_index 0
@file 209: foreach net_name $LIBRARY_POWER_NET_NAMES {
    set pin_name [lindex $LIBRARY_POWER_PIN_NAMES $pin_index] 
    puts "Connect $net_name to $pin_name"
    connect_global_net $net_name -type pg_pin -pin_base_name $pin_name -inst_base_name * -verbose
    set pin_index [expr $pin_index + 1]
}
Connect VDD to VDD
0 new pwr-pin connection was made to global net 'VDD'.
Connect VSS to VSS
0 new gnd-pin connection was made to global net 'VSS'.
@file 215:
@file 216:
@file 217: # Create ring around core
@@file 218: add_rings -around each_block \
          -nets    "$LIBRARY_GROUND_NET_NAME $LIBRARY_POWER_NET_NAME" \
          -center  1 \
          -spacing $INNOVUS_RING_SPACING \
          -width   $INNOVUS_RING_WIDTH \
          -offset  $INNOVUS_RING_OFFSET \
          -layer  "top $INNOVUS_RING_LAYER_TOP bottom $INNOVUS_RING_LAYER_BOTTOM left $INNOVUS_RING_LAYER_LEFT right $INNOVUS_RING_LAYER_RIGHT"
#% Begin add_rings (date=05/04 13:35:31, mem=1686.2M)


viaInitial starts at Sun May  4 13:35:31 2025
viaInitial ends at Sun May  4 13:35:31 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1800.2M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|  via1  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=05/04 13:35:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1689.3M, current mem=1689.3M)
@file 225:
@file 226: # Create stripes over core
@file 227:
@file 228: set INNOVUS_STRIPE_X_SET_TO_SET_DISTANCE [expr $LIBRARY_SITE_WIDTH * $INNOVUS_STRIPE_X_SET_TO_SET_DISTANCE]
@file 229: set INNOVUS_STRIPE_Y_SET_TO_SET_DISTANCE [expr $LIBRARY_SITE_HEIGHT * $INNOVUS_STRIPE_Y_SET_TO_SET_DISTANCE]
@file 230: set INNOVUS_STRIPE_X_OFFSET [expr $LIBRARY_SITE_WIDTH * $INNOVUS_STRIPE_X_OFFSET]
@file 231: set INNOVUS_STRIPE_Y_OFFSET [expr $LIBRARY_SITE_HEIGHT * $INNOVUS_STRIPE_Y_OFFSET]
@file 232: set INNOVUS_STRIPE_X_SPACING [expr $LIBRARY_SITE_WIDTH * $INNOVUS_STRIPE_X_SPACING]
@file 233: set INNOVUS_STRIPE_Y_SPACING [expr $LIBRARY_SITE_HEIGHT * $INNOVUS_STRIPE_Y_SPACING]
@file 234:
@@file 235: add_stripes -nets                "$LIBRARY_GROUND_NET_NAME $LIBRARY_POWER_NET_NAME" \
            -set_to_set_distance ${INNOVUS_STRIPE_X_SET_TO_SET_DISTANCE} \
            -spacing             ${INNOVUS_STRIPE_X_SPACING} \
            -width               ${INNOVUS_STRIPE_WIDTH} \
            -start_offset        ${INNOVUS_STRIPE_X_OFFSET} \
            -use_wire_group      1 \
            -direction           vertical \
            -layer               ${INNOVUS_STRIPE_VERTICAL_LAYER}
#% Begin add_stripes (date=05/04 13:35:31, mem=1689.3M)

Initialize fgc environment(mem: 1800.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1800.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1800.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1800.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1800.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-385):	The set width(15.2) + VDD width(0.8)=16.8) specified by -width and -spacing is greater than or is equal to set distance specified by -set_to_set_distance 15.2. Tool will not check drc between stripes in different sets so that there may be potential drc issues.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 35.930000 3.020000 35.930000 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 51.130001 3.020000 51.130001 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 66.330002 3.020000 66.330002 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 81.529999 3.020000 81.529999 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 96.730003 3.020000 96.730003 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 111.930000 3.020000 111.930000 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 127.129997 3.020000 127.129997 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 142.330002 3.020000 142.330002 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 157.529999 3.020000 157.529999 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 172.729996 3.020000 172.729996 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 187.929993 3.020000 187.929993 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 203.130005 3.020000 203.130005 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 218.330002 3.020000 218.330002 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 233.529999 3.020000 233.529999 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 248.729996 3.020000 248.729996 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 263.929993 3.020000 263.929993 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 279.130005 3.020000 279.130005 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 294.329987 3.020000 294.329987 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 309.529999 3.020000 309.529999 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 324.730011 3.020000 324.730011 442.859985 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
Stripe generation is complete.
vias are now being generated.
add_stripes created 28 wires.
ViaGen created 392 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via1  |       56       |        0       |
|  via2  |       56       |        0       |
|  via3  |       56       |        0       |
|  via4  |       56       |        0       |
|  via5  |       56       |        0       |
|  via6  |       56       |        0       |
|  via7  |       56       |        0       |
| metal8 |       28       |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=05/04 13:35:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1690.8M, current mem=1690.8M)
@file 243:
@@file 244: add_stripes -nets                "$LIBRARY_GROUND_NET_NAME $LIBRARY_POWER_NET_NAME" \
            -set_to_set_distance ${INNOVUS_STRIPE_Y_SET_TO_SET_DISTANCE} \
            -spacing             ${INNOVUS_STRIPE_Y_SPACING} \
            -width               ${INNOVUS_STRIPE_WIDTH} \
            -start_offset        ${INNOVUS_STRIPE_Y_OFFSET} \
            -use_wire_group      1 \
            -direction           horizontal \
            -layer               ${INNOVUS_STRIPE_HORIZONTAL_LAYER}
#% Begin add_stripes (date=05/04 13:35:31, mem=1690.8M)

Initialize fgc environment(mem: 1801.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-385):	The set width(14) + VDD width(0.8)=15.6) specified by -width and -spacing is greater than or is equal to set distance specified by -set_to_set_distance 14. Tool will not check drc between stripes in different sets so that there may be potential drc issues.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 33.439999 443.385010 33.439999 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 47.439999 443.385010 47.439999 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 61.439999 443.385010 61.439999 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 75.440002 443.385010 75.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 89.440002 443.385010 89.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 103.440002 443.385010 103.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 117.440002 443.385010 117.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 131.440002 443.385010 131.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 145.440002 443.385010 145.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 159.440002 443.385010 159.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 173.440002 443.385010 173.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 187.440002 443.385010 187.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 201.440002 443.385010 201.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 215.440002 443.385010 215.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 229.440002 443.385010 229.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 243.440002 443.385010 243.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 257.440002 443.385010 257.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 271.440002 443.385010 271.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 285.440002 443.385010 285.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.065000 299.440002 443.385010 299.440002 with width 0.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
Type 'man IMPPP-354' for more detail.
**WARN: (EMS-27):	Message (IMPPP-354) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1801.2M)
Stripe generation is complete.
vias are now being generated.
add_stripes created 31 wires.
ViaGen created 1245 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via2  |       62       |        0       |
|  via3  |       62       |        0       |
|  via4  |       62       |        0       |
|  via5  |       62       |        0       |
|  via6  |       62       |        0       |
|  via7  |       62       |        0       |
|  via8  |       873      |        0       |
| metal9 |       31       |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=05/04 13:35:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1690.8M, current mem=1690.8M)
@file 252:
@file 253:
@@file 254: route_special
#% Begin route_special (date=05/04 13:35:31, mem=1690.8M)
*** Begin SPECIAL ROUTE on Sun May  4 13:35:32 2025 ***
SPECIAL ROUTE ran on directory: /study/2025/521406S/personal/aimtiaz23/DT3_2025/project/workdir
SPECIAL ROUTE ran on machine: kataja8.oulu.fi (Linux 4.18.0-553.36.1.el8_10.x86_64 Xeon 3.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3352.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 45 used
Read in 45 components
  45 core components: 45 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 110 logical pins
Read in 110 nets
Read in 2 special nets, 2 routed
Read in 92 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 1 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 2
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 626
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 313
End power routing: cpu: 0:00:02, real: 0:00:02, peak: 3386.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

route_special created 941 wires.
ViaGen created 31392 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       940      |       NA       |
|  via1  |      5022      |        0       |
| metal2 |        1       |       NA       |
|  via2  |      4395      |        0       |
|  via3  |      4395      |        0       |
|  via4  |      4395      |        0       |
|  via5  |      4395      |        0       |
|  via6  |      4395      |        0       |
|  via7  |      4395      |        0       |
+--------+----------------+----------------+
#% End route_special (date=05/04 13:35:34, total cpu=0:00:02.0, real=0:00:03.0, peak res=1724.3M, current mem=1713.0M)
@file 255:
@@file 256: write_db ${OUTPUT_DIR}/${DESIGN_NAME}_innovus_planned.db
MinTC MaxTC
#% Begin save design ... (date=05/04 13:35:34, mem=1716.6M)
% Begin Save ccopt configuration ... (date=05/04 13:35:34, mem=1716.6M)
% End Save ccopt configuration ... (date=05/04 13:35:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1716.6M, current mem=1716.1M)
% Begin Save netlist data ... (date=05/04 13:35:34, mem=1716.2M)
Writing Binary DB to output/audioport_innovus_planned.db.tmp/vbin/audioport.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/04 13:35:34, total cpu=0:00:00.3, real=0:00:00.0, peak res=1748.2M, current mem=1719.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file output/audioport_innovus_planned.db.tmp/audioport.route.congmap.gz ...
% Begin Save AAE data ... (date=05/04 13:35:34, mem=1720.6M)
Saving AAE Data ...
% End Save AAE data ... (date=05/04 13:35:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1720.6M, current mem=1720.6M)
Saving preference file output/audioport_innovus_planned.db.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=05/04 13:35:37, mem=1724.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1869.1M) ***
% End Save routing data ... (date=05/04 13:35:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1725.0M, current mem=1725.0M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 15139 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2093.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file output/audioport_innovus_planned.db.tmp/audioport.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2077.1M) ***
Saving power intent database ...
WorstDelayCorner BestDelayCorner
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/04 13:35:38, mem=1730.9M)
% End Save power constraints data ... (date=05/04 13:35:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.9M, current mem=1730.9M)
BestRCCorner WorstRCCorner
Generated self-contained design audioport_innovus_planned.db.tmp
#% End save design ... (date=05/04 13:35:39, total cpu=0:00:03.1, real=0:00:05.0, peak res=1755.2M, current mem=1730.7M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 257:
@file 258: if { $INNOVUS_DEMO_MODE == 1 } {...}
@file 265:
@file 266: ################################################################
@file 267: # Placement
@file 268: ################################################################
@file 269:
@@file 270: set_db place_global_place_io_pins true
@file 271:
@file 272: if { $INNOVUS_PROTOTYPING_MODE } {...
@file 274: } else {
@@file 275: place_opt_design
**INFO: User settings:
setDelayCalMode -engine                        aae
design_flow_effort                             standard
design_process_node                            45
extract_rc_coupling_cap_threshold              0.1
extract_rc_relative_cap_threshold              1.0
extract_rc_shrink_factor                       1.0
extract_rc_total_cap_threshold                 0.0
place_global_place_io_pins                     true
getDelayCalMode -engine                        aae
getIlmMode -keepHighFanoutCriticalInsts        false
*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:57.7/0:01:11.0 (0.8), mem = 1911.4M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
Estimated cell power/ground rail width = 0.197 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:58.1/0:01:11.8 (0.8), mem = 2048.9M
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:01.0): 
Successfully traced 2 scan chains (total 15139 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 884 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:07.0) ***
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 42407 (78.9%) nets
3		: 5753 (10.7%) nets
4     -	14	: 4074 (7.6%) nets
15    -	39	: 1167 (2.2%) nets
40    -	79	: 177 (0.3%) nets
80    -	159	: 111 (0.2%) nets
160   -	319	: 26 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 1 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 2 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 15139 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
#std cell=38038 (0 fixed + 38038 movable) #buf cell=0 #inv cell=613 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=38801 #term=178292 #term/net=4.60, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=88
stdCell: 38038 single + 0 double + 0 multi
Total standard cell length = 94.9911 (mm), area = 0.1330 (mm^2)
Average module density = 0.696.
Density for the design = 0.696.
       = stdcell_area 499953 sites (132987 um^2) / alloc_area 717912 sites (190965 um^2).
Pin Density = 0.2483.
            = total # of pins 178292 / total area 717912.

Enabling multi-CPU acceleration with 4 CPU(s) for placement
=== lastAutoLevel = 10 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.642e-07 (1.13e-07 5.08e-08)
              Est.  stn bbox = 1.688e-07 (1.17e-07 5.21e-08)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2247.1M
Iteration  2: Total net bbox = 1.642e-07 (1.13e-07 5.08e-08)
              Est.  stn bbox = 1.688e-07 (1.17e-07 5.21e-08)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2248.1M
*** Finished SKP initialization (cpu=0:00:22.7, real=0:00:11.0)***
Iteration  3: Total net bbox = 2.453e+04 (1.52e+04 9.29e+03)
              Est.  stn bbox = 3.124e+04 (1.94e+04 1.19e+04)
              cpu = 0:00:29.5 real = 0:00:14.0 mem = 2849.4M
Iteration  4: Total net bbox = 2.645e+05 (7.83e+04 1.86e+05)
              Est.  stn bbox = 4.129e+05 (1.24e+05 2.89e+05)
              cpu = 0:00:16.8 real = 0:00:05.0 mem = 2972.5M
Iteration  5: Total net bbox = 2.645e+05 (7.83e+04 1.86e+05)
              Est.  stn bbox = 4.129e+05 (1.24e+05 2.89e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2972.5M
Iteration  6: Total net bbox = 8.573e+05 (4.54e+05 4.03e+05)
              Est.  stn bbox = 1.189e+06 (5.76e+05 6.13e+05)
              cpu = 0:00:18.9 real = 0:00:06.0 mem = 2940.4M

Iteration  7: Total net bbox = 1.003e+06 (5.40e+05 4.62e+05)
              Est.  stn bbox = 1.368e+06 (6.70e+05 6.98e+05)
              cpu = 0:00:22.4 real = 0:00:08.0 mem = 2848.1M
Iteration  8: Total net bbox = 1.003e+06 (5.40e+05 4.62e+05)
              Est.  stn bbox = 1.368e+06 (6.70e+05 6.98e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2848.1M
Iteration  9: Total net bbox = 1.076e+06 (5.64e+05 5.12e+05)
              Est.  stn bbox = 1.452e+06 (6.95e+05 7.58e+05)
              cpu = 0:00:21.1 real = 0:00:07.0 mem = 2839.1M
Iteration 10: Total net bbox = 1.076e+06 (5.64e+05 5.12e+05)
              Est.  stn bbox = 1.452e+06 (6.95e+05 7.58e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2839.1M
Iteration 11: Total net bbox = 1.094e+06 (5.73e+05 5.22e+05)
              Est.  stn bbox = 1.477e+06 (7.04e+05 7.73e+05)
              cpu = 0:00:18.5 real = 0:00:07.0 mem = 2848.4M
Iteration 12: Total net bbox = 1.094e+06 (5.73e+05 5.22e+05)
              Est.  stn bbox = 1.477e+06 (7.04e+05 7.73e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2848.4M
Iteration 13: Total net bbox = 1.072e+06 (5.62e+05 5.10e+05)
              Est.  stn bbox = 1.445e+06 (6.90e+05 7.55e+05)
              cpu = 0:00:42.8 real = 0:00:13.0 mem = 2856.7M
Iteration 14: Total net bbox = 1.072e+06 (5.62e+05 5.10e+05)
              Est.  stn bbox = 1.445e+06 (6.90e+05 7.55e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2856.7M
Iteration 15: Total net bbox = 1.072e+06 (5.62e+05 5.10e+05)
              Est.  stn bbox = 1.445e+06 (6.90e+05 7.55e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2856.7M
Finished Global Placement (cpu=0:02:52, real=0:01:01, mem=2856.7M)
Keep Tdgp Graph and DB for later use
Info: 1008 clock gating cells identified, 1007 (on average) moved 7049/7
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 15139 scan bits).
Found 0 hierarchical instance(s) in the file.
*** Scan Skip Mode Summary:
Start flexRegrouping ...
SC-INFO: saving current scan group ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 15139 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
SC-INFO: saving current scan group ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 15139 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Start wep ...
INFO: Finished netlist update for 2 scan groups.
**WARN: (IMPSC-1010):	During incremental tracing, scan chain "1" cannot trace from "dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_77_reg_18_/QN" to "control_unit_1/irq_r_reg/SI". Perform regular trace.
Type 'man IMPSC-1010' for more detail.
**WARN: (IMPSC-1010):	During incremental tracing, scan chain "2" cannot trace from "control_unit_1/rbank_r_reg_38__18_/QN" to "i2s_unit_1/shift_reg_reg_47_/SI". Perform regular trace.
Type 'man IMPSC-1010' for more detail.
*** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 15139 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Finished flexRegrouping
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:   645057.684 (floating:   645017.277)
Final   total scan wire length:    87564.825 (floating:    87524.417)
Improvement:   557492.860   percent 86.43 (floating improvement:   557492.860   percent 86.43)
Initial scan reorder max long connection:      572.739
Final   scan reorder max long connection:      154.856
Improvement:      417.884   percent 72.96
Total net length = 1.115e+06 (5.910e+05 5.242e+05) (ext = 2.579e+04)
*** End of reorder_scan (cpu=0:01:03, real=0:00:28.0, mem=3144.7M) ***
*** Starting place_detail (0:05:03 mem=3176.7M) ***
Total net bbox length = 1.159e+06 (6.200e+05 5.390e+05) (ext = 5.856e+03)
Move report: Detail placement moves 38036 insts, mean move: 0.92 um, max move: 38.15 um 
	Max move on inst (dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/U4447): (310.95, 265.37) --> (306.47, 299.04)
	Runtime: CPU: 0:00:10.8 REAL: 0:00:06.0 MEM: 3272.7MB
Summary Report:
Instances move: 38036 (out of 38038 movable)
Instances flipped: 1
Mean displacement: 0.92 um
Max displacement: 38.15 um (Instance: dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/U4447) (310.947, 265.373) -> (306.47, 299.04)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
Total net bbox length = 1.104e+06 (5.661e+05 5.376e+05) (ext = 5.818e+03)
Runtime: CPU: 0:00:11.0 REAL: 0:00:06.0 MEM: 3272.7MB
*** Finished place_detail (0:05:14 mem=3272.7M) ***
*** Finished Initial Placement (cpu=0:04:07, real=0:01:36, mem=2946.7M) ***
powerDomain PD_TOP : bins with density > 0.750 = 36.91 % ( 378 / 1024 )
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  FuncMax
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 61052 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 61052
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 53719 nets ( ignored 0 )
[NR-eGR] There are 1010 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53719
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53719 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.31% H + 0.02% V. EstWL: 1.468768e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       415( 0.41%)         9( 0.01%)   ( 0.42%) 
[NR-eGR]  metal3 ( 3)       602( 0.59%)        21( 0.02%)   ( 0.61%) 
[NR-eGR]  metal4 ( 4)       578( 0.57%)        10( 0.01%)   ( 0.58%) 
[NR-eGR]  metal5 ( 5)       362( 0.36%)         2( 0.00%)   ( 0.36%) 
[NR-eGR]  metal6 ( 6)        57( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal7 ( 7)        56( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal8 ( 8)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2071( 0.24%)        42( 0.00%)   ( 0.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.09% H + 0.01% V
Early Global Route congestion estimation runtime: 2.51 seconds, mem = 3025.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  208254 
[NR-eGR]  metal2   (2V)        299901  279961 
[NR-eGR]  metal3   (3H)        561670  126490 
[NR-eGR]  metal4   (4V)        229128   25984 
[NR-eGR]  metal5   (5H)        194674   21751 
[NR-eGR]  metal6   (6V)        198224    2798 
[NR-eGR]  metal7   (7H)         22737    1322 
[NR-eGR]  metal8   (8V)         25058      39 
[NR-eGR]  metal9   (9H)            17       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1531409  666599 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1103701um
[NR-eGR] Total length: 1531409um, number of vias: 666599
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 166032um, number of vias: 60062
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.88 seconds, mem = 3136.1M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:07.4, real=0:00:03.0)***
***** Total cpu  0:4:24
***** Total real time  0:1:49
Tdgp not successfully inited but do clear! skip clearing
**place_design ... cpu = 0: 4:24, real = 0: 1:49, mem = 2804.1M **
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...

------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :        15141
Multi-Bit FF Count           :            0
Total Bit Count              :        15141
Total FF Count               :        15141
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :    15539.862
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops            15141                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         324.59            191                                      place_design
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:04:26.5/0:01:51.7 (2.4), totSession cpu/real = 0:05:24.6/0:03:03.5 (1.8), mem = 2811.7M
Enable CTE adjustment.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2027.6M, totSessionCpu=0:05:25 **
GigaOpt running with 4 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:24.7/0:03:03.6 (1.8), mem = 2808.7M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[GPS-MSV] UPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'PD_TOP' (tag=1) Default
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2814.67 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 2033.1M, totSessionCpu=0:05:28 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2814.67 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 61052 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 61052
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 53719 nets ( ignored 0 )
[NR-eGR] There are 1010 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 53719
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53719 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.24% H + 0.05% V. EstWL: 1.494980e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       581( 0.57%)        19( 0.02%)   ( 0.59%) 
[NR-eGR]  metal3 ( 3)       605( 0.60%)        33( 0.03%)   ( 0.63%) 
[NR-eGR]  metal4 ( 4)       728( 0.72%)        13( 0.01%)   ( 0.73%) 
[NR-eGR]  metal5 ( 5)       433( 0.43%)         3( 0.00%)   ( 0.43%) 
[NR-eGR]  metal6 ( 6)        81( 0.08%)         1( 0.00%)   ( 0.08%) 
[NR-eGR]  metal7 ( 7)        50( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2478( 0.29%)        69( 0.01%)   ( 0.30%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.11% H + 0.03% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  208254 
[NR-eGR]  metal2   (2V)        307957  280708 
[NR-eGR]  metal3   (3H)        566037  125873 
[NR-eGR]  metal4   (4V)        234507   26458 
[NR-eGR]  metal5   (5H)        196358   21834 
[NR-eGR]  metal6   (6V)        205280    2848 
[NR-eGR]  metal7   (7H)         23083    1358 
[NR-eGR]  metal8   (8V)         25063      35 
[NR-eGR]  metal9   (9H)            15       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1558301  667368 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1103701um
[NR-eGR] Total length: 1558301um, number of vias: 667368
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 167791um, number of vias: 60579
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 7.32 sec, Real: 3.57 sec, Curr Mem: 2893.54 MB )
Extraction called for design 'audioport' of instances=38038 and nets=53771 using extraction engine 'pre_route' .
pre_route RC Extraction called for design audioport.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:02.0  Real Time: 0:00:02.0  MEM: 2809.539M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=2872.59)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 54734
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3239.27 CPU=0:00:14.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3239.27 CPU=0:00:18.3 REAL=0:00:07.0)
*** Done Building Timing Graph (cpu=0:00:27.1 real=0:00:09.0 totSessionCpu=0:06:05 mem=3207.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 FuncMax 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  5.309  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  62595  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    704 (704)     |   -6.181   |    708 (708)     |
|   max_tran     |   4909 (35945)   |   -2.745   |   4909 (36784)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.640%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:44, real = 0:00:21, mem = 2194.9M, totSessionCpu=0:06:08 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:43.7/0:00:20.7 (2.1), totSession cpu/real = 0:06:08.4/0:03:24.3 (1.8), mem = 3054.3M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 3054.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3054.3M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:09.3/0:03:24.9 (1.8), mem = 3054.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.1), totSession cpu/real = 0:06:10.0/0:03:25.5 (1.8), mem = 3234.0M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:13.2/0:03:27.8 (1.8), mem = 3234.0M
Info: 1010 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
*** Checked 6 GNC rules.
*** Applying global-net connections...
0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 6 GNC rules (cpu = 0:00:00.0)
Removed 2 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.6 (1.1), totSession cpu/real = 0:06:16.1/0:03:30.5 (1.8), mem = 3154.6M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:17.6/0:03:31.7 (1.8), mem = 3159.9M
Info: 1010 clock nets excluded from IPO operation.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.64%|        -|   0.000|   0.000|   0:00:00.0| 3367.0M|
|   70.14%|      660|   0.000|   0.000|   0:00:07.0| 3729.5M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:16.9 real=0:00:07.0 mem=3729.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:22.3/0:00:10.4 (2.2), totSession cpu/real = 0:06:39.9/0:03:42.1 (1.8), mem = 3331.7M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 4 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:39.9/0:03:42.1 (1.8), mem = 3331.7M
Info: 1010 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  7734| 46090|    -2.78|   819|   819|    -0.54|     0|     0|     0|     0|     5.31|     0.00|       0|       0|       0| 70.14%|          |         |
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     6.49|     0.00|     792|     379|     122| 70.82%| 0:00:13.0|  3656.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.49|     0.00|       0|       0|       1| 70.82%| 0:00:01.0|  3656.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:44.0 real=0:00:16.0 mem=3656.5M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:48.3/0:00:17.3 (2.8), totSession cpu/real = 0:07:28.2/0:03:59.3 (1.9), mem = 3342.7M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:02:04, real = 0:00:56, mem = 2439.5M, totSessionCpu=0:07:28 **

Active setup views:
 FuncMax
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1010 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:29.7/0:04:00.7 (1.9), mem = 3443.4M
*info: 1010 clock nets excluded
*info: 28 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+------------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View| Pathgroup  |                     End Point                      |
+--------+--------+---------+------------+--------+----------+------------+----------------------------------------------------+
|   0.000|   0.000|   70.82%|   0:00:01.0| 3555.2M|   FuncMax|          NA| NA                                                 |
+--------+--------+---------+------------+--------+----------+------------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=3555.2M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=3555.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.1/0:00:04.6 (1.1), totSession cpu/real = 0:07:34.8/0:04:05.3 (1.9), mem = 3335.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.1)
GigaOpt Checkpoint: Internal reclaim -numThreads 4 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1010 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:35.6/0:04:06.0 (1.9), mem = 3542.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.82
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.82%|        -|   0.000|   0.000|   0:00:00.0| 3549.8M|
|   70.82%|        0|   0.000|   0.000|   0:00:01.0| 3551.3M|
|   70.82%|        0|   0.000|   0.000|   0:00:01.0| 3551.3M|
|   70.82%|        8|   0.000|   0.000|   0:00:00.0| 3645.7M|
|   70.74%|      277|   0.000|   0.000|   0:00:05.0| 3701.7M|
|   70.74%|        4|   0.000|   0.000|   0:00:01.0| 3701.7M|
|   70.74%|        0|   0.000|   0.000|   0:00:00.0| 3701.7M|
|   70.74%|        0|   0.000|   0.000|   0:00:01.0| 3701.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.74
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:24.2) (real = 0:00:10.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:24.2/0:00:10.3 (2.3), totSession cpu/real = 0:07:59.8/0:04:16.3 (1.9), mem = 3701.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:25, real=0:00:10, mem=3339.94M, totSessionCpu=0:08:00).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:01.9/0:04:18.2 (1.9), mem = 3345.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  FuncMax
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 61052 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 61052
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55540 nets ( ignored 0 )
[NR-eGR] There are 1010 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55540
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55540 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.19% H + 0.13% V. EstWL: 1.496443e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       551( 0.54%)        15( 0.01%)         2( 0.00%)   ( 0.56%) 
[NR-eGR]  metal3 ( 3)       570( 0.56%)        23( 0.02%)         0( 0.00%)   ( 0.58%) 
[NR-eGR]  metal4 ( 4)       670( 0.66%)        15( 0.01%)         0( 0.00%)   ( 0.68%) 
[NR-eGR]  metal5 ( 5)       336( 0.33%)         2( 0.00%)         0( 0.00%)   ( 0.33%) 
[NR-eGR]  metal6 ( 6)        73( 0.07%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal7 ( 7)        75( 0.08%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      2275( 0.27%)        55( 0.01%)         2( 0.00%)   ( 0.27%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.06% H + 0.02% V
Early Global Route congestion estimation runtime: 2.35 seconds, mem = 3415.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:17.7, real=0:00:07.0)***
Iteration  8: Total net bbox = 1.208e+06 (6.29e+05 5.79e+05)
              Est.  stn bbox = 1.643e+06 (7.85e+05 8.58e+05)
              cpu = 0:00:21.5 real = 0:00:07.0 mem = 3843.9M
Iteration  9: Total net bbox = 1.209e+06 (6.30e+05 5.79e+05)
              Est.  stn bbox = 1.643e+06 (7.86e+05 8.56e+05)
              cpu = 0:00:18.2 real = 0:00:05.0 mem = 3851.3M
Iteration 10: Total net bbox = 1.224e+06 (6.36e+05 5.88e+05)
              Est.  stn bbox = 1.658e+06 (7.93e+05 8.66e+05)
              cpu = 0:00:43.6 real = 0:00:13.0 mem = 3860.2M
Iteration 11: Total net bbox = 1.238e+06 (6.43e+05 5.95e+05)
              Est.  stn bbox = 1.673e+06 (8.00e+05 8.73e+05)
              cpu = 0:00:44.7 real = 0:00:13.0 mem = 3959.3M
Iteration 12: Total net bbox = 1.236e+06 (6.41e+05 5.95e+05)
              Est.  stn bbox = 1.670e+06 (7.98e+05 8.72e+05)
              cpu = 0:00:11.4 real = 0:00:03.0 mem = 3900.3M
Move report: Timing Driven Placement moves 39859 insts, mean move: 11.05 um, max move: 179.50 um 
	Max move on inst (control_unit_1/FE_OFC750_PWDATA_6): (158.65, 5.04) --> (114.95, 140.84)

Finished Incremental Placement (cpu=0:02:46, real=0:00:54.0, mem=3772.3M)
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 15139 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    88968.593 (floating:    88924.897)
Final   total scan wire length:    86013.452 (floating:    85969.755)
Improvement:     2955.141   percent  3.32 (floating improvement:     2955.141   percent  3.32)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:      166.395
Total net length = 1.851e+06 (9.813e+05 8.695e+05) (ext = 1.959e+04)
*** End of reorder_scan (cpu=0:00:08.1, real=0:00:04.0, mem=3932.3M) ***
*** Starting place_detail (0:11:01 mem=3964.3M) ***
Total net bbox length = 1.282e+06 (6.864e+05 5.953e+05) (ext = 6.446e+03)
Move report: Detail placement moves 39854 insts, mean move: 0.72 um, max move: 36.45 um 
	Max move on inst (control_unit_1/clk_gate_rdata_r_reg_53__0/latch): (384.49, 33.00) --> (348.08, 33.04)
	Runtime: CPU: 0:00:08.6 REAL: 0:00:04.0 MEM: 3932.3MB
Summary Report:
Instances move: 39854 (out of 39859 movable)
Instances flipped: 4
Mean displacement: 0.72 um
Max displacement: 36.45 um (Instance: control_unit_1/clk_gate_rdata_r_reg_53__0/latch) (384.493, 32.999) -> (348.08, 33.04)
	Length: 15 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKGATETST_X1
Total net bbox length = 1.253e+06 (6.357e+05 6.173e+05) (ext = 6.401e+03)
Runtime: CPU: 0:00:08.7 REAL: 0:00:05.0 MEM: 3932.3MB
*** Finished place_detail (0:11:10 mem=3932.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 61052 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 61052
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55540 nets ( ignored 0 )
[NR-eGR] There are 1010 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55540
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55540 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.11% H + 0.05% V. EstWL: 1.570183e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       453( 0.45%)        17( 0.02%)   ( 0.46%) 
[NR-eGR]  metal3 ( 3)       429( 0.42%)        11( 0.01%)   ( 0.43%) 
[NR-eGR]  metal4 ( 4)       583( 0.57%)         9( 0.01%)   ( 0.58%) 
[NR-eGR]  metal5 ( 5)       262( 0.26%)         5( 0.00%)   ( 0.26%) 
[NR-eGR]  metal6 ( 6)        54( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal7 ( 7)        29( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal8 ( 8)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1814( 0.21%)        42( 0.00%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.06% H + 0.01% V
Early Global Route congestion estimation runtime: 2.31 seconds, mem = 3716.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  211898 
[NR-eGR]  metal2   (2V)        318691  285263 
[NR-eGR]  metal3   (3H)        592473  130272 
[NR-eGR]  metal4   (4V)        240934   28391 
[NR-eGR]  metal5   (5H)        211948   23870 
[NR-eGR]  metal6   (6V)        220107    2888 
[NR-eGR]  metal7   (7H)         24288    1434 
[NR-eGR]  metal8   (8V)         26782      19 
[NR-eGR]  metal9   (9H)             9       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1635232  684035 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1252981um
[NR-eGR] Total length: 1635232um, number of vias: 684035
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 174101um, number of vias: 61069
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.13 seconds, mem = 3670.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:03:15, real=0:01:09)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3351.7M)
Extraction called for design 'audioport' of instances=39859 and nets=55595 using extraction engine 'pre_route' .
pre_route RC Extraction called for design audioport.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.8  Real Time: 0:00:02.0  MEM: 3355.312M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:05:58, real = 0:02:30, mem = 2323.1M, totSessionCpu=0:11:23 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=3363.55)
Total number of fetched objects 56555
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3535.89 CPU=0:00:15.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3535.89 CPU=0:00:19.1 REAL=0:00:05.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:03:49.6/0:01:23.5 (2.7), totSession cpu/real = 0:11:51.6/0:05:41.7 (2.1), mem = 3535.9M
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 4 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:55.3/0:05:44.2 (2.1), mem = 3567.9M
Info: 1010 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    22|   556|    -0.06|   101|   101|    -0.03|     0|     0|     0|     0|     6.46|     0.00|       0|       0|       0| 70.74%|          |         |
|     0|     0|     0.00|     1|     1|    -0.00|     0|     0|     0|     0|     6.41|     0.00|      51|       0|      76| 70.77%| 0:00:01.0|  3794.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.41|     0.00|       0|       0|       1| 70.77%| 0:00:00.0|  3794.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.41|     0.00|       0|       0|       0| 70.77%| 0:00:00.0|  3794.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          5 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:08.7 real=0:00:04.0 mem=3794.1M) ***

*** Starting place_detail (0:12:09 mem=3718.1M) ***
Total net bbox length = 1.256e+06 (6.363e+05 6.197e+05) (ext = 6.400e+03)
Move report: Detail placement moves 118 insts, mean move: 0.30 um, max move: 1.33 um 
	Max move on inst (dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/FE_OFC1835_FE_DBTN21_n7756): (288.23, 402.64) --> (286.90, 402.64)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 3694.3MB
Summary Report:
Instances move: 118 (out of 39910 movable)
Instances flipped: 0
Mean displacement: 0.30 um
Max displacement: 1.33 um (Instance: dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/FE_OFC1835_FE_DBTN21_n7756) (288.23, 402.64) -> (286.9, 402.64)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X3
Total net bbox length = 1.256e+06 (6.364e+05 6.197e+05) (ext = 6.401e+03)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 3694.3MB
*** Finished place_detail (0:12:13 mem=3694.3M) ***
*** maximum move = 1.33 um ***
*** Finished re-routing un-routed nets (3719.3M) ***

*** Finish Physical Update (cpu=0:00:05.2 real=0:00:03.0 mem=3719.4M) ***
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:19.9/0:00:09.8 (2.0), totSession cpu/real = 0:12:15.3/0:05:54.0 (2.1), mem = 3415.6M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

------------------------------------------------------------------
     Summary (cpu=0.33min real=0.17min mem=3415.6M)
------------------------------------------------------------------

Setup views included:
 FuncMax 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |clk_in2reg                                        |
|         2          |clk_reg2out                                       |
|         3          |clk_reg2reg                                       |
|         4          |mclk_in2reg                                       |
|         5          |mclk_reg2out                                      |
|         6          |mclk_reg2reg                                      |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.409  |  6.409  | 10.857  |  8.849  | 11.150  | 11.130  |  8.381  | 12.302  | 16.918  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  62595  |   32    |  2010   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.769%
Routing Overflow: 0.06% H and 0.01% V
------------------------------------------------------------------
**opt_design ... cpu = 0:06:55, real = 0:02:53, mem = 2430.5M, totSessionCpu=0:12:20 **
*** Timing Is met
*** Check timing (0:00:00.1)
*** Timing Is met
*** Check timing (0:00:00.1)
GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1010 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:12:21.6/0:05:57.9 (2.1), mem = 3628.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.77
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.77%|        -|   0.000|   0.000|   0:00:00.0| 3628.8M|
|   70.77%|        3|   0.000|   0.000|   0:00:00.0| 3719.6M|
|   70.77%|        1|   0.000|   0.000|   0:00:01.0| 3722.4M|
|   70.77%|        8|   0.000|   0.000|   0:00:02.0| 3738.9M|
|   70.77%|        0|   0.000|   0.000|   0:00:00.0| 3738.9M|
|   70.77%|        0|   0.000|   0.000|   0:00:00.0| 3738.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.77
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 13 skipped = 0, called in commitmove = 8, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:08.4) (real = 0:00:05.0) **
*** Starting place_detail (0:12:31 mem=3729.8M) ***
Total net bbox length = 1.256e+06 (6.364e+05 6.197e+05) (ext = 6.401e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3697.8MB
Summary Report:
Instances move: 0 (out of 39909 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.256e+06 (6.364e+05 6.197e+05) (ext = 6.401e+03)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3697.8MB
*** Finished place_detail (0:12:32 mem=3697.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3729.8M) ***

*** Finish Physical Update (cpu=0:00:03.8 real=0:00:03.0 mem=3729.9M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:12.1/0:00:07.4 (1.6), totSession cpu/real = 0:12:33.7/0:06:05.2 (2.1), mem = 3729.9M
End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:08, mem=3428.12M, totSessionCpu=0:12:34).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:12:35.0/0:06:06.3 (2.1), mem = 3433.4M
Info: 1010 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.41|     0.00|       0|       0|       0| 70.77%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.41|     0.00|       0|       0|       0| 70.77%| 0:00:00.0|  3640.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          2 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.1 real=0:00:01.0 mem=3640.5M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:06.8/0:00:03.6 (1.9), totSession cpu/real = 0:12:41.8/0:06:09.9 (2.1), mem = 3427.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true
*** Starting place_detail (0:12:42 mem=3427.8M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=3427.8M)
End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3404.0MB
Summary Report:
Instances move: 0 (out of 39909 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 3404.0MB
*** Finished place_detail (0:12:44 mem=3404.0M) ***
Register exp ratio and priority group on 2 nets on 55590 nets : 
z=4 : 2 nets

Active setup views:
 FuncMax
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'audioport' of instances=39909 and nets=55645 using extraction engine 'pre_route' .
pre_route RC Extraction called for design audioport.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:01.0  MEM: 3343.125M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=3378.56)
Total number of fetched objects 56605
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3543.35 CPU=0:00:14.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3543.35 CPU=0:00:18.2 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:24.8 real=0:00:08.0 totSessionCpu=0:13:17 mem=3543.4M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 61052 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 61052
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55590 nets ( ignored 0 )
[NR-eGR] There are 1010 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55590
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55590 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.06% V. EstWL: 1.570180e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       446( 0.44%)        15( 0.01%)   ( 0.45%) 
[NR-eGR]  metal3 ( 3)       417( 0.41%)        12( 0.01%)   ( 0.42%) 
[NR-eGR]  metal4 ( 4)       624( 0.62%)        10( 0.01%)   ( 0.63%) 
[NR-eGR]  metal5 ( 5)       251( 0.25%)         2( 0.00%)   ( 0.25%) 
[NR-eGR]  metal6 ( 6)        50( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal7 ( 7)        42( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal8 ( 8)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1832( 0.22%)        39( 0.00%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.04% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.41 sec, Real: 2.54 sec, Curr Mem: 3575.35 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:07:58, real = 0:03:24, mem = 2403.0M, totSessionCpu=0:13:22 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 FuncMax 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |clk_in2reg                                        |
|         2          |clk_reg2out                                       |
|         3          |clk_reg2reg                                       |
|         4          |mclk_in2reg                                       |
|         5          |mclk_reg2out                                      |
|         6          |mclk_reg2reg                                      |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.409  |  6.409  | 10.858  |  8.820  | 11.150  | 11.130  |  8.351  | 12.302  | 16.918  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  62595  |   32    |  2010   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     11 (11)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.767%
Routing Overflow: 0.04% H and 0.01% V
------------------------------------------------------------------
**opt_design ... cpu = 0:08:06, real = 0:03:30, mem = 2402.1M, totSessionCpu=0:13:30 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          6.409 ns  final
UM: Running design category ...

------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :        15141
Multi-Bit FF Count           :            0
Total Bit Count              :        15141
Total FF Count               :        15141
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :    15539.862
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops            15141                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         488.47            213          0.000 ns          6.409 ns  opt_design_prects
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:12:35, real = 0:05:25, mem = 3318.5M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSC-1010           2  During incremental tracing, scan chain "...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 4 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:12:35.4/0:05:25.7 (2.3), totSession cpu/real = 0:13:33.1/0:06:36.7 (2.0), mem = 3318.5M
@file 276: }
@file 277:
@@file 278: write_db ${OUTPUT_DIR}/${DESIGN_NAME}_innovus_placed.db
MinTC MaxTC
#% Begin save design ... (date=05/04 13:41:17, mem=2303.5M)
% Begin Save ccopt configuration ... (date=05/04 13:41:17, mem=2303.5M)
% End Save ccopt configuration ... (date=05/04 13:41:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=2303.6M, current mem=2303.6M)
% Begin Save netlist data ... (date=05/04 13:41:17, mem=2303.6M)
Writing Binary DB to output/audioport_innovus_placed.db.tmp/vbin/audioport.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/04 13:41:18, total cpu=0:00:00.3, real=0:00:01.0, peak res=2304.2M, current mem=2304.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file output/audioport_innovus_placed.db.tmp/audioport.route.congmap.gz ...
% Begin Save AAE data ... (date=05/04 13:41:18, mem=2305.2M)
Saving AAE Data ...
% End Save AAE data ... (date=05/04 13:41:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=2305.2M, current mem=2305.2M)
Saving preference file output/audioport_innovus_placed.db.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=05/04 13:41:21, mem=2307.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=3319.1M) ***
% End Save routing data ... (date=05/04 13:41:22, total cpu=0:00:00.8, real=0:00:02.0, peak res=2307.4M, current mem=2307.4M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 15139 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file output/audioport_innovus_placed.db.tmp/audioport.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on Sun May  4 13:41:23 2025)
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=3545.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file output/audioport_innovus_placed.db.tmp/audioport.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3529.1M) ***
Saving rc congestion map output/audioport_innovus_placed.db.tmp/audioport.congmap.gz ...
Saving power intent database ...
WorstDelayCorner BestDelayCorner
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/04 13:41:24, mem=2308.4M)
% End Save power constraints data ... (date=05/04 13:41:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=2308.4M, current mem=2308.4M)
BestRCCorner WorstRCCorner
Generated self-contained design audioport_innovus_placed.db.tmp
#% End save design ... (date=05/04 13:41:25, total cpu=0:00:05.1, real=0:00:08.0, peak res=2309.5M, current mem=2309.5M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 279:
@file 280: if { $INNOVUS_DEMO_MODE == 1 } {...}
@file 287:
@file 288: ################################################################
@file 289: # Clock tree synthesis
@file 290: ################################################################
@file 291:
@file 292: if { [info exists INNOVUS_CLOCK_BUFFER_LIST] } {
@@file 293: set_db cts_buffer_cells   $INNOVUS_CLOCK_BUFFER_LIST
@file 294: }
@file 295: if { [info exists INNOVUS_CLOCK_INVERTER_LIST] } {...}
@file 298:
@@file 299: set_db design_top_routing_layer $INNOVUS_CTS_TOP_ROUTING_LAYER
@@file 300: set_db cts_target_max_transition_time $INNOVUS_CTS_MAX_TRANSITION_TIME
@file 301:
@@file 302: create_clock_tree_spec
Creating clock tree spec for modes (timing configs): Func
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for mclk...
  clock_tree mclk contains 163 sinks and 9 clock gates.
Extracting original clock gating for mclk done.
Extracting original clock gating for clk...
  clock_tree clk contains 15141 sinks and 1005 clock gates.
Extracting original clock gating for clk done.
The skew group clk/Func was created. It contains 15141 sinks and 1 sources.
The skew group mclk/Func was created. It contains 163 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
@@file 303: ccopt_design 
#% Begin ccopt_design (date=05/04 13:41:34, mem=2213.5M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:13:47.0/0:06:53.1 (2.0), mem = 3264.7M
Runtime...
**INFO: User's settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setDelayCalMode -engine                                        aae
design_flow_effort                                             standard
design_process_node                                            45
design_top_routing_layer                                       6
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_preserve_all_sequential                                    true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_view_pruning_hold_views_active_list                        { FuncMin }
opt_view_pruning_setup_views_active_list                       { FuncMax }
opt_view_pruning_setup_views_persistent_list                   { FuncMax}
opt_view_pruning_tdgr_setup_views_persistent_list              { FuncMax}
place_global_place_io_pins                                     true
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                10.1
getAnalysisMode -cts                                           postCTS
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

Begin checking placement ... (start mem=3264.7M, init mem=3264.7M)
*info: Placed = 39909         
*info: Unplaced = 0           
Placement Density:70.77%(135141/190965)
Placement Density (including fixed std cells):70.77%(135141/190965)
PowerDomain Density <PD_TOP>:70.77%(135141/190965)
Finished check_place (total: cpu=0:00:00.9, real=0:00:00.0; vio checks: cpu=0:00:00.8, real=0:00:00.0; mem=3232.7M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:01.0 real=0:00:00.5)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:01.0 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:01.1 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:58.4/0:07:04.0 (2.0), mem = 3232.7M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 15141 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 15141 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3232.66 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 45708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 45708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55590 nets ( ignored 0 )
[NR-eGR] There are 1010 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 55590
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 55590 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.03% V. EstWL: 1.570251e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       570( 0.56%)        17( 0.02%)   ( 0.58%) 
[NR-eGR]  metal3 ( 3)       537( 0.53%)        17( 0.02%)   ( 0.55%) 
[NR-eGR]  metal4 ( 4)       656( 0.65%)        10( 0.01%)   ( 0.66%) 
[NR-eGR]  metal5 ( 5)       370( 0.36%)         5( 0.00%)   ( 0.37%) 
[NR-eGR]  metal6 ( 6)        41( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2174( 0.43%)        49( 0.01%)   ( 0.44%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.23% H + 0.07% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  211998 
[NR-eGR]  metal2   (2V)        328360  286173 
[NR-eGR]  metal3   (3H)        605135  130035 
[NR-eGR]  metal4   (4V)        250239   27583 
[NR-eGR]  metal5   (5H)        223693   23026 
[NR-eGR]  metal6   (6V)        228533       2 
[NR-eGR]  metal7   (7H)             0       1 
[NR-eGR]  metal8   (8V)             0       1 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1635959  678819 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1256025um
[NR-eGR] Total length: 1635959um, number of vias: 678819
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 174105um, number of vias: 60867
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 6.09 sec, Real: 3.07 sec, Curr Mem: 3309.61 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:06.3 real=0:00:03.3)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.2)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.9 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
CCOpt power management detected and enabled.
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
    cts_skew_group_target_insertion_delay is set for at least one object
    cts_target_max_transition_time is set for at least one object
  No private non-default attributes
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1283):	  Only buffers are available in power_domain PD_TOP for signal level PD_TOP

This may restrict the buffering choices that CTS makes while balancing clock tree: clk. If this is not intended behavior, you may be able to resolve this by providing appropriate cell selections using the cts_buffer_cells and cts_inverter_cells attributes, so that both buffer and inverters are available for the same related power pins..
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain PD_TOP, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the inverter_cells attribute.
**WARN: (IMPCCOPT-1283):	  Only buffers are available in power_domain PD_TOP for signal level PD_TOP

This may restrict the buffering choices that CTS makes while balancing clock tree: mclk. If this is not intended behavior, you may be able to resolve this by providing appropriate cell selections using the cts_buffer_cells and cts_inverter_cells attributes, so that both buffer and inverters are available for the same related power pins..
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain PD_TOP, while balancing clock_tree mclk. If this is not intended behavior, you can specify a list of base_cells to use with the inverter_cells attribute.
Clock tree balancer configuration for clock_trees clk mclk:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain PD_TOP:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Unblocked area available for placement of any clock cells in power_domain PD_TOP: 190955.660um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner WorstDelayCorner:setup, late and power domain PD_TOP:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.050ns
  Buffer max distance: 710.685um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=WorstDelayCorner:setup.late, optimalDrivingDistance=710.685um, saturatedSlew=0.084ns, speed=4325.533um per ns, cellArea=1.871um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=WorstDelayCorner:setup.late, optimalDrivingDistance=734.125um, saturatedSlew=0.066ns, speed=5486.734um per ns, cellArea=10.508um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=WorstDelayCorner:setup.late, optimalDrivingDistance=720.125um, saturatedSlew=0.064ns, speed=5688.191um per ns, cellArea=9.604um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
MUX2_X1          2           library set    {MUX2_X2 MUX2_X1}
------------------------------------------------------------------


Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late...
Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late done. (took cpu=0:00:01.9 real=0:00:00.5)
Clock tree balancer configuration for skew_group clk/Func:
  Sources:                     pin clk
  Total number of sinks:       15141
  Delay constrained sinks:     15141
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WorstDelayCorner:setup.late:
  Skew target:                 0.050ns
  Insertion delay target:      0.000ns
Clock tree balancer configuration for skew_group mclk/Func:
  Sources:                     pin mclk
  Total number of sinks:       163
  Delay constrained sinks:     163
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WorstDelayCorner:setup.late:
  Skew target:                 0.050ns
Primary reporting skew groups are:
skew_group clk/Func with 15141 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=1, icg=1005, dcg=0, l=2, total=1008
  sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
  misc counts      : r=2, pp=0
  cell areas       : b=0.000um^2, i=0.532um^2, icg=4009.950um^2, dcg=0.000um^2, l=3.724um^2, total=4014.206um^2
  hp wire lengths  : top=0.000um, trunk=3.680um, leaf=121292.230um, total=121295.910um
Clock DAG library cell distribution initial state {count}:
   Invs: INV_X1: 1 
   ICGs: CLKGATETST_X1: 1005 
 Logics: MUX2_X1: 2 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState

Distribution of half-perimeter wire length by ICG depth:

-----------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
-----------------------------------------------------------------------------
   0          0       1007     [min=4, max=355, avg=120, sd=52, total=121093]
   0          1          3     [min=8, max=871, avg=360, sd=453, total=1081]
-----------------------------------------------------------------------------

Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:05.3 real=0:00:04.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:13.0 real=0:00:08.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Library trimming clock gates in power domain PD_TOP and half-corner WorstDelayCorner:setup.late removed 0 of 4 cells
  Original list had 4 cells:
  CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Library trimming was not able to trim any cells:
  CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=1, icg=1005, dcg=0, l=2, total=1008
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=0.000um^2, i=0.532um^2, icg=4009.950um^2, dcg=0.000um^2, l=3.724um^2, total=4014.206um^2
      hp wire lengths  : top=0.000um, trunk=3.680um, leaf=121292.230um, total=121295.910um
    Clock DAG library cell distribution before merging {count}:
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X1: 1005 
     Logics: MUX2_X1: 2 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                            1005
    Globally unique enables                       329
    Potentially mergeable clock gates             676
    Actually merged clock gates                   676
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  329
    --------------------------------------------
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              2
    Globally unique logic expressions               2
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   2
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:05.8 real=0:00:05.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=1, icg=329, dcg=0, l=2, total=332
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=0.000um^2, i=0.532um^2, icg=2537.906um^2, dcg=0.000um^2, l=4.788um^2, total=2543.226um^2
      hp wire lengths  : top=0.000um, trunk=3.680um, leaf=90012.675um, total=90016.355um
    Clock DAG library cell distribution before clustering {count}:
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 329 
     Logics: MUX2_X2: 2 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    :     ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.1 real=0:00:00.1)
    Initialize for clustering done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
      Clustering clock_tree mclk...
      Clustering clock_tree mclk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=104, i=1, icg=329, dcg=0, l=2, total=436
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=137.788um^2, i=0.532um^2, icg=1567.006um^2, dcg=0.000um^2, l=4.256um^2, total=1709.582um^2
      hp wire lengths  : top=0.000um, trunk=5727.860um, leaf=94531.970um, total=100259.830um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUF_X3: 102 CLKBUF_X2: 2 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 11 CLKGATETST_X4: 129 CLKGATETST_X2: 157 CLKGATETST_X1: 32 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:18.3 real=0:00:06.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:14:37 mem=5610.2M) ***
Total net bbox length = 1.201e+06 (6.288e+05 5.723e+05) (ext = 6.409e+03)
Move report: Detail placement moves 2128 insts, mean move: 1.40 um, max move: 10.30 um 
	Max move on inst (dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/clk_gate_data0_r_26_lpi_2_reg/latch): (438.52, 250.04) --> (436.62, 241.64)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 5591.3MB
Summary Report:
Instances move: 2128 (out of 39337 movable)
Instances flipped: 0
Mean displacement: 1.40 um
Max displacement: 10.30 um (Instance: dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/clk_gate_data0_r_26_lpi_2_reg/latch) (438.52, 250.04) -> (436.62, 241.64)
	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKGATETST_X4
Total net bbox length = 1.203e+06 (6.298e+05 5.732e+05) (ext = 6.410e+03)
Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 5591.3MB
*** Finished place_detail (0:14:40 mem=5591.3M) ***
    ClockRefiner summary
    All clock instances: Moved 1297, flipped 477 and cell swapped 0 (out of a total of 15577).
    The largest move was 10.3 um for dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/clk_gate_data0_r_27_lpi_2_reg/latch.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.6 real=0:00:01.8)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.2 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late...
    Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late done. (took cpu=0:00:01.6 real=0:00:00.4)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.19,1.201)           21
    [1.201,2.212)          38
    [2.212,3.223)          67
    [3.223,4.234)          16
    [4.234,5.245)          12
    [5.245,6.256)           4
    [6.256,7.267)           1
    [7.267,8.278)           3
    [8.278,9.289)           0
    [9.289,10.3)            2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        10.3         (438.520,250.040)    (436.620,241.640)    cell dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/clk_gate_data0_r_26_lpi_2_reg/latch (a lib_cell CLKGATETST_X4) at (436.620,241.640), in power domain PD_TOP
        10.3         (438.520,250.040)    (436.620,258.440)    cell dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/clk_gate_data0_r_27_lpi_2_reg/latch (a lib_cell CLKGATETST_X4) at (436.620,258.440), in power domain PD_TOP
         7.5         (438.520,250.040)    (436.620,244.440)    cell dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/clk_gate_data0_r_24_lpi_2_reg/latch (a lib_cell CLKGATETST_X4) at (436.620,244.440), in power domain PD_TOP
         7.5         (438.520,250.040)    (436.620,255.640)    cell dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/clk_gate_data0_r_25_lpi_2_reg/latch (a lib_cell CLKGATETST_X4) at (436.620,255.640), in power domain PD_TOP
         7.41        (365.940,252.840)    (358.530,252.840)    CTS_ccl_a_buf_00072 (a lib_cell CLKBUF_X3) at (358.530,252.840), in power domain PD_TOP
         6.53        (365.940,254.240)    (371.070,255.640)    cell dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/clk_gate_data0_r_45_lpi_2_reg/latch (a lib_cell CLKGATETST_X4) at (371.070,255.640), in power domain PD_TOP
         5.79        (365.940,252.840)    (366.130,247.240)    cell dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/clk_gate_data0_r_5_lpi_2_reg/latch (a lib_cell CLKGATETST_X4) at (366.130,247.240), in power domain PD_TOP
         5.6         (388.930,14.840)     (388.930,20.440)     cell control_unit_1/clk_gate_rdata_r_reg_28__0/latch (a lib_cell CLKGATETST_X2) at (388.930,20.440), in power domain PD_TOP
         5.6         (365.940,252.840)    (365.940,258.440)    cell dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/clk_gate_data0_r_49_lpi_2_reg/latch (a lib_cell CLKGATETST_X4) at (365.940,258.440), in power domain PD_TOP
         5.6         (372.970,252.840)    (372.970,247.240)    cell dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/clk_gate_data0_r_8_lpi_2_reg/latch (a lib_cell CLKGATETST_X4) at (372.970,247.240), in power domain PD_TOP
    ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:06.0 real=0:00:02.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=104, i=1, icg=329, dcg=0, l=2, total=436
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=137.788um^2, i=0.532um^2, icg=1567.006um^2, dcg=0.000um^2, l=4.256um^2, total=1709.582um^2
      cell capacitance : b=147.770fF, i=1.700fF, icg=1160.684fF, dcg=0.000fF, l=5.219fF, total=1315.373fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=871.307fF, leaf=16086.668fF, total=16957.976fF
      wire lengths     : top=0.000um, trunk=7972.829um, leaf=142488.526um, total=150461.354um
      hp wire lengths  : top=0.000um, trunk=5837.140um, leaf=94597.265um, total=100434.405um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=4, worst=[0.001ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=49 avg=0.038ns sd=0.019ns min=0.002ns max=0.078ns {42 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.075ns sd=0.018ns min=0.011ns max=0.101ns {118 <= 0.060ns, 97 <= 0.080ns, 70 <= 0.090ns, 46 <= 0.095ns, 54 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUF_X3: 102 CLKBUF_X2: 2 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 11 CLKGATETST_X4: 129 CLKGATETST_X2: 157 CLKGATETST_X1: 32 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/Func: insertion delay [min=0.221, max=0.373, avg=0.314, sd=0.030], skew [0.151 vs 0.050*], 54.1% {0.286, 0.336} (wid=0.074 ws=0.069) (gid=0.317 gs=0.109)
    Skew group summary after 'Clustering':
      skew_group clk/Func: insertion delay [min=0.221, max=0.373, avg=0.314, sd=0.030], skew [0.151 vs 0.050*], 54.1% {0.286, 0.336} (wid=0.074 ws=0.069) (gid=0.317 gs=0.109)
      skew_group mclk/Func: insertion delay [min=0.043, max=0.140, avg=0.127, sd=0.013], skew [0.097 vs 0.050*], 98.8% {0.114, 0.140} (wid=0.028 ws=0.028) (gid=0.124 gs=0.082)
    Legalizer API calls during this step: 7619 succeeded with high effort: 7619 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:25.6 real=0:00:10.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       438 (unrouted=438, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58320 (unrouted=4207, trialRouted=54113, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3743, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 438 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 438 nets for routing of which 438 have one or more fixed wires.
(ccopt eGR): Start to route 438 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 66102 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 66102
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55014 nets ( ignored 54576 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 438 clock nets ( 438 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 438
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 438 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.25% V. EstWL: 1.544886e+05um
[NR-eGR] Create a new net group with 188 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 188 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.148398e+05um
[NR-eGR] Create a new net group with 49 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 49 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.532264e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        52( 0.05%)   ( 0.05%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)        43( 0.04%)   ( 0.04%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        95( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  201582 
[NR-eGR]  metal2   (2V)        252251  260779 
[NR-eGR]  metal3   (3H)        575283  127752 
[NR-eGR]  metal4   (4V)        281677   27013 
[NR-eGR]  metal5   (5H)        224279   20788 
[NR-eGR]  metal6   (6V)        196386       2 
[NR-eGR]  metal7   (7H)             0       1 
[NR-eGR]  metal8   (8V)             0       1 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1529876  637918 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1203001um
[NR-eGR] Total length: 1529876um, number of vias: 637918
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 152883um, number of vias: 51485
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  16015 
[NR-eGR]  metal2   (2V)          7036  17324 
[NR-eGR]  metal3   (3H)         43007  14776 
[NR-eGR]  metal4   (4V)         79326   2632 
[NR-eGR]  metal5   (5H)         14186    738 
[NR-eGR]  metal6   (6V)          9327      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       152883  51485 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 100928um
[NR-eGR] Total length: 152883um, number of vias: 51485
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 152883um, number of vias: 51485
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.44 sec, Real: 3.19 sec, Curr Mem: 5631.36 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:04.7 real=0:00:03.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:       438 (unrouted=0, trialRouted=0, noStatus=0, routed=438, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58320 (unrouted=4207, trialRouted=54113, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3743, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:14:49.5/0:07:34.3 (2.0), mem = 5631.4M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 45708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 45708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 438  Num Prerouted Wires = 72984
[NR-eGR] Read 55014 nets ( ignored 438 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 54576
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 54576 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.33% H + 0.13% V. EstWL: 1.367171e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       920( 0.91%)        37( 0.04%)         0( 0.00%)   ( 0.94%) 
[NR-eGR]  metal3 ( 3)      1573( 1.55%)        88( 0.09%)         1( 0.00%)   ( 1.64%) 
[NR-eGR]  metal4 ( 4)      3935( 3.88%)       226( 0.22%)        10( 0.01%)   ( 4.11%) 
[NR-eGR]  metal5 ( 5)      1500( 1.48%)        28( 0.03%)         0( 0.00%)   ( 1.51%) 
[NR-eGR]  metal6 ( 6)       218( 0.21%)        11( 0.01%)         0( 0.00%)   ( 0.23%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      8146( 1.61%)       390( 0.08%)        11( 0.00%)   ( 1.69%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.88% H + 0.29% V
Early Global Route congestion estimation runtime: 2.02 seconds, mem = 5703.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 3.93 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  209498 
[NR-eGR]  metal2   (2V)        325833  280046 
[NR-eGR]  metal3   (3H)        574833  126093 
[NR-eGR]  metal4   (4V)        201258   50097 
[NR-eGR]  metal5   (5H)        246691   44400 
[NR-eGR]  metal6   (6V)        233512       2 
[NR-eGR]  metal7   (7H)             0       1 
[NR-eGR]  metal8   (8V)             0       1 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1582127  710138 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1203001um
[NR-eGR] Total length: 1582127um, number of vias: 710138
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 1.07 seconds, mem = 5695.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:05.8, real=0:00:03.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:05.8/0:00:03.2 (1.8), totSession cpu/real = 0:14:55.3/0:07:37.5 (2.0), mem = 5695.8M
    Congestion Repair done. (took cpu=0:00:05.8 real=0:00:03.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:12.3 real=0:00:08.2)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'audioport' of instances=39337 and nets=58758 using extraction engine 'pre_route' .
pre_route RC Extraction called for design audioport.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:03.0  MEM: 5695.848M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:02.2 real=0:00:02.2)
  Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late...
  Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late done. (took cpu=0:00:01.6 real=0:00:00.5)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=104, i=1, icg=329, dcg=0, l=2, total=436
    sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
    misc counts      : r=2, pp=0
    cell areas       : b=137.788um^2, i=0.532um^2, icg=1567.006um^2, dcg=0.000um^2, l=4.256um^2, total=1709.582um^2
    cell capacitance : b=147.770fF, i=1.700fF, icg=1160.684fF, dcg=0.000fF, l=5.219fF, total=1315.373fF
    sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
    wire capacitance : top=0.000fF, trunk=860.454fF, leaf=15933.773fF, total=16794.227fF
    wire lengths     : top=0.000um, trunk=7972.829um, leaf=142488.526um, total=150461.354um
    hp wire lengths  : top=0.000um, trunk=5837.140um, leaf=94597.265um, total=100434.405um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=2, worst=[0.001ns, 0.000ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=49 avg=0.038ns sd=0.019ns min=0.002ns max=0.077ns {42 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=389 avg=0.075ns sd=0.018ns min=0.011ns max=0.101ns {122 <= 0.060ns, 95 <= 0.080ns, 73 <= 0.090ns, 47 <= 0.095ns, 50 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUF_X3: 102 CLKBUF_X2: 2 
     Invs: INV_X1: 1 
     ICGs: CLKGATETST_X8: 11 CLKGATETST_X4: 129 CLKGATETST_X2: 157 CLKGATETST_X1: 32 
   Logics: MUX2_X2: 1 MUX2_X1: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/Func: insertion delay [min=0.221, max=0.369, avg=0.312, sd=0.029], skew [0.148 vs 0.050*], 56.5% {0.286, 0.336} (wid=0.073 ws=0.068) (gid=0.314 gs=0.105)
  Skew group summary after clustering cong repair call:
    skew_group clk/Func: insertion delay [min=0.221, max=0.369, avg=0.312, sd=0.029], skew [0.148 vs 0.050*], 56.5% {0.286, 0.336} (wid=0.073 ws=0.068) (gid=0.314 gs=0.105)
    skew_group mclk/Func: insertion delay [min=0.042, max=0.140, avg=0.127, sd=0.013], skew [0.097 vs 0.050*], 98.8% {0.114, 0.140} (wid=0.028 ws=0.028) (gid=0.125 gs=0.083)
  CongRepair After Initial Clustering done. (took cpu=0:00:16.9 real=0:00:11.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:42.8 real=0:00:22.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=104, i=1, icg=329, dcg=0, l=2, total=436
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=137.788um^2, i=0.532um^2, icg=1570.730um^2, dcg=0.000um^2, l=4.256um^2, total=1713.306um^2
      cell capacitance : b=147.770fF, i=1.700fF, icg=1166.831fF, dcg=0.000fF, l=5.219fF, total=1321.520fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=858.185fF, leaf=15954.891fF, total=16813.076fF
      wire lengths     : top=0.000um, trunk=7936.878um, leaf=142678.161um, total=150615.039um
      hp wire lengths  : top=0.000um, trunk=5831.440um, leaf=94695.925um, total=100527.365um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=49 avg=0.038ns sd=0.019ns min=0.002ns max=0.077ns {42 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {123 <= 0.060ns, 95 <= 0.080ns, 73 <= 0.090ns, 44 <= 0.095ns, 54 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUF_X3: 102 CLKBUF_X2: 2 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 12 CLKGATETST_X4: 129 CLKGATETST_X2: 157 CLKGATETST_X1: 31 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/Func: insertion delay [min=0.217, max=0.369], skew [0.152 vs 0.050*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/Func: insertion delay [min=0.217, max=0.369], skew [0.152 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.042, max=0.140], skew [0.097 vs 0.050*]
    Legalizer API calls during this step: 90 succeeded with high effort: 90 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:01.8 real=0:00:01.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=104, i=1, icg=329, dcg=0, l=2, total=436
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=137.788um^2, i=0.532um^2, icg=1570.730um^2, dcg=0.000um^2, l=4.256um^2, total=1713.306um^2
      cell capacitance : b=147.770fF, i=1.700fF, icg=1166.831fF, dcg=0.000fF, l=5.219fF, total=1321.520fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=858.185fF, leaf=15954.891fF, total=16813.076fF
      wire lengths     : top=0.000um, trunk=7936.878um, leaf=142678.161um, total=150615.039um
      hp wire lengths  : top=0.000um, trunk=5831.440um, leaf=94695.925um, total=100527.365um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=49 avg=0.038ns sd=0.019ns min=0.002ns max=0.077ns {42 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {123 <= 0.060ns, 95 <= 0.080ns, 73 <= 0.090ns, 44 <= 0.095ns, 54 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUF_X3: 102 CLKBUF_X2: 2 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 12 CLKGATETST_X4: 129 CLKGATETST_X2: 157 CLKGATETST_X1: 31 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/Func: insertion delay [min=0.217, max=0.369, avg=0.312, sd=0.029], skew [0.152 vs 0.050*], 57.3% {0.286, 0.336} (wid=0.073 ws=0.068) (gid=0.314 gs=0.130)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/Func: insertion delay [min=0.217, max=0.369, avg=0.312, sd=0.029], skew [0.152 vs 0.050*], 57.3% {0.286, 0.336} (wid=0.073 ws=0.068) (gid=0.314 gs=0.130)
      skew_group mclk/Func: insertion delay [min=0.042, max=0.140, avg=0.127, sd=0.013], skew [0.097 vs 0.050*], 98.8% {0.114, 0.140} (wid=0.028 ws=0.028) (gid=0.125 gs=0.083)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:02.6 real=0:00:02.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=104, i=1, icg=329, dcg=0, l=2, total=436
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=137.788um^2, i=0.532um^2, icg=1570.730um^2, dcg=0.000um^2, l=4.256um^2, total=1713.306um^2
      cell capacitance : b=147.770fF, i=1.700fF, icg=1166.831fF, dcg=0.000fF, l=5.219fF, total=1321.520fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=858.185fF, leaf=15954.891fF, total=16813.076fF
      wire lengths     : top=0.000um, trunk=7936.878um, leaf=142678.161um, total=150615.039um
      hp wire lengths  : top=0.000um, trunk=5831.440um, leaf=94695.925um, total=100527.365um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=49 avg=0.038ns sd=0.019ns min=0.002ns max=0.077ns {42 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {123 <= 0.060ns, 95 <= 0.080ns, 73 <= 0.090ns, 44 <= 0.095ns, 54 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUF_X3: 102 CLKBUF_X2: 2 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 12 CLKGATETST_X4: 129 CLKGATETST_X2: 157 CLKGATETST_X1: 31 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/Func: insertion delay [min=0.217, max=0.369], skew [0.152 vs 0.050*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/Func: insertion delay [min=0.217, max=0.369], skew [0.152 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.042, max=0.140], skew [0.097 vs 0.050*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=104, i=1, icg=329, dcg=0, l=2, total=436
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=137.788um^2, i=0.532um^2, icg=1570.730um^2, dcg=0.000um^2, l=4.256um^2, total=1713.306um^2
      cell capacitance : b=147.770fF, i=1.700fF, icg=1166.831fF, dcg=0.000fF, l=5.219fF, total=1321.520fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=858.185fF, leaf=15954.891fF, total=16813.076fF
      wire lengths     : top=0.000um, trunk=7936.878um, leaf=142678.161um, total=150615.039um
      hp wire lengths  : top=0.000um, trunk=5831.440um, leaf=94695.925um, total=100527.365um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=49 avg=0.038ns sd=0.019ns min=0.002ns max=0.077ns {42 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {123 <= 0.060ns, 95 <= 0.080ns, 73 <= 0.090ns, 44 <= 0.095ns, 54 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUF_X3: 102 CLKBUF_X2: 2 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 12 CLKGATETST_X4: 129 CLKGATETST_X2: 157 CLKGATETST_X1: 31 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/Func: insertion delay [min=0.217, max=0.369], skew [0.152 vs 0.050*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/Func: insertion delay [min=0.217, max=0.369], skew [0.152 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.042, max=0.140], skew [0.097 vs 0.050*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=104, i=1, icg=329, dcg=0, l=2, total=436
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=137.788um^2, i=0.532um^2, icg=1570.730um^2, dcg=0.000um^2, l=4.256um^2, total=1713.306um^2
      cell capacitance : b=147.770fF, i=1.700fF, icg=1166.831fF, dcg=0.000fF, l=5.219fF, total=1321.520fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=858.185fF, leaf=15954.891fF, total=16813.076fF
      wire lengths     : top=0.000um, trunk=7936.878um, leaf=142678.161um, total=150615.039um
      hp wire lengths  : top=0.000um, trunk=5831.440um, leaf=94695.925um, total=100527.365um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=49 avg=0.038ns sd=0.019ns min=0.002ns max=0.077ns {42 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {123 <= 0.060ns, 95 <= 0.080ns, 73 <= 0.090ns, 44 <= 0.095ns, 54 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUF_X3: 102 CLKBUF_X2: 2 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 12 CLKGATETST_X4: 129 CLKGATETST_X2: 157 CLKGATETST_X1: 31 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/Func: insertion delay [min=0.217, max=0.369], skew [0.152 vs 0.050*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/Func: insertion delay [min=0.217, max=0.369], skew [0.152 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.042, max=0.140], skew [0.097 vs 0.050*]
    Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=103, i=1, icg=329, dcg=0, l=2, total=435
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=136.458um^2, i=0.532um^2, icg=1570.730um^2, dcg=0.000um^2, l=4.256um^2, total=1711.976um^2
      cell capacitance : b=146.349fF, i=1.700fF, icg=1166.831fF, dcg=0.000fF, l=5.219fF, total=1320.099fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=857.277fF, leaf=15954.891fF, total=16812.167fF
      wire lengths     : top=0.000um, trunk=7941.113um, leaf=142678.160um, total=150619.274um
      hp wire lengths  : top=0.000um, trunk=5792.020um, leaf=94695.925um, total=100487.945um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=48 avg=0.039ns sd=0.019ns min=0.002ns max=0.077ns {41 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {123 <= 0.060ns, 95 <= 0.080ns, 73 <= 0.090ns, 44 <= 0.095ns, 54 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUF_X3: 101 CLKBUF_X2: 2 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 12 CLKGATETST_X4: 129 CLKGATETST_X2: 157 CLKGATETST_X1: 31 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/Func: insertion delay [min=0.217, max=0.363], skew [0.146 vs 0.050*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/Func: insertion delay [min=0.217, max=0.363], skew [0.146 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.042, max=0.140], skew [0.097 vs 0.050*]
    Legalizer API calls during this step: 24 succeeded with high effort: 24 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.7 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=103, i=1, icg=329, dcg=0, l=2, total=435
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=136.458um^2, i=0.532um^2, icg=1575.518um^2, dcg=0.000um^2, l=4.256um^2, total=1716.764um^2
      cell capacitance : b=146.349fF, i=1.700fF, icg=1173.871fF, dcg=0.000fF, l=5.219fF, total=1327.139fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=861.298fF, leaf=15954.975fF, total=16816.273fF
      wire lengths     : top=0.000um, trunk=7983.244um, leaf=142680.575um, total=150663.819um
      hp wire lengths  : top=0.000um, trunk=5793.920um, leaf=94695.925um, total=100489.845um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=48 avg=0.039ns sd=0.019ns min=0.002ns max=0.077ns {41 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {125 <= 0.060ns, 95 <= 0.080ns, 74 <= 0.090ns, 42 <= 0.095ns, 53 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUF_X3: 101 CLKBUF_X2: 2 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 14 CLKGATETST_X4: 127 CLKGATETST_X2: 157 CLKGATETST_X1: 31 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/Func: insertion delay [min=0.215, max=0.359, avg=0.307, sd=0.025], skew [0.144 vs 0.050*], 70.5% {0.284, 0.334} (wid=0.083 ws=0.079) (gid=0.306 gs=0.123)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/Func: insertion delay [min=0.215, max=0.359, avg=0.307, sd=0.025], skew [0.144 vs 0.050*], 70.5% {0.284, 0.334} (wid=0.083 ws=0.079) (gid=0.306 gs=0.123)
      skew_group mclk/Func: insertion delay [min=0.042, max=0.138, avg=0.127, sd=0.013], skew [0.096 vs 0.050*], 98.8% {0.115, 0.138} (wid=0.025 ws=0.025) (gid=0.125 gs=0.083)
    Legalizer API calls during this step: 202 succeeded with high effort: 202 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:02.7 real=0:00:02.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:05.1 real=0:00:05.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:50.8 real=0:00:30.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=103, i=1, icg=329, dcg=0, l=2, total=435
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=136.458um^2, i=0.532um^2, icg=1575.518um^2, dcg=0.000um^2, l=4.256um^2, total=1716.764um^2
      cell capacitance : b=146.349fF, i=1.700fF, icg=1173.871fF, dcg=0.000fF, l=5.219fF, total=1327.139fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=858.998fF, leaf=15954.975fF, total=16813.973fF
      wire lengths     : top=0.000um, trunk=7973.594um, leaf=142680.575um, total=150654.169um
      hp wire lengths  : top=0.000um, trunk=5789.030um, leaf=94695.925um, total=100484.955um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=48 avg=0.039ns sd=0.019ns min=0.002ns max=0.077ns {41 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {125 <= 0.060ns, 95 <= 0.080ns, 74 <= 0.090ns, 42 <= 0.095ns, 53 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUF_X3: 101 CLKBUF_X2: 2 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 14 CLKGATETST_X4: 127 CLKGATETST_X2: 157 CLKGATETST_X1: 31 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/Func: insertion delay [min=0.215, max=0.358], skew [0.144 vs 0.050*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/Func: insertion delay [min=0.215, max=0.358], skew [0.144 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.042, max=0.138], skew [0.096 vs 0.050*]
    Legalizer API calls during this step: 162 succeeded with high effort: 162 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=103, i=1, icg=329, dcg=0, l=2, total=435
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=130.872um^2, i=0.532um^2, icg=1557.696um^2, dcg=0.000um^2, l=4.256um^2, total=1693.356um^2
      cell capacitance : b=146.029fF, i=1.700fF, icg=1146.882fF, dcg=0.000fF, l=5.219fF, total=1299.830fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=858.930fF, leaf=15954.532fF, total=16813.462fF
      wire lengths     : top=0.000um, trunk=7971.944um, leaf=142677.535um, total=150649.479um
      hp wire lengths  : top=0.000um, trunk=5789.030um, leaf=94695.925um, total=100484.955um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=48 avg=0.047ns sd=0.022ns min=0.002ns max=0.096ns {36 <= 0.060ns, 9 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {123 <= 0.060ns, 97 <= 0.080ns, 75 <= 0.090ns, 41 <= 0.095ns, 53 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUF_X3: 80 CLKBUF_X2: 23 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 8 CLKGATETST_X4: 130 CLKGATETST_X2: 159 CLKGATETST_X1: 32 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/Func: insertion delay [min=0.255, max=0.356], skew [0.102 vs 0.050*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/Func: insertion delay [min=0.255, max=0.356], skew [0.102 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.042, max=0.138], skew [0.096 vs 0.050*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=103, i=1, icg=329, dcg=0, l=2, total=435
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=129.808um^2, i=0.532um^2, icg=1557.696um^2, dcg=0.000um^2, l=4.256um^2, total=1692.292um^2
      cell capacitance : b=145.968fF, i=1.700fF, icg=1146.882fF, dcg=0.000fF, l=5.219fF, total=1299.769fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=858.958fF, leaf=15954.532fF, total=16813.490fF
      wire lengths     : top=0.000um, trunk=7972.224um, leaf=142677.535um, total=150649.759um
      hp wire lengths  : top=0.000um, trunk=5789.030um, leaf=94695.925um, total=100484.955um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.100ns count=48 avg=0.048ns sd=0.022ns min=0.002ns max=0.096ns {35 <= 0.060ns, 10 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {123 <= 0.060ns, 97 <= 0.080ns, 75 <= 0.090ns, 41 <= 0.095ns, 53 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CLKBUF_X3: 76 CLKBUF_X2: 27 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 8 CLKGATETST_X4: 130 CLKGATETST_X2: 159 CLKGATETST_X1: 32 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/Func: insertion delay [min=0.255, max=0.356], skew [0.102 vs 0.050*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/Func: insertion delay [min=0.255, max=0.356], skew [0.102 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.042, max=0.138], skew [0.096 vs 0.050*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=103, i=1, icg=329, dcg=0, l=2, total=435
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=129.808um^2, i=0.532um^2, icg=1557.696um^2, dcg=0.000um^2, l=4.256um^2, total=1692.292um^2
      cell capacitance : b=145.968fF, i=1.700fF, icg=1146.882fF, dcg=0.000fF, l=5.219fF, total=1299.769fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=858.958fF, leaf=15954.532fF, total=16813.490fF
      wire lengths     : top=0.000um, trunk=7972.224um, leaf=142677.535um, total=150649.759um
      hp wire lengths  : top=0.000um, trunk=5789.030um, leaf=94695.925um, total=100484.955um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=48 avg=0.048ns sd=0.022ns min=0.002ns max=0.096ns {35 <= 0.060ns, 10 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {123 <= 0.060ns, 97 <= 0.080ns, 75 <= 0.090ns, 41 <= 0.095ns, 53 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUF_X3: 76 CLKBUF_X2: 27 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 8 CLKGATETST_X4: 130 CLKGATETST_X2: 159 CLKGATETST_X1: 32 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/Func: insertion delay [min=0.255, max=0.356], skew [0.102 vs 0.050*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/Func: insertion delay [min=0.255, max=0.356], skew [0.102 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.042, max=0.138], skew [0.096 vs 0.050*]
    Legalizer API calls during this step: 2703 succeeded with high effort: 2703 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:12.8 real=0:00:04.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=103, i=1, icg=329, dcg=0, l=2, total=435
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=129.808um^2, i=0.532um^2, icg=1557.696um^2, dcg=0.000um^2, l=4.256um^2, total=1692.292um^2
      cell capacitance : b=145.968fF, i=1.700fF, icg=1146.882fF, dcg=0.000fF, l=5.219fF, total=1299.769fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=878.739fF, leaf=15965.920fF, total=16844.659fF
      wire lengths     : top=0.000um, trunk=8130.360um, leaf=142804.070um, total=150934.430um
      hp wire lengths  : top=0.000um, trunk=5977.590um, leaf=94823.010um, total=100800.600um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=48 avg=0.049ns sd=0.022ns min=0.002ns max=0.096ns {35 <= 0.060ns, 10 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {123 <= 0.060ns, 97 <= 0.080ns, 75 <= 0.090ns, 41 <= 0.095ns, 53 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUF_X3: 76 CLKBUF_X2: 27 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 8 CLKGATETST_X4: 130 CLKGATETST_X2: 159 CLKGATETST_X1: 32 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/Func: insertion delay [min=0.262, max=0.356, avg=0.321, sd=0.016], skew [0.094 vs 0.050*], 90.2% {0.296, 0.346} (wid=0.088 ws=0.082) (gid=0.330 gs=0.128)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/Func: insertion delay [min=0.262, max=0.356, avg=0.321, sd=0.016], skew [0.094 vs 0.050*], 90.2% {0.296, 0.346} (wid=0.088 ws=0.082) (gid=0.330 gs=0.128)
      skew_group mclk/Func: insertion delay [min=0.096, max=0.138, avg=0.128, sd=0.009], skew [0.042 vs 0.050], 100% {0.096, 0.138} (wid=0.025 ws=0.024) (gid=0.130 gs=0.040)
    Legalizer API calls during this step: 185 succeeded with high effort: 185 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:03.2 real=0:00:03.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:17.1 real=0:00:09.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 9 fragments, 13 fraglets and 13 vertices; 114 variables and 337 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/Func from 0.025ns to 0.356ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      ----------------------------------------------------------
      Skew group    Desired    Slackened    Desired    Slackened
                    Target     Target       Target     Target
                    Max ID     Max ID       Skew       Skew
      ----------------------------------------------------------
      clk/Func       0.025       0.356         -           -
      ----------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:02.2 real=0:00:02.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.809ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 438 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=103, i=1, icg=329, dcg=0, l=2, total=435
          sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
          misc counts      : r=2, pp=0
          cell areas       : b=129.808um^2, i=0.532um^2, icg=1557.696um^2, dcg=0.000um^2, l=4.256um^2, total=1692.292um^2
          cell capacitance : b=145.968fF, i=1.700fF, icg=1146.882fF, dcg=0.000fF, l=5.219fF, total=1299.769fF
          sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
          wire capacitance : top=0.000fF, trunk=878.739fF, leaf=15965.920fF, total=16844.659fF
          wire lengths     : top=0.000um, trunk=8130.360um, leaf=142804.070um, total=150934.430um
          hp wire lengths  : top=0.000um, trunk=5977.590um, leaf=94823.010um, total=100800.600um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=48 avg=0.049ns sd=0.022ns min=0.002ns max=0.096ns {35 <= 0.060ns, 10 <= 0.080ns, 1 <= 0.090ns, 0 <= 0.095ns, 2 <= 0.100ns}
          Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {123 <= 0.060ns, 97 <= 0.080ns, 75 <= 0.090ns, 41 <= 0.095ns, 53 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUF_X3: 76 CLKBUF_X2: 27 
           Invs: INV_X1: 1 
           ICGs: CLKGATETST_X8: 8 CLKGATETST_X4: 130 CLKGATETST_X2: 159 CLKGATETST_X1: 32 
         Logics: MUX2_X2: 1 MUX2_X1: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=130, i=1, icg=329, dcg=0, l=2, total=462
          sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
          misc counts      : r=2, pp=0
          cell areas       : b=157.472um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1712.774um^2
          cell capacitance : b=179.591fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1322.104fF
          sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
          wire capacitance : top=0.000fF, trunk=984.505fF, leaf=15965.920fF, total=16950.426fF
          wire lengths     : top=0.000um, trunk=9127.535um, leaf=142804.070um, total=151931.605um
          hp wire lengths  : top=0.000um, trunk=7154.390um, leaf=94823.010um, total=101977.400um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=75 avg=0.036ns sd=0.021ns min=0.002ns max=0.093ns {65 <= 0.060ns, 9 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {122 <= 0.060ns, 98 <= 0.080ns, 72 <= 0.090ns, 44 <= 0.095ns, 53 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUF_X3: 79 CLKBUF_X2: 44 CLKBUF_X1: 7 
           Invs: INV_X1: 1 
           ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
         Logics: MUX2_X2: 1 MUX2_X1: 1 
        Legalizer API calls during this step: 73 succeeded with high effort: 73 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:09.7 real=0:00:09.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=165, i=1, icg=329, dcg=0, l=2, total=497
          sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
          misc counts      : r=2, pp=0
          cell areas       : b=191.520um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1746.822um^2
          cell capacitance : b=220.674fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1363.187fF
          sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
          wire capacitance : top=0.000fF, trunk=1120.473fF, leaf=15965.920fF, total=17086.394fF
          wire lengths     : top=0.000um, trunk=10338.916um, leaf=142804.070um, total=153142.986um
          hp wire lengths  : top=0.000um, trunk=8526.740um, leaf=94823.010um, total=103349.750um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=110 avg=0.028ns sd=0.019ns min=0.002ns max=0.093ns {102 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {122 <= 0.060ns, 98 <= 0.080ns, 71 <= 0.090ns, 45 <= 0.095ns, 53 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 80 CLKBUF_X2: 65 CLKBUF_X1: 20 
           Invs: INV_X1: 1 
           ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
         Logics: MUX2_X2: 1 MUX2_X1: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=165, i=1, icg=329, dcg=0, l=2, total=497
          sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
          misc counts      : r=2, pp=0
          cell areas       : b=191.520um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1746.822um^2
          cell capacitance : b=220.674fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1363.187fF
          sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
          wire capacitance : top=0.000fF, trunk=1120.473fF, leaf=15965.920fF, total=17086.394fF
          wire lengths     : top=0.000um, trunk=10338.916um, leaf=142804.070um, total=153142.986um
          hp wire lengths  : top=0.000um, trunk=8526.740um, leaf=94823.010um, total=103349.750um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.100ns count=110 avg=0.028ns sd=0.019ns min=0.002ns max=0.093ns {102 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {122 <= 0.060ns, 98 <= 0.080ns, 71 <= 0.090ns, 45 <= 0.095ns, 53 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CLKBUF_X3: 80 CLKBUF_X2: 65 CLKBUF_X1: 20 
           Invs: INV_X1: 1 
           ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
         Logics: MUX2_X2: 1 MUX2_X1: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:09.4 real=0:00:09.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=165, i=1, icg=329, dcg=0, l=2, total=497
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=191.520um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1746.822um^2
      cell capacitance : b=220.674fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1363.187fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=1120.473fF, leaf=15965.920fF, total=17086.394fF
      wire lengths     : top=0.000um, trunk=10338.916um, leaf=142804.070um, total=153142.986um
      hp wire lengths  : top=0.000um, trunk=8526.740um, leaf=94823.010um, total=103349.750um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=110 avg=0.028ns sd=0.019ns min=0.002ns max=0.093ns {102 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {122 <= 0.060ns, 98 <= 0.080ns, 71 <= 0.090ns, 45 <= 0.095ns, 53 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUF_X3: 80 CLKBUF_X2: 65 CLKBUF_X1: 20 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Legalizer API calls during this step: 1066 succeeded with high effort: 1066 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:23.0 real=0:00:23.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=165, i=1, icg=329, dcg=0, l=2, total=497
    sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
    misc counts      : r=2, pp=0
    cell areas       : b=191.520um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1746.822um^2
    cell capacitance : b=220.674fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1363.187fF
    sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
    wire capacitance : top=0.000fF, trunk=1120.473fF, leaf=15965.920fF, total=17086.394fF
    wire lengths     : top=0.000um, trunk=10338.916um, leaf=142804.070um, total=153142.986um
    hp wire lengths  : top=0.000um, trunk=8526.740um, leaf=94823.010um, total=103349.750um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=110 avg=0.028ns sd=0.019ns min=0.002ns max=0.093ns {102 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {122 <= 0.060ns, 98 <= 0.080ns, 71 <= 0.090ns, 45 <= 0.095ns, 53 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUF_X3: 80 CLKBUF_X2: 65 CLKBUF_X1: 20 
     Invs: INV_X1: 1 
     ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
   Logics: MUX2_X2: 1 MUX2_X1: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/Func: insertion delay [min=0.288, max=0.356], skew [0.068 vs 0.050*]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/Func: insertion delay [min=0.288, max=0.356], skew [0.068 vs 0.050*]
    skew_group mclk/Func: insertion delay [min=0.096, max=0.138], skew [0.042 vs 0.050]
  Improving fragments clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=165, i=1, icg=329, dcg=0, l=2, total=497
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=191.520um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1746.822um^2
      cell capacitance : b=220.674fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1363.187fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=1120.473fF, leaf=15965.920fF, total=17086.394fF
      wire lengths     : top=0.000um, trunk=10338.916um, leaf=142804.070um, total=153142.986um
      hp wire lengths  : top=0.000um, trunk=8526.740um, leaf=94823.010um, total=103349.750um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=110 avg=0.028ns sd=0.019ns min=0.002ns max=0.093ns {102 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {122 <= 0.060ns, 98 <= 0.080ns, 71 <= 0.090ns, 45 <= 0.095ns, 53 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUF_X3: 80 CLKBUF_X2: 65 CLKBUF_X1: 20 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/Func: insertion delay [min=0.288, max=0.356], skew [0.068 vs 0.050*]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/Func: insertion delay [min=0.288, max=0.356], skew [0.068 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.096, max=0.138], skew [0.042 vs 0.050]
    Legalizer API calls during this step: 102 succeeded with high effort: 102 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:01.7 real=0:00:01.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 9 fragments, 13 fraglets and 13 vertices; 114 variables and 337 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=166, i=1, icg=329, dcg=0, l=2, total=498
          sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
          misc counts      : r=2, pp=0
          cell areas       : b=192.318um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1747.620um^2
          cell capacitance : b=221.454fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1363.967fF
          sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
          wire capacitance : top=0.000fF, trunk=1120.539fF, leaf=15965.920fF, total=17086.459fF
          wire lengths     : top=0.000um, trunk=10338.921um, leaf=142804.070um, total=153142.991um
          hp wire lengths  : top=0.000um, trunk=8530.350um, leaf=94823.010um, total=103353.360um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=111 avg=0.028ns sd=0.019ns min=0.002ns max=0.093ns {103 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {122 <= 0.060ns, 98 <= 0.080ns, 71 <= 0.090ns, 45 <= 0.095ns, 53 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X3: 80 CLKBUF_X2: 65 CLKBUF_X1: 21 
           Invs: INV_X1: 1 
           ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
         Logics: MUX2_X2: 1 MUX2_X1: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 2:
          cell counts      : b=166, i=1, icg=329, dcg=0, l=2, total=498
          sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
          misc counts      : r=2, pp=0
          cell areas       : b=192.318um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1747.620um^2
          cell capacitance : b=221.454fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1363.967fF
          sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
          wire capacitance : top=0.000fF, trunk=1120.539fF, leaf=15965.920fF, total=17086.459fF
          wire lengths     : top=0.000um, trunk=10338.921um, leaf=142804.070um, total=153142.991um
          hp wire lengths  : top=0.000um, trunk=8530.350um, leaf=94823.010um, total=103353.360um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 2:
          Trunk : target=0.100ns count=111 avg=0.028ns sd=0.019ns min=0.002ns max=0.093ns {103 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {122 <= 0.060ns, 98 <= 0.080ns, 71 <= 0.090ns, 45 <= 0.095ns, 53 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 2 {count}:
           Bufs: CLKBUF_X3: 80 CLKBUF_X2: 65 CLKBUF_X1: 21 
           Invs: INV_X1: 1 
           ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
         Logics: MUX2_X2: 1 MUX2_X1: 1 
      Approximately balancing, wire and cell delays, iteration 2 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=166, i=1, icg=329, dcg=0, l=2, total=498
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=192.318um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1747.620um^2
      cell capacitance : b=221.454fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1363.967fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=1120.539fF, leaf=15965.920fF, total=17086.459fF
      wire lengths     : top=0.000um, trunk=10338.921um, leaf=142804.070um, total=153142.991um
      hp wire lengths  : top=0.000um, trunk=8530.350um, leaf=94823.010um, total=103353.360um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=111 avg=0.028ns sd=0.019ns min=0.002ns max=0.093ns {103 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {122 <= 0.060ns, 98 <= 0.080ns, 71 <= 0.090ns, 45 <= 0.095ns, 53 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUF_X3: 80 CLKBUF_X2: 65 CLKBUF_X1: 21 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/Func: insertion delay [min=0.305, max=0.356], skew [0.051 vs 0.050*]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/Func: insertion delay [min=0.305, max=0.356], skew [0.051 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.096, max=0.138], skew [0.042 vs 0.050]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:02.3 real=0:00:02.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=166, i=1, icg=329, dcg=0, l=2, total=498
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=192.318um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1747.620um^2
      cell capacitance : b=221.454fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1363.967fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=1120.539fF, leaf=15965.920fF, total=17086.459fF
      wire lengths     : top=0.000um, trunk=10338.921um, leaf=142804.070um, total=153142.991um
      hp wire lengths  : top=0.000um, trunk=8530.350um, leaf=94823.010um, total=103353.360um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=111 avg=0.028ns sd=0.019ns min=0.002ns max=0.093ns {103 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {122 <= 0.060ns, 98 <= 0.080ns, 71 <= 0.090ns, 45 <= 0.095ns, 53 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUF_X3: 80 CLKBUF_X2: 65 CLKBUF_X1: 21 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/Func: insertion delay [min=0.305, max=0.356], skew [0.051 vs 0.050*]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/Func: insertion delay [min=0.305, max=0.356], skew [0.051 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.096, max=0.138], skew [0.042 vs 0.050]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=166, i=1, icg=329, dcg=0, l=2, total=498
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=192.318um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1747.620um^2
      cell capacitance : b=221.454fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1363.967fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=1120.539fF, leaf=15965.920fF, total=17086.459fF
      wire lengths     : top=0.000um, trunk=10338.921um, leaf=142804.070um, total=153142.991um
      hp wire lengths  : top=0.000um, trunk=8530.350um, leaf=94823.010um, total=103353.360um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=111 avg=0.028ns sd=0.019ns min=0.002ns max=0.093ns {103 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {122 <= 0.060ns, 98 <= 0.080ns, 71 <= 0.090ns, 45 <= 0.095ns, 53 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUF_X3: 80 CLKBUF_X2: 65 CLKBUF_X1: 21 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/Func: insertion delay [min=0.305, max=0.356, avg=0.332, sd=0.011], skew [0.051 vs 0.050*], 100% {0.306, 0.356} (wid=0.090 ws=0.085) (gid=0.330 gs=0.075)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/Func: insertion delay [min=0.305, max=0.356, avg=0.332, sd=0.011], skew [0.051 vs 0.050*], 100% {0.306, 0.356} (wid=0.090 ws=0.085) (gid=0.330 gs=0.075)
      skew_group mclk/Func: insertion delay [min=0.096, max=0.138, avg=0.128, sd=0.009], skew [0.042 vs 0.050], 100% {0.096, 0.138} (wid=0.025 ws=0.024) (gid=0.130 gs=0.040)
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:29.0 real=0:00:29.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late...
  Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late done. (took cpu=0:00:01.6 real=0:00:00.5)
  Clock DAG stats before polishing:
    cell counts      : b=166, i=1, icg=329, dcg=0, l=2, total=498
    sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
    misc counts      : r=2, pp=0
    cell areas       : b=192.318um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1747.620um^2
    cell capacitance : b=221.454fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1363.967fF
    sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
    wire capacitance : top=0.000fF, trunk=1120.539fF, leaf=15965.920fF, total=17086.459fF
    wire lengths     : top=0.000um, trunk=10338.921um, leaf=142804.070um, total=153142.991um
    hp wire lengths  : top=0.000um, trunk=8530.350um, leaf=94823.010um, total=103353.360um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=111 avg=0.028ns sd=0.019ns min=0.002ns max=0.093ns {103 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {122 <= 0.060ns, 98 <= 0.080ns, 71 <= 0.090ns, 45 <= 0.095ns, 53 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUF_X3: 80 CLKBUF_X2: 65 CLKBUF_X1: 21 
     Invs: INV_X1: 1 
     ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
   Logics: MUX2_X2: 1 MUX2_X1: 1 
  Primary reporting skew groups before polishing:
    skew_group clk/Func: insertion delay [min=0.305, max=0.358], skew [0.053 vs 0.050*]
  Skew group summary before polishing:
    skew_group clk/Func: insertion delay [min=0.305, max=0.358], skew [0.053 vs 0.050*]
    skew_group mclk/Func: insertion delay [min=0.096, max=0.138], skew [0.042 vs 0.050]
  Merging balancing drivers for power...
    Tried: 497 Succeeded: 3
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=162, i=1, icg=329, dcg=0, l=2, total=494
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=188.860um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1744.162um^2
      cell capacitance : b=216.487fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1359.000fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=1083.307fF, leaf=15965.920fF, total=17049.228fF
      wire lengths     : top=0.000um, trunk=10008.070um, leaf=142804.070um, total=152812.139um
      hp wire lengths  : top=0.000um, trunk=8121.830um, leaf=94823.010um, total=102944.840um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=107 avg=0.028ns sd=0.019ns min=0.002ns max=0.093ns {99 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=389 avg=0.074ns sd=0.017ns min=0.022ns max=0.100ns {122 <= 0.060ns, 98 <= 0.080ns, 72 <= 0.090ns, 44 <= 0.095ns, 53 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUF_X3: 82 CLKBUF_X2: 60 CLKBUF_X1: 20 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/Func: insertion delay [min=0.305, max=0.358], skew [0.053 vs 0.050*]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/Func: insertion delay [min=0.305, max=0.358], skew [0.053 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.096, max=0.138], skew [0.042 vs 0.050]
    Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:04.9 real=0:00:04.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=190.190um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1745.492um^2
      cell capacitance : b=217.908fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1360.421fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=1090.376fF, leaf=15966.147fF, total=17056.523fF
      wire lengths     : top=0.000um, trunk=10075.020um, leaf=142806.735um, total=152881.754um
      hp wire lengths  : top=0.000um, trunk=8154.890um, leaf=94826.390um, total=102981.280um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=107 avg=0.028ns sd=0.019ns min=0.002ns max=0.093ns {99 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.018ns min=0.009ns max=0.100ns {123 <= 0.060ns, 98 <= 0.080ns, 72 <= 0.090ns, 44 <= 0.095ns, 53 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUF_X3: 83 CLKBUF_X2: 60 CLKBUF_X1: 20 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/Func: insertion delay [min=0.307, max=0.357, avg=0.333, sd=0.011], skew [0.050 vs 0.050], 100% {0.307, 0.357} (wid=0.089 ws=0.085) (gid=0.331 gs=0.076)
    Skew group summary after 'Improving clock skew':
      skew_group clk/Func: insertion delay [min=0.307, max=0.357, avg=0.333, sd=0.011], skew [0.050 vs 0.050], 100% {0.307, 0.357} (wid=0.089 ws=0.085) (gid=0.331 gs=0.076)
      skew_group mclk/Func: insertion delay [min=0.096, max=0.138, avg=0.128, sd=0.009], skew [0.042 vs 0.050], 100% {0.096, 0.138} (wid=0.025 ws=0.024) (gid=0.129 gs=0.039)
    Legalizer API calls during this step: 197 succeeded with high effort: 197 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:03.5 real=0:00:03.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 2990 succeeded with high effort: 2989 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:16.0 real=0:00:05.4)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 5609 succeeded with high effort: 5609 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:27.6 real=0:00:07.9)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        For skew group clk/Func, artificially shortened or lengthened 14 paths.
        	The smallest offset applied was -0.000ns.
        	The largest offset applied was 0.001ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:01.1 real=0:00:00.5)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 2808 succeeded with high effort: 2807 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:12.0 real=0:00:04.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 5554 succeeded with high effort: 5554 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:27.5 real=0:00:08.3)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=190.190um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1745.492um^2
      cell capacitance : b=217.908fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1360.421fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=946.084fF, leaf=15851.825fF, total=16797.909fF
      wire lengths     : top=0.000um, trunk=8795.058um, leaf=141893.317um, total=150688.375um
      hp wire lengths  : top=0.000um, trunk=7123.440um, leaf=94756.530um, total=101879.970um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=107 avg=0.027ns sd=0.018ns min=0.002ns max=0.076ns {100 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.018ns min=0.009ns max=0.100ns {126 <= 0.060ns, 95 <= 0.080ns, 81 <= 0.090ns, 37 <= 0.095ns, 51 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUF_X3: 83 CLKBUF_X2: 60 CLKBUF_X1: 20 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/Func: insertion delay [min=0.305, max=0.356, avg=0.327, sd=0.011], skew [0.052 vs 0.050*], 99.9% {0.305, 0.355} (wid=0.075 ws=0.071) (gid=0.329 gs=0.064)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/Func: insertion delay [min=0.305, max=0.356, avg=0.327, sd=0.011], skew [0.052 vs 0.050*], 99.9% {0.305, 0.355} (wid=0.075 ws=0.071) (gid=0.329 gs=0.064)
      skew_group mclk/Func: insertion delay [min=0.090, max=0.139, avg=0.128, sd=0.010], skew [0.049 vs 0.050], 100% {0.090, 0.139} (wid=0.028 ws=0.026) (gid=0.129 gs=0.044)
    Legalizer API calls during this step: 16961 succeeded with high effort: 16959 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 2
  Moving gates to reduce wire capacitance done. (took cpu=0:01:26 real=0:00:27.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      For skew group clk/Func, artificially shortened or lengthened 16 paths.
      	The smallest offset applied was -0.000ns.
      	The largest offset applied was 0.001ns.
      
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
    Initial gate capacitance is (rise=16899.951fF fall=15458.740fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=16894.790fF fall=15454.322fF).
    Reverting Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=185.402um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1740.704um^2
      cell capacitance : b=212.747fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1355.260fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=946.025fF, leaf=15851.845fF, total=16797.870fF
      wire lengths     : top=0.000um, trunk=8795.068um, leaf=141893.522um, total=150688.590um
      hp wire lengths  : top=0.000um, trunk=7123.440um, leaf=94756.530um, total=101879.970um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=107 avg=0.028ns sd=0.019ns min=0.002ns max=0.076ns {99 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.017ns min=0.011ns max=0.100ns {126 <= 0.060ns, 95 <= 0.080ns, 81 <= 0.090ns, 37 <= 0.095ns, 51 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUF_X3: 73 CLKBUF_X2: 62 CLKBUF_X1: 28 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/Func: insertion delay [min=0.305, max=0.356, avg=0.330, sd=0.011], skew [0.051 vs 0.050*], 99.9% {0.305, 0.355} (wid=0.075 ws=0.071) (gid=0.336 gs=0.071)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/Func: insertion delay [min=0.305, max=0.356, avg=0.330, sd=0.011], skew [0.051 vs 0.050*], 99.9% {0.305, 0.355} (wid=0.075 ws=0.071) (gid=0.336 gs=0.071)
      skew_group mclk/Func: insertion delay [min=0.090, max=0.139, avg=0.128, sd=0.010], skew [0.049 vs 0.050], 100% {0.090, 0.139} (wid=0.028 ws=0.026) (gid=0.129 gs=0.044)
    Legalizer API calls during this step: 1040 succeeded with high effort: 1040 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:05.2 real=0:00:02.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=185.402um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1740.704um^2
      cell capacitance : b=212.747fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1355.260fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=946.025fF, leaf=15851.845fF, total=16797.870fF
      wire lengths     : top=0.000um, trunk=8795.068um, leaf=141893.522um, total=150688.590um
      hp wire lengths  : top=0.000um, trunk=7123.440um, leaf=94756.530um, total=101879.970um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=107 avg=0.028ns sd=0.019ns min=0.002ns max=0.076ns {99 <= 0.060ns, 8 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.017ns min=0.011ns max=0.100ns {126 <= 0.060ns, 95 <= 0.080ns, 81 <= 0.090ns, 37 <= 0.095ns, 51 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUF_X3: 73 CLKBUF_X2: 62 CLKBUF_X1: 28 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/Func: insertion delay [min=0.305, max=0.356, avg=0.330, sd=0.011], skew [0.051 vs 0.050*], 99.9% {0.305, 0.355} (wid=0.075 ws=0.071) (gid=0.336 gs=0.071)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/Func: insertion delay [min=0.305, max=0.356, avg=0.330, sd=0.011], skew [0.051 vs 0.050*], 99.9% {0.305, 0.355} (wid=0.075 ws=0.071) (gid=0.336 gs=0.071)
      skew_group mclk/Func: insertion delay [min=0.090, max=0.139, avg=0.128, sd=0.010], skew [0.049 vs 0.050], 100% {0.090, 0.139} (wid=0.028 ws=0.026) (gid=0.129 gs=0.044)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        For skew group clk/Func, artificially shortened or lengthened 13 paths.
        	The smallest offset applied was -0.000ns.
        	The largest offset applied was 0.001ns.
        
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires A0...
        Legalizer API calls during this step: 366 succeeded with high effort: 366 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.5 real=0:00:00.5)
      Move For Wirelength - core...
        Move for wirelength. considered=497, filtered=497, permitted=495, cannotCompute=33, computed=462, moveTooSmall=566, resolved=0, predictFail=95, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=323, ignoredLeafDriver=0, worse=788, accepted=86
        Max accepted move=95.140um, total accepted move=975.760um, average move=11.346um
        Move for wirelength. considered=497, filtered=497, permitted=495, cannotCompute=36, computed=459, moveTooSmall=603, resolved=0, predictFail=99, currentlyIllegal=0, legalizationFail=11, legalizedMoveTooSmall=352, ignoredLeafDriver=0, worse=848, accepted=39
        Max accepted move=47.310um, total accepted move=422.020um, average move=10.821um
        Move for wirelength. considered=497, filtered=497, permitted=495, cannotCompute=35, computed=460, moveTooSmall=608, resolved=0, predictFail=92, currentlyIllegal=0, legalizationFail=11, legalizedMoveTooSmall=376, ignoredLeafDriver=0, worse=868, accepted=14
        Max accepted move=23.670um, total accepted move=121.520um, average move=8.680um
        Legalizer API calls during this step: 4010 succeeded with high effort: 4009 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
      Move For Wirelength - core done. (took cpu=0:00:13.7 real=0:00:13.8)
      Global shorten wires A1...
        Legalizer API calls during this step: 374 succeeded with high effort: 374 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.4 real=0:00:00.4)
      Move For Wirelength - core...
        Move for wirelength. considered=497, filtered=497, permitted=495, cannotCompute=317, computed=178, moveTooSmall=627, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=112, ignoredLeafDriver=0, worse=130, accepted=3
        Max accepted move=16.800um, total accepted move=23.470um, average move=7.823um
        Move for wirelength. considered=497, filtered=497, permitted=495, cannotCompute=318, computed=177, moveTooSmall=621, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=114, ignoredLeafDriver=0, worse=130, accepted=1
        Max accepted move=3.180um, total accepted move=3.180um, average move=3.180um
        Move for wirelength. considered=497, filtered=497, permitted=495, cannotCompute=318, computed=177, moveTooSmall=622, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=117, ignoredLeafDriver=0, worse=130, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 746 succeeded with high effort: 746 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:03.9 real=0:00:03.9)
      Global shorten wires B...
        Legalizer API calls during this step: 2153 succeeded with high effort: 2153 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:03.7 real=0:00:03.7)
      Move For Wirelength - branch...
        Move for wirelength. considered=497, filtered=497, permitted=495, cannotCompute=0, computed=495, moveTooSmall=0, resolved=0, predictFail=24, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=531, accepted=28
        Max accepted move=6.150um, total accepted move=25.220um, average move=0.900um
        Move for wirelength. considered=497, filtered=497, permitted=495, cannotCompute=451, computed=44, moveTooSmall=0, resolved=0, predictFail=967, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=36, accepted=1
        Max accepted move=0.380um, total accepted move=0.380um, average move=0.380um
        Move for wirelength. considered=497, filtered=497, permitted=495, cannotCompute=477, computed=18, moveTooSmall=0, resolved=0, predictFail=1034, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 671 succeeded with high effort: 671 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:02.7 real=0:00:02.7)
      Reverting Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
        sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
        misc counts      : r=2, pp=0
        cell areas       : b=185.402um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1740.704um^2
        cell capacitance : b=212.747fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1355.260fF
        sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
        wire capacitance : top=0.000fF, trunk=882.131fF, leaf=15842.709fF, total=16724.840fF
        wire lengths     : top=0.000um, trunk=8184.404um, leaf=141802.853um, total=149987.257um
        hp wire lengths  : top=0.000um, trunk=6629.170um, leaf=94762.100um, total=101391.270um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=107 avg=0.028ns sd=0.018ns min=0.002ns max=0.076ns {100 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.017ns min=0.011ns max=0.100ns {126 <= 0.060ns, 94 <= 0.080ns, 81 <= 0.090ns, 38 <= 0.095ns, 51 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUF_X3: 73 CLKBUF_X2: 62 CLKBUF_X1: 28 
         Invs: INV_X1: 1 
         ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
       Logics: MUX2_X2: 1 MUX2_X1: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/Func: insertion delay [min=0.305, max=0.356, avg=0.329, sd=0.011], skew [0.051 vs 0.050*], 99.9% {0.305, 0.355} (wid=0.074 ws=0.069) (gid=0.330 gs=0.066)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/Func: insertion delay [min=0.305, max=0.356, avg=0.329, sd=0.011], skew [0.051 vs 0.050*], 99.9% {0.305, 0.355} (wid=0.074 ws=0.069) (gid=0.330 gs=0.066)
        skew_group mclk/Func: insertion delay [min=0.093, max=0.139, avg=0.128, sd=0.010], skew [0.046 vs 0.050], 100% {0.093, 0.139} (wid=0.028 ws=0.026) (gid=0.129 gs=0.041)
      Legalizer API calls during this step: 8320 succeeded with high effort: 8319 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
    Wire Reduction extra effort done. (took cpu=0:00:25.8 real=0:00:25.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 498 , Succeeded = 75 , Constraints Broken = 420 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=185.402um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1740.704um^2
      cell capacitance : b=212.747fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1355.260fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=878.845fF, leaf=15839.156fF, total=16718.001fF
      wire lengths     : top=0.000um, trunk=8148.804um, leaf=141746.031um, total=149894.835um
      hp wire lengths  : top=0.000um, trunk=6629.170um, leaf=94762.100um, total=101391.270um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=107 avg=0.028ns sd=0.018ns min=0.002ns max=0.076ns {100 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.017ns min=0.011ns max=0.100ns {126 <= 0.060ns, 94 <= 0.080ns, 81 <= 0.090ns, 38 <= 0.095ns, 51 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUF_X3: 73 CLKBUF_X2: 62 CLKBUF_X1: 28 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/Func: insertion delay [min=0.304, max=0.356, avg=0.328, sd=0.011], skew [0.051 vs 0.050*], 99.9% {0.304, 0.355} (wid=0.075 ws=0.070) (gid=0.330 gs=0.066)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/Func: insertion delay [min=0.304, max=0.356, avg=0.328, sd=0.011], skew [0.051 vs 0.050*], 99.9% {0.304, 0.355} (wid=0.075 ws=0.070) (gid=0.330 gs=0.066)
      skew_group mclk/Func: insertion delay [min=0.093, max=0.139, avg=0.128, sd=0.010], skew [0.046 vs 0.050], 100% {0.093, 0.139} (wid=0.028 ws=0.026) (gid=0.129 gs=0.041)
    Legalizer API calls during this step: 8320 succeeded with high effort: 8319 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 1
  Wire Opt OverFix done. (took cpu=0:00:29.4 real=0:00:28.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=33612.791fF fall=32172.324fF), of which (rise=16718.001fF fall=16718.001fF) is wire, and (rise=16894.790fF fall=15454.322fF) is gate.
  Stage::Polishing done. (took cpu=0:02:12 real=0:01:09)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 495 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:18:08 mem=5675.3M) ***
Total net bbox length = 1.205e+06 (6.308e+05 5.739e+05) (ext = 6.435e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 5675.3MB
Summary Report:
Instances move: 2 (out of 39396 movable)
Instances flipped: 0
Mean displacement: 0.95 um
Max displacement: 0.95 um (Instance: control_unit_1/clk_gate_rbank_r_reg_106__0/latch) (6.08, 191.24) -> (7.03, 191.24)
	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKGATETST_X2
Total net bbox length = 1.205e+06 (6.308e+05 5.739e+05) (ext = 6.435e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 5675.3MB
*** Finished place_detail (0:18:08 mem=5675.3M) ***
  ClockRefiner summary
  All clock instances: Moved 2, flipped 0 and cell swapped 0 (out of a total of 15636).
  The largest move was 0.95 um for control_unit_1/clk_gate_rbank_r_reg_103__0/latch.
  Restoring place_status_cts on 495 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.4)
  Stage::Updating netlist done. (took cpu=0:00:01.0 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:03:00 real=0:01:48)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       497 (unrouted=497, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58315 (unrouted=4135, trialRouted=54180, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3738, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 497 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 497 nets for routing of which 497 have one or more fixed wires.
(ccopt eGR): Start to route 497 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 66102 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 66102
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55073 nets ( ignored 54576 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 497 clock nets ( 497 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 497
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 497 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.17% V. EstWL: 1.545194e+05um
[NR-eGR] Create a new net group with 184 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 184 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.110836e+05um
[NR-eGR] Create a new net group with 50 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 50 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.431142e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        99( 0.10%)   ( 0.10%) 
[NR-eGR]  metal5 ( 5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)        21( 0.02%)   ( 0.02%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total       121( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  205186 
[NR-eGR]  metal2   (2V)        313812  272733 
[NR-eGR]  metal3   (3H)        567346  123996 
[NR-eGR]  metal4   (4V)        199810   49120 
[NR-eGR]  metal5   (5H)        241540   43472 
[NR-eGR]  metal6   (6V)        224127       2 
[NR-eGR]  metal7   (7H)             0       1 
[NR-eGR]  metal8   (8V)             0       1 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1546635  694511 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1204694um
[NR-eGR] Total length: 1546635um, number of vias: 694511
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 152743um, number of vias: 51774
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  16133 
[NR-eGR]  metal2   (2V)          6907  17403 
[NR-eGR]  metal3   (3H)         44097  14898 
[NR-eGR]  metal4   (4V)         79795   2638 
[NR-eGR]  metal5   (5H)         13497    702 
[NR-eGR]  metal6   (6V)          8447      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       152743  51774 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 101848um
[NR-eGR] Total length: 152743um, number of vias: 51774
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 152743um, number of vias: 51774
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.12 sec, Real: 2.94 sec, Curr Mem: 5690.75 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:04.4 real=0:00:03.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:       497 (unrouted=0, trialRouted=0, noStatus=0, routed=497, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58315 (unrouted=4135, trialRouted=54180, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3738, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.2 real=0:00:04.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'audioport' of instances=39396 and nets=58812 using extraction engine 'pre_route' .
pre_route RC Extraction called for design audioport.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.8  Real Time: 0:00:02.0  MEM: 5690.746M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.8 real=0:00:01.9)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late...
        Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late done. (took cpu=0:00:01.8 real=0:00:00.5)
        Reset bufferability constraints done. (took cpu=0:00:01.8 real=0:00:00.5)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
          sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
          misc counts      : r=2, pp=0
          cell areas       : b=185.402um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1740.704um^2
          cell capacitance : b=212.747fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1355.260fF
          sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
          wire capacitance : top=0.000fF, trunk=895.169fF, leaf=15863.031fF, total=16758.200fF
          wire lengths     : top=0.000um, trunk=8316.185um, leaf=144427.220um, total=152743.405um
          hp wire lengths  : top=0.000um, trunk=6628.220um, leaf=94761.150um, total=101389.370um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=5, worst=[0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=107 avg=0.028ns sd=0.018ns min=0.002ns max=0.076ns {100 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {128 <= 0.060ns, 95 <= 0.080ns, 78 <= 0.090ns, 39 <= 0.095ns, 45 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUF_X3: 73 CLKBUF_X2: 62 CLKBUF_X1: 28 
           Invs: INV_X1: 1 
           ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
         Logics: MUX2_X2: 1 MUX2_X1: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/Func: insertion delay [min=0.302, max=0.360, avg=0.329, sd=0.011], skew [0.057 vs 0.050*], 99.7% {0.304, 0.355} (wid=0.074 ws=0.070) (gid=0.333 gs=0.072)
        Skew group summary eGRPC initial state:
          skew_group clk/Func: insertion delay [min=0.302, max=0.360, avg=0.329, sd=0.011], skew [0.057 vs 0.050*], 99.7% {0.304, 0.355} (wid=0.074 ws=0.070) (gid=0.333 gs=0.072)
          skew_group mclk/Func: insertion delay [min=0.093, max=0.137, avg=0.127, sd=0.009], skew [0.044 vs 0.050], 100% {0.093, 0.137} (wid=0.025 ws=0.024) (gid=0.129 gs=0.040)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
            sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
            misc counts      : r=2, pp=0
            cell areas       : b=185.402um^2, i=0.532um^2, icg=1550.514um^2, dcg=0.000um^2, l=4.256um^2, total=1740.704um^2
            cell capacitance : b=212.747fF, i=1.700fF, icg=1135.595fF, dcg=0.000fF, l=5.219fF, total=1355.260fF
            sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
            wire capacitance : top=0.000fF, trunk=895.169fF, leaf=15863.031fF, total=16758.200fF
            wire lengths     : top=0.000um, trunk=8316.185um, leaf=144427.220um, total=152743.405um
            hp wire lengths  : top=0.000um, trunk=6628.220um, leaf=94761.150um, total=101389.370um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=5, worst=[0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=107 avg=0.028ns sd=0.018ns min=0.002ns max=0.076ns {100 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
            Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {128 <= 0.060ns, 95 <= 0.080ns, 78 <= 0.090ns, 39 <= 0.095ns, 45 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUF_X3: 73 CLKBUF_X2: 62 CLKBUF_X1: 28 
             Invs: INV_X1: 1 
             ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 160 CLKGATETST_X1: 33 
           Logics: MUX2_X2: 1 MUX2_X1: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/Func: insertion delay [min=0.302, max=0.360], skew [0.057 vs 0.050*]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/Func: insertion delay [min=0.302, max=0.360], skew [0.057 vs 0.050*]
            skew_group mclk/Func: insertion delay [min=0.093, max=0.137], skew [0.044 vs 0.050]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 325 long paths. The largest offset applied was 0.010ns.
            
            
            Skew Group Offsets:
            
            ----------------------------------------------------------------------------------------
            Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                          Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            ----------------------------------------------------------------------------------------
            clk/Func      15141      325        2.146%      0.010ns       0.360ns         0.350ns
            ----------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        24
              0.000        0.005       274
              0.005      and above      27
            -------------------------------
            
            Mean=0.002ns Median=0.002ns Std.Dev=0.002ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 5, numUnchanged = 185, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 165, numSkippedDueToCloseToSkewTarget = 142
          CCOpt-eGRPC Downsizing: considered: 190, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 189, unsuccessful: 0, sized: 5
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 4
          CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
            sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
            misc counts      : r=2, pp=0
            cell areas       : b=184.338um^2, i=0.532um^2, icg=1550.248um^2, dcg=0.000um^2, l=4.256um^2, total=1739.374um^2
            cell capacitance : b=210.853fF, i=1.700fF, icg=1134.588fF, dcg=0.000fF, l=5.219fF, total=1352.360fF
            sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
            wire capacitance : top=0.000fF, trunk=895.169fF, leaf=15863.031fF, total=16758.200fF
            wire lengths     : top=0.000um, trunk=8316.185um, leaf=144427.220um, total=152743.405um
            hp wire lengths  : top=0.000um, trunk=6628.220um, leaf=94761.150um, total=101389.370um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=5, worst=[0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=107 avg=0.028ns sd=0.018ns min=0.002ns max=0.076ns {100 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
            Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {128 <= 0.060ns, 95 <= 0.080ns, 78 <= 0.090ns, 39 <= 0.095ns, 45 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUF_X3: 72 CLKBUF_X2: 60 CLKBUF_X1: 31 
             Invs: INV_X1: 1 
             ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 159 CLKGATETST_X1: 34 
           Logics: MUX2_X2: 1 MUX2_X1: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/Func: insertion delay [min=0.302, max=0.360], skew [0.057 vs 0.050*]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/Func: insertion delay [min=0.302, max=0.360], skew [0.057 vs 0.050*]
            skew_group mclk/Func: insertion delay [min=0.093, max=0.137], skew [0.044 vs 0.050]
          Legalizer API calls during this step: 212 succeeded with high effort: 212 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:02.9 real=0:00:03.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 497, tested: 497, violation detected: 5, violation ignored (due to small violation): 5, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
            sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
            misc counts      : r=2, pp=0
            cell areas       : b=184.338um^2, i=0.532um^2, icg=1550.248um^2, dcg=0.000um^2, l=4.256um^2, total=1739.374um^2
            cell capacitance : b=210.853fF, i=1.700fF, icg=1134.588fF, dcg=0.000fF, l=5.219fF, total=1352.360fF
            sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
            wire capacitance : top=0.000fF, trunk=895.169fF, leaf=15863.031fF, total=16758.200fF
            wire lengths     : top=0.000um, trunk=8316.185um, leaf=144427.220um, total=152743.405um
            hp wire lengths  : top=0.000um, trunk=6628.220um, leaf=94761.150um, total=101389.370um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=5, worst=[0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=107 avg=0.028ns sd=0.018ns min=0.002ns max=0.076ns {100 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
            Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {128 <= 0.060ns, 95 <= 0.080ns, 78 <= 0.090ns, 39 <= 0.095ns, 45 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUF_X3: 72 CLKBUF_X2: 60 CLKBUF_X1: 31 
             Invs: INV_X1: 1 
             ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 159 CLKGATETST_X1: 34 
           Logics: MUX2_X2: 1 MUX2_X1: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/Func: insertion delay [min=0.302, max=0.360], skew [0.057 vs 0.050*]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/Func: insertion delay [min=0.302, max=0.360], skew [0.057 vs 0.050*]
            skew_group mclk/Func: insertion delay [min=0.093, max=0.137], skew [0.044 vs 0.050]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Moving clock insts towards fanout...
        Move to sink centre: considered=5, unsuccessful=0, alreadyClose=0, noImprovementFound=5, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.7 real=0:00:00.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving clock insts towards fanout
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
          sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
          misc counts      : r=2, pp=0
          cell areas       : b=184.338um^2, i=0.532um^2, icg=1550.248um^2, dcg=0.000um^2, l=4.256um^2, total=1739.374um^2
          cell capacitance : b=210.853fF, i=1.700fF, icg=1134.588fF, dcg=0.000fF, l=5.219fF, total=1352.360fF
          sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
          wire capacitance : top=0.000fF, trunk=895.169fF, leaf=15863.031fF, total=16758.200fF
          wire lengths     : top=0.000um, trunk=8316.185um, leaf=144427.220um, total=152743.405um
          hp wire lengths  : top=0.000um, trunk=6628.220um, leaf=94761.150um, total=101389.370um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=5, worst=[0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.001ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=107 avg=0.028ns sd=0.018ns min=0.002ns max=0.076ns {100 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.018ns min=0.011ns max=0.100ns {128 <= 0.060ns, 95 <= 0.080ns, 78 <= 0.090ns, 39 <= 0.095ns, 45 <= 0.100ns} {5 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUF_X3: 72 CLKBUF_X2: 60 CLKBUF_X1: 31 
           Invs: INV_X1: 1 
           ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 159 CLKGATETST_X1: 34 
         Logics: MUX2_X2: 1 MUX2_X1: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/Func: insertion delay [min=0.302, max=0.360, avg=0.329, sd=0.011], skew [0.057 vs 0.050*], 99.6% {0.304, 0.355} (wid=0.074 ws=0.070) (gid=0.333 gs=0.067)
        Skew group summary before routing clock trees:
          skew_group clk/Func: insertion delay [min=0.302, max=0.360, avg=0.329, sd=0.011], skew [0.057 vs 0.050*], 99.6% {0.304, 0.355} (wid=0.074 ws=0.070) (gid=0.333 gs=0.067)
          skew_group mclk/Func: insertion delay [min=0.093, max=0.137, avg=0.127, sd=0.009], skew [0.044 vs 0.050], 100% {0.093, 0.137} (wid=0.025 ws=0.024) (gid=0.129 gs=0.040)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.3 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 495 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:18:25 mem=3388.4M) ***
Total net bbox length = 1.205e+06 (6.308e+05 5.739e+05) (ext = 6.435e+03)
Move report: Detail placement moves 757 insts, mean move: 0.92 um, max move: 6.22 um 
	Max move on inst (control_unit_1/rbank_r_reg_119__13_): (68.02, 184.24) --> (64.60, 181.44)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:01.0 MEM: 3356.4MB
Summary Report:
Instances move: 757 (out of 39396 movable)
Instances flipped: 0
Mean displacement: 0.92 um
Max displacement: 6.22 um (Instance: control_unit_1/rbank_r_reg_119__13_) (68.02, 184.24) -> (64.6, 181.44)
	Length: 25 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: SDFFR_X1
Total net bbox length = 1.205e+06 (6.310e+05 5.741e+05) (ext = 6.435e+03)
Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 3356.4MB
*** Finished place_detail (0:18:28 mem=3356.4M) ***
  ClockRefiner summary
  All clock instances: Moved 239, flipped 32 and cell swapped 0 (out of a total of 15636).
  The largest move was 6.22 um for control_unit_1/rbank_r_reg_119__13_.
  Restoring place_status_cts on 495 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:03.5 real=0:00:01.7)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:19.8 real=0:00:15.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       497 (unrouted=0, trialRouted=0, noStatus=0, routed=497, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58315 (unrouted=4135, trialRouted=54180, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3738, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 497 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 497 nets for routing of which 497 have one or more fixed wires.
(ccopt eGR): Start to route 497 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 66102 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 66102
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 55073 nets ( ignored 54576 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 497 clock nets ( 497 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 497
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 497 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.18% V. EstWL: 1.548554e+05um
[NR-eGR] Create a new net group with 189 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 189 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.165058e+05um
[NR-eGR] Create a new net group with 50 nets and layer range [2, 6]
[NR-eGR] Layer group 3: route 50 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.494422e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        49( 0.05%)   ( 0.05%) 
[NR-eGR]  metal5 ( 5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)        56( 0.06%)   ( 0.06%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total       106( 0.02%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  205186 
[NR-eGR]  metal2   (2V)        313832  272723 
[NR-eGR]  metal3   (3H)        566081  123958 
[NR-eGR]  metal4   (4V)        198979   49267 
[NR-eGR]  metal5   (5H)        242737   43531 
[NR-eGR]  metal6   (6V)        225091       2 
[NR-eGR]  metal7   (7H)             0       1 
[NR-eGR]  metal8   (8V)             0       1 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1546719  694669 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1205061um
[NR-eGR] Total length: 1546719um, number of vias: 694669
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 152828um, number of vias: 51932
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0  16133 
[NR-eGR]  metal2   (2V)          6927  17393 
[NR-eGR]  metal3   (3H)         42832  14860 
[NR-eGR]  metal4   (4V)         78965   2785 
[NR-eGR]  metal5   (5H)         14694    761 
[NR-eGR]  metal6   (6V)          9410      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       152828  51932 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 101856um
[NR-eGR] Total length: 152828um, number of vias: 51932
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 152828um, number of vias: 51932
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 4.56 sec, Real: 3.23 sec, Curr Mem: 3363.75 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:04.9 real=0:00:03.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 497 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Sun May  4 13:44:38 2025
#
#num needed restored net=0
#need_extraction net=0 (total=58812)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.19-s058_1 NR231113-0413/21_19-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 497
#Total wire length = 152828 um.
#Total half perimeter of net bounding box = 102092 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 6927 um.
#Total wire length on LAYER metal3 = 42832 um.
#Total wire length on LAYER metal4 = 78965 um.
#Total wire length on LAYER metal5 = 14694 um.
#Total wire length on LAYER metal6 = 9410 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 51932
#Up-Via Summary (total 51932):
#           
#-----------------------
# metal1          16133
# metal2          17393
# metal3          14860
# metal4           2785
# metal5            761
#-----------------------
#                 51932 
#
#Start routing data preparation on Sun May  4 13:44:40 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 58808 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=6(metal6)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2366.16 (MB), peak = 2841.05 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2369.09 (MB), peak = 2841.05 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 58808 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Connectivity extraction summary:
#497 routed net(s) are imported.
#3737 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4234.
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       %
#------------------------------------
#          1               1 (  0.0%)
#          2           43622 ( 74.2%)
#          3            5547 (  9.4%)
#          4            3295 (  5.6%)
#          5             174 (  0.3%)
#          6              64 (  0.1%)
#          7              50 (  0.1%)
#          8              45 (  0.1%)
#          9             133 (  0.2%)
#  10  -  19             218 (  0.4%)
#  20  -  29             364 (  0.6%)
#  30  -  39             524 (  0.9%)
#  40  -  49             349 (  0.6%)
#  50  -  59             263 (  0.4%)
#  60  -  69             260 (  0.4%)
#  70  -  79             139 (  0.2%)
#  80  -  89              25 (  0.0%)
#  90  -  99               2 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 58812 nets, 55075 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed          497 ( 0.9%)
#  Clock                        497
#  Tie-net                        2
#  Extra space                  497
#  Prefer layer range           497
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#             metal3           metal4         497 (  0.9%)
#
#497 nets selected.
#
#Iteration 1.1: cpu:00:00:04, real:00:00:01, mem:2.4 GB, peak:2.8 GB --3.50 [4]--
#Iteration 1.2: cpu:00:00:01, real:00:00:00, mem:2.4 GB, peak:2.8 GB --2.97 [4]--
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB --2.43 [4]--
#Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB --2.57 [4]--
#Iteration 2.1: cpu:00:00:03, real:00:00:01, mem:2.4 GB, peak:2.8 GB --3.47 [4]--
#Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB --2.98 [4]--
#Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB --2.43 [4]--
#Iteration 3.1: cpu:00:00:03, real:00:00:01, mem:2.4 GB, peak:2.8 GB --3.42 [4]--
#Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB --2.74 [4]--
#Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.8 GB --2.24 [4]--
#
#Line Assignment statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:04
#Increased memory = 26.06 (MB)
#Total memory = 2468.36 (MB)
#Peak memory = 2841.05 (MB)
#End Line Assignment: cpu:00:00:14, real:00:00:04, mem:2.4 GB, peak:2.8 GB --3.15 [4]--
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 497
#Total wire length = 151539 um.
#Total half perimeter of net bounding box = 102092 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 7616 um.
#Total wire length on LAYER metal3 = 43142 um.
#Total wire length on LAYER metal4 = 77829 um.
#Total wire length on LAYER metal5 = 13872 um.
#Total wire length on LAYER metal6 = 9080 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 49891
#Up-Via Summary (total 49891):
#           
#-----------------------
# metal1          16133
# metal2          18776
# metal3          12194
# metal4           2188
# metal5            600
#-----------------------
#                 49891 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:07
#Increased memory = 83.27 (MB)
#Total memory = 2442.19 (MB)
#Peak memory = 2841.05 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 4 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 58808 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 58808 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 58808 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 58808 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:01:20, elapsed time = 00:00:20, memory = 2440.29 (MB), peak = 2841.05 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 497
#Total wire length = 153238 um.
#Total half perimeter of net bounding box = 102092 um.
#Total wire length on LAYER metal1 = 13 um.
#Total wire length on LAYER metal2 = 3405 um.
#Total wire length on LAYER metal3 = 44304 um.
#Total wire length on LAYER metal4 = 82575 um.
#Total wire length on LAYER metal5 = 13870 um.
#Total wire length on LAYER metal6 = 9071 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 51377
#Up-Via Summary (total 51377):
#           
#-----------------------
# metal1          16123
# metal2          15931
# metal3          16597
# metal4           2149
# metal5            577
#-----------------------
#                 51377 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:21
#Elapsed time = 00:00:21
#Increased memory = -2.05 (MB)
#Total memory = 2440.29 (MB)
#Peak memory = 2841.05 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:01:21
#Elapsed time = 00:00:21
#Increased memory = -1.90 (MB)
#Total memory = 2440.29 (MB)
#Peak memory = 2841.05 (MB)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#route_global_detail statistics:
#Cpu time = 00:01:41
#Elapsed time = 00:00:29
#Increased memory = 69.88 (MB)
#Total memory = 2442.68 (MB)
#Peak memory = 2841.05 (MB)
#Number of warnings = 1
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun May  4 13:45:08 2025
#
        NanoRoute done. (took cpu=0:01:41 real=0:00:29.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 497 net(s)
Set FIXED placed status on 495 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3431.21 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 45708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 45708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 497  Num Prerouted Wires = 75742
[NR-eGR] Read 55073 nets ( ignored 497 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 54576
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 54576 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.38% H + 0.13% V. EstWL: 1.368570e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       893( 0.88%)        21( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.90%) 
[NR-eGR]  metal3 ( 3)      1584( 1.56%)       116( 0.11%)         1( 0.00%)         0( 0.00%)   ( 1.68%) 
[NR-eGR]  metal4 ( 4)      4545( 4.48%)       670( 0.66%)       104( 0.10%)        22( 0.02%)   ( 5.27%) 
[NR-eGR]  metal5 ( 5)      1343( 1.32%)        27( 0.03%)         0( 0.00%)         0( 0.00%)   ( 1.35%) 
[NR-eGR]  metal6 ( 6)       209( 0.21%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.21%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      8574( 1.69%)       834( 0.16%)       105( 0.02%)        22( 0.00%)   ( 1.88%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.82% H + 0.29% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)            13  209606 
[NR-eGR]  metal2   (2V)        321504  279084 
[NR-eGR]  metal3   (3H)        577453  128038 
[NR-eGR]  metal4   (4V)        209832   47859 
[NR-eGR]  metal5   (5H)        245977   42124 
[NR-eGR]  metal6   (6V)        229057       2 
[NR-eGR]  metal7   (7H)             0       1 
[NR-eGR]  metal8   (8V)             0       1 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1583836  706715 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1205061um
[NR-eGR] Total length: 1583836um, number of vias: 706715
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 5.66 sec, Real: 3.05 sec, Curr Mem: 3481.92 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:05.7 real=0:00:03.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       497 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=497, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58315 (unrouted=3739, trialRouted=54576, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3738, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:53 real=0:00:37.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'audioport' of instances=39396 and nets=58812 using extraction engine 'pre_route' .
pre_route RC Extraction called for design audioport.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:02.0  MEM: 3433.918M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.9 real=0:00:01.9)
  Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late...
  Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late done. (took cpu=0:00:01.7 real=0:00:00.4)
  Clock DAG stats after routing clock trees:
    cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
    sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
    misc counts      : r=2, pp=0
    cell areas       : b=184.338um^2, i=0.532um^2, icg=1550.248um^2, dcg=0.000um^2, l=4.256um^2, total=1739.374um^2
    cell capacitance : b=210.853fF, i=1.700fF, icg=1134.588fF, dcg=0.000fF, l=5.219fF, total=1352.360fF
    sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
    wire capacitance : top=0.000fF, trunk=901.503fF, leaf=15942.071fF, total=16843.574fF
    wire lengths     : top=0.000um, trunk=8333.305um, leaf=144904.850um, total=153238.155um
    hp wire lengths  : top=0.000um, trunk=6628.220um, leaf=94770.020um, total=101398.240um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.004ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=107 avg=0.028ns sd=0.018ns min=0.002ns max=0.076ns {100 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.018ns min=0.011ns max=0.101ns {130 <= 0.060ns, 93 <= 0.080ns, 80 <= 0.090ns, 33 <= 0.095ns, 44 <= 0.100ns} {10 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUF_X3: 72 CLKBUF_X2: 60 CLKBUF_X1: 31 
     Invs: INV_X1: 1 
     ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 159 CLKGATETST_X1: 34 
   Logics: MUX2_X2: 1 MUX2_X1: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/Func: insertion delay [min=0.305, max=0.359, avg=0.330, sd=0.011], skew [0.054 vs 0.050*], 99.8% {0.305, 0.356} (wid=0.072 ws=0.068) (gid=0.334 gs=0.071)
  Skew group summary after routing clock trees:
    skew_group clk/Func: insertion delay [min=0.305, max=0.359, avg=0.330, sd=0.011], skew [0.054 vs 0.050*], 99.8% {0.305, 0.356} (wid=0.072 ws=0.068) (gid=0.334 gs=0.071)
    skew_group mclk/Func: insertion delay [min=0.093, max=0.136, avg=0.127, sd=0.008], skew [0.043 vs 0.050], 100% {0.093, 0.136} (wid=0.024 ws=0.023) (gid=0.129 gs=0.040)
  CCOpt::Phase::Routing done. (took cpu=0:01:57 real=0:00:41.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 497, tested: 497, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
        sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
        misc counts      : r=2, pp=0
        cell areas       : b=184.338um^2, i=0.532um^2, icg=1550.248um^2, dcg=0.000um^2, l=4.256um^2, total=1739.374um^2
        cell capacitance : b=210.853fF, i=1.700fF, icg=1134.588fF, dcg=0.000fF, l=5.219fF, total=1352.360fF
        sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
        wire capacitance : top=0.000fF, trunk=901.503fF, leaf=15942.071fF, total=16843.574fF
        wire lengths     : top=0.000um, trunk=8333.305um, leaf=144904.850um, total=153238.155um
        hp wire lengths  : top=0.000um, trunk=6628.220um, leaf=94770.020um, total=101398.240um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.004ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=107 avg=0.028ns sd=0.018ns min=0.002ns max=0.076ns {100 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.018ns min=0.011ns max=0.101ns {130 <= 0.060ns, 93 <= 0.080ns, 80 <= 0.090ns, 33 <= 0.095ns, 44 <= 0.100ns} {10 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUF_X3: 72 CLKBUF_X2: 60 CLKBUF_X1: 31 
         Invs: INV_X1: 1 
         ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 159 CLKGATETST_X1: 34 
       Logics: MUX2_X2: 1 MUX2_X1: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/Func: insertion delay [min=0.305, max=0.359], skew [0.054 vs 0.050*]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/Func: insertion delay [min=0.305, max=0.359], skew [0.054 vs 0.050*]
        skew_group mclk/Func: insertion delay [min=0.093, max=0.136], skew [0.043 vs 0.050]
      Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:01.1 real=0:00:01.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 9 fragments, 15 fraglets and 15 vertices; 126 variables and 377 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/Func from 0.025ns to 0.358ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      ----------------------------------------------------------
      Skew group    Desired    Slackened    Desired    Slackened
                    Target     Target       Target     Target
                    Max ID     Max ID       Skew       Skew
      ----------------------------------------------------------
      clk/Func       0.025       0.358         -           -
      ----------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:01.0 real=0:00:01.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 497, tested: 497, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=163, i=1, icg=329, dcg=0, l=2, total=495
        sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
        misc counts      : r=2, pp=0
        cell areas       : b=184.338um^2, i=0.532um^2, icg=1550.248um^2, dcg=0.000um^2, l=4.256um^2, total=1739.374um^2
        cell capacitance : b=210.853fF, i=1.700fF, icg=1134.588fF, dcg=0.000fF, l=5.219fF, total=1352.360fF
        sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
        wire capacitance : top=0.000fF, trunk=901.503fF, leaf=15942.071fF, total=16843.574fF
        wire lengths     : top=0.000um, trunk=8333.305um, leaf=144904.850um, total=153238.155um
        hp wire lengths  : top=0.000um, trunk=6628.220um, leaf=94770.020um, total=101398.240um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=10, worst=[0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns, 0.000ns]} avg=0.000ns sd=0.000ns sum=0.004ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=107 avg=0.028ns sd=0.018ns min=0.002ns max=0.076ns {100 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Leaf  : target=0.100ns count=390 avg=0.074ns sd=0.018ns min=0.011ns max=0.101ns {130 <= 0.060ns, 93 <= 0.080ns, 80 <= 0.090ns, 33 <= 0.095ns, 44 <= 0.100ns} {10 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUF_X3: 72 CLKBUF_X2: 60 CLKBUF_X1: 31 
         Invs: INV_X1: 1 
         ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 159 CLKGATETST_X1: 34 
       Logics: MUX2_X2: 1 MUX2_X1: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/Func: insertion delay [min=0.305, max=0.359], skew [0.054 vs 0.050*]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/Func: insertion delay [min=0.305, max=0.359], skew [0.054 vs 0.050*]
        skew_group mclk/Func: insertion delay [min=0.093, max=0.136], skew [0.043 vs 0.050]
      Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:01.1 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 12 buffers and inverters.
    success count. Default: 0, QS: 6, QD: 3, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 497, nets tested: 497, nets violation detected: 10, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 10, nets unsuccessful: 1, buffered: 9
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=175, i=1, icg=329, dcg=0, l=2, total=507
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=195.776um^2, i=0.532um^2, icg=1550.248um^2, dcg=0.000um^2, l=4.256um^2, total=1750.812um^2
      cell capacitance : b=226.426fF, i=1.700fF, icg=1134.588fF, dcg=0.000fF, l=5.219fF, total=1367.933fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=906.919fF, leaf=15944.176fF, total=16851.094fF
      wire lengths     : top=0.000um, trunk=8345.200um, leaf=144892.955um, total=153238.155um
      hp wire lengths  : top=0.000um, trunk=6678.950um, leaf=94889.510um, total=101568.460um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=116 avg=0.027ns sd=0.018ns min=0.002ns max=0.076ns {109 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=393 avg=0.073ns sd=0.017ns min=0.011ns max=0.101ns {137 <= 0.060ns, 96 <= 0.080ns, 81 <= 0.090ns, 34 <= 0.095ns, 44 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUF_X3: 69 CLKBUF_X2: 73 CLKBUF_X1: 33 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 6 CLKGATETST_X4: 130 CLKGATETST_X2: 159 CLKGATETST_X1: 34 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/Func: insertion delay [min=0.290, max=0.359, avg=0.330, sd=0.011], skew [0.069 vs 0.050*], 98.4% {0.305, 0.356} (wid=0.072 ws=0.068) (gid=0.334 gs=0.075)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/Func: insertion delay [min=0.290, max=0.359, avg=0.330, sd=0.011], skew [0.069 vs 0.050*], 98.4% {0.305, 0.356} (wid=0.072 ws=0.068) (gid=0.334 gs=0.075)
      skew_group mclk/Func: insertion delay [min=0.093, max=0.136, avg=0.127, sd=0.008], skew [0.043 vs 0.050], 100% {0.093, 0.136} (wid=0.024 ws=0.023) (gid=0.129 gs=0.040)
    Buffering to fix DRVs done. (took cpu=0:00:01.3 real=0:00:01.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 11 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      ---------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ---------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk             12 [48.0%]            5 (41.7%)           0            0                    5 (41.7%)           7 (58.3%)
      leaf              13 [52.0%]            6 (46.2%)           0            0                    6 (46.2%)           7 (53.8%)
      ---------------------------------------------------------------------------------------------------------------------------
      Total             25 [100.0%]          11 (44.0%)           0            0                   11 (44.0%)          14 (56.0%)
      ---------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 11, Downsized: 0, Sized but same area: 0, Unchanged: 14, Area change: 7.980um^2 (0.456%)
      Max. move: 5.510um (control_unit_1/CTS_ccl_a_buf_00086 and 12 others), Min. move: 0.000um, Avg. move: 0.281um
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=175, i=1, icg=329, dcg=0, l=2, total=507
        sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
        misc counts      : r=2, pp=0
        cell areas       : b=197.638um^2, i=0.532um^2, icg=1556.366um^2, dcg=0.000um^2, l=4.256um^2, total=1758.792um^2
        cell capacitance : b=227.755fF, i=1.700fF, icg=1144.255fF, dcg=0.000fF, l=5.219fF, total=1378.929fF
        sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
        wire capacitance : top=0.000fF, trunk=906.919fF, leaf=15944.176fF, total=16851.094fF
        wire lengths     : top=0.000um, trunk=8345.200um, leaf=144892.955um, total=153238.155um
        hp wire lengths  : top=0.000um, trunk=6684.530um, leaf=94889.510um, total=101574.040um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=116 avg=0.026ns sd=0.017ns min=0.002ns max=0.076ns {110 <= 0.060ns, 6 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
        Leaf  : target=0.100ns count=393 avg=0.072ns sd=0.018ns min=0.009ns max=0.101ns {141 <= 0.060ns, 93 <= 0.080ns, 81 <= 0.090ns, 33 <= 0.095ns, 44 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUF_X3: 74 CLKBUF_X2: 70 CLKBUF_X1: 31 
         Invs: INV_X1: 1 
         ICGs: CLKGATETST_X8: 8 CLKGATETST_X4: 129 CLKGATETST_X2: 159 CLKGATETST_X1: 33 
       Logics: MUX2_X2: 1 MUX2_X1: 1 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/Func: insertion delay [min=0.290, max=0.353, avg=0.328, sd=0.011], skew [0.063 vs 0.050*], 99% {0.303, 0.353} (wid=0.072 ws=0.068) (gid=0.331 gs=0.073)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/Func: insertion delay [min=0.290, max=0.353, avg=0.328, sd=0.011], skew [0.063 vs 0.050*], 99% {0.303, 0.353} (wid=0.072 ws=0.068) (gid=0.331 gs=0.073)
        skew_group mclk/Func: insertion delay [min=0.093, max=0.136, avg=0.127, sd=0.008], skew [0.043 vs 0.050], 100% {0.093, 0.136} (wid=0.024 ws=0.023) (gid=0.129 gs=0.040)
      Legalizer API calls during this step: 26 succeeded with high effort: 26 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:01.6 real=0:00:01.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.1)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 507 clock instances.
    Performing Single Pass Refine Place.
*** Starting place_detail (0:20:33 mem=3435.1M) ***
Total net bbox length = 1.205e+06 (6.311e+05 5.742e+05) (ext = 6.435e+03)
Move report: Detail placement moves 17 insts, mean move: 0.97 um, max move: 3.18 um 
	Max move on inst (control_unit_1/U2198): (299.63, 132.44) --> (300.01, 135.24)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3420.3MB
Summary Report:
Instances move: 17 (out of 39408 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 3.18 um (Instance: control_unit_1/U2198) (299.63, 132.44) -> (300.01, 135.24)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
Total net bbox length = 1.205e+06 (6.311e+05 5.742e+05) (ext = 6.435e+03)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3420.3MB
*** Finished place_detail (0:20:35 mem=3420.3M) ***
    ClockRefiner summary
    All clock instances: Moved 1, flipped 0 and cell swapped 0 (out of a total of 15648).
    The largest move was 0.57 um for control_unit_1/rdata_r_reg_6__5_.
    Restoring place_status_cts on 507 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:02.2 real=0:00:01.3)
  PostConditioning done.
Net route status summary:
  Clock:       509 (unrouted=0, trialRouted=0, noStatus=4, routed=0, fixed=505, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 58315 (unrouted=3739, trialRouted=54576, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3738, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late...
  Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late done. (took cpu=0:00:01.7 real=0:00:00.5)
  Clock DAG stats after post-conditioning:
    cell counts      : b=175, i=1, icg=329, dcg=0, l=2, total=507
    sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
    misc counts      : r=2, pp=0
    cell areas       : b=197.638um^2, i=0.532um^2, icg=1556.366um^2, dcg=0.000um^2, l=4.256um^2, total=1758.792um^2
    cell capacitance : b=227.755fF, i=1.700fF, icg=1144.255fF, dcg=0.000fF, l=5.219fF, total=1378.929fF
    sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
    wire capacitance : top=0.000fF, trunk=907.175fF, leaf=15944.344fF, total=16851.519fF
    wire lengths     : top=0.000um, trunk=8380.270um, leaf=144925.150um, total=153305.420um
    hp wire lengths  : top=0.000um, trunk=6684.530um, leaf=94889.510um, total=101574.040um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=116 avg=0.026ns sd=0.017ns min=0.002ns max=0.076ns {110 <= 0.060ns, 6 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=393 avg=0.072ns sd=0.018ns min=0.009ns max=0.101ns {141 <= 0.060ns, 93 <= 0.080ns, 81 <= 0.090ns, 33 <= 0.095ns, 44 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUF_X3: 74 CLKBUF_X2: 70 CLKBUF_X1: 31 
     Invs: INV_X1: 1 
     ICGs: CLKGATETST_X8: 8 CLKGATETST_X4: 129 CLKGATETST_X2: 159 CLKGATETST_X1: 33 
   Logics: MUX2_X2: 1 MUX2_X1: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/Func: insertion delay [min=0.290, max=0.353, avg=0.328, sd=0.011], skew [0.063 vs 0.050*], 99% {0.303, 0.353} (wid=0.072 ws=0.068) (gid=0.331 gs=0.073)
  Skew group summary after post-conditioning:
    skew_group clk/Func: insertion delay [min=0.290, max=0.353, avg=0.328, sd=0.011], skew [0.063 vs 0.050*], 99% {0.303, 0.353} (wid=0.072 ws=0.068) (gid=0.331 gs=0.073)
    skew_group mclk/Func: insertion delay [min=0.093, max=0.136, avg=0.127, sd=0.008], skew [0.043 vs 0.050], 100% {0.093, 0.136} (wid=0.024 ws=0.023) (gid=0.129 gs=0.040)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:12.4 real=0:00:10.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ----------------------------------------------------------
  Cell type                 Count    Area        Capacitance
  ----------------------------------------------------------
  Buffers                    175      197.638      227.755
  Inverters                    1        0.532        1.700
  Integrated Clock Gates     329     1556.366     1144.255
  Discrete Clock Gates         0        0.000        0.000
  Clock Logic                  2        4.256        5.219
  All                        507     1758.792     1378.929
  ----------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             15141
  Enable Latch            0
  Load Capacitance        0
  Antenna Diode           0
  Node Sink               0
  Total               15141
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      8380.270
  Leaf     144925.150
  Total    153305.420
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top             0.000
  Trunk        6684.530
  Leaf        94889.510
  Total      101574.040
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------------------
  Type     Gate         Wire         Total
  --------------------------------------------
  Top          0.000        0.000        0.000
  Trunk     1377.523      907.175     2284.698
  Leaf     15540.935    15944.344    31485.279
  Total    16918.458    16851.519    33769.977
  --------------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ---------------------------------------------------
  Total        Average    Std. Dev.    Min      Max
  ---------------------------------------------------
  15539.527     1.026       0.001      0.977    1.026
  ---------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.001       0.000      0.001    [0.001]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                    Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100      116      0.026       0.017      0.002    0.076    {110 <= 0.060ns, 6 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}                                          -
  Leaf        0.100      393      0.072       0.018      0.009    0.101    {141 <= 0.060ns, 93 <= 0.080ns, 81 <= 0.090ns, 33 <= 0.095ns, 44 <= 0.100ns}    {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------------
  Name             Type        Inst     Inst Area 
                               Count    (um^2)
  ------------------------------------------------
  CLKBUF_X3        buffer        74       98.420
  CLKBUF_X2        buffer        70       74.480
  CLKBUF_X1        buffer        31       24.738
  INV_X1           inverter       1        0.532
  CLKGATETST_X8    icg            8       61.712
  CLKGATETST_X4    icg          129      686.280
  CLKGATETST_X2    icg          159      676.704
  CLKGATETST_X1    icg           33      131.670
  MUX2_X2          logic          1        2.394
  MUX2_X1          logic          1        1.862
  ------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  WorstDelayCorner:setup.late    clk/Func      0.290     0.353     0.063      0.050*         0.068           0.039           0.328        0.011     99% {0.303, 0.353}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  WorstDelayCorner:setup.late    clk/Func      0.290     0.353     0.063      0.050*         0.068           0.039           0.328        0.011     99% {0.303, 0.353}
  WorstDelayCorner:setup.late    mclk/Func     0.093     0.136     0.043      0.050          0.023           0.022           0.127        0.008     100% {0.093, 0.136}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Min/max skew group path pins for unmet skew targets:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group    Min/Max    Delay    Pin
  ---------------------------------------------------------------------------------------------------------------------------------------------
  WorstDelayCorner:setup.late    clk/Func      Min        0.290    control_unit_1/rdata_r_reg_19__18_/CK
  WorstDelayCorner:setup.late    clk/Func      Max        0.353    dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/data0_r_64_lpi_2_reg_18_/CK
  ---------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 88 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------
  Half corner                  Violation  Slew    Slew      Dont   Ideal  Target    Pin
                               amount     target  achieved  touch  net?   source    
                                                            net?                    
  -----------------------------------------------------------------------------------------------------------------------------------------------------------
  WorstDelayCorner:setup.late    0.001    0.100    0.101    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_0_reg_10_/CK
  WorstDelayCorner:setup.late    0.001    0.100    0.101    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_0_reg_12_/CK
  WorstDelayCorner:setup.late    0.001    0.100    0.101    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_2_/CK
  WorstDelayCorner:setup.late    0.001    0.100    0.101    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_3_/CK
  WorstDelayCorner:setup.late    0.001    0.100    0.101    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_4_/CK
  WorstDelayCorner:setup.late    0.001    0.100    0.101    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_5_/CK
  WorstDelayCorner:setup.late    0.001    0.100    0.101    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_8_/CK
  WorstDelayCorner:setup.late    0.001    0.100    0.101    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_10_/CK
  WorstDelayCorner:setup.late    0.001    0.100    0.101    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_11_/CK
  WorstDelayCorner:setup.late    0.001    0.100    0.101    N      N      explicit  dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_14_/CK
  -----------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via cts_target_max_transition_time attribute.
  pin explicit - target is explicitly set for this pin via cts_pin_target_max_transition_time attribute.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=6007.17)
Total number of fetched objects 55428
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 55428
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=6218.71 CPU=0:00:06.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6218.71 CPU=0:00:14.3 REAL=0:00:05.0)
	Clock: mclk, View: FuncMax, Ideal Latency: 0, Propagated Latency: 0.126597
	 Executing: set_clock_latency -source -early -max -rise -0.126597 [get_pins mclk]
	Clock: mclk, View: FuncMax, Ideal Latency: 0, Propagated Latency: 0.126597
	 Executing: set_clock_latency -source -late -max -rise -0.126597 [get_pins mclk]
	Clock: mclk, View: FuncMax, Ideal Latency: 0, Propagated Latency: 0.134418
	 Executing: set_clock_latency -source -early -max -fall -0.134418 [get_pins mclk]
	Clock: mclk, View: FuncMax, Ideal Latency: 0, Propagated Latency: 0.134418
	 Executing: set_clock_latency -source -late -max -fall -0.134418 [get_pins mclk]
	Clock: mclk, View: FuncMin, Ideal Latency: 0, Propagated Latency: 0.126477
	 Executing: set_clock_latency -source -early -max -rise -0.126477 [get_pins mclk]
	Clock: mclk, View: FuncMin, Ideal Latency: 0, Propagated Latency: 0.126477
	 Executing: set_clock_latency -source -late -max -rise -0.126477 [get_pins mclk]
	Clock: mclk, View: FuncMin, Ideal Latency: 0, Propagated Latency: 0.132942
	 Executing: set_clock_latency -source -early -max -fall -0.132942 [get_pins mclk]
	Clock: mclk, View: FuncMin, Ideal Latency: 0, Propagated Latency: 0.132942
	 Executing: set_clock_latency -source -late -max -fall -0.132942 [get_pins mclk]
	Clock: clk, View: FuncMax, Ideal Latency: 0, Propagated Latency: 0.327923
	 Executing: set_clock_latency -source -early -max -rise -0.327923 [get_pins clk]
	Clock: clk, View: FuncMax, Ideal Latency: 0, Propagated Latency: 0.327923
	 Executing: set_clock_latency -source -late -max -rise -0.327923 [get_pins clk]
	Clock: clk, View: FuncMax, Ideal Latency: 0, Propagated Latency: 0.349962
	 Executing: set_clock_latency -source -early -max -fall -0.349962 [get_pins clk]
	Clock: clk, View: FuncMax, Ideal Latency: 0, Propagated Latency: 0.349962
	 Executing: set_clock_latency -source -late -max -fall -0.349962 [get_pins clk]
	Clock: clk, View: FuncMin, Ideal Latency: 0, Propagated Latency: 0.327936
	 Executing: set_clock_latency -source -early -max -rise -0.327936 [get_pins clk]
	Clock: clk, View: FuncMin, Ideal Latency: 0, Propagated Latency: 0.327936
	 Executing: set_clock_latency -source -late -max -rise -0.327936 [get_pins clk]
	Clock: clk, View: FuncMin, Ideal Latency: 0, Propagated Latency: 0.349806
	 Executing: set_clock_latency -source -early -max -fall -0.349806 [get_pins clk]
	Clock: clk, View: FuncMin, Ideal Latency: 0, Propagated Latency: 0.349806
	 Executing: set_clock_latency -source -late -max -fall -0.349806 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:30.8 real=0:00:11.1)
Clock DAG stats after update timingGraph:
  cell counts      : b=175, i=1, icg=329, dcg=0, l=2, total=507
  sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
  misc counts      : r=2, pp=0
  cell areas       : b=197.638um^2, i=0.532um^2, icg=1556.366um^2, dcg=0.000um^2, l=4.256um^2, total=1758.792um^2
  cell capacitance : b=227.755fF, i=1.700fF, icg=1144.255fF, dcg=0.000fF, l=5.219fF, total=1378.929fF
  sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
  wire capacitance : top=0.000fF, trunk=907.175fF, leaf=15944.344fF, total=16851.519fF
  wire lengths     : top=0.000um, trunk=8380.270um, leaf=144925.150um, total=153305.420um
  hp wire lengths  : top=0.000um, trunk=6684.530um, leaf=94889.510um, total=101574.040um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=116 avg=0.026ns sd=0.017ns min=0.002ns max=0.076ns {110 <= 0.060ns, 6 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Leaf  : target=0.100ns count=393 avg=0.072ns sd=0.018ns min=0.009ns max=0.101ns {141 <= 0.060ns, 93 <= 0.080ns, 81 <= 0.090ns, 33 <= 0.095ns, 44 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUF_X3: 74 CLKBUF_X2: 70 CLKBUF_X1: 31 
   Invs: INV_X1: 1 
   ICGs: CLKGATETST_X8: 8 CLKGATETST_X4: 129 CLKGATETST_X2: 159 CLKGATETST_X1: 33 
 Logics: MUX2_X2: 1 MUX2_X1: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/Func: insertion delay [min=0.290, max=0.353, avg=0.328, sd=0.011], skew [0.063 vs 0.050*], 99% {0.303, 0.353} (wid=0.072 ws=0.068) (gid=0.331 gs=0.073)
Skew group summary after update timingGraph:
  skew_group clk/Func: insertion delay [min=0.290, max=0.353, avg=0.328, sd=0.011], skew [0.063 vs 0.050*], 99% {0.303, 0.353} (wid=0.072 ws=0.068) (gid=0.331 gs=0.073)
  skew_group mclk/Func: insertion delay [min=0.093, max=0.136, avg=0.127, sd=0.008], skew [0.043 vs 0.050], 100% {0.093, 0.136} (wid=0.024 ws=0.023) (gid=0.129 gs=0.040)
Logging CTS constraint violations...
  Clock tree clk has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 88 slew violations below cell dsp_unit_1/CTS_ccl_a_buf_00011 (a lib_cell CLKBUF_X3) at (216.790,110.040), in power domain PD_TOP with half corner WorstDelayCorner:setup.late. The worst violation was at the pin dsp_unit_1/dsp_unit_rtl_1_dsp_unit_regs_proc_inst_dsp_regs_r_2_reg_14_/CK with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1023):	Did not meet the skew target of 0.050ns for skew group clk/Func in half corner WorstDelayCorner:setup.late. Achieved skew of 0.063ns.
Type 'man IMPCCOPT-1023' for more detail.
**WARN: (IMPCCOPT-1026):	Did not meet the insertion delay target of 0.000ns for skew group clk/Func. Achieved shortest insertion delay of 0.290ns.
Type 'man IMPCCOPT-1026' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:33.8 real=0:00:14.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:07:26 real=0:04:06)
Runtime Summary
===============
Clock Runtime:  (70%) Core CTS         164.62 (Init 11.45, Construction 18.29, Implementation 107.57, eGRPC 8.68, PostConditioning 8.71, Other 9.92)
Clock Runtime:  (20%) CTS services      49.20 (RefinePlace 5.22, EarlyGlobalClock 8.33, NanoRoute 29.62, ExtractRC 6.03, TimingAnalysis 0.00)
Clock Runtime:   (9%) Other CTS         21.20 (Init 3.81, CongRepair/EGR-DP 6.28, TimingUpdate 11.11, Other 0.00)
Clock Runtime: (100%) Total            235.02

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:07:14.4/0:03:55.3 (1.8), totSession cpu/real = 0:21:12.8/0:10:59.3 (1.9), mem = 6170.9M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
DBG: sciUnitLenDelay = 0.123450
Set analysis mode to hold.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=3866.95)
Total number of fetched objects 55428
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3870.46 CPU=0:00:17.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3870.46 CPU=0:00:20.6 REAL=0:00:06.0)
DBG: scgNrActiveHoldView = 1
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 15139 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=3994.95)
Total number of fetched objects 55428
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3998.46 CPU=0:00:15.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3998.46 CPU=0:00:19.3 REAL=0:00:05.0)
Restore timing analysis mode.
*** Summary: Scan Reorder within scan chain
Initial total scan wire length:    57248.200 (floating:    57211.790)
Final   total scan wire length:    57248.200 (floating:    57211.790)
Improvement:        0.000   percent  0.00 (floating improvement:        0.000   percent  0.00)
Initial scan reorder max long connection: not available for -stitchChainsAfterFreeMerging
Final   scan reorder max long connection:      160.230
Total net length = 1.232e+06 (6.443e+05 5.881e+05) (ext = 1.897e+04)
*** End of reorder_scan (cpu=0:01:03, real=0:00:20.0, mem=3988.9M) ***
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2457.1M, totSessionCpu=0:22:16 **
GigaOpt running with 4 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:22:16.1/0:11:19.7 (2.0), mem = 3447.9M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] UPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'PD_TOP' (tag=1) Default
**opt_design ... cpu = 0:00:07, real = 0:00:03, mem = 2533.8M, totSessionCpu=0:22:23 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3513.3M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=3511.35)
Total number of fetched objects 55428
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3680.66 CPU=0:00:16.3 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3680.66 CPU=0:00:19.9 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:26.1 real=0:00:08.0 totSessionCpu=0:22:50 mem=3680.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 FuncMax 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  6.414  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  61243  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.586%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:37, real = 0:00:13, mem = 2558.4M, totSessionCpu=0:22:53 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:36.5/0:00:12.8 (2.9), totSession cpu/real = 0:22:52.6/0:11:32.5 (2.0), mem = 3544.7M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 20.2
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:22:58.1/0:11:34.8 (2.0), mem = 3514.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |        509 | default  |
| metal4 (z=4)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.2/0:00:01.1 (1.1), totSession cpu/real = 0:22:59.3/0:11:35.9 (2.0), mem = 3661.6M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:22:59.3/0:11:36.0 (2.0), mem = 3661.6M
Info: 505 nets with fixed/cover wires excluded.
Info: 509 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 5 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:02.2 (1.2), totSession cpu/real = 0:23:01.9/0:11:38.1 (2.0), mem = 3608.2M
*** Starting optimizing excluded clock nets MEM= 3608.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3608.2M) ***
*** Starting optimizing excluded clock nets MEM= 3608.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3608.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:23:02.3/0:11:38.5 (2.0), mem = 3608.2M
Info: 505 nets with fixed/cover wires excluded.
Info: 509 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.0/0:00:02.2 (2.2), totSession cpu/real = 0:23:07.2/0:11:40.8 (2.0), mem = 3607.6M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 505 nets with fixed/cover wires excluded.
Info: 509 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:23:10.2/0:11:43.5 (2.0), mem = 3612.8M
*info: 509 clock nets excluded
*info: 30 no-driver nets excluded.
*info: 505 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+------------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View| Pathgroup  |                     End Point                      |
+--------+--------+---------+------------+--------+----------+------------+----------------------------------------------------+
|   0.000|   0.000|   69.58%|   0:00:00.0| 3819.9M|   FuncMax|          NA| NA                                                 |
+--------+--------+---------+------------+--------+----------+------------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3819.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3819.9M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |        509 | default  |
| metal4 (z=4)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.7/0:00:05.1 (1.1), totSession cpu/real = 0:23:15.9/0:11:48.6 (2.0), mem = 3606.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.1)
GigaOpt Checkpoint: Internal reclaim -numThreads 4 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 505 nets with fixed/cover wires excluded.
Info: 509 clock nets excluded from IPO operation.
GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 505 nets with fixed/cover wires excluded.
Info: 509 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:23:20.2/0:11:52.5 (2.0), mem = 3816.6M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 69.58
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.58%|        -|   0.020|   0.000|   0:00:00.0| 3821.8M|
|   69.58%|        0|   0.020|   0.000|   0:00:01.0| 3823.5M|
|   69.58%|        0|   0.020|   0.000|   0:00:00.0| 3823.5M|
|   69.55%|       72|   0.020|   0.000|   0:00:01.0| 3925.9M|
|   69.54%|       39|   0.020|   0.000|   0:00:01.0| 3925.9M|
|   69.54%|        1|   0.020|   0.000|   0:00:00.0| 3925.9M|
|   69.54%|        0|   0.020|   0.000|   0:00:01.0| 3925.9M|
|   69.54%|        0|   0.020|   0.000|   0:00:00.0| 3925.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 69.54
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |        509 | default  |
| metal4 (z=4)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 46 skipped = 0, called in commitmove = 40, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:10.8) (real = 0:00:06.0) **
*** Starting place_detail (0:23:32 mem=3920.8M) ***
Total net bbox length = 1.205e+06 (6.308e+05 5.741e+05) (ext = 6.438e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.5 REAL: 0:00:00.0 MEM: 3888.8MB
Summary Report:
Instances move: 0 (out of 38824 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.205e+06 (6.308e+05 5.741e+05) (ext = 6.438e+03)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3888.8MB
*** Finished place_detail (0:23:33 mem=3888.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3920.8M) ***

*** Finish Physical Update (cpu=0:00:03.6 real=0:00:02.0 mem=3920.9M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:14.4/0:00:08.3 (1.7), totSession cpu/real = 0:23:34.6/0:12:00.8 (2.0), mem = 3920.9M
End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:08, mem=3622.11M, totSessionCpu=0:23:35).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting place_detail (0:23:35 mem=3622.1M) ***
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
**WARN: AAE based timing driven is off.
Move report: Detail placement moves 12080 insts, mean move: 2.83 um, max move: 28.11 um 
	Max move on inst (dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/FE_OFC300_rst_n): (379.24, 388.64) --> (362.33, 399.84)
	Runtime: CPU: 0:00:20.4 REAL: 0:00:12.0 MEM: 3705.1MB
Summary Report:
Instances move: 12080 (out of 38824 movable)
Instances flipped: 0
Mean displacement: 2.83 um
Max displacement: 28.11 um (Instance: dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/FE_OFC300_rst_n) (379.24, 388.64) -> (362.33, 399.84)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
Runtime: CPU: 0:00:20.5 REAL: 0:00:12.0 MEM: 3705.1MB
*** Finished place_detail (0:23:56 mem=3705.1M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=3620.61)
Total number of fetched objects 55351
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3790.9 CPU=0:00:16.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3790.9 CPU=0:00:19.8 REAL=0:00:06.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 45708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 45708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 505  Num Prerouted Wires = 76089
[NR-eGR] Read 55012 nets ( ignored 505 )
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4
[NR-eGR] Rule id: 1  Nets: 54503
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 54507 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.43% H + 0.14% V. EstWL: 1.362120e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       825( 0.81%)        27( 0.03%)         1( 0.00%)         0( 0.00%)   ( 0.84%) 
[NR-eGR]  metal3 ( 3)      1462( 1.44%)       103( 0.10%)         2( 0.00%)         0( 0.00%)   ( 1.54%) 
[NR-eGR]  metal4 ( 4)      4329( 4.27%)       660( 0.65%)       106( 0.10%)        22( 0.02%)   ( 5.05%) 
[NR-eGR]  metal5 ( 5)      1310( 1.29%)        30( 0.03%)         0( 0.00%)         0( 0.00%)   ( 1.32%) 
[NR-eGR]  metal6 ( 6)       171( 0.17%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      8097( 1.60%)       820( 0.16%)       109( 0.02%)        22( 0.00%)   ( 1.78%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.79% H + 0.27% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)            17  209482 
[NR-eGR]  metal2   (2V)        323501  278342 
[NR-eGR]  metal3   (3H)        573053  125543 
[NR-eGR]  metal4   (4V)        209389   46634 
[NR-eGR]  metal5   (5H)        245254   41041 
[NR-eGR]  metal6   (6V)        225291       2 
[NR-eGR]  metal7   (7H)             0       1 
[NR-eGR]  metal8   (8V)             0       1 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total      1576506  701046 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1200377um
[NR-eGR] Total length: 1576506um, number of vias: 701046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10um, number of vias: 18
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 7.40 sec, Real: 4.28 sec, Curr Mem: 3648.07 MB )
Extraction called for design 'audioport' of instances=39331 and nets=55068 using extraction engine 'pre_route' .
pre_route RC Extraction called for design audioport.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:01.9  Real Time: 0:00:02.0  MEM: 3600.074M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          2.36 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 2.36 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   202.53   112.84   224.93   135.24 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   191.33   135.24   213.73   157.64 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   101.73   157.64   124.13   180.04 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |    34.53   168.84    56.93   191.24 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |   124.13   168.84   146.53   191.24 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 4 -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:24:40.8/0:12:33.7 (2.0), mem = 3619.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |        509 | default  |
| metal4 (z=4)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.1), totSession cpu/real = 0:24:41.3/0:12:34.2 (2.0), mem = 3619.2M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=3630.96)
Total number of fetched objects 55351
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3801.25 CPU=0:00:16.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3801.25 CPU=0:00:19.9 REAL=0:00:05.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:25:09.9/0:12:42.7 (2.0), mem = 3801.3M
Info: 505 nets with fixed/cover wires excluded.
Info: 509 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|   121|    -0.03|    16|    16|    -0.00|     0|     0|     0|     0|     6.43|     0.00|       0|       0|       0| 69.54%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.43|     0.00|       9|       0|      15| 69.55%| 0:00:01.0|  4040.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.43|     0.00|       0|       0|       0| 69.55%| 0:00:00.0|  4040.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |        509 | default  |
| metal4 (z=4)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:06.0 real=0:00:03.0 mem=4040.4M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:10.9/0:00:05.2 (2.1), totSession cpu/real = 0:25:20.8/0:12:47.8 (2.0), mem = 3675.6M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true
*** Starting place_detail (0:25:21 mem=3675.6M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 5.242%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3675.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 10 insts, mean move: 0.59 um, max move: 0.95 um 
	Max move on inst (dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/FE_OFC1889_n4267): (304.57, 329.84) --> (303.62, 329.84)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:00.0 MEM: 3651.7MB
Summary Report:
Instances move: 10 (out of 38833 movable)
Instances flipped: 0
Mean displacement: 0.59 um
Max displacement: 0.95 um (Instance: dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/FE_OFC1889_n4267) (304.57, 329.84) -> (303.62, 329.84)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:01.6 REAL: 0:00:00.0 MEM: 3651.7MB
*** Finished place_detail (0:25:23 mem=3651.7M) ***
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 2 nets on 55021 nets : 
z=4 : 2 nets

Active setup views:
 FuncMax
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'audioport' of instances=39340 and nets=55077 using extraction engine 'pre_route' .
pre_route RC Extraction called for design audioport.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 3622.668M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=3642.75)
Total number of fetched objects 55360
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3807.54 CPU=0:00:16.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3807.54 CPU=0:00:20.6 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:29.8 real=0:00:09.0 totSessionCpu=0:25:57 mem=3807.5M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:03:41, real = 0:01:43, mem = 2665.6M, totSessionCpu=0:25:58 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 FuncMax 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |clk_in2reg                                        |
|         2          |clk_reg2out                                       |
|         3          |clk_reg2reg                                       |
|         4          |mclk_in2reg                                       |
|         5          |mclk_reg2out                                      |
|         6          |mclk_reg2reg                                      |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.426  |  6.426  | 10.815  |  8.839  | 11.171  | 11.132  |  8.382  | 12.291  | 16.920  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  61243  |   32    |   658   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.548%
Routing Overflow: 0.79% H and 0.27% V
------------------------------------------------------------------
**opt_design ... cpu = 0:03:57, real = 0:01:51, mem = 2671.5M, totSessionCpu=0:26:13 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          6.426 ns  final
UM: Running design category ...

------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :        15141
Multi-Bit FF Count           :            0
Total Bit Count              :        15141
Total FF Count               :        15141
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :    15539.862
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops            15141                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          302.5            134          0.000 ns          6.426 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for WorstDelayCorner:setup.early...
Clock tree timing engine global stage delay update for WorstDelayCorner:setup.early done. (took cpu=0:00:01.9 real=0:00:00.6)
Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late...
Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late done. (took cpu=0:00:01.1 real=0:00:00.3)
Clock tree timing engine global stage delay update for BestDelayCorner:hold.early...
Clock tree timing engine global stage delay update for BestDelayCorner:hold.early done. (took cpu=0:00:01.1 real=0:00:00.3)
Clock tree timing engine global stage delay update for BestDelayCorner:hold.late...
Clock tree timing engine global stage delay update for BestDelayCorner:hold.late done. (took cpu=0:00:01.1 real=0:00:00.3)
UM: Running design category ...

------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :        15141
Multi-Bit FF Count           :            0
Total Bit Count              :        15141
Total FF Count               :        15141
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :    15539.862
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops            15141                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         746.52            375          0.000 ns          6.426 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPCCOPT-1283        2  %s This may restrict the buffering choic...
WARNING   IMPCCOPT-1026        1  Did not meet the insertion delay target ...
WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPCCOPT-1023        1  Did not meet the skew target of %s       
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 20 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:12:38.2/0:06:26.4 (2.0), totSession cpu/real = 0:26:25.3/0:13:19.5 (2.0), mem = 3823.4M
#% End ccopt_design (date=05/04 13:48:00, total cpu=0:12:38, real=0:06:26, peak res=2874.4M, current mem=2616.1M)
@file 304:
@@file 305: opt_design -post_cts -hold -report_dir ${REPORTS_DIR} -report_prefix postcts_hold ;
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2616.1M, totSessionCpu=0:26:25 **
*** opt_design #1 [begin] : totSession cpu/real = 0:26:25.4/0:13:19.7 (2.0), mem = 3615.4M
GigaOpt running with 4 threads.
*** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:26:25.4/0:13:19.7 (2.0), mem = 3615.4M
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setDelayCalMode -engine                                        aae
design_flow_effort                                             standard
design_process_node                                            45
design_top_routing_layer                                       6
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_shrink_factor                                       1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_setup_views_active_list                       { FuncMax }
opt_view_pruning_setup_views_persistent_list                   { FuncMax}
opt_view_pruning_tdgr_setup_views_persistent_list              { FuncMax}
place_global_place_io_pins                                     true
getAnalysisMode -cts                                           postCTS
getDelayCalMode -engine                                        aae
getIlmMode -keepHighFanoutCriticalInsts                        false
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] UPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'PD_TOP' (tag=1) Default
**opt_design ... cpu = 0:00:14, real = 0:00:13, mem = 2638.8M, totSessionCpu=0:26:40 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3617.4M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:18.2/0:00:16.6 (1.1), totSession cpu/real = 0:26:43.5/0:13:36.3 (2.0), mem = 3753.4M
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 4 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:26:45 mem=3680.4M ***
*** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:26:44.5/0:13:37.0 (2.0), mem = 3680.4M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=3797.52)
Total number of fetched objects 55360
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3839.19 CPU=0:00:15.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3839.19 CPU=0:00:19.6 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:24.5 real=0:00:07.0 totSessionCpu=0:27:24 mem=3839.2M)

Active hold views:
 FuncMin
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:44.0 real=0:00:15.0 totSessionCpu=0:27:28 mem=3871.2M ***
OPTC: user 20.0
Done building hold timer [1247 node(s), 3411 edge(s), 1 view(s)] (fixHold) cpu=0:00:49.4 real=0:00:18.0 totSessionCpu=0:27:34 mem=3871.2M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:52.8 real=0:00:21.0 totSessionCpu=0:27:37 mem=3871.2M ***

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: FuncMax

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 FuncMax
Hold views included:
 FuncMin

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |clk_in2reg                                        |
|         2          |clk_reg2out                                       |
|         3          |clk_reg2reg                                       |
|         4          |mclk_in2reg                                       |
|         5          |mclk_reg2out                                      |
|         6          |mclk_reg2reg                                      |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.426  |  6.426  | 10.815  |  8.839  | 11.171  | 11.132  |  8.382  | 12.291  | 16.920  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  61243  |   32    |   658   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.083  | 10.214  |  0.182  |  4.985  |  5.125  |  0.058  |  4.814  |  0.113  | -0.083  |
|           TNS (ns):| -0.118  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  | -0.118  |
|    Violating Paths:|   11    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |   11    |
|          All Paths:|  61243  |   32    |   658   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.548%
------------------------------------------------------------------
**opt_design ... cpu = 0:01:22, real = 0:00:46, mem = 2744.1M, totSessionCpu=0:27:47 **
*** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:01:03.0/0:00:28.2 (2.2), totSession cpu/real = 0:27:47.5/0:14:05.2 (2.0), mem = 3719.2M
*** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:27:47.5/0:14:05.2 (2.0), mem = 3719.2M
*info: Run opt_design holdfix with 4 threads.
Info: 505 nets with fixed/cover wires excluded.
Info: 509 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:01:05 real=0:00:29.0 totSessionCpu=0:27:49 mem=3928.4M density=69.548% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.083|    -0.12|      11|          0|       0(     0)|   69.55%|   0:00:00.0|  4035.9M|
|   1|  -0.083|    -0.12|      11|          0|       0(     0)|   69.55%|   0:00:00.0|  4035.9M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.083|    -0.12|      11|          0|       0(     0)|   69.55%|   0:00:00.0|  4035.9M|
|   1|   0.007|     0.00|       0|          1|       0(     0)|   69.55%|   0:00:00.0|  4105.2M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 1 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:01:13 real=0:00:34.0 totSessionCpu=0:27:57 mem=4151.0M density=69.548% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'BUF_X1' used

*** Starting place_detail (0:27:58 mem=4054.9M) ***
Total net bbox length = 1.201e+06 (6.277e+05 5.738e+05) (ext = 6.408e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4031.9MB
Summary Report:
Instances move: 0 (out of 38834 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.201e+06 (6.277e+05 5.738e+05) (ext = 6.408e+03)
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4031.9MB
*** Finished place_detail (0:28:00 mem=4031.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4054.9M) ***

*** Finish Physical Update (cpu=0:00:03.8 real=0:00:02.0 mem=4055.0M) ***
*** Finish Post CTS Hold Fixing (cpu=0:01:20 real=0:00:37.0 totSessionCpu=0:28:04 mem=4126.4M density=69.548%) ***
**INFO: total 41 insts, 3 nets marked don't touch
**INFO: total 41 insts, 3 nets marked don't touch DB property
**INFO: total 41 insts, 3 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:16.8/0:00:09.7 (1.7), totSession cpu/real = 0:28:04.3/0:14:14.9 (2.0), mem = 3745.6M
*** Steiner Routed Nets: 0.065%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
OPTC: user 20.0
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.00505
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 FuncMax
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 45708 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 45708
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 505  Num Prerouted Wires = 76089
[NR-eGR] Read 55022 nets ( ignored 505 )
[NR-eGR] There are 4 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 54513
[NR-eGR] Rule id: 1  Nets: 4
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 54517 net(s) in layer range [2, 6]
[NR-eGR] Early Global Route overflow of layer group 1: 0.42% H + 0.13% V. EstWL: 1.362144e+06um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       836( 0.82%)        29( 0.03%)         1( 0.00%)         0( 0.00%)   ( 0.85%) 
[NR-eGR]  metal3 ( 3)      1475( 1.45%)       113( 0.11%)         1( 0.00%)         0( 0.00%)   ( 1.57%) 
[NR-eGR]  metal4 ( 4)      4330( 4.27%)       665( 0.66%)       102( 0.10%)        22( 0.02%)   ( 5.05%) 
[NR-eGR]  metal5 ( 5)      1356( 1.34%)        35( 0.03%)         0( 0.00%)         0( 0.00%)   ( 1.37%) 
[NR-eGR]  metal6 ( 6)       172( 0.17%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.17%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      8169( 1.61%)       842( 0.17%)       104( 0.02%)        22( 0.00%)   ( 1.80%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.82% H + 0.27% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.30 sec, Real: 2.18 sec, Curr Mem: 3865.00 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          2.36 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 2.36 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   202.53   112.84   224.93   135.24 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   381.73   124.04   404.13   146.44 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   191.33   135.24   213.73   157.64 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   101.73   157.64   124.13   180.04 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    34.53   168.84    56.93   191.24 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          2.36 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 2.36 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |   202.53   112.84   224.93   135.24 |        0.52   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   381.73   124.04   404.13   146.44 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  3  |   191.33   135.24   213.73   157.64 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  4  |   101.73   157.64   124.13   180.04 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  5  |    34.53   168.84    56.93   191.24 |        0.26   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir reports
**opt_design ... cpu = 0:01:50, real = 0:01:05, mem = 2677.0M, totSessionCpu=0:28:15 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=3724.42)
Total number of fetched objects 55361
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3885.19 CPU=0:00:15.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3885.19 CPU=0:00:19.0 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:23.6 real=0:00:07.0 totSessionCpu=0:28:44 mem=3885.2M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=3800.04)
Total number of fetched objects 55361
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3941.62 CPU=0:00:16.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3941.62 CPU=0:00:20.3 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:25.1 real=0:00:08.0 totSessionCpu=0:29:19 mem=3941.6M)

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 FuncMax 
Hold views included:
 FuncMin

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |clk_in2reg                                        |
|         2          |clk_reg2out                                       |
|         3          |clk_reg2reg                                       |
|         4          |mclk_in2reg                                       |
|         5          |mclk_reg2out                                      |
|         6          |mclk_reg2reg                                      |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.426  |  6.426  | 10.815  |  8.839  | 11.171  | 11.132  |  8.406  | 12.291  | 16.920  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  61243  |   32    |   658   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.006  | 10.214  |  0.182  |  4.985  |  5.125  |  0.058  |  4.903  |  0.113  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  61243  |   32    |   658   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.548%
Routing Overflow: 0.82% H and 0.27% V
------------------------------------------------------------------
**opt_design ... cpu = 0:03:01, real = 0:01:31, mem = 2813.5M, totSessionCpu=0:29:27 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          6.426 ns  final
UM: Running design category ...

------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :        15141
Multi-Bit FF Count           :            0
Total Bit Count              :        15141
Total FF Count               :        15141
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :    15539.862
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops            15141                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         184.54             94          0.000 ns          6.426 ns  opt_design_postcts_hold
Info: Destroy the CCOpt slew target map.
*** opt_design #1 [finish] : cpu/real = 0:03:04.4/0:01:33.7 (2.0), totSession cpu/real = 0:29:29.8/0:14:53.4 (2.0), mem = 3804.4M
@file 305: # reports dir...
@file 306:
@@file 307: write_db ${OUTPUT_DIR}/${DESIGN_NAME}_innovus_cts.db
MinTC MaxTC
#% Begin save design ... (date=05/04 13:49:34, mem=2740.4M)
% Begin Save ccopt configuration ... (date=05/04 13:49:34, mem=2740.4M)
% End Save ccopt configuration ... (date=05/04 13:49:35, total cpu=0:00:01.0, real=0:00:01.0, peak res=2740.7M, current mem=2740.7M)
% Begin Save netlist data ... (date=05/04 13:49:35, mem=2740.7M)
Writing Binary DB to output/audioport_innovus_cts.db.tmp/vbin/audioport.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/04 13:49:35, total cpu=0:00:00.3, real=0:00:00.0, peak res=2741.3M, current mem=2741.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file output/audioport_innovus_cts.db.tmp/audioport.route.congmap.gz ...
% Begin Save AAE data ... (date=05/04 13:49:35, mem=2742.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/04 13:49:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=2742.4M, current mem=2742.4M)
Saving preference file output/audioport_innovus_cts.db.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=05/04 13:49:39, mem=2779.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:02.0 mem=3752.9M) ***
% End Save routing data ... (date=05/04 13:49:41, total cpu=0:00:00.8, real=0:00:02.0, peak res=2779.9M, current mem=2779.9M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 15139 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Saving PG file output/audioport_innovus_cts.db.tmp/audioport.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on Sun May  4 13:49:41 2025)
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:00.0 mem=3978.9M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file output/audioport_innovus_cts.db.tmp/audioport.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:01.0 mem=3962.9M) ***
#Saving pin access data to file output/audioport_innovus_cts.db.tmp/audioport.apa ...
#
Saving rc congestion map output/audioport_innovus_cts.db.tmp/audioport.congmap.gz ...
Saving power intent database ...
WorstDelayCorner BestDelayCorner
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/04 13:49:42, mem=2778.6M)
% End Save power constraints data ... (date=05/04 13:49:43, total cpu=0:00:00.1, real=0:00:01.0, peak res=2778.6M, current mem=2778.6M)
BestRCCorner WorstRCCorner
Generated self-contained design audioport_innovus_cts.db.tmp
#% End save design ... (date=05/04 13:49:44, total cpu=0:00:07.1, real=0:00:10.0, peak res=2779.9M, current mem=2779.1M)
*** Message Summary: 0 warning(s), 0 error(s)

@file 308:
@@file 309: set_db design_top_routing_layer $INNOVUS_TOP_ROUTING_LAYER
@file 310:
@file 311: if { $INNOVUS_DEMO_MODE == 1 } {...}
@file 319:
@file 320: ################################################################
@file 321: # Fillers
@file 322: ################################################################
@file 323:
@@file 324: set_db add_fillers_cells ${INNOVUS_FILLER_LIST} ;
@file 324: # Filler list is needed in routing
@@file 325: add_fillers
*INFO: Adding fillers to module control_unit_1.
*INFO:   Added 377 filler insts (cell FILLCELL_X32 / prefix FILLER_PD_TOP).
*INFO:   Added 1743 filler insts (cell FILLCELL_X16 / prefix FILLER_PD_TOP).
*INFO:   Added 6592 filler insts (cell FILLCELL_X8 / prefix FILLER_PD_TOP).
*INFO:   Added 18111 filler insts (cell FILLCELL_X4 / prefix FILLER_PD_TOP).
*INFO:   Added 53486 filler insts (cell FILLCELL_X1 / prefix FILLER_PD_TOP).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER_PD_TOP).
*INFO: Total 80309 filler insts added - prefix FILLER_PD_TOP (CPU: 0:00:05.9).
For 80309 new insts, @file 326:
@file 327: if { $INNOVUS_DEMO_MODE == 1 } {...}
@file 334:
@file 335: ################################################################
@file 336: # Routing
@file 337: ################################################################
@file 338:
@file 339: #if { $INNOVUS_PROTOTYPING_MODE == 0 } {
@file 340: #    set_db route_design_with_timing_driven true
@file 341: #}
@file 342:
@@file 343: route_design
#% Begin route_design (date=05/04 13:49:46, mem=2801.0M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2801.02 (MB), peak = 2940.38 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
delaycal_enable_high_fanout                                  true
delaycal_ignore_net_load                                     false
delaycal_socv_accuracy_mode                                  low
setAnalysisMode -cts                                         postCTS
setDelayCalMode -engine                                      aae
design_flow_effort                                           standard
design_process_node                                          45
design_top_routing_layer                                     9
extract_rc_coupling_cap_threshold                            0.1
extract_rc_engine                                            pre_route
extract_rc_relative_cap_threshold                            1.0
extract_rc_shrink_factor                                     1.0
extract_rc_total_cap_threshold                               0.0
route_design_extract_third_party_compatible                  false
route_design_global_exp_timing_driven_std_delay              10.1
getAnalysisMode -cts                                         postCTS
getDelayCalMode -engine                                      aae
getIlmMode -keepHighFanoutCriticalInsts                      false
get_power_analysis_mode -report_power_quiet                  false
getAnalysisMode -cts                                         postCTS
#WorstRCCorner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.

Begin checking placement ... (start mem=3788.6M, init mem=3792.1M)
*info: Placed = 119650         (Fixed = 507)
*info: Unplaced = 0           
Placement Density:100.00%(190965/190965)
Placement Density (including fixed std cells):100.00%(190965/190965)
PowerDomain Density <PD_TOP>:100.00%(190965/190965)
Finished check_place (total: cpu=0:00:02.2, real=0:00:01.0; vio checks: cpu=0:00:01.9, real=0:00:01.0; mem=3784.1M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (505) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3784.1M) ***
#Start route 509 clock and analog nets...

route_global_detail

#Start route_global_detail on Sun May  4 13:49:58 2025
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=54569
#need_extraction net=0 (total=55078)
#NanoRoute Version 21.19-s058_1 NR231113-0413/21_19-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 54 (skipped).
#Total number of nets with skipped attribute = 54515 (skipped).
#Total number of routable nets = 509.
#Total number of nets in the design = 55078.
#33 routable nets do not have any wires.
#476 routable nets have routed wires.
#54515 skipped nets have only detail routed wires.
#33 nets will be global routed.
#33 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#476 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 4 threads.
#Start routing data preparation on Sun May  4 13:50:01 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=9(metal9)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=9 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2884.08 (MB), peak = 3013.48 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2888.83 (MB), peak = 3013.48 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Finished routing data preparation on Sun May  4 13:50:03 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 22.75 (MB)
#Total memory = 2888.86 (MB)
#Peak memory = 3013.48 (MB)
#
#
#Start global routing on Sun May  4 13:50:03 2025
#
#
#Start global routing initialization on Sun May  4 13:50:03 2025
#
#Number of eco nets is 29
#
#Start global routing data preparation on Sun May  4 13:50:03 2025
#
#Start routing resource analysis on Sun May  4 13:50:03 2025
#
#Routing resource analysis is done on Sun May  4 13:50:03 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         214        2978       45369    80.70%
#  metal2         V        2124         231       45369     0.93%
#  metal3         H        2969         223       45369     0.00%
#  metal4         V        1301         297       45369     0.00%
#  metal5         H        1500          95       45369     0.00%
#  metal6         V        1455         143       45369     0.00%
#  metal7         H         473          58       45369     0.22%
#  metal8         V         458          74       45369     6.20%
#  metal9         H         175          38       45369    17.83%
#  --------------------------------------------------------------
#  Total                  10669      20.69%      408321    11.76%
#
#  509 nets (0.92%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun May  4 13:50:03 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2900.52 (MB), peak = 3013.48 (MB)
#
#
#Global routing initialization is done on Sun May  4 13:50:03 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2902.02 (MB), peak = 3013.48 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2903.64 (MB), peak = 3013.48 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2903.63 (MB), peak = 3013.48 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2909.04 (MB), peak = 3013.48 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 54 (skipped).
#Total number of nets with skipped attribute = 54515 (skipped).
#Total number of routable nets = 509.
#Total number of nets in the design = 55078.
#
#509 routable nets have routed wires.
#54515 skipped nets have only detail routed wires.
#33 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#476 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 33               0  
#------------------------------------------------
#        Total                 33               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                509            2                 2           54513  
#-------------------------------------------------------------------------------
#        Total                509            2                 2           54513  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 153283 um.
#Total half perimeter of net bounding box = 102268 um.
#Total wire length on LAYER metal1 = 12 um.
#Total wire length on LAYER metal2 = 3405 um.
#Total wire length on LAYER metal3 = 44328 um.
#Total wire length on LAYER metal4 = 82598 um.
#Total wire length on LAYER metal5 = 13870 um.
#Total wire length on LAYER metal6 = 9071 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 51445
#Up-Via Summary (total 51445):
#           
#-----------------------
# metal1          16148
# metal2          15955
# metal3          16616
# metal4           2149
# metal5            577
#-----------------------
#                 51445 
#
#Total number of involved priority nets 33
#Maximum src to sink distance for priority net 298.1
#Average of max src_to_sink distance for priority net 57.3
#Average of ave src_to_sink distance for priority net 34.1
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 18.05 (MB)
#Total memory = 2906.91 (MB)
#Peak memory = 3013.48 (MB)
#
#Finished global routing on Sun May  4 13:50:04 2025
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2901.30 (MB), peak = 3013.48 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Start Track Assignment.
#Done with 12 horizontal wires in 7 hboxes and 12 vertical wires in 7 hboxes.
#Done with 1 horizontal wires in 7 hboxes and 1 vertical wires in 7 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 153284 um.
#Total half perimeter of net bounding box = 102268 um.
#Total wire length on LAYER metal1 = 12 um.
#Total wire length on LAYER metal2 = 3405 um.
#Total wire length on LAYER metal3 = 44328 um.
#Total wire length on LAYER metal4 = 82599 um.
#Total wire length on LAYER metal5 = 13870 um.
#Total wire length on LAYER metal6 = 9071 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 51445
#Up-Via Summary (total 51445):
#           
#-----------------------
# metal1          16148
# metal2          15955
# metal3          16616
# metal4           2149
# metal5            577
#-----------------------
#                 51445 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2902.84 (MB), peak = 3013.48 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:04
#Increased memory = 36.79 (MB)
#Total memory = 2902.84 (MB)
#Peak memory = 3013.48 (MB)
#Using multithreading with 4 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 97.96% of the total area was rechecked for DRC, and 1.39% required routing.
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        8        9
#	Totals        1        8        9
#93445 out of 119650 instances (78.1%) need to be verified(marked ipoed), dirty area = 41.7%.
#   number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        8        9
#	Totals        1        8        9
#cpu time = 00:00:59, elapsed time = 00:00:15, memory = 2914.62 (MB), peak = 3082.20 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2909.51 (MB), peak = 3082.20 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 153299 um.
#Total half perimeter of net bounding box = 102268 um.
#Total wire length on LAYER metal1 = 10 um.
#Total wire length on LAYER metal2 = 3409 um.
#Total wire length on LAYER metal3 = 44334 um.
#Total wire length on LAYER metal4 = 82605 um.
#Total wire length on LAYER metal5 = 13870 um.
#Total wire length on LAYER metal6 = 9071 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 51461
#Up-Via Summary (total 51461):
#           
#-----------------------
# metal1          16154
# metal2          15961
# metal3          16620
# metal4           2149
# metal5            577
#-----------------------
#                 51461 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:00
#Elapsed time = 00:00:16
#Increased memory = 5.41 (MB)
#Total memory = 2908.26 (MB)
#Peak memory = 3082.20 (MB)
#route_detail Statistics:
#Cpu time = 00:01:00
#Elapsed time = 00:00:16
#Increased memory = 5.41 (MB)
#Total memory = 2908.26 (MB)
#Peak memory = 3082.20 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:01:13
#Elapsed time = 00:00:24
#Increased memory = -55.50 (MB)
#Total memory = 2774.37 (MB)
#Peak memory = 3082.20 (MB)
#Number of warnings = 1
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun May  4 13:50:22 2025
#
#**INFO: auto set of droutePostRouteSwapVia to multiCut

route_global_detail

#Start route_global_detail on Sun May  4 13:50:22 2025
#
#Generating timing data, please wait...
#55022 total nets, 509 already routed, 509 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 55361
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4028.97 CPU=0:00:16.8 REAL=0:00:04.0)

#Generating timing data took: cpu time = 00:00:43, elapsed time = 00:00:24, memory = 2780.62 (MB), peak = 3082.20 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#num needed restored net=0
#need_extraction net=0 (total=55078)
#Start reading timing information from file .timing_file_586.tif.gz ...
#Read in timing information for 110 ports, 39341 instances from timing file .timing_file_586.tif.gz.
#NanoRoute Version 21.19-s058_1 NR231113-0413/21_19-UB
#Total number of trivial nets (e.g. < 2 pins) = 54 (skipped).
#Total number of routable nets = 55024.
#Total number of nets in the design = 55078.
#54515 routable nets do not have any wires.
#509 routable nets have routed wires.
#54515 nets will be global routed.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#509 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 4 threads.
#Start routing data preparation on Sun May  4 13:50:52 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=9(metal9)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=9 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2814.89 (MB), peak = 3082.20 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2819.71 (MB), peak = 3082.20 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Connectivity extraction summary:
#509 routed net(s) are imported.
#54515 (98.98%) nets are without wires.
#54 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 55078.
#
#
#Finished routing data preparation on Sun May  4 13:50:54 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 13.35 (MB)
#Total memory = 2819.71 (MB)
#Peak memory = 3082.20 (MB)
#
#
#Start global routing on Sun May  4 13:50:54 2025
#
#
#Start global routing initialization on Sun May  4 13:50:54 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun May  4 13:50:54 2025
#
#Start routing resource analysis on Sun May  4 13:50:54 2025
#
#Routing resource analysis is done on Sun May  4 13:50:55 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         214        2978       45369    80.70%
#  metal2         V        2121         234       45369     0.93%
#  metal3         H        2963         229       45369     0.00%
#  metal4         V        1296         302       45369     0.00%
#  metal5         H        1499          96       45369     0.00%
#  metal6         V        1454         144       45369     0.00%
#  metal7         H         473          58       45369     0.22%
#  metal8         V         458          74       45369     6.20%
#  metal9         H         175          38       45369    17.83%
#  --------------------------------------------------------------
#  Total                  10655      20.76%      408321    11.76%
#
#  509 nets (0.92%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun May  4 13:50:55 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2831.66 (MB), peak = 3082.20 (MB)
#
#
#Global routing initialization is done on Sun May  4 13:50:55 2025
#
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2833.04 (MB), peak = 3082.20 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:10, elapsed time = 00:00:05, memory = 2898.79 (MB), peak = 3082.20 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 2884.44 (MB), peak = 3082.20 (MB)
#
#start global routing iteration 3...
#cpu time = 00:02:07, elapsed time = 00:01:05, memory = 2965.75 (MB), peak = 3082.20 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 54 (skipped).
#Total number of routable nets = 55024.
#Total number of nets in the design = 55078.
#
#55024 routable nets have routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#509 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default            2                 2           54513  
#------------------------------------------------------------
#        Total            2                 2           54513  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                509            2                 2           54513  
#-------------------------------------------------------------------------------
#        Total                509            2                 2           54513  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal2       52(0.12%)      6(0.01%)      1(0.00%)   (0.13%)
#  metal3        1(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal4       13(0.03%)      0(0.00%)      0(0.00%)   (0.03%)
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal7        4(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     70(0.02%)      6(0.00%)      1(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.02% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |              4.44 |             96.89 |   145.59   408.80   156.80   420.00 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |              8.89 |             84.89 |   184.80   246.40   207.19   257.60 |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal9)     8.89 | (metal1)    96.89 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 1511440 um.
#Total half perimeter of net bounding box = 1240347 um.
#Total wire length on LAYER metal1 = 1387 um.
#Total wire length on LAYER metal2 = 269827 um.
#Total wire length on LAYER metal3 = 526581 um.
#Total wire length on LAYER metal4 = 257381 um.
#Total wire length on LAYER metal5 = 226176 um.
#Total wire length on LAYER metal6 = 175340 um.
#Total wire length on LAYER metal7 = 31151 um.
#Total wire length on LAYER metal8 = 13207 um.
#Total wire length on LAYER metal9 = 10391 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 446001
#Up-Via Summary (total 446001):
#           
#-----------------------
# metal1         205096
# metal2         157376
# metal3          50500
# metal4          17989
# metal5          11004
# metal6           2470
# metal7           1111
# metal8            455
#-----------------------
#                446001 
#
#Max overcon = 3 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.03%.
#
#Global routing statistics:
#Cpu time = 00:02:38
#Elapsed time = 00:01:30
#Increased memory = 143.13 (MB)
#Total memory = 2962.84 (MB)
#Peak memory = 3082.20 (MB)
#
#Finished global routing on Sun May  4 13:52:24 2025
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2957.34 (MB), peak = 3082.20 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Start Track Assignment.
#Done with 106188 horizontal wires in 7 hboxes and 110631 vertical wires in 7 hboxes.
#Done with 23522 horizontal wires in 7 hboxes and 25374 vertical wires in 7 hboxes.
#Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1      1335.30 	 24.58%  	  0.00% 	 24.50%
# metal2    266475.43 	  0.12%  	  0.00% 	  0.01%
# metal3    480954.93 	  0.09%  	  0.00% 	  0.01%
# metal4    176162.80 	  0.34%  	  0.00% 	  0.16%
# metal5    213102.79 	  0.13%  	  0.01% 	  0.04%
# metal6    166840.57 	  0.04%  	  0.00% 	  0.00%
# metal7     31615.28 	  1.23%  	  0.14% 	  0.00%
# metal8     13392.64 	  0.00%  	  0.00% 	  0.00%
# metal9     10567.17 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All     1360446.91  	  0.18% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 1505599 um.
#Total half perimeter of net bounding box = 1240347 um.
#Total wire length on LAYER metal1 = 1335 um.
#Total wire length on LAYER metal2 = 267276 um.
#Total wire length on LAYER metal3 = 523949 um.
#Total wire length on LAYER metal4 = 257066 um.
#Total wire length on LAYER metal5 = 225969 um.
#Total wire length on LAYER metal6 = 175357 um.
#Total wire length on LAYER metal7 = 31075 um.
#Total wire length on LAYER metal8 = 13187 um.
#Total wire length on LAYER metal9 = 10386 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 446001
#Up-Via Summary (total 446001):
#           
#-----------------------
# metal1         205096
# metal2         157376
# metal3          50500
# metal4          17989
# metal5          11004
# metal6           2470
# metal7           1111
# metal8            455
#-----------------------
#                446001 
#
#cpu time = 00:00:32, elapsed time = 00:00:12, memory = 2954.06 (MB), peak = 3082.20 (MB)
#
#number of short segments in preferred routing layers
#	metal4    metal5    metal6    metal7    Total 
#	36        39        5         1         81        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:03:14
#Elapsed time = 00:01:44
#Increased memory = 148.96 (MB)
#Total memory = 2955.32 (MB)
#Peak memory = 3082.20 (MB)
#Using multithreading with 4 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 81
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        1        0        0        1
#	metal2       12       66        1       79
#	metal3        1        0        0        1
#	Totals       14       66        1       81
#cpu time = 00:06:57, elapsed time = 00:01:45, memory = 2953.76 (MB), peak = 3171.11 (MB)
#start 1st optimization iteration ...
#   number of violations = 48
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        3       45       48
#	Totals        3       45       48
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2950.65 (MB), peak = 3171.11 (MB)
#start 2nd optimization iteration ...
#   number of violations = 48
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        4       44       48
#	Totals        4       44       48
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2947.54 (MB), peak = 3171.11 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2946.32 (MB), peak = 3171.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 1570975 um.
#Total half perimeter of net bounding box = 1240347 um.
#Total wire length on LAYER metal1 = 25036 um.
#Total wire length on LAYER metal2 = 339298 um.
#Total wire length on LAYER metal3 = 517258 um.
#Total wire length on LAYER metal4 = 243884 um.
#Total wire length on LAYER metal5 = 219717 um.
#Total wire length on LAYER metal6 = 169173 um.
#Total wire length on LAYER metal7 = 30228 um.
#Total wire length on LAYER metal8 = 14429 um.
#Total wire length on LAYER metal9 = 11952 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 479493
#Up-Via Summary (total 479493):
#           
#-----------------------
# metal1         212376
# metal2         182131
# metal3          51164
# metal4          18428
# metal5          11266
# metal6           2543
# metal7           1138
# metal8            447
#-----------------------
#                479493 
#
#Total number of DRC violations = 0
#Cpu time = 00:07:08
#Elapsed time = 00:01:49
#Increased memory = -9.00 (MB)
#Total memory = 2946.32 (MB)
#Peak memory = 3171.11 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Start Post Route via swapping...
#100.00% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:26, elapsed time = 00:00:07, memory = 2945.38 (MB), peak = 3171.11 (MB)
#CELL_VIEW audioport,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 1570975 um.
#Total half perimeter of net bounding box = 1240347 um.
#Total wire length on LAYER metal1 = 25036 um.
#Total wire length on LAYER metal2 = 339298 um.
#Total wire length on LAYER metal3 = 517258 um.
#Total wire length on LAYER metal4 = 243884 um.
#Total wire length on LAYER metal5 = 219717 um.
#Total wire length on LAYER metal6 = 169173 um.
#Total wire length on LAYER metal7 = 30228 um.
#Total wire length on LAYER metal8 = 14429 um.
#Total wire length on LAYER metal9 = 11952 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 479493
#Up-Via Summary (total 479493):
#           
#-----------------------
# metal1         212376
# metal2         182131
# metal3          51164
# metal4          18428
# metal5          11266
# metal6           2543
# metal7           1138
# metal8            447
#-----------------------
#                479493 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:43, elapsed time = 00:00:11, memory = 2954.00 (MB), peak = 3171.11 (MB)
#CELL_VIEW audioport,init has no DRC violation.
#Total number of DRC violations = 0
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun May  4 13:54:45 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Start Post Route Wire Spread.
#Done with 39293 horizontal wires in 13 hboxes and 28682 vertical wires in 13 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 1590961 um.
#Total half perimeter of net bounding box = 1240347 um.
#Total wire length on LAYER metal1 = 25043 um.
#Total wire length on LAYER metal2 = 344524 um.
#Total wire length on LAYER metal3 = 524495 um.
#Total wire length on LAYER metal4 = 245406 um.
#Total wire length on LAYER metal5 = 223100 um.
#Total wire length on LAYER metal6 = 170857 um.
#Total wire length on LAYER metal7 = 30660 um.
#Total wire length on LAYER metal8 = 14662 um.
#Total wire length on LAYER metal9 = 12213 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 479493
#Up-Via Summary (total 479493):
#           
#-----------------------
# metal1         212376
# metal2         182131
# metal3          51164
# metal4          18428
# metal5          11266
# metal6           2543
# metal7           1138
# metal8            447
#-----------------------
#                479493 
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:51, elapsed time = 00:00:13, memory = 3005.08 (MB), peak = 3171.11 (MB)
#CELL_VIEW audioport,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:01:09, elapsed time = 00:00:20, memory = 3005.08 (MB), peak = 3171.11 (MB)
#CELL_VIEW audioport,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 1590961 um.
#Total half perimeter of net bounding box = 1240347 um.
#Total wire length on LAYER metal1 = 25043 um.
#Total wire length on LAYER metal2 = 344524 um.
#Total wire length on LAYER metal3 = 524495 um.
#Total wire length on LAYER metal4 = 245406 um.
#Total wire length on LAYER metal5 = 223100 um.
#Total wire length on LAYER metal6 = 170857 um.
#Total wire length on LAYER metal7 = 30660 um.
#Total wire length on LAYER metal8 = 14662 um.
#Total wire length on LAYER metal9 = 12213 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 479493
#Up-Via Summary (total 479493):
#           
#-----------------------
# metal1         212376
# metal2         182131
# metal3          51164
# metal4          18428
# metal5          11266
# metal6           2543
# metal7           1138
# metal8            447
#-----------------------
#                479493 
#
#route_detail Statistics:
#Cpu time = 00:09:31
#Elapsed time = 00:02:28
#Increased memory = 49.76 (MB)
#Total memory = 3005.08 (MB)
#Peak memory = 3171.11 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:13:41
#Elapsed time = 00:04:44
#Increased memory = 83.07 (MB)
#Total memory = 2851.41 (MB)
#Peak memory = 3171.11 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun May  4 13:55:06 2025
#
#Default setup view is reset to FuncMax.
#Default setup view is reset to FuncMax.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:15:07, elapsed time = 00:05:20, memory = 2801.78 (MB), peak = 3171.11 (MB)
#% End route_design (date=05/04 13:55:07, total cpu=0:15:07, real=0:05:20, peak res=3171.1M, current mem=2801.8M)
@file 344:
@@file 345: set_db extract_rc_engine post_route
@@file 346: set_db timing_analysis_type ocv
@@file 347: set_db timing_analysis_cppr none
@@file 348: set_db delaycal_enable_si false
@file 349:
@file 350: if { $INNOVUS_PROTOTYPING_MODE == 0 } {
@@file 351: opt_design -post_route -setup -hold -report_dir ${REPORTS_DIR} -report_prefix postroute
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2801.8M, totSessionCpu=0:44:51 **
*** opt_design #2 [begin] : totSession cpu/real = 0:44:51.0/0:20:26.4 (2.2), mem = 3861.9M
GigaOpt running with 4 threads.
*** InitOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:44:51.0/0:20:26.4 (2.2), mem = 3861.9M
**INFO: User settings:
delaycal_enable_high_fanout                                                                true
delaycal_enable_si                                                                         false
delaycal_ignore_net_load                                                                   false
delaycal_socv_accuracy_mode                                                                low
setAnalysisMode -cts                                                                       postCTS
setDelayCalMode -engine                                                                    aae
design_flow_effort                                                                         standard
design_process_node                                                                        45
design_top_routing_layer                                                                   9
extract_rc_coupled                                                                         true
extract_rc_coupling_cap_threshold                                                          0.1
extract_rc_engine                                                                          post_route
extract_rc_relative_cap_threshold                                                          1.0
extract_rc_shrink_factor                                                                   1.0
extract_rc_total_cap_threshold                                                             0.0
opt_drv_margin                                                                             0.0
opt_fix_drv                                                                                true
opt_preserve_all_sequential                                                                false
opt_resize_flip_flops                                                                      true
opt_setup_target_slack                                                                     0.0
opt_useful_skew_eco_route                                                                  false
opt_view_pruning_hold_target_slack_auto_flow                                               0
opt_view_pruning_hold_views_active_list                                                    { FuncMin }
opt_view_pruning_hold_views_persistent_list                                                { FuncMin}
opt_view_pruning_setup_views_active_list                                                   { FuncMax }
opt_view_pruning_setup_views_persistent_list                                               { FuncMax}
opt_view_pruning_tdgr_setup_views_persistent_list                                          { FuncMax}
place_global_place_io_pins                                                                 true
route_design_extract_third_party_compatible                                                false
route_design_global_exp_timing_driven_std_delay                                            10.1
route_design_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
route_design_re_insert_filler_cell_list                                                    {FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32}
route_design_re_insert_filler_cell_list_from_file                                          false
getAnalysisMode -cts                                                                       postCTS
getDelayCalMode -engine                                                                    aae
getIlmMode -keepHighFanoutCriticalInsts                                                    false
get_power_analysis_mode -report_power_quiet                                                false
getAnalysisMode -cts                                                                       postCTS
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Enable merging buffers from different footprints for postRoute code for MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
[GPS-MSV] UPF Flow. Number of Power Domains: 1
[GPS-MSV]   Power Domain 'PD_TOP' (tag=1) Default
**opt_design ... cpu = 0:00:18, real = 0:00:15, mem = 2891.5M, totSessionCpu=0:45:09 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

Begin checking placement ... (start mem=3914.1M, init mem=3914.1M)
*info: Placed = 119650         (Fixed = 507)
*info: Unplaced = 0           
Placement Density:100.00%(190965/190965)
Placement Density (including fixed std cells):100.00%(190965/190965)
PowerDomain Density <PD_TOP>:100.00%(190965/190965)
Finished check_place (total: cpu=0:00:03.0, real=0:00:01.0; vio checks: cpu=0:00:02.6, real=0:00:01.0; mem=3882.1M)
**WARN: (IMPOPT-7139):	'set_db extract_rc_coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
set_db extract_rc_coupled false
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:21.8/0:00:16.8 (1.3), totSession cpu/real = 0:45:12.9/0:20:43.2 (2.2), mem = 3914.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'set_design_mode') but the technology file for TQuantus extraction not specified. Therefore, going for post_route (extract_rc_effort_level low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'audioport' of instances=119650 and nets=55078 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design audioport.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: WorstRCCorner
 Corner: BestRCCorner
extractDetailRC Option : -outfile /tmp/innovus_temp_586_kataja8.oulu.fi_aimtiaz23_os0Psg/audioport_586_I03xXd.rcdb.d  -extended
RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3906.1M)
Extracted 10.0002% (CPU Time= 0:00:03.7  MEM= 4042.4M)
Extracted 20.0002% (CPU Time= 0:00:04.3  MEM= 4042.4M)
Extracted 30.0002% (CPU Time= 0:00:05.0  MEM= 4042.4M)
Extracted 40.0001% (CPU Time= 0:00:05.9  MEM= 4042.4M)
Extracted 50.0002% (CPU Time= 0:00:06.8  MEM= 4042.4M)
Extracted 60.0002% (CPU Time= 0:00:07.7  MEM= 4042.4M)
Extracted 70.0001% (CPU Time= 0:00:08.8  MEM= 4046.4M)
Extracted 80.0002% (CPU Time= 0:00:10.1  MEM= 4046.4M)
Extracted 90.0002% (CPU Time= 0:00:12.7  MEM= 4046.4M)
Extracted 100% (CPU Time= 0:00:15.7  MEM= 4046.4M)
Number of Extracted Resistors     : 1344249
Number of Extracted Ground Cap.   : 1399137
Number of Extracted Coupling Cap. : 0
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:18.8  Real Time: 0:00:18.0  MEM: 4030.426M)
Deleted 53486 physical insts (cell FILLCELL_X1 / prefix -).
Deleted 0 physical inst  (cell FILLCELL_X2 / prefix -).
Deleted 18111 physical insts (cell FILLCELL_X4 / prefix -).
Deleted 6592 physical insts (cell FILLCELL_X8 / prefix -).
Deleted 1743 physical insts (cell FILLCELL_X16 / prefix -).
Deleted 377 physical insts (cell FILLCELL_X32 / prefix -).
Total physical insts deleted = 80309.
*** BuildHoldData #1 [begin] (opt_design #2) : totSession cpu/real = 0:45:32.2/0:21:02.0 (2.2), mem = 4030.4M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=4028.43 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=4028.43)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4067.230M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_586_kataja8.oulu.fi_aimtiaz23_os0Psg/audioport_586_I03xXd.rcdb.d (rcdb)
		Cell audioport has rcdb /tmp/innovus_temp_586_kataja8.oulu.fi_aimtiaz23_os0Psg/audioport_586_I03xXd.rcdb.d specified
Cell audioport, hinst 
Done read_parasitics... (cpu: 0:00:01.3 real: 0:00:00.0 mem: 3976.230M)
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 55361
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4207.17 CPU=0:00:15.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4207.17 CPU=0:00:20.9 REAL=0:00:08.0)
*** Done Building Timing Graph (cpu=0:00:25.1 real=0:00:10.0 totSessionCpu=0:46:02 mem=4175.2M)

Active hold views:
 FuncMin
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (HoldAware) cpu=0:00:33.8 real=0:00:13.0 totSessionCpu=0:46:06 mem=4207.2M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=4187.44)
Total number of fetched objects 55361
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4175.17 CPU=0:00:15.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4175.17 CPU=0:00:17.5 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:21.7 real=0:00:06.0 totSessionCpu=0:46:34 mem=4175.2M)

------------------------------------------------------------------
     Initial Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 FuncMax 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |clk_in2reg                                        |
|         2          |clk_reg2out                                       |
|         3          |clk_reg2reg                                       |
|         4          |mclk_in2reg                                       |
|         5          |mclk_reg2out                                      |
|         6          |mclk_reg2reg                                      |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.494  |  6.494  | 11.220  |  9.181  | 11.239  | 11.573  |  8.768  | 12.295  | 17.251  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  61243  |   32    |   658   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.548%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (opt_design #2) : cpu/real = 0:01:06.8/0:00:26.5 (2.5), totSession cpu/real = 0:46:39.0/0:21:28.5 (2.2), mem = 4207.2M
**opt_design ... cpu = 0:01:48, real = 0:01:02, mem = 3071.2M, totSessionCpu=0:46:39 **
OPTC: m1 20.0 20.0
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
*** ClockDrv #1 [begin] (opt_design #2) : totSession cpu/real = 0:46:42.9/0:21:29.8 (2.2), mem = 4018.2M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       509 (unrouted=0, trialRouted=0, noStatus=0, routed=509, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 54569 (unrouted=54, trialRouted=0, noStatus=0, routed=54515, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 507 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default attributes:
      Public non-default attributes:
        cts_adjacent_rows_legal: true (default: false)
        cts_buffer_cells is set for at least one object
        cts_cannot_merge_reasons is set for at least one object
        cts_cell_density is set for at least one object
        cts_cell_halo_rows: 0 (default: 1)
        cts_cell_halo_sites: 0 (default: 4)
        cts_original_names is set for at least one object
        cts_primary_delay_corner: WorstDelayCorner (default: )
        cts_route_type is set for at least one object
        cts_skew_group_target_insertion_delay is set for at least one object
        cts_target_max_transition_time is set for at least one object
        cts_target_skew is set for at least one object
        cts_target_skew_wire is set for at least one object
      Private non-default attributes:
        cts_allow_non_fterm_identical_swaps: false (default: true)
        cts_clock_nets_detailed_routed: true (default: false)
        cts_force_design_routing_status: 1 (default: auto)
        cts_post_route_enable_post_commit_delay_update: true (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1283):	  Only buffers are available in power_domain PD_TOP for signal level PD_TOP

This may restrict the buffering choices that CTS makes while balancing clock tree: clk. If this is not intended behavior, you may be able to resolve this by providing appropriate cell selections using the cts_buffer_cells and cts_inverter_cells attributes, so that both buffer and inverters are available for the same related power pins..
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain PD_TOP, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the inverter_cells attribute.
**WARN: (IMPCCOPT-1283):	  Only buffers are available in power_domain PD_TOP for signal level PD_TOP

This may restrict the buffering choices that CTS makes while balancing clock tree: mclk. If this is not intended behavior, you may be able to resolve this by providing appropriate cell selections using the cts_buffer_cells and cts_inverter_cells attributes, so that both buffer and inverters are available for the same related power pins..
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain PD_TOP, while balancing clock_tree mclk. If this is not intended behavior, you can specify a list of base_cells to use with the inverter_cells attribute.
    Clock tree balancer configuration for clock_trees clk mclk:
    Non-default attributes:
      Public non-default attributes:
        cts_cell_density: 1 (default: 0.75)
        cts_route_type (leaf): default_route_type_leaf (default: default)
        cts_route_type (top): default_route_type_nonleaf (default: default)
        cts_route_type (trunk): default_route_type_nonleaf (default: default)
      No private non-default attributes
    For power domain PD_TOP:
      Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
      Inverters:   
      Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
      Unblocked area available for placement of any clock cells in power_domain PD_TOP: 190955.660um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Mask Constraint: 0; Source: cts_route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    For timing_corner WorstDelayCorner:setup, late and power domain PD_TOP:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.050ns
      Buffer max distance: 710.685um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=WorstDelayCorner:setup.late, optimalDrivingDistance=710.685um, saturatedSlew=0.084ns, speed=4325.533um per ns, cellArea=1.871um^2 per 1000um}
      Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=WorstDelayCorner:setup.late, optimalDrivingDistance=734.125um, saturatedSlew=0.066ns, speed=5486.734um per ns, cellArea=10.508um^2 per 1000um}
      Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=WorstDelayCorner:setup.late, optimalDrivingDistance=720.125um, saturatedSlew=0.064ns, speed=5688.191um per ns, cellArea=9.604um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    MUX2_X1          1           library set    {MUX2_X2 MUX2_X1}
    MUX2_X2          1           library set    {MUX2_X2 MUX2_X1}
    ------------------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late...
    Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late done. (took cpu=0:00:01.4 real=0:00:00.4)
    Clock tree balancer configuration for skew_group clk/Func:
      Sources:                     pin clk
      Total number of sinks:       15141
      Delay constrained sinks:     15141
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WorstDelayCorner:setup.late:
      Skew target:                 0.050ns
      Insertion delay target:      0.000ns
    Clock tree balancer configuration for skew_group mclk/Func:
      Sources:                     pin mclk
      Total number of sinks:       163
      Delay constrained sinks:     163
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WorstDelayCorner:setup.late:
      Skew target:                 0.050ns
    Primary reporting skew groups are:
    skew_group clk/Func with 15141 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=175, i=1, icg=329, dcg=0, l=2, total=507
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=197.638um^2, i=0.532um^2, icg=1556.366um^2, dcg=0.000um^2, l=4.256um^2, total=1758.792um^2
      hp wire lengths  : top=0.000um, trunk=6684.530um, leaf=94889.510um, total=101574.040um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUF_X3: 74 CLKBUF_X2: 70 CLKBUF_X1: 31 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 8 CLKGATETST_X4: 129 CLKGATETST_X2: 159 CLKGATETST_X1: 33 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
    
    Distribution of half-perimeter wire length by ICG depth:
    
    -----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    -----------------------------------------------------------------------------
       0          0        417     [min=2, max=594, avg=232, sd=138, total=96792]
       0          1          7     [min=13, max=438, avg=164, sd=159, total=1148]
       1          1         85     [min=1, max=398, avg=48, sd=62, total=4104]
    -----------------------------------------------------------------------------
    
    Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
    Validating CTS configuration done. (took cpu=0:00:03.5 real=0:00:02.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=175, i=1, icg=329, dcg=0, l=2, total=507
    sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
    misc counts      : r=2, pp=0
    cell areas       : b=197.638um^2, i=0.532um^2, icg=1556.366um^2, dcg=0.000um^2, l=4.256um^2, total=1758.792um^2
    cell capacitance : b=227.755fF, i=1.700fF, icg=1144.255fF, dcg=0.000fF, l=5.219fF, total=1378.929fF
    sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
    wire capacitance : top=0.000fF, trunk=999.059fF, leaf=17623.770fF, total=18622.829fF
    wire lengths     : top=0.000um, trunk=8393.285um, leaf=144923.910um, total=153317.195um
    hp wire lengths  : top=0.000um, trunk=6684.530um, leaf=94889.510um, total=101574.040um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=19, worst=[0.004ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.001ns sum=0.029ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=116 avg=0.027ns sd=0.018ns min=0.002ns max=0.077ns {109 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=393 avg=0.075ns sd=0.018ns min=0.010ns max=0.104ns {120 <= 0.060ns, 99 <= 0.080ns, 74 <= 0.090ns, 39 <= 0.095ns, 42 <= 0.100ns} {19 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUF_X3: 74 CLKBUF_X2: 70 CLKBUF_X1: 31 
     Invs: INV_X1: 1 
     ICGs: CLKGATETST_X8: 8 CLKGATETST_X4: 129 CLKGATETST_X2: 159 CLKGATETST_X1: 33 
   Logics: MUX2_X2: 1 MUX2_X1: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/Func: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/Func: insertion delay [min=0.291, max=0.367, avg=0.334, sd=0.011], skew [0.076 vs 0.050*], 97.7% {0.309, 0.359} (wid=0.075 ws=0.070) (gid=0.343 gs=0.083)
    skew_group mclk/Func: insertion delay [min=0.097, max=0.137, avg=0.128, sd=0.008], skew [0.041 vs 0.050], 100% {0.097, 0.137} (wid=0.024 ws=0.023) (gid=0.130 gs=0.038)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 9 fragments, 15 fraglets and 15 vertices; 126 variables and 377 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/Func from 0.025ns to 0.366ns.
Type 'man IMPCCOPT-1059' for more detail.
    
    Slackened skew group targets:
    
    ----------------------------------------------------------
    Skew group    Desired    Slackened    Desired    Slackened
                  Target     Target       Target     Target
                  Max ID     Max ID       Skew       Skew
    ----------------------------------------------------------
    clk/Func       0.025       0.366         -           -
    ----------------------------------------------------------
    
    
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:01.1 real=0:00:01.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...Library trimming clock gates in power domain PD_TOP and half-corner WorstDelayCorner:setup.late removed 0 of 4 cells
    Original list had 4 cells:
    CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
    Library trimming was not able to trim any cells:
    CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
    20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 509, tested: 509, violation detected: 19, violation ignored (due to small violation): 0, cannot run: 0, attempted: 19, unsuccessful: 0, sized: 17
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ---------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              0                    0                   0            0                    0                   0
    leaf              19 [100.0%]          17 (89.5%)           0            0                   17 (89.5%)           2 (10.5%)
    ---------------------------------------------------------------------------------------------------------------------------
    Total             19 [100.0%]          17 (89.5%)           0            0                   17 (89.5%)           2 (10.5%)
    ---------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 17, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 9.842um^2 (0.560%)
    Max. move: 0.760um (control_unit_1/clk_gate_rbank_r_reg_32__0/latch_clone and 6 others), Min. move: 0.000um, Avg. move: 0.110um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=175, i=1, icg=329, dcg=0, l=2, total=507
      sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
      misc counts      : r=2, pp=0
      cell areas       : b=197.904um^2, i=0.532um^2, icg=1565.942um^2, dcg=0.000um^2, l=4.256um^2, total=1768.634um^2
      cell capacitance : b=227.770fF, i=1.700fF, icg=1165.327fF, dcg=0.000fF, l=5.219fF, total=1400.016fF
      sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
      wire capacitance : top=0.000fF, trunk=999.059fF, leaf=17623.770fF, total=18622.829fF
      wire lengths     : top=0.000um, trunk=8393.285um, leaf=144923.910um, total=153317.195um
      hp wire lengths  : top=0.000um, trunk=6685.290um, leaf=94889.510um, total=101574.800um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.100ns count=116 avg=0.027ns sd=0.018ns min=0.002ns max=0.077ns {109 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=393 avg=0.072ns sd=0.018ns min=0.010ns max=0.102ns {136 <= 0.060ns, 100 <= 0.080ns, 74 <= 0.090ns, 39 <= 0.095ns, 42 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUF_X3: 75 CLKBUF_X2: 69 CLKBUF_X1: 31 
       Invs: INV_X1: 1 
       ICGs: CLKGATETST_X8: 9 CLKGATETST_X4: 132 CLKGATETST_X2: 166 CLKGATETST_X1: 22 
     Logics: MUX2_X2: 1 MUX2_X1: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/Func: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/Func: insertion delay [min=0.273, max=0.367], skew [0.093 vs 0.050*]
      skew_group mclk/Func: insertion delay [min=0.097, max=0.137], skew [0.041 vs 0.050]
    Legalizer API calls during this step: 62 succeeded with high effort: 62 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:01.7 real=0:00:01.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PRO Fixing DRVs
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late...
  Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late done. (took cpu=0:00:01.4 real=0:00:00.4)
  Clock DAG stats PRO final:
    cell counts      : b=175, i=1, icg=329, dcg=0, l=2, total=507
    sink counts      : regular=15141, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=15141
    misc counts      : r=2, pp=0
    cell areas       : b=197.904um^2, i=0.532um^2, icg=1565.942um^2, dcg=0.000um^2, l=4.256um^2, total=1768.634um^2
    cell capacitance : b=227.770fF, i=1.700fF, icg=1165.327fF, dcg=0.000fF, l=5.219fF, total=1400.016fF
    sink capacitance : total=15539.527fF, avg=1.026fF, sd=0.001fF, min=0.977fF, max=1.026fF
    wire capacitance : top=0.000fF, trunk=999.059fF, leaf=17623.770fF, total=18622.829fF
    wire lengths     : top=0.000um, trunk=8393.285um, leaf=144923.910um, total=153317.195um
    hp wire lengths  : top=0.000um, trunk=6685.290um, leaf=94889.510um, total=101574.800um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.002ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=116 avg=0.027ns sd=0.018ns min=0.002ns max=0.077ns {109 <= 0.060ns, 7 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=393 avg=0.072ns sd=0.018ns min=0.010ns max=0.102ns {136 <= 0.060ns, 100 <= 0.080ns, 74 <= 0.090ns, 39 <= 0.095ns, 42 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUF_X3: 75 CLKBUF_X2: 69 CLKBUF_X1: 31 
     Invs: INV_X1: 1 
     ICGs: CLKGATETST_X8: 9 CLKGATETST_X4: 132 CLKGATETST_X2: 166 CLKGATETST_X1: 22 
   Logics: MUX2_X2: 1 MUX2_X1: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/Func: unconstrained
  Skew group summary PRO final:
    skew_group clk/Func: insertion delay [min=0.273, max=0.367, avg=0.333, sd=0.013], skew [0.093 vs 0.050*], 95.9% {0.309, 0.359} (wid=0.076 ws=0.071) (gid=0.341 gs=0.102)
    skew_group mclk/Func: insertion delay [min=0.097, max=0.137, avg=0.128, sd=0.008], skew [0.041 vs 0.050], 100% {0.097, 0.137} (wid=0.024 ws=0.023) (gid=0.130 gs=0.038)
PRO done.
Net route status summary:
  Clock:       509 (unrouted=0, trialRouted=0, noStatus=0, routed=509, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 54569 (unrouted=54, trialRouted=0, noStatus=0, routed=54515, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:12.4 real=0:00:09.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PRO
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.4 real=0:00:00.1)
*** ClockDrv #1 [finish] (opt_design #2) : cpu/real = 0:00:13.2/0:00:09.6 (1.4), totSession cpu/real = 0:46:56.0/0:21:39.3 (2.2), mem = 6447.7M
**INFO: Start fixing DRV (Mem = 4855.69M) ...
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 4 
*** DrvOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:46:58.9/0:21:41.0 (2.2), mem = 4855.7M
Info: 509 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.49|     0.00|       0|       0|       0| 69.55%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     6.49|     0.00|       0|       0|       0| 69.55%| 0:00:00.0|  4428.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |        509 | default  |
| metal4 (z=4)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:04.4 real=0:00:02.0 mem=4428.6M) ***

*** DrvOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:07.3/0:00:04.7 (1.5), totSession cpu/real = 0:47:06.2/0:21:45.7 (2.2), mem = 4207.8M
drv optimizer changes nothing and skips place_detail
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 4207.79M).

------------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.12min real=0.07min mem=4207.8M)
------------------------------------------------------------------

Setup views included:
 FuncMax 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |clk_in2reg                                        |
|         2          |clk_reg2out                                       |
|         3          |clk_reg2reg                                       |
|         4          |mclk_in2reg                                       |
|         5          |mclk_reg2out                                      |
|         6          |mclk_reg2reg                                      |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.494  |  6.494  | 11.184  |  9.167  | 11.238  | 11.573  |  8.768  | 12.295  | 17.251  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  61243  |   32    |   658   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.553%
------------------------------------------------------------------
**opt_design ... cpu = 0:02:20, real = 0:01:21, mem = 3200.5M, totSessionCpu=0:47:11 **
*** Timing Is met
*** Check timing (0:00:00.1)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 1.0 -numThreads 4 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:47:14 mem=4303.9M ***
*** BuildHoldData #2 [begin] (opt_design #2) : totSession cpu/real = 0:47:14.2/0:21:50.8 (2.2), mem = 4303.9M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=4436.81)
Total number of fetched objects 55361
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4424.54 CPU=0:00:14.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4424.54 CPU=0:00:16.5 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:20.6 real=0:00:07.0 totSessionCpu=0:47:42 mem=4424.5M)
Done building cte hold timing graph (fixHold) cpu=0:00:28.2 real=0:00:10.0 totSessionCpu=0:47:42 mem=4424.5M ***
OPTC: user 20.0
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:35.1 real=0:00:14.0 totSessionCpu=0:47:49 mem=4456.5M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:38.2 real=0:00:17.0 totSessionCpu=0:47:52 mem=4456.5M ***
OPTC: m1 20.0 20.0

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: FuncMax

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 FuncMax
Hold views included:
 FuncMin

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |clk_in2reg                                        |
|         2          |clk_reg2out                                       |
|         3          |clk_reg2reg                                       |
|         4          |mclk_in2reg                                       |
|         5          |mclk_reg2out                                      |
|         6          |mclk_reg2reg                                      |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.494  |  6.494  | 11.184  |  9.167  | 11.238  | 11.573  |  8.768  | 12.295  | 17.251  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  61243  |   32    |   658   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.190  | 10.189  |  0.308  |  4.974  |  5.422  |  0.370  |  4.900  |  0.239  |  0.190  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  61243  |   32    |   658   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.553%
------------------------------------------------------------------
**opt_design ... cpu = 0:03:07, real = 0:01:45, mem = 3185.0M, totSessionCpu=0:47:58 **
*** BuildHoldData #2 [finish] (opt_design #2) : cpu/real = 0:00:44.2/0:00:20.2 (2.2), totSession cpu/real = 0:47:58.3/0:22:11.0 (2.2), mem = 4208.5M
*** HoldOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:47:58.3/0:22:11.0 (2.2), mem = 4208.5M
*info: Run opt_design holdfix with 4 threads.
Info: 509 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:47:59.2/0:22:11.9 (2.2), mem = 4303.9M
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:03:08, real = 0:01:45, mem = 3182.3M, totSessionCpu=0:47:59 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=4209.32M, totSessionCpu=0:48:01).
**opt_design ... cpu = 0:03:10, real = 0:01:47, mem = 3188.9M, totSessionCpu=0:48:01 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true
*** Starting place_detail (0:48:03 mem=4304.7M) ***
Move report: Detail placement moves 17 insts, mean move: 0.88 um, max move: 3.99 um 
	Max move on inst (dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/U3725): (166.44, 188.44) --> (162.45, 188.44)
	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4272.7MB
Summary Report:
Instances move: 17 (out of 38851 movable)
Instances flipped: 0
Mean displacement: 0.88 um
Max displacement: 3.99 um (Instance: dsp_unit_1/dsp_unit_rtl_1_dsp_unit_dsp_proc_inst/U3725) (166.44, 188.44) -> (162.45, 188.44)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI22_X1
Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 4272.7MB
*** Finished place_detail (0:48:05 mem=4272.7M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 6.494 ns

Start Layer Assignment ...
WNS(6.494ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 55078.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(55076) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 6.494 ns

Start Layer Assignment ...
WNS(6.494ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 55078.
No critical nets selected. Skipped !

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 FuncMax 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |clk_in2reg                                        |
|         2          |clk_reg2out                                       |
|         3          |clk_reg2reg                                       |
|         4          |mclk_in2reg                                       |
|         5          |mclk_reg2out                                      |
|         6          |mclk_reg2reg                                      |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.494  |  6.494  | 11.184  |  9.167  | 11.238  | 11.573  |  8.768  | 12.295  | 17.251  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  61243  |   32    |   658   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.553%
------------------------------------------------------------------
**opt_design ... cpu = 0:03:20, real = 0:01:53, mem = 3104.0M, totSessionCpu=0:48:11 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
INFO: Restore Filler Flow is ON!
*INFO: Total 80280 filler insts restored.
For 80280 new insts, *INFO: Adding fillers to module control_unit_1.
*INFO:   Added 377 filler insts (cell FILLCELL_X32 / prefix FILLER_PD_TOP).
*INFO:   Added 1742 filler insts (cell FILLCELL_X16 / prefix FILLER_PD_TOP).
*INFO:   Added 6589 filler insts (cell FILLCELL_X8 / prefix FILLER_PD_TOP).
*INFO:   Added 18108 filler insts (cell FILLCELL_X4 / prefix FILLER_PD_TOP).
*INFO:   Added 53501 filler insts (cell FILLCELL_X1 / prefix FILLER_PD_TOP).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER_PD_TOP).
*INFO: Total 80317 filler insts added - prefix FILLER_PD_TOP (CPU: 0:00:04.4).
For 37 new insts, -routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 57
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 57
*** EcoRoute #1 [begin] (opt_design #2) : totSession cpu/real = 0:48:16.6/0:22:23.2 (2.2), mem = 4140.9M

route_global_detail

#Start route_global_detail on Sun May  4 13:57:04 2025
#
#num needed restored net=0
#need_extraction net=0 (total=55078)
#NanoRoute Version 21.19-s058_1 NR231113-0413/21_19-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 54 (skipped).
#Total number of routable nets = 55024.
#Total number of nets in the design = 55078.
#122 routable nets do not have any wires.
#54902 routable nets have routed wires.
#122 nets will be global routed.
#22 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#489 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 4 threads.
#Start routing data preparation on Sun May  4 13:57:07 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=9(metal9)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=9 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 122/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(71 insts marked dirty, reset pre-exisiting dirty flag on 71 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3057.85 (MB), peak = 3478.13 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 3061.65 (MB), peak = 3478.13 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Finished routing data preparation on Sun May  4 13:57:10 2025
#
#Cpu time = 00:00:05
#Elapsed time = 00:00:04
#Increased memory = 9.02 (MB)
#Total memory = 3061.65 (MB)
#Peak memory = 3478.13 (MB)
#
#
#Start global routing on Sun May  4 13:57:10 2025
#
#
#Start global routing initialization on Sun May  4 13:57:10 2025
#
#Number of eco nets is 122
#
#Start global routing data preparation on Sun May  4 13:57:10 2025
#
#Start routing resource analysis on Sun May  4 13:57:11 2025
#
#Routing resource analysis is done on Sun May  4 13:57:12 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         199        2993       45369    80.71%
#  metal2         V         611        1744       45369     0.93%
#  metal3         H        1287        1905       45369     0.00%
#  metal4         V         798         800       45369     0.00%
#  metal5         H         881         714       45369     0.00%
#  metal6         V        1023         575       45369     0.00%
#  metal7         H         393         138       45369     0.49%
#  metal8         V         418         114       45369     6.54%
#  metal9         H         149          64       45369    20.96%
#  --------------------------------------------------------------
#  Total                   5760      48.39%      408321    12.18%
#
#  509 nets (0.92%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun May  4 13:57:12 2025
#
#cpu time = 00:00:05, elapsed time = 00:00:02, memory = 3066.27 (MB), peak = 3478.13 (MB)
#
#
#Global routing initialization is done on Sun May  4 13:57:12 2025
#
#cpu time = 00:00:06, elapsed time = 00:00:02, memory = 3067.64 (MB), peak = 3478.13 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3068.66 (MB), peak = 3478.13 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3068.66 (MB), peak = 3478.13 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3071.21 (MB), peak = 3478.13 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 54 (skipped).
#Total number of routable nets = 55024.
#Total number of nets in the design = 55078.
#
#55024 routable nets have routed wires.
#22 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#489 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 22             100  
#------------------------------------------------
#        Total                 22             100  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                509            2                 2           54513  
#-------------------------------------------------------------------------------
#        Total                509            2                 2           54513  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        2(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 1590997 um.
#Total half perimeter of net bounding box = 1240354 um.
#Total wire length on LAYER metal1 = 25042 um.
#Total wire length on LAYER metal2 = 344532 um.
#Total wire length on LAYER metal3 = 524525 um.
#Total wire length on LAYER metal4 = 245406 um.
#Total wire length on LAYER metal5 = 223100 um.
#Total wire length on LAYER metal6 = 170857 um.
#Total wire length on LAYER metal7 = 30660 um.
#Total wire length on LAYER metal8 = 14662 um.
#Total wire length on LAYER metal9 = 12213 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 479498
#Up-Via Summary (total 479498):
#           
#-----------------------
# metal1         212372
# metal2         182141
# metal3          51163
# metal4          18428
# metal5          11266
# metal6           2543
# metal7           1138
# metal8            447
#-----------------------
#                479498 
#
#Total number of involved priority nets 22
#Maximum src to sink distance for priority net 415.6
#Average of max src_to_sink distance for priority net 127.0
#Average of ave src_to_sink distance for priority net 61.7
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:05
#Increased memory = 8.26 (MB)
#Total memory = 3069.91 (MB)
#Peak memory = 3478.13 (MB)
#
#Finished global routing on Sun May  4 13:57:15 2025
#
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3064.33 (MB), peak = 3478.13 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Start Track Assignment.
#Done with 14 horizontal wires in 7 hboxes and 9 vertical wires in 7 hboxes.
#Done with 5 horizontal wires in 7 hboxes and 2 vertical wires in 7 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 1590998 um.
#Total half perimeter of net bounding box = 1240354 um.
#Total wire length on LAYER metal1 = 25042 um.
#Total wire length on LAYER metal2 = 344532 um.
#Total wire length on LAYER metal3 = 524527 um.
#Total wire length on LAYER metal4 = 245406 um.
#Total wire length on LAYER metal5 = 223100 um.
#Total wire length on LAYER metal6 = 170857 um.
#Total wire length on LAYER metal7 = 30660 um.
#Total wire length on LAYER metal8 = 14662 um.
#Total wire length on LAYER metal9 = 12213 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 479498
#Up-Via Summary (total 479498):
#           
#-----------------------
# metal1         212372
# metal2         182141
# metal3          51163
# metal4          18428
# metal5          11266
# metal6           2543
# metal7           1138
# metal8            447
#-----------------------
#                479498 
#
#cpu time = 00:00:09, elapsed time = 00:00:05, memory = 3063.78 (MB), peak = 3478.13 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:16
#Increased memory = 12.41 (MB)
#Total memory = 3065.04 (MB)
#Peak memory = 3478.13 (MB)
#Using multithreading with 4 threads.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.24% of the total area was rechecked for DRC, and 2.12% required routing.
#   number of violations = 33
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        9        9        0       18
#	metal2        2       10        1       13
#	metal3        0        2        0        2
#	Totals       11       21        1       33
#71 out of 119658 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 33
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	metal1        9        9        0       18
#	metal2        2       10        1       13
#	metal3        0        2        0        2
#	Totals       11       21        1       33
#cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3062.29 (MB), peak = 3478.13 (MB)
#start 1st optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        9        9       18
#	Totals        9        9       18
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3060.69 (MB), peak = 3478.13 (MB)
#start 2nd optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        9        9       18
#	Totals        9        9       18
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3060.69 (MB), peak = 3478.13 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3061.33 (MB), peak = 3478.13 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 1591007 um.
#Total half perimeter of net bounding box = 1240354 um.
#Total wire length on LAYER metal1 = 25044 um.
#Total wire length on LAYER metal2 = 344511 um.
#Total wire length on LAYER metal3 = 524533 um.
#Total wire length on LAYER metal4 = 245425 um.
#Total wire length on LAYER metal5 = 223102 um.
#Total wire length on LAYER metal6 = 170858 um.
#Total wire length on LAYER metal7 = 30660 um.
#Total wire length on LAYER metal8 = 14662 um.
#Total wire length on LAYER metal9 = 12213 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 479559
#Up-Via Summary (total 479559):
#           
#-----------------------
# metal1         212374
# metal2         182173
# metal3          51190
# metal4          18428
# metal5          11266
# metal6           2543
# metal7           1138
# metal8            447
#-----------------------
#                479559 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:13
#Elapsed time = 00:00:05
#Increased memory = -3.71 (MB)
#Total memory = 3061.33 (MB)
#Peak memory = 3478.13 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Start Post Route wire spreading..
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun May  4 13:57:28 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.080.
#Voltage range [0.000 - 1.080] has 55074 nets.
#Voltage range [1.080 - 1.080] has 2 nets.
#Voltage range [0.000 - 0.000] has 2 nets.
#
#Start Post Route Wire Spread.
#Done with 6016 horizontal wires in 13 hboxes and 3047 vertical wires in 13 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 1592875 um.
#Total half perimeter of net bounding box = 1240354 um.
#Total wire length on LAYER metal1 = 25044 um.
#Total wire length on LAYER metal2 = 345057 um.
#Total wire length on LAYER metal3 = 525168 um.
#Total wire length on LAYER metal4 = 245532 um.
#Total wire length on LAYER metal5 = 223412 um.
#Total wire length on LAYER metal6 = 171052 um.
#Total wire length on LAYER metal7 = 30687 um.
#Total wire length on LAYER metal8 = 14685 um.
#Total wire length on LAYER metal9 = 12239 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 479559
#Up-Via Summary (total 479559):
#           
#-----------------------
# metal1         212374
# metal2         182173
# metal3          51190
# metal4          18428
# metal5          11266
# metal6           2543
# metal7           1138
# metal8            447
#-----------------------
#                479559 
#
#   number of violations = 0
#cpu time = 00:00:19, elapsed time = 00:00:07, memory = 3095.84 (MB), peak = 3478.13 (MB)
#CELL_VIEW audioport,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 509
#Total wire length = 1592875 um.
#Total half perimeter of net bounding box = 1240354 um.
#Total wire length on LAYER metal1 = 25044 um.
#Total wire length on LAYER metal2 = 345057 um.
#Total wire length on LAYER metal3 = 525168 um.
#Total wire length on LAYER metal4 = 245532 um.
#Total wire length on LAYER metal5 = 223412 um.
#Total wire length on LAYER metal6 = 171052 um.
#Total wire length on LAYER metal7 = 30687 um.
#Total wire length on LAYER metal8 = 14685 um.
#Total wire length on LAYER metal9 = 12239 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 479559
#Up-Via Summary (total 479559):
#           
#-----------------------
# metal1         212374
# metal2         182173
# metal3          51190
# metal4          18428
# metal5          11266
# metal6           2543
# metal7           1138
# metal8            447
#-----------------------
#                479559 
#
#route_detail Statistics:
#Cpu time = 00:00:33
#Elapsed time = 00:00:12
#Increased memory = 30.80 (MB)
#Total memory = 3095.84 (MB)
#Peak memory = 3478.13 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#route_global_detail statistics:
#Cpu time = 00:01:10
#Elapsed time = 00:00:33
#Increased memory = -202.81 (MB)
#Total memory = 2922.04 (MB)
#Peak memory = 3478.13 (MB)
#Number of warnings = 0
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sun May  4 13:57:37 2025
#
*** EcoRoute #1 [finish] (opt_design #2) : cpu/real = 0:01:09.8/0:00:33.4 (2.1), totSession cpu/real = 0:49:26.3/0:22:56.6 (2.2), mem = 4083.1M
**opt_design ... cpu = 0:04:35, real = 0:02:30, mem = 2917.8M, totSessionCpu=0:49:26 **
New Signature Flow (restoreNanoRouteOptions) ....
OPTC: user 20.0
**INFO: flowCheckPoint #6 PostEcoSummary
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'set_design_mode') but the technology file for TQuantus extraction not specified. Therefore, going for post_route (extract_rc_effort_level low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'audioport' of instances=119658 and nets=55078 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design audioport.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: WorstRCCorner
 Corner: BestRCCorner
extractDetailRC Option : -outfile /tmp/innovus_temp_586_kataja8.oulu.fi_aimtiaz23_os0Psg/audioport_586_dhKMdd.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 4083.1M)
Extracted 10.0001% (CPU Time= 0:00:03.9  MEM= 4219.4M)
Extracted 20.0001% (CPU Time= 0:00:04.5  MEM= 4219.4M)
Extracted 30.0001% (CPU Time= 0:00:05.2  MEM= 4219.4M)
Extracted 40.0002% (CPU Time= 0:00:06.0  MEM= 4219.4M)
Extracted 50.0002% (CPU Time= 0:00:06.7  MEM= 4219.4M)
Extracted 60.0002% (CPU Time= 0:00:07.9  MEM= 4223.4M)
Extracted 70.0002% (CPU Time= 0:00:09.1  MEM= 4223.4M)
Extracted 80.0002% (CPU Time= 0:00:10.4  MEM= 4223.4M)
Extracted 90.0002% (CPU Time= 0:00:13.3  MEM= 4223.4M)
Extracted 100% (CPU Time= 0:00:16.2  MEM= 4223.4M)
Number of Extracted Resistors     : 1367517
Number of Extracted Ground Cap.   : 1422403
Number of Extracted Coupling Cap. : 0
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:19.6  Real Time: 0:00:19.0  MEM: 4207.410M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=4205.41)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 4 threads acquired from CTE.
Total number of fetched objects 55361
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4288.53 CPU=0:00:14.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4288.53 CPU=0:00:18.4 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:27.2 real=0:00:10.0 totSessionCpu=0:50:13 mem=4288.5M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 FuncMax 

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |clk_in2reg                                        |
|         2          |clk_reg2out                                       |
|         3          |clk_reg2reg                                       |
|         4          |mclk_in2reg                                       |
|         5          |mclk_reg2out                                      |
|         6          |mclk_reg2reg                                      |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.494  |  6.494  | 11.183  |  9.167  | 11.239  | 11.573  |  8.768  | 12.295  | 17.251  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  61243  |   32    |   658   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.553%
       (100.000% with Fillers)
------------------------------------------------------------------
**opt_design ... cpu = 0:05:28, real = 0:03:02, mem = 3027.4M, totSessionCpu=0:50:19 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.2)
**INFO: flowCheckPoint #8 FinalSummary
OPTC: user 20.0
Reported timing to dir reports
**opt_design ... cpu = 0:05:28, real = 0:03:02, mem = 3015.8M, totSessionCpu=0:50:19 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=4218.85)
Total number of fetched objects 55361
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4268.73 CPU=0:00:15.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4268.73 CPU=0:00:17.4 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:21.7 real=0:00:06.0 totSessionCpu=0:50:52 mem=4268.7M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     opt_design Final Non-SI Timing Summary
------------------------------------------------------------------

Setup views included:
 FuncMax 
Hold views included:
 FuncMin

+--------------------+--------------------------------------------------+
|     ID Number      |                 Path Group Name                  |
+--------------------+--------------------------------------------------+
|         1          |clk_in2reg                                        |
|         2          |clk_reg2out                                       |
|         3          |clk_reg2reg                                       |
|         4          |mclk_in2reg                                       |
|         5          |mclk_reg2out                                      |
|         6          |mclk_reg2reg                                      |
+--------------------+--------------------------------------------------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  6.494  |  6.494  | 11.183  |  9.167  | 11.239  | 11.573  |  8.768  | 12.295  | 17.251  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  61243  |   32    |   658   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | in2out  | default |1:clk..eg|2:clk..ut|3:clk..eg|4:mcl..eg|5:mcl..ut|6:mcl..eg|
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.190  | 10.189  |  0.308  |  4.974  |  5.422  |  0.370  |  4.900  |  0.239  |  0.190  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |    0    |
|          All Paths:|  61243  |   32    |   658   |  37092  |   33    |  23033  |   322   |    4    |   409   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.553%
       (100.000% with Fillers)
------------------------------------------------------------------
**opt_design ... cpu = 0:06:21, real = 0:03:26, mem = 3119.1M, totSessionCpu=0:51:12 **
Opt: RC extraction mode changed to 'detail'
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          6.494 ns  final
UM: Running design category ...

------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :        15141
Multi-Bit FF Count           :            0
Total Bit Count              :        15141
Total FF Count               :        15141
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :    15539.862
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops            15141                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        1306.86            543          0.000 ns          6.494 ns  opt_design_postroute
Info: Destroy the CCOpt slew target map.
*** opt_design #2 [finish] : cpu/real = 0:06:25.8/0:03:30.7 (1.8), totSession cpu/real = 0:51:16.8/0:23:57.0 (2.1), mem = 4160.5M
@file 352: }
@file 353:
@file 354: ################################################################
@file 355: # Save resuls
@file 356: ################################################################
@file 357:
@@file 358: write_db ${RESULTS_DIR}/${DESIGN_NAME}_postlayout_innovus.db
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
MinTC MaxTC
#% Begin save design ... (date=05/04 13:58:38, mem=3102.9M)
% Begin Save ccopt configuration ... (date=05/04 13:58:38, mem=3102.9M)
% End Save ccopt configuration ... (date=05/04 13:58:39, total cpu=0:00:01.3, real=0:00:01.0, peak res=3103.1M, current mem=3103.1M)
% Begin Save netlist data ... (date=05/04 13:58:39, mem=3103.1M)
Writing Binary DB to results/audioport_postlayout_innovus.db/vbin/audioport.v.bin in multi-threaded mode...
% End Save netlist data ... (date=05/04 13:58:39, total cpu=0:00:00.3, real=0:00:00.0, peak res=3103.7M, current mem=3103.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file results/audioport_postlayout_innovus.db/audioport.route.congmap.gz ...
% Begin Save AAE data ... (date=05/04 13:58:39, mem=3104.9M)
Saving AAE Data ...
% End Save AAE data ... (date=05/04 13:58:39, total cpu=0:00:00.1, real=0:00:01.0, peak res=3104.9M, current mem=3104.9M)
Saving preference file results/audioport_postlayout_innovus.db/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=05/04 13:58:43, mem=3116.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:01.0 real=0:00:02.0 mem=4156.0M) ***
% End Save routing data ... (date=05/04 13:58:45, total cpu=0:00:01.0, real=0:00:02.0, peak res=3116.5M, current mem=3116.5M)
Saving SCANDEF file ...
*** Scan Trace Summary (runtime: cpu: 0:00:00.1 , real: 0:00:00.0): 
Successfully traced 2 scan chains (total 15139 scan bits).
Start applying DEF ordered sections ...
Successfully applied all DEF ordered sections.
*** Scan Sanity Check Summary:
*** 2 scan chains passed sanity check.
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving PG file results/audioport_postlayout_innovus.db/audioport.pg.gz, version#2, (Created by Innovus v21.19-s058_1 on Sun May  4 13:58:45 2025)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=4382.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file results/audioport_postlayout_innovus.db/audioport.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4366.0M) ***
#Saving pin access data to file results/audioport_postlayout_innovus.db/audioport.apa ...
#
Saving power intent database ...
WorstDelayCorner BestDelayCorner
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=05/04 13:58:47, mem=3116.9M)
% End Save power constraints data ... (date=05/04 13:58:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=3116.9M, current mem=3116.9M)
BestRCCorner WorstRCCorner
Generated self-contained design audioport_postlayout_innovus.db
#% End save design ... (date=05/04 13:58:47, total cpu=0:00:08.1, real=0:00:09.0, peak res=3117.0M, current mem=3117.0M)
*** Message Summary: 0 warning(s), 0 error(s)

@@file 359: write_netlist ${RESULTS_DIR}/${DESIGN_NAME}_postlayout.v
Writing Netlist "results/audioport_postlayout.v" ...
@file 360:
@file 361: # Parasitics
@@file 362: write_sdf -recompute_delaycal -version 2.1 ${RESULTS_DIR}/${DESIGN_NAME}_postlayout.sdf
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=4136.29)
Total number of fetched objects 55361
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 55361
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4286.46 CPU=0:00:40.9 REAL=0:00:10.0)
End delay calculation (fullDC). (MEM=4286.46 CPU=0:00:45.2 REAL=0:00:13.0)
@@file 363: write_parasitics -rc_corner WorstRCCorner -spef ${RESULTS_DIR}/${DESIGN_NAME}_postlayout.max.spef.gz
RC Out has the following PVT Info:
   RC:WorstRCCorner, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:04.9  MEM= 4353.4M)
@@file 364: write_parasitics -rc_corner BestRCCorner  -spef ${RESULTS_DIR}/${DESIGN_NAME}_postlayout.min.spef.gz
RC Out has the following PVT Info:
   RC:BestRCCorner, Operating temperature 25 C
Dumping Spef file.....
Printing D_NET...
rcOut completed:: 9 % rcOut completed:: 19 % rcOut completed:: 29 % rcOut completed:: 39 % rcOut completed:: 49 % rcOut completed:: 59 % rcOut completed:: 69 % rcOut completed:: 79 % rcOut completed:: 89 % rcOut completed:: 100 % 
RC Out from RCDB Completed (CPU Time= 0:00:05.1  MEM= 4353.4M)
@file 365:
@file 366: # Area
@@file 367: report_area -min_area 100 -out_file ${REPORTS_DIR}/6_innovus_${DESIGN_NAME}_postlayout_area_hier.txt
@@file 368: report_gate_count -out_file ${REPORTS_DIR}/6_innovus_${DESIGN_NAME}_postlayout_area.txt
Gate area 0.7980 um^2
[0] audioport Gates=166443 Cells=39341 Area=132822.0 um^2
@file 369:
@file 370: # Power
@file 371: if { $RTL_POWER_ESTIMATION == 1 } {
@@file 372: read_activity_file -format SAIF -scope ${DESIGN_NAME}_tb/DUT_INSTANCE ${RESULTS_DIR}/${DESIGN_NAME}_rtl.saif
Begin Processing SAIF file
Ended Processing SAIF file: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3330.49MB/6016.89MB/3472.46MB)

'read_activity_file' finished successfully.
@file 373: }
@@file 374: report_power -out_file ${REPORTS_DIR}/6_innovus_${DESIGN_NAME}_postlayout_power.txt
env CDS_WORKAREA is set to /study/2025/521406S/personal/aimtiaz23/DT3_2025/project/workdir

Power Net Detected:
        Voltage	    Name
          1.08V	    VDD
             0V	    VSS
Using Power View: FuncMax.
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (4 T). (MEM=4415.45)
Total number of fetched objects 55361
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4441.34 CPU=0:00:16.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4441.34 CPU=0:00:18.1 REAL=0:00:05.0)
Load RC corner of view FuncMax

Begin Power Analysis

          1.08V	    VDD
             0V	    VSS

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3376.27MB/6040.76MB/3472.46MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3376.27MB/6040.76MB/3472.46MB)

Begin Processing Timing Window Data for Power Calculation

clk(57.1429MHz) CK: assigning clock clk to net clk
mclk(18.4332MHz) CK: assigning clock mclk to net mclk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3378.34MB/6040.76MB/3472.46MB)

** WARN:  (VOLTUS_POWR-1784): The SDC clock frequency 57.1429MHz is being overwritten with the VCD clock frequency 76.9231MHz for the clock 'clk' associated with the net
'clk' from the TCF file. If the SDC clock frequency is required for static power calculation, use the command
'set_switching_activity -clock <clock name> -scale_factor <num>' to scale frequency of this clock.

** WARN:  (VOLTUS_POWR-1784): The SDC clock frequency 18.4332MHz is being overwritten with the VCD clock frequency 18.4318MHz for the clock 'mclk' associated with the net
'mclk' from the TCF file. If the SDC clock frequency is required for static power calculation, use the command
'set_switching_activity -clock <clock name> -scale_factor <num>' to scale frequency of this clock.

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3378.77MB/6040.76MB/3472.46MB)

Begin Processing Signal Activity


Starting Levelizing
2025-May-04 13:59:26 (2025-May-04 10:59:26 GMT)
2025-May-04 13:59:26 (2025-May-04 10:59:26 GMT): 10%
2025-May-04 13:59:26 (2025-May-04 10:59:26 GMT): 20%
2025-May-04 13:59:26 (2025-May-04 10:59:26 GMT): 30%
2025-May-04 13:59:26 (2025-May-04 10:59:26 GMT): 40%
2025-May-04 13:59:26 (2025-May-04 10:59:26 GMT): 50%
2025-May-04 13:59:26 (2025-May-04 10:59:26 GMT): 60%
2025-May-04 13:59:26 (2025-May-04 10:59:26 GMT): 70%
2025-May-04 13:59:26 (2025-May-04 10:59:26 GMT): 80%
2025-May-04 13:59:26 (2025-May-04 10:59:26 GMT): 90%

Finished Levelizing
2025-May-04 13:59:26 (2025-May-04 10:59:26 GMT)

Starting Activity Propagation
2025-May-04 13:59:26 (2025-May-04 10:59:26 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-May-04 13:59:28 (2025-May-04 10:59:28 GMT): 10%

Finished Activity Propagation
2025-May-04 13:59:30 (2025-May-04 10:59:30 GMT)

Activity annotation summary:
        Primary Inputs : 49/72 = 68.0556%
          Flop outputs : 1739/30601 = 5.68282%
  Memory/Macro outputs : 0/0 = 0%
      Tristate outputs : 0/0 = 0%
            Total Nets : 1846/55044 = 3.35368%

Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=3380.09MB/6040.76MB/3472.46MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-May-04 13:59:30 (2025-May-04 10:59:30 GMT)
2025-May-04 13:59:32 (2025-May-04 10:59:32 GMT): 10%
2025-May-04 13:59:33 (2025-May-04 10:59:33 GMT): 20%
2025-May-04 13:59:33 (2025-May-04 10:59:33 GMT): 30%
2025-May-04 13:59:33 (2025-May-04 10:59:33 GMT): 40%
2025-May-04 13:59:34 (2025-May-04 10:59:34 GMT): 50%
2025-May-04 13:59:34 (2025-May-04 10:59:34 GMT): 60%
2025-May-04 13:59:34 (2025-May-04 10:59:34 GMT): 70%
2025-May-04 13:59:35 (2025-May-04 10:59:35 GMT): 80%
2025-May-04 13:59:35 (2025-May-04 10:59:35 GMT): 90%

Finished Calculating power
2025-May-04 13:59:35 (2025-May-04 10:59:35 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:13, real=0:00:04, mem(process/total/peak)=3384.39MB/6088.78MB/3472.46MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3384.44MB/6088.78MB/3472.46MB)

Ended Power Analysis: (cpu=0:00:19, real=0:00:11, mem(process/total/peak)=3384.59MB/6088.78MB/3472.46MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3384.59MB/6088.78MB/3472.46MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        5.91559897 	   49.7653%
Total Switching Power:       3.52356300 	   29.6422%
Total Leakage Power:         2.44782726 	   20.5925%
Total Power:                11.88698924
-----------------------------------------------------------------------------------------
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=3386.79MB/6088.78MB/3472.46MB)


Output file is reports/6_innovus_audioport_postlayout_power.txt
@file 375:
@file 376: # Timing
@file 377:
@@file 378: write_sdc ${RESULTS_DIR}/${DESIGN_NAME}_postlayout.sdc
@file 379:
@@file 380: set_db timing_analysis_type single
@@file 381: set_db timing_analysis_check_type setup
@@file 382: set_db timing_analysis_clock_propagation_mode sdc_control
@file 383:
@file 384: set timing_rpt ${REPORTS_DIR}/6_innovus_${DESIGN_NAME}_postlayout_timing_setup.txt
@file 385: file delete -force $timing_rpt
@@file 386: foreach_in_collection g [get_path_groups] { report_timing -group [get_object_name $g] >> $timing_rpt }
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=4380.38 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=4380.38)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 55361
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4465.12 CPU=0:00:15.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4465.12 CPU=0:00:17.7 REAL=0:00:06.0)
@file 387:
@@file 388: set_db timing_analysis_check_type hold
@@file 389: set_db timing_analysis_clock_propagation_mode sdc_control
@file 390:
@file 391: set timing_rpt ${REPORTS_DIR}/6_innovus_${DESIGN_NAME}_postlayout_timing_hold.txt
@file 392: file delete -force $timing_rpt
@@file 393: foreach_in_collection g [get_path_groups] { report_timing -group [get_object_name $g] >> $timing_rpt }
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: audioport
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (4 T). (MEM=4429.61)
Total number of fetched objects 55361
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4433.12 CPU=0:00:15.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=4433.12 CPU=0:00:17.3 REAL=0:00:05.0)
@file 394:
@file 395:
@file 396: # Clock trees
@@file 397: report_clock_trees -summary -out_file ${REPORTS_DIR}/6_innovus_${DESIGN_NAME}_postlayout_clock_report.txt
Clock tree timing engine global stage delay update for WorstDelayCorner:setup.early...
Clock tree timing engine global stage delay update for WorstDelayCorner:setup.early done. (took cpu=0:00:01.7 real=0:00:00.5)
Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late...
Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late done. (took cpu=0:00:01.1 real=0:00:00.3)
Clock tree timing engine global stage delay update for BestDelayCorner:hold.early...
Clock tree timing engine global stage delay update for BestDelayCorner:hold.early done. (took cpu=0:00:01.1 real=0:00:00.3)
Clock tree timing engine global stage delay update for BestDelayCorner:hold.late...
Clock tree timing engine global stage delay update for BestDelayCorner:hold.late done. (took cpu=0:00:01.0 real=0:00:00.3)
@@file 398: report_skew_groups -summary -out_file ${REPORTS_DIR}/6_innovus_${DESIGN_NAME}_postlayout_clock_skew_groups.txt
Clock tree timing engine global stage delay update for WorstDelayCorner:setup.early...
Clock tree timing engine global stage delay update for WorstDelayCorner:setup.early done. (took cpu=0:00:01.6 real=0:00:00.4)
Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late...
Clock tree timing engine global stage delay update for WorstDelayCorner:setup.late done. (took cpu=0:00:01.1 real=0:00:00.3)
Clock tree timing engine global stage delay update for BestDelayCorner:hold.early...
Clock tree timing engine global stage delay update for BestDelayCorner:hold.early done. (took cpu=0:00:01.0 real=0:00:00.3)
Clock tree timing engine global stage delay update for BestDelayCorner:hold.late...
Clock tree timing engine global stage delay update for BestDelayCorner:hold.late done. (took cpu=0:00:01.1 real=0:00:00.3)
@file 399:
@file 400: set systemTime [clock seconds]
@file 401: puts "Script end time: [clock format $systemTime -format %H:%M:%S]"
Script end time: 14:00:00
@file 402:
@file 403: ################################################################
@file 404: # End of script.
@file 405: ################################################################
@file 406:
@file 407: if {[lindex [gui_get_ui] 0] == "main"} {
@@file 408: gui_show
@@file 409: gui_fit
@@file 410: gui_redraw
@file 411: }
@file 414:
#@ End verbose source: scripts/innovus_layout.tcl
@innovus 2> 