Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec 11 00:40:28 2024
| Host         : eecs-digital-43 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -6.148ns  (required time - arrival time)
  Source:                 memio/osc_data_out_reg[0][6]_psbram_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100_pass_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_red/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.742ns period=13.483ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.112ns  (clk_pixel_clk_wiz_0 rise@310.112ns - clk_100_pass_clk_wiz_0 rise@310.000ns)
  Data Path Delay:        5.962ns  (logic 1.324ns (22.207%)  route 4.638ns (77.793%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 308.564 - 310.112 ) 
    Source Clock Delay      (SCD):    -1.027ns = ( 308.973 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_pass_clk_wiz_0 rise edge)
                                                    310.000   310.000 r  
    N15                                               0.000   310.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   310.000    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440   311.440 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233   312.673    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025   305.648 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666   307.314    wizard_hdmi/clk_100_pass_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   307.410 r  wizard_hdmi/clkout1_buf/O
                         net (fo=656, estimated)      1.563   308.973    memio/clk_100_pass
    SLICE_X11Y33         FDRE                                         r  memio/osc_data_out_reg[0][6]_psbram_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456   309.429 f  memio/osc_data_out_reg[0][6]_psbram_replica_1/Q
                         net (fo=11, estimated)       0.862   310.291    memio/oscillator_ram/ram_data_b[6]_alias_repN_1_alias
    SLICE_X10Y31         LUT6 (Prop_lut6_I0_O)        0.124   310.415 f  memio/oscillator_ram/tally[1]_i_13/O
                         net (fo=1, estimated)        0.671   311.086    memio/oscillator_ram/tally[1]_i_13_n_0
    SLICE_X8Y31          LUT6 (Prop_lut6_I1_O)        0.124   311.210 r  memio/oscillator_ram/tally[1]_i_5/O
                         net (fo=22, estimated)       0.375   311.585    memio/oscillator_ram/tally[1]_i_5_n_0
    SLICE_X8Y32          LUT5 (Prop_lut5_I0_O)        0.124   311.709 r  memio/oscillator_ram/tally[1]_i_8/O
                         net (fo=10, estimated)       0.637   312.346    memio/oscillator_ram/tally[1]_i_8_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I3_O)        0.124   312.470 r  memio/oscillator_ram/tally[3]_i_11/O
                         net (fo=16, estimated)       0.595   313.065    memio/oscillator_ram/BRAM_reg_0_3_2
    SLICE_X5Y34          LUT6 (Prop_lut6_I2_O)        0.124   313.189 r  memio/oscillator_ram/tally[2]_i_3_comp/O
                         net (fo=1, estimated)        0.932   314.121    memio/oscillator_ram/tally[2]_i_3_n_0
    SLICE_X7Y35          LUT5 (Prop_lut5_I3_O)        0.124   314.245 r  memio/oscillator_ram/tally[4]_i_5/O
                         net (fo=1, estimated)        0.566   314.811    memio/oscillator_ram/tally[4]_i_5_n_0
    SLICE_X5Y35          LUT6 (Prop_lut6_I2_O)        0.124   314.935 r  memio/oscillator_ram/tally[4]_i_2/O
                         net (fo=1, routed)           0.000   314.935    tmds_red/D[3]
    SLICE_X5Y35          FDRE                                         r  tmds_red/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                    310.112   310.112 r  
    N15                                               0.000   310.112 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   310.112    wizard_hdmi/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370   311.483 r  wizard_hdmi/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171   312.654    wizard_hdmi/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.279   305.375 r  wizard_hdmi/mmcm_adv_inst/CLKOUT1
                         net (fo=1, estimated)        1.583   306.958    wizard_hdmi/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   307.049 r  wizard_hdmi/clkout2_buf/O
                         net (fo=64, estimated)       1.515   308.564    tmds_red/clk_pixel
    SLICE_X5Y35          FDRE                                         r  tmds_red/tally_reg[4]/C
                         clock pessimism              0.386   308.949    
                         clock uncertainty           -0.193   308.756    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)        0.031   308.787    tmds_red/tally_reg[4]
  -------------------------------------------------------------------
                         required time                        308.787    
                         arrival time                        -314.935    
  -------------------------------------------------------------------
                         slack                                 -6.148    




