digraph "main_cfg"{
	label="main_cfg";


	// Define the nodes
	N1 [shape=rectangle, color=black,label="main"];
	N2 [shape=rectangle, color=black,label="exit"];
	N3 [shape=rectangle, color=black,label="  %1 = alloca %class.Base, align 8"];
	N4 [shape=rectangle, color=black,label="  %2 = alloca %class.Derived, align 8"];
	N5 [shape=rectangle, color=black,label="  call void @_ZN4BaseC2Ev(%class.Base* noundef nonnull align 8 dereferenceable(8) %1) #3, !dbg !876"];
	N6 [shape=rectangle, color=black,label="  call void @_ZN7DerivedC2Ev(%class.Derived* noundef nonnull align 8 dereferenceable(8) %2) #3, !dbg !878"];
	N7 [shape=rectangle, color=black,label="  call void @_Z12callFunctionP4Base(%class.Base* noundef %1), !dbg !879"];
	N8 [shape=rectangle, color=black,label="  %3 = bitcast %class.Derived* %2 to %class.Base*, !dbg !880"];
	N9 [shape=rectangle, color=black,label="  call void @_Z12callFunctionP4Base(%class.Base* noundef %3), !dbg !881"];
	N10 [shape=rectangle, color=black,label="  ret i32 0, !dbg !882"];


	// Define the edges
	N1 -> N3[color=black,label=""];
	N3 -> N4[color=black,label=""];
	N4 -> N5[color=black,label=""];
	N5 -> N6[color=black,label=""];
	N6 -> N7[color=black,label=""];
	N7 -> N8[color=black,label=""];
	N8 -> N9[color=black,label=""];
	N9 -> N10[color=black,label=""];
	N10 -> N2[color=black,label=""];
}
