
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//flock_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401598 <.init>:
  401598:	stp	x29, x30, [sp, #-16]!
  40159c:	mov	x29, sp
  4015a0:	bl	402304 <ferror@plt+0x964>
  4015a4:	ldp	x29, x30, [sp], #16
  4015a8:	ret

Disassembly of section .plt:

00000000004015b0 <memcpy@plt-0x20>:
  4015b0:	stp	x16, x30, [sp, #-16]!
  4015b4:	adrp	x16, 415000 <ferror@plt+0x13660>
  4015b8:	ldr	x17, [x16, #4088]
  4015bc:	add	x16, x16, #0xff8
  4015c0:	br	x17
  4015c4:	nop
  4015c8:	nop
  4015cc:	nop

00000000004015d0 <memcpy@plt>:
  4015d0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4015d4:	ldr	x17, [x16]
  4015d8:	add	x16, x16, #0x0
  4015dc:	br	x17

00000000004015e0 <_exit@plt>:
  4015e0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4015e4:	ldr	x17, [x16, #8]
  4015e8:	add	x16, x16, #0x8
  4015ec:	br	x17

00000000004015f0 <strtoul@plt>:
  4015f0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4015f4:	ldr	x17, [x16, #16]
  4015f8:	add	x16, x16, #0x10
  4015fc:	br	x17

0000000000401600 <strlen@plt>:
  401600:	adrp	x16, 416000 <ferror@plt+0x14660>
  401604:	ldr	x17, [x16, #24]
  401608:	add	x16, x16, #0x18
  40160c:	br	x17

0000000000401610 <fputs@plt>:
  401610:	adrp	x16, 416000 <ferror@plt+0x14660>
  401614:	ldr	x17, [x16, #32]
  401618:	add	x16, x16, #0x20
  40161c:	br	x17

0000000000401620 <exit@plt>:
  401620:	adrp	x16, 416000 <ferror@plt+0x14660>
  401624:	ldr	x17, [x16, #40]
  401628:	add	x16, x16, #0x28
  40162c:	br	x17

0000000000401630 <dup@plt>:
  401630:	adrp	x16, 416000 <ferror@plt+0x14660>
  401634:	ldr	x17, [x16, #48]
  401638:	add	x16, x16, #0x30
  40163c:	br	x17

0000000000401640 <strtoimax@plt>:
  401640:	adrp	x16, 416000 <ferror@plt+0x14660>
  401644:	ldr	x17, [x16, #56]
  401648:	add	x16, x16, #0x38
  40164c:	br	x17

0000000000401650 <strtod@plt>:
  401650:	adrp	x16, 416000 <ferror@plt+0x14660>
  401654:	ldr	x17, [x16, #64]
  401658:	add	x16, x16, #0x40
  40165c:	br	x17

0000000000401660 <sysinfo@plt>:
  401660:	adrp	x16, 416000 <ferror@plt+0x14660>
  401664:	ldr	x17, [x16, #72]
  401668:	add	x16, x16, #0x48
  40166c:	br	x17

0000000000401670 <__cxa_atexit@plt>:
  401670:	adrp	x16, 416000 <ferror@plt+0x14660>
  401674:	ldr	x17, [x16, #80]
  401678:	add	x16, x16, #0x50
  40167c:	br	x17

0000000000401680 <fputc@plt>:
  401680:	adrp	x16, 416000 <ferror@plt+0x14660>
  401684:	ldr	x17, [x16, #88]
  401688:	add	x16, x16, #0x58
  40168c:	br	x17

0000000000401690 <clock_gettime@plt>:
  401690:	adrp	x16, 416000 <ferror@plt+0x14660>
  401694:	ldr	x17, [x16, #96]
  401698:	add	x16, x16, #0x60
  40169c:	br	x17

00000000004016a0 <fork@plt>:
  4016a0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4016a4:	ldr	x17, [x16, #104]
  4016a8:	add	x16, x16, #0x68
  4016ac:	br	x17

00000000004016b0 <snprintf@plt>:
  4016b0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4016b4:	ldr	x17, [x16, #112]
  4016b8:	add	x16, x16, #0x70
  4016bc:	br	x17

00000000004016c0 <localeconv@plt>:
  4016c0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4016c4:	ldr	x17, [x16, #120]
  4016c8:	add	x16, x16, #0x78
  4016cc:	br	x17

00000000004016d0 <fileno@plt>:
  4016d0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4016d4:	ldr	x17, [x16, #128]
  4016d8:	add	x16, x16, #0x80
  4016dc:	br	x17

00000000004016e0 <signal@plt>:
  4016e0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4016e4:	ldr	x17, [x16, #136]
  4016e8:	add	x16, x16, #0x88
  4016ec:	br	x17

00000000004016f0 <timer_settime@plt>:
  4016f0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4016f4:	ldr	x17, [x16, #144]
  4016f8:	add	x16, x16, #0x90
  4016fc:	br	x17

0000000000401700 <malloc@plt>:
  401700:	adrp	x16, 416000 <ferror@plt+0x14660>
  401704:	ldr	x17, [x16, #152]
  401708:	add	x16, x16, #0x98
  40170c:	br	x17

0000000000401710 <open@plt>:
  401710:	adrp	x16, 416000 <ferror@plt+0x14660>
  401714:	ldr	x17, [x16, #160]
  401718:	add	x16, x16, #0xa0
  40171c:	br	x17

0000000000401720 <sigemptyset@plt>:
  401720:	adrp	x16, 416000 <ferror@plt+0x14660>
  401724:	ldr	x17, [x16, #168]
  401728:	add	x16, x16, #0xa8
  40172c:	br	x17

0000000000401730 <strncmp@plt>:
  401730:	adrp	x16, 416000 <ferror@plt+0x14660>
  401734:	ldr	x17, [x16, #176]
  401738:	add	x16, x16, #0xb0
  40173c:	br	x17

0000000000401740 <bindtextdomain@plt>:
  401740:	adrp	x16, 416000 <ferror@plt+0x14660>
  401744:	ldr	x17, [x16, #184]
  401748:	add	x16, x16, #0xb8
  40174c:	br	x17

0000000000401750 <__libc_start_main@plt>:
  401750:	adrp	x16, 416000 <ferror@plt+0x14660>
  401754:	ldr	x17, [x16, #192]
  401758:	add	x16, x16, #0xc0
  40175c:	br	x17

0000000000401760 <fgetc@plt>:
  401760:	adrp	x16, 416000 <ferror@plt+0x14660>
  401764:	ldr	x17, [x16, #200]
  401768:	add	x16, x16, #0xc8
  40176c:	br	x17

0000000000401770 <flock@plt>:
  401770:	adrp	x16, 416000 <ferror@plt+0x14660>
  401774:	ldr	x17, [x16, #208]
  401778:	add	x16, x16, #0xd0
  40177c:	br	x17

0000000000401780 <gettimeofday@plt>:
  401780:	adrp	x16, 416000 <ferror@plt+0x14660>
  401784:	ldr	x17, [x16, #216]
  401788:	add	x16, x16, #0xd8
  40178c:	br	x17

0000000000401790 <strdup@plt>:
  401790:	adrp	x16, 416000 <ferror@plt+0x14660>
  401794:	ldr	x17, [x16, #224]
  401798:	add	x16, x16, #0xe0
  40179c:	br	x17

00000000004017a0 <close@plt>:
  4017a0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4017a4:	ldr	x17, [x16, #232]
  4017a8:	add	x16, x16, #0xe8
  4017ac:	br	x17

00000000004017b0 <sigaction@plt>:
  4017b0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4017b4:	ldr	x17, [x16, #240]
  4017b8:	add	x16, x16, #0xf0
  4017bc:	br	x17

00000000004017c0 <__gmon_start__@plt>:
  4017c0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4017c4:	ldr	x17, [x16, #248]
  4017c8:	add	x16, x16, #0xf8
  4017cc:	br	x17

00000000004017d0 <strtoumax@plt>:
  4017d0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4017d4:	ldr	x17, [x16, #256]
  4017d8:	add	x16, x16, #0x100
  4017dc:	br	x17

00000000004017e0 <abort@plt>:
  4017e0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4017e4:	ldr	x17, [x16, #264]
  4017e8:	add	x16, x16, #0x108
  4017ec:	br	x17

00000000004017f0 <timer_create@plt>:
  4017f0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4017f4:	ldr	x17, [x16, #272]
  4017f8:	add	x16, x16, #0x110
  4017fc:	br	x17

0000000000401800 <access@plt>:
  401800:	adrp	x16, 416000 <ferror@plt+0x14660>
  401804:	ldr	x17, [x16, #280]
  401808:	add	x16, x16, #0x118
  40180c:	br	x17

0000000000401810 <textdomain@plt>:
  401810:	adrp	x16, 416000 <ferror@plt+0x14660>
  401814:	ldr	x17, [x16, #288]
  401818:	add	x16, x16, #0x120
  40181c:	br	x17

0000000000401820 <getopt_long@plt>:
  401820:	adrp	x16, 416000 <ferror@plt+0x14660>
  401824:	ldr	x17, [x16, #296]
  401828:	add	x16, x16, #0x128
  40182c:	br	x17

0000000000401830 <execvp@plt>:
  401830:	adrp	x16, 416000 <ferror@plt+0x14660>
  401834:	ldr	x17, [x16, #304]
  401838:	add	x16, x16, #0x130
  40183c:	br	x17

0000000000401840 <strcmp@plt>:
  401840:	adrp	x16, 416000 <ferror@plt+0x14660>
  401844:	ldr	x17, [x16, #312]
  401848:	add	x16, x16, #0x138
  40184c:	br	x17

0000000000401850 <warn@plt>:
  401850:	adrp	x16, 416000 <ferror@plt+0x14660>
  401854:	ldr	x17, [x16, #320]
  401858:	add	x16, x16, #0x140
  40185c:	br	x17

0000000000401860 <__ctype_b_loc@plt>:
  401860:	adrp	x16, 416000 <ferror@plt+0x14660>
  401864:	ldr	x17, [x16, #328]
  401868:	add	x16, x16, #0x148
  40186c:	br	x17

0000000000401870 <strtol@plt>:
  401870:	adrp	x16, 416000 <ferror@plt+0x14660>
  401874:	ldr	x17, [x16, #336]
  401878:	add	x16, x16, #0x150
  40187c:	br	x17

0000000000401880 <free@plt>:
  401880:	adrp	x16, 416000 <ferror@plt+0x14660>
  401884:	ldr	x17, [x16, #344]
  401888:	add	x16, x16, #0x158
  40188c:	br	x17

0000000000401890 <timer_delete@plt>:
  401890:	adrp	x16, 416000 <ferror@plt+0x14660>
  401894:	ldr	x17, [x16, #352]
  401898:	add	x16, x16, #0x160
  40189c:	br	x17

00000000004018a0 <vasprintf@plt>:
  4018a0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4018a4:	ldr	x17, [x16, #360]
  4018a8:	add	x16, x16, #0x168
  4018ac:	br	x17

00000000004018b0 <strndup@plt>:
  4018b0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4018b4:	ldr	x17, [x16, #368]
  4018b8:	add	x16, x16, #0x170
  4018bc:	br	x17

00000000004018c0 <strspn@plt>:
  4018c0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4018c4:	ldr	x17, [x16, #376]
  4018c8:	add	x16, x16, #0x178
  4018cc:	br	x17

00000000004018d0 <strchr@plt>:
  4018d0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4018d4:	ldr	x17, [x16, #384]
  4018d8:	add	x16, x16, #0x180
  4018dc:	br	x17

00000000004018e0 <fflush@plt>:
  4018e0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4018e4:	ldr	x17, [x16, #392]
  4018e8:	add	x16, x16, #0x188
  4018ec:	br	x17

00000000004018f0 <warnx@plt>:
  4018f0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4018f4:	ldr	x17, [x16, #400]
  4018f8:	add	x16, x16, #0x190
  4018fc:	br	x17

0000000000401900 <dcgettext@plt>:
  401900:	adrp	x16, 416000 <ferror@plt+0x14660>
  401904:	ldr	x17, [x16, #408]
  401908:	add	x16, x16, #0x198
  40190c:	br	x17

0000000000401910 <errx@plt>:
  401910:	adrp	x16, 416000 <ferror@plt+0x14660>
  401914:	ldr	x17, [x16, #416]
  401918:	add	x16, x16, #0x1a0
  40191c:	br	x17

0000000000401920 <strcspn@plt>:
  401920:	adrp	x16, 416000 <ferror@plt+0x14660>
  401924:	ldr	x17, [x16, #424]
  401928:	add	x16, x16, #0x1a8
  40192c:	br	x17

0000000000401930 <printf@plt>:
  401930:	adrp	x16, 416000 <ferror@plt+0x14660>
  401934:	ldr	x17, [x16, #432]
  401938:	add	x16, x16, #0x1b0
  40193c:	br	x17

0000000000401940 <__errno_location@plt>:
  401940:	adrp	x16, 416000 <ferror@plt+0x14660>
  401944:	ldr	x17, [x16, #440]
  401948:	add	x16, x16, #0x1b8
  40194c:	br	x17

0000000000401950 <getenv@plt>:
  401950:	adrp	x16, 416000 <ferror@plt+0x14660>
  401954:	ldr	x17, [x16, #448]
  401958:	add	x16, x16, #0x1c0
  40195c:	br	x17

0000000000401960 <waitpid@plt>:
  401960:	adrp	x16, 416000 <ferror@plt+0x14660>
  401964:	ldr	x17, [x16, #456]
  401968:	add	x16, x16, #0x1c8
  40196c:	br	x17

0000000000401970 <fprintf@plt>:
  401970:	adrp	x16, 416000 <ferror@plt+0x14660>
  401974:	ldr	x17, [x16, #464]
  401978:	add	x16, x16, #0x1d0
  40197c:	br	x17

0000000000401980 <err@plt>:
  401980:	adrp	x16, 416000 <ferror@plt+0x14660>
  401984:	ldr	x17, [x16, #472]
  401988:	add	x16, x16, #0x1d8
  40198c:	br	x17

0000000000401990 <setlocale@plt>:
  401990:	adrp	x16, 416000 <ferror@plt+0x14660>
  401994:	ldr	x17, [x16, #480]
  401998:	add	x16, x16, #0x1e0
  40199c:	br	x17

00000000004019a0 <ferror@plt>:
  4019a0:	adrp	x16, 416000 <ferror@plt+0x14660>
  4019a4:	ldr	x17, [x16, #488]
  4019a8:	add	x16, x16, #0x1e8
  4019ac:	br	x17

Disassembly of section .text:

00000000004019b0 <.text>:
  4019b0:	stp	x29, x30, [sp, #-256]!
  4019b4:	mov	x29, sp
  4019b8:	stp	x19, x20, [sp, #16]
  4019bc:	mov	w20, w0
  4019c0:	mov	x19, x1
  4019c4:	mov	w0, #0x6                   	// #6
  4019c8:	adrp	x1, 404000 <ferror@plt+0x2660>
  4019cc:	add	x1, x1, #0x202
  4019d0:	stp	x21, x22, [sp, #32]
  4019d4:	adrp	x21, 404000 <ferror@plt+0x2660>
  4019d8:	stp	x23, x24, [sp, #48]
  4019dc:	add	x21, x21, #0x3c
  4019e0:	stp	x25, x26, [sp, #64]
  4019e4:	stp	x27, x28, [sp, #80]
  4019e8:	str	wzr, [sp, #140]
  4019ec:	bl	401990 <setlocale@plt>
  4019f0:	adrp	x1, 404000 <ferror@plt+0x2660>
  4019f4:	add	x1, x1, #0x2a
  4019f8:	mov	x0, x21
  4019fc:	bl	401740 <bindtextdomain@plt>
  401a00:	mov	x0, x21
  401a04:	bl	401810 <textdomain@plt>
  401a08:	adrp	x0, 402000 <ferror@plt+0x660>
  401a0c:	add	x0, x0, #0x468
  401a10:	bl	403fb8 <ferror@plt+0x2618>
  401a14:	mov	w0, #0x40                  	// #64
  401a18:	bl	4029ac <ferror@plt+0x100c>
  401a1c:	cmp	w20, #0x1
  401a20:	b.gt	401a74 <ferror@plt+0xd4>
  401a24:	adrp	x1, 404000 <ferror@plt+0x2660>
  401a28:	add	x1, x1, #0x47
  401a2c:	mov	w2, #0x5                   	// #5
  401a30:	mov	x0, #0x0                   	// #0
  401a34:	bl	401900 <dcgettext@plt>
  401a38:	bl	4018f0 <warnx@plt>
  401a3c:	adrp	x0, 416000 <ferror@plt+0x14660>
  401a40:	mov	w2, #0x5                   	// #5
  401a44:	adrp	x1, 404000 <ferror@plt+0x2660>
  401a48:	add	x1, x1, #0x5c
  401a4c:	ldr	x19, [x0, #584]
  401a50:	mov	x0, #0x0                   	// #0
  401a54:	bl	401900 <dcgettext@plt>
  401a58:	adrp	x1, 416000 <ferror@plt+0x14660>
  401a5c:	ldr	x2, [x1, #624]
  401a60:	mov	x1, x0
  401a64:	mov	x0, x19
  401a68:	bl	401970 <fprintf@plt>
  401a6c:	mov	w0, #0x40                  	// #64
  401a70:	b	401c14 <ferror@plt+0x274>
  401a74:	adrp	x0, 416000 <ferror@plt+0x14660>
  401a78:	adrp	x21, 404000 <ferror@plt+0x2660>
  401a7c:	adrp	x28, 404000 <ferror@plt+0x2660>
  401a80:	add	x21, x21, #0x658
  401a84:	add	x28, x28, #0x44f
  401a88:	str	wzr, [x0, #616]
  401a8c:	mov	w24, #0x1                   	// #1
  401a90:	mov	w22, #0x0                   	// #0
  401a94:	mov	w26, #0x0                   	// #0
  401a98:	mov	w27, #0x0                   	// #0
  401a9c:	mov	w23, #0x2                   	// #2
  401aa0:	mov	w25, #0x0                   	// #0
  401aa4:	str	wzr, [sp, #100]
  401aa8:	stp	xzr, xzr, [sp, #192]
  401aac:	stp	xzr, xzr, [sp, #208]
  401ab0:	add	x4, sp, #0x90
  401ab4:	mov	x3, x21
  401ab8:	mov	x2, x28
  401abc:	mov	x1, x19
  401ac0:	mov	w0, w20
  401ac4:	bl	401820 <getopt_long@plt>
  401ac8:	cmn	w0, #0x1
  401acc:	b.ne	401afc <ferror@plt+0x15c>  // b.any
  401ad0:	ldr	w0, [sp, #100]
  401ad4:	tst	w0, w26
  401ad8:	b.eq	401e58 <ferror@plt+0x4b8>  // b.none
  401adc:	adrp	x1, 404000 <ferror@plt+0x2660>
  401ae0:	add	x1, x1, #0x45f
  401ae4:	mov	w2, #0x5                   	// #5
  401ae8:	mov	x0, #0x0                   	// #0
  401aec:	bl	401900 <dcgettext@plt>
  401af0:	mov	x1, x0
  401af4:	mov	w0, #0x40                  	// #64
  401af8:	bl	401910 <errx@plt>
  401afc:	cmp	w0, #0x6f
  401b00:	b.gt	401b80 <ferror@plt+0x1e0>
  401b04:	cmp	w0, #0x64
  401b08:	b.gt	401b54 <ferror@plt+0x1b4>
  401b0c:	cmp	w0, #0x46
  401b10:	b.eq	401e3c <ferror@plt+0x49c>  // b.none
  401b14:	cmp	w0, #0x56
  401b18:	b.eq	401be8 <ferror@plt+0x248>  // b.none
  401b1c:	cmp	w0, #0x45
  401b20:	b.ne	401a3c <ferror@plt+0x9c>  // b.any
  401b24:	adrp	x0, 416000 <ferror@plt+0x14660>
  401b28:	mov	w2, #0x5                   	// #5
  401b2c:	adrp	x1, 404000 <ferror@plt+0x2660>
  401b30:	add	x1, x1, #0x99
  401b34:	ldr	x24, [x0, #592]
  401b38:	mov	x0, #0x0                   	// #0
  401b3c:	bl	401900 <dcgettext@plt>
  401b40:	mov	x1, x0
  401b44:	mov	x0, x24
  401b48:	bl	403080 <ferror@plt+0x16e0>
  401b4c:	mov	w24, w0
  401b50:	b	401ab0 <ferror@plt+0x110>
  401b54:	sub	w0, w0, #0x65
  401b58:	cmp	w0, #0xa
  401b5c:	b.hi	401a3c <ferror@plt+0x9c>  // b.pmore
  401b60:	adrp	x1, 404000 <ferror@plt+0x2660>
  401b64:	add	x1, x1, #0x618
  401b68:	ldrh	w0, [x1, w0, uxtw #1]
  401b6c:	adr	x1, 401b78 <ferror@plt+0x1d8>
  401b70:	add	x0, x1, w0, sxth #2
  401b74:	br	x0
  401b78:	mov	w23, #0x2                   	// #2
  401b7c:	b	401ab0 <ferror@plt+0x110>
  401b80:	sub	w0, w0, #0x73
  401b84:	cmp	w0, #0xd
  401b88:	b.hi	401a3c <ferror@plt+0x9c>  // b.pmore
  401b8c:	adrp	x1, 404000 <ferror@plt+0x2660>
  401b90:	add	x1, x1, #0x630
  401b94:	ldrh	w0, [x1, w0, uxtw #1]
  401b98:	adr	x1, 401ba4 <ferror@plt+0x204>
  401b9c:	add	x0, x1, w0, sxth #2
  401ba0:	br	x0
  401ba4:	mov	w27, #0x4                   	// #4
  401ba8:	b	401ab0 <ferror@plt+0x110>
  401bac:	adrp	x0, 416000 <ferror@plt+0x14660>
  401bb0:	mov	w2, #0x5                   	// #5
  401bb4:	adrp	x1, 404000 <ferror@plt+0x2660>
  401bb8:	add	x1, x1, #0x83
  401bbc:	ldr	x25, [x0, #592]
  401bc0:	mov	x0, #0x0                   	// #0
  401bc4:	bl	401900 <dcgettext@plt>
  401bc8:	mov	x2, x0
  401bcc:	add	x1, sp, #0xd0
  401bd0:	mov	x0, x25
  401bd4:	mov	w25, #0x1                   	// #1
  401bd8:	bl	403390 <ferror@plt+0x19f0>
  401bdc:	b	401ab0 <ferror@plt+0x110>
  401be0:	mov	w22, #0x1                   	// #1
  401be4:	b	401ab0 <ferror@plt+0x110>
  401be8:	mov	w2, #0x5                   	// #5
  401bec:	adrp	x1, 404000 <ferror@plt+0x2660>
  401bf0:	mov	x0, #0x0                   	// #0
  401bf4:	add	x1, x1, #0xab
  401bf8:	bl	401900 <dcgettext@plt>
  401bfc:	adrp	x1, 416000 <ferror@plt+0x14660>
  401c00:	adrp	x2, 404000 <ferror@plt+0x2660>
  401c04:	add	x2, x2, #0xb7
  401c08:	ldr	x1, [x1, #624]
  401c0c:	bl	401930 <printf@plt>
  401c10:	mov	w0, #0x0                   	// #0
  401c14:	bl	401620 <exit@plt>
  401c18:	adrp	x19, 416000 <ferror@plt+0x14660>
  401c1c:	mov	w2, #0x5                   	// #5
  401c20:	adrp	x1, 404000 <ferror@plt+0x2660>
  401c24:	mov	x0, #0x0                   	// #0
  401c28:	add	x1, x1, #0xc9
  401c2c:	bl	401900 <dcgettext@plt>
  401c30:	ldr	x1, [x19, #608]
  401c34:	bl	401610 <fputs@plt>
  401c38:	mov	w2, #0x5                   	// #5
  401c3c:	adrp	x1, 404000 <ferror@plt+0x2660>
  401c40:	mov	x0, #0x0                   	// #0
  401c44:	add	x1, x1, #0xd2
  401c48:	bl	401900 <dcgettext@plt>
  401c4c:	adrp	x1, 416000 <ferror@plt+0x14660>
  401c50:	ldr	x1, [x1, #624]
  401c54:	bl	401930 <printf@plt>
  401c58:	ldr	x1, [x19, #608]
  401c5c:	mov	w0, #0xa                   	// #10
  401c60:	bl	401680 <fputc@plt>
  401c64:	mov	w2, #0x5                   	// #5
  401c68:	adrp	x1, 404000 <ferror@plt+0x2660>
  401c6c:	mov	x0, #0x0                   	// #0
  401c70:	add	x1, x1, #0x169
  401c74:	bl	401900 <dcgettext@plt>
  401c78:	ldr	x1, [x19, #608]
  401c7c:	bl	401610 <fputs@plt>
  401c80:	mov	w2, #0x5                   	// #5
  401c84:	adrp	x1, 404000 <ferror@plt+0x2660>
  401c88:	mov	x0, #0x0                   	// #0
  401c8c:	add	x1, x1, #0x190
  401c90:	bl	401900 <dcgettext@plt>
  401c94:	ldr	x1, [x19, #608]
  401c98:	bl	401610 <fputs@plt>
  401c9c:	mov	w2, #0x5                   	// #5
  401ca0:	adrp	x1, 404000 <ferror@plt+0x2660>
  401ca4:	mov	x0, #0x0                   	// #0
  401ca8:	add	x1, x1, #0x19b
  401cac:	bl	401900 <dcgettext@plt>
  401cb0:	ldr	x1, [x19, #608]
  401cb4:	bl	401610 <fputs@plt>
  401cb8:	mov	w2, #0x5                   	// #5
  401cbc:	adrp	x1, 404000 <ferror@plt+0x2660>
  401cc0:	mov	x0, #0x0                   	// #0
  401cc4:	add	x1, x1, #0x1c8
  401cc8:	bl	401900 <dcgettext@plt>
  401ccc:	ldr	x1, [x19, #608]
  401cd0:	bl	401610 <fputs@plt>
  401cd4:	mov	w2, #0x5                   	// #5
  401cd8:	adrp	x1, 404000 <ferror@plt+0x2660>
  401cdc:	mov	x0, #0x0                   	// #0
  401ce0:	add	x1, x1, #0x203
  401ce4:	bl	401900 <dcgettext@plt>
  401ce8:	ldr	x1, [x19, #608]
  401cec:	bl	401610 <fputs@plt>
  401cf0:	mov	w2, #0x5                   	// #5
  401cf4:	adrp	x1, 404000 <ferror@plt+0x2660>
  401cf8:	mov	x0, #0x0                   	// #0
  401cfc:	add	x1, x1, #0x22c
  401d00:	bl	401900 <dcgettext@plt>
  401d04:	ldr	x1, [x19, #608]
  401d08:	bl	401610 <fputs@plt>
  401d0c:	mov	w2, #0x5                   	// #5
  401d10:	adrp	x1, 404000 <ferror@plt+0x2660>
  401d14:	mov	x0, #0x0                   	// #0
  401d18:	add	x1, x1, #0x25d
  401d1c:	bl	401900 <dcgettext@plt>
  401d20:	ldr	x1, [x19, #608]
  401d24:	bl	401610 <fputs@plt>
  401d28:	mov	w2, #0x5                   	// #5
  401d2c:	adrp	x1, 404000 <ferror@plt+0x2660>
  401d30:	mov	x0, #0x0                   	// #0
  401d34:	add	x1, x1, #0x29a
  401d38:	bl	401900 <dcgettext@plt>
  401d3c:	ldr	x1, [x19, #608]
  401d40:	bl	401610 <fputs@plt>
  401d44:	mov	w2, #0x5                   	// #5
  401d48:	adrp	x1, 404000 <ferror@plt+0x2660>
  401d4c:	mov	x0, #0x0                   	// #0
  401d50:	add	x1, x1, #0x2e3
  401d54:	bl	401900 <dcgettext@plt>
  401d58:	ldr	x1, [x19, #608]
  401d5c:	bl	401610 <fputs@plt>
  401d60:	mov	w2, #0x5                   	// #5
  401d64:	adrp	x1, 404000 <ferror@plt+0x2660>
  401d68:	mov	x0, #0x0                   	// #0
  401d6c:	add	x1, x1, #0x32b
  401d70:	bl	401900 <dcgettext@plt>
  401d74:	ldr	x1, [x19, #608]
  401d78:	bl	401610 <fputs@plt>
  401d7c:	mov	w2, #0x5                   	// #5
  401d80:	adrp	x1, 404000 <ferror@plt+0x2660>
  401d84:	mov	x0, #0x0                   	// #0
  401d88:	add	x1, x1, #0x374
  401d8c:	bl	401900 <dcgettext@plt>
  401d90:	ldr	x1, [x19, #608]
  401d94:	bl	401610 <fputs@plt>
  401d98:	mov	w2, #0x5                   	// #5
  401d9c:	adrp	x1, 404000 <ferror@plt+0x2660>
  401da0:	mov	x0, #0x0                   	// #0
  401da4:	add	x1, x1, #0x3af
  401da8:	bl	401900 <dcgettext@plt>
  401dac:	ldr	x1, [x19, #608]
  401db0:	bl	401610 <fputs@plt>
  401db4:	ldr	x1, [x19, #608]
  401db8:	mov	w0, #0xa                   	// #10
  401dbc:	bl	401680 <fputc@plt>
  401dc0:	mov	w2, #0x5                   	// #5
  401dc4:	adrp	x1, 404000 <ferror@plt+0x2660>
  401dc8:	mov	x0, #0x0                   	// #0
  401dcc:	add	x1, x1, #0x3dd
  401dd0:	bl	401900 <dcgettext@plt>
  401dd4:	mov	x19, x0
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	adrp	x1, 404000 <ferror@plt+0x2660>
  401de0:	mov	x0, #0x0                   	// #0
  401de4:	add	x1, x1, #0x3ef
  401de8:	bl	401900 <dcgettext@plt>
  401dec:	mov	x4, x0
  401df0:	adrp	x3, 404000 <ferror@plt+0x2660>
  401df4:	add	x3, x3, #0x3ff
  401df8:	mov	x2, x19
  401dfc:	adrp	x1, 404000 <ferror@plt+0x2660>
  401e00:	adrp	x0, 404000 <ferror@plt+0x2660>
  401e04:	add	x1, x1, #0x40e
  401e08:	add	x0, x0, #0x41a
  401e0c:	bl	401930 <printf@plt>
  401e10:	mov	w2, #0x5                   	// #5
  401e14:	adrp	x1, 404000 <ferror@plt+0x2660>
  401e18:	mov	x0, #0x0                   	// #0
  401e1c:	add	x1, x1, #0x42b
  401e20:	bl	401900 <dcgettext@plt>
  401e24:	adrp	x1, 404000 <ferror@plt+0x2660>
  401e28:	add	x1, x1, #0x446
  401e2c:	bl	401930 <printf@plt>
  401e30:	b	401c10 <ferror@plt+0x270>
  401e34:	mov	w23, #0x1                   	// #1
  401e38:	b	401ab0 <ferror@plt+0x110>
  401e3c:	mov	w26, #0x1                   	// #1
  401e40:	b	401ab0 <ferror@plt+0x110>
  401e44:	mov	w23, #0x8                   	// #8
  401e48:	b	401ab0 <ferror@plt+0x110>
  401e4c:	mov	w0, #0x1                   	// #1
  401e50:	str	w0, [sp, #100]
  401e54:	b	401ab0 <ferror@plt+0x110>
  401e58:	adrp	x28, 416000 <ferror@plt+0x14660>
  401e5c:	ldr	w2, [x28, #600]
  401e60:	add	w0, w2, #0x1
  401e64:	cmp	w0, w20
  401e68:	sxtw	x0, w2
  401e6c:	b.ge	401fa4 <ferror@plt+0x604>  // b.tcont
  401e70:	add	x0, x0, #0x1
  401e74:	str	w2, [sp, #112]
  401e78:	add	x21, x19, x0, lsl #3
  401e7c:	ldr	x3, [x19, x0, lsl #3]
  401e80:	adrp	x0, 404000 <ferror@plt+0x2660>
  401e84:	add	x0, x0, #0x492
  401e88:	str	x0, [sp, #104]
  401e8c:	mov	x1, x0
  401e90:	mov	x0, x3
  401e94:	str	x3, [sp, #120]
  401e98:	bl	401840 <strcmp@plt>
  401e9c:	ldr	w2, [sp, #112]
  401ea0:	cbz	w0, 401ec4 <ferror@plt+0x524>
  401ea4:	ldr	x3, [sp, #120]
  401ea8:	adrp	x1, 404000 <ferror@plt+0x2660>
  401eac:	add	x1, x1, #0x495
  401eb0:	str	w2, [sp, #112]
  401eb4:	mov	x0, x3
  401eb8:	bl	401840 <strcmp@plt>
  401ebc:	ldr	w2, [sp, #112]
  401ec0:	cbnz	w0, 401f44 <ferror@plt+0x5a4>
  401ec4:	add	w2, w2, #0x3
  401ec8:	cmp	w2, w20
  401ecc:	b.eq	401efc <ferror@plt+0x55c>  // b.none
  401ed0:	mov	w2, #0x5                   	// #5
  401ed4:	adrp	x1, 404000 <ferror@plt+0x2660>
  401ed8:	mov	x0, #0x0                   	// #0
  401edc:	add	x1, x1, #0x49f
  401ee0:	bl	401900 <dcgettext@plt>
  401ee4:	mov	x1, x0
  401ee8:	ldrsw	x2, [x28, #600]
  401eec:	mov	w0, #0x40                  	// #64
  401ef0:	add	x2, x2, #0x1
  401ef4:	ldr	x2, [x19, x2, lsl #3]
  401ef8:	bl	401910 <errx@plt>
  401efc:	adrp	x0, 404000 <ferror@plt+0x2660>
  401f00:	add	x0, x0, #0x4c8
  401f04:	bl	401950 <getenv@plt>
  401f08:	str	x0, [sp, #224]
  401f0c:	cbz	x0, 401f18 <ferror@plt+0x578>
  401f10:	ldrsb	w0, [x0]
  401f14:	cbnz	w0, 401f24 <ferror@plt+0x584>
  401f18:	adrp	x0, 404000 <ferror@plt+0x2660>
  401f1c:	add	x0, x0, #0x4ce
  401f20:	str	x0, [sp, #224]
  401f24:	ldr	x0, [sp, #104]
  401f28:	str	x0, [sp, #232]
  401f2c:	ldrsw	x0, [x28, #600]
  401f30:	add	x21, sp, #0xe0
  401f34:	str	xzr, [sp, #248]
  401f38:	add	x0, x0, #0x2
  401f3c:	ldr	x0, [x19, x0, lsl #3]
  401f40:	str	x0, [sp, #240]
  401f44:	ldrsw	x0, [x28, #600]
  401f48:	add	x1, sp, #0x8c
  401f4c:	ldr	x20, [x19, x0, lsl #3]
  401f50:	mov	x0, x20
  401f54:	bl	4024dc <ferror@plt+0xb3c>
  401f58:	mov	w19, w0
  401f5c:	cbz	w25, 401ff8 <ferror@plt+0x658>
  401f60:	ldp	x0, x1, [sp, #208]
  401f64:	orr	x0, x0, x1
  401f68:	cbz	x0, 401ff0 <ferror@plt+0x650>
  401f6c:	adrp	x2, 402000 <ferror@plt+0x660>
  401f70:	add	x1, sp, #0xc0
  401f74:	add	x2, x2, #0x3e0
  401f78:	add	x0, sp, #0x98
  401f7c:	bl	4026e4 <ferror@plt+0xd44>
  401f80:	cbz	w0, 401ff8 <ferror@plt+0x658>
  401f84:	adrp	x1, 404000 <ferror@plt+0x2660>
  401f88:	add	x1, x1, #0x516
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	mov	x0, #0x0                   	// #0
  401f94:	bl	401900 <dcgettext@plt>
  401f98:	mov	x1, x0
  401f9c:	mov	w0, #0x47                  	// #71
  401fa0:	bl	401980 <err@plt>
  401fa4:	cmp	w2, w20
  401fa8:	b.ge	401fe0 <ferror@plt+0x640>  // b.tcont
  401fac:	ldr	x19, [x19, x0, lsl #3]
  401fb0:	mov	w2, #0x5                   	// #5
  401fb4:	adrp	x1, 404000 <ferror@plt+0x2660>
  401fb8:	mov	x0, #0x0                   	// #0
  401fbc:	add	x1, x1, #0x4d6
  401fc0:	bl	401900 <dcgettext@plt>
  401fc4:	mov	x20, #0x0                   	// #0
  401fc8:	mov	x1, x0
  401fcc:	mov	x21, #0x0                   	// #0
  401fd0:	mov	x0, x19
  401fd4:	bl	403080 <ferror@plt+0x16e0>
  401fd8:	mov	w19, w0
  401fdc:	b	401f5c <ferror@plt+0x5bc>
  401fe0:	adrp	x1, 404000 <ferror@plt+0x2660>
  401fe4:	mov	w2, #0x5                   	// #5
  401fe8:	add	x1, x1, #0x4ea
  401fec:	b	401ae8 <ferror@plt+0x148>
  401ff0:	mov	w25, #0x0                   	// #0
  401ff4:	mov	w27, #0x4                   	// #4
  401ff8:	cbz	w22, 402004 <ferror@plt+0x664>
  401ffc:	add	x0, sp, #0xa0
  402000:	bl	4026a0 <ferror@plt+0xd00>
  402004:	adrp	x0, 404000 <ferror@plt+0x2660>
  402008:	add	x0, x0, #0x64c
  40200c:	str	x0, [sp, #104]
  402010:	adrp	x0, 416000 <ferror@plt+0x14660>
  402014:	add	x0, x0, #0x27c
  402018:	str	x0, [sp, #112]
  40201c:	orr	w1, w23, w27
  402020:	mov	w0, w19
  402024:	bl	401770 <flock@plt>
  402028:	cbnz	w0, 4020ec <ferror@plt+0x74c>
  40202c:	cbz	w25, 402038 <ferror@plt+0x698>
  402030:	add	x0, sp, #0x98
  402034:	bl	4027a8 <ferror@plt+0xe08>
  402038:	cbz	w22, 40208c <ferror@plt+0x6ec>
  40203c:	add	x0, sp, #0xb0
  402040:	bl	4026a0 <ferror@plt+0xd00>
  402044:	ldp	x0, x3, [sp, #160]
  402048:	ldp	x23, x20, [sp, #176]
  40204c:	sub	x23, x23, x0
  402050:	subs	x20, x20, x3
  402054:	b.pl	402064 <ferror@plt+0x6c4>  // b.nfrst
  402058:	add	x20, x20, #0xf4, lsl #12
  40205c:	sub	x23, x23, #0x1
  402060:	add	x20, x20, #0x240
  402064:	mov	w2, #0x5                   	// #5
  402068:	adrp	x1, 404000 <ferror@plt+0x2660>
  40206c:	mov	x0, #0x0                   	// #0
  402070:	add	x1, x1, #0x562
  402074:	bl	401900 <dcgettext@plt>
  402078:	adrp	x1, 416000 <ferror@plt+0x14660>
  40207c:	mov	x3, x20
  402080:	mov	x2, x23
  402084:	ldr	x1, [x1, #624]
  402088:	bl	401930 <printf@plt>
  40208c:	str	wzr, [sp, #148]
  402090:	cbz	x21, 402294 <ferror@plt+0x8f4>
  402094:	mov	x1, #0x0                   	// #0
  402098:	mov	w0, #0x11                  	// #17
  40209c:	bl	4016e0 <signal@plt>
  4020a0:	cbz	w22, 4020c8 <ferror@plt+0x728>
  4020a4:	mov	w2, #0x5                   	// #5
  4020a8:	adrp	x1, 404000 <ferror@plt+0x2660>
  4020ac:	mov	x0, #0x0                   	// #0
  4020b0:	add	x1, x1, #0x58b
  4020b4:	bl	401900 <dcgettext@plt>
  4020b8:	adrp	x1, 416000 <ferror@plt+0x14660>
  4020bc:	ldr	x2, [x21]
  4020c0:	ldr	x1, [x1, #624]
  4020c4:	bl	401930 <printf@plt>
  4020c8:	cbnz	w26, 402204 <ferror@plt+0x864>
  4020cc:	bl	4016a0 <fork@plt>
  4020d0:	mov	w20, w0
  4020d4:	cmp	w0, #0x0
  4020d8:	b.ge	4021f0 <ferror@plt+0x850>  // b.tcont
  4020dc:	adrp	x1, 404000 <ferror@plt+0x2660>
  4020e0:	mov	w2, #0x5                   	// #5
  4020e4:	add	x1, x1, #0x59d
  4020e8:	b	401f90 <ferror@plt+0x5f0>
  4020ec:	bl	401940 <__errno_location@plt>
  4020f0:	mov	x28, x0
  4020f4:	ldr	w0, [x0]
  4020f8:	sub	w0, w0, #0x4
  4020fc:	cmp	w0, #0x7
  402100:	b.hi	4021d8 <ferror@plt+0x838>  // b.pmore
  402104:	ldr	x1, [sp, #104]
  402108:	ldrb	w0, [x1, w0, uxtw]
  40210c:	adr	x1, 402118 <ferror@plt+0x778>
  402110:	add	x0, x1, w0, sxtb #2
  402114:	br	x0
  402118:	cbz	w22, 402134 <ferror@plt+0x794>
  40211c:	adrp	x1, 404000 <ferror@plt+0x2660>
  402120:	add	x1, x1, #0x52a
  402124:	mov	w2, #0x5                   	// #5
  402128:	mov	x0, #0x0                   	// #0
  40212c:	bl	401900 <dcgettext@plt>
  402130:	bl	4018f0 <warnx@plt>
  402134:	mov	w0, w24
  402138:	b	401c14 <ferror@plt+0x274>
  40213c:	ldr	x0, [sp, #112]
  402140:	ldr	w0, [x0]
  402144:	cbz	w0, 40201c <ferror@plt+0x67c>
  402148:	cbz	w22, 402134 <ferror@plt+0x794>
  40214c:	adrp	x1, 404000 <ferror@plt+0x2660>
  402150:	mov	w2, #0x5                   	// #5
  402154:	add	x1, x1, #0x53d
  402158:	b	402128 <ferror@plt+0x788>
  40215c:	ldr	w0, [sp, #140]
  402160:	tbnz	w0, #1, 4021d8 <ferror@plt+0x838>
  402164:	cmp	x20, #0x0
  402168:	ccmp	w23, #0x1, #0x4, ne  // ne = any
  40216c:	b.eq	4021d8 <ferror@plt+0x838>  // b.none
  402170:	mov	x0, x20
  402174:	mov	w1, #0x6                   	// #6
  402178:	bl	401800 <access@plt>
  40217c:	cbz	w0, 4021ac <ferror@plt+0x80c>
  402180:	adrp	x0, 404000 <ferror@plt+0x2660>
  402184:	mov	x1, x20
  402188:	add	x0, x0, #0x12
  40218c:	bl	401850 <warn@plt>
  402190:	ldr	w0, [x28]
  402194:	mov	w1, #0x47                  	// #71
  402198:	cmp	w0, #0x25
  40219c:	ccmp	w0, #0xc, #0x4, ne  // ne = any
  4021a0:	mov	w0, #0x41                  	// #65
  4021a4:	csel	w0, w1, w0, eq  // eq = none
  4021a8:	b	401c14 <ferror@plt+0x274>
  4021ac:	mov	w0, w19
  4021b0:	bl	4017a0 <close@plt>
  4021b4:	mov	w0, #0x2                   	// #2
  4021b8:	add	x1, sp, #0x8c
  4021bc:	str	w0, [sp, #140]
  4021c0:	mov	x0, x20
  4021c4:	bl	4024dc <ferror@plt+0xb3c>
  4021c8:	mov	w19, w0
  4021cc:	ldr	w0, [sp, #140]
  4021d0:	tbnz	w0, #1, 40201c <ferror@plt+0x67c>
  4021d4:	b	402180 <ferror@plt+0x7e0>
  4021d8:	cbnz	x20, 402180 <ferror@plt+0x7e0>
  4021dc:	mov	w1, w19
  4021e0:	adrp	x0, 404000 <ferror@plt+0x2660>
  4021e4:	add	x0, x0, #0x55f
  4021e8:	bl	401850 <warn@plt>
  4021ec:	b	402190 <ferror@plt+0x7f0>
  4021f0:	b.ne	40220c <ferror@plt+0x86c>  // b.any
  4021f4:	ldr	w0, [sp, #100]
  4021f8:	cbz	w0, 402204 <ferror@plt+0x864>
  4021fc:	mov	w0, w19
  402200:	bl	4017a0 <close@plt>
  402204:	mov	x0, x21
  402208:	bl	4025ac <ferror@plt+0xc0c>
  40220c:	add	x1, sp, #0x94
  402210:	mov	w0, w20
  402214:	mov	w2, #0x0                   	// #0
  402218:	bl	401960 <waitpid@plt>
  40221c:	cmn	w0, #0x1
  402220:	b.ne	402258 <ferror@plt+0x8b8>  // b.any
  402224:	bl	401940 <__errno_location@plt>
  402228:	ldr	w0, [x0]
  40222c:	cmp	w0, #0x4
  402230:	b.eq	40220c <ferror@plt+0x86c>  // b.none
  402234:	adrp	x1, 404000 <ferror@plt+0x2660>
  402238:	add	x1, x1, #0x5a9
  40223c:	mov	w2, #0x5                   	// #5
  402240:	mov	w0, #0x1                   	// #1
  402244:	str	w0, [sp, #148]
  402248:	mov	x0, #0x0                   	// #0
  40224c:	bl	401900 <dcgettext@plt>
  402250:	bl	401850 <warn@plt>
  402254:	b	402294 <ferror@plt+0x8f4>
  402258:	cmp	w20, w0
  40225c:	b.ne	40220c <ferror@plt+0x86c>  // b.any
  402260:	ldr	w1, [sp, #148]
  402264:	ands	w0, w1, #0x7f
  402268:	b.eq	40228c <ferror@plt+0x8ec>  // b.none
  40226c:	add	w1, w0, #0x1
  402270:	add	w0, w0, #0x80
  402274:	sbfx	x1, x1, #1, #7
  402278:	cmp	w1, #0x0
  40227c:	mov	w1, #0x47                  	// #71
  402280:	csel	w0, w0, w1, gt
  402284:	str	w0, [sp, #148]
  402288:	b	402294 <ferror@plt+0x8f4>
  40228c:	ubfx	x1, x1, #8, #8
  402290:	str	w1, [sp, #148]
  402294:	ldr	w0, [sp, #148]
  402298:	ldp	x19, x20, [sp, #16]
  40229c:	ldp	x21, x22, [sp, #32]
  4022a0:	ldp	x23, x24, [sp, #48]
  4022a4:	ldp	x25, x26, [sp, #64]
  4022a8:	ldp	x27, x28, [sp, #80]
  4022ac:	ldp	x29, x30, [sp], #256
  4022b0:	ret
  4022b4:	mov	x29, #0x0                   	// #0
  4022b8:	mov	x30, #0x0                   	// #0
  4022bc:	mov	x5, x0
  4022c0:	ldr	x1, [sp]
  4022c4:	add	x2, sp, #0x8
  4022c8:	mov	x6, sp
  4022cc:	movz	x0, #0x0, lsl #48
  4022d0:	movk	x0, #0x0, lsl #32
  4022d4:	movk	x0, #0x40, lsl #16
  4022d8:	movk	x0, #0x19b0
  4022dc:	movz	x3, #0x0, lsl #48
  4022e0:	movk	x3, #0x0, lsl #32
  4022e4:	movk	x3, #0x40, lsl #16
  4022e8:	movk	x3, #0x3f30
  4022ec:	movz	x4, #0x0, lsl #48
  4022f0:	movk	x4, #0x0, lsl #32
  4022f4:	movk	x4, #0x40, lsl #16
  4022f8:	movk	x4, #0x3fb0
  4022fc:	bl	401750 <__libc_start_main@plt>
  402300:	bl	4017e0 <abort@plt>
  402304:	adrp	x0, 415000 <ferror@plt+0x13660>
  402308:	ldr	x0, [x0, #4064]
  40230c:	cbz	x0, 402314 <ferror@plt+0x974>
  402310:	b	4017c0 <__gmon_start__@plt>
  402314:	ret
  402318:	adrp	x0, 416000 <ferror@plt+0x14660>
  40231c:	add	x1, x0, #0x248
  402320:	adrp	x0, 416000 <ferror@plt+0x14660>
  402324:	add	x0, x0, #0x248
  402328:	cmp	x1, x0
  40232c:	b.eq	402358 <ferror@plt+0x9b8>  // b.none
  402330:	sub	sp, sp, #0x10
  402334:	adrp	x1, 403000 <ferror@plt+0x1660>
  402338:	ldr	x1, [x1, #4064]
  40233c:	str	x1, [sp, #8]
  402340:	cbz	x1, 402350 <ferror@plt+0x9b0>
  402344:	mov	x16, x1
  402348:	add	sp, sp, #0x10
  40234c:	br	x16
  402350:	add	sp, sp, #0x10
  402354:	ret
  402358:	ret
  40235c:	adrp	x0, 416000 <ferror@plt+0x14660>
  402360:	add	x1, x0, #0x248
  402364:	adrp	x0, 416000 <ferror@plt+0x14660>
  402368:	add	x0, x0, #0x248
  40236c:	sub	x1, x1, x0
  402370:	mov	x2, #0x2                   	// #2
  402374:	asr	x1, x1, #3
  402378:	sdiv	x1, x1, x2
  40237c:	cbz	x1, 4023a8 <ferror@plt+0xa08>
  402380:	sub	sp, sp, #0x10
  402384:	adrp	x2, 403000 <ferror@plt+0x1660>
  402388:	ldr	x2, [x2, #4072]
  40238c:	str	x2, [sp, #8]
  402390:	cbz	x2, 4023a0 <ferror@plt+0xa00>
  402394:	mov	x16, x2
  402398:	add	sp, sp, #0x10
  40239c:	br	x16
  4023a0:	add	sp, sp, #0x10
  4023a4:	ret
  4023a8:	ret
  4023ac:	stp	x29, x30, [sp, #-32]!
  4023b0:	mov	x29, sp
  4023b4:	str	x19, [sp, #16]
  4023b8:	adrp	x19, 416000 <ferror@plt+0x14660>
  4023bc:	ldrb	w0, [x19, #632]
  4023c0:	cbnz	w0, 4023d0 <ferror@plt+0xa30>
  4023c4:	bl	402318 <ferror@plt+0x978>
  4023c8:	mov	w0, #0x1                   	// #1
  4023cc:	strb	w0, [x19, #632]
  4023d0:	ldr	x19, [sp, #16]
  4023d4:	ldp	x29, x30, [sp], #32
  4023d8:	ret
  4023dc:	b	40235c <ferror@plt+0x9bc>
  4023e0:	ldr	w0, [x1, #8]
  4023e4:	cmn	w0, #0x2
  4023e8:	b.ne	4023f8 <ferror@plt+0xa58>  // b.any
  4023ec:	adrp	x0, 416000 <ferror@plt+0x14660>
  4023f0:	mov	w1, #0x1                   	// #1
  4023f4:	str	w1, [x0, #636]
  4023f8:	ret
  4023fc:	stp	x29, x30, [sp, #-32]!
  402400:	mov	x29, sp
  402404:	stp	x19, x20, [sp, #16]
  402408:	mov	x19, x0
  40240c:	bl	401940 <__errno_location@plt>
  402410:	str	wzr, [x0]
  402414:	mov	x20, x0
  402418:	mov	x0, x19
  40241c:	bl	4019a0 <ferror@plt>
  402420:	cbz	w0, 40243c <ferror@plt+0xa9c>
  402424:	ldr	w0, [x20]
  402428:	cmp	w0, #0x9
  40242c:	csetm	w0, ne  // ne = any
  402430:	ldp	x19, x20, [sp, #16]
  402434:	ldp	x29, x30, [sp], #32
  402438:	ret
  40243c:	mov	x0, x19
  402440:	bl	4018e0 <fflush@plt>
  402444:	cbnz	w0, 402424 <ferror@plt+0xa84>
  402448:	mov	x0, x19
  40244c:	bl	4016d0 <fileno@plt>
  402450:	tbnz	w0, #31, 402424 <ferror@plt+0xa84>
  402454:	bl	401630 <dup@plt>
  402458:	tbnz	w0, #31, 402424 <ferror@plt+0xa84>
  40245c:	bl	4017a0 <close@plt>
  402460:	cbz	w0, 402430 <ferror@plt+0xa90>
  402464:	b	402424 <ferror@plt+0xa84>
  402468:	stp	x29, x30, [sp, #-16]!
  40246c:	adrp	x0, 416000 <ferror@plt+0x14660>
  402470:	mov	x29, sp
  402474:	ldr	x0, [x0, #608]
  402478:	bl	4023fc <ferror@plt+0xa5c>
  40247c:	cbz	w0, 4024c4 <ferror@plt+0xb24>
  402480:	bl	401940 <__errno_location@plt>
  402484:	ldr	w0, [x0]
  402488:	cmp	w0, #0x20
  40248c:	b.eq	4024c4 <ferror@plt+0xb24>  // b.none
  402490:	adrp	x1, 403000 <ferror@plt+0x1660>
  402494:	mov	w2, #0x5                   	// #5
  402498:	add	x1, x1, #0xff0
  40249c:	cbz	w0, 4024b4 <ferror@plt+0xb14>
  4024a0:	mov	x0, #0x0                   	// #0
  4024a4:	bl	401900 <dcgettext@plt>
  4024a8:	bl	401850 <warn@plt>
  4024ac:	mov	w0, #0x1                   	// #1
  4024b0:	bl	4015e0 <_exit@plt>
  4024b4:	mov	x0, #0x0                   	// #0
  4024b8:	bl	401900 <dcgettext@plt>
  4024bc:	bl	4018f0 <warnx@plt>
  4024c0:	b	4024ac <ferror@plt+0xb0c>
  4024c4:	adrp	x0, 416000 <ferror@plt+0x14660>
  4024c8:	ldr	x0, [x0, #584]
  4024cc:	bl	4023fc <ferror@plt+0xa5c>
  4024d0:	cbnz	w0, 4024ac <ferror@plt+0xb0c>
  4024d4:	ldp	x29, x30, [sp], #16
  4024d8:	ret
  4024dc:	stp	x29, x30, [sp, #-48]!
  4024e0:	mov	x29, sp
  4024e4:	stp	x19, x20, [sp, #16]
  4024e8:	mov	x20, x0
  4024ec:	ldr	w19, [x1]
  4024f0:	stp	x21, x22, [sp, #32]
  4024f4:	mov	x22, x1
  4024f8:	bl	401940 <__errno_location@plt>
  4024fc:	str	wzr, [x0]
  402500:	mov	w1, #0x140                 	// #320
  402504:	orr	w19, w19, w1
  402508:	mov	x21, x0
  40250c:	mov	w1, w19
  402510:	mov	x0, x20
  402514:	mov	w2, #0x1b6                 	// #438
  402518:	bl	401710 <open@plt>
  40251c:	tbz	w0, #31, 402570 <ferror@plt+0xbd0>
  402520:	ldr	w0, [x21]
  402524:	cmp	w0, #0x15
  402528:	b.eq	40255c <ferror@plt+0xbbc>  // b.none
  40252c:	mov	w2, #0x5                   	// #5
  402530:	adrp	x1, 403000 <ferror@plt+0x1660>
  402534:	mov	x0, #0x0                   	// #0
  402538:	add	x1, x1, #0xffc
  40253c:	bl	401900 <dcgettext@plt>
  402540:	mov	x1, x20
  402544:	bl	401850 <warn@plt>
  402548:	ldr	w0, [x21]
  40254c:	cmp	w0, #0xc
  402550:	b.ne	402584 <ferror@plt+0xbe4>  // b.any
  402554:	mov	w0, #0x47                  	// #71
  402558:	bl	401620 <exit@plt>
  40255c:	mov	x0, x20
  402560:	mov	w1, #0x100                 	// #256
  402564:	bl	401710 <open@plt>
  402568:	tbnz	w0, #31, 40252c <ferror@plt+0xb8c>
  40256c:	mov	w19, #0x100                 	// #256
  402570:	str	w19, [x22]
  402574:	ldp	x19, x20, [sp, #16]
  402578:	ldp	x21, x22, [sp, #32]
  40257c:	ldp	x29, x30, [sp], #48
  402580:	ret
  402584:	sub	w1, w0, #0x17
  402588:	cmp	w1, #0x1
  40258c:	b.ls	402554 <ferror@plt+0xbb4>  // b.plast
  402590:	and	w0, w0, #0xfffffffd
  402594:	cmp	w0, #0x1c
  402598:	b.ne	4025a4 <ferror@plt+0xc04>  // b.any
  40259c:	mov	w0, #0x49                  	// #73
  4025a0:	b	402558 <ferror@plt+0xbb8>
  4025a4:	mov	w0, #0x42                  	// #66
  4025a8:	b	402558 <ferror@plt+0xbb8>
  4025ac:	stp	x29, x30, [sp, #-32]!
  4025b0:	mov	x1, x0
  4025b4:	mov	x29, sp
  4025b8:	str	x19, [sp, #16]
  4025bc:	mov	x19, x0
  4025c0:	ldr	x0, [x0]
  4025c4:	bl	401830 <execvp@plt>
  4025c8:	mov	w2, #0x5                   	// #5
  4025cc:	adrp	x1, 404000 <ferror@plt+0x2660>
  4025d0:	mov	x0, #0x0                   	// #0
  4025d4:	add	x1, x1, #0x15
  4025d8:	bl	401900 <dcgettext@plt>
  4025dc:	ldr	x1, [x19]
  4025e0:	bl	401850 <warn@plt>
  4025e4:	bl	401940 <__errno_location@plt>
  4025e8:	ldr	w0, [x0]
  4025ec:	mov	w1, #0x47                  	// #71
  4025f0:	cmp	w0, #0xc
  4025f4:	mov	w0, #0x45                  	// #69
  4025f8:	csel	w0, w1, w0, eq  // eq = none
  4025fc:	bl	4015e0 <_exit@plt>
  402600:	stp	x29, x30, [sp, #-176]!
  402604:	mov	x1, #0x0                   	// #0
  402608:	mov	x29, sp
  40260c:	str	x19, [sp, #16]
  402610:	mov	x19, x0
  402614:	add	x0, sp, #0x30
  402618:	bl	401780 <gettimeofday@plt>
  40261c:	cbz	w0, 402630 <ferror@plt+0xc90>
  402620:	bl	401940 <__errno_location@plt>
  402624:	ldr	w0, [x0]
  402628:	neg	w0, w0
  40262c:	b	402674 <ferror@plt+0xcd4>
  402630:	add	x1, sp, #0x20
  402634:	mov	w0, #0x7                   	// #7
  402638:	bl	401690 <clock_gettime@plt>
  40263c:	cbnz	w0, 402680 <ferror@plt+0xce0>
  402640:	ldp	x1, x2, [sp, #40]
  402644:	mov	x3, #0x3e8                 	// #1000
  402648:	sdiv	x3, x1, x3
  40264c:	ldr	x1, [sp, #32]
  402650:	sub	x2, x2, x1
  402654:	ldr	x1, [sp, #56]
  402658:	sub	x1, x1, x3
  40265c:	stp	x2, x1, [x19]
  402660:	tbz	x1, #63, 402674 <ferror@plt+0xcd4>
  402664:	add	x1, x1, #0xf4, lsl #12
  402668:	sub	x2, x2, #0x1
  40266c:	add	x1, x1, #0x240
  402670:	stp	x2, x1, [x19]
  402674:	ldr	x19, [sp, #16]
  402678:	ldp	x29, x30, [sp], #176
  40267c:	ret
  402680:	add	x0, sp, #0x40
  402684:	bl	401660 <sysinfo@plt>
  402688:	cbnz	w0, 402620 <ferror@plt+0xc80>
  40268c:	ldr	x1, [sp, #48]
  402690:	ldr	x2, [sp, #64]
  402694:	sub	x1, x1, x2
  402698:	stp	x1, xzr, [x19]
  40269c:	b	402674 <ferror@plt+0xcd4>
  4026a0:	stp	x29, x30, [sp, #-48]!
  4026a4:	mov	x29, sp
  4026a8:	add	x1, sp, #0x20
  4026ac:	str	x19, [sp, #16]
  4026b0:	mov	x19, x0
  4026b4:	mov	w0, #0x4                   	// #4
  4026b8:	bl	401690 <clock_gettime@plt>
  4026bc:	cbnz	w0, 4026d8 <ferror@plt+0xd38>
  4026c0:	ldr	x1, [sp, #32]
  4026c4:	str	x1, [x19]
  4026c8:	ldr	x1, [sp, #40]
  4026cc:	mov	x2, #0x3e8                 	// #1000
  4026d0:	sdiv	x1, x1, x2
  4026d4:	str	x1, [x19, #8]
  4026d8:	ldr	x19, [sp, #16]
  4026dc:	ldp	x29, x30, [sp], #48
  4026e0:	ret
  4026e4:	stp	x29, x30, [sp, #-224]!
  4026e8:	mov	x4, #0x64                  	// #100
  4026ec:	mov	x3, #0x9680                	// #38528
  4026f0:	mov	x29, sp
  4026f4:	stp	x19, x20, [sp, #16]
  4026f8:	mov	x19, x0
  4026fc:	mov	x20, x2
  402700:	ldp	x0, x2, [x1, #16]
  402704:	movk	x3, #0x98, lsl #16
  402708:	str	x0, [sp, #56]
  40270c:	sdiv	x1, x0, x4
  402710:	cmp	x0, #0x0
  402714:	str	x1, [sp, #40]
  402718:	msub	x1, x1, x4, x0
  40271c:	mov	x0, #0x3e8                 	// #1000
  402720:	mul	x0, x2, x0
  402724:	mul	x1, x1, x3
  402728:	str	x0, [sp, #64]
  40272c:	add	x0, sp, #0x50
  402730:	csel	x1, x1, x3, ne  // ne = any
  402734:	str	x1, [sp, #48]
  402738:	bl	401720 <sigemptyset@plt>
  40273c:	cbz	w0, 402750 <ferror@plt+0xdb0>
  402740:	mov	w0, #0x1                   	// #1
  402744:	ldp	x19, x20, [sp, #16]
  402748:	ldp	x29, x30, [sp], #224
  40274c:	ret
  402750:	mov	w0, #0x4                   	// #4
  402754:	add	x1, sp, #0x48
  402758:	mov	x2, #0x0                   	// #0
  40275c:	str	x20, [sp, #72]
  402760:	str	w0, [sp, #208]
  402764:	mov	w0, #0xe                   	// #14
  402768:	bl	4017b0 <sigaction@plt>
  40276c:	cbnz	w0, 402740 <ferror@plt+0xda0>
  402770:	adrp	x1, 416000 <ferror@plt+0x14660>
  402774:	mov	x2, x19
  402778:	add	x1, x1, #0x200
  40277c:	mov	w0, #0x1                   	// #1
  402780:	bl	4017f0 <timer_create@plt>
  402784:	cbnz	w0, 402740 <ferror@plt+0xda0>
  402788:	ldr	x0, [x19]
  40278c:	add	x2, sp, #0x28
  402790:	mov	x3, #0x0                   	// #0
  402794:	mov	w1, #0x0                   	// #0
  402798:	bl	4016f0 <timer_settime@plt>
  40279c:	cmp	w0, #0x0
  4027a0:	cset	w0, ne  // ne = any
  4027a4:	b	402744 <ferror@plt+0xda4>
  4027a8:	ldr	x0, [x0]
  4027ac:	b	401890 <timer_delete@plt>
  4027b0:	str	xzr, [x1]
  4027b4:	cbz	x0, 4027ec <ferror@plt+0xe4c>
  4027b8:	ldrsb	w2, [x0]
  4027bc:	cmp	w2, #0x2f
  4027c0:	b.ne	40280c <ferror@plt+0xe6c>  // b.any
  4027c4:	ldrsb	w2, [x0, #1]
  4027c8:	cmp	w2, #0x2f
  4027cc:	b.eq	4027f0 <ferror@plt+0xe50>  // b.none
  4027d0:	mov	x2, #0x1                   	// #1
  4027d4:	str	x2, [x1]
  4027d8:	add	x2, x0, x2
  4027dc:	ldrsb	w3, [x2]
  4027e0:	cmp	w3, #0x2f
  4027e4:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4027e8:	b.ne	4027f8 <ferror@plt+0xe58>  // b.any
  4027ec:	ret
  4027f0:	add	x0, x0, #0x1
  4027f4:	b	4027b4 <ferror@plt+0xe14>
  4027f8:	ldr	x3, [x1]
  4027fc:	add	x2, x2, #0x1
  402800:	add	x3, x3, #0x1
  402804:	str	x3, [x1]
  402808:	b	4027dc <ferror@plt+0xe3c>
  40280c:	cbnz	w2, 4027d0 <ferror@plt+0xe30>
  402810:	mov	x0, #0x0                   	// #0
  402814:	b	4027ec <ferror@plt+0xe4c>
  402818:	stp	x29, x30, [sp, #-64]!
  40281c:	mov	x29, sp
  402820:	stp	x21, x22, [sp, #32]
  402824:	mov	x22, x0
  402828:	str	x23, [sp, #48]
  40282c:	mov	x23, x1
  402830:	stp	x19, x20, [sp, #16]
  402834:	mov	x20, #0x0                   	// #0
  402838:	mov	w19, #0x0                   	// #0
  40283c:	ldrsb	w1, [x22, x20]
  402840:	mov	w21, w20
  402844:	cbz	w1, 402860 <ferror@plt+0xec0>
  402848:	cbnz	w19, 40287c <ferror@plt+0xedc>
  40284c:	cmp	w1, #0x5c
  402850:	b.eq	402888 <ferror@plt+0xee8>  // b.none
  402854:	mov	x0, x23
  402858:	bl	4018d0 <strchr@plt>
  40285c:	cbz	x0, 402880 <ferror@plt+0xee0>
  402860:	sub	w0, w21, w19
  402864:	ldp	x19, x20, [sp, #16]
  402868:	sxtw	x0, w0
  40286c:	ldp	x21, x22, [sp, #32]
  402870:	ldr	x23, [sp, #48]
  402874:	ldp	x29, x30, [sp], #64
  402878:	ret
  40287c:	mov	w19, #0x0                   	// #0
  402880:	add	x20, x20, #0x1
  402884:	b	40283c <ferror@plt+0xe9c>
  402888:	mov	w19, #0x1                   	// #1
  40288c:	b	402880 <ferror@plt+0xee0>
  402890:	stp	x29, x30, [sp, #-64]!
  402894:	mov	x29, sp
  402898:	stp	x19, x20, [sp, #16]
  40289c:	mov	x19, x0
  4028a0:	stp	x21, x22, [sp, #32]
  4028a4:	mov	x21, x1
  4028a8:	mov	w22, w2
  4028ac:	str	xzr, [sp, #56]
  4028b0:	bl	401940 <__errno_location@plt>
  4028b4:	str	wzr, [x0]
  4028b8:	mov	x20, x0
  4028bc:	cbz	x19, 4028f8 <ferror@plt+0xf58>
  4028c0:	ldrsb	w0, [x19]
  4028c4:	cbz	w0, 4028f8 <ferror@plt+0xf58>
  4028c8:	add	x1, sp, #0x38
  4028cc:	mov	w2, w22
  4028d0:	mov	x0, x19
  4028d4:	bl	4017d0 <strtoumax@plt>
  4028d8:	ldr	w1, [x20]
  4028dc:	cbnz	w1, 4028f8 <ferror@plt+0xf58>
  4028e0:	ldr	x1, [sp, #56]
  4028e4:	cmp	x1, x19
  4028e8:	b.eq	4028f8 <ferror@plt+0xf58>  // b.none
  4028ec:	cbz	x1, 402924 <ferror@plt+0xf84>
  4028f0:	ldrsb	w1, [x1]
  4028f4:	cbz	w1, 402924 <ferror@plt+0xf84>
  4028f8:	ldr	w1, [x20]
  4028fc:	adrp	x0, 416000 <ferror@plt+0x14660>
  402900:	mov	x3, x19
  402904:	mov	x2, x21
  402908:	cmp	w1, #0x22
  40290c:	ldr	w0, [x0, #576]
  402910:	adrp	x1, 404000 <ferror@plt+0x2660>
  402914:	add	x1, x1, #0x818
  402918:	b.ne	402920 <ferror@plt+0xf80>  // b.any
  40291c:	bl	401980 <err@plt>
  402920:	bl	401910 <errx@plt>
  402924:	ldp	x19, x20, [sp, #16]
  402928:	ldp	x21, x22, [sp, #32]
  40292c:	ldp	x29, x30, [sp], #64
  402930:	ret
  402934:	stp	x29, x30, [sp, #-32]!
  402938:	mov	x29, sp
  40293c:	stp	x19, x20, [sp, #16]
  402940:	mov	x19, x1
  402944:	mov	x20, x0
  402948:	bl	401940 <__errno_location@plt>
  40294c:	mov	w1, #0x22                  	// #34
  402950:	str	w1, [x0]
  402954:	adrp	x0, 416000 <ferror@plt+0x14660>
  402958:	adrp	x1, 404000 <ferror@plt+0x2660>
  40295c:	mov	x3, x20
  402960:	mov	x2, x19
  402964:	ldr	w0, [x0, #576]
  402968:	add	x1, x1, #0x818
  40296c:	bl	401980 <err@plt>
  402970:	stp	x29, x30, [sp, #-32]!
  402974:	mov	x29, sp
  402978:	stp	x19, x20, [sp, #16]
  40297c:	mov	x20, x1
  402980:	mov	x19, x0
  402984:	bl	402890 <ferror@plt+0xef0>
  402988:	mov	x1, #0xffffffff            	// #4294967295
  40298c:	cmp	x0, x1
  402990:	b.ls	4029a0 <ferror@plt+0x1000>  // b.plast
  402994:	mov	x1, x20
  402998:	mov	x0, x19
  40299c:	bl	402934 <ferror@plt+0xf94>
  4029a0:	ldp	x19, x20, [sp, #16]
  4029a4:	ldp	x29, x30, [sp], #32
  4029a8:	ret
  4029ac:	adrp	x1, 416000 <ferror@plt+0x14660>
  4029b0:	str	w0, [x1, #576]
  4029b4:	ret
  4029b8:	stp	x29, x30, [sp, #-128]!
  4029bc:	mov	x29, sp
  4029c0:	stp	x19, x20, [sp, #16]
  4029c4:	stp	x21, x22, [sp, #32]
  4029c8:	stp	x23, x24, [sp, #48]
  4029cc:	stp	x25, x26, [sp, #64]
  4029d0:	stp	x27, x28, [sp, #80]
  4029d4:	str	xzr, [x1]
  4029d8:	cbnz	x0, 4029f0 <ferror@plt+0x1050>
  4029dc:	mov	w23, #0xffffffea            	// #-22
  4029e0:	bl	401940 <__errno_location@plt>
  4029e4:	neg	w1, w23
  4029e8:	str	w1, [x0]
  4029ec:	b	402cec <ferror@plt+0x134c>
  4029f0:	mov	x21, x0
  4029f4:	ldrsb	w0, [x0]
  4029f8:	cbz	w0, 4029dc <ferror@plt+0x103c>
  4029fc:	mov	x20, x1
  402a00:	mov	x22, x2
  402a04:	bl	401860 <__ctype_b_loc@plt>
  402a08:	mov	x25, x0
  402a0c:	mov	x0, x21
  402a10:	ldr	x3, [x25]
  402a14:	ldrb	w2, [x0]
  402a18:	ldrsb	w1, [x0]
  402a1c:	ldrh	w2, [x3, x2, lsl #1]
  402a20:	tbnz	w2, #13, 402a84 <ferror@plt+0x10e4>
  402a24:	cmp	w1, #0x2d
  402a28:	b.eq	4029dc <ferror@plt+0x103c>  // b.none
  402a2c:	bl	401940 <__errno_location@plt>
  402a30:	mov	x24, x0
  402a34:	add	x26, sp, #0x78
  402a38:	mov	x0, x21
  402a3c:	mov	x1, x26
  402a40:	mov	w2, #0x0                   	// #0
  402a44:	str	wzr, [x24]
  402a48:	str	xzr, [sp, #120]
  402a4c:	bl	4017d0 <strtoumax@plt>
  402a50:	ldr	w23, [x24]
  402a54:	ldr	x28, [sp, #120]
  402a58:	mov	x19, x0
  402a5c:	cmp	x28, x21
  402a60:	b.eq	402a74 <ferror@plt+0x10d4>  // b.none
  402a64:	cbz	w23, 402a8c <ferror@plt+0x10ec>
  402a68:	sub	x0, x0, #0x1
  402a6c:	cmn	x0, #0x3
  402a70:	b.ls	402a8c <ferror@plt+0x10ec>  // b.plast
  402a74:	cbz	w23, 4029dc <ferror@plt+0x103c>
  402a78:	neg	w23, w23
  402a7c:	tbnz	w23, #31, 4029e0 <ferror@plt+0x1040>
  402a80:	b	402cec <ferror@plt+0x134c>
  402a84:	add	x0, x0, #0x1
  402a88:	b	402a14 <ferror@plt+0x1074>
  402a8c:	cbz	x28, 402ce4 <ferror@plt+0x1344>
  402a90:	ldrsb	w0, [x28]
  402a94:	cbz	w0, 402ce4 <ferror@plt+0x1344>
  402a98:	mov	w21, #0x0                   	// #0
  402a9c:	mov	x27, #0x0                   	// #0
  402aa0:	ldrsb	w0, [x28, #1]
  402aa4:	cmp	w0, #0x69
  402aa8:	b.ne	402b80 <ferror@plt+0x11e0>  // b.any
  402aac:	ldrsb	w0, [x28, #2]
  402ab0:	and	w0, w0, #0xffffffdf
  402ab4:	cmp	w0, #0x42
  402ab8:	b.ne	402ac4 <ferror@plt+0x1124>  // b.any
  402abc:	ldrsb	w0, [x28, #3]
  402ac0:	cbz	w0, 402c8c <ferror@plt+0x12ec>
  402ac4:	bl	4016c0 <localeconv@plt>
  402ac8:	mov	x3, x0
  402acc:	cbz	x0, 402c68 <ferror@plt+0x12c8>
  402ad0:	ldr	x3, [x0]
  402ad4:	cbz	x3, 402c68 <ferror@plt+0x12c8>
  402ad8:	mov	x0, x3
  402adc:	str	x3, [sp, #104]
  402ae0:	bl	401600 <strlen@plt>
  402ae4:	mov	x23, x0
  402ae8:	ldr	x3, [sp, #104]
  402aec:	cbnz	x27, 4029dc <ferror@plt+0x103c>
  402af0:	ldrsb	w0, [x28]
  402af4:	cbz	w0, 4029dc <ferror@plt+0x103c>
  402af8:	cbz	x3, 4029dc <ferror@plt+0x103c>
  402afc:	mov	x2, x23
  402b00:	mov	x1, x28
  402b04:	mov	x0, x3
  402b08:	bl	401730 <strncmp@plt>
  402b0c:	cbnz	w0, 4029dc <ferror@plt+0x103c>
  402b10:	add	x23, x28, x23
  402b14:	sub	w1, w21, w23
  402b18:	ldrsb	w0, [x23]
  402b1c:	add	w21, w1, w23
  402b20:	cmp	w0, #0x30
  402b24:	b.eq	402c70 <ferror@plt+0x12d0>  // b.none
  402b28:	ldr	x1, [x25]
  402b2c:	ldrh	w0, [x1, w0, sxtw #1]
  402b30:	tbz	w0, #11, 402c78 <ferror@plt+0x12d8>
  402b34:	str	wzr, [x24]
  402b38:	mov	x0, x23
  402b3c:	mov	x1, x26
  402b40:	mov	w2, #0x0                   	// #0
  402b44:	str	xzr, [sp, #120]
  402b48:	bl	4017d0 <strtoumax@plt>
  402b4c:	mov	x27, x0
  402b50:	ldr	x0, [sp, #120]
  402b54:	cmp	x0, x23
  402b58:	ldr	w23, [x24]
  402b5c:	b.eq	402a74 <ferror@plt+0x10d4>  // b.none
  402b60:	cbz	w23, 402c84 <ferror@plt+0x12e4>
  402b64:	sub	x1, x27, #0x1
  402b68:	cmn	x1, #0x3
  402b6c:	b.hi	402a74 <ferror@plt+0x10d4>  // b.pmore
  402b70:	cbz	x0, 4029dc <ferror@plt+0x103c>
  402b74:	ldrsb	w0, [x0]
  402b78:	cbnz	w0, 402c7c <ferror@plt+0x12dc>
  402b7c:	b	4029dc <ferror@plt+0x103c>
  402b80:	and	w1, w0, #0xffffffdf
  402b84:	cmp	w1, #0x42
  402b88:	b.ne	402ac0 <ferror@plt+0x1120>  // b.any
  402b8c:	ldrsb	w0, [x28, #2]
  402b90:	cbnz	w0, 402ac4 <ferror@plt+0x1124>
  402b94:	mov	w24, #0x3e8                 	// #1000
  402b98:	adrp	x3, 404000 <ferror@plt+0x2660>
  402b9c:	ldrsb	w25, [x28]
  402ba0:	add	x23, x3, #0x821
  402ba4:	mov	w1, w25
  402ba8:	mov	x0, x23
  402bac:	bl	4018d0 <strchr@plt>
  402bb0:	mov	x3, x0
  402bb4:	cbz	x0, 402c94 <ferror@plt+0x12f4>
  402bb8:	sub	x3, x3, x23
  402bbc:	sxtw	x4, w24
  402bc0:	add	w3, w3, #0x1
  402bc4:	mov	w1, w3
  402bc8:	mov	w0, w3
  402bcc:	cbnz	w0, 402cb4 <ferror@plt+0x1314>
  402bd0:	mov	w23, #0x0                   	// #0
  402bd4:	cbz	x22, 402bdc <ferror@plt+0x123c>
  402bd8:	str	w3, [x22]
  402bdc:	cmp	x27, #0x0
  402be0:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402be4:	b.eq	402c60 <ferror@plt+0x12c0>  // b.none
  402be8:	sxtw	x0, w24
  402bec:	mov	x2, #0x1                   	// #1
  402bf0:	umulh	x3, x2, x0
  402bf4:	sub	w1, w1, #0x1
  402bf8:	cbnz	x3, 402c04 <ferror@plt+0x1264>
  402bfc:	mul	x2, x2, x0
  402c00:	cbnz	w1, 402bf0 <ferror@plt+0x1250>
  402c04:	mov	x0, #0xa                   	// #10
  402c08:	mov	x1, x0
  402c0c:	cmp	x27, x0
  402c10:	b.hi	402cd0 <ferror@plt+0x1330>  // b.pmore
  402c14:	mov	w1, #0x0                   	// #0
  402c18:	mov	x3, #0xa                   	// #10
  402c1c:	cmp	w21, w1
  402c20:	b.ne	402cd8 <ferror@plt+0x1338>  // b.any
  402c24:	mov	x3, #0x1                   	// #1
  402c28:	mov	x4, #0xa                   	// #10
  402c2c:	udiv	x1, x27, x4
  402c30:	mov	x6, x27
  402c34:	msub	x5, x1, x4, x27
  402c38:	mov	x27, x1
  402c3c:	mov	x1, x3
  402c40:	mul	x3, x3, x4
  402c44:	cbz	x5, 402c58 <ferror@plt+0x12b8>
  402c48:	udiv	x1, x0, x1
  402c4c:	udiv	x1, x1, x5
  402c50:	udiv	x1, x2, x1
  402c54:	add	x19, x19, x1
  402c58:	cmp	x6, #0x9
  402c5c:	b.hi	402c2c <ferror@plt+0x128c>  // b.pmore
  402c60:	str	x19, [x20]
  402c64:	b	402a7c <ferror@plt+0x10dc>
  402c68:	mov	x23, #0x0                   	// #0
  402c6c:	b	402aec <ferror@plt+0x114c>
  402c70:	add	x23, x23, #0x1
  402c74:	b	402b18 <ferror@plt+0x1178>
  402c78:	str	x23, [sp, #120]
  402c7c:	ldr	x28, [sp, #120]
  402c80:	b	402aa0 <ferror@plt+0x1100>
  402c84:	cbnz	x27, 402b70 <ferror@plt+0x11d0>
  402c88:	b	402c7c <ferror@plt+0x12dc>
  402c8c:	mov	w24, #0x400                 	// #1024
  402c90:	b	402b98 <ferror@plt+0x11f8>
  402c94:	adrp	x3, 404000 <ferror@plt+0x2660>
  402c98:	add	x23, x3, #0x82a
  402c9c:	mov	w1, w25
  402ca0:	mov	x0, x23
  402ca4:	bl	4018d0 <strchr@plt>
  402ca8:	mov	x3, x0
  402cac:	cbnz	x0, 402bb8 <ferror@plt+0x1218>
  402cb0:	b	4029dc <ferror@plt+0x103c>
  402cb4:	umulh	x2, x19, x4
  402cb8:	sub	w0, w0, #0x1
  402cbc:	cbnz	x2, 402cc8 <ferror@plt+0x1328>
  402cc0:	mul	x19, x19, x4
  402cc4:	b	402bcc <ferror@plt+0x122c>
  402cc8:	mov	w23, #0xffffffde            	// #-34
  402ccc:	b	402bd4 <ferror@plt+0x1234>
  402cd0:	mul	x0, x0, x1
  402cd4:	b	402c0c <ferror@plt+0x126c>
  402cd8:	mul	x0, x0, x3
  402cdc:	add	w1, w1, #0x1
  402ce0:	b	402c1c <ferror@plt+0x127c>
  402ce4:	mov	w23, #0x0                   	// #0
  402ce8:	str	x19, [x20]
  402cec:	mov	w0, w23
  402cf0:	ldp	x19, x20, [sp, #16]
  402cf4:	ldp	x21, x22, [sp, #32]
  402cf8:	ldp	x23, x24, [sp, #48]
  402cfc:	ldp	x25, x26, [sp, #64]
  402d00:	ldp	x27, x28, [sp, #80]
  402d04:	ldp	x29, x30, [sp], #128
  402d08:	ret
  402d0c:	mov	x2, #0x0                   	// #0
  402d10:	b	4029b8 <ferror@plt+0x1018>
  402d14:	stp	x29, x30, [sp, #-48]!
  402d18:	mov	x29, sp
  402d1c:	stp	x19, x20, [sp, #16]
  402d20:	mov	x20, x1
  402d24:	mov	x19, x0
  402d28:	stp	x21, x22, [sp, #32]
  402d2c:	mov	x21, x0
  402d30:	cbz	x19, 402d8c <ferror@plt+0x13ec>
  402d34:	ldrsb	w22, [x19]
  402d38:	cbnz	w22, 402d68 <ferror@plt+0x13c8>
  402d3c:	cbnz	x20, 402d90 <ferror@plt+0x13f0>
  402d40:	cmp	x19, #0x0
  402d44:	ccmp	x21, x19, #0x2, ne  // ne = any
  402d48:	b.cs	402d54 <ferror@plt+0x13b4>  // b.hs, b.nlast
  402d4c:	ldrsb	w0, [x19]
  402d50:	cbz	w0, 402d84 <ferror@plt+0x13e4>
  402d54:	mov	w0, #0x0                   	// #0
  402d58:	ldp	x19, x20, [sp, #16]
  402d5c:	ldp	x21, x22, [sp, #32]
  402d60:	ldp	x29, x30, [sp], #48
  402d64:	ret
  402d68:	bl	401860 <__ctype_b_loc@plt>
  402d6c:	ubfiz	x22, x22, #1, #8
  402d70:	ldr	x0, [x0]
  402d74:	ldrh	w0, [x0, x22]
  402d78:	tbz	w0, #11, 402d3c <ferror@plt+0x139c>
  402d7c:	add	x19, x19, #0x1
  402d80:	b	402d30 <ferror@plt+0x1390>
  402d84:	mov	w0, #0x1                   	// #1
  402d88:	b	402d58 <ferror@plt+0x13b8>
  402d8c:	cbz	x20, 402d54 <ferror@plt+0x13b4>
  402d90:	str	x19, [x20]
  402d94:	b	402d40 <ferror@plt+0x13a0>
  402d98:	stp	x29, x30, [sp, #-48]!
  402d9c:	mov	x29, sp
  402da0:	stp	x19, x20, [sp, #16]
  402da4:	mov	x20, x1
  402da8:	mov	x19, x0
  402dac:	stp	x21, x22, [sp, #32]
  402db0:	mov	x21, x0
  402db4:	cbz	x19, 402e10 <ferror@plt+0x1470>
  402db8:	ldrsb	w22, [x19]
  402dbc:	cbnz	w22, 402dec <ferror@plt+0x144c>
  402dc0:	cbnz	x20, 402e14 <ferror@plt+0x1474>
  402dc4:	cmp	x19, #0x0
  402dc8:	ccmp	x21, x19, #0x2, ne  // ne = any
  402dcc:	b.cs	402dd8 <ferror@plt+0x1438>  // b.hs, b.nlast
  402dd0:	ldrsb	w0, [x19]
  402dd4:	cbz	w0, 402e08 <ferror@plt+0x1468>
  402dd8:	mov	w0, #0x0                   	// #0
  402ddc:	ldp	x19, x20, [sp, #16]
  402de0:	ldp	x21, x22, [sp, #32]
  402de4:	ldp	x29, x30, [sp], #48
  402de8:	ret
  402dec:	bl	401860 <__ctype_b_loc@plt>
  402df0:	ubfiz	x22, x22, #1, #8
  402df4:	ldr	x0, [x0]
  402df8:	ldrh	w0, [x0, x22]
  402dfc:	tbz	w0, #12, 402dc0 <ferror@plt+0x1420>
  402e00:	add	x19, x19, #0x1
  402e04:	b	402db4 <ferror@plt+0x1414>
  402e08:	mov	w0, #0x1                   	// #1
  402e0c:	b	402ddc <ferror@plt+0x143c>
  402e10:	cbz	x20, 402dd8 <ferror@plt+0x1438>
  402e14:	str	x19, [x20]
  402e18:	b	402dc4 <ferror@plt+0x1424>
  402e1c:	stp	x29, x30, [sp, #-128]!
  402e20:	mov	x29, sp
  402e24:	stp	x19, x20, [sp, #16]
  402e28:	mov	x19, x0
  402e2c:	add	x0, sp, #0x80
  402e30:	mov	x20, x1
  402e34:	stp	x21, x22, [sp, #32]
  402e38:	add	x21, sp, #0x80
  402e3c:	stp	x0, x0, [sp, #48]
  402e40:	add	x0, sp, #0x50
  402e44:	str	x0, [sp, #64]
  402e48:	mov	w0, #0xffffffd0            	// #-48
  402e4c:	str	w0, [sp, #72]
  402e50:	str	wzr, [sp, #76]
  402e54:	stp	x2, x3, [sp, #80]
  402e58:	stp	x4, x5, [sp, #96]
  402e5c:	stp	x6, x7, [sp, #112]
  402e60:	ldr	w1, [sp, #72]
  402e64:	ldr	x0, [sp, #48]
  402e68:	tbnz	w1, #31, 402ecc <ferror@plt+0x152c>
  402e6c:	add	x1, x0, #0xf
  402e70:	and	x1, x1, #0xfffffffffffffff8
  402e74:	str	x1, [sp, #48]
  402e78:	ldr	x1, [x0]
  402e7c:	cbz	x1, 402efc <ferror@plt+0x155c>
  402e80:	ldr	w2, [sp, #72]
  402e84:	ldr	x0, [sp, #48]
  402e88:	tbnz	w2, #31, 402ee4 <ferror@plt+0x1544>
  402e8c:	add	x2, x0, #0xf
  402e90:	and	x2, x2, #0xfffffffffffffff8
  402e94:	str	x2, [sp, #48]
  402e98:	ldr	x22, [x0]
  402e9c:	cbz	x22, 402efc <ferror@plt+0x155c>
  402ea0:	mov	x0, x19
  402ea4:	bl	401840 <strcmp@plt>
  402ea8:	cbz	w0, 402f18 <ferror@plt+0x1578>
  402eac:	mov	x1, x22
  402eb0:	mov	x0, x19
  402eb4:	bl	401840 <strcmp@plt>
  402eb8:	cbnz	w0, 402e60 <ferror@plt+0x14c0>
  402ebc:	ldp	x19, x20, [sp, #16]
  402ec0:	ldp	x21, x22, [sp, #32]
  402ec4:	ldp	x29, x30, [sp], #128
  402ec8:	ret
  402ecc:	add	w2, w1, #0x8
  402ed0:	str	w2, [sp, #72]
  402ed4:	cmp	w2, #0x0
  402ed8:	b.gt	402e6c <ferror@plt+0x14cc>
  402edc:	add	x0, x21, w1, sxtw
  402ee0:	b	402e78 <ferror@plt+0x14d8>
  402ee4:	add	w3, w2, #0x8
  402ee8:	str	w3, [sp, #72]
  402eec:	cmp	w3, #0x0
  402ef0:	b.gt	402e8c <ferror@plt+0x14ec>
  402ef4:	add	x0, x21, w2, sxtw
  402ef8:	b	402e98 <ferror@plt+0x14f8>
  402efc:	adrp	x0, 416000 <ferror@plt+0x14660>
  402f00:	adrp	x1, 404000 <ferror@plt+0x2660>
  402f04:	mov	x3, x19
  402f08:	mov	x2, x20
  402f0c:	ldr	w0, [x0, #576]
  402f10:	add	x1, x1, #0x818
  402f14:	bl	401910 <errx@plt>
  402f18:	mov	w0, #0x1                   	// #1
  402f1c:	b	402ebc <ferror@plt+0x151c>
  402f20:	add	x1, x0, x1
  402f24:	sxtb	w2, w2
  402f28:	cmp	x0, x1
  402f2c:	b.eq	402f38 <ferror@plt+0x1598>  // b.none
  402f30:	ldrsb	w3, [x0]
  402f34:	cbnz	w3, 402f40 <ferror@plt+0x15a0>
  402f38:	mov	x0, #0x0                   	// #0
  402f3c:	ret
  402f40:	cmp	w2, w3
  402f44:	b.eq	402f3c <ferror@plt+0x159c>  // b.none
  402f48:	add	x0, x0, #0x1
  402f4c:	b	402f28 <ferror@plt+0x1588>
  402f50:	stp	x29, x30, [sp, #-32]!
  402f54:	mov	w2, #0xa                   	// #10
  402f58:	mov	x29, sp
  402f5c:	stp	x19, x20, [sp, #16]
  402f60:	mov	x20, x1
  402f64:	mov	x19, x0
  402f68:	bl	402970 <ferror@plt+0xfd0>
  402f6c:	mov	w1, #0xffff                	// #65535
  402f70:	cmp	w0, w1
  402f74:	b.ls	402f84 <ferror@plt+0x15e4>  // b.plast
  402f78:	mov	x1, x20
  402f7c:	mov	x0, x19
  402f80:	bl	402934 <ferror@plt+0xf94>
  402f84:	ldp	x19, x20, [sp, #16]
  402f88:	ldp	x29, x30, [sp], #32
  402f8c:	ret
  402f90:	stp	x29, x30, [sp, #-32]!
  402f94:	mov	w2, #0x10                  	// #16
  402f98:	mov	x29, sp
  402f9c:	stp	x19, x20, [sp, #16]
  402fa0:	mov	x20, x1
  402fa4:	mov	x19, x0
  402fa8:	bl	402970 <ferror@plt+0xfd0>
  402fac:	mov	w1, #0xffff                	// #65535
  402fb0:	cmp	w0, w1
  402fb4:	b.ls	402fc4 <ferror@plt+0x1624>  // b.plast
  402fb8:	mov	x1, x20
  402fbc:	mov	x0, x19
  402fc0:	bl	402934 <ferror@plt+0xf94>
  402fc4:	ldp	x19, x20, [sp, #16]
  402fc8:	ldp	x29, x30, [sp], #32
  402fcc:	ret
  402fd0:	mov	w2, #0xa                   	// #10
  402fd4:	b	402970 <ferror@plt+0xfd0>
  402fd8:	mov	w2, #0x10                  	// #16
  402fdc:	b	402970 <ferror@plt+0xfd0>
  402fe0:	stp	x29, x30, [sp, #-64]!
  402fe4:	mov	x29, sp
  402fe8:	stp	x19, x20, [sp, #16]
  402fec:	mov	x19, x0
  402ff0:	str	x21, [sp, #32]
  402ff4:	mov	x21, x1
  402ff8:	str	xzr, [sp, #56]
  402ffc:	bl	401940 <__errno_location@plt>
  403000:	str	wzr, [x0]
  403004:	mov	x20, x0
  403008:	cbz	x19, 403044 <ferror@plt+0x16a4>
  40300c:	ldrsb	w0, [x19]
  403010:	cbz	w0, 403044 <ferror@plt+0x16a4>
  403014:	add	x1, sp, #0x38
  403018:	mov	x0, x19
  40301c:	mov	w2, #0xa                   	// #10
  403020:	bl	401640 <strtoimax@plt>
  403024:	ldr	w1, [x20]
  403028:	cbnz	w1, 403044 <ferror@plt+0x16a4>
  40302c:	ldr	x1, [sp, #56]
  403030:	cmp	x1, x19
  403034:	b.eq	403044 <ferror@plt+0x16a4>  // b.none
  403038:	cbz	x1, 403070 <ferror@plt+0x16d0>
  40303c:	ldrsb	w1, [x1]
  403040:	cbz	w1, 403070 <ferror@plt+0x16d0>
  403044:	ldr	w1, [x20]
  403048:	adrp	x0, 416000 <ferror@plt+0x14660>
  40304c:	mov	x3, x19
  403050:	mov	x2, x21
  403054:	cmp	w1, #0x22
  403058:	ldr	w0, [x0, #576]
  40305c:	adrp	x1, 404000 <ferror@plt+0x2660>
  403060:	add	x1, x1, #0x818
  403064:	b.ne	40306c <ferror@plt+0x16cc>  // b.any
  403068:	bl	401980 <err@plt>
  40306c:	bl	401910 <errx@plt>
  403070:	ldp	x19, x20, [sp, #16]
  403074:	ldr	x21, [sp, #32]
  403078:	ldp	x29, x30, [sp], #64
  40307c:	ret
  403080:	stp	x29, x30, [sp, #-32]!
  403084:	mov	x29, sp
  403088:	stp	x19, x20, [sp, #16]
  40308c:	mov	x19, x1
  403090:	mov	x20, x0
  403094:	bl	402fe0 <ferror@plt+0x1640>
  403098:	mov	x1, #0x80000000            	// #2147483648
  40309c:	add	x1, x0, x1
  4030a0:	mov	x2, #0xffffffff            	// #4294967295
  4030a4:	cmp	x1, x2
  4030a8:	b.ls	4030d4 <ferror@plt+0x1734>  // b.plast
  4030ac:	bl	401940 <__errno_location@plt>
  4030b0:	mov	w1, #0x22                  	// #34
  4030b4:	str	w1, [x0]
  4030b8:	adrp	x0, 416000 <ferror@plt+0x14660>
  4030bc:	adrp	x1, 404000 <ferror@plt+0x2660>
  4030c0:	mov	x3, x20
  4030c4:	mov	x2, x19
  4030c8:	ldr	w0, [x0, #576]
  4030cc:	add	x1, x1, #0x818
  4030d0:	bl	401980 <err@plt>
  4030d4:	ldp	x19, x20, [sp, #16]
  4030d8:	ldp	x29, x30, [sp], #32
  4030dc:	ret
  4030e0:	stp	x29, x30, [sp, #-32]!
  4030e4:	mov	x29, sp
  4030e8:	stp	x19, x20, [sp, #16]
  4030ec:	mov	x19, x1
  4030f0:	mov	x20, x0
  4030f4:	bl	403080 <ferror@plt+0x16e0>
  4030f8:	add	w2, w0, #0x8, lsl #12
  4030fc:	mov	w1, #0xffff                	// #65535
  403100:	cmp	w2, w1
  403104:	b.ls	403130 <ferror@plt+0x1790>  // b.plast
  403108:	bl	401940 <__errno_location@plt>
  40310c:	mov	w1, #0x22                  	// #34
  403110:	str	w1, [x0]
  403114:	adrp	x0, 416000 <ferror@plt+0x14660>
  403118:	adrp	x1, 404000 <ferror@plt+0x2660>
  40311c:	mov	x3, x20
  403120:	mov	x2, x19
  403124:	ldr	w0, [x0, #576]
  403128:	add	x1, x1, #0x818
  40312c:	bl	401980 <err@plt>
  403130:	ldp	x19, x20, [sp, #16]
  403134:	ldp	x29, x30, [sp], #32
  403138:	ret
  40313c:	mov	w2, #0xa                   	// #10
  403140:	b	402890 <ferror@plt+0xef0>
  403144:	mov	w2, #0x10                  	// #16
  403148:	b	402890 <ferror@plt+0xef0>
  40314c:	stp	x29, x30, [sp, #-64]!
  403150:	mov	x29, sp
  403154:	stp	x19, x20, [sp, #16]
  403158:	mov	x19, x0
  40315c:	str	x21, [sp, #32]
  403160:	mov	x21, x1
  403164:	str	xzr, [sp, #56]
  403168:	bl	401940 <__errno_location@plt>
  40316c:	str	wzr, [x0]
  403170:	mov	x20, x0
  403174:	cbz	x19, 4031ac <ferror@plt+0x180c>
  403178:	ldrsb	w0, [x19]
  40317c:	cbz	w0, 4031ac <ferror@plt+0x180c>
  403180:	mov	x0, x19
  403184:	add	x1, sp, #0x38
  403188:	bl	401650 <strtod@plt>
  40318c:	ldr	w0, [x20]
  403190:	cbnz	w0, 4031ac <ferror@plt+0x180c>
  403194:	ldr	x0, [sp, #56]
  403198:	cmp	x0, x19
  40319c:	b.eq	4031ac <ferror@plt+0x180c>  // b.none
  4031a0:	cbz	x0, 4031d8 <ferror@plt+0x1838>
  4031a4:	ldrsb	w0, [x0]
  4031a8:	cbz	w0, 4031d8 <ferror@plt+0x1838>
  4031ac:	ldr	w1, [x20]
  4031b0:	adrp	x0, 416000 <ferror@plt+0x14660>
  4031b4:	mov	x3, x19
  4031b8:	mov	x2, x21
  4031bc:	cmp	w1, #0x22
  4031c0:	ldr	w0, [x0, #576]
  4031c4:	adrp	x1, 404000 <ferror@plt+0x2660>
  4031c8:	add	x1, x1, #0x818
  4031cc:	b.ne	4031d4 <ferror@plt+0x1834>  // b.any
  4031d0:	bl	401980 <err@plt>
  4031d4:	bl	401910 <errx@plt>
  4031d8:	ldp	x19, x20, [sp, #16]
  4031dc:	ldr	x21, [sp, #32]
  4031e0:	ldp	x29, x30, [sp], #64
  4031e4:	ret
  4031e8:	stp	x29, x30, [sp, #-64]!
  4031ec:	mov	x29, sp
  4031f0:	stp	x19, x20, [sp, #16]
  4031f4:	mov	x19, x0
  4031f8:	str	x21, [sp, #32]
  4031fc:	mov	x21, x1
  403200:	str	xzr, [sp, #56]
  403204:	bl	401940 <__errno_location@plt>
  403208:	str	wzr, [x0]
  40320c:	mov	x20, x0
  403210:	cbz	x19, 40324c <ferror@plt+0x18ac>
  403214:	ldrsb	w0, [x19]
  403218:	cbz	w0, 40324c <ferror@plt+0x18ac>
  40321c:	add	x1, sp, #0x38
  403220:	mov	x0, x19
  403224:	mov	w2, #0xa                   	// #10
  403228:	bl	401870 <strtol@plt>
  40322c:	ldr	w1, [x20]
  403230:	cbnz	w1, 40324c <ferror@plt+0x18ac>
  403234:	ldr	x1, [sp, #56]
  403238:	cmp	x1, x19
  40323c:	b.eq	40324c <ferror@plt+0x18ac>  // b.none
  403240:	cbz	x1, 403278 <ferror@plt+0x18d8>
  403244:	ldrsb	w1, [x1]
  403248:	cbz	w1, 403278 <ferror@plt+0x18d8>
  40324c:	ldr	w1, [x20]
  403250:	adrp	x0, 416000 <ferror@plt+0x14660>
  403254:	mov	x3, x19
  403258:	mov	x2, x21
  40325c:	cmp	w1, #0x22
  403260:	ldr	w0, [x0, #576]
  403264:	adrp	x1, 404000 <ferror@plt+0x2660>
  403268:	add	x1, x1, #0x818
  40326c:	b.ne	403274 <ferror@plt+0x18d4>  // b.any
  403270:	bl	401980 <err@plt>
  403274:	bl	401910 <errx@plt>
  403278:	ldp	x19, x20, [sp, #16]
  40327c:	ldr	x21, [sp, #32]
  403280:	ldp	x29, x30, [sp], #64
  403284:	ret
  403288:	stp	x29, x30, [sp, #-64]!
  40328c:	mov	x29, sp
  403290:	stp	x19, x20, [sp, #16]
  403294:	mov	x19, x0
  403298:	str	x21, [sp, #32]
  40329c:	mov	x21, x1
  4032a0:	str	xzr, [sp, #56]
  4032a4:	bl	401940 <__errno_location@plt>
  4032a8:	str	wzr, [x0]
  4032ac:	mov	x20, x0
  4032b0:	cbz	x19, 4032ec <ferror@plt+0x194c>
  4032b4:	ldrsb	w0, [x19]
  4032b8:	cbz	w0, 4032ec <ferror@plt+0x194c>
  4032bc:	add	x1, sp, #0x38
  4032c0:	mov	x0, x19
  4032c4:	mov	w2, #0xa                   	// #10
  4032c8:	bl	4015f0 <strtoul@plt>
  4032cc:	ldr	w1, [x20]
  4032d0:	cbnz	w1, 4032ec <ferror@plt+0x194c>
  4032d4:	ldr	x1, [sp, #56]
  4032d8:	cmp	x1, x19
  4032dc:	b.eq	4032ec <ferror@plt+0x194c>  // b.none
  4032e0:	cbz	x1, 403318 <ferror@plt+0x1978>
  4032e4:	ldrsb	w1, [x1]
  4032e8:	cbz	w1, 403318 <ferror@plt+0x1978>
  4032ec:	ldr	w1, [x20]
  4032f0:	adrp	x0, 416000 <ferror@plt+0x14660>
  4032f4:	mov	x3, x19
  4032f8:	mov	x2, x21
  4032fc:	cmp	w1, #0x22
  403300:	ldr	w0, [x0, #576]
  403304:	adrp	x1, 404000 <ferror@plt+0x2660>
  403308:	add	x1, x1, #0x818
  40330c:	b.ne	403314 <ferror@plt+0x1974>  // b.any
  403310:	bl	401980 <err@plt>
  403314:	bl	401910 <errx@plt>
  403318:	ldp	x19, x20, [sp, #16]
  40331c:	ldr	x21, [sp, #32]
  403320:	ldp	x29, x30, [sp], #64
  403324:	ret
  403328:	stp	x29, x30, [sp, #-48]!
  40332c:	mov	x29, sp
  403330:	stp	x19, x20, [sp, #16]
  403334:	mov	x19, x1
  403338:	mov	x20, x0
  40333c:	add	x1, sp, #0x28
  403340:	bl	402d0c <ferror@plt+0x136c>
  403344:	cbnz	w0, 403358 <ferror@plt+0x19b8>
  403348:	ldp	x19, x20, [sp, #16]
  40334c:	ldr	x0, [sp, #40]
  403350:	ldp	x29, x30, [sp], #48
  403354:	ret
  403358:	bl	401940 <__errno_location@plt>
  40335c:	mov	x1, x0
  403360:	adrp	x0, 416000 <ferror@plt+0x14660>
  403364:	mov	x3, x20
  403368:	ldr	w2, [x1]
  40336c:	adrp	x1, 404000 <ferror@plt+0x2660>
  403370:	ldr	w0, [x0, #576]
  403374:	cbz	w2, 403384 <ferror@plt+0x19e4>
  403378:	mov	x2, x19
  40337c:	add	x1, x1, #0x818
  403380:	bl	401980 <err@plt>
  403384:	mov	x2, x19
  403388:	add	x1, x1, #0x818
  40338c:	bl	401910 <errx@plt>
  403390:	stp	x29, x30, [sp, #-32]!
  403394:	mov	x29, sp
  403398:	str	x19, [sp, #16]
  40339c:	mov	x19, x1
  4033a0:	mov	x1, x2
  4033a4:	bl	40314c <ferror@plt+0x17ac>
  4033a8:	fcvtzs	d1, d0
  4033ac:	mov	x0, #0x848000000000        	// #145685290680320
  4033b0:	movk	x0, #0x412e, lsl #48
  4033b4:	str	d1, [x19]
  4033b8:	scvtf	d1, d1
  4033bc:	fsub	d0, d0, d1
  4033c0:	fmov	d1, x0
  4033c4:	fmul	d0, d0, d1
  4033c8:	fcvtzs	d0, d0
  4033cc:	str	d0, [x19, #8]
  4033d0:	ldr	x19, [sp, #16]
  4033d4:	ldp	x29, x30, [sp], #32
  4033d8:	ret
  4033dc:	mov	w3, w0
  4033e0:	mov	x0, x1
  4033e4:	and	w1, w3, #0xf000
  4033e8:	cmp	w1, #0x4, lsl #12
  4033ec:	b.ne	40351c <ferror@plt+0x1b7c>  // b.any
  4033f0:	mov	w1, #0x64                  	// #100
  4033f4:	mov	w2, #0x1                   	// #1
  4033f8:	strb	w1, [x0]
  4033fc:	and	x4, x2, #0xffff
  403400:	add	w5, w2, #0x1
  403404:	and	x5, x5, #0x3
  403408:	tst	x3, #0x100
  40340c:	mov	w6, #0x2d                  	// #45
  403410:	mov	w1, #0x72                  	// #114
  403414:	csel	w1, w1, w6, ne  // ne = any
  403418:	tst	x3, #0x80
  40341c:	strb	w1, [x0, x4]
  403420:	mov	w1, #0x77                  	// #119
  403424:	csel	w1, w1, w6, ne  // ne = any
  403428:	strb	w1, [x0, x5]
  40342c:	add	w4, w2, #0x2
  403430:	and	w1, w3, #0x40
  403434:	and	w4, w4, #0xffff
  403438:	tbz	w3, #11, 403584 <ferror@plt+0x1be4>
  40343c:	cmp	w1, #0x0
  403440:	mov	w5, #0x53                  	// #83
  403444:	mov	w1, #0x73                  	// #115
  403448:	csel	w1, w1, w5, ne  // ne = any
  40344c:	and	x4, x4, #0xffff
  403450:	add	w5, w2, #0x3
  403454:	and	x5, x5, #0x7
  403458:	tst	x3, #0x20
  40345c:	mov	w6, #0x2d                  	// #45
  403460:	strb	w1, [x0, x4]
  403464:	add	w4, w2, #0x4
  403468:	and	x4, x4, #0xf
  40346c:	mov	w1, #0x72                  	// #114
  403470:	csel	w1, w1, w6, ne  // ne = any
  403474:	tst	x3, #0x10
  403478:	strb	w1, [x0, x5]
  40347c:	mov	w1, #0x77                  	// #119
  403480:	csel	w1, w1, w6, ne  // ne = any
  403484:	strb	w1, [x0, x4]
  403488:	add	w5, w2, #0x5
  40348c:	and	w1, w3, #0x8
  403490:	and	w5, w5, #0xffff
  403494:	tbz	w3, #10, 403594 <ferror@plt+0x1bf4>
  403498:	cmp	w1, #0x0
  40349c:	mov	w4, #0x53                  	// #83
  4034a0:	mov	w1, #0x73                  	// #115
  4034a4:	csel	w1, w1, w4, ne  // ne = any
  4034a8:	and	x5, x5, #0xffff
  4034ac:	add	w4, w2, #0x6
  4034b0:	and	x4, x4, #0xf
  4034b4:	tst	x3, #0x4
  4034b8:	mov	w6, #0x2d                  	// #45
  4034bc:	strb	w1, [x0, x5]
  4034c0:	add	w5, w2, #0x7
  4034c4:	and	x5, x5, #0xf
  4034c8:	mov	w1, #0x72                  	// #114
  4034cc:	csel	w1, w1, w6, ne  // ne = any
  4034d0:	tst	x3, #0x2
  4034d4:	strb	w1, [x0, x4]
  4034d8:	mov	w1, #0x77                  	// #119
  4034dc:	csel	w1, w1, w6, ne  // ne = any
  4034e0:	strb	w1, [x0, x5]
  4034e4:	add	w4, w2, #0x8
  4034e8:	and	w1, w3, #0x1
  4034ec:	and	w4, w4, #0xffff
  4034f0:	tbz	w3, #9, 4035a4 <ferror@plt+0x1c04>
  4034f4:	cmp	w1, #0x0
  4034f8:	mov	w3, #0x54                  	// #84
  4034fc:	mov	w1, #0x74                  	// #116
  403500:	csel	w1, w1, w3, ne  // ne = any
  403504:	and	x3, x4, #0xffff
  403508:	add	w2, w2, #0x9
  40350c:	and	x2, x2, #0xffff
  403510:	strb	w1, [x0, x3]
  403514:	strb	wzr, [x0, x2]
  403518:	ret
  40351c:	cmp	w1, #0xa, lsl #12
  403520:	b.ne	40352c <ferror@plt+0x1b8c>  // b.any
  403524:	mov	w1, #0x6c                  	// #108
  403528:	b	4033f4 <ferror@plt+0x1a54>
  40352c:	cmp	w1, #0x2, lsl #12
  403530:	b.ne	40353c <ferror@plt+0x1b9c>  // b.any
  403534:	mov	w1, #0x63                  	// #99
  403538:	b	4033f4 <ferror@plt+0x1a54>
  40353c:	cmp	w1, #0x6, lsl #12
  403540:	b.ne	40354c <ferror@plt+0x1bac>  // b.any
  403544:	mov	w1, #0x62                  	// #98
  403548:	b	4033f4 <ferror@plt+0x1a54>
  40354c:	cmp	w1, #0xc, lsl #12
  403550:	b.ne	40355c <ferror@plt+0x1bbc>  // b.any
  403554:	mov	w1, #0x73                  	// #115
  403558:	b	4033f4 <ferror@plt+0x1a54>
  40355c:	cmp	w1, #0x1, lsl #12
  403560:	b.ne	40356c <ferror@plt+0x1bcc>  // b.any
  403564:	mov	w1, #0x70                  	// #112
  403568:	b	4033f4 <ferror@plt+0x1a54>
  40356c:	cmp	w1, #0x8, lsl #12
  403570:	b.ne	40357c <ferror@plt+0x1bdc>  // b.any
  403574:	mov	w1, #0x2d                  	// #45
  403578:	b	4033f4 <ferror@plt+0x1a54>
  40357c:	mov	w2, #0x0                   	// #0
  403580:	b	4033fc <ferror@plt+0x1a5c>
  403584:	cmp	w1, #0x0
  403588:	mov	w1, #0x78                  	// #120
  40358c:	csel	w1, w1, w6, ne  // ne = any
  403590:	b	40344c <ferror@plt+0x1aac>
  403594:	cmp	w1, #0x0
  403598:	mov	w1, #0x78                  	// #120
  40359c:	csel	w1, w1, w6, ne  // ne = any
  4035a0:	b	4034a8 <ferror@plt+0x1b08>
  4035a4:	cmp	w1, #0x0
  4035a8:	mov	w1, #0x78                  	// #120
  4035ac:	csel	w1, w1, w6, ne  // ne = any
  4035b0:	b	403504 <ferror@plt+0x1b64>
  4035b4:	stp	x29, x30, [sp, #-96]!
  4035b8:	mov	x29, sp
  4035bc:	stp	x19, x20, [sp, #16]
  4035c0:	stp	x21, x22, [sp, #32]
  4035c4:	add	x21, sp, #0x38
  4035c8:	tbz	w0, #1, 4036dc <ferror@plt+0x1d3c>
  4035cc:	add	x4, x21, #0x1
  4035d0:	mov	w2, #0x20                  	// #32
  4035d4:	strb	w2, [sp, #56]
  4035d8:	mov	w2, #0xa                   	// #10
  4035dc:	mov	x3, #0x1                   	// #1
  4035e0:	lsl	x5, x3, x2
  4035e4:	cmp	x1, x5
  4035e8:	b.cc	4035f8 <ferror@plt+0x1c58>  // b.lo, b.ul, b.last
  4035ec:	add	w2, w2, #0xa
  4035f0:	cmp	w2, #0x46
  4035f4:	b.ne	4035e0 <ferror@plt+0x1c40>  // b.any
  4035f8:	subs	w5, w2, #0xa
  4035fc:	b.eq	4036e4 <ferror@plt+0x1d44>  // b.none
  403600:	mov	w3, #0xa                   	// #10
  403604:	udiv	w3, w5, w3
  403608:	sxtw	x3, w3
  40360c:	adrp	x6, 404000 <ferror@plt+0x2660>
  403610:	add	x6, x6, #0x835
  403614:	ldrsb	w6, [x3, x6]
  403618:	cbz	w5, 4036ec <ferror@plt+0x1d4c>
  40361c:	mov	x19, #0xffffffffffffffff    	// #-1
  403620:	lsr	x20, x1, x5
  403624:	lsl	x19, x19, x5
  403628:	bic	x1, x1, x19
  40362c:	mov	x3, x4
  403630:	strb	w6, [x3], #1
  403634:	tbz	w0, #0, 40364c <ferror@plt+0x1cac>
  403638:	cmp	w6, #0x42
  40363c:	b.eq	40364c <ferror@plt+0x1cac>  // b.none
  403640:	add	x3, x4, #0x3
  403644:	mov	w5, #0x4269                	// #17001
  403648:	sturh	w5, [x4, #1]
  40364c:	strb	wzr, [x3]
  403650:	add	x22, sp, #0x40
  403654:	cbz	x1, 403710 <ferror@plt+0x1d70>
  403658:	sub	w2, w2, #0x14
  40365c:	lsr	x1, x1, x2
  403660:	tbz	w0, #2, 4036f8 <ferror@plt+0x1d58>
  403664:	add	x1, x1, #0x5
  403668:	mov	x0, #0xa                   	// #10
  40366c:	udiv	x19, x1, x0
  403670:	udiv	x1, x19, x0
  403674:	msub	x0, x1, x0, x19
  403678:	cmp	x0, #0x0
  40367c:	csel	x19, x19, x1, ne  // ne = any
  403680:	cbz	x19, 403710 <ferror@plt+0x1d70>
  403684:	bl	4016c0 <localeconv@plt>
  403688:	cbz	x0, 40369c <ferror@plt+0x1cfc>
  40368c:	ldr	x4, [x0]
  403690:	cbz	x4, 40369c <ferror@plt+0x1cfc>
  403694:	ldrsb	w1, [x4]
  403698:	cbnz	w1, 4036a4 <ferror@plt+0x1d04>
  40369c:	adrp	x0, 404000 <ferror@plt+0x2660>
  4036a0:	add	x4, x0, #0x833
  4036a4:	adrp	x2, 404000 <ferror@plt+0x2660>
  4036a8:	mov	x6, x21
  4036ac:	mov	x5, x19
  4036b0:	mov	w3, w20
  4036b4:	add	x2, x2, #0x83d
  4036b8:	mov	x0, x22
  4036bc:	mov	x1, #0x20                  	// #32
  4036c0:	bl	4016b0 <snprintf@plt>
  4036c4:	mov	x0, x22
  4036c8:	bl	401790 <strdup@plt>
  4036cc:	ldp	x19, x20, [sp, #16]
  4036d0:	ldp	x21, x22, [sp, #32]
  4036d4:	ldp	x29, x30, [sp], #96
  4036d8:	ret
  4036dc:	mov	x4, x21
  4036e0:	b	4035d8 <ferror@plt+0x1c38>
  4036e4:	mov	x3, #0x0                   	// #0
  4036e8:	b	40360c <ferror@plt+0x1c6c>
  4036ec:	mov	w20, w1
  4036f0:	mov	x1, #0x0                   	// #0
  4036f4:	b	40362c <ferror@plt+0x1c8c>
  4036f8:	add	x1, x1, #0x32
  4036fc:	mov	x19, #0x64                  	// #100
  403700:	udiv	x19, x1, x19
  403704:	cmp	x19, #0xa
  403708:	b.ne	403680 <ferror@plt+0x1ce0>  // b.any
  40370c:	add	w20, w20, #0x1
  403710:	mov	x4, x21
  403714:	mov	w3, w20
  403718:	mov	x0, x22
  40371c:	adrp	x2, 404000 <ferror@plt+0x2660>
  403720:	mov	x1, #0x20                  	// #32
  403724:	add	x2, x2, #0x847
  403728:	bl	4016b0 <snprintf@plt>
  40372c:	b	4036c4 <ferror@plt+0x1d24>
  403730:	cbnz	x0, 403754 <ferror@plt+0x1db4>
  403734:	mov	w0, #0xffffffff            	// #-1
  403738:	ret
  40373c:	mov	w0, #0xffffffff            	// #-1
  403740:	ldp	x19, x20, [sp, #16]
  403744:	ldp	x21, x22, [sp, #32]
  403748:	ldp	x23, x24, [sp, #48]
  40374c:	ldp	x29, x30, [sp], #64
  403750:	ret
  403754:	stp	x29, x30, [sp, #-64]!
  403758:	mov	x29, sp
  40375c:	stp	x19, x20, [sp, #16]
  403760:	mov	x19, x0
  403764:	stp	x21, x22, [sp, #32]
  403768:	stp	x23, x24, [sp, #48]
  40376c:	ldrsb	w0, [x0]
  403770:	cbz	w0, 40373c <ferror@plt+0x1d9c>
  403774:	cmp	x1, #0x0
  403778:	mov	x22, x1
  40377c:	mov	x23, x2
  403780:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403784:	b.eq	40373c <ferror@plt+0x1d9c>  // b.none
  403788:	mov	x24, x3
  40378c:	cbz	x3, 40373c <ferror@plt+0x1d9c>
  403790:	mov	x0, #0x0                   	// #0
  403794:	mov	x20, #0x0                   	// #0
  403798:	ldrsb	w1, [x19]
  40379c:	cbnz	w1, 4037a8 <ferror@plt+0x1e08>
  4037a0:	mov	x0, x20
  4037a4:	b	403740 <ferror@plt+0x1da0>
  4037a8:	cmp	x23, x20
  4037ac:	b.ls	403810 <ferror@plt+0x1e70>  // b.plast
  4037b0:	cmp	x0, #0x0
  4037b4:	csel	x0, x0, x19, ne  // ne = any
  4037b8:	cmp	w1, #0x2c
  4037bc:	ldrsb	w1, [x19, #1]
  4037c0:	csel	x21, x19, xzr, eq  // eq = none
  4037c4:	cbnz	w1, 403804 <ferror@plt+0x1e64>
  4037c8:	add	x21, x19, #0x1
  4037cc:	cmp	x0, x21
  4037d0:	b.cs	40373c <ferror@plt+0x1d9c>  // b.hs, b.nlast
  4037d4:	sub	x1, x21, x0
  4037d8:	blr	x24
  4037dc:	mov	w1, w0
  4037e0:	cmn	w0, #0x1
  4037e4:	b.eq	40373c <ferror@plt+0x1d9c>  // b.none
  4037e8:	str	w1, [x22, x20, lsl #2]
  4037ec:	add	x0, x20, #0x1
  4037f0:	ldrsb	w1, [x21]
  4037f4:	cbz	w1, 403740 <ferror@plt+0x1da0>
  4037f8:	mov	x20, x0
  4037fc:	mov	x0, #0x0                   	// #0
  403800:	b	403808 <ferror@plt+0x1e68>
  403804:	cbnz	x21, 4037cc <ferror@plt+0x1e2c>
  403808:	add	x19, x19, #0x1
  40380c:	b	403798 <ferror@plt+0x1df8>
  403810:	mov	w0, #0xfffffffe            	// #-2
  403814:	b	403740 <ferror@plt+0x1da0>
  403818:	cbz	x0, 40388c <ferror@plt+0x1eec>
  40381c:	stp	x29, x30, [sp, #-32]!
  403820:	mov	x29, sp
  403824:	str	x19, [sp, #16]
  403828:	mov	x19, x3
  40382c:	mov	x3, x4
  403830:	ldrsb	w4, [x0]
  403834:	cbz	w4, 403894 <ferror@plt+0x1ef4>
  403838:	cbz	x19, 403894 <ferror@plt+0x1ef4>
  40383c:	ldr	x5, [x19]
  403840:	cmp	x5, x2
  403844:	b.hi	403894 <ferror@plt+0x1ef4>  // b.pmore
  403848:	cmp	w4, #0x2b
  40384c:	b.ne	403884 <ferror@plt+0x1ee4>  // b.any
  403850:	add	x0, x0, #0x1
  403854:	ldr	x4, [x19]
  403858:	sub	x2, x2, x4
  40385c:	add	x1, x1, x4, lsl #2
  403860:	bl	403730 <ferror@plt+0x1d90>
  403864:	cmp	w0, #0x0
  403868:	b.le	403878 <ferror@plt+0x1ed8>
  40386c:	ldr	x1, [x19]
  403870:	add	x1, x1, w0, sxtw
  403874:	str	x1, [x19]
  403878:	ldr	x19, [sp, #16]
  40387c:	ldp	x29, x30, [sp], #32
  403880:	ret
  403884:	str	xzr, [x19]
  403888:	b	403854 <ferror@plt+0x1eb4>
  40388c:	mov	w0, #0xffffffff            	// #-1
  403890:	ret
  403894:	mov	w0, #0xffffffff            	// #-1
  403898:	b	403878 <ferror@plt+0x1ed8>
  40389c:	cmp	x0, #0x0
  4038a0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4038a4:	b.eq	40395c <ferror@plt+0x1fbc>  // b.none
  4038a8:	stp	x29, x30, [sp, #-64]!
  4038ac:	mov	x29, sp
  4038b0:	stp	x19, x20, [sp, #16]
  4038b4:	mov	x20, x1
  4038b8:	stp	x21, x22, [sp, #32]
  4038bc:	str	x23, [sp, #48]
  4038c0:	cbz	x1, 403964 <ferror@plt+0x1fc4>
  4038c4:	mov	x22, x2
  4038c8:	mov	x19, x0
  4038cc:	mov	w23, #0x1                   	// #1
  4038d0:	mov	x0, #0x0                   	// #0
  4038d4:	ldrsb	w1, [x19]
  4038d8:	cbz	w1, 403930 <ferror@plt+0x1f90>
  4038dc:	cmp	x0, #0x0
  4038e0:	csel	x0, x0, x19, ne  // ne = any
  4038e4:	cmp	w1, #0x2c
  4038e8:	ldrsb	w1, [x19, #1]
  4038ec:	csel	x21, x19, xzr, eq  // eq = none
  4038f0:	cbnz	w1, 403948 <ferror@plt+0x1fa8>
  4038f4:	add	x21, x19, #0x1
  4038f8:	cmp	x0, x21
  4038fc:	b.cs	40396c <ferror@plt+0x1fcc>  // b.hs, b.nlast
  403900:	sub	x1, x21, x0
  403904:	blr	x22
  403908:	tbnz	w0, #31, 403934 <ferror@plt+0x1f94>
  40390c:	asr	w1, w0, #3
  403910:	and	w3, w0, #0x7
  403914:	sxtw	x1, w1
  403918:	lsl	w3, w23, w3
  40391c:	ldrb	w0, [x20, x1]
  403920:	orr	w3, w3, w0
  403924:	strb	w3, [x20, x1]
  403928:	ldrsb	w0, [x21]
  40392c:	cbnz	w0, 403954 <ferror@plt+0x1fb4>
  403930:	mov	w0, #0x0                   	// #0
  403934:	ldp	x19, x20, [sp, #16]
  403938:	ldp	x21, x22, [sp, #32]
  40393c:	ldr	x23, [sp, #48]
  403940:	ldp	x29, x30, [sp], #64
  403944:	ret
  403948:	cbnz	x21, 4038f8 <ferror@plt+0x1f58>
  40394c:	add	x19, x19, #0x1
  403950:	b	4038d4 <ferror@plt+0x1f34>
  403954:	mov	x0, #0x0                   	// #0
  403958:	b	40394c <ferror@plt+0x1fac>
  40395c:	mov	w0, #0xffffffea            	// #-22
  403960:	ret
  403964:	mov	w0, #0xffffffea            	// #-22
  403968:	b	403934 <ferror@plt+0x1f94>
  40396c:	mov	w0, #0xffffffff            	// #-1
  403970:	b	403934 <ferror@plt+0x1f94>
  403974:	cmp	x0, #0x0
  403978:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40397c:	b.eq	403a18 <ferror@plt+0x2078>  // b.none
  403980:	stp	x29, x30, [sp, #-48]!
  403984:	mov	x29, sp
  403988:	stp	x19, x20, [sp, #16]
  40398c:	mov	x20, x1
  403990:	stp	x21, x22, [sp, #32]
  403994:	cbz	x1, 403a20 <ferror@plt+0x2080>
  403998:	mov	x22, x2
  40399c:	mov	x19, x0
  4039a0:	mov	x0, #0x0                   	// #0
  4039a4:	ldrsb	w1, [x19]
  4039a8:	cbz	w1, 4039f0 <ferror@plt+0x2050>
  4039ac:	cmp	x0, #0x0
  4039b0:	csel	x0, x0, x19, ne  // ne = any
  4039b4:	cmp	w1, #0x2c
  4039b8:	ldrsb	w1, [x19, #1]
  4039bc:	csel	x21, x19, xzr, eq  // eq = none
  4039c0:	cbnz	w1, 403a04 <ferror@plt+0x2064>
  4039c4:	add	x21, x19, #0x1
  4039c8:	cmp	x0, x21
  4039cc:	b.cs	403a28 <ferror@plt+0x2088>  // b.hs, b.nlast
  4039d0:	sub	x1, x21, x0
  4039d4:	blr	x22
  4039d8:	tbnz	x0, #63, 4039f4 <ferror@plt+0x2054>
  4039dc:	ldr	x1, [x20]
  4039e0:	orr	x0, x1, x0
  4039e4:	str	x0, [x20]
  4039e8:	ldrsb	w0, [x21]
  4039ec:	cbnz	w0, 403a10 <ferror@plt+0x2070>
  4039f0:	mov	w0, #0x0                   	// #0
  4039f4:	ldp	x19, x20, [sp, #16]
  4039f8:	ldp	x21, x22, [sp, #32]
  4039fc:	ldp	x29, x30, [sp], #48
  403a00:	ret
  403a04:	cbnz	x21, 4039c8 <ferror@plt+0x2028>
  403a08:	add	x19, x19, #0x1
  403a0c:	b	4039a4 <ferror@plt+0x2004>
  403a10:	mov	x0, #0x0                   	// #0
  403a14:	b	403a08 <ferror@plt+0x2068>
  403a18:	mov	w0, #0xffffffea            	// #-22
  403a1c:	ret
  403a20:	mov	w0, #0xffffffea            	// #-22
  403a24:	b	4039f4 <ferror@plt+0x2054>
  403a28:	mov	w0, #0xffffffff            	// #-1
  403a2c:	b	4039f4 <ferror@plt+0x2054>
  403a30:	stp	x29, x30, [sp, #-80]!
  403a34:	mov	x29, sp
  403a38:	stp	x19, x20, [sp, #16]
  403a3c:	stp	x21, x22, [sp, #32]
  403a40:	stp	x23, x24, [sp, #48]
  403a44:	str	xzr, [sp, #72]
  403a48:	cbnz	x0, 403a64 <ferror@plt+0x20c4>
  403a4c:	mov	w0, #0x0                   	// #0
  403a50:	ldp	x19, x20, [sp, #16]
  403a54:	ldp	x21, x22, [sp, #32]
  403a58:	ldp	x23, x24, [sp, #48]
  403a5c:	ldp	x29, x30, [sp], #80
  403a60:	ret
  403a64:	str	w3, [x1]
  403a68:	mov	x19, x0
  403a6c:	str	w3, [x2]
  403a70:	mov	x23, x1
  403a74:	mov	x21, x2
  403a78:	mov	w22, w3
  403a7c:	bl	401940 <__errno_location@plt>
  403a80:	str	wzr, [x0]
  403a84:	mov	x20, x0
  403a88:	add	x24, sp, #0x48
  403a8c:	ldrsb	w0, [x19]
  403a90:	cmp	w0, #0x3a
  403a94:	b.ne	403ad8 <ferror@plt+0x2138>  // b.any
  403a98:	add	x19, x19, #0x1
  403a9c:	mov	x1, x24
  403aa0:	mov	x0, x19
  403aa4:	mov	w2, #0xa                   	// #10
  403aa8:	bl	401870 <strtol@plt>
  403aac:	str	w0, [x21]
  403ab0:	ldr	w0, [x20]
  403ab4:	cbnz	w0, 403ad0 <ferror@plt+0x2130>
  403ab8:	ldr	x0, [sp, #72]
  403abc:	cbz	x0, 403ad0 <ferror@plt+0x2130>
  403ac0:	ldrsb	w1, [x0]
  403ac4:	cbnz	w1, 403ad0 <ferror@plt+0x2130>
  403ac8:	cmp	x0, x19
  403acc:	b.ne	403a4c <ferror@plt+0x20ac>  // b.any
  403ad0:	mov	w0, #0xffffffff            	// #-1
  403ad4:	b	403a50 <ferror@plt+0x20b0>
  403ad8:	mov	x1, x24
  403adc:	mov	x0, x19
  403ae0:	mov	w2, #0xa                   	// #10
  403ae4:	bl	401870 <strtol@plt>
  403ae8:	str	w0, [x23]
  403aec:	str	w0, [x21]
  403af0:	ldr	w0, [x20]
  403af4:	cbnz	w0, 403ad0 <ferror@plt+0x2130>
  403af8:	ldr	x4, [sp, #72]
  403afc:	cbz	x4, 403ad0 <ferror@plt+0x2130>
  403b00:	cmp	x4, x19
  403b04:	b.eq	403ad0 <ferror@plt+0x2130>  // b.none
  403b08:	ldrsb	w1, [x4]
  403b0c:	cmp	w1, #0x3a
  403b10:	b.ne	403b24 <ferror@plt+0x2184>  // b.any
  403b14:	ldrsb	w1, [x4, #1]
  403b18:	cbnz	w1, 403b2c <ferror@plt+0x218c>
  403b1c:	str	w22, [x21]
  403b20:	b	403a50 <ferror@plt+0x20b0>
  403b24:	cmp	w1, #0x2d
  403b28:	b.ne	403a4c <ferror@plt+0x20ac>  // b.any
  403b2c:	add	x19, x4, #0x1
  403b30:	str	wzr, [x20]
  403b34:	str	xzr, [sp, #72]
  403b38:	b	403a9c <ferror@plt+0x20fc>
  403b3c:	stp	x29, x30, [sp, #-80]!
  403b40:	mov	x29, sp
  403b44:	stp	x19, x20, [sp, #16]
  403b48:	mov	x19, x1
  403b4c:	stp	x21, x22, [sp, #32]
  403b50:	add	x22, sp, #0x40
  403b54:	str	x23, [sp, #48]
  403b58:	add	x23, sp, #0x48
  403b5c:	cmp	x0, #0x0
  403b60:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403b64:	b.ne	403b70 <ferror@plt+0x21d0>  // b.any
  403b68:	mov	w0, #0x0                   	// #0
  403b6c:	b	403bf8 <ferror@plt+0x2258>
  403b70:	mov	x1, x22
  403b74:	bl	4027b0 <ferror@plt+0xe10>
  403b78:	mov	x1, x23
  403b7c:	mov	x20, x0
  403b80:	mov	x0, x19
  403b84:	bl	4027b0 <ferror@plt+0xe10>
  403b88:	mov	x19, x0
  403b8c:	ldp	x21, x0, [sp, #64]
  403b90:	adds	x1, x21, x0
  403b94:	b.eq	403bf4 <ferror@plt+0x2254>  // b.none
  403b98:	cmp	x1, #0x1
  403b9c:	b.ne	403bc0 <ferror@plt+0x2220>  // b.any
  403ba0:	cbz	x20, 403bb0 <ferror@plt+0x2210>
  403ba4:	ldrsb	w1, [x20]
  403ba8:	cmp	w1, #0x2f
  403bac:	b.eq	403bf4 <ferror@plt+0x2254>  // b.none
  403bb0:	cbz	x19, 403b68 <ferror@plt+0x21c8>
  403bb4:	ldrsb	w1, [x19]
  403bb8:	cmp	w1, #0x2f
  403bbc:	b.eq	403bf4 <ferror@plt+0x2254>  // b.none
  403bc0:	cmp	x20, #0x0
  403bc4:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403bc8:	b.eq	403b68 <ferror@plt+0x21c8>  // b.none
  403bcc:	cmp	x21, x0
  403bd0:	b.ne	403b68 <ferror@plt+0x21c8>  // b.any
  403bd4:	mov	x2, x21
  403bd8:	mov	x1, x19
  403bdc:	mov	x0, x20
  403be0:	bl	401730 <strncmp@plt>
  403be4:	cbnz	w0, 403b68 <ferror@plt+0x21c8>
  403be8:	add	x0, x20, x21
  403bec:	add	x19, x19, x21
  403bf0:	b	403b5c <ferror@plt+0x21bc>
  403bf4:	mov	w0, #0x1                   	// #1
  403bf8:	ldp	x19, x20, [sp, #16]
  403bfc:	ldp	x21, x22, [sp, #32]
  403c00:	ldr	x23, [sp, #48]
  403c04:	ldp	x29, x30, [sp], #80
  403c08:	ret
  403c0c:	stp	x29, x30, [sp, #-64]!
  403c10:	mov	x29, sp
  403c14:	stp	x19, x20, [sp, #16]
  403c18:	stp	x21, x22, [sp, #32]
  403c1c:	mov	x21, x1
  403c20:	orr	x1, x0, x1
  403c24:	stp	x23, x24, [sp, #48]
  403c28:	cbnz	x1, 403c48 <ferror@plt+0x22a8>
  403c2c:	adrp	x0, 404000 <ferror@plt+0x2660>
  403c30:	add	x0, x0, #0x202
  403c34:	ldp	x19, x20, [sp, #16]
  403c38:	ldp	x21, x22, [sp, #32]
  403c3c:	ldp	x23, x24, [sp, #48]
  403c40:	ldp	x29, x30, [sp], #64
  403c44:	b	401790 <strdup@plt>
  403c48:	mov	x23, x0
  403c4c:	mov	x22, x2
  403c50:	cbnz	x0, 403c70 <ferror@plt+0x22d0>
  403c54:	mov	x0, x21
  403c58:	mov	x1, x2
  403c5c:	ldp	x19, x20, [sp, #16]
  403c60:	ldp	x21, x22, [sp, #32]
  403c64:	ldp	x23, x24, [sp, #48]
  403c68:	ldp	x29, x30, [sp], #64
  403c6c:	b	4018b0 <strndup@plt>
  403c70:	cbz	x21, 403c34 <ferror@plt+0x2294>
  403c74:	bl	401600 <strlen@plt>
  403c78:	mov	x20, x0
  403c7c:	mvn	x0, x0
  403c80:	cmp	x22, x0
  403c84:	b.hi	403cd4 <ferror@plt+0x2334>  // b.pmore
  403c88:	add	x24, x22, x20
  403c8c:	add	x0, x24, #0x1
  403c90:	bl	401700 <malloc@plt>
  403c94:	mov	x19, x0
  403c98:	cbz	x0, 403cbc <ferror@plt+0x231c>
  403c9c:	mov	x2, x20
  403ca0:	mov	x1, x23
  403ca4:	bl	4015d0 <memcpy@plt>
  403ca8:	mov	x2, x22
  403cac:	mov	x1, x21
  403cb0:	add	x0, x19, x20
  403cb4:	bl	4015d0 <memcpy@plt>
  403cb8:	strb	wzr, [x19, x24]
  403cbc:	mov	x0, x19
  403cc0:	ldp	x19, x20, [sp, #16]
  403cc4:	ldp	x21, x22, [sp, #32]
  403cc8:	ldp	x23, x24, [sp, #48]
  403ccc:	ldp	x29, x30, [sp], #64
  403cd0:	ret
  403cd4:	mov	x19, #0x0                   	// #0
  403cd8:	b	403cbc <ferror@plt+0x231c>
  403cdc:	stp	x29, x30, [sp, #-32]!
  403ce0:	mov	x29, sp
  403ce4:	stp	x19, x20, [sp, #16]
  403ce8:	mov	x20, x0
  403cec:	mov	x19, x1
  403cf0:	cbz	x1, 403d14 <ferror@plt+0x2374>
  403cf4:	mov	x0, x1
  403cf8:	bl	401600 <strlen@plt>
  403cfc:	mov	x2, x0
  403d00:	mov	x1, x19
  403d04:	mov	x0, x20
  403d08:	ldp	x19, x20, [sp, #16]
  403d0c:	ldp	x29, x30, [sp], #32
  403d10:	b	403c0c <ferror@plt+0x226c>
  403d14:	mov	x2, #0x0                   	// #0
  403d18:	b	403d00 <ferror@plt+0x2360>
  403d1c:	stp	x29, x30, [sp, #-288]!
  403d20:	mov	x29, sp
  403d24:	str	x19, [sp, #16]
  403d28:	mov	x19, x0
  403d2c:	add	x0, sp, #0x120
  403d30:	stp	x0, x0, [sp, #80]
  403d34:	add	x0, sp, #0xf0
  403d38:	str	x0, [sp, #96]
  403d3c:	mov	w0, #0xffffffd0            	// #-48
  403d40:	str	w0, [sp, #104]
  403d44:	mov	w0, #0xffffff80            	// #-128
  403d48:	str	w0, [sp, #108]
  403d4c:	add	x0, sp, #0x48
  403d50:	stp	x2, x3, [sp, #240]
  403d54:	ldp	x2, x3, [sp, #80]
  403d58:	stp	x2, x3, [sp, #32]
  403d5c:	ldp	x2, x3, [sp, #96]
  403d60:	stp	x2, x3, [sp, #48]
  403d64:	add	x2, sp, #0x20
  403d68:	str	q0, [sp, #112]
  403d6c:	str	q1, [sp, #128]
  403d70:	str	q2, [sp, #144]
  403d74:	str	q3, [sp, #160]
  403d78:	str	q4, [sp, #176]
  403d7c:	str	q5, [sp, #192]
  403d80:	str	q6, [sp, #208]
  403d84:	str	q7, [sp, #224]
  403d88:	stp	x4, x5, [sp, #256]
  403d8c:	stp	x6, x7, [sp, #272]
  403d90:	bl	4018a0 <vasprintf@plt>
  403d94:	tbnz	w0, #31, 403dc4 <ferror@plt+0x2424>
  403d98:	ldr	x1, [sp, #72]
  403d9c:	sxtw	x2, w0
  403da0:	mov	x0, x19
  403da4:	bl	403c0c <ferror@plt+0x226c>
  403da8:	mov	x19, x0
  403dac:	ldr	x0, [sp, #72]
  403db0:	bl	401880 <free@plt>
  403db4:	mov	x0, x19
  403db8:	ldr	x19, [sp, #16]
  403dbc:	ldp	x29, x30, [sp], #288
  403dc0:	ret
  403dc4:	mov	x19, #0x0                   	// #0
  403dc8:	b	403db4 <ferror@plt+0x2414>
  403dcc:	stp	x29, x30, [sp, #-80]!
  403dd0:	mov	x29, sp
  403dd4:	stp	x23, x24, [sp, #48]
  403dd8:	ldr	x23, [x0]
  403ddc:	stp	x19, x20, [sp, #16]
  403de0:	mov	x20, x0
  403de4:	stp	x21, x22, [sp, #32]
  403de8:	ldrsb	w0, [x23]
  403dec:	cbz	w0, 403e18 <ferror@plt+0x2478>
  403df0:	mov	x0, x23
  403df4:	mov	x22, x1
  403df8:	mov	x21, x2
  403dfc:	mov	w24, w3
  403e00:	mov	x1, x2
  403e04:	bl	4018c0 <strspn@plt>
  403e08:	add	x19, x23, x0
  403e0c:	ldrsb	w23, [x23, x0]
  403e10:	cbnz	w23, 403e20 <ferror@plt+0x2480>
  403e14:	str	x19, [x20]
  403e18:	mov	x19, #0x0                   	// #0
  403e1c:	b	403e8c <ferror@plt+0x24ec>
  403e20:	cbz	w24, 403ed4 <ferror@plt+0x2534>
  403e24:	adrp	x0, 404000 <ferror@plt+0x2660>
  403e28:	mov	w1, w23
  403e2c:	add	x0, x0, #0x84c
  403e30:	bl	4018d0 <strchr@plt>
  403e34:	cbz	x0, 403ea4 <ferror@plt+0x2504>
  403e38:	add	x1, sp, #0x48
  403e3c:	add	x24, x19, #0x1
  403e40:	mov	x0, x24
  403e44:	strb	w23, [sp, #72]
  403e48:	strb	wzr, [sp, #73]
  403e4c:	bl	402818 <ferror@plt+0xe78>
  403e50:	add	x1, x19, x0
  403e54:	str	x0, [x22]
  403e58:	ldrsb	w1, [x1, #1]
  403e5c:	cbz	w1, 403e14 <ferror@plt+0x2474>
  403e60:	cmp	w23, w1
  403e64:	b.ne	403e14 <ferror@plt+0x2474>  // b.any
  403e68:	add	x0, x0, #0x2
  403e6c:	add	x22, x19, x0
  403e70:	ldrsb	w1, [x19, x0]
  403e74:	cbz	w1, 403e84 <ferror@plt+0x24e4>
  403e78:	mov	x0, x21
  403e7c:	bl	4018d0 <strchr@plt>
  403e80:	cbz	x0, 403e14 <ferror@plt+0x2474>
  403e84:	mov	x19, x24
  403e88:	str	x22, [x20]
  403e8c:	mov	x0, x19
  403e90:	ldp	x19, x20, [sp, #16]
  403e94:	ldp	x21, x22, [sp, #32]
  403e98:	ldp	x23, x24, [sp, #48]
  403e9c:	ldp	x29, x30, [sp], #80
  403ea0:	ret
  403ea4:	mov	x1, x21
  403ea8:	mov	x0, x19
  403eac:	bl	402818 <ferror@plt+0xe78>
  403eb0:	str	x0, [x22]
  403eb4:	add	x22, x19, x0
  403eb8:	ldrsb	w1, [x19, x0]
  403ebc:	cbz	w1, 403ecc <ferror@plt+0x252c>
  403ec0:	mov	x0, x21
  403ec4:	bl	4018d0 <strchr@plt>
  403ec8:	cbz	x0, 403e14 <ferror@plt+0x2474>
  403ecc:	str	x22, [x20]
  403ed0:	b	403e8c <ferror@plt+0x24ec>
  403ed4:	mov	x1, x21
  403ed8:	mov	x0, x19
  403edc:	bl	401920 <strcspn@plt>
  403ee0:	str	x0, [x22]
  403ee4:	add	x0, x19, x0
  403ee8:	str	x0, [x20]
  403eec:	b	403e8c <ferror@plt+0x24ec>
  403ef0:	stp	x29, x30, [sp, #-32]!
  403ef4:	mov	x29, sp
  403ef8:	str	x19, [sp, #16]
  403efc:	mov	x19, x0
  403f00:	mov	x0, x19
  403f04:	bl	401760 <fgetc@plt>
  403f08:	cmn	w0, #0x1
  403f0c:	b.eq	403f28 <ferror@plt+0x2588>  // b.none
  403f10:	cmp	w0, #0xa
  403f14:	b.ne	403f00 <ferror@plt+0x2560>  // b.any
  403f18:	mov	w0, #0x0                   	// #0
  403f1c:	ldr	x19, [sp, #16]
  403f20:	ldp	x29, x30, [sp], #32
  403f24:	ret
  403f28:	mov	w0, #0x1                   	// #1
  403f2c:	b	403f1c <ferror@plt+0x257c>
  403f30:	stp	x29, x30, [sp, #-64]!
  403f34:	mov	x29, sp
  403f38:	stp	x19, x20, [sp, #16]
  403f3c:	adrp	x20, 415000 <ferror@plt+0x13660>
  403f40:	add	x20, x20, #0xde0
  403f44:	stp	x21, x22, [sp, #32]
  403f48:	adrp	x21, 415000 <ferror@plt+0x13660>
  403f4c:	add	x21, x21, #0xdd8
  403f50:	sub	x20, x20, x21
  403f54:	mov	w22, w0
  403f58:	stp	x23, x24, [sp, #48]
  403f5c:	mov	x23, x1
  403f60:	mov	x24, x2
  403f64:	bl	401598 <memcpy@plt-0x38>
  403f68:	cmp	xzr, x20, asr #3
  403f6c:	b.eq	403f98 <ferror@plt+0x25f8>  // b.none
  403f70:	asr	x20, x20, #3
  403f74:	mov	x19, #0x0                   	// #0
  403f78:	ldr	x3, [x21, x19, lsl #3]
  403f7c:	mov	x2, x24
  403f80:	add	x19, x19, #0x1
  403f84:	mov	x1, x23
  403f88:	mov	w0, w22
  403f8c:	blr	x3
  403f90:	cmp	x20, x19
  403f94:	b.ne	403f78 <ferror@plt+0x25d8>  // b.any
  403f98:	ldp	x19, x20, [sp, #16]
  403f9c:	ldp	x21, x22, [sp, #32]
  403fa0:	ldp	x23, x24, [sp, #48]
  403fa4:	ldp	x29, x30, [sp], #64
  403fa8:	ret
  403fac:	nop
  403fb0:	ret
  403fb4:	nop
  403fb8:	adrp	x2, 416000 <ferror@plt+0x14660>
  403fbc:	mov	x1, #0x0                   	// #0
  403fc0:	ldr	x2, [x2, #504]
  403fc4:	b	401670 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403fc8 <.fini>:
  403fc8:	stp	x29, x30, [sp, #-16]!
  403fcc:	mov	x29, sp
  403fd0:	ldp	x29, x30, [sp], #16
  403fd4:	ret
