Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 19 17:11:06 2024
| Host         : DESKTOP-A7KB9SN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SUPER_TOP_control_sets_placed.rpt
| Design       : SUPER_TOP
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              75 |           33 |
| No           | No                    | Yes                    |              65 |           19 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             178 |           61 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+-----------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal   |                          Enable Signal                          |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+-----------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG   |                                                                 | Maquina_estados/Q[0]                            |                3 |              3 |         1.00 |
|  CLK_IBUF_BUFG   | Maquina_estados/FSM_onehot_cur_state[7]_i_1_n_0                 | Maquina_estados/FSM_onehot_cur_state[7]_i_3_n_0 |                4 |              8 |         2.00 |
|  CLK_IBUF_BUFG   | Barra_LED/Unidad_logica/E[0]                                    | Maquina_estados/Q[0]                            |               10 |             16 |         1.60 |
|  CLK_IBUF_BUFG   |                                                                 | gen_clk/timer_gen[0].tx/count[0]_i_2__0_n_0     |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG   |                                                                 | gen_clk/timer_gen[1].tx/count[0]_i_2_n_0        |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG   | SEL_DIF/valor                                                   | Maquina_estados/Q[0]                            |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG   | Tratamiento_Botones/for_generate[3].inst_sync_edge/edge/valor_0 | Maquina_estados/Q[0]                            |                8 |             31 |         3.88 |
|  CLK_IBUF_BUFG   | Tratamiento_Botones/for_generate[4].inst_sync_edge/edge/valor   | Maquina_estados/Q[0]                            |                8 |             31 |         3.88 |
|  relojes_BUFG[2] |                                                                 | Impresion_texto/inst_mux_txt/i0[31]             |                8 |             32 |         4.00 |
|  relojes_BUFG[2] |                                                                 |                                                 |               17 |             39 |         2.29 |
|  CLK_IBUF_BUFG   |                                                                 |                                                 |               16 |             41 |         2.56 |
|  CLK_IBUF_BUFG   | Maquina_estados/ENABLE                                          | Maquina_estados/Q[0]                            |               23 |             61 |         2.65 |
+------------------+-----------------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


