/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_1z;
  wire [23:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_4z ^ celloutsig_0_3z[0];
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[160];
  assign celloutsig_1_11z = celloutsig_1_8z ^ celloutsig_1_1z;
  assign celloutsig_1_14z = celloutsig_1_4z ^ celloutsig_1_12z;
  assign celloutsig_1_18z = celloutsig_1_1z ^ celloutsig_1_14z;
  assign celloutsig_0_0z = in_data[90:81] < in_data[91:82];
  assign celloutsig_0_4z = { celloutsig_0_2z[20:17], celloutsig_0_0z, celloutsig_0_0z } < { in_data[19], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_8z = { in_data[41:40], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z } < { in_data[8:1], celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_2z[22:18], celloutsig_0_6z, celloutsig_0_5z } < { celloutsig_0_2z[21:16], celloutsig_0_8z };
  assign celloutsig_0_13z = celloutsig_0_2z[22:1] < { celloutsig_0_12z[18:2], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[163:145] < in_data[135:117];
  assign celloutsig_1_4z = { in_data[137:136], celloutsig_1_0z } < { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = celloutsig_0_0z & ~(celloutsig_0_1z[10]);
  assign celloutsig_0_7z = celloutsig_0_1z[10] & ~(celloutsig_0_1z[5]);
  assign celloutsig_1_8z = in_data[127] & ~(celloutsig_1_1z);
  assign celloutsig_1_19z = celloutsig_1_11z & ~(celloutsig_1_3z[1]);
  assign celloutsig_1_12z = | { celloutsig_1_1z, celloutsig_1_0z, in_data[183:179] };
  assign celloutsig_0_3z = in_data[86:84] <<< { in_data[33:32], celloutsig_0_0z };
  assign celloutsig_0_12z = in_data[47:29] <<< { in_data[94:91], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[55:44] <<< { in_data[63:53], celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[155:149] <<< in_data[159:153];
  assign celloutsig_0_2z = { in_data[46:24], celloutsig_0_0z } <<< in_data[81:58];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_9z = 9'h000;
    else if (!clkin_data[0]) celloutsig_0_9z = { celloutsig_0_1z[10:3], celloutsig_0_5z };
  assign { out_data[128], out_data[96], out_data[50:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
