$date
	Thu Sep 29 14:52:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module andn $end
$var wire 4 ! a [3:0] $end
$upscope $end
$scope module andn $end
$var wire 4 " x [3:0] $end
$upscope $end
$scope module andn $end
$var wire 1 # y $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
b0 "
b0 !
$end
#5000
b1 "
b1 !
#10000
b0 "
b10 !
#15000
b11 "
b11 !
#20000
b0 "
b100 !
#25000
b1 "
b101 !
#30000
b0 "
b110 !
#35000
b111 "
b111 !
#40000
0#
b0 "
b1000 !
#45000
b1 "
b1001 !
#50000
b0 "
b1010 !
#55000
b11 "
b1011 !
#60000
0#
b0 "
b1100 !
#65000
b1 "
b1101 !
#70000
b0 "
b1110 !
#75000
1#
b1111 "
b1111 !
#80001
