Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Mon May  2 18:57:00 2022
| Host              : ece-linlabsrv01.ece.gatech.edu running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.564        0.000                      0                48932        0.010        0.000                      0                48932        3.500        0.000                       0                 16110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            1.564        0.000                      0                48836        0.010        0.000                      0                48836        3.500        0.000                       0                 16110  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.538        0.000                      0                   96        0.217        0.000                      0                   96  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/A[28]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 4.057ns (53.179%)  route 3.572ns (46.821%))
  Logic Levels:           16  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.638ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.916     2.123    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/ap_clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.216 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/Q
                         net (fo=2, routed)           0.371     2.587    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/Q[10]
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.783 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4/CO[7]
                         net (fo=1, routed)           0.028     2.811    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4_n_3
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.834 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5/CO[7]
                         net (fo=1, routed)           0.028     2.862    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5_n_3
    SLICE_X30Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.008 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_1__1/O[7]
                         net (fo=48, routed)          1.133     4.141    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/B[16]
    DSP48E2_X4Y62        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.195     4.336 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     4.336    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X4Y62        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.092     4.428 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     4.428    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X4Y62        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_U[43])
                                                      0.737     5.165 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.165    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y62        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     5.224 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.224    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y62        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.923 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.923    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y62        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.082 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.098    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/PCIN[47]
    DSP48E2_X4Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.796 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.796    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.937 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.698     7.635    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0_n_108
    SLICE_X21Y154        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     7.748 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9/O
                         net (fo=1, routed)           0.011     7.759    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9_n_3
    SLICE_X21Y154        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     8.004 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1/O[5]
                         net (fo=2, routed)           0.254     8.258    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__3_0[37]
    SLICE_X20Y155        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     8.371 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5/O
                         net (fo=1, routed)           0.024     8.395    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5_n_3
    SLICE_X20Y155        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     8.597 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2/CO[7]
                         net (fo=1, routed)           0.028     8.625    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2_n_3
    SLICE_X20Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     8.771 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_2__4/O[7]
                         net (fo=40, routed)          0.981     9.752    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/A[28]
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.555    11.722    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/CLK
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.102    11.824    
                         clock uncertainty           -0.174    11.650    
    DSP48E2_X1Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[28])
                                                     -0.334    11.316    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.598ns  (required time - arrival time)
  Source:                 design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/A[27]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 4.057ns (53.332%)  route 3.550ns (46.668%))
  Logic Levels:           16  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.638ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.916     2.123    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/ap_clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.216 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/Q
                         net (fo=2, routed)           0.371     2.587    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/Q[10]
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.783 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4/CO[7]
                         net (fo=1, routed)           0.028     2.811    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4_n_3
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.834 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5/CO[7]
                         net (fo=1, routed)           0.028     2.862    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5_n_3
    SLICE_X30Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.008 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_1__1/O[7]
                         net (fo=48, routed)          1.133     4.141    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/B[16]
    DSP48E2_X4Y62        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.195     4.336 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     4.336    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X4Y62        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.092     4.428 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     4.428    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X4Y62        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_U[43])
                                                      0.737     5.165 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.165    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y62        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     5.224 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.224    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y62        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.923 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.923    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y62        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.082 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.098    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/PCIN[47]
    DSP48E2_X4Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.796 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.796    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.937 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.698     7.635    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0_n_108
    SLICE_X21Y154        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     7.748 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9/O
                         net (fo=1, routed)           0.011     7.759    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9_n_3
    SLICE_X21Y154        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     8.004 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1/O[5]
                         net (fo=2, routed)           0.254     8.258    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__3_0[37]
    SLICE_X20Y155        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     8.371 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5/O
                         net (fo=1, routed)           0.024     8.395    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5_n_3
    SLICE_X20Y155        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     8.597 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2/CO[7]
                         net (fo=1, routed)           0.028     8.625    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2_n_3
    SLICE_X20Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     8.771 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_2__4/O[7]
                         net (fo=40, routed)          0.959     9.730    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/A[27]
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.555    11.722    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/CLK
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.102    11.824    
                         clock uncertainty           -0.174    11.650    
    DSP48E2_X1Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[27])
                                                     -0.322    11.328    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  1.598    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/A[17]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.580ns  (logic 4.057ns (53.522%)  route 3.523ns (46.478%))
  Logic Levels:           16  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.638ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.916     2.123    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/ap_clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.216 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/Q
                         net (fo=2, routed)           0.371     2.587    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/Q[10]
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.783 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4/CO[7]
                         net (fo=1, routed)           0.028     2.811    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4_n_3
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.834 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5/CO[7]
                         net (fo=1, routed)           0.028     2.862    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5_n_3
    SLICE_X30Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.008 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_1__1/O[7]
                         net (fo=48, routed)          1.133     4.141    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/B[16]
    DSP48E2_X4Y62        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.195     4.336 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     4.336    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X4Y62        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.092     4.428 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     4.428    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X4Y62        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_U[43])
                                                      0.737     5.165 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.165    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y62        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     5.224 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.224    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y62        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.923 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.923    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y62        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.082 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.098    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/PCIN[47]
    DSP48E2_X4Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.796 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.796    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.937 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.698     7.635    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0_n_108
    SLICE_X21Y154        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     7.748 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9/O
                         net (fo=1, routed)           0.011     7.759    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9_n_3
    SLICE_X21Y154        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     8.004 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1/O[5]
                         net (fo=2, routed)           0.254     8.258    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__3_0[37]
    SLICE_X20Y155        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     8.371 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5/O
                         net (fo=1, routed)           0.024     8.395    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5_n_3
    SLICE_X20Y155        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     8.597 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2/CO[7]
                         net (fo=1, routed)           0.028     8.625    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2_n_3
    SLICE_X20Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     8.771 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_2__4/O[7]
                         net (fo=40, routed)          0.932     9.703    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/A[17]
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.555    11.722    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/CLK
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.102    11.824    
                         clock uncertainty           -0.174    11.650    
    DSP48E2_X1Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[17])
                                                     -0.291    11.359    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.359    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/A[26]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.535ns  (logic 4.057ns (53.842%)  route 3.478ns (46.158%))
  Logic Levels:           16  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.638ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.916     2.123    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/ap_clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.216 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/Q
                         net (fo=2, routed)           0.371     2.587    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/Q[10]
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.783 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4/CO[7]
                         net (fo=1, routed)           0.028     2.811    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4_n_3
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.834 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5/CO[7]
                         net (fo=1, routed)           0.028     2.862    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5_n_3
    SLICE_X30Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.008 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_1__1/O[7]
                         net (fo=48, routed)          1.133     4.141    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/B[16]
    DSP48E2_X4Y62        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.195     4.336 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     4.336    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X4Y62        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.092     4.428 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     4.428    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X4Y62        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_U[43])
                                                      0.737     5.165 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.165    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y62        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     5.224 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.224    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y62        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.923 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.923    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y62        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.082 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.098    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/PCIN[47]
    DSP48E2_X4Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.796 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.796    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.937 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.698     7.635    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0_n_108
    SLICE_X21Y154        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     7.748 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9/O
                         net (fo=1, routed)           0.011     7.759    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9_n_3
    SLICE_X21Y154        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     8.004 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1/O[5]
                         net (fo=2, routed)           0.254     8.258    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__3_0[37]
    SLICE_X20Y155        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     8.371 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5/O
                         net (fo=1, routed)           0.024     8.395    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5_n_3
    SLICE_X20Y155        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     8.597 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2/CO[7]
                         net (fo=1, routed)           0.028     8.625    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2_n_3
    SLICE_X20Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     8.771 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_2__4/O[7]
                         net (fo=40, routed)          0.887     9.658    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/A[26]
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.555    11.722    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/CLK
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.102    11.824    
                         clock uncertainty           -0.174    11.650    
    DSP48E2_X1Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[26])
                                                     -0.325    11.325    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.325    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 4.057ns (53.871%)  route 3.474ns (46.129%))
  Logic Levels:           16  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.638ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.916     2.123    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/ap_clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.216 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/Q
                         net (fo=2, routed)           0.371     2.587    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/Q[10]
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.783 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4/CO[7]
                         net (fo=1, routed)           0.028     2.811    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4_n_3
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.834 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5/CO[7]
                         net (fo=1, routed)           0.028     2.862    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5_n_3
    SLICE_X30Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.008 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_1__1/O[7]
                         net (fo=48, routed)          1.133     4.141    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/B[16]
    DSP48E2_X4Y62        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.195     4.336 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     4.336    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X4Y62        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.092     4.428 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     4.428    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X4Y62        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_U[43])
                                                      0.737     5.165 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.165    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y62        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     5.224 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.224    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y62        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.923 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.923    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y62        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.082 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.098    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/PCIN[47]
    DSP48E2_X4Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.796 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.796    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.937 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.698     7.635    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0_n_108
    SLICE_X21Y154        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     7.748 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9/O
                         net (fo=1, routed)           0.011     7.759    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9_n_3
    SLICE_X21Y154        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     8.004 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1/O[5]
                         net (fo=2, routed)           0.254     8.258    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__3_0[37]
    SLICE_X20Y155        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     8.371 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5/O
                         net (fo=1, routed)           0.024     8.395    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5_n_3
    SLICE_X20Y155        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     8.597 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2/CO[7]
                         net (fo=1, routed)           0.028     8.625    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2_n_3
    SLICE_X20Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     8.771 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_2__4/O[7]
                         net (fo=40, routed)          0.883     9.654    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout/B[14]
    DSP48E2_X1Y40        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout/DSP_A_B_DATA_INST/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.548    11.715    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout/CLK
    DSP48E2_X1Y40        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.102    11.817    
                         clock uncertainty           -0.174    11.643    
    DSP48E2_X1Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[14])
                                                     -0.298    11.345    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.345    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/A[20]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 4.057ns (54.050%)  route 3.449ns (45.950%))
  Logic Levels:           16  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.638ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.916     2.123    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/ap_clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.216 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/Q
                         net (fo=2, routed)           0.371     2.587    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/Q[10]
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.783 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4/CO[7]
                         net (fo=1, routed)           0.028     2.811    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4_n_3
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.834 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5/CO[7]
                         net (fo=1, routed)           0.028     2.862    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5_n_3
    SLICE_X30Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.008 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_1__1/O[7]
                         net (fo=48, routed)          1.133     4.141    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/B[16]
    DSP48E2_X4Y62        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.195     4.336 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     4.336    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X4Y62        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.092     4.428 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     4.428    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X4Y62        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_U[43])
                                                      0.737     5.165 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.165    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y62        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     5.224 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.224    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y62        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.923 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.923    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y62        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.082 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.098    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/PCIN[47]
    DSP48E2_X4Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.796 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.796    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.937 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.698     7.635    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0_n_108
    SLICE_X21Y154        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     7.748 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9/O
                         net (fo=1, routed)           0.011     7.759    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9_n_3
    SLICE_X21Y154        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     8.004 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1/O[5]
                         net (fo=2, routed)           0.254     8.258    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__3_0[37]
    SLICE_X20Y155        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     8.371 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5/O
                         net (fo=1, routed)           0.024     8.395    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5_n_3
    SLICE_X20Y155        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     8.597 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2/CO[7]
                         net (fo=1, routed)           0.028     8.625    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2_n_3
    SLICE_X20Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     8.771 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_2__4/O[7]
                         net (fo=40, routed)          0.858     9.629    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/A[20]
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.555    11.722    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/CLK
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.102    11.824    
                         clock uncertainty           -0.174    11.650    
    DSP48E2_X1Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[20])
                                                     -0.307    11.343    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.343    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  1.714    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/A[19]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.517ns  (logic 4.057ns (53.971%)  route 3.460ns (46.029%))
  Logic Levels:           16  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.722ns = ( 11.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.638ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.576ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.916     2.123    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/ap_clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.216 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/Q
                         net (fo=2, routed)           0.371     2.587    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/Q[10]
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.783 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4/CO[7]
                         net (fo=1, routed)           0.028     2.811    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4_n_3
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.834 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5/CO[7]
                         net (fo=1, routed)           0.028     2.862    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5_n_3
    SLICE_X30Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.008 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_1__1/O[7]
                         net (fo=48, routed)          1.133     4.141    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/B[16]
    DSP48E2_X4Y62        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.195     4.336 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     4.336    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X4Y62        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.092     4.428 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     4.428    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X4Y62        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_U[43])
                                                      0.737     5.165 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.165    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y62        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     5.224 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.224    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y62        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.923 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.923    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y62        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.082 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.098    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/PCIN[47]
    DSP48E2_X4Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.796 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.796    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.937 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.698     7.635    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0_n_108
    SLICE_X21Y154        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     7.748 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9/O
                         net (fo=1, routed)           0.011     7.759    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9_n_3
    SLICE_X21Y154        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     8.004 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1/O[5]
                         net (fo=2, routed)           0.254     8.258    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__3_0[37]
    SLICE_X20Y155        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     8.371 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5/O
                         net (fo=1, routed)           0.024     8.395    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5_n_3
    SLICE_X20Y155        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     8.597 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2/CO[7]
                         net (fo=1, routed)           0.028     8.625    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2_n_3
    SLICE_X20Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     8.771 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_2__4/O[7]
                         net (fo=40, routed)          0.869     9.640    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/A[19]
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.555    11.722    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/CLK
    DSP48E2_X1Y41        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.102    11.824    
                         clock uncertainty           -0.174    11.650    
    DSP48E2_X1Y41        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[19])
                                                     -0.292    11.358    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.358    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/r_V_2_reg_1268_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/tmp_4_reg_1322_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 4.602ns (58.917%)  route 3.209ns (41.083%))
  Logic Levels:           18  (CARRY8=7 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.952ns (routing 0.638ns, distribution 1.314ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.576ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.952     2.159    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/r_V_2_reg_1268_reg/CLK
    DSP48E2_X3Y47        DSP_OUTPUT                                   r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/r_V_2_reg_1268_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X3Y47        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[2])
                                                      0.274     2.433 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/r_V_2_reg_1268_reg/DSP_OUTPUT_INST/P[2]
                         net (fo=1, routed)           0.661     3.094    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U23/dout_carry__2_0[2]
    SLICE_X30Y116        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     3.242 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U23/dout_carry__1_i_4__17/O
                         net (fo=1, routed)           0.008     3.250    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U23/dout_carry__1_i_4__17_n_3
    SLICE_X30Y116        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     3.445 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U23/dout_carry__1/CO[7]
                         net (fo=1, routed)           0.028     3.473    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U23/dout_carry__1_n_3
    SLICE_X30Y117        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     3.545 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U23/dout_carry__2/O[0]
                         net (fo=2, routed)           0.408     3.953    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U23/r_V_2_reg_1268_reg__1[40]
    SLICE_X29Y117        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[7])
                                                      0.264     4.217 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U23/dout_i_1__6/O[7]
                         net (fo=40, routed)          1.078     5.295    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout/B[14]
    DSP48E2_X3Y60        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[14]_B2_DATA[14])
                                                      0.195     5.490 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout/DSP_A_B_DATA_INST/B2_DATA[14]
                         net (fo=1, routed)           0.000     5.490    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout/DSP_A_B_DATA.B2_DATA<14>
    DSP48E2_X3Y60        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[14]_B2B1[14])
                                                      0.092     5.582 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout/DSP_PREADD_DATA_INST/B2B1[14]
                         net (fo=1, routed)           0.000     5.582    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout/DSP_PREADD_DATA.B2B1<14>
    DSP48E2_X3Y60        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[14]_U[42])
                                                      0.737     6.319 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     6.319    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout/DSP_MULTIPLIER.U<42>
    DSP48E2_X3Y60        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     6.378 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     6.378    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout/DSP_M_DATA.U_DATA<42>
    DSP48E2_X3Y60        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     7.077 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     7.077    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X3Y60        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     7.236 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     7.252    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout__0/PCIN[47]
    DSP48E2_X3Y61        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[3])
                                                      0.698     7.950 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout__0/DSP_ALU_INST/ALU_OUT[3]
                         net (fo=1, routed)           0.000     7.950    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout__0/DSP_ALU.ALU_OUT<3>
    DSP48E2_X3Y61        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[3]_P[3])
                                                      0.141     8.091 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout__0/DSP_OUTPUT_INST/P[3]
                         net (fo=1, routed)           0.612     8.703    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout__0_n_105
    SLICE_X29Y152        LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     8.851 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout_carry__1_i_3__21/O
                         net (fo=1, routed)           0.024     8.875    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout_carry__1_i_3__21_n_3
    SLICE_X29Y152        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     9.077 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout_carry__1/CO[7]
                         net (fo=1, routed)           0.028     9.105    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout_carry__1_n_3
    SLICE_X29Y153        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     9.209 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U30/dout_carry__2/O[3]
                         net (fo=1, routed)           0.280     9.489    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U29/dout__3[27]
    SLICE_X27Y154        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.148     9.637 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U29/tmp_4_reg_1322[30]_i_5/O
                         net (fo=1, routed)           0.008     9.645    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U29/tmp_4_reg_1322[30]_i_5_n_3
    SLICE_X27Y154        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     9.840 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U29/tmp_4_reg_1322_reg[30]_i_1/CO[7]
                         net (fo=1, routed)           0.028     9.868    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U29/tmp_4_reg_1322_reg[30]_i_1_n_3
    SLICE_X27Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.072     9.940 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U29/tmp_4_reg_1322_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.030     9.970    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/ret_V_5_fu_526_p2[47]
    SLICE_X27Y155        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/tmp_4_reg_1322_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.572    11.739    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/ap_clk
    SLICE_X27Y155        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/tmp_4_reg_1322_reg[31]/C
                         clock pessimism              0.102    11.841    
                         clock uncertainty           -0.174    11.667    
    SLICE_X27Y155        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027    11.694    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/tmp_4_reg_1322_reg[31]
  -------------------------------------------------------------------
                         required time                         11.694    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.489ns  (logic 4.056ns (54.159%)  route 3.433ns (45.841%))
  Logic Levels:           16  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.638ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.916     2.123    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/ap_clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.216 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/Q
                         net (fo=2, routed)           0.371     2.587    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/Q[10]
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.783 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4/CO[7]
                         net (fo=1, routed)           0.028     2.811    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4_n_3
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.834 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5/CO[7]
                         net (fo=1, routed)           0.028     2.862    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5_n_3
    SLICE_X30Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.008 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_1__1/O[7]
                         net (fo=48, routed)          1.133     4.141    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/B[16]
    DSP48E2_X4Y62        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.195     4.336 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     4.336    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X4Y62        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.092     4.428 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     4.428    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X4Y62        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_U[43])
                                                      0.737     5.165 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.165    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y62        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     5.224 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.224    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y62        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.923 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.923    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y62        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.082 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.098    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/PCIN[47]
    DSP48E2_X4Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.796 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.796    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.937 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.698     7.635    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0_n_108
    SLICE_X21Y154        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     7.748 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9/O
                         net (fo=1, routed)           0.011     7.759    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9_n_3
    SLICE_X21Y154        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     8.004 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1/O[5]
                         net (fo=2, routed)           0.254     8.258    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__3_0[37]
    SLICE_X20Y155        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     8.371 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5/O
                         net (fo=1, routed)           0.024     8.395    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5_n_3
    SLICE_X20Y155        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     8.597 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2/CO[7]
                         net (fo=1, routed)           0.028     8.625    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2_n_3
    SLICE_X20Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     8.770 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_2__4/O[5]
                         net (fo=4, routed)           0.842     9.612    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout/B[12]
    DSP48E2_X1Y40        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.548    11.715    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout/CLK
    DSP48E2_X1Y40        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.102    11.817    
                         clock uncertainty           -0.174    11.643    
    DSP48E2_X1Y40        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[12])
                                                     -0.298    11.345    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U41/dout/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.345    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U44/dout__0/DSP_A_B_DATA_INST/A[27]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 4.057ns (54.347%)  route 3.408ns (45.653%))
  Logic Levels:           16  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.723ns = ( 11.723 - 10.000 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.638ns, distribution 1.278ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.576ns, distribution 0.980ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.916     2.123    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/ap_clk
    SLICE_X31Y124        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y124        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     2.216 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/P1_V_2_load_reg_1235_pp0_iter2_reg_reg[10]/Q
                         net (fo=2, routed)           0.371     2.587    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/Q[10]
    SLICE_X30Y124        CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.196     2.783 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4/CO[7]
                         net (fo=1, routed)           0.028     2.811    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout__1_i_1__4_n_3
    SLICE_X30Y125        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.834 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5/CO[7]
                         net (fo=1, routed)           0.028     2.862    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_2__5_n_3
    SLICE_X30Y126        CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.008 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U35/dout_i_1__1/O[7]
                         net (fo=48, routed)          1.133     4.141    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/B[16]
    DSP48E2_X4Y62        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[16]_B2_DATA[16])
                                                      0.195     4.336 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA_INST/B2_DATA[16]
                         net (fo=1, routed)           0.000     4.336    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_A_B_DATA.B2_DATA<16>
    DSP48E2_X4Y62        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[16]_B2B1[16])
                                                      0.092     4.428 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA_INST/B2B1[16]
                         net (fo=1, routed)           0.000     4.428    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_PREADD_DATA.B2B1<16>
    DSP48E2_X4Y62        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[16]_U[43])
                                                      0.737     5.165 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     5.165    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_MULTIPLIER.U<43>
    DSP48E2_X4Y62        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.059     5.224 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     5.224    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_M_DATA.U_DATA<43>
    DSP48E2_X4Y62        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.699     5.923 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     5.923    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y62        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     6.082 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     6.098    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/PCIN[47]
    DSP48E2_X4Y63        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.698     6.796 f  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     6.796    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y63        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.141     6.937 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.698     7.635    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__0_n_108
    SLICE_X21Y154        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     7.748 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9/O
                         net (fo=1, routed)           0.011     7.759    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1_i_6__9_n_3
    SLICE_X21Y154        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     8.004 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_carry__1/O[5]
                         net (fo=2, routed)           0.254     8.258    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout__3_0[37]
    SLICE_X20Y155        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     8.371 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5/O
                         net (fo=1, routed)           0.024     8.395    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_14__5_n_3
    SLICE_X20Y155        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.202     8.597 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2/CO[7]
                         net (fo=1, routed)           0.028     8.625    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_3__2_n_3
    SLICE_X20Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     8.771 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U36/dout_i_2__4/O[7]
                         net (fo=40, routed)          0.817     9.588    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U44/dout__0/A[27]
    DSP48E2_X1Y45        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U44/dout__0/DSP_A_B_DATA_INST/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.556    11.723    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U44/dout__0/CLK
    DSP48E2_X1Y45        DSP_A_B_DATA                                 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U44/dout__0/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.102    11.825    
                         clock uncertainty           -0.174    11.651    
    DSP48E2_X1Y45        DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[27])
                                                     -0.322    11.329    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/mul_32s_32s_48_1_1_U44/dout__0/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                         11.329    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  1.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][8][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.070ns (25.547%)  route 0.204ns (74.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.544ns (routing 0.576ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.638ns, distribution 1.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.544     1.711    design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X3Y15          FDRE                                         r  design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][8][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.070     1.781 r  design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][8][userdata][7]/Q
                         net (fo=1, routed)           0.204     1.985    design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIG0
    SLICE_X1Y16          RAMD32                                       r  design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.847     2.054    design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X1Y16          RAMD32                                       r  design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG/CLK
                         clock pessimism             -0.161     1.893    
    SLICE_X1Y16          RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.082     1.975    design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMG
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[2].divisor_tmp_reg[3][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[3].divisor_tmp_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.072ns (41.618%)  route 0.101ns (58.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      1.668ns (routing 0.576ns, distribution 1.092ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.638ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.668     1.835    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/ap_clk
    SLICE_X32Y131        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[2].divisor_tmp_reg[3][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y131        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     1.907 r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[2].divisor_tmp_reg[3][26]/Q
                         net (fo=2, routed)           0.101     2.008    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[2].divisor_tmp_reg[3]_5[26]
    SLICE_X33Y131        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[3].divisor_tmp_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.903     2.110    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/ap_clk
    SLICE_X33Y131        FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[3].divisor_tmp_reg[4][26]/C
                         clock pessimism             -0.167     1.943    
    SLICE_X33Y131        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     1.998    design_1_i/rayTriangleIntersect_0/inst/grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272/sdiv_34ns_32s_32_38_1_U32/rayTriangleIntersect_sdiv_34ns_32s_32_38_1_divider_u/loop[3].divisor_tmp_reg[4][26]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.073ns (38.830%)  route 0.115ns (61.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      1.558ns (routing 0.576ns, distribution 0.982ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.638ns, distribution 1.208ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.558     1.725    design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X6Y13          FDRE                                         r  design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.798 r  design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.115     1.913    design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIB0
    SLICE_X5Y13          RAMD32                                       r  design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.846     2.053    design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X5Y13          RAMD32                                       r  design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB/CLK
                         clock pessimism             -0.232     1.821    
    SLICE_X5Y13          RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     1.903    design_1_i/axi_smc_4/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/rs_rreq/data_p1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.070ns (31.111%)  route 0.155ns (68.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.539ns (routing 0.576ns, distribution 0.963ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.638ns, distribution 1.179ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.539     1.706    design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X7Y69          FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/rs_rreq/data_p1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y69          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.070     1.776 r  design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/rs_rreq/data_p1_reg[28]/Q
                         net (fo=1, routed)           0.155     1.931    design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/fifo_rreq/q_reg[68]_0[28]
    SLICE_X9Y75          SRL16E                                       r  design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.817     2.024    design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X9Y75          SRL16E                                       r  design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5/CLK
                         clock pessimism             -0.156     1.868    
    SLICE_X9Y75          SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.052     1.920    design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/rs_rreq/data_p1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.070ns (29.915%)  route 0.164ns (70.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.531ns (routing 0.576ns, distribution 0.955ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.638ns, distribution 1.178ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.531     1.698    design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X11Y73         FDRE                                         r  design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/rs_rreq/data_p1_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y73         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.768 r  design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/rs_rreq/data_p1_reg[41]/Q
                         net (fo=1, routed)           0.164     1.932    design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/fifo_rreq/q_reg[68]_0[41]
    SLICE_X9Y77          SRL16E                                       r  design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.816     2.023    design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X9Y77          SRL16E                                       r  design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5/CLK
                         clock pessimism             -0.156     1.867    
    SLICE_X9Y77          SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.054     1.921    design_1_i/rayTriangleIntersect_0/inst/P3_DRAM_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.069ns (41.566%)  route 0.097ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.553ns (routing 0.576ns, distribution 0.977ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.638ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.553     1.720    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X9Y47          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     1.789 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.097     1.886    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[5]
    SLICE_X11Y47         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.776     1.983    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X11Y47         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism             -0.161     1.822    
    SLICE_X11Y47         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     1.875    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.072ns (31.579%)  route 0.156ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.544ns (routing 0.576ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.638ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.544     1.711    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y36          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     1.783 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.156     1.939    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X4Y36          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.787     1.994    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X4Y36          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
                         clock pessimism             -0.161     1.833    
    SLICE_X4Y36          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.928    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.072ns (31.579%)  route 0.156ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.544ns (routing 0.576ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.638ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.544     1.711    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y36          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     1.783 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.156     1.939    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X4Y36          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.787     1.994    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X4Y36          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
                         clock pessimism             -0.161     1.833    
    SLICE_X4Y36          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.928    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.072ns (31.579%)  route 0.156ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.544ns (routing 0.576ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.638ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.544     1.711    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y36          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     1.783 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.156     1.939    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X4Y36          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.787     1.994    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X4Y36          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/CLK
                         clock pessimism             -0.161     1.833    
    SLICE_X4Y36          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.928    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.072ns (31.579%)  route 0.156ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      1.544ns (routing 0.576ns, distribution 0.968ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.638ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.544     1.711    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X5Y36          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.072     1.783 r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/Q
                         net (fo=18, routed)          0.156     1.939    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/ADDRH2
    SLICE_X4Y36          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.787     1.994    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/WCLK
    SLICE_X4Y36          RAMD32                                       r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/CLK
                         clock pessimism             -0.161     1.833    
    SLICE_X4Y36          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR2)
                                                      0.095     1.928    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP1RCLK  n/a            3.000         10.000      7.000      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Min Period        n/a     PS8/SAXIGP1WCLK  n/a            3.000         10.000      7.000      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Min Period        n/a     PS8/SAXIGP2RCLK  n/a            3.000         10.000      7.000      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK  n/a            3.000         10.000      7.000      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK  n/a            3.000         10.000      7.000      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK  n/a            3.000         10.000      7.000      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK  n/a            3.000         10.000      7.000      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Min Period        n/a     PS8/SAXIGP4WCLK  n/a            3.000         10.000      7.000      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4WCLK
Min Period        n/a     PS8/SAXIGP5RCLK  n/a            3.000         10.000      7.000      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP5RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP1RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Fast    PS8/SAXIGP1RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Slow    PS8/SAXIGP1WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Low Pulse Width   Fast    PS8/SAXIGP1WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP5RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5RCLK
High Pulse Width  Slow    PS8/SAXIGP5WCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP5WCLK
High Pulse Width  Slow    PS8/SAXIGP1RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Fast    PS8/SAXIGP1RCLK  n/a            1.500         5.000       3.500      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.244ns (22.202%)  route 0.855ns (77.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.638ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.576ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.777     1.984    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y39          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.081 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.279     2.360    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X6Y39          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     2.507 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.576     3.083    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y39          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.539    11.706    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y39          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.161    11.867    
                         clock uncertainty           -0.174    11.693    
    SLICE_X4Y39          FDPE (Recov_CFF2_SLICEM_C_PRE)
                                                     -0.072    11.621    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                  8.538    

Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.244ns (22.202%)  route 0.855ns (77.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.638ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.576ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.777     1.984    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y39          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.081 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.279     2.360    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X6Y39          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     2.507 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.576     3.083    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y39          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.539    11.706    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y39          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.161    11.867    
                         clock uncertainty           -0.174    11.693    
    SLICE_X4Y39          FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    11.621    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                          -3.083    
  -------------------------------------------------------------------
                         slack                                  8.538    

Slack (MET) :             8.540ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.244ns (22.242%)  route 0.853ns (77.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.638ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.576ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.777     1.984    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y39          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.081 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.279     2.360    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X6Y39          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     2.507 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.574     3.081    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y39          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.539    11.706    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y39          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.161    11.867    
                         clock uncertainty           -0.174    11.693    
    SLICE_X4Y39          FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.072    11.621    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                  8.540    

Slack (MET) :             8.540ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.244ns (22.242%)  route 0.853ns (77.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.638ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.576ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.777     1.984    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y39          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.081 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.279     2.360    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X6Y39          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     2.507 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.574     3.081    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y39          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.539    11.706    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y39          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.161    11.867    
                         clock uncertainty           -0.174    11.693    
    SLICE_X4Y39          FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.072    11.621    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                  8.540    

Slack (MET) :             8.540ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.244ns (22.242%)  route 0.853ns (77.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.638ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.576ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.777     1.984    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y39          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.081 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.279     2.360    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X6Y39          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     2.507 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.574     3.081    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y39          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.539    11.706    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y39          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.161    11.867    
                         clock uncertainty           -0.174    11.693    
    SLICE_X4Y39          FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    11.621    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                  8.540    

Slack (MET) :             8.540ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.244ns (22.242%)  route 0.853ns (77.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.777ns (routing 0.638ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.539ns (routing 0.576ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.777     1.984    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X6Y39          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     2.081 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.279     2.360    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X6Y39          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     2.507 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.574     3.081    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y39          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.539    11.706    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y39          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.161    11.867    
                         clock uncertainty           -0.174    11.693    
    SLICE_X4Y39          FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    11.621    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                          -3.081    
  -------------------------------------------------------------------
                         slack                                  8.540    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.198ns (17.984%)  route 0.903ns (82.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.638ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.780     1.987    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y44          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.085 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.299     2.384    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y44          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     2.484 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.604     3.088    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y46          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.548    11.715    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y46          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.161    11.876    
                         clock uncertainty           -0.174    11.702    
    SLICE_X7Y46          FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.072    11.630    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.198ns (17.984%)  route 0.903ns (82.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.638ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.780     1.987    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y44          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.085 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.299     2.384    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y44          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     2.484 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.604     3.088    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y46          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.548    11.715    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.161    11.876    
                         clock uncertainty           -0.174    11.702    
    SLICE_X7Y46          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    11.630    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.198ns (17.984%)  route 0.903ns (82.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.638ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.780     1.987    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y44          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.085 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.299     2.384    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y44          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     2.484 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.604     3.088    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y46          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.548    11.715    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.161    11.876    
                         clock uncertainty           -0.174    11.702    
    SLICE_X7Y46          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    11.630    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.198ns (17.984%)  route 0.903ns (82.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 11.715 - 10.000 ) 
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.638ns, distribution 1.142ns)
  Clock Net Delay (Destination): 1.548ns (routing 0.576ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.780     1.987    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X9Y44          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     2.085 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.299     2.384    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X7Y44          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.100     2.484 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.604     3.088    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X7Y46          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.548    11.715    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X7Y46          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.161    11.876    
                         clock uncertainty           -0.174    11.702    
    SLICE_X7Y46          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    11.630    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.630    
                         arrival time                          -3.088    
  -------------------------------------------------------------------
                         slack                                  8.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.075ns (33.937%)  route 0.146ns (66.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.889ns (routing 0.324ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.365ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       0.889     1.000    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y36         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.040 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.092    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.094     1.221    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X12Y38         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.019     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y38         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.133     1.024    
    SLICE_X12Y38         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.004    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.075ns (33.937%)  route 0.146ns (66.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.889ns (routing 0.324ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.365ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       0.889     1.000    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y36         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.040 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.092    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.094     1.221    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X12Y38         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.019     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y38         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.133     1.024    
    SLICE_X12Y38         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     1.004    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.075ns (33.937%)  route 0.146ns (66.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.889ns (routing 0.324ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.365ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       0.889     1.000    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y36         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.040 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.092    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.094     1.221    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X12Y38         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.019     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y38         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.133     1.024    
    SLICE_X12Y38         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.004    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.075ns (33.937%)  route 0.146ns (66.063%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.157ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.889ns (routing 0.324ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.365ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       0.889     1.000    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y36         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.040 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.092    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.094     1.221    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X12Y38         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.019     1.157    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X12Y38         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.133     1.024    
    SLICE_X12Y38         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.004    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.004    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.075ns (27.574%)  route 0.197ns (72.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.889ns (routing 0.324ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.365ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       0.889     1.000    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y36         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.040 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.092    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     1.272    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y38         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.011     1.149    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y38         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.104     1.045    
    SLICE_X13Y38         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.025    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.075ns (27.574%)  route 0.197ns (72.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.889ns (routing 0.324ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.365ns, distribution 0.646ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       0.889     1.000    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y36         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.040 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.092    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     1.272    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y38         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.011     1.149    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y38         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.104     1.045    
    SLICE_X13Y38         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.025    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.080ns (28.571%)  route 0.200ns (71.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.899ns (routing 0.324ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.365ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       0.899     1.010    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y44          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.050 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.082     1.132    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y44          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     1.172 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.118     1.290    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y44          FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.025     1.163    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y44          FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.104     1.059    
    SLICE_X6Y44          FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.039    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.080ns (28.571%)  route 0.200ns (71.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.899ns (routing 0.324ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.365ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       0.899     1.010    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y44          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.050 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.082     1.132    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y44          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     1.172 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.118     1.290    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X6Y44          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.025     1.163    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X6Y44          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.104     1.059    
    SLICE_X6Y44          FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.039    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.080ns (28.571%)  route 0.200ns (71.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.899ns (routing 0.324ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.365ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       0.899     1.010    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X7Y44          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.050 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.082     1.132    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X7Y44          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     1.172 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.118     1.290    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X6Y44          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.025     1.163    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y44          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.104     1.059    
    SLICE_X6Y44          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.039    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.075ns (27.574%)  route 0.197ns (72.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    1.000ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Net Delay (Source):      0.889ns (routing 0.324ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.365ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       0.889     1.000    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X11Y36         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.040 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.052     1.092    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X12Y36         LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     1.127 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.145     1.272    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X13Y38         FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=16612, routed)       1.007     1.145    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X13Y38         FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.104     1.041    
    SLICE_X13Y38         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.021    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.251    





