<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Nano4KProjects\nano4k_spi_nor_flash\impl\gwsynthesis\nano4k_spi_nor_flash.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_nor_flash.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\Nano4KProjects\nano4k_spi_nor_flash\src\nano4k_spi_nor_flash.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06-1</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jul 20 12:24:49 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>356</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>211</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>29</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>7</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>crystal</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>crystalClk </td>
</tr>
<tr>
<td>interface_clk</td>
<td>Generated</td>
<td>296.296</td>
<td>3.375
<td>0.000</td>
<td>148.148</td>
<td>crystalClk </td>
<td>crystal</td>
<td>i_clock </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>crystal</td>
<td>27.000(MHz)</td>
<td>221.932(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>interface_clk</td>
<td>3.375(MHz)</td>
<td>161.994(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>crystal</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>crystal</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>interface_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>interface_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>11.809</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerEnable_s2/D</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>4.554</td>
</tr>
<tr>
<td>2</td>
<td>13.145</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_5_s0/D</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>3.218</td>
</tr>
<tr>
<td>3</td>
<td>13.182</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_4_s0/D</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>3.181</td>
</tr>
<tr>
<td>4</td>
<td>13.483</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_3_s0/D</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.880</td>
</tr>
<tr>
<td>5</td>
<td>13.495</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_7_s0/D</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.867</td>
</tr>
<tr>
<td>6</td>
<td>13.513</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_2_s0/D</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.850</td>
</tr>
<tr>
<td>7</td>
<td>13.590</td>
<td>dut/WrDataReady_s3/Q</td>
<td>i_enable_n_s2/CE</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>3.037</td>
</tr>
<tr>
<td>8</td>
<td>13.598</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_0_s0/D</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.765</td>
</tr>
<tr>
<td>9</td>
<td>13.598</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_1_s0/D</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.765</td>
</tr>
<tr>
<td>10</td>
<td>13.764</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_0_s0/CE</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.863</td>
</tr>
<tr>
<td>11</td>
<td>13.764</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_1_s0/CE</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.863</td>
</tr>
<tr>
<td>12</td>
<td>13.764</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_3_s0/CE</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.863</td>
</tr>
<tr>
<td>13</td>
<td>13.764</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_4_s0/CE</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.863</td>
</tr>
<tr>
<td>14</td>
<td>13.774</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_2_s0/CE</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.853</td>
</tr>
<tr>
<td>15</td>
<td>13.774</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_6_s0/CE</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.853</td>
</tr>
<tr>
<td>16</td>
<td>13.814</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_6_s0/D</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.549</td>
</tr>
<tr>
<td>17</td>
<td>14.046</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_5_s0/CE</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.581</td>
</tr>
<tr>
<td>18</td>
<td>14.046</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/serializerByteBuffer_7_s0/CE</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.581</td>
</tr>
<tr>
<td>19</td>
<td>14.183</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/flashState_0_s2/D</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>2.180</td>
</tr>
<tr>
<td>20</td>
<td>14.720</td>
<td>dut/WrDataReady_s3/Q</td>
<td>dut/flashState_1_s3/D</td>
<td>crystal:[F]</td>
<td>interface_clk:[R]</td>
<td>18.519</td>
<td>1.830</td>
<td>1.643</td>
</tr>
<tr>
<td>21</td>
<td>17.192</td>
<td>dut/serializerByteBuffer_7_s0/Q</td>
<td>dut/MOSI_s1/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[F]</td>
<td>18.518</td>
<td>-1.830</td>
<td>2.829</td>
</tr>
<tr>
<td>22</td>
<td>17.559</td>
<td>dut/serializerByteBuffer_1_s0/Q</td>
<td>dut/mosiOut_2_s1/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[F]</td>
<td>18.518</td>
<td>-1.830</td>
<td>2.463</td>
</tr>
<tr>
<td>23</td>
<td>17.608</td>
<td>dut/serializerByteBuffer_0_s0/Q</td>
<td>dut/mosiOut_1_s1/D</td>
<td>interface_clk:[R]</td>
<td>crystal:[F]</td>
<td>18.518</td>
<td>-1.830</td>
<td>2.413</td>
</tr>
<tr>
<td>24</td>
<td>18.140</td>
<td>dut/serializerEnable_s2/Q</td>
<td>dut/serializerCycleCount_0_s1/RESET</td>
<td>interface_clk:[R]</td>
<td>crystal:[F]</td>
<td>18.518</td>
<td>-1.830</td>
<td>2.146</td>
</tr>
<tr>
<td>25</td>
<td>18.140</td>
<td>dut/serializerEnable_s2/Q</td>
<td>dut/serializerCycleCount_1_s1/RESET</td>
<td>interface_clk:[R]</td>
<td>crystal:[F]</td>
<td>18.518</td>
<td>-1.830</td>
<td>2.146</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.573</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/RdDataValid_s1/RESET</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.206</td>
<td>0.674</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.573</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerBuffer_0_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.206</td>
<td>0.674</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.573</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerBuffer_1_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.206</td>
<td>0.674</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.107</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerCycleCount_0_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.206</td>
<td>1.140</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.107</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerCycleCount_1_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.206</td>
<td>1.140</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.107</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerCycleCount_2_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.206</td>
<td>1.140</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.107</td>
<td>dut/deserializerEnable_s0/Q</td>
<td>dut/deserializerCycleCount_3_s0/RESET</td>
<td>interface_clk:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>-1.206</td>
<td>1.140</td>
</tr>
<tr>
<td>8</td>
<td>0.524</td>
<td>dut/serializerCycleCount_0_s1/Q</td>
<td>dut/serializerCycleCount_0_s1/D</td>
<td>crystal:[F]</td>
<td>crystal:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>9</td>
<td>0.524</td>
<td>dut/serializerCycleCount_2_s1/Q</td>
<td>dut/serializerCycleCount_2_s1/D</td>
<td>crystal:[F]</td>
<td>crystal:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>10</td>
<td>0.524</td>
<td>dut/addrCycleCount_1_s0/Q</td>
<td>dut/addrCycleCount_1_s0/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>11</td>
<td>0.524</td>
<td>wr_data_0_s1/Q</td>
<td>wr_data_0_s1/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>12</td>
<td>0.524</td>
<td>readStrobeIndicator_s3/Q</td>
<td>readStrobeIndicator_s3/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>13</td>
<td>0.525</td>
<td>dut/addrCycleCount_0_s1/Q</td>
<td>dut/addrCycleCount_0_s1/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>14</td>
<td>0.525</td>
<td>dut/dmmyCycleCount_1_s0/Q</td>
<td>dut/dmmyCycleCount_1_s0/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>15</td>
<td>0.525</td>
<td>dut/deserializerCycleCount_0_s0/Q</td>
<td>dut/deserializerCycleCount_0_s0/D</td>
<td>crystal:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>16</td>
<td>0.525</td>
<td>dut/deserializerCycleCount_2_s0/Q</td>
<td>dut/deserializerCycleCount_2_s0/D</td>
<td>crystal:[R]</td>
<td>crystal:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>17</td>
<td>0.526</td>
<td>testStateCounter_0_s0/Q</td>
<td>testStateCounter_0_s0/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>18</td>
<td>0.541</td>
<td>wr_data_2_s0/Q</td>
<td>wr_data_2_s0/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>19</td>
<td>0.541</td>
<td>wr_data_6_s0/Q</td>
<td>wr_data_6_s0/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>20</td>
<td>0.541</td>
<td>testStateCounter_8_s0/Q</td>
<td>testStateCounter_8_s0/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>21</td>
<td>0.541</td>
<td>testStateCounter_12_s0/Q</td>
<td>testStateCounter_12_s0/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>22</td>
<td>0.541</td>
<td>testStateCounter_14_s0/Q</td>
<td>testStateCounter_14_s0/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>23</td>
<td>0.541</td>
<td>testStateCounter_18_s0/Q</td>
<td>testStateCounter_18_s0/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>24</td>
<td>0.541</td>
<td>testStateCounter_20_s0/Q</td>
<td>testStateCounter_20_s0/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>25</td>
<td>0.542</td>
<td>testStateCounter_2_s0/Q</td>
<td>testStateCounter_2_s0/D</td>
<td>interface_clk:[R]</td>
<td>interface_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>dut/deserializerBuffer_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>dut/deserializerCycleCount_3_s0</td>
</tr>
<tr>
<td>3</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>dut/RdDataValid_s1</td>
</tr>
<tr>
<td>4</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>dut/mosiOut_1_s1</td>
</tr>
<tr>
<td>5</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>dut/mosiOut_2_s1</td>
</tr>
<tr>
<td>6</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>dut/deserializerCycleCount_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>dut/mosiOut_3_s1</td>
</tr>
<tr>
<td>8</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>dut/mosiOut_4_s1</td>
</tr>
<tr>
<td>9</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>dut/deserializerBuffer_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>16.925</td>
<td>17.852</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>crystal</td>
<td>dut/deserializerCycleCount_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>284.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerEnable_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>281.092</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>dut/n214_s15/I0</td>
</tr>
<tr>
<td>281.556</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">dut/n214_s15/F</td>
</tr>
<tr>
<td>282.202</td>
<td>0.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td>dut/n200_s13/I3</td>
</tr>
<tr>
<td>282.967</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[3][A]</td>
<td style=" background: #97FFFF;">dut/n200_s13/F</td>
</tr>
<tr>
<td>283.575</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>dut/n200_s11/I3</td>
</tr>
<tr>
<td>284.340</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td style=" background: #97FFFF;">dut/n200_s11/F</td>
</tr>
<tr>
<td>284.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td style=" font-weight:bold;">dut/serializerEnable_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>dut/serializerEnable_s2/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerEnable_s2</td>
</tr>
<tr>
<td>296.149</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>dut/serializerEnable_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.993, 43.775%; route: 2.221, 48.767%; tC2Q: 0.340, 7.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>283.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>281.092</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>dut/n214_s15/I0</td>
</tr>
<tr>
<td>281.556</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">dut/n214_s15/F</td>
</tr>
<tr>
<td>281.576</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>dut/n206_s13/I1</td>
</tr>
<tr>
<td>282.186</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">dut/n206_s13/F</td>
</tr>
<tr>
<td>282.190</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>dut/n206_s12/I3</td>
</tr>
<tr>
<td>283.004</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">dut/n206_s12/F</td>
</tr>
<tr>
<td>283.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>dut/serializerByteBuffer_5_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_5_s0</td>
</tr>
<tr>
<td>296.149</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>dut/serializerByteBuffer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.887, 58.651%; route: 0.991, 30.794%; tC2Q: 0.340, 10.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.967</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>281.092</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>dut/n214_s15/I0</td>
</tr>
<tr>
<td>281.556</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">dut/n214_s15/F</td>
</tr>
<tr>
<td>282.202</td>
<td>0.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>dut/n208_s14/I3</td>
</tr>
<tr>
<td>282.967</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">dut/n208_s14/F</td>
</tr>
<tr>
<td>282.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>dut/serializerByteBuffer_4_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_4_s0</td>
</tr>
<tr>
<td>296.149</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>dut/serializerByteBuffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.229, 38.628%; route: 1.612, 50.694%; tC2Q: 0.340, 10.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>281.092</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>dut/n214_s15/I0</td>
</tr>
<tr>
<td>281.556</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">dut/n214_s15/F</td>
</tr>
<tr>
<td>282.202</td>
<td>0.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>dut/n210_s14/I3</td>
</tr>
<tr>
<td>282.666</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" background: #97FFFF;">dut/n210_s14/F</td>
</tr>
<tr>
<td>282.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>dut/serializerByteBuffer_3_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_3_s0</td>
</tr>
<tr>
<td>296.149</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>dut/serializerByteBuffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 32.216%; route: 1.612, 55.990%; tC2Q: 0.340, 11.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>281.092</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>dut/n214_s15/I0</td>
</tr>
<tr>
<td>281.556</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">dut/n214_s15/F</td>
</tr>
<tr>
<td>281.576</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>dut/n202_s14/I1</td>
</tr>
<tr>
<td>282.186</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">dut/n202_s14/F</td>
</tr>
<tr>
<td>282.190</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>dut/n202_s12/I3</td>
</tr>
<tr>
<td>282.653</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">dut/n202_s12/F</td>
</tr>
<tr>
<td>282.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>dut/serializerByteBuffer_7_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_7_s0</td>
</tr>
<tr>
<td>296.149</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>dut/serializerByteBuffer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.537, 53.597%; route: 0.991, 34.558%; tC2Q: 0.340, 11.844%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.513</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.636</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>281.092</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>dut/n214_s15/I0</td>
</tr>
<tr>
<td>281.555</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">dut/n214_s15/F</td>
</tr>
<tr>
<td>281.872</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>dut/n212_s14/I3</td>
</tr>
<tr>
<td>282.636</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">dut/n212_s14/F</td>
</tr>
<tr>
<td>282.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>dut/serializerByteBuffer_2_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_2_s0</td>
</tr>
<tr>
<td>296.149</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>dut/serializerByteBuffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.228, 43.080%; route: 1.283, 45.004%; tC2Q: 0.340, 11.916%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>i_enable_n_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>280.852</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td>i_enable_n_s7/I1</td>
</tr>
<tr>
<td>281.616</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C22[2][A]</td>
<td style=" background: #97FFFF;">i_enable_n_s7/F</td>
</tr>
<tr>
<td>281.980</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[3][B]</td>
<td>i_enable_n_s4/I2</td>
</tr>
<tr>
<td>282.574</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C24[3][B]</td>
<td style=" background: #97FFFF;">i_enable_n_s4/F</td>
</tr>
<tr>
<td>282.823</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">i_enable_n_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>i_enable_n_s2/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i_enable_n_s2</td>
</tr>
<tr>
<td>296.413</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>i_enable_n_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.359, 44.748%; route: 1.338, 44.069%; tC2Q: 0.340, 11.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>281.092</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>dut/n214_s15/I0</td>
</tr>
<tr>
<td>281.556</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">dut/n214_s15/F</td>
</tr>
<tr>
<td>281.942</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>dut/n216_s13/I3</td>
</tr>
<tr>
<td>282.551</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">dut/n216_s13/F</td>
</tr>
<tr>
<td>282.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>dut/serializerByteBuffer_0_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_0_s0</td>
</tr>
<tr>
<td>296.149</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>dut/serializerByteBuffer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.073, 38.802%; route: 1.353, 48.916%; tC2Q: 0.340, 12.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>281.092</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>dut/n214_s15/I0</td>
</tr>
<tr>
<td>281.556</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">dut/n214_s15/F</td>
</tr>
<tr>
<td>281.942</td>
<td>0.386</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>dut/n214_s13/I3</td>
</tr>
<tr>
<td>282.551</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">dut/n214_s13/F</td>
</tr>
<tr>
<td>282.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>dut/serializerByteBuffer_1_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_1_s0</td>
</tr>
<tr>
<td>296.149</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>dut/serializerByteBuffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.073, 38.802%; route: 1.353, 48.916%; tC2Q: 0.340, 12.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>280.439</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>dut/serializerByteBuffer_7_s6/I0</td>
</tr>
<tr>
<td>281.048</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s6/F</td>
</tr>
<tr>
<td>281.052</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>dut/serializerByteBuffer_7_s5/I2</td>
</tr>
<tr>
<td>281.813</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s5/F</td>
</tr>
<tr>
<td>282.649</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>dut/serializerByteBuffer_0_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_0_s0</td>
</tr>
<tr>
<td>296.413</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>dut/serializerByteBuffer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.369, 47.831%; route: 1.154, 40.306%; tC2Q: 0.340, 11.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>280.439</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>dut/serializerByteBuffer_7_s6/I0</td>
</tr>
<tr>
<td>281.048</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s6/F</td>
</tr>
<tr>
<td>281.052</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>dut/serializerByteBuffer_7_s5/I2</td>
</tr>
<tr>
<td>281.813</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s5/F</td>
</tr>
<tr>
<td>282.649</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>dut/serializerByteBuffer_1_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_1_s0</td>
</tr>
<tr>
<td>296.413</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>dut/serializerByteBuffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.369, 47.831%; route: 1.154, 40.306%; tC2Q: 0.340, 11.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>280.439</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>dut/serializerByteBuffer_7_s6/I0</td>
</tr>
<tr>
<td>281.048</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s6/F</td>
</tr>
<tr>
<td>281.052</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>dut/serializerByteBuffer_7_s5/I2</td>
</tr>
<tr>
<td>281.813</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s5/F</td>
</tr>
<tr>
<td>282.649</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>dut/serializerByteBuffer_3_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_3_s0</td>
</tr>
<tr>
<td>296.413</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>dut/serializerByteBuffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.369, 47.831%; route: 1.154, 40.306%; tC2Q: 0.340, 11.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>280.439</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>dut/serializerByteBuffer_7_s6/I0</td>
</tr>
<tr>
<td>281.048</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s6/F</td>
</tr>
<tr>
<td>281.052</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>dut/serializerByteBuffer_7_s5/I2</td>
</tr>
<tr>
<td>281.813</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s5/F</td>
</tr>
<tr>
<td>282.649</td>
<td>0.836</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>dut/serializerByteBuffer_4_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_4_s0</td>
</tr>
<tr>
<td>296.413</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>dut/serializerByteBuffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.369, 47.831%; route: 1.154, 40.306%; tC2Q: 0.340, 11.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>280.439</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>dut/serializerByteBuffer_7_s6/I0</td>
</tr>
<tr>
<td>281.048</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s6/F</td>
</tr>
<tr>
<td>281.052</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>dut/serializerByteBuffer_7_s5/I2</td>
</tr>
<tr>
<td>281.813</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s5/F</td>
</tr>
<tr>
<td>282.640</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>dut/serializerByteBuffer_2_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_2_s0</td>
</tr>
<tr>
<td>296.413</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>dut/serializerByteBuffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.369, 47.990%; route: 1.144, 40.108%; tC2Q: 0.340, 11.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.640</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>280.439</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>dut/serializerByteBuffer_7_s6/I0</td>
</tr>
<tr>
<td>281.048</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s6/F</td>
</tr>
<tr>
<td>281.052</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>dut/serializerByteBuffer_7_s5/I2</td>
</tr>
<tr>
<td>281.813</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s5/F</td>
</tr>
<tr>
<td>282.640</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>dut/serializerByteBuffer_6_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_6_s0</td>
</tr>
<tr>
<td>296.413</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>dut/serializerByteBuffer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.369, 47.990%; route: 1.144, 40.108%; tC2Q: 0.340, 11.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>281.092</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[3][A]</td>
<td>dut/n214_s15/I0</td>
</tr>
<tr>
<td>281.555</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R9C18[3][A]</td>
<td style=" background: #97FFFF;">dut/n214_s15/F</td>
</tr>
<tr>
<td>281.872</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>dut/n204_s14/I3</td>
</tr>
<tr>
<td>282.335</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">dut/n204_s14/F</td>
</tr>
<tr>
<td>282.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>dut/serializerByteBuffer_6_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_6_s0</td>
</tr>
<tr>
<td>296.149</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>dut/serializerByteBuffer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.927, 36.363%; route: 1.283, 50.315%; tC2Q: 0.340, 13.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>280.439</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>dut/serializerByteBuffer_7_s6/I0</td>
</tr>
<tr>
<td>281.048</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s6/F</td>
</tr>
<tr>
<td>281.052</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>dut/serializerByteBuffer_7_s5/I2</td>
</tr>
<tr>
<td>281.813</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s5/F</td>
</tr>
<tr>
<td>282.367</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>dut/serializerByteBuffer_5_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_5_s0</td>
</tr>
<tr>
<td>296.413</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>dut/serializerByteBuffer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.369, 53.054%; route: 0.872, 33.788%; tC2Q: 0.340, 13.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>282.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerByteBuffer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FR</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>280.439</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>dut/serializerByteBuffer_7_s6/I0</td>
</tr>
<tr>
<td>281.048</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s6/F</td>
</tr>
<tr>
<td>281.052</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>dut/serializerByteBuffer_7_s5/I2</td>
</tr>
<tr>
<td>281.813</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">dut/serializerByteBuffer_7_s5/F</td>
</tr>
<tr>
<td>282.367</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>dut/serializerByteBuffer_7_s0/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerByteBuffer_7_s0</td>
</tr>
<tr>
<td>296.413</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>dut/serializerByteBuffer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.369, 53.054%; route: 0.872, 33.788%; tC2Q: 0.340, 13.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.183</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/flashState_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>280.733</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>dut/n198_s15/I1</td>
</tr>
<tr>
<td>281.197</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">dut/n198_s15/F</td>
</tr>
<tr>
<td>281.201</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>dut/n198_s12/I2</td>
</tr>
<tr>
<td>281.966</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" background: #97FFFF;">dut/n198_s12/F</td>
</tr>
<tr>
<td>281.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">dut/flashState_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>dut/flashState_0_s2/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/flashState_0_s2</td>
</tr>
<tr>
<td>296.149</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>dut/flashState_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.229, 56.363%; route: 0.612, 28.056%; tC2Q: 0.340, 15.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>281.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>296.149</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/WrDataReady_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/flashState_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>277.777</td>
<td>277.777</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>277.777</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>278.506</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>279.786</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>dut/WrDataReady_s3/CLK</td>
</tr>
<tr>
<td>280.126</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">dut/WrDataReady_s3/Q</td>
</tr>
<tr>
<td>280.497</td>
<td>0.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td>dut/n196_s13/I0</td>
</tr>
<tr>
<td>280.961</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][A]</td>
<td style=" background: #97FFFF;">dut/n196_s13/F</td>
</tr>
<tr>
<td>280.965</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>dut/n196_s15/I3</td>
</tr>
<tr>
<td>281.429</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" background: #97FFFF;">dut/n196_s15/F</td>
</tr>
<tr>
<td>281.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td style=" font-weight:bold;">dut/flashState_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>296.296</td>
<td>296.296</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>296.296</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>296.475</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>dut/flashState_1_s3/CLK</td>
</tr>
<tr>
<td>296.445</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/flashState_1_s3</td>
</tr>
<tr>
<td>296.149</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[0][B]</td>
<td>dut/flashState_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.928, 56.479%; route: 0.375, 22.845%; tC2Q: 0.340, 20.676%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.008</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/serializerByteBuffer_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/MOSI_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td>dut/serializerByteBuffer_7_s0/CLK</td>
</tr>
<tr>
<td>0.519</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_7_s0/Q</td>
</tr>
<tr>
<td>0.829</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>dut/n366_s0/I0</td>
</tr>
<tr>
<td>1.438</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">dut/n366_s0/F</td>
</tr>
<tr>
<td>3.008</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td style=" font-weight:bold;">dut/MOSI_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT11[A]</td>
<td>dut/MOSI_s1/CLK</td>
</tr>
<tr>
<td>20.497</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/MOSI_s1</td>
</tr>
<tr>
<td>20.201</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT11[A]</td>
<td>dut/MOSI_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 21.530%; route: 1.880, 66.465%; tC2Q: 0.340, 12.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.559</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/serializerByteBuffer_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/mosiOut_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>dut/serializerByteBuffer_1_s0/CLK</td>
</tr>
<tr>
<td>0.519</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_1_s0/Q</td>
</tr>
<tr>
<td>0.768</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>dut/n364_s0/I0</td>
</tr>
<tr>
<td>1.582</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" background: #97FFFF;">dut/n364_s0/F</td>
</tr>
<tr>
<td>2.642</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td style=" font-weight:bold;">dut/mosiOut_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>dut/mosiOut_2_s1/CLK</td>
</tr>
<tr>
<td>20.497</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/mosiOut_2_s1</td>
</tr>
<tr>
<td>20.201</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[0][A]</td>
<td>dut/mosiOut_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 33.067%; route: 1.309, 53.143%; tC2Q: 0.340, 13.790%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/serializerByteBuffer_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/mosiOut_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>dut/serializerByteBuffer_0_s0/CLK</td>
</tr>
<tr>
<td>0.519</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">dut/serializerByteBuffer_0_s0/Q</td>
</tr>
<tr>
<td>0.768</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>dut/n365_s1/I0</td>
</tr>
<tr>
<td>1.533</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">dut/n365_s1/F</td>
</tr>
<tr>
<td>2.592</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td style=" font-weight:bold;">dut/mosiOut_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[0][B]</td>
<td>dut/mosiOut_1_s1/CLK</td>
</tr>
<tr>
<td>20.497</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/mosiOut_1_s1</td>
</tr>
<tr>
<td>20.201</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[0][B]</td>
<td>dut/mosiOut_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.765, 31.690%; route: 1.309, 54.236%; tC2Q: 0.340, 14.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/serializerEnable_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerCycleCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>dut/serializerEnable_s2/CLK</td>
</tr>
<tr>
<td>0.519</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R11C20[2][B]</td>
<td style=" font-weight:bold;">dut/serializerEnable_s2/Q</td>
</tr>
<tr>
<td>1.607</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>dut/n604_s0/I1</td>
</tr>
<tr>
<td>2.070</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">dut/n604_s0/F</td>
</tr>
<tr>
<td>2.325</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">dut/serializerCycleCount_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>dut/serializerCycleCount_0_s1/CLK</td>
</tr>
<tr>
<td>20.497</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerCycleCount_0_s1</td>
</tr>
<tr>
<td>20.465</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>dut/serializerCycleCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 21.586%; route: 1.343, 62.585%; tC2Q: 0.340, 15.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.140</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/serializerEnable_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerCycleCount_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.179</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[2][B]</td>
<td>dut/serializerEnable_s2/CLK</td>
</tr>
<tr>
<td>0.519</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R11C20[2][B]</td>
<td style=" font-weight:bold;">dut/serializerEnable_s2/Q</td>
</tr>
<tr>
<td>1.607</td>
<td>1.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][A]</td>
<td>dut/n604_s0/I1</td>
</tr>
<tr>
<td>2.070</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C13[3][A]</td>
<td style=" background: #97FFFF;">dut/n604_s0/F</td>
</tr>
<tr>
<td>2.325</td>
<td>0.255</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">dut/serializerCycleCount_1_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>dut/serializerCycleCount_1_s1/CLK</td>
</tr>
<tr>
<td>20.497</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/serializerCycleCount_1_s1</td>
</tr>
<tr>
<td>20.465</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>dut/serializerCycleCount_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.830</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.518</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.463, 21.586%; route: 1.343, 62.585%; tC2Q: 0.340, 15.830%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.729, 36.306%; route: 1.280, 63.694%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/RdDataValid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>0.810</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td style=" font-weight:bold;">dut/RdDataValid_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>dut/RdDataValid_s1/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/RdDataValid_s1</td>
</tr>
<tr>
<td>1.383</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[1][A]</td>
<td>dut/RdDataValid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.427, 63.363%; tC2Q: 0.247, 36.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerBuffer_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>0.810</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td style=" font-weight:bold;">dut/deserializerBuffer_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>dut/deserializerBuffer_0_s0/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerBuffer_0_s0</td>
</tr>
<tr>
<td>1.383</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][B]</td>
<td>dut/deserializerBuffer_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.427, 63.363%; tC2Q: 0.247, 36.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.810</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerBuffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>0.810</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerBuffer_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>dut/deserializerBuffer_1_s0/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerBuffer_1_s0</td>
</tr>
<tr>
<td>1.383</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C13[0][A]</td>
<td>dut/deserializerBuffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.427, 63.363%; tC2Q: 0.247, 36.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerCycleCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>0.560</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>dut/n610_s0/I3</td>
</tr>
<tr>
<td>1.096</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">dut/n610_s0/F</td>
</tr>
<tr>
<td>1.276</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerCycleCount_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>dut/deserializerCycleCount_0_s0/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerCycleCount_0_s0</td>
</tr>
<tr>
<td>1.383</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>dut/deserializerCycleCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 47.041%; route: 0.357, 31.302%; tC2Q: 0.247, 21.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerCycleCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>0.560</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>dut/n610_s0/I3</td>
</tr>
<tr>
<td>1.096</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">dut/n610_s0/F</td>
</tr>
<tr>
<td>1.276</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">dut/deserializerCycleCount_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>dut/deserializerCycleCount_1_s0/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerCycleCount_1_s0</td>
</tr>
<tr>
<td>1.383</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>dut/deserializerCycleCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 47.041%; route: 0.357, 31.302%; tC2Q: 0.247, 21.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerCycleCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>0.560</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>dut/n610_s0/I3</td>
</tr>
<tr>
<td>1.096</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">dut/n610_s0/F</td>
</tr>
<tr>
<td>1.276</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">dut/deserializerCycleCount_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>dut/deserializerCycleCount_2_s0/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerCycleCount_2_s0</td>
</tr>
<tr>
<td>1.383</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>dut/deserializerCycleCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 47.041%; route: 0.357, 31.302%; tC2Q: 0.247, 21.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.107</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.276</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerEnable_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerCycleCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][A]</td>
<td>dut/deserializerEnable_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C11[2][A]</td>
<td style=" font-weight:bold;">dut/deserializerEnable_s0/Q</td>
</tr>
<tr>
<td>0.560</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[2][B]</td>
<td>dut/n610_s0/I3</td>
</tr>
<tr>
<td>1.096</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R9C11[2][B]</td>
<td style=" background: #97FFFF;">dut/n610_s0/F</td>
</tr>
<tr>
<td>1.276</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">dut/deserializerCycleCount_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>dut/deserializerCycleCount_3_s0/CLK</td>
</tr>
<tr>
<td>1.372</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dut/deserializerCycleCount_3_s0</td>
</tr>
<tr>
<td>1.383</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>dut/deserializerCycleCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.206</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 47.041%; route: 0.357, 31.302%; tC2Q: 0.247, 21.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/serializerCycleCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerCycleCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.146</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.051</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>dut/serializerCycleCount_0_s1/CLK</td>
</tr>
<tr>
<td>20.298</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">dut/serializerCycleCount_0_s1/Q</td>
</tr>
<tr>
<td>20.300</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>dut/n375_s2/I0</td>
</tr>
<tr>
<td>20.575</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">dut/n375_s2/F</td>
</tr>
<tr>
<td>20.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">dut/serializerCycleCount_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.146</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.051</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>dut/serializerCycleCount_0_s1/CLK</td>
</tr>
<tr>
<td>20.051</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>dut/serializerCycleCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.628, 40.938%; route: 0.905, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.628, 40.938%; route: 0.905, 59.062%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.575</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.051</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/serializerCycleCount_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/serializerCycleCount_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.146</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.051</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>dut/serializerCycleCount_2_s1/CLK</td>
</tr>
<tr>
<td>20.298</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">dut/serializerCycleCount_2_s1/Q</td>
</tr>
<tr>
<td>20.300</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>dut/n373_s0/I2</td>
</tr>
<tr>
<td>20.575</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">dut/n373_s0/F</td>
</tr>
<tr>
<td>20.575</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">dut/serializerCycleCount_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>18.518</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.146</td>
<td>0.628</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.051</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>dut/serializerCycleCount_2_s1/CLK</td>
</tr>
<tr>
<td>20.051</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>dut/serializerCycleCount_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.628, 40.938%; route: 0.905, 59.062%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.628, 40.938%; route: 0.905, 59.062%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/addrCycleCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/addrCycleCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>dut/addrCycleCount_1_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">dut/addrCycleCount_1_s0/Q</td>
</tr>
<tr>
<td>0.384</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>dut/n36_s1/I1</td>
</tr>
<tr>
<td>0.660</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">dut/n36_s1/F</td>
</tr>
<tr>
<td>0.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">dut/addrCycleCount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>dut/addrCycleCount_1_s0/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>dut/addrCycleCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_data_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>wr_data_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>wr_data_0_s1/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">wr_data_0_s1/Q</td>
</tr>
<tr>
<td>0.384</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>n62_s3/I0</td>
</tr>
<tr>
<td>0.660</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">n62_s3/F</td>
</tr>
<tr>
<td>0.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">wr_data_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>wr_data_0_s1/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>wr_data_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>readStrobeIndicator_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>readStrobeIndicator_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>readStrobeIndicator_s3/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">readStrobeIndicator_s3/Q</td>
</tr>
<tr>
<td>0.384</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>n44_s2/I0</td>
</tr>
<tr>
<td>0.660</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" background: #97FFFF;">n44_s2/F</td>
</tr>
<tr>
<td>0.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td style=" font-weight:bold;">readStrobeIndicator_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>readStrobeIndicator_s3/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C20[0][A]</td>
<td>readStrobeIndicator_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/addrCycleCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/addrCycleCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>dut/addrCycleCount_0_s1/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">dut/addrCycleCount_0_s1/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>dut/n37_s3/I0</td>
</tr>
<tr>
<td>0.661</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">dut/n37_s3/F</td>
</tr>
<tr>
<td>0.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">dut/addrCycleCount_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>dut/addrCycleCount_0_s1/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>dut/addrCycleCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.661</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/dmmyCycleCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/dmmyCycleCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>dut/dmmyCycleCount_1_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">dut/dmmyCycleCount_1_s0/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>dut/n84_s1/I1</td>
</tr>
<tr>
<td>0.661</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" background: #97FFFF;">dut/n84_s1/F</td>
</tr>
<tr>
<td>0.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">dut/dmmyCycleCount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>dut/dmmyCycleCount_1_s0/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>dut/dmmyCycleCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerCycleCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerCycleCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>dut/deserializerCycleCount_0_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerCycleCount_0_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>dut/n425_s2/I0</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">dut/n425_s2/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">dut/deserializerCycleCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>dut/deserializerCycleCount_0_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>dut/deserializerCycleCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>dut/deserializerCycleCount_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dut/deserializerCycleCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>crystal:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>crystal:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>dut/deserializerCycleCount_2_s0/CLK</td>
</tr>
<tr>
<td>1.589</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">dut/deserializerCycleCount_2_s0/Q</td>
</tr>
<tr>
<td>1.591</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>dut/n423_s0/I2</td>
</tr>
<tr>
<td>1.867</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">dut/n423_s0/F</td>
</tr>
<tr>
<td>1.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">dut/deserializerCycleCount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>0.626</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>IOT13[A]</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>1.342</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>dut/deserializerCycleCount_2_s0/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>dut/deserializerCycleCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.626, 46.631%; route: 0.716, 53.369%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>testStateCounter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testStateCounter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>testStateCounter_0_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">testStateCounter_0_s0/Q</td>
</tr>
<tr>
<td>0.386</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>n29_s2/I0</td>
</tr>
<tr>
<td>0.662</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" background: #97FFFF;">n29_s2/F</td>
</tr>
<tr>
<td>0.662</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td style=" font-weight:bold;">testStateCounter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>testStateCounter_0_s0/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C27[1][A]</td>
<td>testStateCounter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>wr_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">wr_data_2_s0/Q</td>
</tr>
<tr>
<td>0.384</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C21[1][A]</td>
<td>n60_s/I1</td>
</tr>
<tr>
<td>0.676</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" background: #97FFFF;">n60_s/SUM</td>
</tr>
<tr>
<td>0.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td style=" font-weight:bold;">wr_data_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[1][A]</td>
<td>wr_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>wr_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>wr_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">wr_data_6_s0/Q</td>
</tr>
<tr>
<td>0.384</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C22[0][A]</td>
<td>n56_s/I1</td>
</tr>
<tr>
<td>0.676</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">n56_s/SUM</td>
</tr>
<tr>
<td>0.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td style=" font-weight:bold;">wr_data_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>wr_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>testStateCounter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testStateCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>testStateCounter_8_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C26[1][A]</td>
<td style=" font-weight:bold;">testStateCounter_8_s0/Q</td>
</tr>
<tr>
<td>0.384</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C26[1][A]</td>
<td>n21_s/I1</td>
</tr>
<tr>
<td>0.676</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" background: #97FFFF;">n21_s/SUM</td>
</tr>
<tr>
<td>0.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td style=" font-weight:bold;">testStateCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>testStateCounter_8_s0/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>testStateCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>testStateCounter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testStateCounter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>testStateCounter_12_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">testStateCounter_12_s0/Q</td>
</tr>
<tr>
<td>0.384</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C27[0][A]</td>
<td>n17_s/I1</td>
</tr>
<tr>
<td>0.676</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" background: #97FFFF;">n17_s/SUM</td>
</tr>
<tr>
<td>0.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td style=" font-weight:bold;">testStateCounter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>testStateCounter_12_s0/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[0][A]</td>
<td>testStateCounter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>testStateCounter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testStateCounter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>testStateCounter_14_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">testStateCounter_14_s0/Q</td>
</tr>
<tr>
<td>0.384</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C27[1][A]</td>
<td>n15_s/I1</td>
</tr>
<tr>
<td>0.676</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" background: #97FFFF;">n15_s/SUM</td>
</tr>
<tr>
<td>0.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td style=" font-weight:bold;">testStateCounter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>testStateCounter_14_s0/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[1][A]</td>
<td>testStateCounter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>testStateCounter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testStateCounter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>testStateCounter_18_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">testStateCounter_18_s0/Q</td>
</tr>
<tr>
<td>0.384</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C28[0][A]</td>
<td>n11_s/I1</td>
</tr>
<tr>
<td>0.676</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">n11_s/SUM</td>
</tr>
<tr>
<td>0.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">testStateCounter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>testStateCounter_18_s0/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>testStateCounter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>testStateCounter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testStateCounter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>testStateCounter_20_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">testStateCounter_20_s0/Q</td>
</tr>
<tr>
<td>0.384</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C28[1][A]</td>
<td>n9_s/I1</td>
</tr>
<tr>
<td>0.676</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">n9_s/SUM</td>
</tr>
<tr>
<td>0.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" font-weight:bold;">testStateCounter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>testStateCounter_20_s0/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>testStateCounter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.136</td>
</tr>
<tr>
<td class="label">From</td>
<td>testStateCounter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>testStateCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>interface_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>interface_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>testStateCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.383</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">testStateCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C25[1][A]</td>
<td>n27_s/I1</td>
</tr>
<tr>
<td>0.677</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" background: #97FFFF;">n27_s/SUM</td>
</tr>
<tr>
<td>0.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td style=" font-weight:bold;">testStateCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>interface_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>69</td>
<td>RIGHTSIDE[1]</td>
<td>divide_by_eight/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.136</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>testStateCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.136</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[1][A]</td>
<td>testStateCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/deserializerBuffer_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>dut/deserializerBuffer_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>dut/deserializerBuffer_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/deserializerCycleCount_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>dut/deserializerCycleCount_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>dut/deserializerCycleCount_3_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/RdDataValid_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>dut/RdDataValid_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>dut/RdDataValid_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/mosiOut_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>dut/mosiOut_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>dut/mosiOut_1_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/mosiOut_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>dut/mosiOut_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>dut/mosiOut_2_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/deserializerCycleCount_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>dut/deserializerCycleCount_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>dut/deserializerCycleCount_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/mosiOut_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>dut/mosiOut_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>dut/mosiOut_3_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/mosiOut_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>dut/mosiOut_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>dut/mosiOut_4_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/deserializerBuffer_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>dut/deserializerBuffer_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>dut/deserializerBuffer_0_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.925</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.852</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>crystal</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dut/deserializerCycleCount_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>19.247</td>
<td>0.729</td>
<td>tINS</td>
<td>FF</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>20.527</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>dut/deserializerCycleCount_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>crystal</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>crystalClk_ibuf/I</td>
</tr>
<tr>
<td>37.663</td>
<td>0.626</td>
<td>tINS</td>
<td>RR</td>
<td>crystalClk_ibuf/O</td>
</tr>
<tr>
<td>38.379</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>dut/deserializerCycleCount_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>69</td>
<td>i_clock</td>
<td>17.192</td>
<td>0.190</td>
</tr>
<tr>
<td>23</td>
<td>crystalClk_d</td>
<td>11.809</td>
<td>1.554</td>
</tr>
<tr>
<td>20</td>
<td>flashState[2]</td>
<td>291.401</td>
<td>1.225</td>
</tr>
<tr>
<td>16</td>
<td>flashState[0]</td>
<td>291.142</td>
<td>0.973</td>
</tr>
<tr>
<td>16</td>
<td>flashState[1]</td>
<td>291.254</td>
<td>0.993</td>
</tr>
<tr>
<td>15</td>
<td>i_enable_n</td>
<td>293.137</td>
<td>1.813</td>
</tr>
<tr>
<td>12</td>
<td>serializerEnable</td>
<td>18.140</td>
<td>1.088</td>
</tr>
<tr>
<td>10</td>
<td>n356_3</td>
<td>32.531</td>
<td>1.100</td>
</tr>
<tr>
<td>9</td>
<td>n214_21</td>
<td>11.809</td>
<td>0.646</td>
</tr>
<tr>
<td>9</td>
<td>n200_17</td>
<td>291.142</td>
<td>0.741</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C26</td>
<td>80.56%</td>
</tr>
<tr>
<td>R9C16</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C27</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C25</td>
<td>72.22%</td>
</tr>
<tr>
<td>R9C11</td>
<td>69.44%</td>
</tr>
<tr>
<td>R9C21</td>
<td>68.06%</td>
</tr>
<tr>
<td>R9C22</td>
<td>68.06%</td>
</tr>
<tr>
<td>R9C19</td>
<td>63.89%</td>
</tr>
<tr>
<td>R9C20</td>
<td>63.89%</td>
</tr>
<tr>
<td>R9C17</td>
<td>59.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name crystal -period 37.037 -waveform {0 18.518} [get_ports {crystalClk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name interface_clk -source [get_ports {crystalClk}] -master_clock crystal -divide_by 8 [get_nets {i_clock}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
