#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon May 18 11:23:19 2015
# Process ID: 9668
# Log file: C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise2/Exercise4/exercise4/vivado.log
# Journal file: C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise2/Exercise4/exercise4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise2/Exercise4/exercise4/exercise4.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise4/exercise4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Kasper/Documents/GitHub/TIHSC/Exercise2/lab3/lab_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:50 ; elapsed = 00:00:20 . Memory (MB): peak = 752.641 ; gain = 188.727
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_bd_design {C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise2/Exercise4/exercise4/exercise4.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding component instance block -- xilinx.com:user:led_ip:1.0 - led_ip
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise2/Exercise4/exercise4/exercise4.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 783.031 ; gain = 30.391
set_property location {1402 423} [get_bd_ports LED]
save_bd_design
Wrote  : <C:/Users/Kasper/Documents/GitHub/TIHSC/Exercise2/Exercise4/exercise4/exercise4.srcs/sources_1/bd/system/system.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 18 11:41:24 2015...
