
---------- Begin Simulation Statistics ----------
final_tick                                 5773029500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 175701                       # Simulator instruction rate (inst/s)
host_mem_usage                                 866024                       # Number of bytes of host memory used
host_op_rate                                   199907                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    56.92                       # Real time elapsed on the host
host_tick_rate                              101432237                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      11377757                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005773                       # Number of seconds simulated
sim_ticks                                  5773029500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.833239                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1026701                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1028416                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             33678                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1489621                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 79                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             337                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              258                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1853912                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  155229                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2993502                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3001942                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             33240                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1493731                       # Number of branches committed
system.cpu.commit.bw_lim_events                856004                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             162                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1826232                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10030360                       # Number of instructions committed
system.cpu.commit.committedOps               11408113                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10945163                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.042297                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.325005                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      8113463     74.13%     74.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       997457      9.11%     83.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       293439      2.68%     85.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       225166      2.06%     87.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       213960      1.95%     89.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        96008      0.88%     90.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        83294      0.76%     91.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        66372      0.61%     92.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       856004      7.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10945163                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               109864                       # Number of function calls committed.
system.cpu.commit.int_insts                  10459674                       # Number of committed integer instructions.
system.cpu.commit.loads                       2765063                       # Number of loads committed
system.cpu.commit.membars                          71                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            4      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6770580     59.35%     59.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          207714      1.82%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     61.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          20205      0.18%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     61.35% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          37098      0.33%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            10      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           17      0.00%     61.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           3316      0.03%     61.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         20209      0.18%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              18      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             16      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     61.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2765063     24.24%     86.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1583821     13.88%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11408113                       # Class of committed instruction
system.cpu.commit.refs                        4348884                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     81296                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      11377757                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.154606                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.154606                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               5823693                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   455                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               999471                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               13577340                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3084487                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2023256                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  36101                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1512                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                223249                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1853912                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1170084                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       7412669                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 16710                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       12181147                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   73078                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.160567                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3741510                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1182009                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.055005                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           11190786                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.239474                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.582346                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8518117     76.12%     76.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   237813      2.13%     78.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   479769      4.29%     82.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   266521      2.38%     84.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   209389      1.87%     86.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   168873      1.51%     88.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    94907      0.85%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   100766      0.90%     90.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1114631      9.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11190786                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          355274                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                35377                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1634121                       # Number of branches executed
system.cpu.iew.exec_nop                         36015                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.097097                       # Inst execution rate
system.cpu.iew.exec_refs                      4920320                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1722360                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  580327                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3229203                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                197                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1193                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1815307                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13253798                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3197960                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             54717                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12667149                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4494                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                674404                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  36101                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                679219                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         61592                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            31501                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       155499                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       464138                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       231483                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            157                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        16707                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          18670                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12772727                       # num instructions consuming a value
system.cpu.iew.wb_count                      12401632                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.603944                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7714018                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.074101                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12442000                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 16491358                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9591645                       # number of integer regfile writes
system.cpu.ipc                               0.866097                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.866097                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 6      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7419835     58.32%     58.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               242386      1.91%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     60.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               25426      0.20%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               44845      0.35%     60.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 10      0.00%     60.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              17      0.00%     60.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4269      0.03%     60.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              32091      0.25%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   22      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   23      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3221284     25.32%     86.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1731606     13.61%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12721871                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      208569                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016395                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   46579     22.33%     22.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     74      0.04%     22.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     22.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     22.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     22.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     22.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    22      0.01%     22.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   80      0.04%     22.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     22.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     22.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 118171     56.66%     79.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 43624     20.92%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               12822906                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           36642487                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12296637                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14888051                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13217586                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12721871                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 197                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1840003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             14399                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             35                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1503299                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11190786                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.136817                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.049419                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7587380     67.80%     67.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              785289      7.02%     74.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              662069      5.92%     80.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              562029      5.02%     85.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              437884      3.91%     89.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              412171      3.68%     93.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              307660      2.75%     96.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              222426      1.99%     98.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              213878      1.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11190786                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.101837                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 107528                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             215004                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       104995                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            169888                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             40969                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            96218                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3229203                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1815307                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9342845                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  60935                       # number of misc regfile writes
system.cpu.numCycles                         11546060                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 1361697                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11629682                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 124083                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3219369                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 926969                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6666                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21825569                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13433135                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13764424                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2101653                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1330029                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  36101                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               2425738                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2134697                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         17619189                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles        2046228                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              47130                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1183137                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            195                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           106247                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     23287676                       # The number of ROB reads
system.cpu.rob.rob_writes                    26714512                       # The number of ROB writes
system.cpu.timesIdled                           62789                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    79830                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   83301                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        67832                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        168425                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       234511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           59                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       470110                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             59                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              15810                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        62737                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5083                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27415                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27415                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         15810                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         57368                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       211638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6781568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6781568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100593                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100593    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100593                       # Request fanout histogram
system.membus.reqLayer0.occupancy           434086250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          230145750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5773029500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            140168                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       175706                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       115907                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10777                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38063                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38063                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        115971                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24197                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        57368                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        57368                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       347849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       357860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                705709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     14840192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11214656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               26054848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           67879                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4015168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           303478                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000198                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014059                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 303418     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     60      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             303478                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          463931000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122083481                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         173958995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5773029500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               115111                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                19895                       # number of demand (read+write) hits
system.l2.demand_hits::total                   135006                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              115111                       # number of overall hits
system.l2.overall_hits::.cpu.data               19895                       # number of overall hits
system.l2.overall_hits::total                  135006                       # number of overall hits
system.l2.demand_misses::.cpu.inst                860                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              42365                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43225                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               860                       # number of overall misses
system.l2.overall_misses::.cpu.data             42365                       # number of overall misses
system.l2.overall_misses::total                 43225                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69929500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3889128500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3959058000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69929500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3889128500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3959058000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           115971                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               178231                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          115971                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              178231                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.007416                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.680453                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.242522                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.007416                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.680453                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.242522                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81313.372093                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91800.507494                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91591.856564                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81313.372093                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91800.507494                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91591.856564                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               62737                       # number of writebacks
system.l2.writebacks::total                     62737                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           860                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         42365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43225                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          860                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        42365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43225                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     61329500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3465478500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3526808000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     61329500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3465478500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3526808000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.007416                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.680453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.242522                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.007416                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.680453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.242522                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71313.372093                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81800.507494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81591.856564                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71313.372093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81800.507494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81591.856564                       # average overall mshr miss latency
system.l2.replacements                          67879                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       112969                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           112969                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       112969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       112969                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       115906                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           115906                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       115906                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       115906                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10648                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10648                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           27415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27415                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2612103500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2612103500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38063                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.720253                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.720253                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95280.083896                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95280.083896                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        27415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2337953500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2337953500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.720253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.720253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85280.083896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85280.083896                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         115111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             115111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              860                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69929500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69929500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       115971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         115971                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.007416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81313.372093                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81313.372093                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     61329500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61329500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.007416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007416                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71313.372093                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71313.372093                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9247                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        14950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           14950                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1277025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1277025000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.617845                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.617845                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85419.732441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85419.732441                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        14950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        14950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1127525000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1127525000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.617845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.617845                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75419.732441                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75419.732441                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        57368                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           57368                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        57368                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         57368                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        57368                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        57368                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1115208000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1115208000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19439.548180                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19439.548180                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5773029500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31216.192198                       # Cycle average of tags in use
system.l2.tags.total_refs                      412741                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    100647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.100877                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   16105.405617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       214.076780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     14896.709802                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.491498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.006533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.454612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.952643                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          664                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6582                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25446                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3861519                       # Number of tag accesses
system.l2.tags.data_accesses                  3861519                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5773029500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          55040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2711360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2766400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4015168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4015168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             860                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           42365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               43225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        62737                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              62737                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           9533989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         469659821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             479193810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      9533989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9533989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      695504501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            695504501                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      695504501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          9533989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        469659821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1174698310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     62737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     42359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000348724500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2530                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2530                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              124919                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              61141                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43225                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      62737                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43225                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    62737                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4094                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.93                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    938112500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  216095000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1748468750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21706.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40456.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        12                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    30165                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   45090                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43225                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                62737                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   33749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     26                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        30667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    221.039684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.825548                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   258.175621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        12739     41.54%     41.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10033     32.72%     74.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3002      9.79%     84.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1300      4.24%     88.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          846      2.76%     91.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          351      1.14%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          209      0.68%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          221      0.72%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1966      6.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        30667                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2530                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.077470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.820205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2529     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2530                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2530                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      24.786166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.342171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     32.742711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23          2326     91.94%     91.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             2      0.08%     92.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            14      0.55%     92.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             9      0.36%     92.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            18      0.71%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             4      0.16%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             4      0.16%     93.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             4      0.16%     94.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87            17      0.67%     94.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             3      0.12%     94.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            7      0.28%     95.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111           13      0.51%     95.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119           27      1.07%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            9      0.36%     97.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135           31      1.23%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            2      0.08%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            7      0.28%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            2      0.08%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            1      0.04%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            2      0.08%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            3      0.12%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            2      0.08%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            1      0.04%     99.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            1      0.04%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::216-223            3      0.12%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231            3      0.12%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            1      0.04%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            4      0.16%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::264-271            3      0.12%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            3      0.12%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            1      0.04%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            1      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-375            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2530                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2766016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4013376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2766400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4015168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       479.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       695.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    479.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    695.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5772902500                       # Total gap between requests
system.mem_ctrls.avgGap                      54480.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        55040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2710976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4013376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 9533989.043361030519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 469593304.520616114140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 695194091.767589330673                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          860                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        42365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        62737                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25881750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1722587000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 122597137750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30095.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40660.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1954144.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            112869120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             59983770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           153274380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          162488160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     455448240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2185190190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        376683360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3505937220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        607.295913                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    948478000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    192660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4631891500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            106136100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56397495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           155309280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          164852820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     455448240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2163698910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        394781280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3496624125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.682705                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    996193250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    192660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4584176250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5773029500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1052074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1052074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1052074                       # number of overall hits
system.cpu.icache.overall_hits::total         1052074                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       118009                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         118009                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       118009                       # number of overall misses
system.cpu.icache.overall_misses::total        118009                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1659031497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1659031497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1659031497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1659031497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1170083                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1170083                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1170083                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1170083                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.100855                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.100855                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.100855                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.100855                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14058.516698                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14058.516698                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14058.516698                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14058.516698                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          724                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.692308                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       115907                       # number of writebacks
system.cpu.icache.writebacks::total            115907                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2038                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2038                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2038                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2038                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       115971                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       115971                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       115971                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       115971                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1521293498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1521293498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1521293498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1521293498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.099113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.099113                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.099113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.099113                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13117.878590                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13117.878590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13117.878590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13117.878590                       # average overall mshr miss latency
system.cpu.icache.replacements                 115907                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1052074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1052074                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       118009                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        118009                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1659031497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1659031497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1170083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1170083                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.100855                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.100855                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14058.516698                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14058.516698                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2038                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2038                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       115971                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       115971                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1521293498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1521293498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.099113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.099113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13117.878590                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13117.878590                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5773029500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.966016                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1168045                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            115971                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.071871                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.966016                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2456137                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2456137                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5773029500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5773029500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5773029500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5773029500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5773029500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4200314                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4200314                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4200356                       # number of overall hits
system.cpu.dcache.overall_hits::total         4200356                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       346293                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         346293                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       346306                       # number of overall misses
system.cpu.dcache.overall_misses::total        346306                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16339212373                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16339212373                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16339212373                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16339212373                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4546607                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4546607                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4546662                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4546662                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.076165                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.076165                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.076167                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.076167                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47183.201431                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47183.201431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 47181.430218                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47181.430218                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1369205                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          569                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             69695                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.645670                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    29.947368                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       112969                       # number of writebacks
system.cpu.dcache.writebacks::total            112969                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       226679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       226679                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       226679                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       226679                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       119614                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       119614                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       119627                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       119627                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6036967566                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6036967566                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6037286566                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6037286566                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.026308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.026308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.026311                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.026311                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50470.409534                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50470.409534                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50467.591480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50467.591480                       # average overall mshr miss latency
system.cpu.dcache.replacements                 118604                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2886800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2886800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        76054                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         76054                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4301831000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4301831000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2962854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2962854                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56562.850080                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56562.850080                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        51871                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        51871                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24183                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24183                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1413465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1413465000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58448.703635                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58448.703635                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1313514                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1313514                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       212897                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       212897                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10146051815                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10146051815                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1526411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.139476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.139476                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47657.091528                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47657.091528                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       174808                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       174808                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2789515008                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2789515008                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.024953                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.024953                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73236.761480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73236.761480                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            42                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           13                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           55                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.236364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.236364                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       319000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       319000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.236364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.236364                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 24538.461538                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 24538.461538                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        57342                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   1891329558                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   1891329558                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        57342                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32983.320393                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32983.320393                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        57342                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   1833987558                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   1833987558                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31983.320393                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31983.320393                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        51000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.022727                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.022727                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        25500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        25500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        12000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.011364                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.011364                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           71                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5773029500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.983842                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4320141                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            119628                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.113126                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.983842                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          531                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9213270                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9213270                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5773029500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5773029500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
