`include "includes.v"
//`define CHIPSCOPE 1
/***********************************************************************
This file is part of the OpenADC Project. See www.newae.com for more details,
or the codebase at http://www.assembla.com/spaces/openadc .

This file is the main interface.

Copyright (c) 2012-2013, Colin O'Flynn <coflynn@newae.com>. All rights reserved.
This project (and file) is released under the 2-Clause BSD License:

Redistribution and use in source and binary forms, with or without 
modification, are permitted provided that the following conditions are met:

   * Redistributions of source code must retain the above copyright notice,
	  this list of conditions and the following disclaimer.
   * Redistributions in binary form must reproduce the above copyright
	  notice, this list of conditions and the following disclaimer in the
	  documentation and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
POSSIBILITY OF SUCH DAMAGE.
*************************************************************************/
module openadc_interface(
    input         reset_i,
    
	 /* Fast Clock - ADC Internal Mode. Typically ~100 MHz */
	 input         clk_adcint,
	 
	 /* Slower Clock - USB Interface, serial, etc. Typically ~20-60 MHz */
	 input			clk_iface,
	  
	 output			clk_adcsample,
	  
`ifdef FAST_FTDI	 
	/* Interface for FT2232H in Fast Syncronous Mode. Connect the
      FIFO Clock to 'clk_iface'. */
	 inout [7:0]  	ftdi_data,
	 input			ftdi_rxfn,
	 input			ftdi_txen,
	 output		 	ftdi_rdn,
	 output		 	ftdi_wrn,
	 output		 	ftdi_oen,	
	 output			ftdi_siwua,
`elsif NEWAEUSBCHIP
	 inout wire [7:0]	USB_D,
	 input wire [7:0]	USB_Addr,
	 input wire			USB_RDn,
	 input wire			USB_WRn,
	 input wire			USB_CEn,
	 input wire			USB_ALEn,
`else
	 //Assume serial
    input         rxd,
    output        txd,	 
`endif	 

       
	 /* LEDs. Connect up any you wish. */
    output        LED_hbeat, /* Heartbeat LED */
    output        LED_armed, /* Armed LED */
    output        LED_capture, /* Capture in Progress LED (only illuminate during capture, very quick) */
	 output        LED_ADCDCMUnlock, /* DCM for ADC is unlocked */
	 output        LED_CLKGENDCMUnlock, /* DCM for CLKGEN is unlocked */
	 
	 /* OpenADC Interface Pins */
	 input [9:0]   ADC_Data,
	 input         ADC_OR,
	 output        ADC_clk,
	 /* Feedback path for ADC Clock. If unused connect to ADC_clk */
	 input			ADC_clk_feedback,
	 input         DUT_CLK_i,
	 input         DUT_trigger_i,
	 output        amp_gain,
	 output        amp_hilo,
	 
	 /* Generated Clock for other uses */
	 output 			target_clk
	 
`ifdef OPT_DDR
 /* To avoid modifying UCF file we keep these even in FIFO mode */
	 ,output [12:0] LPDDR_A,
	 output [1:0]  LPDDR_BA,
	 inout  [15:0] LPDDR_DQ,
	 output        LPDDR_LDM,
	 output        LPDDR_UDM,
	 inout			LPDDR_LDQS,
	 inout			LPDDR_UDQS,
	 output			LPDDR_CK_N,
	 output			LPDDR_CK_P,
	 output			LPDDR_CKE,
	 output			LPDDR_CAS_n,
	 output			LPDDR_RAS_n,
	 output			LPDDR_WE_n,
	 output			LPDDR_RZQ
`endif

 /* To avoid modifying UCF file we keep these even without Ethernet */
`ifdef OPT_ETH
	 ,input 		   eth_col,
    input 		   eth_crs,
	 output 		   eth_mdc,
	 inout  		   eth_mdio,
	 
	 output        eth_reset_n,
	 
	 input 		   eth_rx_clk,
	 input [3:0]   eth_rx_data,
	 input         eth_rx_dv,
	 input         eth_rx_er,
	 
	 input         eth_tx_clk,
	 output[3:0]   eth_tx_data,
	 output        eth_tx_en
`endif


	/* Connections to external registers. Use clk_iface for
      clocking	*/
	 ,output			reg_reset_o,
	 output [5:0]	reg_address_o,
	 output [15:0] reg_bytecnt_o,
	 output [7:0]	reg_datao_o,
	 input  [7:0]  reg_datai_i,
	 output [15:0] reg_size_o,
	 output			reg_read_o,
	 output			reg_write_o,
	 output			reg_addrvalid_o,
	 input			reg_stream_i,
	 output [5:0]	reg_hypaddress_o,
	 input  [15:0]	reg_hyplen_i,
	 
	 output [9:0]  ADC_Data_out,
	 output        ADC_Clk_out
    );

	wire        slowclock;
	wire 			clk_100mhz_buf, clk_100mhz; 	
	wire			dcm_locked;
	wire 			reset_intermediate;
	
	assign slowclock = clk_iface;
	assign clk_100mhz = clk_adcint;
	
	wire       phase_clk;
	wire [8:0] phase_requested;
	wire [8:0] phase_actual;
	wire 		phase_load;
	wire 		phase_done;
	
	wire 			adc_capture_go;
	wire			adc_capture_done;
	wire			armed;	  
   wire        reset;                     
	  
   //Divide clock by 2^24 for heartbeat LED
	//Divide clock by 2^23 for frequency measurement
   reg [24:0] timer_heartbeat;
   always @(posedge slowclock)
      if (reset) begin
         timer_heartbeat <= 25'b0;
      end else begin
         timer_heartbeat <= timer_heartbeat +  25'd1;
      end	
      
   //Blink heartbeat LED
   assign LED_hbeat = timer_heartbeat[24];
	assign LED_armed = armed;
   assign LED_capture = adc_capture_go;
	assign LED_ADCDCMUnlock = ~dcm_locked;
	assign LED_CLKGENDCMUnlock = ~dcm_gen_locked;
 
	//Frequency Measurement
	wire freq_measure;
	//BUFG buf_freqmeasure (.I(timer_heartbeat[25]), .O(freq_measure));
	assign freq_measure = timer_heartbeat[23];
	
	wire extmeasure_clk;
	wire extmeasure_src;
	assign extmeasure_clk = (extmeasure_src) ? target_clk : DUT_CLK_i;
	
	reg [31:0] extclk_frequency_int;	
	always @(posedge extmeasure_clk or negedge freq_measure) begin
		if (freq_measure == 1'b0) begin
			extclk_frequency_int <= 32'd0;
		end else begin
			extclk_frequency_int <= extclk_frequency_int + 32'd1;
		end
	end
	
	reg [31:0] adcclk_frequency_int;	
	always @(posedge ADC_clk_sample or negedge freq_measure) begin
		if (freq_measure == 1'b0) begin
			adcclk_frequency_int <= 32'd0;
		end else begin
			adcclk_frequency_int <= adcclk_frequency_int + 32'd1;
		end
	end	
		
	reg [31:0] extclk_frequency;
	always @(negedge freq_measure) begin
		extclk_frequency <= extclk_frequency_int;
	end

	reg [31:0] adcclk_frequency;
	always @(negedge freq_measure) begin
		adcclk_frequency <= adcclk_frequency_int;
	end		
 
   wire ADC_clk_sample;
    
	wire chipscope_clk;
	
	wire [9:0] ADC_Data_delayed;
	genvar index;
	generate
	for (index=0; index < 10; index=index+1)
	  begin: gen_iodelay_adcdata
`ifdef ADCCLK_FEEDBACK
		//If we have feedback clock shouldn't need IODELAY2
		assign ADC_Data_delayed[index] = ADC_Data[index];
`else	  
		IODELAY2 #(
			.COUNTER_WRAPAROUND("WRAPAROUND"), // "STAY_AT_LIMIT" or "WRAPAROUND"
			.DATA_RATE("SDR"), // "SDR" or "DDR"
			.DELAY_SRC("IDATAIN"), // "IO", "ODATAIN" or "IDATAIN"
			.IDELAY2_VALUE(0), // Delay value when IDELAY_MODE="PCI" (0-255)
			.IDELAY_MODE("NORMAL"), // "NORMAL" or "PCI"
			.IDELAY_TYPE("DEFAULT"), // "FIXED", "DEFAULT", "VARIABLE_FROM_ZERO", "VARIABLE_FROM_HALF_MAX"
			.IDELAY_VALUE(20), // Amount of taps for fixed input delay (0-255)
			.ODELAY_VALUE(0), // Amount of taps fixed output delay (0-255)
			.SERDES_MODE("NONE"), // "NONE", "MASTER" or "SLAVE"
			.SIM_TAPDELAY_VALUE(75) // Per tap delay used for simulation in ps
			)
		IODELAY2_inst (
			//.BUSY(), // 1-bit output: Busy output after CAL
			.DATAOUT(), // 1-bit output: Delayed data output to ISERDES/input register
			.DATAOUT2(ADC_Data_delayed[index]), // 1-bit output: Delayed data output to general FPGA fabric
			.DOUT(), // 1-bit output: Delayed data output
			.TOUT(), // 1-bit output: Delayed 3-state output
			//.CAL(), // 1-bit input: Initiate calibration input
			//.CE(), // 1-bit input: Enable INC input
			//.CLK(), // 1-bit input: Clock input
			.IDATAIN(ADC_Data[index]), // 1-bit input: Data input (connect to top-level port or I/O buffer)
			//.INC(), // 1-bit input: Increment / decrement input
			//.IOCLK0(), // 1-bit input: Input from the I/O clock network
			//.IOCLK1(), // 1-bit input: Input from the I/O clock network
			.ODATAIN() // 1-bit input: Output data input from output register or OSERDES2.
			//RST(), // 1-bit input: Reset to zero or 1/2 of total delay period
			//.T() // 1-bit input: 3-state input signal
		);
`endif
	  end
	 endgenerate
	
	reg [9:0] ADC_Data_tofifo;
	wire [9:0] trigger_level;
	
	always @(posedge ADC_clk_sample) begin
		ADC_Data_tofifo <= ADC_Data_delayed;
		
		//Input Validation Test #1: Uncomment the following
		//ADC_Data_tofifo <= 10'hAA;
		
		//Input Validation Test #2: uncomment following, which should
		//put a perfect ramp. Tests FIFO & USB interface for proper
		//syncronization
		//ADC_Data_tofifo <= ADC_Data_tofifo + 10'd1;
		
		//Input Validation Test #3: used for checking trigger location
		//if (DUT_trigger_i == 0)
		//	ADC_Data_tofifo <= 10'd512;
		//else
		//	ADC_Data_tofifo <= ADC_Data_tofifo + 10'd1;
	end
   	
	//Output stuff
	assign ADC_Data_out = ADC_Data_tofifo;
	assign ADC_Clk_out = ADC_clk_sample;
		
	wire [7:0] 	reg_status;
	
`ifdef CHIPSCOPE
  wire [35:0]                          chipscope_control;
  coregen_icon icon (
    .CONTROL0(chipscope_control) // INOUT BUS [35:0]
   ); 
  
	wire [127:0] cs_data;
    
   coregen_ila ila (
    .CONTROL(chipscope_control), // INOUT BUS [35:0]
    .CLK(ADC_clk_sample), // IN
    .TRIG0(cs_data) // IN BUS [127:0]
   );
`endif 
	
	//1 = trigger on high, 0 = trigger on low
	wire trigger_mode;
	
	//1 = wait for trigger to be INACTIVE before arming (e.g.: avoid triggering immediatly)
	//0 = arm as soon as cmd_arm goes high (e.g.: if trigger is already in active state, trigger)
	wire trigger_wait;
	wire cmd_arm;
	wire trigger_now;
	wire [31:0] trigger_offset;
	wire [31:0] trigger_length;
	       
	trigger_unit tu_inst(
	 .reset(reset),
	 .clk(slowclock),				
    .adc_clk(ADC_clk_sample),		
	 .adc_data(ADC_Data_tofifo),

    .ext_trigger_i(DUT_trigger_i),
	 .trigger_level_i(trigger_mode),	 
	 .trigger_wait_i(trigger_wait),	 
	 .trigger_adclevel_i(trigger_level),
	 .trigger_source_i(trigger_source),
	 .trigger_now_i(trigger_now),
	 .arm_i(cmd_arm),
	 .arm_o(armed),
	 .trigger_offset_i(trigger_offset),
	 .trigger_length_o(trigger_length),
	 .capture_go_o(adc_capture_go),
	 .capture_done_i(adc_capture_done));		 
			 
	assign reg_status[0] = armed;
   assign reg_status[1] = ~adc_capture_go;
	assign reg_status[2] = DUT_trigger_i;
	assign reg_status[3] = dcm_locked;
	//reg_status[4]
	//reg_status[5]
	`ifdef USE_DDR
	assign reg_status[6] = 1'b1;
	`else
	assign reg_status[6] = 1'b0;
	`endif

	wire [7:0] PWM_incr;

	wire [2:0] ADC_clk_selection; //0=internal, 1=external
	wire clkgen_selection;
	
	wire				ddr_read_req;
	wire				ddr_read_done;
	wire [31:0]		ddr_read_address;
	wire [7:0] 		ddrfifo_dout;
	wire				ddrfifo_empty;
	wire				ddrfifo_rd_en;
	wire				ddrfifo_rd_clk;
	 
	wire cmdfifo_rxf;
	wire cmdfifo_txe;
	wire cmdfifo_rd;
	wire cmdfifo_wr;
	wire cmdfifo_isout;
	wire [7:0] cmdfifo_din;
	wire [7:0] cmdfifo_dout;
	
	wire [31:0] presamples;
	wire [31:0] samples_cnt;
	wire [31:0] maxsamples_limit;
	wire [31:0] maxsamples;
	
`ifdef FAST_FTDI	 	
	 reg [7:0] cmdfifo_delay;
	 reg [7:0] cmdfifo_delay2;
	 /* FTDI FIFO already has a byte ready when it puts RXF active. Our
       system assumes bytes don't come until the read pin is asserted,
       so need to add a delay, and also account for the rxf pin being
		 deasserted too fast. */
	 always @(posedge slowclock) begin
		if (cmdfifo_rd == 0) begin
			cmdfifo_delay <= ftdi_data;
		end
	 end
	 
	 reg ftdi_rxfn_dly;
	 
	 always @(negedge slowclock or negedge ftdi_rxfn) begin
		if (ftdi_rxfn == 0) begin
			ftdi_rxfn_dly <= 0;
		end else if (cmdfifo_rd == 0) begin
			ftdi_rxfn_dly <= ftdi_rxfn;
		end
	 end
 
    assign ftdi_data = cmdfifo_isout ? cmdfifo_dout : 8'bZ;
	 assign cmdfifo_din = cmdfifo_delay;
	 //assign cmdfifo_rxf = ~ftdi_rxfn;
	 assign cmdfifo_rxf = ~ftdi_rxfn_dly;
	 assign cmdfifo_txe = ~ftdi_txen;
	 assign ftdi_rdn = ~cmdfifo_rd;
	 assign ftdi_wrn = ~cmdfifo_wr;
	 assign ftdi_oen = cmdfifo_isout;
	 assign ftdi_siwua = 1'b1;
`elsif NEWAEUSBCHIP
	//Nothing needed
`else	
	 serial_reg_iface cmdfifo_serial(.reset_i(reset),
										  .clk_i(slowclock),
										  .rx_i(rxd),
										  .tx_o(txd),
										  .cmdfifo_rxf(cmdfifo_rxf),
										  .cmdfifo_txe(cmdfifo_txe),
										  .cmdfifo_rd(cmdfifo_rd),
										  .cmdfifo_wr(cmdfifo_wr),
										  .cmdfifo_din(cmdfifo_din),
										  .cmdfifo_dout(cmdfifo_dout));	
`endif
		

`ifdef USE_ETH
	wire [7:0]  ethusr_data;
	wire        ethusr_clken;
	wire        ethusr_start;
	wire        ethusr_clk;
	wire [15:0] ethusr_datalen;
	wire        ethusr_done;

	eth_phydirect phy(
	  .reset_i(reset),

     .eth_col(eth_col),
     .eth_crs(eth_crs),
	  .eth_mdc(eth_mdc),
	  .eth_mdio(eth_mdio),
	 
	  .eth_reset_n(eth_reset_n),
	  .eth_rx_clk(eth_rx_clk),
	  .eth_rx_data(eth_rx_data),
	  .eth_rx_dv(eth_rx_dv),
	  .eth_rx_er(eth_rx_er),
	 
	  .eth_tx_clk(eth_tx_clk),
	  .eth_tx_data(eth_tx_data),
	  .eth_tx_en(eth_tx_en),
	  
	  .usr_clk_o(ethusr_clk),
	  .usr_clken_o(ethusr_clken),
	  .usr_start_i(ethusr_start),
	  .usr_done_o(ethusr_done),
	  .usr_ethsrc_i(48'h000102030405),
	  .usr_ethdst_i(48'hD067E5455171),
	  .usr_ipsrc_i(32'hC0A8020A),
	  .usr_ipdst_i(32'hC0A80201),
	  .usr_data_len_i(ethusr_datalen),
	  .usr_udpport_i(16'd17209),
	  .usr_data_i(ethusr_data)
    );
`else

`ifdef OPT_ETH
	 assign eth_mdc = 1'b0;
	 assign eth_mdio = 1'bZ;	 
	 assign eth_reset_n = 1'b0;
	 assign eth_tx_data = 4'd0;
	 assign eth_tx_en = 1'b0;
`endif

`endif

	wire reg_clk;
	wire [5:0] reg_address;
	wire [15:0] reg_bytecnt;
	wire [7:0] reg_datao;
	wire [15:0] reg_size;
	wire reg_read;
	wire reg_write;
	wire reg_addrvalid;
	wire [5:0] reg_hypaddress;
	wire reg_stream;
	wire [7:0] reg_datai_fifo;
	wire [7:0] reg_datai_oadc;
	wire [15:0] reg_hyplen;
	
`ifdef NEWAEUSBCHIP
	 assign USB_D = cmdfifo_isout ? cmdfifo_dout : 8'bZ;
	 assign cmdfifo_din = USB_D;
	 
	reg_main_cwlite registers_mainctl_cwlite (
		.reset_i(reset_i), 
		.clk(slowclock), 
		.cwusb_din(cmdfifo_din), 
		.cwusb_dout(cmdfifo_dout), 
		.cwusb_rdn(USB_RDn), 
		.cwusb_wrn(USB_WRn),
		.cwusb_cen(USB_CEn),
		.cwusb_alen(USB_ALEn),
		.cwusb_addr(USB_Addr),
		.cwusb_isout(cmdfifo_isout), 
		.reg_clk(reg_clk), 
		.reg_address(reg_address), 
		.reg_bytecnt(reg_bytecnt), 
		.reg_datao(reg_datao), 
		.reg_datai(reg_datai_fifo | reg_datai_oadc | reg_datai_i), 
		.reg_size(reg_size), 
		.reg_read(reg_read), 
		.reg_write(reg_write), 
		.reg_addrvalid(reg_addrvalid), 
		.reg_stream(reg_stream),
		.reg_hypaddress(reg_hypaddress), 
		.reg_hyplen(reg_hyplen)
	);	

`else
	reg_main registers_mainctl (
		.reset_i(reset_i), 
		.clk(slowclock), 
		.cmdfifo_rxf(cmdfifo_rxf), 
		.cmdfifo_txe(cmdfifo_txe), 
		.cmdfifo_rd(cmdfifo_rd), 
		.cmdfifo_wr(cmdfifo_wr), 
		.cmdfifo_din(cmdfifo_din), 
		.cmdfifo_dout(cmdfifo_dout), 
		.cmdfifo_isout(cmdfifo_isout), 
		.reg_clk(reg_clk), 
		.reg_address(reg_address), 
		.reg_bytecnt(reg_bytecnt), 
		.reg_datao(reg_datao), 
		.reg_datai(reg_datai_fifo | reg_datai_oadc | reg_datai_i), 
		.reg_size(reg_size), 
		.reg_read(reg_read), 
		.reg_write(reg_write), 
		.reg_addrvalid(reg_addrvalid), 
		.reg_stream(reg_stream),
		.reg_hypaddress(reg_hypaddress), 
		.reg_hyplen(reg_hyplen)
	);	
`endif
	
	wire reg_stream_openadc;
	wire [15:0] reg_hyplen_openadc;
	wire clockreset;
	
	wire [7:0] clkgen_mul;
	wire [7:0] clkgen_div;
	wire clkgen_load;
	wire clkgen_done;
	wire clkgen_reset;
	
	wire [15:0] downsample;
	
	reg_openadc registers_openadc (
		.reset_i(reset_i),
		.reset_o(reset_intermediate),
		.clk(reg_clk),
		.reg_address(reg_address), 
		.reg_bytecnt(reg_bytecnt), 
		.reg_datao(reg_datai_oadc), 
		.reg_datai(reg_datao), 
		.reg_size(reg_size), 
		.reg_read(reg_read), 
		.reg_write(reg_write), 
		.reg_addrvalid(reg_addrvalid), 
		.reg_stream(reg_stream_openadc),
		.reg_hypaddress(reg_hypaddress), 
		.reg_hyplen(reg_hyplen_openadc),
		
		.gain(PWM_incr),
      .hilow(amp_hilo),
		.status(reg_status),         
		.cmd_arm(cmd_arm),
		.trigger_mode(trigger_mode),
		.trigger_wait(trigger_wait),  
		.trigger_source(trigger_source),
		.trigger_level(trigger_level),
		.trigger_now(trigger_now),
		.trigger_offset(trigger_offset),
		.trigger_length(trigger_length),
		.extclk_frequency(extclk_frequency),		
		.extclk_measure_src(extmeasure_src),
		.adcclk_frequency(adcclk_frequency),
		.phase_o(phase_requested),
		.phase_ld_o(phase_load),
		.phase_i(phase_actual),
		.phase_done_i(phase_done),
		.phase_clk_o(phase_clk),
		.clkgen_mul(clkgen_mul),
		.clkgen_div(clkgen_div),
		.clkgen_load(clkgen_load),
		.clkgen_done(clkgen_done),
		.presamples_o(presamples),
		.maxsamples_i(maxsamples_limit),
		.maxsamples_o(maxsamples),
		.samples_i(samples_cnt),
		.downsample_o(downsample),
		.adc_clk_src_o(ADC_clk_selection),
		.clkgen_src_o(clkgen_selection),
		.clkblock_dcm_reset_o(clockreset),
		.clkblock_gen_reset_o(clkgen_reset),
		.clkblock_dcm_locked_i(dcm_locked),
		.clkblock_gen_locked_i(dcm_gen_locked),
		.fifo_stream(fifo_stream)
		);
	
	wire reg_stream_fifo;
	wire [15:0] reg_hyplen_fifo;
	reg_openadc_adcfifo registers_fiforead(
		.reset_i(reset_i),
		.reset_o(),
		.clk(reg_clk),
		.reg_address(reg_address), 
		.reg_bytecnt(reg_bytecnt), 
		.reg_datao(reg_datai_fifo), 
		.reg_datai(reg_datao), 
		.reg_size(reg_size), 
		.reg_read(reg_read), 
		.reg_write(reg_write), 
		.reg_addrvalid(reg_addrvalid), 
		.reg_stream(reg_stream_fifo),
		.reg_hypaddress(reg_hypaddress), 
		.reg_hyplen(reg_hyplen_fifo),
		.fifo_empty(ddrfifo_empty),
		.fifo_data(ddrfifo_dout),
		.fifo_rd_en(ddrfifo_rd_en),
		.fifo_rd_clk(ddrfifo_rd_clk)
	);
	
	assign reg_stream = reg_stream_fifo | reg_stream_openadc | reg_stream_i;
	assign reg_hyplen = reg_hyplen_fifo | reg_hyplen_openadc | reg_hyplen_i; 
	
	assign reg_reset_o = reset;
	assign reg_address_o = reg_address;
	assign reg_bytecnt_o = reg_bytecnt;
	assign reg_datao_o = reg_datao;
	assign reg_read_o = reg_read;
	assign reg_size_o = reg_size;
	assign reg_write_o = reg_write;
	assign reg_addrvalid_o = reg_addrvalid;
	assign reg_hypaddress_o = reg_hypaddress;
	
`undef CHIPSCOPE

`ifdef CLOCK_ADVANCED
	clock_managment_advanced genclocks(
	 .reset(reset | clockreset),
    .clk_sys(clk_100mhz_buf),
    .clk_ext(DUT_CLK_i),   
	 .adc_clk(ADC_clk),
`ifdef ADCCLK_FEEDBACK
	 .adc_clk_feedback(ADC_clk_feedback),
`endif
	 .target_clk(target_clk),
	 .clkadc_source(ADC_clk_selection),
	 .clkgen_source(clkgen_selection),
	 .systemsample_clk(ADC_clk_sample),
	 .phase_clk(phase_clk),
	 .phase_requested(phase_requested),
	 .phase_actual(phase_actual),
	 .phase_load(phase_load),
	 .phase_done(phase_done),
	 .clkgen_reset(reset | clkgen_reset),
	 .clkgen_mul(clkgen_mul),
	 .clkgen_div(clkgen_div),
	 .clkgen_load(clkgen_load),
	 .clkgen_done(clkgen_done),
	 .dcm_adc_locked(dcm_locked),
	 .dcm_gen_locked(dcm_gen_locked)
    );
	 
`else
	clock_managment genclocks(
	 .reset(reset),
    .clk_100mhz(clk_100mhz_buf),
    .ext_clk(DUT_CLK_i),   
	 .adc_clk(ADC_clk),
`ifdef SASEBOW
	 .adc_clk_feedback(ADC_clk_feedback),
`endif
	 .use_ext_clk(ADC_clk_selection[0]),
	 .systemsample_clk(ADC_clk_sample),
	 .phase_clk(phase_clk),
	 .phase_requested(phase_requested),
	 .phase_actual(phase_actual),
	 .phase_load(phase_load),
	 .phase_done(phase_done),
	 
	 .dcm_locked(dcm_locked)
    );
`endif
	 
	reg [8:0] PWM_accumulator;
	always @(posedge slowclock) PWM_accumulator <= PWM_accumulator[7:0] + PWM_incr;
	
	//assign amp_hilo = 1'b0;
	assign amp_gain = PWM_accumulator[8];
	
`ifdef USE_DDR
//`define CHIPSCOPE 1
	ddr_top ddr(
    .reset_i(reset_intermediate),
	 .reset_o(reset),
	 .clk_100mhz_in(clk_100mhz),
	 .clk_100mhz_out(clk_100mhz_buf),
	 
	 //ADC Sample Input
	 .adc_datain(ADC_Data_tofifo),
	 .adc_sampleclk(ADC_clk_sample),
	 .adc_or(ADC_OR),
	 .adc_trig_status(DUT_trigger_i),
	 .adc_capture_go(adc_capture_go), //Set to '1' to start capture, keep at 1 until adc_capture_stop goes high
	 .adc_capture_stop(adc_capture_done),
	 
	 .max_samples_i(maxsamples),
	 .max_samples_o(maxsamples_limit),
	 
	 //DDR to USB Read Interface
	 .ddr_read_req(ddr_read_req),
	 .ddr_read_done(ddr_read_done),
	 .ddr_read_address(ddr_read_address[29:0]),
	 .ddr_read_fifoclk(ddrfifo_rd_clk),
	 .ddr_read_fifoen(ddrfifo_rd_en),
	 .ddr_read_fifoempty(ddrfifo_empty),
	 .ddr_read_data(ddrfifo_dout),
	 .ddr_cal_done(reg_status[5]),
	 .ddr_error(reg_status[4]),
	 
	 //DDR HW Interface
	 .LPDDR_A(LPDDR_A),
	 .LPDDR_BA(LPDDR_BA),
	 .LPDDR_DQ(LPDDR_DQ),
	 .LPDDR_LDM(LPDDR_LDM),
	 .LPDDR_UDM(LPDDR_UDM),
	 .LPDDR_LDQS(LPDDR_LDQS),
	 .LPDDR_UDQS(LPDDR_UDQS),
	 .LPDDR_CK_N(LPDDR_CK_N),
	 .LPDDR_CK_P(LPDDR_CK_P),
	 .LPDDR_CKE(LPDDR_CKE),
	 .LPDDR_CAS_n(LPDDR_CAS_n),
	 .LPDDR_RAS_n(LPDDR_RAS_n),
	 .LPDDR_WE_n(LPDDR_WE_n),
	 .LPDDR_RZQ(LPDDR_RZQ)
`ifdef CHIPSCOPE
	 ,.chipscope_control(chipscope_control)
`endif	 
	 );
`else		

	assign reg_status[4] = 1'b0;
	assign reg_status[5] = 1'b0;

//`define CHIPSCOPE 1
	fifo_top fifo_top_inst(
    .reset_i(reset_intermediate),
	 .reset_o(reset),

    .clk_100mhz_in(clk_100mhz),
	 .clk_100mhz_out(clk_100mhz_buf),
	 
	 //ADC Sample Input
	 .adc_datain(ADC_Data_tofifo),
	 .adc_sampleclk(ADC_clk_sample),
	 .adc_or(ADC_OR),
	 .adc_trig_status(DUT_trigger_i),
	 .adc_capture_go(adc_capture_go), //Set to '1' to start capture, keep at 1 until adc_capture_stop goes high
	 .adc_capture_stop(adc_capture_done),
	 .arm_i(armed),
	  
	 //DDR to USB Read Interface
	 .fifo_read_fifoclk(ddrfifo_rd_clk),
	 .fifo_read_fifoen(ddrfifo_rd_en),
	 .fifo_read_fifoempty(ddrfifo_empty),
	 .fifo_read_data(ddrfifo_dout),

	 .presample_i(presamples),
	 .max_samples_i(maxsamples),
	 .max_samples_o(maxsamples_limit),
	 .samples_o(samples_cnt),
	 .downsample_i(downsample),
	 
	 .fifo_overflow(reg_status[7]),
	 .stream_mode(fifo_stream)

`ifdef CHIPSCOPE
	 ,.chipscope_control(chipscope_control)
`endif	 
	 );

//`undef CHIPSCOPE

`ifdef OPT_DDR
	 /* To avoid modifying UCF file we keep these even in FIFO mode */
	 assign LPDDR_A = 'b0;
	 assign LPDDR_BA = 'b0;
	 assign LPDDR_DQ = 'bz;
	 assign LPDDR_LDM = 'b0;
	 assign LPDDR_UDM = 'b0;
	 assign LPDDR_LDQS = 'bz;
	 assign LPDDR_UDQS = 'bz;
	 assign LPDDR_CKE = 'b0;
	 assign LPDDR_CAS_n = 'b1;
	 assign LPDDR_RAS_n = 'b1;
	 assign LPDDR_WE_n = 'b1;
	 assign LPDDR_RZQ = 'b1;
	 
	 OBUFDS #(
		.IOSTANDARD("DEFAULT") // Specify the output I/O standard
		) OBUFDS_inst (
			.O(LPDDR_CK_P), // Diff_p output (connect directly to top-level port)
			.OB(LPDDR_CK_N), // Diff_n output (connect directly to top-level port)
			.I(1'b1) // Buffer input
		);
`endif
	 
`endif
			 		
endmodule
