// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1884\sampleModel1884_2_sub\Mysubsystem_24.v
// Created: 2024-06-10 16:21:28
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_24
// Source Path: sampleModel1884_2_sub/Subsystem/Mysubsystem_24
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_24
          (In1,
           In2,
           Out1);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] Out1;  // uint8


  wire [7:0] cfblk55_const_val_1;  // uint8
  wire [7:0] cfblk55_out1;  // uint8
  wire [7:0] cfblk50_out1;  // uint8
  wire [7:0] cfblk104_out1;  // uint8


  assign cfblk55_const_val_1 = 8'b00000000;



  assign cfblk55_out1 = In1 + cfblk55_const_val_1;



  assign cfblk50_out1 = (In2 > 8'b00000000 ? 8'b00000001 :
              8'b00000000);



  assign cfblk104_out1 = cfblk55_out1 - cfblk50_out1;



  assign Out1 = cfblk104_out1;

endmodule  // Mysubsystem_24

