
synthesis -f "proyectov5_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Mon Jan 12 23:17:12 2026


Command Line:  synthesis -f proyectov5_impl1_lattice.synproj -gui 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
The -top option is not used.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5/impl1 (searchpath added)
-p C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5 (searchpath added)
VHDL library = work
VHDL design file = C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5/AdderSub16.vhd
VHDL design file = C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5/FullAdder.vhd
VHDL design file = C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5/KeypadController.vhd
VHDL design file = C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5/LCD_Controller.vhd
VHDL design file = C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5/MemoriaROM.vhd
VHDL design file = C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5/Multiplier16.vhd
VHDL design file = C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5/Tragamonedas_Top.vhd
NGD file = proyectov5_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35001200" type="Warning" dynamic="1" navigation="0" arg0="Tragamonedas_Top"  />
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5/impl1"  />
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/addersub16.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/addersub16.vhd(4): " arg1="addersub16" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/addersub16.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/addersub16.vhd(15): " arg1="structural" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/addersub16.vhd" arg3="15"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/fulladder.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/fulladder.vhd(4): " arg1="fulladder" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/fulladder.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/fulladder.vhd(11): " arg1="estructural" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/fulladder.vhd" arg3="11"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/keypadcontroller.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/keypadcontroller.vhd(5): " arg1="keypadcontroller" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/keypadcontroller.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/keypadcontroller.vhd(15): " arg1="behavioral" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/keypadcontroller.vhd" arg3="15"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/lcd_controller.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/lcd_controller.vhd(5): " arg1="lcd_controller" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/lcd_controller.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/lcd_controller.vhd(21): " arg1="behavioral" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/lcd_controller.vhd" arg3="21"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/memoriarom.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/memoriarom.vhd(5): " arg1="memoriarom" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/memoriarom.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/memoriarom.vhd(12): " arg1="data" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/memoriarom.vhd" arg3="12"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/multiplier16.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/multiplier16.vhd(5): " arg1="multiplier16" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/multiplier16.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/multiplier16.vhd(13): " arg1="hardwarealgo" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/multiplier16.vhd" arg3="13"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd(5): " arg1="tragamonedas_top" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd(23): " arg1="behavioral" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd" arg3="23"  />
    <postMsg mid="35921443" type="Warning" dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd(150): " arg1="addr" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd" arg3="150"  />
    <postMsg mid="35921443" type="Warning" dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd(151): " arg1="addr" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd" arg3="151"  />
    <postMsg mid="35921178" type="Warning" dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd(23): " arg1="behavioral" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd" arg3="23"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/addersub16.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/addersub16.vhd(4): " arg1="addersub16" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/addersub16.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/addersub16.vhd(15): " arg1="structural" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/addersub16.vhd" arg3="15"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/fulladder.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/fulladder.vhd(4): " arg1="fulladder" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/fulladder.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/fulladder.vhd(11): " arg1="estructural" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/fulladder.vhd" arg3="11"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/keypadcontroller.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/keypadcontroller.vhd(5): " arg1="keypadcontroller" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/keypadcontroller.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/keypadcontroller.vhd(15): " arg1="behavioral" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/keypadcontroller.vhd" arg3="15"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/lcd_controller.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/lcd_controller.vhd(5): " arg1="lcd_controller" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/lcd_controller.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/lcd_controller.vhd(21): " arg1="behavioral" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/lcd_controller.vhd" arg3="21"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/memoriarom.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/memoriarom.vhd(5): " arg1="memoriarom" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/memoriarom.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/memoriarom.vhd(12): " arg1="data" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/memoriarom.vhd" arg3="12"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/multiplier16.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/multiplier16.vhd(5): " arg1="multiplier16" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/multiplier16.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/multiplier16.vhd(13): " arg1="hardwarealgo" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/multiplier16.vhd" arg3="13"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd(5): " arg1="tragamonedas_top" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd(23): " arg1="behavioral" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd" arg3="23"  />
    <postMsg mid="35921443" type="Warning" dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd(150): " arg1="addr" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd" arg3="150"  />
    <postMsg mid="35921443" type="Warning" dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd(151): " arg1="addr" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd" arg3="151"  />
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
unit Tragamonedas_Top is not yet analyzed. VHDL-1485
c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd(5): executing Tragamonedas_Top(Behavioral)

    <postMsg mid="35921172" type="Info"    dynamic="1" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd(355): " arg1="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd" arg2="355"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd(21): " arg1="Tragamonedas_Top" arg2="Behavioral" arg3="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd" arg4="21"  />
Top module name (VHDL): Tragamonedas_Top
Last elaborated design is Tragamonedas_Top(Behavioral)
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = Tragamonedas_Top.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rom_out_r1[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rom_out_r1[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rom_out_r1[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rom_out_r1[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rom_out_r2[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rom_out_r2[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rom_out_r2[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rom_out_r2[0]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rom_out_r3[3]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rom_out_r3[2]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rom_out_r3[1]"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rom_out_r3[0]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="BTN_SPIN"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDS[3]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDS[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDS[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LEDS[0]"  />
######## Missing driver on net LEDS[3]. Patching with GND.
######## Missing driver on net LEDS[2]. Patching with GND.
######## Missing driver on net LEDS[1]. Patching with GND.
######## Missing driver on net LEDS[0]. Patching with GND.



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="127" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="120" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="119" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="111" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="103" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="95" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="87" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="79" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="74" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="72" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="71" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="63" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="55" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="47" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="39" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="31" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="23" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="15" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="L2_Buffer"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="L2_Buffer"  />
######## Missing driver on net n1379. Patching with GND.
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="BTN_SPIN"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd(357): " arg1="L1_Buffer_i0_i127" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/tragamonedas_top.vhd" arg3="357"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/lcd_controller.vhd(137): " arg1="\Inst_LCD/current_char_i0_i7" arg2="c:/users/jecal/onedrive/desktop/arqui/arqui_v2/proyecto5/lcd_controller.vhd" arg3="137"  />
GSR instance connected to net RESET_N_c.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="j_mil_i0"  />
Duplicate register/latch removal. L2_Buffer__i103 is a one-to-one match with L2_Buffer__i48.
Duplicate register/latch removal. L2_Buffer__i100 is a one-to-one match with L2_Buffer__i98.
Duplicate register/latch removal. L2_Buffer__i97 is a one-to-one match with L2_Buffer__i95.
Duplicate register/latch removal. L2_Buffer__i96 is a one-to-one match with L2_Buffer__i74.
Duplicate register/latch removal. L2_Buffer__i93 is a one-to-one match with L2_Buffer__i20.
Duplicate register/latch removal. L2_Buffer__i92 is a one-to-one match with L2_Buffer__i41.
Duplicate register/latch removal. L1_Buffer_i0_i0 is a one-to-one match with L1_Buffer_i0_i92.
Duplicate register/latch removal. L2_Buffer__i34 is a one-to-one match with L2_Buffer__i103.
Duplicate register/latch removal. L2_Buffer__i27 is a one-to-one match with L2_Buffer__i34.
Duplicate register/latch removal. L2_Buffer__i13 is a one-to-one match with L2_Buffer__i93.
Duplicate register/latch removal. L2_Buffer__i6 is a one-to-one match with L2_Buffer__i13.
Duplicate register/latch removal. L1_Buffer_i0_i123 is a one-to-one match with L1_Buffer_i0_i115.
Duplicate register/latch removal. L1_Buffer_i0_i116 is a one-to-one match with L1_Buffer_i0_i36.
Duplicate register/latch removal. L1_Buffer_i0_i113 is a one-to-one match with L1_Buffer_i0_i69.
Duplicate register/latch removal. L1_Buffer_i0_i102 is a one-to-one match with L1_Buffer_i0_i94.
Duplicate register/latch removal. L1_Buffer_i0_i98 is a one-to-one match with L1_Buffer_i0_i29.
Duplicate register/latch removal. L1_Buffer_i0_i96 is a one-to-one match with L1_Buffer_i0_i48.
Duplicate register/latch removal. L1_Buffer_i0_i89 is a one-to-one match with L1_Buffer_i0_i0.
Duplicate register/latch removal. L1_Buffer_i0_i88 is a one-to-one match with L1_Buffer_i0_i102.
Duplicate register/latch removal. L1_Buffer_i0_i86 is a one-to-one match with L1_Buffer_i0_i81.
Duplicate register/latch removal. L1_Buffer_i0_i85 is a one-to-one match with L1_Buffer_i0_i89.
Duplicate register/latch removal. L1_Buffer_i0_i76 is a one-to-one match with L1_Buffer_i0_i74.
Duplicate register/latch removal. L1_Buffer_i0_i70 is a one-to-one match with L1_Buffer_i0_i13.
Duplicate register/latch removal. L1_Buffer_i0_i62 is a one-to-one match with L1_Buffer_i0_i54.
Duplicate register/latch removal. L1_Buffer_i0_i61 is a one-to-one match with L1_Buffer_i0_i76.
Duplicate register/latch removal. L1_Buffer_i0_i59 is a one-to-one match with L1_Buffer_i0_i57.
Duplicate register/latch removal. L1_Buffer_i0_i53 is a one-to-one match with L1_Buffer_i0_i61.
Duplicate register/latch removal. L1_Buffer_i0_i52 is a one-to-one match with L1_Buffer_i0_i123.
Duplicate register/latch removal. L1_Buffer_i0_i51 is a one-to-one match with L1_Buffer_i0_i49.
Duplicate register/latch removal. L1_Buffer_i0_i46 is a one-to-one match with L1_Buffer_i0_i40.
Duplicate register/latch removal. L1_Buffer_i0_i44 is a one-to-one match with L1_Buffer_i0_i52.
Duplicate register/latch removal. L1_Buffer_i0_i43 is a one-to-one match with L1_Buffer_i0_i41.
Duplicate register/latch removal. L1_Buffer_i0_i42 is a one-to-one match with L1_Buffer_i0_i34.
Duplicate register/latch removal. L1_Buffer_i0_i35 is a one-to-one match with L1_Buffer_i0_i43.
Duplicate register/latch removal. L1_Buffer_i0_i30 is a one-to-one match with L1_Buffer_i0_i22.
Duplicate register/latch removal. L1_Buffer_i0_i21 is a one-to-one match with L1_Buffer_i0_i98.
Duplicate register/latch removal. L1_Buffer_i0_i14 is a one-to-one match with L1_Buffer_i0_i113.
Duplicate register/latch removal. L1_Buffer_i0_i12 is a one-to-one match with L1_Buffer_i0_i85.
Duplicate register/latch removal. L1_Buffer_i0_i8 is a one-to-one match with L1_Buffer_i0_i44.
Duplicate register/latch removal. L1_Buffer_i0_i5 is a one-to-one match with L1_Buffer_i0_i88.
Duplicate register/latch removal. L1_Buffer_i0_i4 is a one-to-one match with L1_Buffer_i0_i8.
Duplicate register/latch removal. L1_Buffer_i0_i3 is a one-to-one match with L1_Buffer_i0_i4.
Duplicate register/latch removal. L1_Buffer_i0_i1 is a one-to-one match with L1_Buffer_i0_i3.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in Tragamonedas_Top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="BTN_SPIN" arg2="BTN_SPIN"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="BTN_SPIN"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="2"  />

Design Results:
   2240 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file proyectov5_impl1.ngd.

################### Begin Area Report (Tragamonedas_Top)######################
Number of register bits => 453 of 7209 (6 % )
CCU2D => 234
FD1P3AX => 263
FD1P3AY => 7
FD1P3IX => 128
FD1P3JX => 8
FD1S3AX => 3
FD1S3IX => 44
GSR => 1
IB => 6
L6MUX21 => 1
LUT4 => 1413
OB => 20
OSCH => 1
PFUMX => 108
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : sys_clk, loads : 453
Clock Enable Nets
Number of Clock Enables: 52
Top 10 highest fanout Clock Enables:
  Net : sys_clk_enable_352, loads : 50
  Net : sys_clk_enable_302, loads : 43
  Net : sys_clk_enable_203, loads : 43
  Net : sys_clk_enable_389, loads : 30
  Net : sys_clk_enable_324, loads : 21
  Net : Inst_Key/sys_clk_enable_333, loads : 19
  Net : sys_clk_enable_402, loads : 14
  Net : sys_clk_enable_227, loads : 14
  Net : sys_clk_enable_401, loads : 14
  Net : sys_clk_enable_117, loads : 14
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : state_2, loads : 217
  Net : state_3, loads : 212
  Net : state_0, loads : 168
  Net : state_1, loads : 129
  Net : r2_active, loads : 128
  Net : RESET_N_c, loads : 79
  Net : Inst_LCD/char_index_1, loads : 63
  Net : n35172, loads : 56
  Net : Inst_LCD/char_index_2, loads : 54
  Net : blink_toggle, loads : 53
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sys_clk]                 |  200.000 MHz|   15.661 MHz|    40 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 140.910  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.844  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial   "proyectov5_impl1.ngd" -o "proyectov5_impl1_map.ncd" -pr "proyectov5_impl1.prf" -mp "proyectov5_impl1.mrp" -lpf "C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5/impl1/proyectov5_impl1.lpf" -lpf "C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5/proyectov5.lpf"  -c 0           
map:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: proyectov5_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5/proyectov5.lpf(46): Semantic error in &quot;IOBUF PORT &quot;BTN_SPIN&quot; PULLMODE=UP ;&quot;: " arg1="BTN_SPIN" arg2="C:/Users/jecal/OneDrive/Desktop/Arqui/Arqui_v2/proyecto5/proyectov5.lpf" arg3="46"  />
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="BTN_SPIN"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="BTN_SPIN"  />



Design Summary:
   Number of registers:    453 out of  7209 (6%)
      PFU registers:          453 out of  6864 (7%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       949 out of  3432 (28%)
      SLICEs as Logic/ROM:    949 out of  3432 (28%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:        234 out of  3432 (7%)
   Number of LUT4s:        1895 out of  6864 (28%)
      Number used as logic LUTs:        1427
      Number used as distributed RAM:     0
      Number used as ripple logic:      468
      Number used as shift registers:     0
   Number of PIO sites used: 26 + 4(JTAG) out of 115 (26%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net sys_clk: 306 loads, 306 rising, 0 falling (Driver: OSCInst0 )
   Number of Clock Enables:  52
     Net sys_clk_enable_402: 7 loads, 7 LSLICEs
     Net sys_clk_enable_352: 34 loads, 34 LSLICEs
     Net sys_clk_enable_150: 2 loads, 2 LSLICEs
     Net sys_clk_enable_181: 2 loads, 2 LSLICEs
     Net sys_clk_enable_117: 14 loads, 14 LSLICEs
     Net sys_clk_enable_104: 4 loads, 4 LSLICEs
     Net sys_clk_enable_101: 4 loads, 4 LSLICEs
     Net sys_clk_enable_98: 4 loads, 4 LSLICEs
     Net sys_clk_enable_233: 4 loads, 4 LSLICEs
     Net sys_clk_enable_45: 7 loads, 7 LSLICEs
     Net sys_clk_enable_39: 3 loads, 3 LSLICEs
     Net sys_clk_enable_252: 2 loads, 2 LSLICEs
     Net sys_clk_enable_302: 33 loads, 33 LSLICEs
     Net sys_clk_enable_95: 2 loads, 2 LSLICEs
     Net sys_clk_enable_203: 29 loads, 29 LSLICEs
     Net sys_clk_enable_189: 9 loads, 9 LSLICEs
     Net sys_clk_enable_134: 3 loads, 3 LSLICEs
     Net sys_clk_enable_135: 1 loads, 1 LSLICEs
     Net sys_clk_enable_136: 1 loads, 1 LSLICEs
     Net sys_clk_enable_137: 1 loads, 1 LSLICEs
     Net sys_clk_enable_138: 1 loads, 1 LSLICEs
     Net sys_clk_enable_350: 2 loads, 2 LSLICEs
     Net sys_clk_enable_197: 8 loads, 8 LSLICEs
     Net sys_clk_enable_178: 2 loads, 2 LSLICEs
     Net sys_clk_enable_348: 2 loads, 2 LSLICEs
     Net sys_clk_enable_324: 12 loads, 12 LSLICEs
     Net sys_clk_enable_213: 1 loads, 1 LSLICEs
     Net sys_clk_enable_227: 7 loads, 7 LSLICEs
     Net sys_clk_enable_389: 16 loads, 16 LSLICEs
     Net sys_clk_enable_339: 1 loads, 1 LSLICEs
     Net sys_clk_enable_401: 7 loads, 7 LSLICEs
     Net sys_clk_enable_346: 1 loads, 1 LSLICEs
     Net sys_clk_enable_356: 1 loads, 1 LSLICEs
     Net sys_clk_enable_404: 3 loads, 3 LSLICEs
     Net sys_clk_enable_395: 3 loads, 3 LSLICEs
     Net sys_clk_enable_403: 3 loads, 3 LSLICEs
     Net sys_clk_enable_347: 1 loads, 1 LSLICEs
     Net Inst_LCD/sys_clk_enable_230: 2 loads, 2 LSLICEs
     Net Inst_LCD/sys_clk_enable_243: 7 loads, 7 LSLICEs
     Net Inst_LCD/sys_clk_enable_292: 8 loads, 8 LSLICEs
     Net Inst_LCD/sys_clk_enable_291: 1 loads, 1 LSLICEs
     Net Inst_LCD/sys_clk_enable_326: 1 loads, 1 LSLICEs
     Net Inst_LCD/sys_clk_enable_289: 1 loads, 1 LSLICEs
     Net Inst_LCD/sys_clk_enable_290: 1 loads, 1 LSLICEs
     Net Inst_LCD/sys_clk_enable_307: 1 loads, 1 LSLICEs
     Net Inst_LCD/sys_clk_enable_309: 1 loads, 1 LSLICEs
     Net Inst_Key/sys_clk_enable_234: 2 loads, 2 LSLICEs
     Net Inst_Key/sys_clk_enable_237: 3 loads, 3 LSLICEs
     Net Inst_Key/KEY_VALID_N_1258: 1 loads, 1 LSLICEs
     Net Inst_Key/sys_clk_enable_332: 1 loads, 1 LSLICEs
     Net Inst_Key/sys_clk_enable_334: 2 loads, 2 LSLICEs
     Net Inst_Key/sys_clk_enable_333: 10 loads, 10 LSLICEs
   Number of LSRs:  23
     Net osc_div_25__N_499: 14 loads, 14 LSLICEs
     Net n10192: 4 loads, 4 LSLICEs
     Net n35036: 7 loads, 7 LSLICEs
     Net n10190: 2 loads, 2 LSLICEs
     Net n10194: 2 loads, 2 LSLICEs
     Net n25437: 2 loads, 2 LSLICEs
     Net n19121: 8 loads, 8 LSLICEs
     Net n19126: 1 loads, 1 LSLICEs
     Net n19215: 9 loads, 9 LSLICEs
     Net n29873: 2 loads, 2 LSLICEs
     Net n19104: 3 loads, 3 LSLICEs
     Net n28411: 7 loads, 7 LSLICEs
     Net n19044: 7 loads, 7 LSLICEs
     Net n19086: 8 loads, 8 LSLICEs
     Net n19156: 10 loads, 10 LSLICEs
     Net n19147: 3 loads, 3 LSLICEs
     Net n19070: 7 loads, 7 LSLICEs
     Net n19149: 3 loads, 3 LSLICEs
     Net n31680: 1 loads, 1 LSLICEs
     Net Inst_LCD/n19145: 10 loads, 10 LSLICEs
     Net Inst_LCD/n33505: 1 loads, 1 LSLICEs
     Net Inst_LCD/n33504: 1 loads, 1 LSLICEs
     Net Inst_Key/n19190: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net state_2: 217 loads
     Net state_3: 213 loads
     Net state_0: 171 loads
     Net r2_active: 130 loads
     Net state_1: 129 loads
     Net RESET_N_c: 79 loads
     Net Inst_LCD/char_index_1: 63 loads
     Net n35172: 56 loads
     Net Inst_LCD/char_index_2: 54 loads
     Net blink_toggle: 53 loads
 

   Number of warnings:  3
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 74 MB

Dumping design to file proyectov5_impl1_map.ncd.

ncd2vdb "proyectov5_impl1_map.ncd" ".vdbs/proyectov5_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.

mpartrce -p "proyectov5_impl1.p2t" -f "proyectov5_impl1.p3t" -tf "proyectov5_impl1.pt" "proyectov5_impl1_map.ncd" "proyectov5_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
    <postMsg mid="2030012" type="Warning" dynamic="0" navigation="0"  />
Running par. Please wait . . .

Lattice Place and Route Report for Design "proyectov5_impl1_map.ncd"
Mon Jan 12 23:17:20 2026

PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 proyectov5_impl1_map.ncd proyectov5_impl1.dir/5_1.ncd proyectov5_impl1.prf
Preference file: proyectov5_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file proyectov5_impl1_map.ncd.
Design name: Tragamonedas_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 36.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   26+4(JTAG)/336     9% used
                  26+4(JTAG)/115     26% bonded

   SLICE            949/3432         27% used

   GSR                1/1           100% used
   OSC                1/1           100% used


Number of Signals: 2402
Number of Connections: 7721

Pin Constraint Summary:
   26 out of 26 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    sys_clk (driver: OSCInst0, clk load #: 306)


The following 8 signals are selected to use the secondary clock routing resources:
    sys_clk_enable_352 (driver: SLICE_645, clk load #: 0, sr load #: 0, ce load #: 34)
    sys_clk_enable_302 (driver: SLICE_855, clk load #: 0, sr load #: 0, ce load #: 33)
    sys_clk_enable_203 (driver: SLICE_719, clk load #: 0, sr load #: 0, ce load #: 29)
    sys_clk_enable_389 (driver: SLICE_632, clk load #: 0, sr load #: 0, ce load #: 16)
    osc_div_25__N_499 (driver: SLICE_500, clk load #: 0, sr load #: 14, ce load #: 0)
    sys_clk_enable_117 (driver: SLICE_666, clk load #: 0, sr load #: 0, ce load #: 14)
    sys_clk_enable_324 (driver: SLICE_569, clk load #: 0, sr load #: 0, ce load #: 12)
    n19156 (driver: SLICE_284, clk load #: 0, sr load #: 10, ce load #: 0)

Signal RESET_N_c is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
........................
Placer score = 405017.
Finished Placer Phase 1.  REAL time: 7 secs 

Starting Placer Phase 2.
.
Placer score =  402361
Finished Placer Phase 2.  REAL time: 7 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "sys_clk" from OSC on comp "OSCInst0" on site "OSC", clk load = 306
  SECONDARY "sys_clk_enable_352" from F0 on comp "SLICE_645" on site "R21C18D", clk load = 0, ce load = 34, sr load = 0
  SECONDARY "sys_clk_enable_302" from F0 on comp "SLICE_855" on site "R14C18B", clk load = 0, ce load = 33, sr load = 0
  SECONDARY "sys_clk_enable_203" from F0 on comp "SLICE_719" on site "R14C20A", clk load = 0, ce load = 29, sr load = 0
  SECONDARY "sys_clk_enable_389" from F0 on comp "SLICE_632" on site "R21C20D", clk load = 0, ce load = 16, sr load = 0
  SECONDARY "osc_div_25__N_499" from F0 on comp "SLICE_500" on site "R21C18C", clk load = 0, ce load = 0, sr load = 14
  SECONDARY "sys_clk_enable_117" from F0 on comp "SLICE_666" on site "R14C20D", clk load = 0, ce load = 14, sr load = 0
  SECONDARY "sys_clk_enable_324" from F0 on comp "SLICE_569" on site "R14C18A", clk load = 0, ce load = 12, sr load = 0
  SECONDARY "n19156" from F1 on comp "SLICE_284" on site "R21C20B", clk load = 0, ce load = 0, sr load = 10

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   26 + 4(JTAG) out of 336 (8.9%) PIO sites used.
   26 + 4(JTAG) out of 115 (26.1%) bonded PIO sites used.
   Number of PIO comps: 26; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 11 / 28 ( 39%) | 3.3V       | -         |
| 1        | 11 / 29 ( 37%) | 2.5V       | -         |
| 2        | 2 / 29 (  6%)  | 2.5V       | -         |
| 3        | 0 / 9 (  0%)   | -          | -         |
| 4        | 0 / 10 (  0%)  | -          | -         |
| 5        | 2 / 10 ( 20%)  | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 7 secs 

Dumping design to file proyectov5_impl1.dir/5_1.ncd.

0 connections routed; 7721 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 10 secs 

Start NBR router at 23:17:30 01/12/26

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 23:17:30 01/12/26

Start NBR section for initial routing at 23:17:30 01/12/26
Level 4, iteration 1
235(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 421.692ns/0.000ns; real time: 11 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 23:17:31 01/12/26
Level 4, iteration 1
81(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 420.119ns/0.000ns; real time: 12 secs 
Level 4, iteration 2
22(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 420.560ns/0.000ns; real time: 12 secs 
Level 4, iteration 3
6(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 420.552ns/0.000ns; real time: 12 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 420.552ns/0.000ns; real time: 12 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 420.552ns/0.000ns; real time: 12 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 420.552ns/0.000ns; real time: 12 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 23:17:32 01/12/26

Start NBR section for re-routing at 23:17:32 01/12/26
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 420.552ns/0.000ns; real time: 12 secs 

Start NBR section for post-routing at 23:17:32 01/12/26

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 420.552ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 12 secs 
Total REAL time: 13 secs 
Completely routed.
End of route.  7721 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file proyectov5_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 420.552
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.308
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 13 secs 
Total REAL time to completion: 14 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "proyectov5_impl1.pt" -o "proyectov5_impl1.twr" "proyectov5_impl1.ncd" "proyectov5_impl1.prf"
trce:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file proyectov5_impl1.ncd.
Design name: Tragamonedas_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Mon Jan 12 23:17:34 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o proyectov5_impl1.twr -gui proyectov5_impl1.ncd proyectov5_impl1.prf 
Design file:     proyectov5_impl1.ncd
Preference file: proyectov5_impl1.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7558 connections (97.89% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Mon Jan 12 23:17:34 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o proyectov5_impl1.twr -gui proyectov5_impl1.ncd proyectov5_impl1.prf 
Design file:     proyectov5_impl1.ncd
Preference file: proyectov5_impl1.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2147483647 paths, 1 nets, and 7558 connections (97.89% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 82 MB


tmcheck -par "proyectov5_impl1.par" 

bitgen -f "proyectov5_impl1.t2b" -w "proyectov5_impl1.ncd"  -jedec "proyectov5_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.14.0.75.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file proyectov5_impl1.ncd.
Design name: Tragamonedas_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 36.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from proyectov5_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo2c00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "proyectov5_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
=========
Padding summary
=========
Padded 1083904 bits for this design


Total CPU Time: 2 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 299 MB
