{
  "module_name": "gcc-ipq6018.c",
  "hash_id": "20e3934e2ee2598ea26236be6ad2f6e7aa248c712e97d8cafc53e5dad7b93f56",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-ipq6018.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/err.h>\n#include <linux/platform_device.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n\n#include <linux/reset-controller.h>\n#include <dt-bindings/clock/qcom,gcc-ipq6018.h>\n#include <dt-bindings/reset/qcom,gcc-ipq6018.h>\n\n#include \"common.h\"\n#include \"clk-regmap.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-branch.h\"\n#include \"clk-alpha-pll.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-regmap-mux.h\"\n#include \"reset.h\"\n\nenum {\n\tP_XO,\n\tP_BIAS_PLL,\n\tP_UNIPHY0_RX,\n\tP_UNIPHY0_TX,\n\tP_UNIPHY1_RX,\n\tP_BIAS_PLL_NSS_NOC,\n\tP_UNIPHY1_TX,\n\tP_PCIE20_PHY0_PIPE,\n\tP_USB3PHY_0_PIPE,\n\tP_GPLL0,\n\tP_GPLL0_DIV2,\n\tP_GPLL2,\n\tP_GPLL4,\n\tP_GPLL6,\n\tP_SLEEP_CLK,\n\tP_UBI32_PLL,\n\tP_NSS_CRYPTO_PLL,\n\tP_PI_SLEEP,\n};\n\nstatic struct clk_alpha_pll gpll0_main = {\n\t.offset = 0x21000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x0b000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0_main\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor gpll0_out_main_div2 = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_out_main_div2\",\n\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gpll0_main.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0 = {\n\t.offset = 0x21000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0\",\n\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gpll0_main.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll0_out_main_div2[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw},\n\t{ .hw = &gpll0_out_main_div2.hw},\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll0_out_main_div2_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL0_DIV2, 4 },\n};\n\nstatic struct clk_alpha_pll ubi32_pll_main = {\n\t.offset = 0x25000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_HUAYRA],\n\t.flags = SUPPORTS_DYNAMIC_UPDATE,\n\t.clkr = {\n\t\t.enable_reg = 0x0b000,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"ubi32_pll_main\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_huayra_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv ubi32_pll = {\n\t.offset = 0x25000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_HUAYRA],\n\t.width = 2,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ubi32_pll\",\n\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&ubi32_pll_main.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll6_main = {\n\t.offset = 0x37000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_BRAMMO],\n\t.clkr = {\n\t\t.enable_reg = 0x0b000,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll6_main\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll6 = {\n\t.offset = 0x37000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_BRAMMO],\n\t.width = 2,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll6\",\n\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gpll6_main.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll4_main = {\n\t.offset = 0x24000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x0b000,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll4_main\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll4 = {\n\t.offset = 0x24000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll4\",\n\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gpll4_main.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_pcnoc_bfdcd_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 pcnoc_bfdcd_clk_src = {\n\t.cmd_rcgr = 0x27000,\n\t.freq_tbl = ftbl_pcnoc_bfdcd_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcnoc_bfdcd_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll2_main = {\n\t.offset = 0x4a000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x0b000,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll2_main\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gpll2 = {\n\t.offset = 0x4a000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll2\",\n\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gpll2_main.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll nss_crypto_pll_main = {\n\t.offset = 0x22000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.clkr = {\n\t\t.enable_reg = 0x0b000,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_crypto_pll_main\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv nss_crypto_pll = {\n\t.offset = 0x22000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT],\n\t.width = 4,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_crypto_pll\",\n\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&nss_crypto_pll_main.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_qdss_tsctr_clk_src[] = {\n\tF(160000000, P_GPLL0_DIV2, 2.5, 0, 0),\n\tF(320000000, P_GPLL0, 2.5, 0, 0),\n\tF(600000000, P_GPLL4, 2, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll4_gpll0_gpll6_gpll0_div2[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll0_out_main_div2.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll4_gpll0_gpll6_gpll0_div2_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL4, 1 },\n\t{ P_GPLL0, 2 },\n\t{ P_GPLL6, 3 },\n\t{ P_GPLL0_DIV2, 4 },\n};\n\nstatic struct clk_rcg2 qdss_tsctr_clk_src = {\n\t.cmd_rcgr = 0x29064,\n\t.freq_tbl = ftbl_qdss_tsctr_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll4_gpll0_gpll6_gpll0_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"qdss_tsctr_clk_src\",\n\t\t.parent_data = gcc_xo_gpll4_gpll0_gpll6_gpll0_div2,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_fixed_factor qdss_dap_sync_clk_src = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"qdss_dap_sync_clk_src\",\n\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&qdss_tsctr_clk_src.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_qdss_at_clk_src[] = {\n\tF(66670000, P_GPLL0_DIV2, 6, 0, 0),\n\tF(240000000, P_GPLL4, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 qdss_at_clk_src = {\n\t.cmd_rcgr = 0x2900c,\n\t.freq_tbl = ftbl_qdss_at_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll4_gpll0_gpll6_gpll0_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"qdss_at_clk_src\",\n\t\t.parent_data = gcc_xo_gpll4_gpll0_gpll6_gpll0_div2,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_fixed_factor qdss_tsctr_div2_clk_src = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"qdss_tsctr_div2_clk_src\",\n\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&qdss_tsctr_clk_src.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_fixed_factor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_nss_ppe_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(300000000, P_BIAS_PLL, 1, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data gcc_xo_bias_gpll0_gpll4_nss_ubi32[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"bias_pll_cc_clk\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &nss_crypto_pll.clkr.hw },\n\t{ .hw = &ubi32_pll.clkr.hw },\n};\n\nstatic const struct parent_map gcc_xo_bias_gpll0_gpll4_nss_ubi32_map[] = {\n\t{ P_XO, 0 },\n\t{ P_BIAS_PLL, 1 },\n\t{ P_GPLL0, 2 },\n\t{ P_GPLL4, 3 },\n\t{ P_NSS_CRYPTO_PLL, 4 },\n\t{ P_UBI32_PLL, 5 },\n};\n\nstatic struct clk_rcg2 nss_ppe_clk_src = {\n\t.cmd_rcgr = 0x68080,\n\t.freq_tbl = ftbl_nss_ppe_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_bias_gpll0_gpll4_nss_ubi32_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_ppe_clk_src\",\n\t\t.parent_data = gcc_xo_bias_gpll0_gpll4_nss_ubi32,\n\t\t.num_parents = 6,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_xo_clk_src = {\n\t.halt_reg = 0x30018,\n\t.clkr = {\n\t\t.enable_reg = 0x30018,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_xo_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"xo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_nss_ce_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n};\n\nstatic struct clk_rcg2 nss_ce_clk_src = {\n\t.cmd_rcgr = 0x68098,\n\t.freq_tbl = ftbl_nss_ce_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_ce_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_sleep_clk_src = {\n\t.halt_reg = 0x30000,\n\t.clkr = {\n\t\t.enable_reg = 0x30000,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sleep_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"sleep_clk\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_snoc_nssnoc_bfdcd_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0_DIV2, 8, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(133333333, P_GPLL0, 6, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266666667, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data\n\t\t\tgcc_xo_gpll0_gpll6_gpll0_out_main_div2[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll0_out_main_div2.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll6_gpll0_out_main_div2_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL6, 2 },\n\t{ P_GPLL0_DIV2, 3 },\n};\n\nstatic struct clk_rcg2 snoc_nssnoc_bfdcd_clk_src = {\n\t.cmd_rcgr = 0x76054,\n\t.freq_tbl = ftbl_snoc_nssnoc_bfdcd_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll6_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"snoc_nssnoc_bfdcd_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll6_gpll0_out_main_div2,\n\t\t.num_parents = 4,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_apss_ahb_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0_DIV2, 16, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 apss_ahb_clk_src = {\n\t.cmd_rcgr = 0x46000,\n\t.freq_tbl = ftbl_apss_ahb_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"apss_ahb_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_nss_port5_rx_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(25000000, P_UNIPHY1_RX, 12.5, 0, 0),\n\tF(25000000, P_UNIPHY0_RX, 5, 0, 0),\n\tF(78125000, P_UNIPHY1_RX, 4, 0, 0),\n\tF(125000000, P_UNIPHY1_RX, 2.5, 0, 0),\n\tF(125000000, P_UNIPHY0_RX, 1, 0, 0),\n\tF(156250000, P_UNIPHY1_RX, 2, 0, 0),\n\tF(312500000, P_UNIPHY1_RX, 1, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data\ngcc_xo_uniphy0_rx_tx_uniphy1_rx_tx_ubi32_bias[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"uniphy0_gcc_rx_clk\" },\n\t{ .fw_name = \"uniphy0_gcc_tx_clk\" },\n\t{ .fw_name = \"uniphy1_gcc_rx_clk\" },\n\t{ .fw_name = \"uniphy1_gcc_tx_clk\" },\n\t{ .hw = &ubi32_pll.clkr.hw },\n\t{ .fw_name = \"bias_pll_cc_clk\" },\n};\n\nstatic const struct parent_map\ngcc_xo_uniphy0_rx_tx_uniphy1_rx_tx_ubi32_bias_map[] = {\n\t{ P_XO, 0 },\n\t{ P_UNIPHY0_RX, 1 },\n\t{ P_UNIPHY0_TX, 2 },\n\t{ P_UNIPHY1_RX, 3 },\n\t{ P_UNIPHY1_TX, 4 },\n\t{ P_UBI32_PLL, 5 },\n\t{ P_BIAS_PLL, 6 },\n};\n\nstatic struct clk_rcg2 nss_port5_rx_clk_src = {\n\t.cmd_rcgr = 0x68060,\n\t.freq_tbl = ftbl_nss_port5_rx_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_uniphy0_rx_tx_uniphy1_rx_tx_ubi32_bias_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_port5_rx_clk_src\",\n\t\t.parent_data = gcc_xo_uniphy0_rx_tx_uniphy1_rx_tx_ubi32_bias,\n\t\t.num_parents = 7,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_nss_port5_tx_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(25000000, P_UNIPHY1_TX, 12.5, 0, 0),\n\tF(25000000, P_UNIPHY0_TX, 5, 0, 0),\n\tF(78125000, P_UNIPHY1_TX, 4, 0, 0),\n\tF(125000000, P_UNIPHY1_TX, 2.5, 0, 0),\n\tF(125000000, P_UNIPHY0_TX, 1, 0, 0),\n\tF(156250000, P_UNIPHY1_TX, 2, 0, 0),\n\tF(312500000, P_UNIPHY1_TX, 1, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data\ngcc_xo_uniphy0_tx_rx_uniphy1_tx_rx_ubi32_bias[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"uniphy0_gcc_tx_clk\" },\n\t{ .fw_name = \"uniphy0_gcc_rx_clk\" },\n\t{ .fw_name = \"uniphy1_gcc_tx_clk\" },\n\t{ .fw_name = \"uniphy1_gcc_rx_clk\" },\n\t{ .hw = &ubi32_pll.clkr.hw },\n\t{ .fw_name = \"bias_pll_cc_clk\" },\n};\n\nstatic const struct parent_map\ngcc_xo_uniphy0_tx_rx_uniphy1_tx_rx_ubi32_bias_map[] = {\n\t{ P_XO, 0 },\n\t{ P_UNIPHY0_TX, 1 },\n\t{ P_UNIPHY0_RX, 2 },\n\t{ P_UNIPHY1_TX, 3 },\n\t{ P_UNIPHY1_RX, 4 },\n\t{ P_UBI32_PLL, 5 },\n\t{ P_BIAS_PLL, 6 },\n};\n\nstatic struct clk_rcg2 nss_port5_tx_clk_src = {\n\t.cmd_rcgr = 0x68068,\n\t.freq_tbl = ftbl_nss_port5_tx_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_uniphy0_tx_rx_uniphy1_tx_rx_ubi32_bias_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_port5_tx_clk_src\",\n\t\t.parent_data = gcc_xo_uniphy0_tx_rx_uniphy1_tx_rx_ubi32_bias,\n\t\t.num_parents = 7,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_pcie_axi_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(240000000, P_GPLL4, 5, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_pcie_rchng_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll4[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll4_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL4, 2 },\n};\n\nstatic struct clk_rcg2 pcie0_axi_clk_src = {\n\t.cmd_rcgr = 0x75054,\n\t.freq_tbl = ftbl_pcie_axi_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll4_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie0_axi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll4,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb0_master_clk_src[] = {\n\tF(80000000, P_GPLL0_DIV2, 5, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(133330000, P_GPLL0, 6, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_out_main_div2_gpll0[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0_out_main_div2.hw },\n\t{ .hw = &gpll0.clkr.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_out_main_div2_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0_DIV2, 2 },\n\t{ P_GPLL0, 1 },\n};\n\nstatic struct clk_rcg2 usb0_master_clk_src = {\n\t.cmd_rcgr = 0x3e00c,\n\t.freq_tbl = ftbl_usb0_master_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_out_main_div2_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb0_master_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_out_main_div2_gpll0,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_regmap_div apss_ahb_postdiv_clk_src = {\n\t.reg = 0x46018,\n\t.shift = 4,\n\t.width = 4,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"apss_ahb_postdiv_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&apss_ahb_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor gcc_xo_div4_clk_src = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_xo_div4_clk_src\",\n\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_xo_clk_src.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_nss_port1_rx_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(25000000, P_UNIPHY0_RX, 5, 0, 0),\n\tF(125000000, P_UNIPHY0_RX, 1, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data gcc_xo_uniphy0_rx_tx_ubi32_bias[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"uniphy0_gcc_rx_clk\" },\n\t{ .fw_name = \"uniphy0_gcc_tx_clk\" },\n\t{ .hw = &ubi32_pll.clkr.hw },\n\t{ .fw_name = \"bias_pll_cc_clk\" },\n};\n\nstatic const struct parent_map gcc_xo_uniphy0_rx_tx_ubi32_bias_map[] = {\n\t{ P_XO, 0 },\n\t{ P_UNIPHY0_RX, 1 },\n\t{ P_UNIPHY0_TX, 2 },\n\t{ P_UBI32_PLL, 5 },\n\t{ P_BIAS_PLL, 6 },\n};\n\nstatic struct clk_rcg2 nss_port1_rx_clk_src = {\n\t.cmd_rcgr = 0x68020,\n\t.freq_tbl = ftbl_nss_port1_rx_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_uniphy0_rx_tx_ubi32_bias_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_port1_rx_clk_src\",\n\t\t.parent_data = gcc_xo_uniphy0_rx_tx_ubi32_bias,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_nss_port1_tx_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(25000000, P_UNIPHY0_TX, 5, 0, 0),\n\tF(125000000, P_UNIPHY0_TX, 1, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data gcc_xo_uniphy0_tx_rx_ubi32_bias[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .fw_name = \"uniphy0_gcc_tx_clk\" },\n\t{ .fw_name = \"uniphy0_gcc_rx_clk\" },\n\t{ .hw = &ubi32_pll.clkr.hw },\n\t{ .fw_name = \"bias_pll_cc_clk\" },\n};\n\nstatic const struct parent_map gcc_xo_uniphy0_tx_rx_ubi32_bias_map[] = {\n\t{ P_XO, 0 },\n\t{ P_UNIPHY0_TX, 1 },\n\t{ P_UNIPHY0_RX, 2 },\n\t{ P_UBI32_PLL, 5 },\n\t{ P_BIAS_PLL, 6 },\n};\n\nstatic struct clk_rcg2 nss_port1_tx_clk_src = {\n\t.cmd_rcgr = 0x68028,\n\t.freq_tbl = ftbl_nss_port1_tx_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_uniphy0_tx_rx_ubi32_bias_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_port1_tx_clk_src\",\n\t\t.parent_data = gcc_xo_uniphy0_tx_rx_ubi32_bias,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 nss_port2_rx_clk_src = {\n\t.cmd_rcgr = 0x68030,\n\t.freq_tbl = ftbl_nss_port1_rx_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_uniphy0_rx_tx_ubi32_bias_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_port2_rx_clk_src\",\n\t\t.parent_data = gcc_xo_uniphy0_rx_tx_ubi32_bias,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 nss_port2_tx_clk_src = {\n\t.cmd_rcgr = 0x68038,\n\t.freq_tbl = ftbl_nss_port1_tx_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_uniphy0_tx_rx_ubi32_bias_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_port2_tx_clk_src\",\n\t\t.parent_data = gcc_xo_uniphy0_tx_rx_ubi32_bias,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 nss_port3_rx_clk_src = {\n\t.cmd_rcgr = 0x68040,\n\t.freq_tbl = ftbl_nss_port1_rx_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_uniphy0_rx_tx_ubi32_bias_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_port3_rx_clk_src\",\n\t\t.parent_data = gcc_xo_uniphy0_rx_tx_ubi32_bias,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 nss_port3_tx_clk_src = {\n\t.cmd_rcgr = 0x68048,\n\t.freq_tbl = ftbl_nss_port1_tx_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_uniphy0_tx_rx_ubi32_bias_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_port3_tx_clk_src\",\n\t\t.parent_data = gcc_xo_uniphy0_tx_rx_ubi32_bias,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 nss_port4_rx_clk_src = {\n\t.cmd_rcgr = 0x68050,\n\t.freq_tbl = ftbl_nss_port1_rx_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_uniphy0_rx_tx_ubi32_bias_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_port4_rx_clk_src\",\n\t\t.parent_data = gcc_xo_uniphy0_rx_tx_ubi32_bias,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 nss_port4_tx_clk_src = {\n\t.cmd_rcgr = 0x68058,\n\t.freq_tbl = ftbl_nss_port1_tx_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_uniphy0_tx_rx_ubi32_bias_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_port4_tx_clk_src\",\n\t\t.parent_data = gcc_xo_uniphy0_tx_rx_ubi32_bias,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_regmap_div nss_port5_rx_div_clk_src = {\n\t.reg = 0x68440,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_port5_rx_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port5_rx_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_div nss_port5_tx_div_clk_src = {\n\t.reg = 0x68444,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_port5_tx_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port5_tx_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_apss_axi_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0_DIV2, 4, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(308570000, P_GPLL6, 3.5, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\tF(533000000, P_GPLL0, 1.5, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll6_ubi32_gpll0_div2[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &ubi32_pll.clkr.hw },\n\t{ .hw = &gpll0_out_main_div2.hw },\n};\n\nstatic const struct parent_map\ngcc_xo_gpll0_gpll6_ubi32_gpll0_div2_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL6, 2 },\n\t{ P_UBI32_PLL, 3 },\n\t{ P_GPLL0_DIV2, 6 },\n};\n\nstatic struct clk_rcg2 apss_axi_clk_src = {\n\t.cmd_rcgr = 0x38048,\n\t.freq_tbl = ftbl_apss_axi_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll6_ubi32_gpll0_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"apss_axi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll6_ubi32_gpll0_div2,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_nss_crypto_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(300000000, P_NSS_CRYPTO_PLL, 2, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data gcc_xo_nss_crypto_pll_gpll0[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &nss_crypto_pll.clkr.hw },\n\t{ .hw = &gpll0.clkr.hw },\n};\n\nstatic const struct parent_map gcc_xo_nss_crypto_pll_gpll0_map[] = {\n\t{ P_XO, 0 },\n\t{ P_NSS_CRYPTO_PLL, 1 },\n\t{ P_GPLL0, 2 },\n};\n\nstatic struct clk_rcg2 nss_crypto_clk_src = {\n\t.cmd_rcgr = 0x68144,\n\t.freq_tbl = ftbl_nss_crypto_clk_src,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_nss_crypto_pll_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_crypto_clk_src\",\n\t\t.parent_data = gcc_xo_nss_crypto_pll_gpll0,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_regmap_div nss_port1_rx_div_clk_src = {\n\t.reg = 0x68400,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_port1_rx_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&nss_port1_rx_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_div nss_port1_tx_div_clk_src = {\n\t.reg = 0x68404,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_port1_tx_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port1_tx_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_div nss_port2_rx_div_clk_src = {\n\t.reg = 0x68410,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_port2_rx_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port2_rx_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_div nss_port2_tx_div_clk_src = {\n\t.reg = 0x68414,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_port2_tx_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port2_tx_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_div nss_port3_rx_div_clk_src = {\n\t.reg = 0x68420,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_port3_rx_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port3_rx_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_div nss_port3_tx_div_clk_src = {\n\t.reg = 0x68424,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_port3_tx_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port3_tx_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_div nss_port4_rx_div_clk_src = {\n\t.reg = 0x68430,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_port4_rx_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port4_rx_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_div nss_port4_tx_div_clk_src = {\n\t.reg = 0x68434,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_port4_tx_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port4_tx_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_nss_ubi_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(149760000, P_UBI32_PLL, 10, 0, 0),\n\tF(187200000, P_UBI32_PLL, 8, 0, 0),\n\tF(249600000, P_UBI32_PLL, 6, 0, 0),\n\tF(374400000, P_UBI32_PLL, 4, 0, 0),\n\tF(748800000, P_UBI32_PLL, 2, 0, 0),\n\tF(1497600000, P_UBI32_PLL, 1, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data\n\t\t\tgcc_xo_ubi32_pll_gpll0_gpll2_gpll4_gpll6[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &ubi32_pll.clkr.hw },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll2.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n};\n\nstatic const struct parent_map gcc_xo_ubi32_gpll0_gpll2_gpll4_gpll6_map[] = {\n\t{ P_XO, 0 },\n\t{ P_UBI32_PLL, 1 },\n\t{ P_GPLL0, 2 },\n\t{ P_GPLL2, 3 },\n\t{ P_GPLL4, 4 },\n\t{ P_GPLL6, 5 },\n};\n\nstatic struct clk_rcg2 nss_ubi0_clk_src = {\n\t.cmd_rcgr = 0x68104,\n\t.freq_tbl = ftbl_nss_ubi_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_ubi32_gpll0_gpll2_gpll4_gpll6_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_ubi0_clk_src\",\n\t\t.parent_data = gcc_xo_ubi32_pll_gpll0_gpll2_gpll4_gpll6,\n\t\t.num_parents = 6,\n\t\t.ops = &clk_rcg2_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_adss_pwm_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 adss_pwm_clk_src = {\n\t.cmd_rcgr = 0x1c008,\n\t.freq_tbl = ftbl_adss_pwm_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"adss_pwm_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_qup_i2c_apps_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0_DIV2, 16, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x0200c,\n\t.freq_tbl = ftbl_blsp1_qup_i2c_apps_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_qup_spi_apps_clk_src[] = {\n\tF(960000, P_XO, 10, 2, 5),\n\tF(4800000, P_XO, 5, 0, 0),\n\tF(9600000, P_XO, 2, 4, 5),\n\tF(12500000, P_GPLL0_DIV2, 16, 1, 2),\n\tF(16000000, P_GPLL0, 10, 1, 5),\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(25000000, P_GPLL0, 16, 1, 2),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_qup1_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x02024,\n\t.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup1_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x03000,\n\t.freq_tbl = ftbl_blsp1_qup_i2c_apps_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup2_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x03014,\n\t.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup2_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x04000,\n\t.freq_tbl = ftbl_blsp1_qup_i2c_apps_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup3_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x04014,\n\t.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup3_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x05000,\n\t.freq_tbl = ftbl_blsp1_qup_i2c_apps_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup4_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x05014,\n\t.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup4_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup5_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x06000,\n\t.freq_tbl = ftbl_blsp1_qup_i2c_apps_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup5_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x06014,\n\t.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup5_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup6_i2c_apps_clk_src = {\n\t.cmd_rcgr = 0x07000,\n\t.freq_tbl = ftbl_blsp1_qup_i2c_apps_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_i2c_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_qup6_spi_apps_clk_src = {\n\t.cmd_rcgr = 0x07014,\n\t.freq_tbl = ftbl_blsp1_qup_spi_apps_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_qup6_spi_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_blsp1_uart_apps_clk_src[] = {\n\tF(3686400, P_GPLL0_DIV2, 1, 144, 15625),\n\tF(7372800, P_GPLL0_DIV2, 1, 288, 15625),\n\tF(14745600, P_GPLL0_DIV2, 1, 576, 15625),\n\tF(16000000, P_GPLL0_DIV2, 5, 1, 5),\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(24000000, P_GPLL0, 1, 3, 100),\n\tF(25000000, P_GPLL0, 16, 1, 2),\n\tF(32000000, P_GPLL0, 1, 1, 25),\n\tF(40000000, P_GPLL0, 1, 1, 20),\n\tF(46400000, P_GPLL0, 1, 29, 500),\n\tF(48000000, P_GPLL0, 1, 3, 50),\n\tF(51200000, P_GPLL0, 1, 8, 125),\n\tF(56000000, P_GPLL0, 1, 7, 100),\n\tF(58982400, P_GPLL0, 1, 1152, 15625),\n\tF(60000000, P_GPLL0, 1, 3, 40),\n\tF(64000000, P_GPLL0, 12.5, 1, 1),\n\t{ }\n};\n\nstatic struct clk_rcg2 blsp1_uart1_apps_clk_src = {\n\t.cmd_rcgr = 0x02044,\n\t.freq_tbl = ftbl_blsp1_uart_apps_clk_src,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart2_apps_clk_src = {\n\t.cmd_rcgr = 0x03034,\n\t.freq_tbl = ftbl_blsp1_uart_apps_clk_src,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart2_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart3_apps_clk_src = {\n\t.cmd_rcgr = 0x04034,\n\t.freq_tbl = ftbl_blsp1_uart_apps_clk_src,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart3_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart4_apps_clk_src = {\n\t.cmd_rcgr = 0x05034,\n\t.freq_tbl = ftbl_blsp1_uart_apps_clk_src,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart4_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart5_apps_clk_src = {\n\t.cmd_rcgr = 0x06034,\n\t.freq_tbl = ftbl_blsp1_uart_apps_clk_src,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart5_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 blsp1_uart6_apps_clk_src = {\n\t.cmd_rcgr = 0x07034,\n\t.freq_tbl = ftbl_blsp1_uart_apps_clk_src,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"blsp1_uart6_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_crypto_clk_src[] = {\n\tF(40000000, P_GPLL0_DIV2, 10, 0, 0),\n\tF(80000000, P_GPLL0, 10, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 crypto_clk_src = {\n\t.cmd_rcgr = 0x16004,\n\t.freq_tbl = ftbl_crypto_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"crypto_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gp_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0_DIV2, 8, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266666666, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll6_gpll0_sleep_clk[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll0_out_main_div2.hw },\n\t{ .fw_name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll6_gpll0_sleep_clk_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL6, 2 },\n\t{ P_GPLL0_DIV2, 4 },\n\t{ P_SLEEP_CLK, 6 },\n};\n\nstatic struct clk_rcg2 gp1_clk_src = {\n\t.cmd_rcgr = 0x08004,\n\t.freq_tbl = ftbl_gp_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll6_gpll0_sleep_clk_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp1_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll6_gpll0_sleep_clk,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp2_clk_src = {\n\t.cmd_rcgr = 0x09004,\n\t.freq_tbl = ftbl_gp_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll6_gpll0_sleep_clk_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp2_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll6_gpll0_sleep_clk,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gp3_clk_src = {\n\t.cmd_rcgr = 0x0a004,\n\t.freq_tbl = ftbl_gp_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll6_gpll0_sleep_clk_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gp3_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll6_gpll0_sleep_clk,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_fixed_factor nss_ppe_cdiv_clk_src = {\n\t.mult = 1,\n\t.div = 4,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"nss_ppe_cdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_regmap_div nss_ubi0_div_clk_src = {\n\t.reg = 0x68118,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"nss_ubi0_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&nss_ubi0_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_div_ro_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_pcie_aux_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_core_pi_sleep_clk[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .fw_name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_core_pi_sleep_clk_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 2 },\n\t{ P_PI_SLEEP, 6 },\n};\n\nstatic struct clk_rcg2 pcie0_aux_clk_src = {\n\t.cmd_rcgr = 0x75024,\n\t.freq_tbl = ftbl_pcie_aux_clk_src,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_core_pi_sleep_clk_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie0_aux_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_core_pi_sleep_clk,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct clk_parent_data gcc_pcie20_phy0_pipe_clk_xo[] = {\n\t{ .fw_name = \"pcie20_phy0_pipe_clk\" },\n\t{ .fw_name = \"xo\" },\n};\n\nstatic const struct parent_map gcc_pcie20_phy0_pipe_clk_xo_map[] = {\n\t{ P_PCIE20_PHY0_PIPE, 0 },\n\t{ P_XO, 2 },\n};\n\nstatic struct clk_regmap_mux pcie0_pipe_clk_src = {\n\t.reg = 0x7501c,\n\t.shift = 8,\n\t.width = 2,\n\t.parent_map = gcc_pcie20_phy0_pipe_clk_xo_map,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"pcie0_pipe_clk_src\",\n\t\t\t.parent_data = gcc_pcie20_phy0_pipe_clk_xo,\n\t\t\t.num_parents = 2,\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_sdcc_apps_clk_src[] = {\n\tF(144000, P_XO, 16, 12, 125),\n\tF(400000, P_XO, 12, 1, 5),\n\tF(24000000, P_GPLL2, 12, 1, 4),\n\tF(48000000, P_GPLL2, 12, 1, 2),\n\tF(96000000, P_GPLL2, 12, 0, 0),\n\tF(177777778, P_GPLL0, 4.5, 0, 0),\n\tF(192000000, P_GPLL2, 6, 0, 0),\n\tF(384000000, P_GPLL2, 3, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data\n\t\t\tgcc_xo_gpll0_gpll2_gpll0_out_main_div2[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll2.clkr.hw },\n\t{ .hw = &gpll0_out_main_div2.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll2_gpll0_out_main_div2_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL2, 2 },\n\t{ P_GPLL0_DIV2, 4 },\n};\n\nstatic struct clk_rcg2 sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x42004,\n\t.freq_tbl = ftbl_sdcc_apps_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll2_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll2_gpll0_out_main_div2,\n\t\t.num_parents = 4,\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb_aux_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 usb0_aux_clk_src = {\n\t.cmd_rcgr = 0x3e05c,\n\t.freq_tbl = ftbl_usb_aux_clk_src,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_core_pi_sleep_clk_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb0_aux_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_core_pi_sleep_clk,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_usb_mock_utmi_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(60000000, P_GPLL6, 6, 1, 3),\n\t{ }\n};\n\nstatic const struct clk_parent_data\n\t\t\tgcc_xo_gpll6_gpll0_gpll0_out_main_div2[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_main_div2.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll6_gpll0_gpll0_out_main_div2_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL6, 1 },\n\t{ P_GPLL0, 3 },\n\t{ P_GPLL0_DIV2, 4 },\n};\n\nstatic struct clk_rcg2 usb0_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x3e020,\n\t.freq_tbl = ftbl_usb_mock_utmi_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll6_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb0_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll6_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 4,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct clk_parent_data gcc_usb3phy_0_cc_pipe_clk_xo[] = {\n\t{ .fw_name = \"usb3phy_0_cc_pipe_clk\" },\n\t{ .fw_name = \"xo\" },\n};\n\nstatic const struct parent_map gcc_usb3phy_0_cc_pipe_clk_xo_map[] = {\n\t{ P_USB3PHY_0_PIPE, 0 },\n\t{ P_XO, 2 },\n};\n\nstatic struct clk_regmap_mux usb0_pipe_clk_src = {\n\t.reg = 0x3e048,\n\t.shift = 8,\n\t.width = 2,\n\t.parent_map = gcc_usb3phy_0_cc_pipe_clk_xo_map,\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"usb0_pipe_clk_src\",\n\t\t\t.parent_data = gcc_usb3phy_0_cc_pipe_clk_xo,\n\t\t\t.num_parents = 2,\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_sdcc_ice_core_clk_src[] = {\n\tF(80000000, P_GPLL0_DIV2, 5, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\tF(216000000, P_GPLL6, 5, 0, 0),\n\tF(308570000, P_GPLL6, 3.5, 0, 0),\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll6_gpll0_div2[] = {\n\t{ .fw_name = \"xo\"},\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll0_out_main_div2.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll6_gpll0_div2_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL6, 2 },\n\t{ P_GPLL0_DIV2, 4 },\n};\n\nstatic struct clk_rcg2 sdcc1_ice_core_clk_src = {\n\t.cmd_rcgr = 0x5d000,\n\t.freq_tbl = ftbl_sdcc_ice_core_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll6_gpll0_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"sdcc1_ice_core_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll6_gpll0_div2,\n\t\t.num_parents = 4,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_qdss_stm_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0_DIV2, 8, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 qdss_stm_clk_src = {\n\t.cmd_rcgr = 0x2902C,\n\t.freq_tbl = ftbl_qdss_stm_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"qdss_stm_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_qdss_traceclkin_clk_src[] = {\n\tF(80000000, P_GPLL0_DIV2, 5, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\tF(300000000, P_GPLL4, 4, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll4_gpll0_gpll0_div2[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_main_div2.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll4_gpll0_gpll0_div2_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL4, 1 },\n\t{ P_GPLL0, 2 },\n\t{ P_GPLL0_DIV2, 4 },\n};\n\nstatic struct clk_rcg2 qdss_traceclkin_clk_src = {\n\t.cmd_rcgr = 0x29048,\n\t.freq_tbl = ftbl_qdss_traceclkin_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll4_gpll0_gpll0_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"qdss_traceclkin_clk_src\",\n\t\t.parent_data = gcc_xo_gpll4_gpll0_gpll0_div2,\n\t\t.num_parents = 4,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 usb1_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x3f020,\n\t.freq_tbl = ftbl_usb_mock_utmi_clk_src,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll6_gpll0_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"usb1_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll6_gpll0_gpll0_out_main_div2,\n\t\t.num_parents = 4,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_adss_pwm_clk = {\n\t.halt_reg = 0x1c020,\n\t.clkr = {\n\t\t.enable_reg = 0x1c020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_adss_pwm_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&adss_pwm_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_apss_ahb_clk = {\n\t.halt_reg = 0x4601c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x0b004,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_apss_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&apss_ahb_postdiv_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_system_noc_bfdcd_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0_DIV2, 8, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\tF(133333333, P_GPLL0, 6, 0, 0),\n\tF(160000000, P_GPLL0, 5, 0, 0),\n\tF(200000000, P_GPLL0, 4, 0, 0),\n\tF(266666667, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 system_noc_bfdcd_clk_src = {\n\t.cmd_rcgr = 0x26004,\n\t.freq_tbl = ftbl_system_noc_bfdcd_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll6_gpll0_out_main_div2_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"system_noc_bfdcd_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll6_gpll0_out_main_div2,\n\t\t.num_parents = 4,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_ubi32_mem_noc_bfdcd_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(307670000, P_BIAS_PLL_NSS_NOC, 1.5, 0, 0),\n\tF(533333333, P_GPLL0, 1.5, 0, 0),\n\t{ }\n};\n\nstatic const struct clk_parent_data\n\t\t\tgcc_xo_gpll0_gpll2_bias_pll_nss_noc_clk[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll2.clkr.hw },\n\t{ .fw_name = \"bias_pll_nss_noc_clk\" },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll2_bias_pll_nss_noc_clk_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL2, 3 },\n\t{ P_BIAS_PLL_NSS_NOC, 4 },\n};\n\nstatic struct clk_rcg2 ubi32_mem_noc_bfdcd_clk_src = {\n\t.cmd_rcgr = 0x68088,\n\t.freq_tbl = ftbl_ubi32_mem_noc_bfdcd_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll2_bias_pll_nss_noc_clk_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"ubi32_mem_noc_bfdcd_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll2_bias_pll_nss_noc_clk,\n\t\t.num_parents = 4,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_apss_axi_clk = {\n\t.halt_reg = 0x46020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x0b004,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_apss_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&apss_axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_ahb_clk = {\n\t.halt_reg = 0x01008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x0b004,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_i2c_apps_clk = {\n\t.halt_reg = 0x02008,\n\t.clkr = {\n\t\t.enable_reg = 0x02008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_qup1_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup1_spi_apps_clk = {\n\t.halt_reg = 0x02004,\n\t.clkr = {\n\t\t.enable_reg = 0x02004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup1_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_qup1_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_i2c_apps_clk = {\n\t.halt_reg = 0x03010,\n\t.clkr = {\n\t\t.enable_reg = 0x03010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_qup2_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup2_spi_apps_clk = {\n\t.halt_reg = 0x0300c,\n\t.clkr = {\n\t\t.enable_reg = 0x0300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup2_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_qup2_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_i2c_apps_clk = {\n\t.halt_reg = 0x04010,\n\t.clkr = {\n\t\t.enable_reg = 0x04010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_qup3_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup3_spi_apps_clk = {\n\t.halt_reg = 0x0400c,\n\t.clkr = {\n\t\t.enable_reg = 0x0400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup3_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_qup3_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_i2c_apps_clk = {\n\t.halt_reg = 0x05010,\n\t.clkr = {\n\t\t.enable_reg = 0x05010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_qup4_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup4_spi_apps_clk = {\n\t.halt_reg = 0x0500c,\n\t.clkr = {\n\t\t.enable_reg = 0x0500c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup4_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_qup4_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_i2c_apps_clk = {\n\t.halt_reg = 0x06010,\n\t.clkr = {\n\t\t.enable_reg = 0x06010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_i2c_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_qup5_i2c_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup5_spi_apps_clk = {\n\t.halt_reg = 0x0600c,\n\t.clkr = {\n\t\t.enable_reg = 0x0600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup5_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_qup5_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_qup6_spi_apps_clk = {\n\t.halt_reg = 0x0700c,\n\t.clkr = {\n\t\t.enable_reg = 0x0700c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_qup6_spi_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_qup6_spi_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart1_apps_clk = {\n\t.halt_reg = 0x0203c,\n\t.clkr = {\n\t\t.enable_reg = 0x0203c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_uart1_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart2_apps_clk = {\n\t.halt_reg = 0x0302c,\n\t.clkr = {\n\t\t.enable_reg = 0x0302c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_uart2_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart3_apps_clk = {\n\t.halt_reg = 0x0402c,\n\t.clkr = {\n\t\t.enable_reg = 0x0402c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart3_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_uart3_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart4_apps_clk = {\n\t.halt_reg = 0x0502c,\n\t.clkr = {\n\t\t.enable_reg = 0x0502c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart4_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_uart4_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart5_apps_clk = {\n\t.halt_reg = 0x0602c,\n\t.clkr = {\n\t\t.enable_reg = 0x0602c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart5_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_uart5_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_blsp1_uart6_apps_clk = {\n\t.halt_reg = 0x0702c,\n\t.clkr = {\n\t\t.enable_reg = 0x0702c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_blsp1_uart6_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&blsp1_uart6_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_ahb_clk = {\n\t.halt_reg = 0x16024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x0b004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_axi_clk = {\n\t.halt_reg = 0x16020,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x0b004,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_clk = {\n\t.halt_reg = 0x1601c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x0b004,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&crypto_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_fixed_factor gpll6_out_main_div2 = {\n\t.mult = 1,\n\t.div = 2,\n\t.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll6_out_main_div2\",\n\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gpll6_main.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_fixed_factor_ops,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t},\n};\n\nstatic struct clk_branch gcc_xo_clk = {\n\t.halt_reg = 0x30030,\n\t.clkr = {\n\t\t.enable_reg = 0x30030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_xo_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&gcc_xo_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x08000,\n\t.clkr = {\n\t\t.enable_reg = 0x08000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&gp1_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x09000,\n\t.clkr = {\n\t\t.enable_reg = 0x09000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&gp2_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x0a000,\n\t.clkr = {\n\t\t.enable_reg = 0x0a000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&gp3_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mdio_ahb_clk = {\n\t.halt_reg = 0x58004,\n\t.clkr = {\n\t\t.enable_reg = 0x58004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mdio_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_crypto_ppe_clk = {\n\t.halt_reg = 0x68310,\n\t.clkr = {\n\t\t.enable_reg = 0x68310,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_crypto_ppe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_ce_apb_clk = {\n\t.halt_reg = 0x68174,\n\t.clkr = {\n\t\t.enable_reg = 0x68174,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_ce_apb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ce_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_ce_axi_clk = {\n\t.halt_reg = 0x68170,\n\t.clkr = {\n\t\t.enable_reg = 0x68170,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_ce_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ce_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_cfg_clk = {\n\t.halt_reg = 0x68160,\n\t.clkr = {\n\t\t.enable_reg = 0x68160,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_crypto_clk = {\n\t.halt_reg = 0x68164,\n\t.clkr = {\n\t\t.enable_reg = 0x68164,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_crypto_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_csr_clk = {\n\t.halt_reg = 0x68318,\n\t.clkr = {\n\t\t.enable_reg = 0x68318,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_csr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ce_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_edma_cfg_clk = {\n\t.halt_reg = 0x6819C,\n\t.clkr = {\n\t\t.enable_reg = 0x6819C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_edma_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_edma_clk = {\n\t.halt_reg = 0x68198,\n\t.clkr = {\n\t\t.enable_reg = 0x68198,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_edma_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_noc_clk = {\n\t.halt_reg = 0x68168,\n\t.clkr = {\n\t\t.enable_reg = 0x68168,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_noc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&snoc_nssnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ubi0_utcm_clk = {\n\t.halt_reg = 0x2606c,\n\t.clkr = {\n\t\t.enable_reg = 0x2606c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ubi0_utcm_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&snoc_nssnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_snoc_nssnoc_clk = {\n\t.halt_reg = 0x26070,\n\t.clkr = {\n\t\t.enable_reg = 0x26070,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_snoc_nssnoc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&snoc_nssnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_wcss_ahb_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(133333333, P_GPLL0, 6, 0, 0),\n\t{ }\n};\n\nstatic const struct freq_tbl ftbl_q6_axi_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 wcss_ahb_clk_src = {\n\t.cmd_rcgr = 0x59020,\n\t.freq_tbl = ftbl_wcss_ahb_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"wcss_ahb_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct clk_parent_data gcc_xo_gpll0_gpll2_gpll4_gpll6[] = {\n\t{ .fw_name = \"xo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll2.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n};\n\nstatic const struct parent_map gcc_xo_gpll0_gpll2_gpll4_gpll6_map[] = {\n\t{ P_XO, 0 },\n\t{ P_GPLL0, 1 },\n\t{ P_GPLL2, 2 },\n\t{ P_GPLL4, 3 },\n\t{ P_GPLL6, 4 },\n};\n\nstatic struct clk_rcg2 q6_axi_clk_src = {\n\t.cmd_rcgr = 0x59120,\n\t.freq_tbl = ftbl_q6_axi_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_gpll2_gpll4_gpll6_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"q6_axi_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_gpll2_gpll4_gpll6,\n\t\t.num_parents = 5,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_lpass_core_axim_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(100000000, P_GPLL0, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 lpass_core_axim_clk_src = {\n\t.cmd_rcgr = 0x1F020,\n\t.freq_tbl = ftbl_lpass_core_axim_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"lpass_core_axim_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_lpass_snoc_cfg_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(266666667, P_GPLL0, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 lpass_snoc_cfg_clk_src = {\n\t.cmd_rcgr = 0x1F040,\n\t.freq_tbl = ftbl_lpass_snoc_cfg_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"lpass_snoc_cfg_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_lpass_q6_axim_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(400000000, P_GPLL0, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 lpass_q6_axim_clk_src = {\n\t.cmd_rcgr = 0x1F008,\n\t.freq_tbl = ftbl_lpass_q6_axim_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"lpass_q6_axim_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct freq_tbl ftbl_rbcpr_wcss_clk_src[] = {\n\tF(24000000, P_XO, 1, 0, 0),\n\tF(50000000, P_GPLL0, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 rbcpr_wcss_clk_src = {\n\t.cmd_rcgr = 0x3a00c,\n\t.freq_tbl = ftbl_rbcpr_wcss_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_out_main_div2_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"rbcpr_wcss_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0_out_main_div2_gpll0,\n\t\t.num_parents = 3,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_lpass_core_axim_clk = {\n\t.halt_reg = 0x1F028,\n\t.clkr = {\n\t\t.enable_reg = 0x1F028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_lpass_core_axim_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&lpass_core_axim_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_lpass_snoc_cfg_clk = {\n\t.halt_reg = 0x1F048,\n\t.clkr = {\n\t\t.enable_reg = 0x1F048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_lpass_snoc_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&lpass_snoc_cfg_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_lpass_q6_axim_clk = {\n\t.halt_reg = 0x1F010,\n\t.clkr = {\n\t\t.enable_reg = 0x1F010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_lpass_q6_axim_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&lpass_q6_axim_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_lpass_q6_atbm_at_clk = {\n\t.halt_reg = 0x1F018,\n\t.clkr = {\n\t\t.enable_reg = 0x1F018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_lpass_q6_atbm_at_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&qdss_at_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_lpass_q6_pclkdbg_clk = {\n\t.halt_reg = 0x1F01C,\n\t.clkr = {\n\t\t.enable_reg = 0x1F01C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_lpass_q6_pclkdbg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&qdss_dap_sync_clk_src.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_lpass_q6ss_tsctr_1to2_clk = {\n\t.halt_reg = 0x1F014,\n\t.clkr = {\n\t\t.enable_reg = 0x1F014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_lpass_q6ss_tsctr_1to2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&qdss_tsctr_div2_clk_src.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_lpass_q6ss_trig_clk = {\n\t.halt_reg = 0x1F038,\n\t.clkr = {\n\t\t.enable_reg = 0x1F038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_lpass_q6ss_trig_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&qdss_dap_sync_clk_src.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_lpass_tbu_clk = {\n\t.halt_reg = 0x12094,\n\t.clkr = {\n\t\t.enable_reg = 0xb00c,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_lpass_tbu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&lpass_q6_axim_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcnoc_lpass_clk = {\n\t.halt_reg = 0x27020,\n\t.clkr = {\n\t\t.enable_reg = 0x27020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcnoc_lpass_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&lpass_core_axim_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mem_noc_lpass_clk = {\n\t.halt_reg = 0x1D044,\n\t.clkr = {\n\t\t.enable_reg = 0x1D044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mem_noc_lpass_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&lpass_q6_axim_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_snoc_lpass_cfg_clk = {\n\t.halt_reg = 0x26074,\n\t.clkr = {\n\t\t.enable_reg = 0x26074,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_snoc_lpass_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&lpass_snoc_cfg_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_mem_noc_ubi32_clk = {\n\t.halt_reg = 0x1D03C,\n\t.clkr = {\n\t\t.enable_reg = 0x1D03C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_mem_noc_ubi32_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&ubi32_mem_noc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_port1_rx_clk = {\n\t.halt_reg = 0x68240,\n\t.clkr = {\n\t\t.enable_reg = 0x68240,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_port1_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port1_rx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_port1_tx_clk = {\n\t.halt_reg = 0x68244,\n\t.clkr = {\n\t\t.enable_reg = 0x68244,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_port1_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port1_tx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_port2_rx_clk = {\n\t.halt_reg = 0x68248,\n\t.clkr = {\n\t\t.enable_reg = 0x68248,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_port2_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port2_rx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_port2_tx_clk = {\n\t.halt_reg = 0x6824c,\n\t.clkr = {\n\t\t.enable_reg = 0x6824c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_port2_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port2_tx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_port3_rx_clk = {\n\t.halt_reg = 0x68250,\n\t.clkr = {\n\t\t.enable_reg = 0x68250,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_port3_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port3_rx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_port3_tx_clk = {\n\t.halt_reg = 0x68254,\n\t.clkr = {\n\t\t.enable_reg = 0x68254,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_port3_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port3_tx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_port4_rx_clk = {\n\t.halt_reg = 0x68258,\n\t.clkr = {\n\t\t.enable_reg = 0x68258,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_port4_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port4_rx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_port4_tx_clk = {\n\t.halt_reg = 0x6825c,\n\t.clkr = {\n\t\t.enable_reg = 0x6825c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_port4_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port4_tx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_port5_rx_clk = {\n\t.halt_reg = 0x68260,\n\t.clkr = {\n\t\t.enable_reg = 0x68260,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_port5_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port5_rx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_port5_tx_clk = {\n\t.halt_reg = 0x68264,\n\t.clkr = {\n\t\t.enable_reg = 0x68264,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_port5_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port5_tx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_ppe_cfg_clk = {\n\t.halt_reg = 0x68194,\n\t.clkr = {\n\t\t.enable_reg = 0x68194,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_ppe_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_ppe_clk = {\n\t.halt_reg = 0x68190,\n\t.clkr = {\n\t\t.enable_reg = 0x68190,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_ppe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_ppe_ipe_clk = {\n\t.halt_reg = 0x68338,\n\t.clkr = {\n\t\t.enable_reg = 0x68338,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_ppe_ipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nss_ptp_ref_clk = {\n\t.halt_reg = 0x6816C,\n\t.clkr = {\n\t\t.enable_reg = 0x6816C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nss_ptp_ref_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_cdiv_clk_src.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nssnoc_ce_apb_clk = {\n\t.halt_reg = 0x6830C,\n\t.clkr = {\n\t\t.enable_reg = 0x6830C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nssnoc_ce_apb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ce_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nssnoc_ce_axi_clk = {\n\t.halt_reg = 0x68308,\n\t.clkr = {\n\t\t.enable_reg = 0x68308,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nssnoc_ce_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ce_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nssnoc_crypto_clk = {\n\t.halt_reg = 0x68314,\n\t.clkr = {\n\t\t.enable_reg = 0x68314,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nssnoc_crypto_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_crypto_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nssnoc_ppe_cfg_clk = {\n\t.halt_reg = 0x68304,\n\t.clkr = {\n\t\t.enable_reg = 0x68304,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nssnoc_ppe_cfg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nssnoc_ppe_clk = {\n\t.halt_reg = 0x68300,\n\t.clkr = {\n\t\t.enable_reg = 0x68300,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nssnoc_ppe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nssnoc_qosgen_ref_clk = {\n\t.halt_reg = 0x68180,\n\t.clkr = {\n\t\t.enable_reg = 0x68180,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nssnoc_qosgen_ref_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&gcc_xo_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nssnoc_snoc_clk = {\n\t.halt_reg = 0x68188,\n\t.clkr = {\n\t\t.enable_reg = 0x68188,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nssnoc_snoc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&system_noc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nssnoc_timeout_ref_clk = {\n\t.halt_reg = 0x68184,\n\t.clkr = {\n\t\t.enable_reg = 0x68184,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nssnoc_timeout_ref_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&gcc_xo_div4_clk_src.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_nssnoc_ubi0_ahb_clk = {\n\t.halt_reg = 0x68270,\n\t.clkr = {\n\t\t.enable_reg = 0x68270,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_nssnoc_ubi0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ce_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_port1_mac_clk = {\n\t.halt_reg = 0x68320,\n\t.clkr = {\n\t\t.enable_reg = 0x68320,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_port1_mac_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_port2_mac_clk = {\n\t.halt_reg = 0x68324,\n\t.clkr = {\n\t\t.enable_reg = 0x68324,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_port2_mac_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_port3_mac_clk = {\n\t.halt_reg = 0x68328,\n\t.clkr = {\n\t\t.enable_reg = 0x68328,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_port3_mac_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_port4_mac_clk = {\n\t.halt_reg = 0x6832c,\n\t.clkr = {\n\t\t.enable_reg = 0x6832c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_port4_mac_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_port5_mac_clk = {\n\t.halt_reg = 0x68330,\n\t.clkr = {\n\t\t.enable_reg = 0x68330,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_port5_mac_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ppe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ubi0_ahb_clk = {\n\t.halt_reg = 0x6820C,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x6820C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ubi0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ce_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ubi0_axi_clk = {\n\t.halt_reg = 0x68200,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x68200,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ubi0_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&ubi32_mem_noc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ubi0_nc_axi_clk = {\n\t.halt_reg = 0x68204,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x68204,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ubi0_nc_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&snoc_nssnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ubi0_core_clk = {\n\t.halt_reg = 0x68210,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x68210,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ubi0_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_ubi0_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie0_ahb_clk = {\n\t.halt_reg = 0x75010,\n\t.clkr = {\n\t\t.enable_reg = 0x75010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie0_aux_clk = {\n\t.halt_reg = 0x75014,\n\t.clkr = {\n\t\t.enable_reg = 0x75014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcie0_aux_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie0_axi_m_clk = {\n\t.halt_reg = 0x75008,\n\t.clkr = {\n\t\t.enable_reg = 0x75008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie0_axi_m_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcie0_axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie0_axi_s_clk = {\n\t.halt_reg = 0x7500c,\n\t.clkr = {\n\t\t.enable_reg = 0x7500c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie0_axi_s_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcie0_axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_pcie0_axi_clk = {\n\t.halt_reg = 0x26048,\n\t.clkr = {\n\t\t.enable_reg = 0x26048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_pcie0_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcie0_axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie0_pipe_clk = {\n\t.halt_reg = 0x75018,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x75018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie0_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcie0_pipe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x13004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x0b004,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qdss_dap_clk = {\n\t.halt_reg = 0x29084,\n\t.clkr = {\n\t\t.enable_reg = 0x29084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qdss_dap_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&qdss_dap_sync_clk_src.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qpic_ahb_clk = {\n\t.halt_reg = 0x57024,\n\t.clkr = {\n\t\t.enable_reg = 0x57024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qpic_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qpic_clk = {\n\t.halt_reg = 0x57020,\n\t.clkr = {\n\t\t.enable_reg = 0x57020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qpic_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x4201c,\n\t.clkr = {\n\t\t.enable_reg = 0x4201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x42018,\n\t.clkr = {\n\t\t.enable_reg = 0x42018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&sdcc1_apps_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy0_ahb_clk = {\n\t.halt_reg = 0x56008,\n\t.clkr = {\n\t\t.enable_reg = 0x56008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy0_port1_rx_clk = {\n\t.halt_reg = 0x56010,\n\t.clkr = {\n\t\t.enable_reg = 0x56010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy0_port1_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port1_rx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy0_port1_tx_clk = {\n\t.halt_reg = 0x56014,\n\t.clkr = {\n\t\t.enable_reg = 0x56014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy0_port1_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port1_tx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy0_port2_rx_clk = {\n\t.halt_reg = 0x56018,\n\t.clkr = {\n\t\t.enable_reg = 0x56018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy0_port2_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port2_rx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy0_port2_tx_clk = {\n\t.halt_reg = 0x5601c,\n\t.clkr = {\n\t\t.enable_reg = 0x5601c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy0_port2_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port2_tx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy0_port3_rx_clk = {\n\t.halt_reg = 0x56020,\n\t.clkr = {\n\t\t.enable_reg = 0x56020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy0_port3_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port3_rx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy0_port3_tx_clk = {\n\t.halt_reg = 0x56024,\n\t.clkr = {\n\t\t.enable_reg = 0x56024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy0_port3_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port3_tx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy0_port4_rx_clk = {\n\t.halt_reg = 0x56028,\n\t.clkr = {\n\t\t.enable_reg = 0x56028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy0_port4_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port4_rx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy0_port4_tx_clk = {\n\t.halt_reg = 0x5602c,\n\t.clkr = {\n\t\t.enable_reg = 0x5602c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy0_port4_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port4_tx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy0_port5_rx_clk = {\n\t.halt_reg = 0x56030,\n\t.clkr = {\n\t\t.enable_reg = 0x56030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy0_port5_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port5_rx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy0_port5_tx_clk = {\n\t.halt_reg = 0x56034,\n\t.clkr = {\n\t\t.enable_reg = 0x56034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy0_port5_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port5_tx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy0_sys_clk = {\n\t.halt_reg = 0x5600C,\n\t.clkr = {\n\t\t.enable_reg = 0x5600C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy0_sys_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&gcc_xo_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy1_ahb_clk = {\n\t.halt_reg = 0x56108,\n\t.clkr = {\n\t\t.enable_reg = 0x56108,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy1_port5_rx_clk = {\n\t.halt_reg = 0x56110,\n\t.clkr = {\n\t\t.enable_reg = 0x56110,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy1_port5_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port5_rx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy1_port5_tx_clk = {\n\t.halt_reg = 0x56114,\n\t.clkr = {\n\t\t.enable_reg = 0x56114,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy1_port5_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&nss_port5_tx_div_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_uniphy1_sys_clk = {\n\t.halt_reg = 0x5610C,\n\t.clkr = {\n\t\t.enable_reg = 0x5610C,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_uniphy1_sys_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&gcc_xo_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb0_aux_clk = {\n\t.halt_reg = 0x3e044,\n\t.clkr = {\n\t\t.enable_reg = 0x3e044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&usb0_aux_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb0_master_clk = {\n\t.halt_reg = 0x3e000,\n\t.clkr = {\n\t\t.enable_reg = 0x3e000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb0_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&usb0_master_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_snoc_bus_timeout2_ahb_clk = {\n\t.halt_reg = 0x47014,\n\t.clkr = {\n\t\t.enable_reg = 0x47014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_snoc_bus_timeout2_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&usb0_master_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_rcg2 pcie0_rchng_clk_src = {\n\t.cmd_rcgr = 0x75070,\n\t.freq_tbl = ftbl_pcie_rchng_clk_src,\n\t.hid_width = 5,\n\t.parent_map = gcc_xo_gpll0_map,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"pcie0_rchng_clk_src\",\n\t\t.parent_data = gcc_xo_gpll0,\n\t\t.num_parents = 2,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_pcie0_rchng_clk = {\n\t.halt_reg = 0x75070,\n\t.clkr = {\n\t\t.enable_reg = 0x75070,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie0_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcie0_rchng_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie0_axi_s_bridge_clk = {\n\t.halt_reg = 0x75048,\n\t.clkr = {\n\t\t.enable_reg = 0x75048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pcie0_axi_s_bridge_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcie0_axi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_usb0_axi_clk = {\n\t.halt_reg = 0x26040,\n\t.clkr = {\n\t\t.enable_reg = 0x26040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_usb0_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&usb0_master_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb0_mock_utmi_clk = {\n\t.halt_reg = 0x3e008,\n\t.clkr = {\n\t\t.enable_reg = 0x3e008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb0_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&usb0_mock_utmi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb0_phy_cfg_ahb_clk = {\n\t.halt_reg = 0x3e080,\n\t.clkr = {\n\t\t.enable_reg = 0x3e080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb0_phy_cfg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb0_pipe_clk = {\n\t.halt_reg = 0x3e040,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x3e040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb0_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&usb0_pipe_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb0_sleep_clk = {\n\t.halt_reg = 0x3e004,\n\t.clkr = {\n\t\t.enable_reg = 0x3e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb0_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&gcc_sleep_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb1_master_clk = {\n\t.halt_reg = 0x3f000,\n\t.clkr = {\n\t\t.enable_reg = 0x3f000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb1_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb1_mock_utmi_clk = {\n\t.halt_reg = 0x3f008,\n\t.clkr = {\n\t\t.enable_reg = 0x3f008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb1_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&usb1_mock_utmi_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb1_phy_cfg_ahb_clk = {\n\t.halt_reg = 0x3f080,\n\t.clkr = {\n\t\t.enable_reg = 0x3f080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb1_phy_cfg_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb1_sleep_clk = {\n\t.halt_reg = 0x3f004,\n\t.clkr = {\n\t\t.enable_reg = 0x3f004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb1_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&gcc_sleep_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cmn_12gpll_ahb_clk = {\n\t.halt_reg = 0x56308,\n\t.clkr = {\n\t\t.enable_reg = 0x56308,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cmn_12gpll_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cmn_12gpll_sys_clk = {\n\t.halt_reg = 0x5630c,\n\t.clkr = {\n\t\t.enable_reg = 0x5630c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cmn_12gpll_sys_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&gcc_xo_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ice_core_clk = {\n\t.halt_reg = 0x5d014,\n\t.clkr = {\n\t\t.enable_reg = 0x5d014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&sdcc1_ice_core_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_dcc_clk = {\n\t.halt_reg = 0x77004,\n\t.clkr = {\n\t\t.enable_reg = 0x77004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_dcc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t\t&pcnoc_bfdcd_clk_src.clkr.hw },\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic const struct alpha_pll_config ubi32_pll_config = {\n\t.l = 0x3e,\n\t.alpha = 0x6667,\n\t.config_ctl_val = 0x240d4828,\n\t.config_ctl_hi_val = 0x6,\n\t.main_output_mask = BIT(0),\n\t.aux_output_mask = BIT(1),\n\t.pre_div_val = 0x0,\n\t.pre_div_mask = BIT(12),\n\t.post_div_val = 0x0,\n\t.post_div_mask = GENMASK(9, 8),\n\t.alpha_en_mask = BIT(24),\n\t.test_ctl_val = 0x1C0000C0,\n\t.test_ctl_hi_val = 0x4000,\n};\n\nstatic const struct alpha_pll_config nss_crypto_pll_config = {\n\t.l = 0x32,\n\t.alpha = 0x0,\n\t.alpha_hi = 0x0,\n\t.config_ctl_val = 0x4001055b,\n\t.main_output_mask = BIT(0),\n\t.pre_div_val = 0x0,\n\t.pre_div_mask = GENMASK(14, 12),\n\t.post_div_val = 0x1 << 8,\n\t.post_div_mask = GENMASK(11, 8),\n\t.vco_mask = GENMASK(21, 20),\n\t.vco_val = 0x0,\n\t.alpha_en_mask = BIT(24),\n};\n\nstatic struct clk_hw *gcc_ipq6018_hws[] = {\n\t&gpll0_out_main_div2.hw,\n\t&gcc_xo_div4_clk_src.hw,\n\t&nss_ppe_cdiv_clk_src.hw,\n\t&gpll6_out_main_div2.hw,\n\t&qdss_dap_sync_clk_src.hw,\n\t&qdss_tsctr_div2_clk_src.hw,\n};\n\nstatic struct clk_regmap *gcc_ipq6018_clks[] = {\n\t[GPLL0_MAIN] = &gpll0_main.clkr,\n\t[GPLL0] = &gpll0.clkr,\n\t[UBI32_PLL_MAIN] = &ubi32_pll_main.clkr,\n\t[UBI32_PLL] = &ubi32_pll.clkr,\n\t[GPLL6_MAIN] = &gpll6_main.clkr,\n\t[GPLL6] = &gpll6.clkr,\n\t[GPLL4_MAIN] = &gpll4_main.clkr,\n\t[GPLL4] = &gpll4.clkr,\n\t[PCNOC_BFDCD_CLK_SRC] = &pcnoc_bfdcd_clk_src.clkr,\n\t[GPLL2_MAIN] = &gpll2_main.clkr,\n\t[GPLL2] = &gpll2.clkr,\n\t[NSS_CRYPTO_PLL_MAIN] = &nss_crypto_pll_main.clkr,\n\t[NSS_CRYPTO_PLL] = &nss_crypto_pll.clkr,\n\t[QDSS_TSCTR_CLK_SRC] = &qdss_tsctr_clk_src.clkr,\n\t[QDSS_AT_CLK_SRC] = &qdss_at_clk_src.clkr,\n\t[NSS_PPE_CLK_SRC] = &nss_ppe_clk_src.clkr,\n\t[GCC_XO_CLK_SRC] = &gcc_xo_clk_src.clkr,\n\t[SYSTEM_NOC_BFDCD_CLK_SRC] = &system_noc_bfdcd_clk_src.clkr,\n\t[SNOC_NSSNOC_BFDCD_CLK_SRC] = &snoc_nssnoc_bfdcd_clk_src.clkr,\n\t[NSS_CE_CLK_SRC] = &nss_ce_clk_src.clkr,\n\t[GCC_SLEEP_CLK_SRC] = &gcc_sleep_clk_src.clkr,\n\t[APSS_AHB_CLK_SRC] = &apss_ahb_clk_src.clkr,\n\t[NSS_PORT5_RX_CLK_SRC] = &nss_port5_rx_clk_src.clkr,\n\t[NSS_PORT5_TX_CLK_SRC] = &nss_port5_tx_clk_src.clkr,\n\t[UBI32_MEM_NOC_BFDCD_CLK_SRC] = &ubi32_mem_noc_bfdcd_clk_src.clkr,\n\t[PCIE0_AXI_CLK_SRC] = &pcie0_axi_clk_src.clkr,\n\t[USB0_MASTER_CLK_SRC] = &usb0_master_clk_src.clkr,\n\t[APSS_AHB_POSTDIV_CLK_SRC] = &apss_ahb_postdiv_clk_src.clkr,\n\t[NSS_PORT1_RX_CLK_SRC] = &nss_port1_rx_clk_src.clkr,\n\t[NSS_PORT1_TX_CLK_SRC] = &nss_port1_tx_clk_src.clkr,\n\t[NSS_PORT2_RX_CLK_SRC] = &nss_port2_rx_clk_src.clkr,\n\t[NSS_PORT2_TX_CLK_SRC] = &nss_port2_tx_clk_src.clkr,\n\t[NSS_PORT3_RX_CLK_SRC] = &nss_port3_rx_clk_src.clkr,\n\t[NSS_PORT3_TX_CLK_SRC] = &nss_port3_tx_clk_src.clkr,\n\t[NSS_PORT4_RX_CLK_SRC] = &nss_port4_rx_clk_src.clkr,\n\t[NSS_PORT4_TX_CLK_SRC] = &nss_port4_tx_clk_src.clkr,\n\t[NSS_PORT5_RX_DIV_CLK_SRC] = &nss_port5_rx_div_clk_src.clkr,\n\t[NSS_PORT5_TX_DIV_CLK_SRC] = &nss_port5_tx_div_clk_src.clkr,\n\t[APSS_AXI_CLK_SRC] = &apss_axi_clk_src.clkr,\n\t[NSS_CRYPTO_CLK_SRC] = &nss_crypto_clk_src.clkr,\n\t[NSS_PORT1_RX_DIV_CLK_SRC] = &nss_port1_rx_div_clk_src.clkr,\n\t[NSS_PORT1_TX_DIV_CLK_SRC] = &nss_port1_tx_div_clk_src.clkr,\n\t[NSS_PORT2_RX_DIV_CLK_SRC] = &nss_port2_rx_div_clk_src.clkr,\n\t[NSS_PORT2_TX_DIV_CLK_SRC] = &nss_port2_tx_div_clk_src.clkr,\n\t[NSS_PORT3_RX_DIV_CLK_SRC] = &nss_port3_rx_div_clk_src.clkr,\n\t[NSS_PORT3_TX_DIV_CLK_SRC] = &nss_port3_tx_div_clk_src.clkr,\n\t[NSS_PORT4_RX_DIV_CLK_SRC] = &nss_port4_rx_div_clk_src.clkr,\n\t[NSS_PORT4_TX_DIV_CLK_SRC] = &nss_port4_tx_div_clk_src.clkr,\n\t[NSS_UBI0_CLK_SRC] = &nss_ubi0_clk_src.clkr,\n\t[ADSS_PWM_CLK_SRC] = &adss_pwm_clk_src.clkr,\n\t[BLSP1_QUP1_I2C_APPS_CLK_SRC] = &blsp1_qup1_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP1_SPI_APPS_CLK_SRC] = &blsp1_qup1_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP2_I2C_APPS_CLK_SRC] = &blsp1_qup2_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP2_SPI_APPS_CLK_SRC] = &blsp1_qup2_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP3_I2C_APPS_CLK_SRC] = &blsp1_qup3_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP3_SPI_APPS_CLK_SRC] = &blsp1_qup3_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP4_I2C_APPS_CLK_SRC] = &blsp1_qup4_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP4_SPI_APPS_CLK_SRC] = &blsp1_qup4_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP5_I2C_APPS_CLK_SRC] = &blsp1_qup5_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP5_SPI_APPS_CLK_SRC] = &blsp1_qup5_spi_apps_clk_src.clkr,\n\t[BLSP1_QUP6_I2C_APPS_CLK_SRC] = &blsp1_qup6_i2c_apps_clk_src.clkr,\n\t[BLSP1_QUP6_SPI_APPS_CLK_SRC] = &blsp1_qup6_spi_apps_clk_src.clkr,\n\t[BLSP1_UART1_APPS_CLK_SRC] = &blsp1_uart1_apps_clk_src.clkr,\n\t[BLSP1_UART2_APPS_CLK_SRC] = &blsp1_uart2_apps_clk_src.clkr,\n\t[BLSP1_UART3_APPS_CLK_SRC] = &blsp1_uart3_apps_clk_src.clkr,\n\t[BLSP1_UART4_APPS_CLK_SRC] = &blsp1_uart4_apps_clk_src.clkr,\n\t[BLSP1_UART5_APPS_CLK_SRC] = &blsp1_uart5_apps_clk_src.clkr,\n\t[BLSP1_UART6_APPS_CLK_SRC] = &blsp1_uart6_apps_clk_src.clkr,\n\t[CRYPTO_CLK_SRC] = &crypto_clk_src.clkr,\n\t[GP1_CLK_SRC] = &gp1_clk_src.clkr,\n\t[GP2_CLK_SRC] = &gp2_clk_src.clkr,\n\t[GP3_CLK_SRC] = &gp3_clk_src.clkr,\n\t[NSS_UBI0_DIV_CLK_SRC] = &nss_ubi0_div_clk_src.clkr,\n\t[PCIE0_AUX_CLK_SRC] = &pcie0_aux_clk_src.clkr,\n\t[PCIE0_PIPE_CLK_SRC] = &pcie0_pipe_clk_src.clkr,\n\t[SDCC1_APPS_CLK_SRC] = &sdcc1_apps_clk_src.clkr,\n\t[USB0_AUX_CLK_SRC] = &usb0_aux_clk_src.clkr,\n\t[USB0_MOCK_UTMI_CLK_SRC] = &usb0_mock_utmi_clk_src.clkr,\n\t[USB0_PIPE_CLK_SRC] = &usb0_pipe_clk_src.clkr,\n\t[USB1_MOCK_UTMI_CLK_SRC] = &usb1_mock_utmi_clk_src.clkr,\n\t[GCC_ADSS_PWM_CLK] = &gcc_adss_pwm_clk.clkr,\n\t[GCC_APSS_AHB_CLK] = &gcc_apss_ahb_clk.clkr,\n\t[GCC_APSS_AXI_CLK] = &gcc_apss_axi_clk.clkr,\n\t[GCC_BLSP1_AHB_CLK] = &gcc_blsp1_ahb_clk.clkr,\n\t[GCC_BLSP1_QUP1_I2C_APPS_CLK] = &gcc_blsp1_qup1_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP1_SPI_APPS_CLK] = &gcc_blsp1_qup1_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_I2C_APPS_CLK] = &gcc_blsp1_qup2_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP2_SPI_APPS_CLK] = &gcc_blsp1_qup2_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_I2C_APPS_CLK] = &gcc_blsp1_qup3_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP3_SPI_APPS_CLK] = &gcc_blsp1_qup3_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_I2C_APPS_CLK] = &gcc_blsp1_qup4_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP4_SPI_APPS_CLK] = &gcc_blsp1_qup4_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_I2C_APPS_CLK] = &gcc_blsp1_qup5_i2c_apps_clk.clkr,\n\t[GCC_BLSP1_QUP5_SPI_APPS_CLK] = &gcc_blsp1_qup5_spi_apps_clk.clkr,\n\t[GCC_BLSP1_QUP6_SPI_APPS_CLK] = &gcc_blsp1_qup6_spi_apps_clk.clkr,\n\t[GCC_BLSP1_UART1_APPS_CLK] = &gcc_blsp1_uart1_apps_clk.clkr,\n\t[GCC_BLSP1_UART2_APPS_CLK] = &gcc_blsp1_uart2_apps_clk.clkr,\n\t[GCC_BLSP1_UART3_APPS_CLK] = &gcc_blsp1_uart3_apps_clk.clkr,\n\t[GCC_BLSP1_UART4_APPS_CLK] = &gcc_blsp1_uart4_apps_clk.clkr,\n\t[GCC_BLSP1_UART5_APPS_CLK] = &gcc_blsp1_uart5_apps_clk.clkr,\n\t[GCC_BLSP1_UART6_APPS_CLK] = &gcc_blsp1_uart6_apps_clk.clkr,\n\t[GCC_CRYPTO_AHB_CLK] = &gcc_crypto_ahb_clk.clkr,\n\t[GCC_CRYPTO_AXI_CLK] = &gcc_crypto_axi_clk.clkr,\n\t[GCC_CRYPTO_CLK] = &gcc_crypto_clk.clkr,\n\t[GCC_XO_CLK] = &gcc_xo_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_MDIO_AHB_CLK] = &gcc_mdio_ahb_clk.clkr,\n\t[GCC_CRYPTO_PPE_CLK] = &gcc_crypto_ppe_clk.clkr,\n\t[GCC_NSS_CE_APB_CLK] = &gcc_nss_ce_apb_clk.clkr,\n\t[GCC_NSS_CE_AXI_CLK] = &gcc_nss_ce_axi_clk.clkr,\n\t[GCC_NSS_CFG_CLK] = &gcc_nss_cfg_clk.clkr,\n\t[GCC_NSS_CRYPTO_CLK] = &gcc_nss_crypto_clk.clkr,\n\t[GCC_NSS_CSR_CLK] = &gcc_nss_csr_clk.clkr,\n\t[GCC_NSS_EDMA_CFG_CLK] = &gcc_nss_edma_cfg_clk.clkr,\n\t[GCC_NSS_EDMA_CLK] = &gcc_nss_edma_clk.clkr,\n\t[GCC_NSS_NOC_CLK] = &gcc_nss_noc_clk.clkr,\n\t[GCC_UBI0_UTCM_CLK] = &gcc_ubi0_utcm_clk.clkr,\n\t[GCC_SNOC_NSSNOC_CLK] = &gcc_snoc_nssnoc_clk.clkr,\n\t[GCC_NSS_PORT1_RX_CLK] = &gcc_nss_port1_rx_clk.clkr,\n\t[GCC_NSS_PORT1_TX_CLK] = &gcc_nss_port1_tx_clk.clkr,\n\t[GCC_NSS_PORT2_RX_CLK] = &gcc_nss_port2_rx_clk.clkr,\n\t[GCC_NSS_PORT2_TX_CLK] = &gcc_nss_port2_tx_clk.clkr,\n\t[GCC_NSS_PORT3_RX_CLK] = &gcc_nss_port3_rx_clk.clkr,\n\t[GCC_NSS_PORT3_TX_CLK] = &gcc_nss_port3_tx_clk.clkr,\n\t[GCC_NSS_PORT4_RX_CLK] = &gcc_nss_port4_rx_clk.clkr,\n\t[GCC_NSS_PORT4_TX_CLK] = &gcc_nss_port4_tx_clk.clkr,\n\t[GCC_NSS_PORT5_RX_CLK] = &gcc_nss_port5_rx_clk.clkr,\n\t[GCC_NSS_PORT5_TX_CLK] = &gcc_nss_port5_tx_clk.clkr,\n\t[GCC_NSS_PPE_CFG_CLK] = &gcc_nss_ppe_cfg_clk.clkr,\n\t[GCC_NSS_PPE_CLK] = &gcc_nss_ppe_clk.clkr,\n\t[GCC_NSS_PPE_IPE_CLK] = &gcc_nss_ppe_ipe_clk.clkr,\n\t[GCC_NSS_PTP_REF_CLK] = &gcc_nss_ptp_ref_clk.clkr,\n\t[GCC_NSSNOC_CE_APB_CLK] = &gcc_nssnoc_ce_apb_clk.clkr,\n\t[GCC_NSSNOC_CE_AXI_CLK] = &gcc_nssnoc_ce_axi_clk.clkr,\n\t[GCC_NSSNOC_CRYPTO_CLK] = &gcc_nssnoc_crypto_clk.clkr,\n\t[GCC_NSSNOC_PPE_CFG_CLK] = &gcc_nssnoc_ppe_cfg_clk.clkr,\n\t[GCC_NSSNOC_PPE_CLK] = &gcc_nssnoc_ppe_clk.clkr,\n\t[GCC_NSSNOC_QOSGEN_REF_CLK] = &gcc_nssnoc_qosgen_ref_clk.clkr,\n\t[GCC_NSSNOC_SNOC_CLK] = &gcc_nssnoc_snoc_clk.clkr,\n\t[GCC_NSSNOC_TIMEOUT_REF_CLK] = &gcc_nssnoc_timeout_ref_clk.clkr,\n\t[GCC_NSSNOC_UBI0_AHB_CLK] = &gcc_nssnoc_ubi0_ahb_clk.clkr,\n\t[GCC_PORT1_MAC_CLK] = &gcc_port1_mac_clk.clkr,\n\t[GCC_PORT2_MAC_CLK] = &gcc_port2_mac_clk.clkr,\n\t[GCC_PORT3_MAC_CLK] = &gcc_port3_mac_clk.clkr,\n\t[GCC_PORT4_MAC_CLK] = &gcc_port4_mac_clk.clkr,\n\t[GCC_PORT5_MAC_CLK] = &gcc_port5_mac_clk.clkr,\n\t[GCC_UBI0_AHB_CLK] = &gcc_ubi0_ahb_clk.clkr,\n\t[GCC_UBI0_AXI_CLK] = &gcc_ubi0_axi_clk.clkr,\n\t[GCC_UBI0_NC_AXI_CLK] = &gcc_ubi0_nc_axi_clk.clkr,\n\t[GCC_UBI0_CORE_CLK] = &gcc_ubi0_core_clk.clkr,\n\t[GCC_PCIE0_AHB_CLK] = &gcc_pcie0_ahb_clk.clkr,\n\t[GCC_PCIE0_AUX_CLK] = &gcc_pcie0_aux_clk.clkr,\n\t[GCC_PCIE0_AXI_M_CLK] = &gcc_pcie0_axi_m_clk.clkr,\n\t[GCC_PCIE0_AXI_S_CLK] = &gcc_pcie0_axi_s_clk.clkr,\n\t[GCC_SYS_NOC_PCIE0_AXI_CLK] = &gcc_sys_noc_pcie0_axi_clk.clkr,\n\t[GCC_PCIE0_PIPE_CLK] = &gcc_pcie0_pipe_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_QDSS_DAP_CLK] = &gcc_qdss_dap_clk.clkr,\n\t[GCC_QPIC_AHB_CLK] = &gcc_qpic_ahb_clk.clkr,\n\t[GCC_QPIC_CLK] = &gcc_qpic_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_UNIPHY0_AHB_CLK] = &gcc_uniphy0_ahb_clk.clkr,\n\t[GCC_UNIPHY0_PORT1_RX_CLK] = &gcc_uniphy0_port1_rx_clk.clkr,\n\t[GCC_UNIPHY0_PORT1_TX_CLK] = &gcc_uniphy0_port1_tx_clk.clkr,\n\t[GCC_UNIPHY0_PORT2_RX_CLK] = &gcc_uniphy0_port2_rx_clk.clkr,\n\t[GCC_UNIPHY0_PORT2_TX_CLK] = &gcc_uniphy0_port2_tx_clk.clkr,\n\t[GCC_UNIPHY0_PORT3_RX_CLK] = &gcc_uniphy0_port3_rx_clk.clkr,\n\t[GCC_UNIPHY0_PORT3_TX_CLK] = &gcc_uniphy0_port3_tx_clk.clkr,\n\t[GCC_UNIPHY0_PORT4_RX_CLK] = &gcc_uniphy0_port4_rx_clk.clkr,\n\t[GCC_UNIPHY0_PORT4_TX_CLK] = &gcc_uniphy0_port4_tx_clk.clkr,\n\t[GCC_UNIPHY0_PORT5_RX_CLK] = &gcc_uniphy0_port5_rx_clk.clkr,\n\t[GCC_UNIPHY0_PORT5_TX_CLK] = &gcc_uniphy0_port5_tx_clk.clkr,\n\t[GCC_UNIPHY0_SYS_CLK] = &gcc_uniphy0_sys_clk.clkr,\n\t[GCC_UNIPHY1_AHB_CLK] = &gcc_uniphy1_ahb_clk.clkr,\n\t[GCC_UNIPHY1_PORT5_RX_CLK] = &gcc_uniphy1_port5_rx_clk.clkr,\n\t[GCC_UNIPHY1_PORT5_TX_CLK] = &gcc_uniphy1_port5_tx_clk.clkr,\n\t[GCC_UNIPHY1_SYS_CLK] = &gcc_uniphy1_sys_clk.clkr,\n\t[GCC_USB0_AUX_CLK] = &gcc_usb0_aux_clk.clkr,\n\t[GCC_SYS_NOC_USB0_AXI_CLK] = &gcc_sys_noc_usb0_axi_clk.clkr,\n\t[GCC_SNOC_BUS_TIMEOUT2_AHB_CLK] = &gcc_snoc_bus_timeout2_ahb_clk.clkr,\n\t[GCC_USB0_MASTER_CLK] = &gcc_usb0_master_clk.clkr,\n\t[GCC_USB0_MOCK_UTMI_CLK] = &gcc_usb0_mock_utmi_clk.clkr,\n\t[GCC_USB0_PHY_CFG_AHB_CLK] = &gcc_usb0_phy_cfg_ahb_clk.clkr,\n\t[GCC_USB0_PIPE_CLK] = &gcc_usb0_pipe_clk.clkr,\n\t[GCC_USB0_SLEEP_CLK] = &gcc_usb0_sleep_clk.clkr,\n\t[GCC_USB1_MASTER_CLK] = &gcc_usb1_master_clk.clkr,\n\t[GCC_USB1_MOCK_UTMI_CLK] = &gcc_usb1_mock_utmi_clk.clkr,\n\t[GCC_USB1_PHY_CFG_AHB_CLK] = &gcc_usb1_phy_cfg_ahb_clk.clkr,\n\t[GCC_USB1_SLEEP_CLK] = &gcc_usb1_sleep_clk.clkr,\n\t[GCC_CMN_12GPLL_AHB_CLK] = &gcc_cmn_12gpll_ahb_clk.clkr,\n\t[GCC_CMN_12GPLL_SYS_CLK] = &gcc_cmn_12gpll_sys_clk.clkr,\n\t[GCC_SDCC1_ICE_CORE_CLK] = &gcc_sdcc1_ice_core_clk.clkr,\n\t[SDCC1_ICE_CORE_CLK_SRC] = &sdcc1_ice_core_clk_src.clkr,\n\t[GCC_DCC_CLK] = &gcc_dcc_clk.clkr,\n\t[PCIE0_RCHNG_CLK_SRC] = &pcie0_rchng_clk_src.clkr,\n\t[GCC_PCIE0_AXI_S_BRIDGE_CLK] = &gcc_pcie0_axi_s_bridge_clk.clkr,\n\t[PCIE0_RCHNG_CLK] = &gcc_pcie0_rchng_clk.clkr,\n\t[WCSS_AHB_CLK_SRC] = &wcss_ahb_clk_src.clkr,\n\t[Q6_AXI_CLK_SRC] = &q6_axi_clk_src.clkr,\n\t[RBCPR_WCSS_CLK_SRC] = &rbcpr_wcss_clk_src.clkr,\n\t[GCC_LPASS_CORE_AXIM_CLK] = &gcc_lpass_core_axim_clk.clkr,\n\t[LPASS_CORE_AXIM_CLK_SRC] = &lpass_core_axim_clk_src.clkr,\n\t[GCC_LPASS_SNOC_CFG_CLK] = &gcc_lpass_snoc_cfg_clk.clkr,\n\t[LPASS_SNOC_CFG_CLK_SRC] = &lpass_snoc_cfg_clk_src.clkr,\n\t[GCC_LPASS_Q6_AXIM_CLK] = &gcc_lpass_q6_axim_clk.clkr,\n\t[LPASS_Q6_AXIM_CLK_SRC] = &lpass_q6_axim_clk_src.clkr,\n\t[GCC_LPASS_Q6_ATBM_AT_CLK] = &gcc_lpass_q6_atbm_at_clk.clkr,\n\t[GCC_LPASS_Q6_PCLKDBG_CLK] = &gcc_lpass_q6_pclkdbg_clk.clkr,\n\t[GCC_LPASS_Q6SS_TSCTR_1TO2_CLK] = &gcc_lpass_q6ss_tsctr_1to2_clk.clkr,\n\t[GCC_LPASS_Q6SS_TRIG_CLK] = &gcc_lpass_q6ss_trig_clk.clkr,\n\t[GCC_LPASS_TBU_CLK] = &gcc_lpass_tbu_clk.clkr,\n\t[GCC_PCNOC_LPASS_CLK] = &gcc_pcnoc_lpass_clk.clkr,\n\t[GCC_MEM_NOC_UBI32_CLK] = &gcc_mem_noc_ubi32_clk.clkr,\n\t[GCC_MEM_NOC_LPASS_CLK] = &gcc_mem_noc_lpass_clk.clkr,\n\t[GCC_SNOC_LPASS_CFG_CLK] = &gcc_snoc_lpass_cfg_clk.clkr,\n\t[QDSS_STM_CLK_SRC] = &qdss_stm_clk_src.clkr,\n\t[QDSS_TRACECLKIN_CLK_SRC] = &qdss_traceclkin_clk_src.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_ipq6018_resets[] = {\n\t[GCC_BLSP1_BCR] = { 0x01000, 0 },\n\t[GCC_BLSP1_QUP1_BCR] = { 0x02000, 0 },\n\t[GCC_BLSP1_UART1_BCR] = { 0x02038, 0 },\n\t[GCC_BLSP1_QUP2_BCR] = { 0x03008, 0 },\n\t[GCC_BLSP1_UART2_BCR] = { 0x03028, 0 },\n\t[GCC_BLSP1_QUP3_BCR] = { 0x04008, 0 },\n\t[GCC_BLSP1_UART3_BCR] = { 0x04028, 0 },\n\t[GCC_BLSP1_QUP4_BCR] = { 0x05008, 0 },\n\t[GCC_BLSP1_UART4_BCR] = { 0x05028, 0 },\n\t[GCC_BLSP1_QUP5_BCR] = { 0x06008, 0 },\n\t[GCC_BLSP1_UART5_BCR] = { 0x06028, 0 },\n\t[GCC_BLSP1_QUP6_BCR] = { 0x07008, 0 },\n\t[GCC_BLSP1_UART6_BCR] = { 0x07028, 0 },\n\t[GCC_IMEM_BCR] = { 0x0e000, 0 },\n\t[GCC_SMMU_BCR] = { 0x12000, 0 },\n\t[GCC_APSS_TCU_BCR] = { 0x12050, 0 },\n\t[GCC_SMMU_XPU_BCR] = { 0x12054, 0 },\n\t[GCC_PCNOC_TBU_BCR] = { 0x12058, 0 },\n\t[GCC_SMMU_CFG_BCR] = { 0x1208c, 0 },\n\t[GCC_PRNG_BCR] = { 0x13000, 0 },\n\t[GCC_BOOT_ROM_BCR] = { 0x13008, 0 },\n\t[GCC_CRYPTO_BCR] = { 0x16000, 0 },\n\t[GCC_WCSS_BCR] = { 0x18000, 0 },\n\t[GCC_WCSS_Q6_BCR] = { 0x18100, 0 },\n\t[GCC_NSS_BCR] = { 0x19000, 0 },\n\t[GCC_SEC_CTRL_BCR] = { 0x1a000, 0 },\n\t[GCC_ADSS_BCR] = { 0x1c000, 0 },\n\t[GCC_DDRSS_BCR] = { 0x1e000, 0 },\n\t[GCC_SYSTEM_NOC_BCR] = { 0x26000, 0 },\n\t[GCC_PCNOC_BCR] = { 0x27018, 0 },\n\t[GCC_TCSR_BCR] = { 0x28000, 0 },\n\t[GCC_QDSS_BCR] = { 0x29000, 0 },\n\t[GCC_DCD_BCR] = { 0x2a000, 0 },\n\t[GCC_MSG_RAM_BCR] = { 0x2b000, 0 },\n\t[GCC_MPM_BCR] = { 0x2c000, 0 },\n\t[GCC_SPDM_BCR] = { 0x2f000, 0 },\n\t[GCC_RBCPR_BCR] = { 0x33000, 0 },\n\t[GCC_RBCPR_MX_BCR] = { 0x33014, 0 },\n\t[GCC_TLMM_BCR] = { 0x34000, 0 },\n\t[GCC_RBCPR_WCSS_BCR] = { 0x3a000, 0 },\n\t[GCC_USB0_PHY_BCR] = { 0x3e034, 0 },\n\t[GCC_USB3PHY_0_PHY_BCR] = { 0x3e03c, 0 },\n\t[GCC_USB0_BCR] = { 0x3e070, 0 },\n\t[GCC_USB1_BCR] = { 0x3f070, 0 },\n\t[GCC_QUSB2_0_PHY_BCR] = { 0x4103c, 0 },\n\t[GCC_QUSB2_1_PHY_BCR] = { 0x41040, 0 },\n\t[GCC_SDCC1_BCR] = { 0x42000, 0 },\n\t[GCC_SNOC_BUS_TIMEOUT0_BCR] = { 0x47000, 0 },\n\t[GCC_SNOC_BUS_TIMEOUT1_BCR] = { 0x47008, 0 },\n\t[GCC_SNOC_BUS_TIMEOUT2_BCR] = { 0x47010, 0 },\n\t[GCC_PCNOC_BUS_TIMEOUT0_BCR] = { 0x48000, 0 },\n\t[GCC_PCNOC_BUS_TIMEOUT1_BCR] = { 0x48008, 0 },\n\t[GCC_PCNOC_BUS_TIMEOUT2_BCR] = { 0x48010, 0 },\n\t[GCC_PCNOC_BUS_TIMEOUT3_BCR] = { 0x48018, 0 },\n\t[GCC_PCNOC_BUS_TIMEOUT4_BCR] = { 0x48020, 0 },\n\t[GCC_PCNOC_BUS_TIMEOUT5_BCR] = { 0x48028, 0 },\n\t[GCC_PCNOC_BUS_TIMEOUT6_BCR] = { 0x48030, 0 },\n\t[GCC_PCNOC_BUS_TIMEOUT7_BCR] = { 0x48038, 0 },\n\t[GCC_PCNOC_BUS_TIMEOUT8_BCR] = { 0x48040, 0 },\n\t[GCC_PCNOC_BUS_TIMEOUT9_BCR] = { 0x48048, 0 },\n\t[GCC_UNIPHY0_BCR] = { 0x56000, 0 },\n\t[GCC_UNIPHY1_BCR] = { 0x56100, 0 },\n\t[GCC_CMN_12GPLL_BCR] = { 0x56300, 0 },\n\t[GCC_QPIC_BCR] = { 0x57018, 0 },\n\t[GCC_MDIO_BCR] = { 0x58000, 0 },\n\t[GCC_WCSS_CORE_TBU_BCR] = { 0x66000, 0 },\n\t[GCC_WCSS_Q6_TBU_BCR] = { 0x67000, 0 },\n\t[GCC_USB0_TBU_BCR] = { 0x6a000, 0 },\n\t[GCC_PCIE0_TBU_BCR] = { 0x6b000, 0 },\n\t[GCC_NSS_NOC_TBU_BCR] = { 0x6e000, 0 },\n\t[GCC_PCIE0_BCR] = { 0x75004, 0 },\n\t[GCC_PCIE0_PHY_BCR] = { 0x75038, 0 },\n\t[GCC_PCIE0PHY_PHY_BCR] = { 0x7503c, 0 },\n\t[GCC_PCIE0_LINK_DOWN_BCR] = { 0x75044, 0 },\n\t[GCC_DCC_BCR] = { 0x77000, 0 },\n\t[GCC_APC0_VOLTAGE_DROOP_DETECTOR_BCR] = { 0x78000, 0 },\n\t[GCC_SMMU_CATS_BCR] = { 0x7c000, 0 },\n\t[GCC_UBI0_AXI_ARES] = { 0x68010, 0 },\n\t[GCC_UBI0_AHB_ARES] = { 0x68010, 1 },\n\t[GCC_UBI0_NC_AXI_ARES] = { 0x68010, 2 },\n\t[GCC_UBI0_DBG_ARES] = { 0x68010, 3 },\n\t[GCC_UBI0_CORE_CLAMP_ENABLE] = { 0x68010, 4 },\n\t[GCC_UBI0_CLKRST_CLAMP_ENABLE] = { 0x68010, 5 },\n\t[GCC_UBI0_UTCM_ARES] = { 0x68010, 6 },\n\t[GCC_UBI0_CORE_ARES] = { 0x68010, 7 },\n\t[GCC_NSS_CFG_ARES] = { 0x68010, 16 },\n\t[GCC_NSS_NOC_ARES] = { 0x68010, 18 },\n\t[GCC_NSS_CRYPTO_ARES] = { 0x68010, 19 },\n\t[GCC_NSS_CSR_ARES] = { 0x68010, 20 },\n\t[GCC_NSS_CE_APB_ARES] = { 0x68010, 21 },\n\t[GCC_NSS_CE_AXI_ARES] = { 0x68010, 22 },\n\t[GCC_NSSNOC_CE_APB_ARES] = { 0x68010, 23 },\n\t[GCC_NSSNOC_CE_AXI_ARES] = { 0x68010, 24 },\n\t[GCC_NSSNOC_UBI0_AHB_ARES] = { 0x68010, 25 },\n\t[GCC_NSSNOC_SNOC_ARES] = { 0x68010, 27 },\n\t[GCC_NSSNOC_CRYPTO_ARES] = { 0x68010, 28 },\n\t[GCC_NSSNOC_ATB_ARES] = { 0x68010, 29 },\n\t[GCC_NSSNOC_QOSGEN_REF_ARES] = { 0x68010, 30 },\n\t[GCC_NSSNOC_TIMEOUT_REF_ARES] = { 0x68010, 31 },\n\t[GCC_PCIE0_PIPE_ARES] = { 0x75040, 0 },\n\t[GCC_PCIE0_SLEEP_ARES] = { 0x75040, 1 },\n\t[GCC_PCIE0_CORE_STICKY_ARES] = { 0x75040, 2 },\n\t[GCC_PCIE0_AXI_MASTER_ARES] = { 0x75040, 3 },\n\t[GCC_PCIE0_AXI_SLAVE_ARES] = { 0x75040, 4 },\n\t[GCC_PCIE0_AHB_ARES] = { 0x75040, 5 },\n\t[GCC_PCIE0_AXI_MASTER_STICKY_ARES] = { 0x75040, 6 },\n\t[GCC_PCIE0_AXI_SLAVE_STICKY_ARES] = { 0x75040, 7 },\n\t[GCC_PPE_FULL_RESET] = { .reg = 0x68014, .bitmask = 0xf0000 },\n\t[GCC_UNIPHY0_SOFT_RESET] = { .reg = 0x56004, .bitmask = 0x3ff2 },\n\t[GCC_UNIPHY0_XPCS_RESET] = { 0x56004, 2 },\n\t[GCC_UNIPHY1_SOFT_RESET] = { .reg = 0x56104, .bitmask = 0x32 },\n\t[GCC_UNIPHY1_XPCS_RESET] = { 0x56104, 2 },\n\t[GCC_EDMA_HW_RESET] = { .reg = 0x68014, .bitmask = 0x300000 },\n\t[GCC_NSSPORT1_RESET] = { .reg = 0x68014, .bitmask = 0x1000003 },\n\t[GCC_NSSPORT2_RESET] = { .reg = 0x68014, .bitmask = 0x200000c },\n\t[GCC_NSSPORT3_RESET] = { .reg = 0x68014, .bitmask = 0x4000030 },\n\t[GCC_NSSPORT4_RESET] = { .reg = 0x68014, .bitmask = 0x8000300 },\n\t[GCC_NSSPORT5_RESET] = { .reg = 0x68014, .bitmask = 0x10000c00 },\n\t[GCC_UNIPHY0_PORT1_ARES] = { .reg = 0x56004, .bitmask = 0x30 },\n\t[GCC_UNIPHY0_PORT2_ARES] = { .reg = 0x56004, .bitmask = 0xc0 },\n\t[GCC_UNIPHY0_PORT3_ARES] = { .reg = 0x56004, .bitmask = 0x300 },\n\t[GCC_UNIPHY0_PORT4_ARES] = { .reg = 0x56004, .bitmask = 0xc00 },\n\t[GCC_UNIPHY0_PORT5_ARES] = { .reg = 0x56004, .bitmask = 0x3000 },\n\t[GCC_UNIPHY0_PORT_4_5_RESET] = { .reg = 0x56004, .bitmask = 0x3c02 },\n\t[GCC_UNIPHY0_PORT_4_RESET] = { .reg = 0x56004, .bitmask = 0xc02 },\n\t[GCC_LPASS_BCR] = {0x1F000, 0},\n\t[GCC_UBI32_TBU_BCR] = {0x65000, 0},\n\t[GCC_LPASS_TBU_BCR] = {0x6C000, 0},\n\t[GCC_WCSSAON_RESET] = {0x59010, 0},\n\t[GCC_LPASS_Q6_AXIM_ARES] = {0x1F004, 0},\n\t[GCC_LPASS_Q6SS_TSCTR_1TO2_ARES] = {0x1F004, 1},\n\t[GCC_LPASS_Q6SS_TRIG_ARES] = {0x1F004, 2},\n\t[GCC_LPASS_Q6_ATBM_AT_ARES] = {0x1F004, 3},\n\t[GCC_LPASS_Q6_PCLKDBG_ARES] = {0x1F004, 4},\n\t[GCC_LPASS_CORE_AXIM_ARES] = {0x1F004, 5},\n\t[GCC_LPASS_SNOC_CFG_ARES] = {0x1F004, 6},\n\t[GCC_WCSS_DBG_ARES] = {0x59008, 0},\n\t[GCC_WCSS_ECAHB_ARES] = {0x59008, 1},\n\t[GCC_WCSS_ACMT_ARES] = {0x59008, 2},\n\t[GCC_WCSS_DBG_BDG_ARES] = {0x59008, 3},\n\t[GCC_WCSS_AHB_S_ARES] = {0x59008, 4},\n\t[GCC_WCSS_AXI_M_ARES] = {0x59008, 5},\n\t[GCC_Q6SS_DBG_ARES] = {0x59110, 0},\n\t[GCC_Q6_AHB_S_ARES] = {0x59110, 1},\n\t[GCC_Q6_AHB_ARES] = {0x59110, 2},\n\t[GCC_Q6_AXIM2_ARES] = {0x59110, 3},\n\t[GCC_Q6_AXIM_ARES] = {0x59110, 4},\n};\n\nstatic const struct of_device_id gcc_ipq6018_match_table[] = {\n\t{ .compatible = \"qcom,gcc-ipq6018\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_ipq6018_match_table);\n\nstatic const struct regmap_config gcc_ipq6018_regmap_config = {\n\t.reg_bits       = 32,\n\t.reg_stride     = 4,\n\t.val_bits       = 32,\n\t.max_register   = 0x7fffc,\n\t.fast_io\t= true,\n};\n\nstatic const struct qcom_cc_desc gcc_ipq6018_desc = {\n\t.config = &gcc_ipq6018_regmap_config,\n\t.clks = gcc_ipq6018_clks,\n\t.num_clks = ARRAY_SIZE(gcc_ipq6018_clks),\n\t.resets = gcc_ipq6018_resets,\n\t.num_resets = ARRAY_SIZE(gcc_ipq6018_resets),\n\t.clk_hws = gcc_ipq6018_hws,\n\t.num_clk_hws = ARRAY_SIZE(gcc_ipq6018_hws),\n};\n\nstatic int gcc_ipq6018_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &gcc_ipq6018_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\t \n\tregmap_update_bits(regmap, 0x3e078, BIT(0), 0x0);\n\t \n\tregmap_update_bits(regmap, 0x3e078, BIT(2), BIT(2));\n\t \n\tregmap_update_bits(regmap, 0x3f078, BIT(0), 0x0);\n\t \n\tregmap_update_bits(regmap, 0x3f078, BIT(2), BIT(2));\n\n\t \n\tregmap_update_bits(regmap, 0x2501c, BIT(26), BIT(26));\n\n\tclk_alpha_pll_configure(&ubi32_pll_main, regmap, &ubi32_pll_config);\n\n\tclk_alpha_pll_configure(&nss_crypto_pll_main, regmap,\n\t\t\t\t&nss_crypto_pll_config);\n\n\treturn qcom_cc_really_probe(pdev, &gcc_ipq6018_desc, regmap);\n}\n\nstatic struct platform_driver gcc_ipq6018_driver = {\n\t.probe = gcc_ipq6018_probe,\n\t.driver = {\n\t\t.name   = \"qcom,gcc-ipq6018\",\n\t\t.of_match_table = gcc_ipq6018_match_table,\n\t},\n};\n\nstatic int __init gcc_ipq6018_init(void)\n{\n\treturn platform_driver_register(&gcc_ipq6018_driver);\n}\ncore_initcall(gcc_ipq6018_init);\n\nstatic void __exit gcc_ipq6018_exit(void)\n{\n\tplatform_driver_unregister(&gcc_ipq6018_driver);\n}\nmodule_exit(gcc_ipq6018_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm Technologies, Inc. GCC IPQ6018 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}