// Seed: 1934607029
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0] id_4 = id_4;
  id_5(
      .id_0(1),
      .id_1((id_4[1'd0 : 1])),
      .id_2(id_2),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_2 - id_2),
      .id_6(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wand id_5;
  wire id_6;
  tri0 id_7;
  tri1 id_8 = 1;
  always @(posedge 1) id_7 = 1;
  wire id_9;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_5
  );
  assign id_1 = 1'b0 - id_5;
  wire id_10;
  id_11 :
  assert property (@(negedge 1) id_3)
  else $display();
endmodule
