{"vcs1":{"timestamp_begin":1769598392.124578926, "rt":6.75, "ut":6.45, "st":0.19}}
{"vcselab":{"timestamp_begin":1769598398.924715372, "rt":0.52, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1769598399.482025817, "rt":0.23, "ut":0.16, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769598391.864923848}
{"VCS_COMP_START_TIME": 1769598391.864923848}
{"VCS_COMP_END_TIME": 1769598399.791881837}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 353232}}
{"vcselab": {"peak_mem": 173708}}
