###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Aug  2 11:25:32 2016
#  Design:            vin_spc
#  Command:           timeDesign -prePlace -expandedViews
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   RE       (^) checked with  leading edge of 'Clk'
Beginpoint: RE_reg/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | RE_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | RE_reg/Q  |   ^   | RE    | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | RE        |   ^   | RE    | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   FS       (^) checked with  leading edge of 'Clk'
Beginpoint: FS_reg/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | FS_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | FS_reg/Q  |   ^   | FS    | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | FS        |   ^   | FS    | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   GD[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: GD_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | GD_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | GD_reg[0]/Q  |   ^   | GD[0] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | GD[0]        |   ^   | GD[0] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   GD[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: GD_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | GD_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | GD_reg[1]/Q  |   ^   | GD[1] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | GD[1]        |   ^   | GD[1] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   GD[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: GD_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | GD_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | GD_reg[2]/Q  |   ^   | GD[2] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | GD[2]        |   ^   | GD[2] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   NS       (^) checked with  leading edge of 'Clk'
Beginpoint: NS_reg/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | NS_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | NS_reg/Q  |   ^   | NS    | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | NS        |   ^   | NS    | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   CE       (^) checked with  leading edge of 'Clk'
Beginpoint: CE_reg/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | CE_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | CE_reg/Q  |   ^   | CE    | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | CE        |   ^   | CE    | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   GS[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | GS_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | GS_reg[0]/Q  |   ^   | GS[0] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | GS[0]        |   ^   | GS[0] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   GS[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | GS_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | GS_reg[1]/Q  |   ^   | GS[1] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | GS[1]        |   ^   | GS[1] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   GS[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | GS_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | GS_reg[2]/Q  |   ^   | GS[2] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | GS[2]        |   ^   | GS[2] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   GS[3]       (^) checked with  leading edge of 'Clk'
Beginpoint: GS_reg[3]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | GS_reg[3]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | GS_reg[3]/Q  |   ^   | GS[3] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | GS[3]        |   ^   | GS[3] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   IQ       (^) checked with  leading edge of 'Clk'
Beginpoint: IQ_reg/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | IQ_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | IQ_reg/Q  |   ^   | IQ    | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | IQ        |   ^   | IQ    | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +--------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   F[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | F_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | F_reg[0]/Q  |   ^   | F[0]  | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | F[0]        |   ^   | F[0]  | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   F[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | F_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | F_reg[1]/Q  |   ^   | F[1]  | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | F[1]        |   ^   | F[1]  | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   F[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | F_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | F_reg[2]/Q  |   ^   | F[2]  | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | F[2]        |   ^   | F[2]  | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   F[3]       (^) checked with  leading edge of 'Clk'
Beginpoint: F_reg[3]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | F_reg[3]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | F_reg[3]/Q  |   ^   | F[3]  | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | F[3]        |   ^   | F[3]  | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   CapSel[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: CapSel_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell    | Delay | Arrival | Required | 
     |                  |       |           |           |       |  Time   |   Time   | 
     |------------------+-------+-----------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk       |           |       | 125.000 |  244.284 | 
     | g135/A           |   v   | Clk       | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q           |   ^   | n_10      | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | CapSel_reg[0]/CP |   ^   | n_10      | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | CapSel_reg[0]/Q  |   ^   | CapSel[0] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | CapSel[0]        |   ^   | CapSel[0] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   CapSel[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: CapSel_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell    | Delay | Arrival | Required | 
     |                  |       |           |           |       |  Time   |   Time   | 
     |------------------+-------+-----------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk       |           |       | 125.000 |  244.284 | 
     | g135/A           |   v   | Clk       | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q           |   ^   | n_10      | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | CapSel_reg[1]/CP |   ^   | n_10      | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | CapSel_reg[1]/Q  |   ^   | CapSel[1] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | CapSel[1]        |   ^   | CapSel[1] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   CapSel[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: CapSel_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell    | Delay | Arrival | Required | 
     |                  |       |           |           |       |  Time   |   Time   | 
     |------------------+-------+-----------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk       |           |       | 125.000 |  244.284 | 
     | g135/A           |   v   | Clk       | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q           |   ^   | n_10      | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | CapSel_reg[2]/CP |   ^   | n_10      | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | CapSel_reg[2]/Q  |   ^   | CapSel[2] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | CapSel[2]        |   ^   | CapSel[2] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   CapSel[3]       (^) checked with  leading edge of 'Clk'
Beginpoint: CapSel_reg[3]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |    Net    |   Cell    | Delay | Arrival | Required | 
     |                  |       |           |           |       |  Time   |   Time   | 
     |------------------+-------+-----------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk       |           |       | 125.000 |  244.284 | 
     | g135/A           |   v   | Clk       | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q           |   ^   | n_10      | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | CapSel_reg[3]/CP |   ^   | n_10      | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | CapSel_reg[3]/Q  |   ^   | CapSel[3] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | CapSel[3]        |   ^   | CapSel[3] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   CcompSel[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: CcompSel_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                    |       |             |           |       |  Time   |   Time   | 
     |--------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk         |           |       | 125.000 |  244.284 | 
     | g135/A             |   v   | Clk         | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q             |   ^   | n_10        | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | CcompSel_reg[0]/CP |   ^   | n_10        | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | CcompSel_reg[0]/Q  |   ^   | CcompSel[0] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | CcompSel[0]        |   ^   | CcompSel[0] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   CcompSel[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: CcompSel_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                    |       |             |           |       |  Time   |   Time   | 
     |--------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk         |           |       | 125.000 |  244.284 | 
     | g135/A             |   v   | Clk         | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q             |   ^   | n_10        | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | CcompSel_reg[1]/CP |   ^   | n_10        | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | CcompSel_reg[1]/Q  |   ^   | CcompSel[1] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | CcompSel[1]        |   ^   | CcompSel[1] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   EnRdegHF[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: EnRdegHF_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                    |       |             |           |       |  Time   |   Time   | 
     |--------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk         |           |       | 125.000 |  244.284 | 
     | g135/A             |   v   | Clk         | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q             |   ^   | n_10        | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | EnRdegHF_reg[0]/CP |   ^   | n_10        | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | EnRdegHF_reg[0]/Q  |   ^   | EnRdegHF[0] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | EnRdegHF[0]        |   ^   | EnRdegHF[0] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   EnRdegHF[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: EnRdegHF_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                    |       |             |           |       |  Time   |   Time   | 
     |--------------------+-------+-------------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk         |           |       | 125.000 |  244.284 | 
     | g135/A             |   v   | Clk         | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q             |   ^   | n_10        | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | EnRdegHF_reg[1]/CP |   ^   | n_10        | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | EnRdegHF_reg[1]/Q  |   ^   | EnRdegHF[1] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | EnRdegHF[1]        |   ^   | EnRdegHF[1] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   EnRdeg       (^) checked with  leading edge of 'Clk'
Beginpoint: EnRdeg_reg/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell    | Delay | Arrival | Required | 
     |               |       |        |           |       |  Time   |   Time   | 
     |---------------+-------+--------+-----------+-------+---------+----------| 
     | Clk           |   v   | Clk    |           |       | 125.000 |  244.284 | 
     | g135/A        |   v   | Clk    | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q        |   ^   | n_10   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | EnRdeg_reg/CP |   ^   | n_10   | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | EnRdeg_reg/Q  |   ^   | EnRdeg | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | EnRdeg        |   ^   | EnRdeg | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   DP[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: DP_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | DP_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | DP_reg[0]/Q  |   ^   | DP[0] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | DP[0]        |   ^   | DP[0] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   DP[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: DP_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | DP_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | DP_reg[1]/Q  |   ^   | DP[1] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | DP[1]        |   ^   | DP[1] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   DP[2]       (^) checked with  leading edge of 'Clk'
Beginpoint: DP_reg[2]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | DP_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | DP_reg[2]/Q  |   ^   | DP[2] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | DP[2]        |   ^   | DP[2] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   DN[0]       (^) checked with  leading edge of 'Clk'
Beginpoint: DN_reg[0]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | DN_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | DN_reg[0]/Q  |   ^   | DN[0] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | DN[0]        |   ^   | DN[0] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   DN[1]       (^) checked with  leading edge of 'Clk'
Beginpoint: DN_reg[1]/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | DN_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | DN_reg[1]/Q  |   ^   | DN[1] | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | DN[1]        |   ^   | DN[1] | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +-----------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   EnHF       (^) checked with  leading edge of 'Clk'
Beginpoint: EnHF_reg/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | EnHF_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | EnHF_reg/Q  |   ^   | EnHF  | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | EnHF        |   ^   | EnHF  | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   EnMF       (^) checked with  leading edge of 'Clk'
Beginpoint: EnMF_reg/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | EnMF_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | EnMF_reg/Q  |   ^   | EnMF  | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | EnMF        |   ^   | EnMF  | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   EnLF       (^) checked with  leading edge of 'Clk'
Beginpoint: EnLF_reg/Q (^) triggered by trailing edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time          0.000
- External Delay                4.000
+ Phase Shift                 250.000
- Uncertainty                   0.100
= Required Time               245.900
- Arrival Time                126.616
= Slack Time                  119.284
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  244.284 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |  244.284 | 
     | EnLF_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |  244.284 | 
     | EnLF_reg/Q  |   ^   | EnLF  | DFCX6_HV  | 1.616 | 126.616 |  245.900 | 
     | EnLF        |   ^   | EnLF  | vin_spc   | 0.000 | 126.616 |  245.900 | 
     +----------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin RE_reg/CP 
Endpoint:   RE_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | RE_reg/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | RE_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +--------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin FS_reg/CP 
Endpoint:   FS_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | FS_reg/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | FS_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +--------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin GD_reg[0]/CP 
Endpoint:   GD_reg[0]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | GD_reg[0]/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | GD_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +-----------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin GD_reg[1]/CP 
Endpoint:   GD_reg[1]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | GD_reg[1]/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | GD_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +-----------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin GD_reg[2]/CP 
Endpoint:   GD_reg[2]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | GD_reg[2]/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | GD_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +-----------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin NS_reg/CP 
Endpoint:   NS_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | NS_reg/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | NS_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +--------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin CE_reg/CP 
Endpoint:   CE_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | CE_reg/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | CE_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +--------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin GS_reg[0]/CP 
Endpoint:   GS_reg[0]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | GS_reg[0]/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | GS_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin GS_reg[1]/CP 
Endpoint:   GS_reg[1]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | GS_reg[1]/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | GS_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +-----------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | GS_reg[2]/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | GS_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +-----------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin GS_reg[3]/CP 
Endpoint:   GS_reg[3]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn       (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |              |       |        |          |       |  Time   |   Time   | 
     |--------------+-------+--------+----------+-------+---------+----------| 
     | Resetn       |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | GS_reg[3]/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +-----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | GS_reg[3]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +-----------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin IQ_reg/CP 
Endpoint:   IQ_reg/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn    (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |           |       |        |          |       |  Time   |   Time   | 
     |-----------+-------+--------+----------+-------+---------+----------| 
     | Resetn    |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | IQ_reg/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +--------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | IQ_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +--------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin F_reg[0]/CP 
Endpoint:   F_reg[0]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |             |       |        |          |       |  Time   |   Time   | 
     |-------------+-------+--------+----------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | F_reg[0]/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | F_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +----------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin F_reg[1]/CP 
Endpoint:   F_reg[1]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |             |       |        |          |       |  Time   |   Time   | 
     |-------------+-------+--------+----------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | F_reg[1]/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | F_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +----------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |             |       |        |          |       |  Time   |   Time   | 
     |-------------+-------+--------+----------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | F_reg[2]/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | F_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +----------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin F_reg[3]/CP 
Endpoint:   F_reg[3]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn      (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |             |       |        |          |       |  Time   |   Time   | 
     |-------------+-------+--------+----------+-------+---------+----------| 
     | Resetn      |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | F_reg[3]/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +----------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | F_reg[3]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +----------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin CapSel_reg[0]/CP 
Endpoint:   CapSel_reg[0]/RN (^) checked with trailing edge of 'Clk'
Beginpoint: Resetn           (^) triggered by  leading edge of 'Clk'
Path Groups: {default}
Analysis View: test_max
Other End Arrival Time        125.000
- Recovery                     -0.146
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time               125.046
- Arrival Time                  3.000
= Slack Time                  122.046
     Clock Rise Edge                      0.000
     + Input Delay                        3.000
     = Beginpoint Arrival Time            3.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |                  |       |        |          |       |  Time   |   Time   | 
     |------------------+-------+--------+----------+-------+---------+----------| 
     | Resetn           |   ^   | Resetn |          |       |   3.000 |  125.046 | 
     | CapSel_reg[0]/RN |   ^   | Resetn | DFCX6_HV | 0.000 |   3.000 |  125.046 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |    2.954 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 0.000 | 125.000 |    2.954 | 
     | CapSel_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.000 | 125.000 |    2.954 | 
     +---------------------------------------------------------------------------+ 

