<?xml version="1.0" encoding="utf-8" standalone="no"?>
<device schemaVersion="1.3.5" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_3_5.xsd">
  <cpu>
    <name>CM55</name>
    <displayName>Cortex-M55 (with FPU)</displayName>
    <groups>
      <group>
        <name>Core</name>
        <description>CPU registers</description>
        <size>32</size>
        <access>RW</access>
        <type>unsigned int</type>
        <registers>
          <register>
            <name>R0</name>
            <description>General purpose register 0</description>
            <Index>0</Index>
          </register>
          <register>
            <name>R1</name>
            <description>General purpose register 1</description>
            <Index>1</Index>
          </register>
          <register>
            <name>R2</name>
            <description>General purpose register 2</description>
            <Index>2</Index>
          </register>
          <register>
            <name>R3</name>
            <description>General purpose register 3</description>
            <Index>3</Index>
          </register>
          <register>
            <name>R4</name>
            <description>General purpose register 4</description>
            <Index>4</Index>
          </register>
          <register>
            <name>R5</name>
            <description>General purpose register 5</description>
            <Index>5</Index>
          </register>
          <register>
            <name>R6</name>
            <description>General purpose register 6</description>
            <Index>6</Index>
          </register>
          <register>
            <name>R7</name>
            <description>General purpose register 7</description>
            <Index>7</Index>
          </register>
          <register>
            <name>R8</name>
            <description>General purpose register 8</description>
            <Index>8</Index>
          </register>
          <register>
            <name>R9</name>
            <description>General purpose register 9</description>
            <Index>9</Index>
          </register>
          <register>
            <name>R10</name>
            <description>General purpose register 10</description>
            <Index>10</Index>
          </register>
          <register>
            <name>R11</name>
            <description>General purpose register 11</description>
            <Index>11</Index>
          </register>
          <register>
            <name>R12</name>
            <description>General purpose register 12</description>
            <Index>12</Index>
          </register>
          <register>
            <name>R13</name>
            <AliasName>SP</AliasName>
            <displayName>R13 (SP)</displayName>
            <description>Stack pointer</description>
            <Index>13</Index>
          </register>
          <register>
            <name>R14</name>
            <AliasName>LR</AliasName>
            <displayName>R14 (LR)</displayName>
            <description>Link register</description>
            <Index>14</Index>
          </register>
          <register>
            <name>R15</name>
            <AliasName>PC</AliasName>
            <displayName>R15 (PC)</displayName>
            <description>Program counter</description>
            <Index>15</Index>
          </register>
          <register>
            <name>xPSR</name>
            <description>Program status register</description>
            <Index>16</Index>
            <fields>
              <field>
                <name>N</name>
                <description>Negative flag</description>
                <bitOffset>31</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>Z</name>
                <description>Zero flag</description>
                <bitOffset>30</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>C</name>
                <description>Carry flag</description>
                <bitOffset>29</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>V</name>
                <description>Overflow flag</description>
                <bitOffset>28</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>Q</name>
                <description>DSP overflow and saturation flag</description>
                <bitOffset>27</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>T</name>
                <description>Thumb state bit</description>
                <bitOffset>24</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
              <field>
                <name>GE</name>
                <description>Greater than or equal flags</description>
                <bitOffset>16</bitOffset>
                <bitWidth>4</bitWidth>
              </field>
              <field>
                <name>IT/ICI/ECI HighBits</name>
                <description>Interruptible-continuable instruction bits (high bits)</description>
                <bitOffset>25</bitOffset>
                <bitWidth>2</bitWidth>
              </field>
              <field>
                <name>IT/ICI/ECI LowBits</name>
                <description>Interruptible-continuable instruction bits (low bits)</description>
                <bitOffset>10</bitOffset>
                <bitWidth>6</bitWidth>
              </field>
              <field>
                <name>Exception Number</name>
                <description>Interrupt service routine number</description>
                <bitOffset>0</bitOffset>
                <bitWidth>9</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>MSP</name>
            <description>Main stack pointer</description>
            <Index>17</Index>
          </register>
          <register>
            <name>PSP</name>
            <description>Process stack pointer</description>
            <Index>18</Index>
          </register>
          <register>
            <name>Control</name>
            <description>Control register</description>
            <Index>27</Index>
            <fields>
              <field>
                <name>SFPA</name>
                <description>Indicates that the floating-point registers contain active state that belongs to the Secure state</description>
                <bitOffset>3</bitOffset>
                <bitWidth>1</bitWidth>
                <enumeratedValues>
                  <enumeratedValue>
                    <value>0</value>
                    <description>The floating-point registers do not contain state that belongs to the Secure state</description>
                  </enumeratedValue>
                  <enumeratedValue>
                    <value>1</value>
                    <description>The floating-point registers contain state that belongs to the Secure state</description>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FPCA</name>
                <description>Indicates whether floating-point context is active</description>
                <bitOffset>2</bitOffset>
                <bitWidth>1</bitWidth>
                <enumeratedValues>
                  <enumeratedValue>
                    <value>0</value>
                    <description>No floating-point context active</description>
                  </enumeratedValue>
                  <enumeratedValue>
                    <value>1</value>
                    <description>Floating-point context active</description>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>SPSEL</name>
                <description>Defines the currently active stack pointer</description>
                <bitOffset>1</bitOffset>
                <bitWidth>1</bitWidth>
                <enumeratedValues>
                  <enumeratedValue>
                    <value>0</value>
                    <description>MSP is the current stack pointer</description>
                  </enumeratedValue>
                  <enumeratedValue>
                    <value>1</value>
                    <description>PSP is the current stack pointer</description>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>nPRIV</name>
                <description>Defines the Thread mode privilege level</description>
                <bitOffset>0</bitOffset>
                <bitWidth>1</bitWidth>
                <enumeratedValues>
                  <enumeratedValue>
                    <value>0</value>
                    <description>Privileged</description>
                  </enumeratedValue>
                  <enumeratedValue>
                    <value>1</value>
                    <description>Unprivileged</description>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>BasePri</name>
            <description>Base priority mask register</description>
            <Index>25</Index>
            <fields>
              <field>
                <name>BASEPRI</name>
                <description>Change the priority level that is required for exception preemption</description>
                <bitOffset>0</bitOffset>
                <bitWidth>8</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>FaultMask</name>
            <description>Fault mask register</description>
            <Index>26</Index>
            <fields>
              <field>
                <name>FM</name>
                <description>Prevent the activation of all exceptions with configurable priority and also some exceptions with fixed priority</description>
                <bitOffset>16</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>PriMask</name>
            <description>Priority mask register</description>
            <Index>24</Index>
            <fields>
              <field>
                <name>PM</name>
                <description>Disable interrupts by preventing activation of all exceptions with configurable priority</description>
                <bitOffset>0</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>MSPLIM</name>
            <description>Main stack limit register</description>
            <Index>86</Index>
          </register>
          <register>
            <name>PSPLIM</name>
            <description>Process stack limit register</description>
            <Index>87</Index>
          </register>
        </registers>
      </group>
      <group>
        <name>Core_S</name>
        <description>Secure CPU registers</description>
        <size>32</size>
        <access>RW</access>
        <type>unsigned int</type>
        <registers>
          <register>
            <name>Control_S</name>
            <description>Banked secure control register</description>
            <Index>84</Index>
            <fields>
              <field>
                <name>SFPA</name>
                <description>Indicates that the floating-point registers contain active state that belongs to the Secure state</description>
                <bitOffset>3</bitOffset>
                <bitWidth>1</bitWidth>
                <enumeratedValues>
                  <enumeratedValue>
                    <value>0</value>
                    <description>The floating-point registers do not contain state that belongs to the Secure state</description>
                  </enumeratedValue>
                  <enumeratedValue>
                    <value>1</value>
                    <description>The floating-point registers contain state that belongs to the Secure state</description>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FPCA</name>
                <description>Indicates whether floating-point context is active</description>
                <bitOffset>2</bitOffset>
                <bitWidth>1</bitWidth>
                <enumeratedValues>
                  <enumeratedValue>
                    <value>0</value>
                    <description>No floating-point context active</description>
                  </enumeratedValue>
                  <enumeratedValue>
                    <value>1</value>
                    <description>Floating-point context active</description>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>SPSEL</name>
                <description>Defines the currently active stack pointer</description>
                <bitOffset>1</bitOffset>
                <bitWidth>1</bitWidth>
                <enumeratedValues>
                  <enumeratedValue>
                    <value>0</value>
                    <description>MSP is the current stack pointer</description>
                  </enumeratedValue>
                  <enumeratedValue>
                    <value>1</value>
                    <description>PSP is the current stack pointer</description>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>nPRIV</name>
                <description>Defines the Thread mode privilege level</description>
                <bitOffset>0</bitOffset>
                <bitWidth>1</bitWidth>
                <enumeratedValues>
                  <enumeratedValue>
                    <value>0</value>
                    <description>Privileged</description>
                  </enumeratedValue>
                  <enumeratedValue>
                    <value>1</value>
                    <description>Unprivileged</description>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>BasePri_S</name>
            <description>Banked secure base priority mask register</description>
            <Index>82</Index>
            <fields>
              <field>
                <name>BASEPRI</name>
                <description>change the priority level that is required for exception preemption</description>
                <bitOffset>0</bitOffset>
                <bitWidth>8</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>FaultMask_S</name>
            <description>Banked secure fault mask register</description>
            <Index>83</Index>
            <fields>
              <field>
                <name>FaultMask</name>
                <description>Prevent the activation of all exceptions except for NMI #####</description>
                <bitOffset>16</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>PriMask_S</name>
            <description>Banked secure priority mask register</description>
            <Index>81</Index>
            <fields>
              <field>
                <name>PM</name>
                <description>Disable interrupts by preventing activation of all exceptions with configurable priority</description>
                <bitOffset>0</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>MSP_S</name>
            <displayName>MSP_S</displayName>
            <description>Banked secure main stack pointer</description>
            <Index>68</Index>
          </register>
          <register>
            <name>PSP_S</name>
            <displayName>PSP_S</displayName>
            <description>Banked secure process stack pointer</description>
            <Index>69</Index>
          </register>
          <register>
            <name>MSPLIM_S</name>
            <description>Banked secure main stack limit register</description>
            <Index>70</Index>
          </register>
          <register>
            <name>PSPLIM_S</name>
            <description>Banked secure process stack limit register</description>
            <Index>71</Index>
          </register>

        </registers>
      </group>
      <group>
        <name>Core_NS</name>
        <description>Non-Secure CPU registers</description>
        <size>32</size>
        <access>RW</access>
        <type>unsigned int</type>
        <registers>
          <register>
            <name>Control_NS</name>
            <description>Banked non-secure control register</description>
            <Index>79</Index>
            <fields>
              <field>
                <name>SFPA</name>
                <description>Indicates that the floating-point registers contain active state that belongs to the Secure state</description>
                <bitOffset>3</bitOffset>
                <bitWidth>1</bitWidth>
                <enumeratedValues>
                  <enumeratedValue>
                    <value>0</value>
                    <description>The floating-point registers do not contain state that belongs to the Secure state</description>
                  </enumeratedValue>
                  <enumeratedValue>
                    <value>1</value>
                    <description>The floating-point registers contain state that belongs to the Secure state</description>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>FPCA</name>
                <description>Indicates whether floating-point context is active</description>
                <bitOffset>2</bitOffset>
                <bitWidth>1</bitWidth>
                <enumeratedValues>
                  <enumeratedValue>
                    <value>0</value>
                    <description>No floating-point context active</description>
                  </enumeratedValue>
                  <enumeratedValue>
                    <value>1</value>
                    <description>Floating-point context active</description>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>SPSEL</name>
                <description>Defines the currently active stack pointer</description>
                <bitOffset>1</bitOffset>
                <bitWidth>1</bitWidth>
                <enumeratedValues>
                  <enumeratedValue>
                    <value>0</value>
                    <description>MSP is the current stack pointer</description>
                  </enumeratedValue>
                  <enumeratedValue>
                    <value>1</value>
                    <description>PSP is the current stack pointer</description>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
              <field>
                <name>nPRIV</name>
                <description>Defines the Thread mode privilege level</description>
                <bitOffset>0</bitOffset>
                <bitWidth>1</bitWidth>
                <enumeratedValues>
                  <enumeratedValue>
                    <value>0</value>
                    <description>Privileged</description>
                  </enumeratedValue>
                  <enumeratedValue>
                    <value>1</value>
                    <description>Unprivileged</description>
                  </enumeratedValue>
                </enumeratedValues>
              </field>
            </fields>
          </register>
          <register>
            <name>BasePri_NS</name>
            <description>Banked non-secure base priority mask register #####</description>
            <Index>77</Index>
            <fields>
              <field>
                <name>BASEPRI</name>
                <description>Change the priority level that is required for exception preemption</description>
                <bitOffset>0</bitOffset>
                <bitWidth>8</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>FaultMask_NS</name>
            <description>Banked non-secure fault mask register</description>
            <Index>78</Index>
            <fields>
              <field>
                <name>FaultMask</name>
                <description>Prevent the activation of all exceptions except for NMI #####</description>
                <bitOffset>16</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>PriMask_NS</name>
            <description>Banked non-secure priority mask register</description>
            <Index>76</Index>
            <fields>
              <field>
                <name>PM</name>
                <description>Disable interrupts by preventing activation of all exceptions with configurable priority</description>
                <bitOffset>0</bitOffset>
                <bitWidth>1</bitWidth>
              </field>
            </fields>
          </register>
          <register>
            <name>MSP_NS</name>
            <displayName>MSP_NS</displayName>
            <description>Banked non-secure main stack pointer</description>
            <Index>66</Index>
          </register>
          <register>
            <name>PSP_NS</name>
            <displayName>PSP_NS</displayName>
            <description>Banked non-secure process stack pointer</description>
            <Index>67</Index>
          </register>
          <register>
            <name>MSPLIM_NS</name>
            <description>Banked non-secure main stack limit register</description>
            <Index>72</Index>
          </register>
          <register>
            <name>PSPLIM_NS</name>
            <description>Banked non-secure process stack limit register</description>
            <Index>73</Index>
          </register>
        </registers>
      </group>
      <group>
        <name>Peripherals</name>
        <description>Memory-Mapped CPU Registers</description>
        <size>32</size>
        <access>RW</access>
        <type>unsigned int</type>
        <peripherals>
          <peripheral>
            <name>NVIC</name>
            <description>Nested Vectored Interrupt Controller</description>
            <groupName></groupName>
            <baseAddress>0xE000E100</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0xF00</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Interrupt Set Enable Register %s</name>
                <displayName>NVIC_ISER_%s</displayName>
                <description>Enables, or reads the enable state of a group of interrupts</description>
                <addressOffset>0x0</addressOffset>
                <dim>16</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SETENA_%s</name>
                    <description>Interrupt set-enable bits. For SETENA[m] in NVIC_ISERn, allows interrupt 32n+m to be accessed.</description>
                    <bitRange>[0:0]</bitRange>
                    <dim>32</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>On reads, interrupt disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>On reads, interrupt enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Clear Enable Register %s</name>
                <displayName>NVIC_ICER_%s</displayName>
                <description>Clears, or reads the enable state of, a group of registers</description>
                <addressOffset>0x80</addressOffset>
                <dim>16</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CLRENA_%s</name>
                    <description>Interrupt clear-enable bits. For SETENA[m] in NVIC_ICERn, allows interrupt 32n+m to be accessed.</description>
                    <bitRange>[0:0]</bitRange>
                    <dim>32</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>On reads, interrupt disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>On reads, interrupt enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Set-Pending Register %s</name>
                <displayName>NVIC_ISPR_%s</displayName>
                <description>For a group of interrupts, changes interrupt status to pending, or shows the current pending status</description>
                <addressOffset>0x100</addressOffset>
                <dim>16</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SETPEND_%s</name>
                    <description>Interrupt set-pending bits. For SETPEND[m] in NVIC_ISPRn, allows interrupt 32n + m to be accessed.</description>
                    <bitRange>[0:0]</bitRange>
                    <dim>32</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>On reads, interrupt is not pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>On reads, interrupt is pending</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Clear Pending Register %s</name>
                <displayName>NVIC_ICPR_%s</displayName>
                <description>For a group of interrupts, clears the interrupt pending status, or shows the current pending status</description>
                <addressOffset>0x180</addressOffset>
                <dim>16</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CLRPEND_%s</name>
                    <description>Interrupt clear-pending bits. Clears the pending state of interrupt (m+(32*n)), or shows whether the state of the interrupt is pending</description>
                    <bitRange>[0:0]</bitRange>
                    <dim>32</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>On reads, interrupt is not pending</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>On reads, interrupt is pending; on writes, clear pending state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Active Bit Register %s</name>
                <displayName>NVIC_IABR_%s</displayName>
                <description>For a group of interrupts, shows whether each interrupt is active</description>
                <addressOffset>0x200</addressOffset>
                <dim>16</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>ACTIVE_%s</name>
                    <description>For ACTIVE[m] in NVIC_IABRn, indicates the active state for interrupt 32n+m.</description>
                    <bitRange>[0:0]</bitRange>
                    <dim>32</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Interrupt not active</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Interrupt active</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Targete Non-Secure Register %s</name>
                <displayName>NVIC_ITNS_%s</displayName>
                <description>For a group of interrupts, specifies or reads whether each interrupt targets non-secure or secure state</description>
                <addressOffset>0x280</addressOffset>
                <dim>16</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>ITNS_%s</name>
                    <description>For ITNS[m] in NVIC_ITNSn, this field indicates and allows modification of the target Security state for interrupt 32n+m.</description>
                    <bitRange>[0:0]</bitRange>
                    <dim>32</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Interrupt targets secure state</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Interrupt targets non-secure state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Priority Register %s</name>
                <displayName>NVIC_IPR_%s</displayName>
                <description>Sets or reads interrupt priorities</description>
                <addressOffset>0x300</addressOffset>
                <dim>120</dim>
                <dimIncrement>4</dimIncrement>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PRI_N3</name>
                    <description>For register NVIC_IPRn, priority of interrupt number 4n+3</description>
                    <bitRange>[31:24]</bitRange>
                  </field>
                  <field>
                    <name>PRI_N2</name>
                    <description>For register NVIC_IPRn, priority of interrupt number 4n+2</description>
                    <bitRange>[23:16]</bitRange>
                  </field>
                  <field>
                    <name>PRI_N1</name>
                    <description>For register NVIC_IPRn, priority of interrupt number 4n+1</description>
                    <bitRange>[15:8]</bitRange>
                  </field>
                  <field>
                    <name>PRI_N0</name>
                    <description>For register NVIC_IPRn, priority of interrupt number 4n</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Software Trigger Interrupt Register</name>
                <displayName>STIR</displayName>
                <description>Write to the STIR to generate an interrupt from software.</description>
                <addressOffset>0xE00</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>INTID</name>
                    <description>Interrupt ID of the interrupt to trigger, in the range 0-479.</description>
                    <bitRange>[0:8]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>SCB</name>
            <description>System Control Block</description>
            <groupName></groupName>
            <baseAddress>0xE000ECFC</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x90</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Revision ID Register</name>
                <displayName>REVIDR</displayName>
                <description>Provides additional implementation-specific minor revision that can be interpreted with the CPUID register</description>
                <addressOffset>0x0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>IMPLEMENTATION_SPECIFIC</name>
                    <description>Implementation-specific minor revision information that can be interpreted with the CPUID register.</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>CPUID Base Register</name>
                <displayName>CPUID</displayName>
                <description>Contains the processor part number, version, and implementation information</description>
                <addressOffset>0x4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>Implementer</name>
                    <description>Implementer code</description>
                    <bitRange>[31:24]</bitRange>
                  </field>
                  <field>
                    <name>Variant</name>
                    <description>Variant number, the n value in the rnpm product revision identifier</description>
                    <bitRange>[23:20]</bitRange>
                  </field>
                  <field>
                    <name>Architecture</name>
                    <description>Reads as 0xF</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>15</value>
                        <description>Armv8.1-M with Main Extension</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PartNo</name>
                    <description>Part number of the processor</description>
                    <bitRange>[15:4]</bitRange>
                  </field>
                  <field>
                    <name>Revision</name>
                    <description>Revision number, the m value in the rnpm product revision identifier</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Interrupt Control and State Register</name>
                <displayName>ICSR</displayName>
                <description>Provides a set-pending bit for the non-maskable interrupt exception, and set-pending and clear-pending bits for the PendSV and SysTick exceptions</description>
                <addressOffset>0x8</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PENDNMISET</name>
                    <description>On writes, makes the NMI exception pending</description>
                    <bitRange>[31:31]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>On writes, ignored; on reads, NMI exception is not pending</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>On writes, Changes NMI exception state to pending; on reads, NMI exception is pending</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDNMICLR</name>
                    <description>Pend NMI clear bit (write-only)</description>
                    <bitRange>[30:30]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No effect</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Clear pending status</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDSVSET</name>
                    <description>PendSV set-pending bit</description>
                    <bitRange>[28:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>On writes, ignored; on reads, PendSV exception is not pending</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>On writes, Changes PendSV exception state to pending; on reads, PendSV exception is pending</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDSVCLR</name>
                    <description>PendSV clear-pending bit (write-only)</description>
                    <bitRange>[27:27]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No effect</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Clear pending status</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDSTSET</name>
                    <description>SysTick exception set-pending bit</description>
                    <bitRange>[26:26]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>On writes, ignored; on reads, SysTick exception is not pending</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>On writes, Changes SysTick exception state to pending; on reads, SysTick exception is pending</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDSTCLR</name>
                    <description>SysTick exception clear-pending bit</description>
                    <bitRange>[25:25]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No effect</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Clear pending status</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ISRPREEMPT</name>
                    <description>Indicates whether a pending exception is handled on exit from debug state.</description>
                    <bitRange>[23:23]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Pending exception is not handled on exit from debug state</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Pending exception is handled on exit from debug state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ISRPENDING</name>
                    <description>Interrupt pending flag, excluding NMI and Faults</description>
                    <bitRange>[22:22]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Interrupt not pending</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Interrupt pending</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VECTPENDING</name>
                    <description>Indicates the exception number of the highest priority pending enabled exception</description>
                    <bitRange>[20:12]</bitRange>
                  </field>
                  <field>
                    <name>RETTOBASE</name>
                    <description>Indicates whether there are pre-empted active exceptions</description>
                    <bitRange>[11:11]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>There are pre-empted active exceptions to execute</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>There are no active exceptions, or the currently executing exception is the only active exception</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VECTACTIVE</name>
                    <description>Contains the active exception number</description>
                    <bitRange>[8:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Vector Table Offset Register</name>
                <displayName>VTOR</displayName>
                <description>Indicates the offset of the vector table base address from memory address 0x00000000</description>
                <addressOffset>0xC</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>TBLOFF</name>
                    <description>Bits[31:7] of the vector table address</description>
                    <bitRange>[31:7]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Application Interrupt and Reset Control Register</name>
                <displayName>AIRCR</displayName>
                <description>Sets or returns interrupt control data</description>
                <addressOffset>0x10</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>VECTKEY/VECTKEYSTAT</name>
                    <description>Register key. Reads as 0x0FA05, On writes, write 0x5FA to VECTKEY, otherwise the write is ignored.</description>
                    <bitRange>[31:16]</bitRange>
                  </field>
                  <field>
                    <name>ENDIANNESS</name>
                    <description>Data endianness</description>
                    <bitRange>[15:15]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Little endian</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Big endian</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PRIS</name>
                    <description>Prioritize Secure exceptions</description>
                    <bitRange>[14:14]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Priority ranges of Secure and Non-secure exceptions are identical</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Non-secure exceptions are de-prioritized</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BFHFNMINS</name>
                    <description>BusFault, HardFault, and NMI Non-secure enable</description>
                    <bitRange>[13:13]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>BusFault, HardFault, and NMI are Secure</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>BusFault and NMI are Non-secure and exceptions can target Non-secure HardFault</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PRIGROUP</name>
                    <description>Interrupt priority grouping</description>
                    <bitRange>[10:8]</bitRange>
                  </field>
                  <field>
                    <name>SYSRESETREQS</name>
                    <description>System reset request, Secure state only</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>SYSRESETREQ functionality is available to both Security states</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>SYSRESETREQ functionality is only available to Secure state</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SYSRESETREQ</name>
                    <description>System Reset Request</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Do not request a reset</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Request reset</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VECTCLRACTIVE</name>
                    <description>Reserved for Debug use. This bit reads as 0. When writing to the register you must write 0 to this bit, otherwise behavior is UNPREDICTABLE</description>
                    <bitRange>[1:1]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>System Control Register</name>
                <displayName>SCR</displayName>
                <description>Controls features of entry to and exit from low-power state</description>
                <addressOffset>0x14</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SEVONPEND</name>
                    <description>Determines whether an interrupt assigned to the same Security state as the SEVONPEND bit transitioning from inactive state to pending state generates a wakeup event</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Transitions from inactive to pending are not wakeup events</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Transitions from inactive to pending are wakeup events</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SLEEPDEEPS</name>
                    <description>Controls whether the SLEEPDEEP bit is only accessible from the Secure state</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The SLEEPDEEP bit accessible from both Security states</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The SLEEPDEEP bit behaves as RAZ/WI when accessed from the Non-secure state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SLEEPDEEP</name>
                    <description>Indicates whether the processor uses sleep or deep sleep as its low-power mode</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Sleep</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Deep sleep</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SLEEPONEXIT</name>
                    <description>Indicates sleep-on-exit when returning from Handler mode to Thread mode</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Do not sleep when returning to Thread mode</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Enter sleep, or deep sleep, on return from an ISR</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Configuration and Control Register</name>
                <displayName>CCR</displayName>
                <description>indicates some aspects of the behavior of the processor</description>
                <addressOffset>0x18</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>TRD</name>
                    <description>Thread reentrancy disabled</description>
                    <bitRange>[20:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Integrity signature checking not performed</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Integrity signature checking performed</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LOB</name>
                    <description>Loop and branch info cache enable</description>
                    <bitRange>[19:19]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Branch cache disabled for the selected Security state</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Branch cache enabled for the selected Security state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>IC</name>
                    <description>Instruction cache enable</description>
                    <bitRange>[17:17]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Instruction caches disabled for the selected Security state</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Instruction caches enabled for the selected Security state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DC</name>
                    <description>Data cache enable</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Data caching disabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Data caching enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>STKOFHFNMIGN</name>
                    <description>Controls the effect of a stack limit violation while executing at a requested priority less than 0</description>
                    <bitRange>[10:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Stack limit faults not ignored</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Stack limit faults at requested priorities of less than 0 ignored</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BFHFNMIGN</name>
                    <description>Determines the effect of precise bus faults on handlers running at a requested priority less than 0</description>
                    <bitRange>[8:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Precise bus faults are not ignored</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Precise bus faults at requested priorities of less than 0 are ignored</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DIV_0_TRP</name>
                    <description>Divide by zero trap. Controls the generation of a DIVBYZERO UsageFault when attempting to perform integer division by zero.</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Trapping disabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Trapping enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>UNALIGN_TRP</name>
                    <description>Controls the trapping of unaligned word or halfword accesses</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Trapping disabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Trapping enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>USERSETMPEND</name>
                    <description>User set main pending. Determines whether unprivileged accesses are permitted to pend interrupts from the STIR.</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Unprivileged accesses to the STIR generate a fault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Unprivileged accesses to the STIR are permitted</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>System Handler Priority Register 1</name>
                <displayName>SHPR1</displayName>
                <description>Sets or returns priority for system handlers 4-7</description>
                <addressOffset>0x1C</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PRI_7</name>
                    <description>Priority of system handler 7, SecureFault</description>
                    <bitRange>[31:24]</bitRange>
                  </field>
                  <field>
                    <name>PRI_6</name>
                    <description>Priority of system handler 6, UsageFault</description>
                    <bitRange>[23:16]</bitRange>
                  </field>
                  <field>
                    <name>PRI_5</name>
                    <description>Priority of system handler 5, BusFault</description>
                    <bitRange>[15:8]</bitRange>
                  </field>
                  <field>
                    <name>PRI_4</name>
                    <description>Priority of system handler 4, MemManage</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>System Handler Priority Register 2</name>
                <displayName>SHPR2</displayName>
                <description>Sets or returns priority for system handler 8-11</description>
                <addressOffset>0x20</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PRI_11</name>
                    <description>Priority of system handler 11, SVCall</description>
                    <bitRange>[31:24]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>System Handler Priority Register 3</name>
                <displayName>SHPR3</displayName>
                <description>Sets or returns priority for system handlers 12-15</description>
                <addressOffset>0x24</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PRI_15</name>
                    <description>Priority of system handler 15, SysTick</description>
                    <bitRange>[31:24]</bitRange>
                  </field>
                  <field>
                    <name>PRI_14</name>
                    <description>Priority of system handler 14, PendSV</description>
                    <bitRange>[23:16]</bitRange>
                  </field>
                  <field>
                    <name>PRI_12</name>
                    <description>Priority of system handler 12, DebugMonitor</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>System Handler Control and State Register</name>
                <displayName>SHCSR</displayName>
                <description>Enables the system handlers and indicates the pending status of the BusFault, MemManage fault, and SVC exceptions, and indicates the active status of the system handlers</description>
                <addressOffset>0x28</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>HARDFAULTPENDED</name>
                    <description>HardFault exception pended state bit, set to 1 to allow exception modification</description>
                    <bitRange>[21:21]</bitRange>
                  </field>
                  <field>
                    <name>SECUREFAULTPENDED</name>
                    <description>SecureFault exception pended state bit, set to 1 to allow exception modification</description>
                    <bitRange>[20:20]</bitRange>
                  </field>
                  <field>
                    <name>SECUREFAULTENA</name>
                    <description>RES0</description>
                    <bitRange>[19:19]</bitRange>
                  </field>
                  <field>
                    <name>USGFAULTENA</name>
                    <description>UsageFault enable</description>
                    <bitRange>[18:18]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Disable the exception</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Enable the exception</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BUSFAULTENA</name>
                    <description>BusFault enable</description>
                    <bitRange>[17:17]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Disable the exception</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Enable the exception</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MEMFAULTENA</name>
                    <description>MemManage enable</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Disable the exception</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Enable the exception</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SVCALLPENDED</name>
                    <description>SVCall pending</description>
                    <bitRange>[15:15]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>SVCall execption is not pending</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>SVCall execption is pending</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BUSFAULTPENDED</name>
                    <description>BusFault pending</description>
                    <bitRange>[14:14]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>SVCall execption is not pending</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>SVCall execption is pending</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MEMFAULTPENDED</name>
                    <description>MemManage exception pending</description>
                    <bitRange>[13:13]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>SVCall execption is not pending</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>SVCall execption is pending</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>USGFAULTPENDED</name>
                    <description>UsageFault exception pending</description>
                    <bitRange>[12:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>SVCall execption is not pending</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>SVCall execption is pending</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SYSTICKACT</name>
                    <description>SysTick exception active</description>
                    <bitRange>[11:11]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>SVCall execption is not active</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>SVCall execption is active</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PENDSVACT</name>
                    <description>PendSV exception active</description>
                    <bitRange>[10:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>PendSV exception is not active</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>PendSV exception is active</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MONITORACT</name>
                    <description>Debug monitor active</description>
                    <bitRange>[8:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>DebugMonitor not active</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>DebugMonitor is active</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SVCALLACT</name>
                    <description>SVCall active</description>
                    <bitRange>[7:7]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>SVCall is not active</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>SVCall is active</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NMIACT</name>
                    <description>NMI exception active</description>
                    <bitRange>[5:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>NMI exception is not active</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>NMI exception is active</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SECUREFAULTACT</name>
                    <description>SecureFault exception active state</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>SecureFault exception is not active</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>SecureFault exception is active</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>USGFAULTACT</name>
                    <description>UsageFault exception active</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>UsageFault exception is not active</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>UsageFault exception is active</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>HARDFAULTACT</name>
                    <description>HardFault exception active</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>HardFault exception is not active</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>HardFault exception is active</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BUSFAULTACT</name>
                    <description>BusFault exception active</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>BusFault exception is not active</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>BusFault exception is active</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MEMFAULTACT</name>
                    <description>MemManage exception active</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>MemManage exception is not active</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>MemManage exception is active</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Configurable Fault Status Register</name>
                <displayName>CFSR</displayName>
                <description>Indicates the cause of a MemManage fault, BusFault, or UsageFault</description>
                <addressOffset>0x2C</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>UsageFault</name>
                    <description>Provides information on UsageFault exceptions</description>
                    <bitRange>[31:16]</bitRange>
                  </field>
                  <field>
                    <name>BusFault</name>
                    <description>Provides information on BusFault exceptions</description>
                    <bitRange>[15:8]</bitRange>
                  </field>
                  <field>
                    <name>MemManage</name>
                    <description>Provides information on MemManage exceptions</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>MemManage Fault Status Register</name>
                <displayName>MMFSR</displayName>
                <description>Indicates the cause of memory access faults</description>
                <addressOffset>0x2C</addressOffset>
                <access>read-write</access>
                <width>8</width>
                <fields>
                  <field>
                    <name>MMARVALID</name>
                    <description>MemManage Fault Address Register (MMFAR) valid flag</description>
                    <bitRange>[7:7]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>MMFAR content not valid</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>MMFAR content valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MLSPERR</name>
                    <description>MemManage lazy state preservation error flag</description>
                    <bitRange>[5:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No MemManage fault occurred during floating-point lazy state preservation</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>A MemManage fault occurred during floating-point lazy state preservation</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MSTKERR</name>
                    <description>MemManage fault on stacking for exception entry</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No stacking fault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Stacking for an exception entry has caused one or more access violations</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MUNSTKERR</name>
                    <description>MemManage fault on unstacking for a return from exception</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No unstacking fault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Unstack for an exception return has caused one or more access violations</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DACCVIOL</name>
                    <description>Data access violation flag</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No data access violation fault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>data access violation fault occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>IACCVIOL</name>
                    <description>Instruction access violation flag</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No instruction access violation fault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Instruction acce	ss violation fault occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Bus Fault Status Register</name>
                <displayName>BFSR</displayName>
                <description>Indicate the cause of a bus access fault</description>
                <addressOffset>0x2D</addressOffset>
                <access>read-write</access>
                <width>8</width>
                <fields>
                  <field>
                    <name>BFARVALID</name>
                    <description>BusFault Address Register (BFAR) valid flag.</description>
                    <bitRange>[7:7]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>BFAR content not valid</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>BFAR content valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LSPERR</name>
                    <description>Lazy state preservation error</description>
                    <bitRange>[5:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No BusFault occurred during FP lazy state preservation</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>BusFault occurred during FP lazy state preservation</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>STKERR</name>
                    <description>BusFault on stacking for exception entry</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No stacking fault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Stacking for an exception entry has caused one or more BusFaults</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>UNSTKERR</name>
                    <description>BusFault on unstacking for a return from exception</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No unstacking fault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Unstack for an exception return has caused one or more BusFaults</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PRECISERR</name>
                    <description>Precise data bus error</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No precise data bus error</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Precise data bus error occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>IBUSERR</name>
                    <description>Instruction bus error</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No instruction bus error</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Instruction bus error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Usage Fault Status Register</name>
                <displayName>UFSR</displayName>
                <description>Indicates the cause of a UsageFault</description>
                <addressOffset>0x2E</addressOffset>
                <access>read-write</access>
                <width>16</width>
                <fields>
                  <field>
                    <name>DIVBYZERO</name>
                    <description>Divide by zero flag. Sticky flag indicating whether an integer division by zero error has occurred.</description>
                    <bitRange>[9:9]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>UNALIGNED</name>
                    <description>Unaligned access flag. Sticky flag indicating whether an unaligned access error has occurred.</description>
                    <bitRange>[8:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>STKOF</name>
                    <description>Stack overflow flag. Sticky flag indicating whether a stack overflow error has occurred.</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NOCP</name>
                    <description>No coprocessor flag. Sticky flag indicating whether a coprocessor disabled or not present error has occurred.</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>INVPC</name>
                    <description>Invalid PC flag. Sticky flag indicating whether an integrity check error has occurred.</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>INVSTATE</name>
                    <description>Invalid state flag. Sticky flag indicating whether an EPSR.T or EPSR.IT validity error has occurred.</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>UNDEFINSTR</name>
                    <description>Undefined instruction flag. Sticky flag indicating whether an undefined instruction error has occurred.</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>HardFault Status Register</name>
                <displayName>HFSR</displayName>
                <description>Gives information about events that activate the HardFault handler</description>
                <addressOffset>0x30</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>DEBUGEVT</name>
                    <description>Reserved for Debug use. When writing to the register you must write 1 to this bit, otherwise behavior is unpredictable.</description>
                    <bitRange>[31:31]</bitRange>
                  </field>
                  <field>
                    <name>FORCED</name>
                    <description>Indicates a forced HardFault, generated by escalation of a fault with configurable priority that cannot be handled, either because of priority or because it is disabled</description>
                    <bitRange>[30:30]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No forced HardFault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Forced HardFault</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VECTTBL</name>
                    <description>Indicates a HardFault on a vector table read during exception processing</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No HardFault on vector table read</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>HardFault on vector table read</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>MemManage Fault Address Register</name>
                <displayName>MMFAR</displayName>
                <description>Shows the address of the memory location that caused a Memory Protection Unit (MPU) fault</description>
                <addressOffset>0x38</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>BusFault Address Register</name>
                <displayName>BFAR</displayName>
                <description>Shows the address associated with a precise data access BusFault</description>
                <addressOffset>0x3C</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>Auxiliary Fault Status Register</name>
                <displayName>AFSR</displayName>
                <description>provides fault status information</description>
                <addressOffset>0x40</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>IITCM</name>
                    <description>Imprecise fault on ITCM interface</description>
                    <bitOffset>0</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IDTCM</name>
                    <description>Imprecise fault on DTCM interface</description>
                    <bitOffset>1</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IPAHB</name>
                    <description>Imprecise fault on P-AHB interface</description>
                    <bitOffset>2</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IMAXI</name>
                    <description>Imprecise fault on M-AXI interface</description>
                    <bitOffset>3</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IEPPB</name>
                    <description>Imprecise fault on EPPB interface</description>
                    <bitOffset>4</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IMAXITYPE</name>
                    <description>AXI response that caused the imprecise fault. Only valid when AFSR.IMAXI is 1.</description>
                    <bitOffset>6</bitOffset>
                    <bitWidth>1</bitWidth>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>SLVERR</description>
                        <value>1</value>
                        <description>DECERR</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>IECC</name>
                    <description>Imprecise fault caused by uncorrectable ECC error</description>
                    <bitOffset>7</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>IPOISON</name>
                    <description>Imprecise BusFault because of RPOISON</description>
                    <bitOffset>9</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PITCM</name>
                    <description>Precise fault on ITCM interface</description>
                    <bitOffset>10</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PDTCM</name>
                    <description>Precise fault on DTCM interface</description>
                    <bitOffset>11</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PPAHB</name>
                    <description>Precise fault on Peripheral AHB (P-AHB) interface</description>
                    <bitOffset>12</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PMAXI</name>
                    <description>Precise fault on M-AXI interface</description>
                    <bitOffset>13</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PEPPB</name>
                    <description>Precise fault on External Private Peripheral Bus (EPPB) interface</description>
                    <bitOffset>14</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PIPPB</name>
                    <description>Precise fault on Internal Private Peripheral Bus (EPPB) interface</description>
                    <bitOffset>15</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PMAXITYPE</name>
                    <description>AXI response that caused the precise fault. Only valid when AFSR.PMAXI is 1.</description>
                    <bitOffset>16</bitOffset>
                    <bitWidth>1</bitWidth>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>SLVERR</description>
                        <value>1</value>
                        <description>DECERR</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PECC</name>
                    <description>Precise fault caused by uncorrectable ECC error</description>
                    <bitOffset>17</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PTGU</name>
                    <description>Precise fault caused by TGU security violation</description>
                    <bitOffset>18</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>PPOISON</name>
                    <description>Precise fault caused by RPOISON or TEBRx.POISON</description>
                    <bitOffset>19</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>FITCM</name>
                    <description>Fetch fault on Instruction Tightly Coupled Memory (ITCM) interface</description>
                    <bitOffset>21</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>FDTCM</name>
                    <description>Fetch fault on Data Tightly Coupled Memory (DTCM) interface</description>
                    <bitOffset>22</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>FMAXI</name>
                    <description>Fetch fault on Master AXI (M-AXI) interface</description>
                    <bitOffset>24</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>FMAXITYPE</name>
                    <description>AXI response that caused the fetch fault. Only valid when AFSR.FMAXI is 1.</description>
                    <bitOffset>27</bitOffset>
                    <bitWidth>1</bitWidth>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>SLVERR</description>
                        <value>1</value>
                        <description>DECERR</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FECC</name>
                    <description>Fetch fault caused by uncorrectable Error Correcting Code (ECC) error</description>
                    <bitOffset>28</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>FTGU</name>
                    <description>Fetch fault caused by TCM Gate Unit (TGU) security violation</description>
                    <bitOffset>29</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                  <field>
                    <name>FPOISON</name>
                    <description>Fetch fault caused by RPOISON or TEBRx.POISON</description>
                    <bitOffset>30</bitOffset>
                    <bitWidth>1</bitWidth>
                  </field>
                </fields>
              </register>
              <register>
                <name>Processor Feature Register 0</name>
                <displayName>ID_PFR0</displayName>
                <description>Indicates the version of the Reliability, Availability, and Serviceability (RAS) extension supported</description>
                <addressOffset>0x44</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>RAS</name>
                    <description>Identifies which version of the RAS architecture is implemented</description>
                    <bitRange>[31:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Version 1</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>State1</name>
                    <description>T32 instruction set support</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>3</value>
                        <description>T32 instruction set including Thumb-2 technology is implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>State0</name>
                    <description>A32 instruction set support</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>A32 instruction set is not implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Processor Feature Register 1</name>
                <displayName>ID_PFR1</displayName>
                <description>Gives information about the programmers' model and Extensions support</description>
                <addressOffset>0x48</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>MProgMod</name>
                    <description>M-profile programmers' model</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Two-stack programmers' model</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Security</name>
                    <description>Identifies whether the Security Extension in implemented</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Security Extension is not implemented</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Security Extension implemented with state handling instructions</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Debug Feature Register 0</name>
                <displayName>ID_DFR0</displayName>
                <description>no information available</description>
                <addressOffset>0x4C</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Auxiliary Feature Register 0</name>
                <displayName>ID_AFR0</displayName>
                <description>The ID_AFR0 is fully Reserved, RES0</description>
                <addressOffset>0x50</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Memory Model Feature Register 0</name>
                <displayName>ID_MMFR0</displayName>
                <description>Gives information about the implemented memory model and memory management support</description>
                <addressOffset>0x54</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>AuxReg</name>
                    <description>Indicates support for Auxiliary Control registers</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Auxiliary Control registers are supported</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TCM</name>
                    <description>Indicates support for TCMs</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>TCMs are supported</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ShareLvl</name>
                    <description>Indicates the number of Shareability levels implemented</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Two levels of Shareability implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>OuterShr</name>
                    <description>Indicates the outermost Shareability domain implemented</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Implemented as Non-cacheable</description>
                        <value>0</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>PMSA</name>
                    <description>Indicates support for the protected memory system architecture (PMSA)</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Supports PMSAv8</description>
                        <value>4</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Memory Model Feature Register 1</name>
                <displayName>ID_MMFR1</displayName>
                <description>Gives information about the IMPLEMENTATION DEFINED memory model and memory management support. This register is Reserved, RES0.</description>
                <addressOffset>0x58</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Memory Model Feature Register 2</name>
                <displayName>ID_MMFR2</displayName>
                <description>Gives information about the implemented memory model and memory management support</description>
                <addressOffset>0x5C</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>WFIStall</name>
                    <description>Indicates the support for Wait For Interrupt (WFI) stalling</description>
                    <bitRange>[27:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>WFI has the ability to stall</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Memory Model Feature Register 3</name>
                <displayName>ID_MMFR3</displayName>
                <description>Gives information about the implemented memory model and memory management support</description>
                <addressOffset>0x60</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>BPMaint</name>
                    <description>Indicates the supported branch predictor maintenance</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Branch predictor maintenance is not supported</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CMaintSW</name>
                    <description>Indicates the supported cache maintenance operations by set/way</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Cache maintenance operations by set/way are supported</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CMaintVA</name>
                    <description>Indicates the supported cache maintenance operations by address</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Cache maintenance operations by address are supported</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Set Attribute Register 0</name>
                <displayName>ID_ISAR0</displayName>
                <description>Gives information about the implemented instruction set</description>
                <addressOffset>0x64</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>Divide</name>
                    <description>Indicates the supported divide instructions</description>
                    <bitRange>[27:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Supports SDIV and UDIV instructions</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Debug</name>
                    <description>Indicates the implemented debug instructions</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Supports BKPT instruction</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Coproc</name>
                    <description>Indicates the supported coprocessor instructions</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Coprocessor instructions are not supported, except for, floating-point or MVE</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Coprocessor instructions are supported.</description>
                        <value>4</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CmpBranch</name>
                    <description>Indicates the supported combined Compare and Branch instructions</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Supports CBNZ and CBZ instructions along with non-predicated low-overhead looping and branch future instructions. Branch future instructions behave as NOPs</description>
                        <value>3</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BitField</name>
                    <description>Indicates the supported bit field instructions</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>BFC, BFI, SBFX, and UBFX are supported</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BitCount</name>
                    <description>Indicates the supported bit count instructions</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>CLZ supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Set Attribute Register 1</name>
                <displayName>ID_ISAR1</displayName>
                <description>Gives information about the implemented instruction set</description>
                <addressOffset>0x68</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>Interwork</name>
                    <description>Indicates the implemented interworking instructions</description>
                    <bitRange>[27:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>2</value>
                        <description>BLX, BX, and loads to PC network</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Immediate</name>
                    <description>Indicates the implemented data-processing instructions with long immediates</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>2</value>
                        <description>ADDW, MOVW, MOVT, and SUBW are supported</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>IfThen</name>
                    <description>Indicates the implemented If-Then instructions</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>IT instruction supported</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Extend</name>
                    <description>Indicates the implemented Extend instructions</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Adds SXTB16, SXTAB, SXTAB16, SXTAH, UXTB16, UXTAB, UXTAB16, and UXTAH DSP Extension only</description>
                        <value>2</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Set Attribute Register 2</name>
                <displayName>ID_ISAR2</displayName>
                <description>Gives information about the implemented instruction set</description>
                <addressOffset>0x6C</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>Reversal</name>
                    <description>Indicates the implemented reversal instructions</description>
                    <bitRange>[31:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>2</value>
                        <description>REV, REV16, REVSH, and RBIT instructions are supported</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MultU</name>
                    <description>Indicates the implemented Advanced Unsigned Multiple instructions</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Adds UMAAL, DSP Extension only</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MultS</name>
                    <description>Indicates the implemented Advanced Signed Multiple instructions</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Adds all saturating and DSP signed multiplies, DSP Extension only</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Mult</name>
                    <description>Indicates the implemented additional Multiply instructions</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>2</value>
                        <description>MUL, MLA, and MLS instructions</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MultiAccessInt</name>
                    <description>Multi-access instructions. Indicates the support for interruptible multi-access instructions</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>2</value>
                        <description>LDM, STM, and CLRM instructions are continuable</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MemHint</name>
                    <description>Memory hint. Indicates the implemented memory hint instructions</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>3</value>
                        <description>PLI and PLD instructions implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LoadStore</name>
                    <description>Indicates the implemented additional load/store instructions</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Supports load-acquire, store-release, and exclusive load and store instructions</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Set Attribute Register 3</name>
                <displayName>ID_ISAR3</displayName>
                <description>Gives information about the implemented instruction set</description>
                <addressOffset>0x70</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>TrueNOP</name>
                    <description>Indicates the implemented true NOP instructions</description>
                    <bitRange>[27:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>NOP instruction and compatible hints are implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>T32Copy</name>
                    <description>Indicates the support for T32 non-flag setting MOV instructions</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Encoding T1 of MOV (register) supports copying a low register to a low register</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TabBranch</name>
                    <description>Indicates the implemented table branch instructions</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>TBB and TBH are implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SynchPrim</name>
                    <description>Used with ID_ISAR4.SynchPrim_frac to indicate the implemented synchronization primitive instructions</description>
                    <bitRange>[15:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>LDREX, STREX, LDREXB, STREXB, LDREXH, STREXH, and CLREX are implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SVC</name>
                    <description>Indicates the implemented SVC instructions</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>SVC instruction implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SIMD</name>
                    <description>Indicates the implemented SIMD instructions</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>3</value>
                        <description>SSAT, USAT, Q-bit, packed arithmetic, and GE-bits are implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Saturate</name>
                    <description>Indicates the implemented saturating instructions</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>QADD, QDADD, QDSUB, QSUB, and Q-bit implemented, DSP Extension only</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Set Attribute Register 4</name>
                <displayName>ID_ISAR4</displayName>
                <description>Gives information about the implemented instruction set</description>
                <addressOffset>0x74</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PSR_M</name>
                    <description>Indicates the implemented M-profile instructions to modify the PSRs</description>
                    <bitRange>[27:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>M-profile forms of CPS, MRS, and MSR instructions are implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SynchPrim_frac</name>
                    <description>Used in conjunction with ID_ISAR3.SynchPrim to indicate the implemented synchronization primitive instructions</description>
                    <bitRange>[23:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>LDREX, STREX, CLREX, LDREXB, LDREXH, STREXB, and STREXH instructions are implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Barrier</name>
                    <description>Indicates the implemented Barrier instructions</description>
                    <bitRange>[19:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>CSDB, DMB, DSB, ISB, PSSBB, and SSBB barrier instructions implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Writeback</name>
                    <description>Indicates the support for writeback addressing modes</description>
                    <bitRange>[11:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>All writeback addressing modes supported</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>WithShifts</name>
                    <description>Indicates the support for writeback addressing modes</description>
                    <bitRange>[7:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Support for constant shifts on load/store and other instructions</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>Unpriv</name>
                    <description>Indicates the implemented unprivileged instructions</description>
                    <bitRange>[3:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>2</value>
                        <description>LDRBT, LDRHT, LDRSBT, LDRSHT, LDRT, STRBT, STRHT, and STRT implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Set Attribute Register 5</name>
                <displayName>ID_ISAR5</displayName>
                <description>Gives information about the implemented instruction set. This register is Reserved, RES0</description>
                <addressOffset>0x78</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Cache Level ID Register</name>
                <displayName>CLIDR</displayName>
                <description>The CLIDR identifies the type of caches implemented and the level of coherency and unification</description>
                <addressOffset>0x78</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>ICB</name>
                    <description>Inner cache boundary. The Cortex-M55 processor supports inner cacheability on the bus. Therefore, this field cannot disclose any information.</description>
                    <bitRange>[31:30]</bitRange>
                  </field>
                  <field>
                    <name>LoUU</name>
                    <description>Level of Unification Uniprocessor</description>
                    <bitRange>[29:27]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No cache</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>L1 data cache or instruction cache is implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LoC</name>
                    <description>Level of Coherency</description>
                    <bitRange>[26:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No cache</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>L1 data cache or instruction cache is implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LoUIS</name>
                    <description>Level of Unification Inner Shareable</description>
                    <bitRange>[23:21]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No cache</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>L1 data cache or instruction cache is implemented</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CType_1</name>
                    <description>L1 cache type</description>
                    <bitRange>[2:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No cache</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Instruction cache only</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Data cache only</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>instruction and data caches</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Cache Type Register</name>
                <displayName>CTR</displayName>
                <description>The CTR provides information about the architecture of the caches</description>
                <addressOffset>0x80</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>Format</name>
                    <description>Cache type register format</description>
                    <bitRange>[31:29]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>4</value>
                        <description>Cache type information is provided</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CWG</name>
                    <description>Cache Write-Back Granule</description>
                    <bitRange>[27:24]</bitRange>
                  </field>
                  <field>
                    <name>ERG</name>
                    <description>Exclusives Reservation Granule</description>
                    <bitRange>[23:20]</bitRange>
                  </field>
                  <field>
                    <name>DminLine</name>
                    <description>Data cache minimum line length. Log2 of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the processor.</description>
                    <bitRange>[19:16]</bitRange>
                  </field>
                  <field>
                    <name>IminLine</name>
                    <description>Instruction cache minimum line length. Log2 of the number of words in the smallest cache line of all the instruction caches that are controlled by the processor.</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Current Cache Size ID Register</name>
                <displayName>CCSIDR</displayName>
                <description>Provides information about the architecture of the Level 1 (L1) instruction or data cache that the CSSELR selects.</description>
                <addressOffset>0x84</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>WT</name>
                    <description>Indicates support available for Write-Through</description>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Not available</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Available</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>WB</name>
                    <description>Indicates support available for Write-Back</description>
                    <bitRange>[30:30]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Not available</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Available</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>RA</name>
                    <description>Indicates support available for read allocation</description>
                    <bitRange>[29:29]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Not available</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Available</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>WA</name>
                    <description>Indicates support available for write allocation</description>
                    <bitRange>[28:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Not available</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Available</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NumSet</name>
                    <description>Indicates the number of sets</description>
                    <bitRange>[27:13]</bitRange>
                  </field>
                  <field>
                    <name>Associativity</name>
                    <description>Indicates associativity</description>
                    <bitRange>[12:3]</bitRange>
                  </field>
                  <field>
                    <name>LineSize</name>
                    <description>Indicates the number of words in each cache line</description>
                    <bitRange>[2:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>16 bytes</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>32 bytes</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Cache Size Selection Register</name>
                <displayName>CSSELR</displayName>
                <description>The CSSELR selects the current CCSIDR by specifying the cache level and the type of cache</description>
                <addressOffset>0x88</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>Level</name>
                    <description>Cache level of required cache</description>
                    <bitRange>[3:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>L1 cache</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>InD</name>
                    <description>Instruction not data bit</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>L1 data cache</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>L1 instruction cache</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Coprocessor Access Control Register</name>
                <displayName>CPACR</displayName>
                <description>Specifies the access privileges for coprocessors</description>
                <addressOffset>0x8C</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CP_%s</name>
                    <description>Coprocessor %s privilege</description>
                    <bitRange>[1:0]</bitRange>
                    <dim>8</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Access denied. Any attempted access generates a NOCP UsageFault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Privileged access only. An unprivileged access generates a NOCP UsageFault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Full access</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CP_10</name>
                    <description>CP10 Privilege. Defines the access rights for the floating-point functionality.</description>
                    <bitRange>[21:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>All accesses to the FP Extension result in NOCP UsageFault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Unprivileged accesses to the FP Extension result in NOCP UsageFault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Full access to the FP Extension</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CP_11</name>
                    <description>CP11 Privilege. The value in this field is ignored.</description>
                    <bitRange>[23:22]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Non-secure Access Control Register</name>
                <displayName>NSACR</displayName>
                <description>In an implementation with the Security Extension, the NSACR register defines the Non-secure access permissions for both the Floating-point and MVE and coprocessors CP m, bit[ m], for m = 0-7. If MVE is implemented, this register specifies the Non-secure permissions for MVE</description>
                <addressOffset>0x90</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CP_%s</name>
                    <description>Enables Non-secure access to this coprocessor</description>
                    <bitRange>[0:0]</bitRange>
                    <dim>8</dim>
                    <dimIncrement>1</dimIncrement>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Non-secure accesses to this coprocessor generate a NOCP UsageFault</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Non-secure access to this coprocessor permitted</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CP_10</name>
                    <description>Enables non-secure access to the Floating-point and MVE</description>
                    <bitRange>[10:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Non-secure accesses to the Floating-point Extension generate a NOCP UsageFault</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Non-secure access to the Floating-point and MVE permitted</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CP_11</name>
                    <description>Enables non-secure access to the Floating-point and MVE. Programming with a different value other than that used for CP10 is unpredictable.</description>
                    <bitRange>[11:1]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>ICB</name>
            <description>Implementation Control Block</description>
            <groupName></groupName>
            <baseAddress>0xE000E004</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0xC</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Interrupt Controller Type Register</name>
                <displayName>ICTR</displayName>
                <description>Provides information about the interrupt controller</description>
                <addressOffset>0x0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>INTLINESNUM_%s</name>
                    <description>The total number of interrupt lines supported by an implementation, defined in groups of 32</description>
                    <bitRange>[3:0]</bitRange>
                    <dim>2</dim>
                    <dimIncrement>16</dimIncrement>
                  </field>
                </fields>
              </register>
              <register>
                <name>Auxiliary Control Register</name>
                <displayName>ACTLR</displayName>
                <description>Allow software to control the processor features and functionality</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>DISCRITAXIRUW</name>
                    <description>Disable-Critical-AXI-Read-Under-Write</description>
                    <bitRange>[27:27]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Normal operation</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>AXI reads to Device memory and exclusive reads to shared memory are not initiated on the M-AXI read address channel until all outstanding writes on the M- AXI interface are complete</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DISGSO</name>
                    <description>Disable gather and scatter optimization for contiguous accesses</description>
                    <bitRange>[18:18]</bitRange>
                  </field>
                  <field>
                    <name>DISDI</name>
                    <description>Disable dual-issue features</description>
                    <bitRange>[17:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Full dual-issue, if DISFOLD is set to 0</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Disable dual-issue of arithmetic instructions</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Disable lane swapping</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Disable dual-issue of arithmetic instructions and lane swapping</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DISCRITAXIRUR</name>
                    <description>Disable critical AXI Read-Under-Read</description>
                    <bitRange>[15:15]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Normal operation</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>AXI reads to Device memory and exclusive reads to shared memory are not initiated on the M-AXI read address channels if there are any outstanding reads on the M-AXI</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DISITMATBFLUSH</name>
                    <description>Determines whether Instrumentation Trace Macrocell (ITM) or Data Watchpoint and Trace (DWT) ATB flush is disabled</description>
                    <bitRange>[12:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Normal operation</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>ITM or DWT ATB flush is disabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DISNWAMODE</name>
                    <description>Determines whether no write allocate mode is disabled</description>
                    <bitRange>[11:11]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Normal operation</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>No write allocate mode is disabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FPEXCODIS</name>
                    <description>Determines whether floating-point exception outputs are disabled</description>
                    <bitRange>[10:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Normal operation</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Floating-point exception outputs are disabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DISOLAP</name>
                    <description>Disable overlapping of all instructions</description>
                    <bitRange>[7:7]</bitRange>
                  </field>
                  <field>
                    <name>DISOLAPS</name>
                    <description>Disable overlapping of scalar-only instructions</description>
                    <bitRange>[6:6]</bitRange>
                  </field>
                  <field>
                    <name>DISLO</name>
                    <description>Disable low overhead loops</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Low overhead loops enabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Low overhead loops disabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DISFOLD</name>
                    <description>Determines whether dual-issue functionality is disabled</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Normal operation</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Dual-issue functionality is disabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DISMCYCINT</name>
                    <description>Disables interruption of multi-cycle instructions</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Normal operation</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Disables interruption of multi-cycle instructions</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Coprocessor Power Control Register</name>
                <displayName>CPPWR</displayName>
                <description>Specifies whether coprocessors are permitted to enter a non-retentive power state</description>
                <addressOffset>0x8</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SUS11</name>
                    <description>If the value of this bit is not programmed to the same value as the SUS10 field, then the value is unknown.</description>
                    <bitRange>[23:23]</bitRange>
                  </field>
                  <field>
                    <name>SU11</name>
                    <description>If the value of this bit is not programmed to the same value as the SU10 field, then the value is unknown.</description>
                    <bitRange>[22:22]</bitRange>
                  </field>
                  <field>
                    <name>SUS10</name>
                    <description>This bit indicates and allows modification of whether the SU10 field can be modified from Non-secure state.</description>
                    <bitRange>[21:21]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The SU10 field is accessible from both Security states</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The SU10 field is only accessible from the Secure state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SU10</name>
                    <description>This bit indicates and allows modification of whether the state associated with the floating-point and M-profile Vector Extension (MVE) functionality is permitted to become UNKNOWN.</description>
                    <bitRange>[20:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The floating-point and M-profile Vector Extension (MVE) state is not permitted to become unknown</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The floating-point and M-profile Vector Extension (MVE) state is permitted to become unknown</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SUS7</name>
                    <description>This field indicates and allows modification of whether the SU7 field can be modified from Non-secure state</description>
                    <bitRange>[15:15]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The SU7 field is accessible from both Security states</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The SU7 field is only accessible from the Secure state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SU7</name>
                    <description>This field indicates and allows modification of whether the state associated with coprocessor 7 is permitted to become unknown</description>
                    <bitRange>[14:14]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The coprocessor state is not permitted to become unknown</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The coprocessor state is permitted to become unknown</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SUS6</name>
                    <description>This field indicates and allows modification of whether the SU6 field can be modified from Non-secure state</description>
                    <bitRange>[13:13]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The SU6 field is accessible from both Security states</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The SU6 field is only accessible from the Secure state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SU6</name>
                    <description>This field indicates and allows modification of whether the state associated with coprocessor 6 is permitted to become unknown</description>
                    <bitRange>[12:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The coprocessor state is not permitted to become unknown</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The coprocessor state is permitted to become unknown</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SUS5</name>
                    <description>This field indicates and allows modification of whether the SU5 field can be modified from Non-secure state</description>
                    <bitRange>[11:11]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The SU5 field is accessible from both Security states</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The SU5 field is only accessible from the Secure state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SU5</name>
                    <description>This field indicates and allows modification of whether the state associated with coprocessor 5 is permitted to become unknown</description>
                    <bitRange>[10:10]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The coprocessor state is not permitted to become unknown</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The coprocessor state is permitted to become unknown</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SUS4</name>
                    <description>This field indicates and allows modification of whether the SU4 field can be modified from Non-secure state</description>
                    <bitRange>[9:9]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The SU4 field is accessible from both Security states</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The SU4 field is only accessible from the Secure state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SU4</name>
                    <description>This field indicates and allows modification of whether the state associated with coprocessor 4 is permitted to become unknown</description>
                    <bitRange>[8:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The coprocessor state is not permitted to become unknown</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The coprocessor state is permitted to become unknown</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SUS3</name>
                    <description>This field indicates and allows modification of whether the SU3 field can be modified from Non-secure state</description>
                    <bitRange>[7:7]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The SU3 field is accessible from both Security states</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The SU3 field is only accessible from the Secure state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SU3</name>
                    <description>This field indicates and allows modification of whether the state associated with coprocessor 3 is permitted to become unknown</description>
                    <bitRange>[6:6]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The coprocessor state is not permitted to become unknown</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The coprocessor state is permitted to become unknown</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SUS2</name>
                    <description>This field indicates and allows modification of whether the SU2 field can be modified from Non-secure state</description>
                    <bitRange>[5:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The SU2 field is accessible from both Security states</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The SU2 field is only accessible from the Secure state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SU2</name>
                    <description>This field indicates and allows modification of whether the state associated with coprocessor 2 is permitted to become unknown</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The coprocessor state is not permitted to become unknown</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The coprocessor state is permitted to become unknown</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SUS1</name>
                    <description>This field indicates and allows modification of whether the SU1 field can be modified from Non-secure state</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The SU1 field is accessible from both Security states</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The SU1 field is only accessible from the Secure state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SU1</name>
                    <description>This field indicates and allows modification of whether the state associated with coprocessor 1 is permitted to become unknown</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The coprocessor state is not permitted to become unknown</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The coprocessor state is permitted to become unknown</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SUS0</name>
                    <description>This field indicates and allows modification of whether the SU0 field can be modified from Non-secure state</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The SU0 field is accessible from both Security states</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The SU0 field is only accessible from the Secure state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SU0</name>
                    <description>This field indicates and allows modification of whether the state associated with coprocessor 0 is permitted to become unknown</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>The coprocessor state is not permitted to become unknown</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The coprocessor state is permitted to become unknown</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>SYSTICK</name>
            <description>SysTick Timer</description>
            <groupName></groupName>
            <baseAddress>0xE000E010</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x10</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>SysTick Control and Status Register</name>
                <displayName>SYST_CSR</displayName>
                <description>Controls and provides status date for the SysTick timer</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>COUNTFLAG</name>
                    <description>Returns 1 if timer counted to 0 since the last read of this register</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Timer has not counted to 0</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Timer has counted to 0</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CLKSOURCE</name>
                    <description>Selects the SysTick timer clock source</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>External reference clock</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Processor clock</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TICKINT</name>
                    <description>Enables SysTick exception request</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Counting down to zero does not assert the SysTick exception request</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Counting down to zero asserts the SysTick exception request</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ENABLE</name>
                    <description>Enables the counter</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Counter disabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Counter enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>SysTick Reload Value Register</name>
                <displayName>SYST_RVR</displayName>
                <description>Specifies the SysTick timer counter reload value</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>RELOAD</name>
                    <description>Value to load into the SYST_CVR when the counter is enabled and when it reaches 0</description>
                    <bitRange>[23:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SysTick Current Value Register</name>
                <displayName>SYST_CVR</displayName>
                <description>Contains the current value of the SysTick counter</description>
                <addressOffset>0x8</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>CURRENT</name>
                    <description>Current value of the SysTick counter. A write of any value clears the field to 0, and also clears the SYST_CSR.COUNTFLAG bit to 0.</description>
                    <bitRange>[23:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>SysTick Calibration value Register</name>
                <displayName>SYST_CALIB</displayName>
                <description>Indicates the SysTick calibration value and parameters for the selected Security state</description>
                <addressOffset>0xC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>NOREF</name>
                    <description>Indicates whether the device provides a reference clock to the processor</description>
                    <bitRange>[31:31]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Reference clock provided</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>No reference clock provided</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SKEW</name>
                    <description>Indicates whether the TENMS value is exact</description>
                    <bitRange>[30:30]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>TENMS value is exact</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>TENMS value is inexact, and has a rounding error of +/- 0.5 of one LSB</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TENMS</name>
                    <description>Reload value for 10ms (100Hz) timing, subject to system clock skew errors. If the value reads as zero, the calibration value is not known.</description>
                    <bitRange>[23:0]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>CMO</name>
            <description>Cache Maintenance Operations</description>
            <groupName></groupName>
            <baseAddress>0xE000EF50</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x2C</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Instruction Cache Invalidate All to PoU</name>
                <displayName>ICIALLU</displayName>
                <description>Invalidates all instruction caches to Point of Unification (PoU)</description>
                <addressOffset>0x0</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>Ignored</name>
                    <description>The value written to this field is ignored</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Cache line Invalidate by Address to PoU</name>
                <displayName>ICIMVAU</displayName>
                <description>Invalidates instruction cache lines by address to Point of Unification (PoU)</description>
                <addressOffset>0x8</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>ADDRESS</name>
                    <description>Writing to this field initiates the maintenance operation for the address that is written</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache line Invalidate by Address to PoC</name>
                <displayName>DCIMVAC</displayName>
                <description>Invalidates data or unified cache lines by address to Point of Coherency (PoC)</description>
                <addressOffset>0xC</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>ADDRESS</name>
                    <description>Writing to this field initiates the maintenance operation for the address that is written</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache line Invalidate by Set/Way</name>
                <displayName>DCISW</displayName>
                <description>Invalidates instruction cache lines by address to Point of Unification (PoU)</description>
                <addressOffset>0x10</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>SetWay</name>
                    <description>Cache set/way. Contains two fields: Way, bits[31:32-A], the number of the way to operate on. Set, bits[B-1:L], the number of the set to operate on.</description>
                    <bitRange>[31:4]</bitRange>
                  </field>
                  <field>
                    <name>Level</name>
                    <description>Cache level. This field is 0b000.</description>
                    <bitRange>[3:1]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data cache clean by address to the PoU</name>
                <displayName>DCCMVAU</displayName>
                <description>Cleans data or unified cache lines by address to Point of Unification (PoU)</description>
                <addressOffset>0x14</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>ADDRESS</name>
                    <description>Writing to this field initiates the maintenance operation for the address that is written</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data cache line clean by address to the PoC</name>
                <displayName>DCCMVAC</displayName>
                <description>Cleans data or unified cache lines by address to Point of Unification (PoC)</description>
                <addressOffset>0x18</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>ADDRESS</name>
                    <description>Writing to this field initiates the maintenance operation for the address that is written</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache Clean line by Set/Way</name>
                <displayName>DCCSW</displayName>
                <description>Cleans data or unified cache line by set/way</description>
                <addressOffset>0x1C</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>SetWay</name>
                    <description>Contains two fields: Way, bits [31:32-A], the number of the way to operate on. Set, bits [B-1:L], the number of the set to operate on.</description>
                    <bitRange>[31:4]</bitRange>
                  </field>
                  <field>
                    <name>Level</name>
                    <description>Cache level. This field is 0b000</description>
                    <bitRange>[3:1]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache Clean and Invalidate by Address to the PoC</name>
                <displayName>DCCIMVAC</displayName>
                <description>Cleans data or unified cache lines by address to Point of Coherency (PoC)</description>
                <addressOffset>0x20</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>ADDRESS</name>
                    <description>Writing to this field initiates the maintenance operation for the address that is written</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache Clean and Invalidate by Set/Way</name>
                <displayName>DCCISW</displayName>
                <description>Cleans and invalidates data or unified cache line by set/way</description>
                <addressOffset>0x24</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>SetWay</name>
                    <description>Contains two fields: Way, bits[31:32-A], the number of the way to operate on. Set, bits[B-1:L], the number of the set to operate on.</description>
                    <bitRange>[31:4]</bitRange>
                  </field>
                  <field>
                    <name>Level</name>
                    <description>Cache level. This field is 0b000.</description>
                    <bitRange>[3:1]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Branch Predictor Invalidate All</name>
                <displayName>BPIALL</displayName>
                <description>Invalidates all entries from branch predictors</description>
                <addressOffset>0x28</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>Ignored</name>
                    <description>The value written to this field is ignored</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>SAU</name>
            <description>Security Attribution Unit</description>
            <groupName></groupName>
            <baseAddress>0xE000EDD0</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x1C</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Security Attribution Unit Control Register</name>
                <displayName>SAU_CTRL</displayName>
                <description>Allows enabling of the Security Attribution Unit (SAU)</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>ALLNS</name>
                    <description>When SAU_CTRL.ENABLE is 0 this bit controls whether the memory is marked as Non-secure or Secure</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Memory is marked as Secure and is not Non-secure callable</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Memory is marked as Non-secure</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ENABLE</name>
                    <description>Enables the (SAU)</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Unit is disabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Unit is enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Security Attribution Unit Type Register</name>
                <displayName>SAU_TYPE</displayName>
                <description>Indicates the number of regions implemented by the Security Attribution Unit (SAU)</description>
                <addressOffset>0x4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SREGION</name>
                    <description>The number of implemented (SAU) regions</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Security Attribution Unit Region Number Register</name>
                <displayName>SAU_RNR</displayName>
                <description>Selects the region currently accessed by SAU_RBAR and SAU_RLAR</description>
                <addressOffset>0x8</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>REGION</name>
                    <description>Indicates the Security Attribution Unit (SAU) region accessed by SAU_RBAR and SAU_RLAR</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Security Attribution Unit Region Base Address Register</name>
                <displayName>SAU_RBAR</displayName>
                <description>Provides indirect read and write access to the base address of the currently selected Security Attribution Unit (SAU) region</description>
                <addressOffset>0xC</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>BADDR</name>
                    <description>Holds bits[31:5] of the base address for the selected (SAU) region</description>
                    <bitRange>[31:5]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Security Attribution Unit Region Limit Address Register</name>
                <displayName>SAU_RLAR</displayName>
                <description>Provides indirect read and write access to the limit address of the currently selected Security Attribution Unit (SAU) region</description>
                <addressOffset>0x10</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>LADDR</name>
                    <description>Holds bits[31:5] of the limit address for the selected (SAU) region</description>
                    <bitRange>[31:5]</bitRange>
                  </field>
                  <field>
                    <name>NSC</name>
                    <description>Controls whether Non-secure state is permitted to execute an SG instruction from this region</description>
                    <bitRange>[31:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Region is not Non-secure callable</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Region is Non-secure callable</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ENABLE</name>
                    <description>(SAU) region enable</description>
                    <bitRange>[31:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Region is disabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Region is enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Secure Fault Status Register</name>
                <displayName>SFSR</displayName>
                <description>Provides information about any security related faults</description>
                <addressOffset>0x14</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>LSERR</name>
                    <description>Sticky flag indicating that an error occurred during lazy state activation or deactivation</description>
                    <bitRange>[7:7]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SFARVALID</name>
                    <description>This bit is set when the SFAR register contains a valid value</description>
                    <bitRange>[6:6]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>SFAR content not valid</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>SFAR content valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LSPERR</name>
                    <description>Sticky flag indicating that an Security Attribution Unit (SAU) or Implementation Defined Attribution Unit (IDAU) violation occurred during the lazy preservation of floating-point state</description>
                    <bitRange>[5:5]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>INVTRAN</name>
                    <description>Sticky flag indicating that an exception was raised due to a branch that was not flagged as being domain crossing causing a transition from Secure to Non-secure memory</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>AUVIOL</name>
                    <description>Sticky flag indicating that an attempt was made to access parts of the address space that are marked as Secure with NS-Req for the transaction set to Non-secure</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>INVER</name>
                    <description>Indicates EXC_RETURN.DCRS being set to 0 when returning from an exception in the Non-secure state, or EXC_RETURN.ES being set to 1 when returning from an exception in the Non-secure state</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>INVIS</name>
                    <description>Indicates the integrity signature in an exception stack frame is found to be invalid during the unstacking operation</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>INVEP</name>
                    <description>Inidcates a function call from the Non-secure state or exception targets a non-SG instruction in the Secure state</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error has not occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Secure Fault Address Register</name>
                <displayName>SFAR</displayName>
                <description>Shows the address of the memory location that caused a security violation</description>
                <addressOffset>0x18</addressOffset>
                <access>read-write</access>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>MPU</name>
            <description>Memory Protection Unit</description>
            <groupName></groupName>
            <baseAddress>0xE000ED90</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x34</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>MPU Type Register</name>
                <displayName>MPU_TYPE</displayName>
                <description>Indicates whether the MPU is present, and if so, how many regions it supports</description>
                <addressOffset>0x0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>DREGION</name>
                    <description>Number of regions supported by the MPU</description>
                    <bitRange>[15:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>0 regions if your device does not include the MPU</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>4</value>
                        <description>4 regions if your device includes the MPU</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>8</value>
                        <description>8 regions if your device includes the MPU</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>12</value>
                        <description>12 regions if your device includes the MPU</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>16</value>
                        <description>16 regions if your device includes the MPU</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SEPARATE</name>
                    <description>Indicates support for unified or separate instructions and data address regions</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Unified</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Control Register</name>
                <displayName>MPU_CTRL</displayName>
                <description>Enables the MPU</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>PRIVDEFENA</name>
                    <description>Enables privileged software access to the default memory map</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Disables use of the default memory map. Any memory access to a location that is not covered by any enabled region causes a fault.</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Enables use of the default memory map as a background region for privileged software accesses.</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>HFNMIENA</name>
                    <description>Enables the operation of MPU during HardFault and NMI handlers</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>MPU is disabled during HardFault and NMI handlers, regardless of the value of the ENABLE bit</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>The MPU is enabled during HardFault and NMI handlers</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ENABLE</name>
                    <description>Enables the MPU</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>MPU is disabled</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>MPU is enabled</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Region Number Register</name>
                <displayName>MPU_RNR</displayName>
                <description>Selects the region currently accessed by MPU_RBAR and MPU_RLAR</description>
                <addressOffset>0x8</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>REGION</name>
                    <description>Indicates the memory region accessed by MPU_RBAR and PMU_RLAR</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Region Base Address Register</name>
                <displayName>MPU_RBAR</displayName>
                <description>Defines the base address of the MPU region selected by the MPU_RNR</description>
                <addressOffset>0xC</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>BASE</name>
                    <description>Contains bits[31:5] of the lower inclusive limit of the selected MPU memory region. This value is zero extended to provide the base address to be checked against.</description>
                    <bitRange>[31:5]</bitRange>
                  </field>
                  <field>
                    <name>SH</name>
                    <description>Defines the shareability domain of this region for Normal memory</description>
                    <bitRange>[4:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Non-shareable</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>unpredictable</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Outer shareable</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Inner Shareable</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>AP</name>
                    <description>Access permissions</description>
                    <bitRange>[2:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Read/write by privileged code only</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Read/write by any privilege level</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Read-only by privileged code only</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Read-only by any privilege level</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>XN</name>
                    <description>Defines whether code can be executed from this region</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Execution only permitted if read permitted</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Execution not permitted</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Region Base Address Register Alias 1</name>
                <displayName>MPU_RBAR_A1</displayName>
                <description>Provides indirect read and write access to the MPU base address register</description>
                <addressOffset>0x14</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>MPU Region Base Address Register Alias 2</name>
                <displayName>MPU_RBAR_A2</displayName>
                <description>Provides indirect read and write access to the MPU base address register</description>
                <addressOffset>0x18</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>MPU Region Base Address Register Alias 3</name>
                <displayName>MPU_RBAR_A3</displayName>
                <description>Provides indirect read and write access to the MPU base address register</description>
                <addressOffset>0x1C</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>MPU Region Limit Address Register</name>
                <displayName>MPU_RLAR</displayName>
                <description>Defines the limit address of the MPU region selected by the MPU_RNR</description>
                <addressOffset>0x10</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>LIMIT</name>
                    <description>Contains bits[31:5] of the upper inclusive limit of the selected MPU memory region. This value is postfixed with 0x1F to provide the limit address to be checked against.</description>
                    <bitRange>[31:5]</bitRange>
                  </field>
                  <field>
                    <name>PXN</name>
                    <description>Defines whether code can be executed from this privileged region</description>
                    <bitRange>[4:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Execution only permitted if read permitted</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Execution from a privileged mode is not permitted</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>AttrIndx</name>
                    <description>Associates a set of attributes in the MPU_MAIR0 and MPU_MAIR1 fields</description>
                    <bitRange>[3:1]</bitRange>
                  </field>
                  <field>
                    <name>EN</name>
                    <description>Region enable</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Region disabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Region enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Region Limit Address Register Alias 1</name>
                <displayName>MPU_RLAR_A1</displayName>
                <description>Provides indirect read and write access to the MPU limit address register</description>
                <addressOffset>0x20</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>MPU Region Limit Address Register Alias 2</name>
                <displayName>MPU_RLAR_A2</displayName>
                <description>Provides indirect read and write access to the MPU limit address register</description>
                <addressOffset>0x24</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>MPU Region Limit Address Register Alias 3</name>
                <displayName>MPU_RLAR_A3</displayName>
                <description>Provides indirect read and write access to the MPU limit address register</description>
                <addressOffset>0x28</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>MPU Memory Attribute Indirection Register 0</name>
                <displayName>MPU_MAIR0</displayName>
                <description>Provides the memory attribute encodings corresponding to the AttrIndex values</description>
                <addressOffset>0x30</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>Attr3</name>
                    <description>Memory attribute encoding for MPU regions with an AttrIndex of 3</description>
                    <bitRange>[31:24]</bitRange>
                  </field>
                  <field>
                    <name>Attr2</name>
                    <description>Memory attribute encoding for MPU regions with an AttrIndex of 2</description>
                    <bitRange>[23:16]</bitRange>
                  </field>
                  <field>
                    <name>Attr1</name>
                    <description>Memory attribute encoding for MPU regions with an AttrIndex of 1</description>
                    <bitRange>[15:8]</bitRange>
                  </field>
                  <field>
                    <name>Attr0</name>
                    <description>Memory attribute encoding for MPU regions with an AttrIndex of 0</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>MPU Memory Attribute Indirection Register 1</name>
                <displayName>MPU_MAIR1</displayName>
                <description>Provides the memory attribute encodings corresponding to the AttrIndex values</description>
                <addressOffset>0x34</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>Attr7</name>
                    <description>Memory attribute encoding for MPU regions with an AttrIndex of 7</description>
                    <bitRange>[31:24]</bitRange>
                  </field>
                  <field>
                    <name>Attr6</name>
                    <description>Memory attribute encoding for MPU regions with an AttrIndex of 6</description>
                    <bitRange>[23:16]</bitRange>
                  </field>
                  <field>
                    <name>Attr5</name>
                    <description>Memory attribute encoding for MPU regions with an AttrIndex of 5</description>
                    <bitRange>[15:8]</bitRange>
                  </field>
                  <field>
                    <name>Attr4</name>
                    <description>Memory attribute encoding for MPU regions with an AttrIndex of 4</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>MSC</name>
            <description>Memory System Control Registers</description>
            <groupName></groupName>
            <baseAddress>0xE001E000</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x19D00</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Memory System Control Register</name>
                <displayName>MSCR</displayName>
                <description>Controls the memory system features specific to the processor</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>DCCLEAN</name>
                    <description>Indicates whether the data cache contains any dirty lines</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Level 1 (L1) data cache contains at least one dirty line</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>L1 data cache does not contain any dirty lines</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ICACTIVE</name>
                    <description>Indicates whether the L1 instruction cache is active</description>
                    <bitRange>[13:13]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>L1 instruction cache is inactive</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>L1 instruction cache is active</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DCACTIVE</name>
                    <description>Indicates whether the L1 data cache is active</description>
                    <bitRange>[12:12]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>L1 data cache is inactive</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>L1 data cache is active</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>EVECCFAULT</name>
                    <description>Enables asynchronous BusFault exceptions when data is lost on evictions</description>
                    <bitRange>[3:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Asynchronous BusFaults are not generated when evicting lines with multi-bit errors in the data</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Asynchronous aborts are generated when evicting lines with multi-errors in the data</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>FORCEWT</name>
                    <description>Enables Forced Write-Through in the L1 data cache</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Force Write-Through is disabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Force Write-Through is enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ECCEN</name>
                    <description>Indicates whether Error Correcting Code (ECC) is present and enabled</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>ECC not present or not enabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>ECC present and enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Prefetcher Control Register</name>
                <displayName>PFCR</displayName>
                <description>Controls the prefetcher</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>MAX_LA</name>
                    <description>This bit field is not used, and is RES0</description>
                    <bitRange>[6:4]</bitRange>
                  </field>
                  <field>
                    <name>MIN_LA</name>
                    <description>This bit field is not used, and is RES0</description>
                    <bitRange>[3:1]</bitRange>
                  </field>
                  <field>
                    <name>ENABLE</name>
                    <description>Prefetcher enable</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Prefetcher is disabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Prefetcher is enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITCM Control Register</name>
                <displayName>ITCMCR</displayName>
                <description>Enable access to the Tightly Coupled Memories (TCMs) by software running on the processor</description>
                <addressOffset>0x10</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SZ</name>
                    <description>Indicates the size of the relevant TCM</description>
                    <bitRange>[6:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No TCM implemented</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>4KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>4</value>
                        <description>8KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>5</value>
                        <description>16KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>6</value>
                        <description>32KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>7</value>
                        <description>64KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>8</value>
                        <description>128KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>9</value>
                        <description>256KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>10</value>
                        <description>512KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>11</value>
                        <description>1MB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>12</value>
                        <description>2MB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>13</value>
                        <description>4MB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>14</value>
                        <description>8MB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>15</value>
                        <description>16MB</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>EN</name>
                    <description>TCM enable</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>TCM disabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>TCM enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>DTCM Control Register</name>
                <displayName>DTCMCR</displayName>
                <description>Enable access to the Tightly Coupled Memories (TCMs) by software running on the processor</description>
                <addressOffset>0x14</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SZ</name>
                    <description>Indicates the size of the relevant TCM</description>
                    <bitRange>[6:3]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No TCM implemented</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>4KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>4</value>
                        <description>8KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>5</value>
                        <description>16KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>6</value>
                        <description>32KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>7</value>
                        <description>64KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>8</value>
                        <description>128KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>9</value>
                        <description>256KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>10</value>
                        <description>512KB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>11</value>
                        <description>1MB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>12</value>
                        <description>2MB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>13</value>
                        <description>4MB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>14</value>
                        <description>8MB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>15</value>
                        <description>16MB</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>EN</name>
                    <description>TCM enable</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>TCM disabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>TCM enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>P-AHB Control Register</name>
                <displayName>PAHBCR</displayName>
                <description>Enables accesses to Peripheral AHB (P-AHB) interface from software running on the processor</description>
                <addressOffset>0x18</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SZ</name>
                    <description>P-AHB size</description>
                    <bitRange>[3:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>0MB. This implies that P-AHB disabled.</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>64MB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>128MB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>256MB</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>4</value>
                        <description>512MB</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>EN</name>
                    <description>P-AHB enable</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>P-AHB disabled.</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>P-AHB enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>DCA</name>
            <description>Direct Cache Access</description>
            <groupName></groupName>
            <baseAddress>0xE001E200</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x10</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Direct Data Cache Access Read Registers</name>
                <displayName>DCADCRR</displayName>
                <description>Read the data from the Level 1 (L1) data cache from the location that is determined by the DCADCLR registers</description>
                <addressOffset>0x0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>VALID</name>
                    <description>Valid state of the cache line</description>
                    <bitRange>[21:21]</bitRange>
                  </field>
                  <field>
                    <name>TAG</name>
                    <description>Tag address. The number of significant bits of TAG depends on the cache size.</description>
                    <bitRange>[20:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Direct Instruction Cache Access Read Registers</name>
                <displayName>DCAICRR</displayName>
                <description>Read the data from the Level 1 (L1) instruction cache from the location that is determined by the DCAICLR registers</description>
                <addressOffset>0x4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>VALID</name>
                    <description>Valid state of the cache line</description>
                    <bitRange>[21:21]</bitRange>
                  </field>
                  <field>
                    <name>TAG</name>
                    <description>Tag address. The number of significant bits of TAG depends on the cache size.</description>
                    <bitRange>[20:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Direct Data Cache Access Location Registers</name>
                <displayName>DCADCLR</displayName>
                <description>Set the location to be read from the Level 1 (L1) data cache</description>
                <addressOffset>0x10</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>WAY</name>
                    <description>Cache way</description>
                    <bitRange>[31:30]</bitRange>
                  </field>
                  <field>
                    <name>SET</name>
                    <description>Set index. The number of significant bits of SET depends on the cache size.</description>
                    <bitRange>[13:5]</bitRange>
                  </field>
                  <field>
                    <name>OFFSET</name>
                    <description>Data offset</description>
                    <bitRange>[4:2]</bitRange>
                  </field>
                  <field>
                    <name>RAMTYPE</name>
                    <description>RAM type</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Tag RAM</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Data RAM</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Direct Instruction Cache Access Location Registers</name>
                <displayName>DCAICLR</displayName>
                <description>Set the location to be read from the Level 1 (L1) instruction cache</description>
                <addressOffset>0x14</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>WAY</name>
                    <description>Cache way</description>
                    <bitRange>[30:30]</bitRange>
                  </field>
                  <field>
                    <name>SET</name>
                    <description>Set index. The number of significant bits of SET depends on the cache size.</description>
                    <bitRange>[14:5]</bitRange>
                  </field>
                  <field>
                    <name>OFFSET</name>
                    <description>Data offset</description>
                    <bitRange>[4:2]</bitRange>
                  </field>
                  <field>
                    <name>RAMTYPE</name>
                    <description>RAM type</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Tag RAM</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Data RAM</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>TCM SecGate</name>
            <description>TCM Security Gate</description>
            <groupName></groupName>
            <baseAddress>0xE001E500</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x150</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>ITGU Control Registers</name>
                <displayName>ITGU_CTRL</displayName>
                <description>Main TCM Gate Unit (TGU) control registers for the ITCM</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>DEREN</name>
                    <description>Enable Slave AHB (S-AHB) error response for TGU fault</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error response not enabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error response enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DBFEN</name>
                    <description>Enable data side BusFault for TGU fault</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>BusFault not enabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>BusFault enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITGU Configuration Registers</name>
                <displayName>ITGU_CFG</displayName>
                <description>Provides access to configuration values for the ITGU</description>
                <addressOffset>0x4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRESENT</name>
                    <description>Determines if the TGU is present</description>
                    <bitRange>[31:31]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>TGU not present</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>TGU is present</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NUMBLKS</name>
                    <description>This value is used to calculate the number of TCM blocks</description>
                    <bitRange>[11:8]</bitRange>
                  </field>
                  <field>
                    <name>BLKSZ</name>
                    <description>TGU block size in bytes</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>ITGU Look Up Table Registers</name>
                <displayName>ITGU_LUT%s</displayName>
                <description>Identifying the ITGU blocks as being Secure or Non-secure</description>
                <addressOffset>0x10</addressOffset>
                <access>read-write</access>
                <dim>16</dim>
                <dimIncrement>4</dimIncrement>
              </register>
              <register>
                <name>DTGU Control Registers</name>
                <displayName>DTGU_CTRL</displayName>
                <description>Main TCM Gate Unit (TGU) control registers for the DTCM</description>
                <addressOffset>0x100</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>DEREN</name>
                    <description>Enable Slave AHB (S-AHB) error response for TGU fault</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Error response not enabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Error response enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DBFEN</name>
                    <description>Enable data side BusFault for TGU fault</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>BusFault not enabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>BusFault enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>DTGU Configuration Registers</name>
                <displayName>DTGU_CFG</displayName>
                <description>Provides access to configuration values for the DTGU</description>
                <addressOffset>0x104</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRESENT</name>
                    <description>Determines if the TGU is present</description>
                    <bitRange>[31:31]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>TGU not present</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>TGU is present</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NUMBLKS</name>
                    <description>This value is used to calculate the number of TCM blocks</description>
                    <bitRange>[11:8]</bitRange>
                  </field>
                  <field>
                    <name>BLKSZ</name>
                    <description>TGU block size in bytes</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>DTGU Look Up Table Registers</name>
                <displayName>DTGU_LUT%s</displayName>
                <description>Identifying the DTGU blocks as being Secure or Non-secure</description>
                <addressOffset>0x110</addressOffset>
                <access>read-write</access>
                <dim>16</dim>
                <dimIncrement>4</dimIncrement>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>PMC</name>
            <description>Implementation defined power mode control</description>
            <groupName></groupName>
            <baseAddress>0xE001E300</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x8</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Core Power Domain Low Power State Register</name>
                <displayName>CPDLPSTATE</displayName>
                <description>Specifies the desired low-power states for core (PDCORE), Extension Processing Unit (PDEPU), and RAM (PDRAMS) power domains</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>RLPSTATE</name>
                    <description>Power-on state for PDRAMS power domain</description>
                    <bitRange>[9:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>On</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Off</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ELPSTATE</name>
                    <description>Type of low-power state for PDEPU</description>
                    <bitRange>[5:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>On</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>On, but the clock is off</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Ret</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Off</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CLPSTATE</name>
                    <description>Type of low-power state for PDCORE</description>
                    <bitRange>[1:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>On</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>On, but the clock is off</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Ret</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Off</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Debug Power Domain Low Power State Register</name>
                <displayName>DPDLPSTATE</displayName>
                <description>Specifies the desired low-power states for the debug (PDDEBUG) power domain</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>DLPSTATE</name>
                    <description>Type of low-power state for PDDEBUG</description>
                    <bitRange>[1:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>On</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>On, but the clock is off</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Reserved. Treated as ON, but clock OFF.</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Off</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>ERRBNK</name>
            <description>Implementation defined error banking</description>
            <groupName></groupName>
            <baseAddress>0xE001E100</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x8</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Instruction Cache Error Bank Register</name>
                <displayName>IEBR0</displayName>
                <description>Record errors that occur during memory accesses to the L1 instruction cache</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SWDEF</name>
                    <description>Error detection logic sets this field to 0b00 on a new allocation and on Cold reset</description>
                    <bitRange>[31:30]</bitRange>
                  </field>
                  <field>
                    <name>BANK</name>
                    <description>Indicates which RAM bank to use</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <description>Tag RAM</description>
                        <value>0</value>
                      </enumeratedValue>
                      <enumeratedValue>
                        <description>Data RAM</description>
                        <value>1</value>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LOCATION.WAY</name>
                    <description>Indicates the location in the L1 instruction cache RAM, way</description>
                    <bitRange>[15:15]</bitRange>
                  </field>
                  <field>
                    <name>LOCATION.INDEX</name>
                    <description>Indicates the location in the L1 instruction cache RAM, index</description>
                    <bitRange>[14:5]</bitRange>
                  </field>
                  <field>
                    <name>LOCATION.LWO</name>
                    <description>Indicates the location in the L1 instruction cache RAM, line word offset</description>
                    <bitRange>[4:2]</bitRange>
                  </field>
                  <field>
                    <name>LOCKED</name>
                    <description>Indicates whether the location is locked or not</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Location is not locked and available for hardware to allocate</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Software has locked the location and hardware is not allowed to allocate to this entry</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VALID</name>
                    <description>Indicates whether the entry is valid or not</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Entry is invalid</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Entry is valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Instruction Cache Error Bank Register</name>
                <displayName>IEBR1</displayName>
                <description>Record errors that occur during memory accesses to the L1 instruction cache</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SWDEF</name>
                    <description>Error detection logic sets this field to 0b00 on a new allocation and on Cold reset</description>
                    <bitRange>[31:30]</bitRange>
                  </field>
                  <field>
                    <name>BANK</name>
                    <description>Indicates which RAM bank to use</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Tag RAM</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Data RAM</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LOCATION.WAY</name>
                    <description>Indicates the location in the L1 instruction cache RAM, way</description>
                    <bitRange>[15:15]</bitRange>
                  </field>
                  <field>
                    <name>LOCATION.INDEX</name>
                    <description>Indicates the location in the L1 instruction cache RAM, index</description>
                    <bitRange>[14:5]</bitRange>
                  </field>
                  <field>
                    <name>LOCATION.LWO</name>
                    <description>Indicates the location in the L1 instruction cache RAM, line word offset</description>
                    <bitRange>[4:2]</bitRange>
                  </field>
                  <field>
                    <name>LOCKED</name>
                    <description>Indicates whether the location is locked or not</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Location is not locked and available for hardware to allocate</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Software has locked the location and hardware is not allowed to allocate to this entry</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VALID</name>
                    <description>Indicates whether the entry is valid or not</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Entry is invalid</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Entry is valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache Error Bank Register</name>
                <displayName>DEBR0</displayName>
                <description>Record errors that occur during memory accesses to the L1 data cache</description>
                <addressOffset>0x10</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SWDEF</name>
                    <description>Error detection logic sets this field to 0b00 on a new allocation and on Cold reset</description>
                    <bitRange>[31:30]</bitRange>
                  </field>
                  <field>
                    <name>TYPE</name>
                    <description>Indicates the error type</description>
                    <bitRange>[17:17]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Single-bit error</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Multi-bit error</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BANK</name>
                    <description>Indicates which RAM bank to use</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Tag RAM</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Data RAM</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LOCATION.WAY</name>
                    <description>Indicates the location in the L1 instruction cache RAM, way</description>
                    <bitRange>[15:14]</bitRange>
                  </field>
                  <field>
                    <name>LOCATION.INDEX</name>
                    <description>Indicates the location in the L1 instruction cache RAM, index</description>
                    <bitRange>[13:5]</bitRange>
                  </field>
                  <field>
                    <name>LOCATION.LWO</name>
                    <description>Indicates the location in the L1 instruction cache RAM, line doubleword offset</description>
                    <bitRange>[4:2]</bitRange>
                  </field>
                  <field>
                    <name>LOCKED</name>
                    <description>Indicates whether the location is locked or not</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Location is not locked and available for hardware to allocate</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Software has locked the location and hardware is not allowed to allocate to this entry</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VALID</name>
                    <description>Indicates whether the entry is valid or not</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Entry is invalid</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Entry is valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data Cache Error Bank Register</name>
                <displayName>DEBR1</displayName>
                <description>Record errors that occur during memory accesses to the L1 data cache</description>
                <addressOffset>0x14</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SWDEF</name>
                    <description>Error detection logic sets this field to 0b00 on a new allocation and on Cold reset</description>
                    <bitRange>[31:30]</bitRange>
                  </field>
                  <field>
                    <name>TYPE</name>
                    <description>Indicates the error type</description>
                    <bitRange>[17:17]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Single-bit error</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Multi-bit error</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BANK</name>
                    <description>Indicates which RAM bank to use</description>
                    <bitRange>[16:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Tag RAM</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Data RAM</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LOCATION.WAY</name>
                    <description>Indicates the location in the L1 instruction cache RAM, way</description>
                    <bitRange>[15:14]</bitRange>
                  </field>
                  <field>
                    <name>LOCATION.INDEX</name>
                    <description>Indicates the location in the L1 instruction cache RAM, index</description>
                    <bitRange>[13:5]</bitRange>
                  </field>
                  <field>
                    <name>LOCATION.LWO</name>
                    <description>Indicates the location in the L1 instruction cache RAM, line doubleword offset</description>
                    <bitRange>[4:2]</bitRange>
                  </field>
                  <field>
                    <name>LOCKED</name>
                    <description>Indicates whether the location is locked or not</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Location is not locked and available for hardware to allocate</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Software has locked the location and hardware is not allowed to allocate to this entry</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VALID</name>
                    <description>Indicates whether the entry is valid or not</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Entry is invalid</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Entry is valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>TCM Error Bank Register</name>
                <displayName>TEBR0</displayName>
                <description>Record the location of errors in the TCM</description>
                <addressOffset>0x20</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SWDEF</name>
                    <description>Error detection logic sets this field to 0b00 on a new allocation and on Cold reset</description>
                    <bitRange>[31:30]</bitRange>
                  </field>
                  <field>
                    <name>POISON</name>
                    <description>Indicates whether a BusFault is generated or not</description>
                    <bitRange>[28:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Load or non-word store to an address that hits this TEBR gets a BusFault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Load or non-word store to an address that hits this TEBR accesses the corresponding TEBRDATA register and does not get a BusFault</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TYPE</name>
                    <description>Indicates the error type</description>
                    <bitRange>[27:27]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Single-bit error</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Multi-bit error</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BANK</name>
                    <description>Indicates which RAM bank to use</description>
                    <bitRange>[26:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>DTCM0</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>DTCM1</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>DTCM2</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>DTCM3</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>4</value>
                        <description>ITCM</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LOCATION</name>
                    <description>Indicates the physical location in the data cache RAM</description>
                    <bitRange>[23:2]</bitRange>
                  </field>
                  <field>
                    <name>LOCKED</name>
                    <description>Indicates whether the location is locked or not</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Location is not locked and available for hardware to allocate</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Software has locked the location and hardware is not allowed to allocate to this entry</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VALID</name>
                    <description>Indicates whether the entry is valid or not</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Entry is invalid</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Entry is valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data for TCU Error Bank Register 0</name>
                <displayName>TEBRDATA0</displayName>
                <description>Provides storage for corrected data that is associated with an error</description>
                <addressOffset>0x24</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>TCM Error Bank Register 1</name>
                <displayName>TEBR1</displayName>
                <description>Record the location of errors in the TCM</description>
                <addressOffset>0x28</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>SWDEF</name>
                    <description>Error detection logic sets this field to 0b00 on a new allocation and on Cold reset</description>
                    <bitRange>[31:30]</bitRange>
                  </field>
                  <field>
                    <name>POISON</name>
                    <description>Indicates whether a BusFault is generated or not</description>
                    <bitRange>[28:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Load or non-word store to an address that hits this TEBR gets a BusFault</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Load or non-word store to an address that hits this TEBR accesses the corresponding TEBRDATA register and does not get a BusFault</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>TYPE</name>
                    <description>Indicates the error type</description>
                    <bitRange>[27:27]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Single-bit error</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Multi-bit error</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>BANK</name>
                    <description>Indicates which RAM bank to use</description>
                    <bitRange>[26:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>DTCM0</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>DTCM1</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>DTCM2</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>DTCM3</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>4</value>
                        <description>ITCM</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>LOCATION</name>
                    <description>Indicates the physical location in the data cache RAM</description>
                    <bitRange>[23:2]</bitRange>
                  </field>
                  <field>
                    <name>LOCKED</name>
                    <description>Indicates whether the location is locked or not</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Location is not locked and available for hardware to allocate</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Software has locked the location and hardware is not allowed to allocate to this entry</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>VALID</name>
                    <description>Indicates whether the entry is valid or not</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Entry is invalid</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Entry is valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Data for TCU Error Bank Register 1</name>
                <displayName>TEBRDATA1</displayName>
                <description>Provides storage for corrected data that is associated with an error</description>
                <addressOffset>0x2C</addressOffset>
                <access>read-only</access>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>PCI</name>
            <description>Implementation defined processor configuration information</description>
            <groupName></groupName>
            <baseAddress>0xE001E700</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x8</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Processor configuration information selection register</name>
                <displayName>CFGINFOSEL</displayName>
                <description>Selects the configuration information which can then be read back using CFGINFORD</description>
                <addressOffset>0x0</addressOffset>
                <access>write-only</access>
              </register>
              <register>
                <name>Processor configuration information read data register</name>
                <displayName>CFGINFORD</displayName>
                <description>Displays the configuration information that the CFGINFOSEL register selects</description>
                <addressOffset>0x4</addressOffset>
                <access>read-only</access>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>RAS Ext</name>
            <description>Reliability, Availability, and Serviceability (RAS) Extension</description>
            <groupName></groupName>
            <baseAddress>0xE0005000</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x9F08</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Error Record Feature Register</name>
                <displayName>ERRFR0</displayName>
                <description>Describes the RAS features that are supported</description>
                <addressOffset>0x0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>UE</name>
                    <description>Enable Uncorrected error (UE) reporting as an external abort</description>
                    <bitRange>[9:8]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>External abort response for uncorrected errors enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ED</name>
                    <description>Error reporting and logging</description>
                    <bitRange>[1:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Reporting and logging always enabled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>ERRCTRL0</name>
                <displayName>ERRCTRL0</displayName>
                <description>This register is RES0</description>
                <addressOffset>0x8</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Error Record Primary Status Register</name>
                <displayName>ERRSTATUS0</displayName>
                <description>Contains information about the Reliability, Availability, and Serviceability (RAS) event that is currently logged in record 0</description>
                <addressOffset>0x10</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>AV</name>
                    <description>Address valid</description>
                    <bitRange>[31:31]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>ERRADDR0 is not valid</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>ERRADDR0 is valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>V</name>
                    <description>Status valid</description>
                    <bitRange>[30:30]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>ERRSTATUS0 is not valid</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>ERRSTATUS0 is valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>UE</name>
                    <description>Uncorrected errors (UEs)</description>
                    <bitRange>[29:29]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No uncorrectable errors detected</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>At least one uncorrectable error is detected</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ER</name>
                    <description>BusFault caused by RAS event</description>
                    <bitRange>[28:28]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No BusFault caused by RAS event has occurred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>BusFault caused by RAS event has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>OF</name>
                    <description>RAS events occurred since the last time ERRSTATUS0.V was cleared</description>
                    <bitRange>[27:27]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>At most one RAS event has occurred since the last time ERRSTATUS0.V was cleared</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>At least two RAS events have occurred since the last time ERRSTATUS.V was cleared</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>MV</name>
                    <description>Miscellaneous registers valid</description>
                    <bitRange>[26:26]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>ERRMISC0 is not valid</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>ERRMISC0 is valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>CE</name>
                    <description>Corrected errors</description>
                    <bitRange>[25:24]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Corrected errors (CEs) have not been detected</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>At least one Corrected error (CE) has been detected</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DE</name>
                    <description>Deferred errors</description>
                    <bitRange>[23:23]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No errors were deferred</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>At least one error was deferred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>UET</name>
                    <description>Uncorrectable error type</description>
                    <bitRange>[21:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Uncontainable error, Unrecoverable error (UC)</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Uncorrectable, Recoverable error (UER)</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SERR</name>
                    <description>Architecturally-defined primary error code</description>
                    <bitRange>[7:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No error</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>TCM ECC error</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>6</value>
                        <description>L1 data cache or instruction cache data RAM ECC error</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>7</value>
                        <description>L1 data cache or instruction cache tag RAM ECC error</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Error Record Address Registers</name>
                <displayName>ERRADDR0</displayName>
                <description>Contains information about the address of the Reliability, Availability, and Serviceability (RAS) event in record 0</description>
                <addressOffset>0x18</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Error Record Address Registers</name>
                <displayName>ERRADDR20</displayName>
                <description>Contains information about the address of the Reliability, Availability, and Serviceability (RAS) event in record 0</description>
                <addressOffset>0x1C</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SI</name>
                    <description>Security information incorrect</description>
                    <bitRange>[30:30]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>1</value>
                        <description>NS bit is not valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>AI</name>
                    <description>Address incorrect</description>
                    <bitRange>[29:29]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>PADDR is valid</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>PADDR is not valid</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Error Record Miscellaneous Register 0</name>
                <displayName>ERRMISC00</displayName>
                <description>This register is RES0</description>
                <addressOffset>0x20</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Error Record Miscellaneous Register 10</name>
                <displayName>ERRMISC10</displayName>
                <description>Error syndrome register for the event in record 0</description>
                <addressOffset>0x24</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>TYPE</name>
                    <description>type of Reliability, Availability, and Serviceability (RAS) event logged</description>
                    <bitRange>[1:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Level 1 (L1) instruction cache Error Correcting Code (ECC)</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>L1 data cache ECC</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>TCM ECC found by load or store executed by the processor</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>TCM ECC found by access from Slave AHB (S-AHB)</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Error Record Miscellaneous Register 20</name>
                <displayName>ERRMISC20</displayName>
                <description>This register is RES0</description>
                <addressOffset>0x28</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Error Record Miscellaneous Register 30</name>
                <displayName>ERRMISC30</displayName>
                <description>This register is RES0</description>
                <addressOffset>0x2C</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Error Record Miscellaneous Register 40</name>
                <displayName>ERRMISC40</displayName>
                <description>This register is RES0</description>
                <addressOffset>0x30</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Error Record Miscellaneous Register 50</name>
                <displayName>ERRMISC50</displayName>
                <description>This register is RES0</description>
                <addressOffset>0x34</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Error Record Miscellaneous Register 60</name>
                <displayName>ERRMISC60</displayName>
                <description>This register is RES0</description>
                <addressOffset>0x38</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Error Record Miscellaneous Register 70</name>
                <displayName>ERRMISC70</displayName>
                <description>This register is RES0</description>
                <addressOffset>0x3C</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Fault Group Status Register</name>
                <displayName>ERRGSR0</displayName>
                <description>Summarizes the valid error records</description>
                <addressOffset>0xE00</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>ERR0</name>
                    <description>Error record 0 is valid</description>
                    <bitRange>[0:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Error Record Device ID Register</name>
                <displayName>ERRDEVID</displayName>
                <description>Contains the number of error records that an implementation supports</description>
                <addressOffset>0xFC8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>NUM</name>
                    <description>Maximum Error Record Index+1</description>
                    <bitRange>[15:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Fault Status Register</name>
                <displayName>RFSR</displayName>
                <description>Reports the fault status of Reliability, Availability, and Serviceability (RAS) related faults from Error Correcting Code (ECC) errors that are detected in the Level 1 (L1) instruction cache, data cache, and TCM</description>
                <addressOffset>0x9F04</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>Valid</name>
                    <description>Indicates whether the register is valid</description>
                    <bitRange>[31:31]</bitRange>
                  </field>
                  <field>
                    <name>IS</name>
                    <description>Indicates the type of RAS exception that has occurred</description>
                    <bitRange>[30:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>L1 instruction cache ECC</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>L1 data cache ECC</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>TCM ECC</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>UET</name>
                    <description>Error type</description>
                    <bitRange>[1:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Uncontainable error (UC). RAS exception is imprecise.</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Recoverable error (UER). RAS exception is precise.</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
            </registers>
        </peripheral>
          <peripheral>
            <name>PMU Ext</name>
            <description>Performance Monitoring Unit Extension</description>
            <groupName></groupName>
            <baseAddress>0xE0003000</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x4000</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Performance Monitoring Unit Event Counter Register</name>
                <displayName>PMU_EVCNTR%s</displayName>
                <description>Holds performance counter, which count events</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <dim>8</dim>
                <dimIncrement>4</dimIncrement>
                <fields>
                  <field>
                    <name>Counter</name>
                    <description>The counter counts whenever the selected event occurs, and either of the following conditions are met: SecureNoninvasiveDebugAllowed()==TRUE; The source of the event is Non-secure and NoninvasiveDebugAllowed()==TRUE.</description>
                    <bitRange>[15:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Cycle Counter Register</name>
                <displayName>PMU_CCNTR</displayName>
                <description>Holds the value of the cycle counter, which counts processor clock cycles</description>
                <addressOffset>0x7C</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>Performance Monitoring Unit Event Type and Filter Register</name>
                <displayName>PMU_EVTYPER%s</displayName>
                <description>Configures the event counter</description>
                <addressOffset>0x400</addressOffset>
                <access>read-write</access>
                <dim>8</dim>
                <dimIncrement>4</dimIncrement>
                <fields>
                  <field>
                    <name>evtCount</name>
                    <description>The event number of the event that is counted by event counter PMU_EVCNTR0-7</description>
                    <bitRange>[15:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>PMU_CCFILTR</name>
                <displayName>PMU_CCFILTR</displayName>
                <description>This register is RES0</description>
                <addressOffset>0x47C</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>Performance Monitoring Unit Count Enable Set Register</name>
                <displayName>PMU_CNTENSET</displayName>
                <description>Enables the PMU_CCNTR register and PMU_EVCNTR0-7 registers</description>
                <addressOffset>0xC00</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>C</name>
                    <description>PMU_CCNTR enable bit</description>
                    <bitRange>[31:8]</bitRange>
                  </field>
                  <field>
                    <name>Pn</name>
                    <description>Event counter PMU_EVCNTR0-7 enable bit</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Count Enable Clear Register</name>
                <displayName>PMU_CNTENCLR</displayName>
                <description>Disables the PMU_CCNTR register and PMU_EVCNTR0-7 registers</description>
                <addressOffset>0xC20</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>C</name>
                    <description>PMU_CCNTR disable bit</description>
                    <bitRange>[31:8]</bitRange>
                  </field>
                  <field>
                    <name>Pn</name>
                    <description>Event counter PMU_EVCNTR0-7 enable bit</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Interrupt Enable Set Register</name>
                <displayName>PMU_INTENSET</displayName>
                <description>Enables the generation of interrupt requests on overflows from the PMU_CCNTR, and the event counter, PMU_EVCNTR.</description>
                <addressOffset>0xC40</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>C</name>
                    <description>PMU_CCNTR interrupt request enable bit</description>
                    <bitRange>[31:8]</bitRange>
                  </field>
                  <field>
                    <name>Pn</name>
                    <description>Event counter overflow interrupt request disable bit for PMU_EVCNTR0-7</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Interrupt Enable Clear Register</name>
                <displayName>PMU_INTENCLR</displayName>
                <description>Disables the generation of interrupt requests on overflows from the PMU_CCNTR, and the event counters, PMU_EVCNTR</description>
                <addressOffset>0xC60</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>C</name>
                    <description>PMU_CCNTR overflow interrupt request disable bit</description>
                    <bitRange>[31:8]</bitRange>
                  </field>
                  <field>
                    <name>Pn</name>
                    <description>Event counter overflow interrupt request enable bit for PMU_EVCNTRn. Enable the overflow interrupt for PMU_EVCNTR0-7</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Overflow Flag Status Clear Register</name>
                <displayName>PMU_OVSCLR</displayName>
                <description>Contains the state of the overflow bit for the PMU_CCNTR, and each of the implemented event counters, PMU_EVCNTRn. Writing to this register clears these bits.</description>
                <addressOffset>0xC80</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>C</name>
                    <description>PMU_CCNTR overflow bit. Clears the PMU_CCNTR overflow bit.</description>
                    <bitRange>[31:31]</bitRange>
                  </field>
                  <field>
                    <name>Pn</name>
                    <description>Event counter overflow clear bit for PMU_EVCNTRn. Clears the PMU_EVCNTRn overflow bit</description>
                    <bitRange>[30:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Software Increment Register</name>
                <displayName>PMU_SWINC</displayName>
                <description>Increments a counter that is configured to count the software increment event, event 0x00</description>
                <addressOffset>0xCA0</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>Pn</name>
                    <description>Event counter software increment bit for PMU_EVCNTRn. An event counter n, configured for SW_INCR events, increments on every write to bit n of this field.</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Overflow Flag Status Set Register</name>
                <displayName>PMU_OVSSET</displayName>
                <description>Performance Monitoring Unit Overflow Flag Status Set Register</description>
                <addressOffset>0xCC0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>C</name>
                    <description>PMU_CCNTR overflow bit. Sets the overflow status for PMU_CCNTR.</description>
                    <bitRange>[31:31]</bitRange>
                  </field>
                  <field>
                    <name>Pn</name>
                    <description>Event counter overflow set bit for PMU_EVCNTRn. Sets the overflow status for PMU_EVCNTRn.</description>
                    <bitRange>[30:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Type Register</name>
                <displayName>PMU_TYPE</displayName>
                <description>Contains information regarding what the PMU supports</description>
                <addressOffset>0xE00</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>TRO</name>
                    <description>Trace-on-overflow not supported. This bit is 0b0.</description>
                    <bitRange>[23:23]</bitRange>
                  </field>
                  <field>
                    <name>FZO</name>
                    <description>Freeze-on-overflow is supported. This bit is 0b1.</description>
                    <bitRange>[21:21]</bitRange>
                  </field>
                  <field>
                    <name>CC</name>
                    <description>A dedicated cycle counter is present. This bit is 0b1.</description>
                    <bitRange>[14:14]</bitRange>
                  </field>
                  <field>
                    <name>SIZE</name>
                    <description>Size of counters. This field determines the spacing of counters in the memory-map. This field is 0b011111.</description>
                    <bitRange>[13:8]</bitRange>
                  </field>
                  <field>
                    <name>N</name>
                    <description>Number of counters implemented in addition to the cycle counter, PMU_CCNTR. This field is set to 0b00001000, indicating that 8 16-bit event counters are present in addition to PMU_CCNTR.</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Control Register</name>
                <displayName>PMU_CTRL</displayName>
                <description>Configures and controls the PMU</description>
                <addressOffset>0xE04</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>TRO</name>
                    <description>Trace-on-overflow not supported in Cortex-M55. Therefore, this bit is 0b0.</description>
                    <bitRange>[11:11]</bitRange>
                  </field>
                  <field>
                    <name>FZO</name>
                    <description>Freeze-on-overflow. Stops events being counted once PMU_OVSCLR or PMU_OVSSET is non-zero.</description>
                    <bitRange>[9:9]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No effect</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>While PMU_OVSCLR or PMU_OVSSET is non-zero, event counters do not count events.</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>DP</name>
                    <description>Disable cycle counter when event counting is prohibited</description>
                    <bitRange>[5:5]</bitRange>
                  </field>
                  <field>
                    <name>C</name>
                    <description>Cycle counter reset. Reset the PMU_CCNTR counter.</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No action</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Reset PMU_CCNTR to zero</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>P</name>
                    <description>Event counter reset</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No action</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Reset all event counters, except PMU_CCNTR, to zero</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>E</name>
                    <description>Enable. Enable the event counters.</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>All counters, including PMU_CCNTR, are disabled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>PMU_CNTENSET enable all counters</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Authentication Status Register</name>
                <displayName>PMU_AUTHSTATUS</displayName>
                <description>Provides information about the state of the implementation defined authentication interface for the PMU</description>
                <addressOffset>0xFB8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SUNID</name>
                    <description>Secure Unprivileged Non-invasive Debug Allowed. Indicates that Unprivileged Non-invasive Debug is allowed for the Secure state.</description>
                    <bitRange>[23:22]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Unprivileged Non-invasive debug not implemented</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Secure Non-invasive debug prohibited</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Secure Non-invasive debug allowed in unprivileged mode</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SUID</name>
                    <description>Secure Unprivileged Invasive Debug Allowed. Indicates that Unprivileged Invasive Debug is allowed for the Secure state.</description>
                    <bitRange>[21:20]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Unprivileged Invasive debug not implemented</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Secure Invasive debug prohibited</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Secure Invasive debug allowed in unprivileged mode</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NSUNID</name>
                    <description>Non-secure Unprivileged Non-invasive Debug Allowed. Indicates that Unprivileged Non-invasive Debug is allowed for the Non-secure state.</description>
                    <bitRange>[19:18]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Unprivileged Non-invasive debug not implemented</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Non-secure Non-invasive debug prohibited</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Non-secure Non-invasive debug allowed in unprivileged mode</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NSUID</name>
                    <description>Non-secure Unprivileged Invasive Debug Allowed. Indicates that Unprivileged Halting Debug is allowed for the Non-secure state.</description>
                    <bitRange>[17:16]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Unprivileged halting debug not implemented</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Non-secure halting debug prohibited</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Non-secure halting debug allowed in unprivileged mode</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SNID</name>
                    <description>Secure Non-invasive Debug. Indicates whether Secure Non-invasive debug is implemented and allowed.</description>
                    <bitRange>[7:6]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Security Extension not implemented</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Security Extension implemented and Secure Non-invasive debug not allowed</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Security Extension implemented and Secure Non-invasive debug allowed</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>SID</name>
                    <description>Secure Invasive Debug. Indicates whether Secure invasive debug is implemented and allowed.</description>
                    <bitRange>[5:4]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Security Extension not implemented</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Security Extension implemented and Secure invasive debug not allowed</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Security Extension implemented and Secure invasive debug allowed</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NSNID</name>
                    <description>Non-secure Non-invasive Debug. Indicates whether Non-secure Non-invasive debug is allowed.</description>
                    <bitRange>[3:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Non-secure Non-invasive debug not allowed</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Non-secure Non-invasive debug allowed</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NSID</name>
                    <description>Non-secure Invasive Debug. Indicates whether Non-secure invasive debug is allowed.</description>
                    <bitRange>[1:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>2</value>
                        <description>Non-secure invasive debug not allowed</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>3</value>
                        <description>Non-secure invasive debug allowed</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Device Architecture Register</name>
                <displayName>PMU_DEVARCH</displayName>
                <description>Identifies the programmers model architecture of the PMU</description>
                <addressOffset>0xFBC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>ARCHITECT</name>
                    <description>Defines the architecture of the component. For the PMU, it is Arm Limited. Bits[31:28] are the JEP 106 continuation code, 0x4, and bits [27:21] are the JEP 106 ID code, 0x3B.</description>
                    <bitRange>[31:21]</bitRange>
                  </field>
                  <field>
                    <name>PRESENT</name>
                    <description>Determines the presence of DEVARCH. When set to 1, indicates that the DEVARCH is present. This bit reads as 0x1.</description>
                    <bitRange>[20:20]</bitRange>
                  </field>
                  <field>
                    <name>REVISION</name>
                    <description>Defines the architecture revision. For the PMU, the revision defined by Armv8.1M is 0x2.</description>
                    <bitRange>[19:16]</bitRange>
                  </field>
                  <field>
                    <name>ARCHID</name>
                    <description>Defines this part to be an Armv8M debug component. For the PMU, bits [15:12] are 0x0, bits [11:0] are 0xA06.</description>
                    <bitRange>[15:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Device Type Register</name>
                <displayName>PMU_DEVTYPE</displayName>
                <description>Indicates to a debugger that the PMU is a part of the processor interface</description>
                <addressOffset>0xFCC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SUB</name>
                    <description>Subtype. This field reads as 0x1.</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>MAJOR</name>
                    <description>Major type. This field reads as 0x6.</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Peripheral Identification Register 4</name>
                <displayName>PMU_PIDR4</displayName>
                <description>Provides information to identify the PMU.</description>
                <addressOffset>0xFD0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SIZE</name>
                    <description>Size of the component. This field is RAZ.</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>DES_2</name>
                    <description>Designer, JEP 106 continuation code, least significant nibble. For Arm Limited, this field is 0x4.</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Peripheral Identification Register 0</name>
                <displayName>PMU_PIDR0</displayName>
                <description>Provides information to identify the PMU</description>
                <addressOffset>0xFE0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PART_0</name>
                    <description>Part number, least significant byte. This field reads 0x22.</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Peripheral Identification Register 1</name>
                <displayName>PMU_PIDR1</displayName>
                <description>Provides information to identify the PMU</description>
                <addressOffset>0xFE4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>DES_0</name>
                    <description>Designer, least significant nibble of JEP 106 ID code. For Arm Limited, this field 0xB.</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>PART_1</name>
                    <description>Part number, most significant nibble. This field is 0xD.</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Peripheral Identification Register 2</name>
                <displayName>PMU_PIDR2</displayName>
                <description>Provides information to identify the PMU.</description>
                <addressOffset>0xFE8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVISION</name>
                    <description>Part major revision. Parts can also use this field to extend Part number to 16-bits. This field reads as 0x0000.</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>JEDEC</name>
                    <description>Indicates a JEP10 identity code. This is RAO.</description>
                    <bitRange>[3:3]</bitRange>
                  </field>
                  <field>
                    <name>DES_1</name>
                    <description>Designer, most significant bits of JEP 106 ID code. For Arm Limited, this field reas as 0b011.</description>
                    <bitRange>[2:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Peripheral Identification Register 3</name>
                <displayName>PMU_PIDR3</displayName>
                <description>Provides information to identify the PMU</description>
                <addressOffset>0xFEC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVAND</name>
                    <description>Part minor revision. This field is 0x0000.</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>CMOD</name>
                    <description>Customer modified. This field is 0x0000.</description>
                    <bitRange>[2:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Component Identification Register 0</name>
                <displayName>PMU_CIDR0</displayName>
                <description>Provides information to identify a PMU component</description>
                <addressOffset>0xFF0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_0</name>
                    <description>Preamble. This field reads 0x0D.</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Component Identification Register 1</name>
                <displayName>PMU_CIDR1</displayName>
                <description>Provides information to identify a PMU component</description>
                <addressOffset>0xFF4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>CLASS</name>
                    <description>Component class. This field reads 0x0.</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>PRMBL_1</name>
                    <description>Preamble. This field reads 0x0.</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Component Identification Register 2</name>
                <displayName>PMU_CIDR2</displayName>
                <description>Provides information to identify a PMU component</description>
                <addressOffset>0xFF8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_2</name>
                    <description>Preamble. This field reads 0x05.</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Performance Monitoring Unit Component Identification Register 3</name>
                <displayName>PMU_CIDR3</displayName>
                <description>Provides information to identify a PMU component</description>
                <addressOffset>0xFFC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_3</name>
                    <description>Preamble. This field reads 0xB1.</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>EWIC Ctrl</name>
            <description>External Wakeup Interrupt Controller</description>
            <groupName></groupName>
            <baseAddress>0xE0047000</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x800</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>EWIC Control Register</name>
                <displayName>EWIC_CR</displayName>
                <description>The main External Wakeup Interrupt Controller (EWIC) control register</description>
                <addressOffset>0x0</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>EN</name>
                    <description>Enable</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>EWIC is disabled, events are not pended, and WAKEUP is not signaled</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>EWIC is enabled, events are pended, and WAKEUP is signaled</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>EWIC Automatic Sequence Control Register</name>
                <displayName>EWIC_ASCR</displayName>
                <description>Determines whether the processor generates APB transactions on entry and exit from Wakeup Interrupt Controller (WIC) sleep to set up the wakeup state in the External Wakeup Interrupt Controller (EWIC)</description>
                <addressOffset>0x4</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>ASPU</name>
                    <description>The processor must use this value to decide whether any automatic EWIC accesses must be performed on transitioning from a low-power state</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No automatic sequence on power up</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Automatic sequence on powerup</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>ASPD</name>
                    <description>The processor must use this value to decide whether any automatic EWIC accesses must be performed on transitioning to a low-power state</description>
                    <bitRange>[0:0]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>No automatic sequence on entry to a low-power state</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Automatic sequence on entry to a low-power state</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>EWIC Clear Mask Register</name>
                <displayName>EWIC_CLRMASK</displayName>
                <description>Causes EWIC_MASKA and all the EWIC_MASKn registers to be cleared. The write data is ignored. This register is RAZ.</description>
                <addressOffset>0x8</addressOffset>
                <access>write-only</access>
              </register>
              <register>
                <name>EWIC Event Number ID Register</name>
                <displayName>EWIC_NUMID</displayName>
                <description>Returns the total number of events supported in the External Wakeup Interrupt Controller (EWIC) that have been configured during synthesis</description>
                <addressOffset>0xC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>NUMEVENT</name>
                    <description>The number of events supported</description>
                    <bitRange>[15:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>EWIC Mask Registers</name>
                <displayName>EWIC_MASKA</displayName>
                <description>Defines the mask for special events and the EWIC_MASKn registers for external interrupt (IRQ) events</description>
                <addressOffset>0x200</addressOffset>
                <access>read-write</access>
                <fields>
                  <field>
                    <name>EDBGREQ</name>
                    <description>Mask for external debug request</description>
                    <bitRange>[2:2]</bitRange>
                  </field>
                  <field>
                    <name>NMI</name>
                    <description>Mask for Non-Maskable Interrupt (NMI)</description>
                    <bitRange>[1:1]</bitRange>
                  </field>
                  <field>
                    <name>EVENT</name>
                    <description>Mask for Wait For Exception (WFE) wakeup event</description>
                    <bitRange>[0:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>EWIC Mask Registers</name>
                <displayName>EWIC_MASK%s</displayName>
                <description>Defines the mask for special events and the EWIC_MASKn registers for external interrupt (IRQ) events</description>
                <addressOffset>0x204</addressOffset>
                <access>read-write</access>
                <dim>15</dim>
                <dimIncrement>4</dimIncrement>
                <fields>
                  <field>
                    <name>IRQ</name>
                    <description>Masks for interrupts (nx32) to ((n+1)x32)-1</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>EWIC Pend Event Registers</name>
                <displayName>EWIC_PENDA</displayName>
                <description>Indicate which events have been pended</description>
                <addressOffset>0x400</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>EDBGREQ</name>
                    <description>External debug request is pended</description>
                    <bitRange>[2:2]</bitRange>
                  </field>
                  <field>
                    <name>NMI</name>
                    <description>Non-Maskable Interrupt (NMI) is pended</description>
                    <bitRange>[1:1]</bitRange>
                  </field>
                  <field>
                    <name>EVENT</name>
                    <description>Wait For Exception (WFE) wakeup event is pended</description>
                    <bitRange>[0:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>EWIC Pend Event Registers</name>
                <displayName>EWIC_PEND%s</displayName>
                <description>Indicate which events have been pended</description>
                <addressOffset>0x404</addressOffset>
                <access>read-write</access>
                <dim>15</dim>
                <dimIncrement>4</dimIncrement>
                <fields>
                  <field>
                    <name>IRQ</name>
                    <description>Interrupts (nx32) to ((n+1)x32)-1 are pended. A write of zero to this field is ignored.</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>EWIC Pend Summary Register</name>
                <displayName>EWIC_PSR</displayName>
                <description>Indicates which EWIC_PENDn registers are non-zero</description>
                <addressOffset>0x600</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>NZ</name>
                    <description> If EWIC_PSR.NZ[n+1] is set, then EWIC_PENDn is non-zero</description>
                    <bitRange>[15:1]</bitRange>
                  </field>
                  <field>
                    <name>NZA</name>
                    <description> If EWIC_PSR.NZA set, then EWIC_PENDA is non-zero</description>
                    <bitRange>[0:0]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>EWIC IStat</name>
            <description>External Wakeup Interrupt Controller Interrupt Status Access</description>
            <groupName></groupName>
            <baseAddress>0xE001E400</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x504</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>Event Set Pending Register</name>
                <displayName>EVENTSPR</displayName>
                <description>Set pending events at wakeup that cannot be directly set in the Nested Vectored Interrupt Controller (NVIC) using the architecture programming model</description>
                <addressOffset>0x0</addressOffset>
                <access>write-only</access>
                <fields>
                  <field>
                    <name>EDBGREQ</name>
                    <description>Causes the processor to behave like an external debug request has occurred</description>
                    <bitRange>[2:2]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Ignored</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Processor to behave like an external debug request has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>NMI</name>
                    <description>Causes the processor to behave like a Non-maskable Interrupt (NMI) has occurred</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Ignored</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Processor to behave like a Non-maskable Interrupt (NMI) has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                  <field>
                    <name>EVENT</name>
                    <description>Causes the processor to behave like an RXEV event has occurred</description>
                    <bitRange>[1:1]</bitRange>
                    <enumeratedValues>
                      <enumeratedValue>
                        <value>0</value>
                        <description>Ignored</description>
                      </enumeratedValue>
                      <enumeratedValue>
                        <value>1</value>
                        <description>Processor to behave like an RXEV event has occurred</description>
                      </enumeratedValue>
                    </enumeratedValues>
                  </field>
                </fields>
              </register>
              <register>
                <name>Wake-up Event Mask Register A</name>
                <displayName>EVENTMASKA</displayName>
                <description>Provides the events on sleep entry which cause the processor to wake up, including information about internal events</description>
                <addressOffset>0x80</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>EDBGREQ</name>
                    <description>Mask for external debug request</description>
                    <bitRange>[2:2]</bitRange>
                  </field>
                  <field>
                    <name>NMI</name>
                    <description>Mask for Non-Maskable Interrupt (NMI)</description>
                    <bitRange>[1:1]</bitRange>
                  </field>
                  <field>
                    <name>EVENT</name>
                    <description>Sensitive to RXEV when in WFE sleep</description>
                    <bitRange>[0:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Wake-up Event Mask Register %s</name>
                <displayName>EVENTMASK%s</displayName>
                <description>Provides the events on sleep entry which cause the processor to wake up, including information about external events</description>
                <addressOffset>0x84</addressOffset>
                <access>read-only</access>
                <dim>32</dim>
                <dimIncrement>4</dimIncrement>
                <fields>
                  <field>
                    <name>IRQ</name>
                    <description>Masks for interrupts ((n-1)x32) to (nx32)-1.</description>
                    <bitRange>[31:0]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
          <peripheral>
            <name>EWIC CoreSight</name>
            <description>External Wakeup Interrupt Controller CoreSight registers</description>
            <groupName></groupName>
            <baseAddress>0xE0047F00</baseAddress>
            <addressBlock>
              <offset>0x0</offset>
              <size>0x1000</size>
              <usage>registers</usage>
            </addressBlock>
            <registers>
              <register>
                <name>EWIC Integration Mode Control Register</name>
                <displayName>EWIC_ITCTRL</displayName>
                <description>Used to dynamically switch between functional mode and integration mode. The EWIC does not support integration mode, and this register is RAZ.</description>
                <addressOffset>0x0</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>EWIC Claim Tag Set Register</name>
                <displayName>EWIC_CLAIMSET</displayName>
                <description>The EWIC_CLAIMSET register is used to set whether functionality is in use by a debug agent. The EWIC does not have any associated debug functionality, and this register is 0xF.</description>
                <addressOffset>0xA0</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>EWIC Claim Tag Clear Register</name>
                <displayName>EWIC_CLAIMCLR</displayName>
                <description>The EWIC_CLAIMCLR register is used to set whether functionality is in use by a debug agent. The EWIC does not have any associated debug functionality, and this register is 0x0.</description>
                <addressOffset>0xA4</addressOffset>
                <access>read-write</access>
              </register>
              <register>
                <name>EWIC Device Affinity Register 0</name>
                <displayName>EWIC_DEVAFF0</displayName>
                <description>The EWIC_DEVAFF0 register enables a debugger to determine whether the EWIC and the processor have an affinity with each other. The EWIC does not have any associated debug functionality, and this register is 0x80000000.</description>
                <addressOffset>0xA8</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>EWIC Device Affinity Register 1</name>
                <displayName>EWIC_DEVAFF1</displayName>
                <description>The EWIC_DEVAFF1 register enables a debugger to determine whether the EWIC and the processor have an affinity with each other. The EWIC does not have any associated debug functionality, and this register is 0x0.</description>
                <addressOffset>0xAC</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>EWIC Software Lock Access Register</name>
                <displayName>EWIC_LAR</displayName>
                <description>The EWIC_LAR register controls software access to CoreSight components to reduce the likelihood of accidental access to the EWIC. The EWIC does not support software locking, and writing to this register has no affect.</description>
                <addressOffset>0xB0</addressOffset>
                <access>write-only</access>
              </register>
              <register>
                <name>EWIC Software Lock Status Register</name>
                <displayName>EWIC_LSR</displayName>
                <description>The EWIC_LSR register controls software access to CoreSight components to reduce the likelihood of accidental access to the EWIC. The EWIC does not support software locking, and this register is RAZ.</description>
                <addressOffset>0xB4</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>EWIC Authentication Status Register</name>
                <displayName>EWIC_AUTHSTATUS</displayName>
                <description>The EWIC_AUTHSTATUS register indicates whether the EWIC includes debug functionality. The EWIC is not a debug component, therefore, the EWIC_AUTHSTATIS register is RAZ.</description>
                <addressOffset>0xB8</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>EWIC Device Architecture Register</name>
                <displayName>EWIC_DEVARCH</displayName>
                <description>Identifies the architecture of the EWIC</description>
                <addressOffset>0xBC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>ARCHITECT_JEP106C</name>
                    <description>Defines the architect of the component, JEP106 continuation code</description>
                    <bitRange>[31:28]</bitRange>
                  </field>
                  <field>
                    <name>ARCHITECT_JEP106I</name>
                    <description>Defines the architect of the component, JEP106 identification code</description>
                    <bitRange>[27:21]</bitRange>
                  </field>
                  <field>
                    <name>PRESENT</name>
                    <description>Indicates the presence of this register. This value is 0b1.</description>
                    <bitRange>[20:20]</bitRange>
                  </field>
                  <field>
                    <name>REVISION</name>
                    <description>Architecture revision. This value is 0b0000.</description>
                    <bitRange>[19:16]</bitRange>
                  </field>
                  <field>
                    <name>ARCHID</name>
                    <description>Returns a value that identifies the architecture of the component. This value is 0x0A07 corresponding to EWIC architecture.</description>
                    <bitRange>[15:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>EWIC Device Configuration Register 2</name>
                <displayName>EWIC_DEVID2</displayName>
                <description>The EWIC_DEVID2 indicates some capabilities of the EWIC. This register is RAZ/WI.</description>
                <addressOffset>0xC0</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>EWIC Device Configuration Register 1</name>
                <displayName>EWIC_DEVID1</displayName>
                <description>The EWIC_DEVID1 indicates some capabilities of the EWIC. This register is RAZ/WI.</description>
                <addressOffset>0xC4</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>EWIC Device Configuration Register</name>
                <displayName>EWIC_DEVID</displayName>
                <description>The EWIC_DEVID indicates some capabilities of the EWIC. This register is RAZ/WI.</description>
                <addressOffset>0xC8</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>EWIC Device Type Identifier Register, EWIC_DEVTYPE</name>
                <displayName>EWIC_DEVTYPE</displayName>
                <description>Provides part number information about the EWIC component to the debugger.</description>
                <addressOffset>0xCC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SUB</name>
                    <description>Sub type for the component device type. This field is set to 0b0000.</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>MAJOR</name>
                    <description>Major type for the component device type. This field is set to 0b0000.</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Peripheral Identification Register 4</name>
                <displayName>EWIC_PIDR4</displayName>
                <description>provides information about the memory size and JEP106 continuation code that the External Wakeup Interrupt Controller (EWIC) component uses</description>
                <addressOffset>0xD0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>SIZE</name>
                    <description>This field indicates the memory size that the EWIC uses. This field returns 0x0 indicating that the component uses an UNKNOWN number of 4KB blocks.</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>DES_2</name>
                    <description>JEP106 continuation code. Together with EWIC_PIDR2.DES_1 and EWIC_PIDR1.DES_0, they indicate the designer of the component, not the implementer, except where the two are the same. The reset value of this field is 0x4.</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Peripheral Identification Register 5</name>
                <displayName>EWIC_PIDR5</displayName>
                <description>The register is reserved, RES0</description>
                <addressOffset>0xD4</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Peripheral Identification Register 6</name>
                <displayName>EWIC_PIDR6</displayName>
                <description>The register is reserved, RES0</description>
                <addressOffset>0xD8</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Peripheral Identification Register 7</name>
                <displayName>EWIC_PIDR7</displayName>
                <description>The register is reserved, RES0</description>
                <addressOffset>0xDC</addressOffset>
                <access>read-only</access>
              </register>
              <register>
                <name>Peripheral Identification Register 0</name>
                <displayName>EWIC_PIDR0</displayName>
                <description>Indicates the EWIC component part number</description>
                <addressOffset>0xE0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PART_0</name>
                    <description>This field indicates the part number. When taken together with EWIC_PIDR1.PART_1, it indicates the component. The part number is selected by the designer of the component.</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Peripheral Identification Register 1</name>
                <displayName>EWIC_PIDR1</displayName>
                <description>Indicates the EWIC component JEP106 continuation code and part number</description>
                <addressOffset>0xE4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>DES_0</name>
                    <description>This field indicates the JEP106 identification code, bits[3:0]. Together, with EWIC_PIDR4.DES_2 and EWIC_PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same. The reset value is 0xB.</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>PART_1</name>
                    <description>This field indicates the part number, bits[11:8]. Taken together with EWIC_PIDR0.PART_0 it indicates the component. The part number is selected by the designer of the component. The reset value is 0xD.</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Peripheral Identification Register 2</name>
                <displayName>EWIC_PIDR2</displayName>
                <description>Indicates the EWIC component revision number, JEDEC value, and part of
the JEP106 continuation code</description>
                <addressOffset>0xE8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVISION</name>
                    <description>This field indicates the revision number of the EWIC component. It is an incremental value starting at 0x0 for the first design. The reset value is 0x0.</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>JEDEC</name>
                    <description>This field is always 1, indicating that a JEDEC assigned value is used.</description>
                    <bitRange>[3:3]</bitRange>
                  </field>
                  <field>
                    <name>DES_1</name>
                    <description>This field is the JEP106 identification code, bits[6:4]. Together, with CTI_PIDR4.DES_2 and CTI_PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same. The reset value is 0b011.</description>
                    <bitRange>[2:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Peripheral Identification Register 3</name>
                <displayName>EWIC_PIDR3</displayName>
                <description>Indicates minor errata fixes of the Cross Trigger Interface (CTI) component and
if you have modified the behavior of the component</description>
                <addressOffset>0xEC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>REVAND</name>
                    <description>This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.</description>
                    <bitRange>[7:4]</bitRange>
                  </field>
                  <field>
                    <name>CMOD</name>
                    <description>Customer modified. Where the component is reusable IP, this value indicates whether you have modified the behavior of the component. In most cases, this field is 0x0.</description>
                    <bitRange>[3:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Component Identification Register 0</name>
                <displayName>EWIC_CIDR0</displayName>
                <description>Indicates the preamble</description>
                <addressOffset>0xF0</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_0</name>
                    <description>Preamble. This field returns 0x0D.</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Component Identification Register 1</name>
                <displayName>EWIC_CIDR1</displayName>
                <description>indicates the component class and preamble</description>
                <addressOffset>0xF4</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>CLASS</name>
                    <description>Component class. Returns 0x9, indicating this is a CoreSight component.</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                  <field>
                    <name>PRMBL_1</name>
                    <description>Preamble. This field returns 0x0.</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Component Identification Register 2</name>
                <displayName>EWIC_CIDR2</displayName>
                <description>Indicates the preamble</description>
                <addressOffset>0xF8</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_2</name>
                    <description>Preamble. This field returns 0x05.</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
              <register>
                <name>Component Identification Register 3</name>
                <displayName>EWIC_CIDR3</displayName>
                <description>Indicates the preamble</description>
                <addressOffset>0xFC</addressOffset>
                <access>read-only</access>
                <fields>
                  <field>
                    <name>PRMBL_3</name>
                    <description>Preamble. This field returns 0xB1.</description>
                    <bitRange>[7:0]</bitRange>
                  </field>
                </fields>
              </register>
            </registers>
          </peripheral>
        </peripherals>
      </group>
    </groups>
  </cpu>
</device>
