# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do Jogo_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/topo.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:42 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/topo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity topo
# -- Compiling architecture bhv of topo
# End time: 22:15:43 on Nov 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/ROM4.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:43 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/ROM4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ROM4
# -- Compiling architecture behavioral of ROM4
# End time: 22:15:44 on Nov 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/ROM3.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:44 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/ROM3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ROM3
# -- Compiling architecture behavioral of ROM3
# End time: 22:15:45 on Nov 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/ROM2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:45 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/ROM2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ROM2
# -- Compiling architecture behavioral of ROM2
# End time: 22:15:46 on Nov 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/ROM1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:46 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/ROM1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ROM1
# -- Compiling architecture behavioral of ROM1
# End time: 22:15:47 on Nov 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/reg_2.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:47 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/reg_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_2
# -- Compiling architecture behv of reg_2
# End time: 22:15:48 on Nov 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:48 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg
# -- Compiling architecture behv of reg
# End time: 22:15:49 on Nov 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/mux_4x1.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:49 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/mux_4x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux_4x1
# -- Compiling architecture selec of mux_4x1
# End time: 22:15:50 on Nov 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:50 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux
# -- Compiling architecture selec of mux
# End time: 22:15:51 on Nov 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/div_freq.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:51 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/div_freq.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity div_freq
# -- Compiling architecture oi of div_freq
# End time: 22:15:52 on Nov 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/decod_nv.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:52 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/decod_nv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decod_nv
# -- Compiling architecture circuito of decod_nv
# End time: 22:15:53 on Nov 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/decod_led.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:53 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/decod_led.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decod_led
# -- Compiling architecture struct of decod_led
# End time: 22:15:54 on Nov 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/decod_4.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:54 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/decod_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity decod_4
# -- Compiling architecture circuito of decod_4
# End time: 22:15:55 on Nov 30,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/datapath.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:15:55 on Nov 30,2017
# vcom -reportprogress 300 -93 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity datapath
# -- Compiling architecture bhv of datapath
# ** Error: C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/datapath.vhd(170): (vcom-1436) Actual expression (infix expression) of formal "F1" is not globally static.
# 
# ** Error: C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/datapath.vhd(170): (vcom-1436) Actual expression (infix expression) of formal "F2" is not globally static.
# 
# ** Error: C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/datapath.vhd(170): (vcom-1436) Actual expression (infix expression) of formal "F3" is not globally static.
# 
# ** Error: C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/datapath.vhd(170): (vcom-1436) Actual expression (infix expression) of formal "F4" is not globally static.
# 
# ** Error: C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/datapath.vhd(176): VHDL Compiler exiting
# End time: 22:15:55 on Nov 30,2017, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/altera/15.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Jogo_run_msim_rtl_vhdl.do line 21
# C:/altera/15.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/datapath.vhd}"
vcom -reportprogress 300 -work work {C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/simulation/modelsim/Jogo.vho}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 22:19:26 on Nov 30,2017
# vcom -reportprogress 300 -work work C:/Users/kkaldas/Documents/GitHub/Joguinho Clocks Reduzidos/simulation/modelsim/Jogo.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity topo
# -- Compiling architecture structure of topo
# End time: 22:19:28 on Nov 30,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vsim work.topo
# vsim -gui "+altera" -l msim_transcript -do "Jogo_run_msim_rtl_vhdl.do" 
# Start time: 22:19:35 on Nov 30,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.topo(structure)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_clkena(behavior)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# Loading altera.dffeas(vital_dffeas)
# ** Warning: Design size of 84600 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
add wave -position insertpoint  \
sim:/topo/CLOCK_50 \
sim:/topo/KEY \
sim:/topo/HEX0 \
sim:/topo/HEX1 \
sim:/topo/HEX2 \
sim:/topo/HEX3 \
sim:/topo/HEX4 \
sim:/topo/HEX5 \
sim:/topo/SW \
sim:/topo/LEDR
force -freeze sim:/topo/CLOCK_50 1 0, 0 {50 ps} -r 100
force -freeze sim:/topo/KEY 111111 0
noforce sim:/topo/HEX0
noforce sim:/topo/HEX1
noforce sim:/topo/HEX2
noforce sim:/topo/HEX3
noforce sim:/topo/HEX4
noforce sim:/topo/HEX5
force -freeze sim:/topo/SW 0000000000 0
noforce sim:/topo/LEDR
run
force -freeze sim:/topo/SW 1111111111 0
run
force -freeze sim:/topo/SW 0000000000 0
run
force -freeze sim:/topo/KEY 111101 0
run
run
run
force -freeze sim:/topo/SW 0100000000 0
run
run
force -freeze sim:/topo/SW 1100000000 0
run
run
force -freeze sim:/topo/KEY 111111 0
run
force -freeze sim:/topo/KEY 111101 0
run
run
run
force -freeze sim:/topo/SW 1100011000 0
run
run
run
run
force -freeze sim:/topo/SW 1110000001 0
run
run
run
force -freeze sim:/topo/SW 1111111110 0
run
run
run
force -freeze sim:/topo/SW 1110100101 0
run
run
run
force -freeze sim:/topo/SW 1100000111 0
run
run
run
force -freeze sim:/topo/SW 1101101100 0
run
run
run
force -freeze sim:/topo/SW 1111010101 0
run
run
run
force -freeze sim:/topo/SW 1110111110 0
run
run
run
force -freeze sim:/topo/SW 1100110011 0
run
run
run
run
run
run
force -freeze sim:/topo/KEY 111111 0
run
force -freeze sim:/topo/KEY 111110 0
run
run
run
force -freeze sim:/topo/KEY 111111 0
force -freeze sim:/topo/SW 0000000000 0
run
run


