Running : /opt/Xilinx/10.1/ISE/bin/lin/unwrapped/fuse -ise
/home/ise/sf/ee533_cpu/cpu/cpu.ise -intstyle ise -incremental -lib unisims_ver
-lib unimacro_ver -lib xilinxcorelib_ver -v 2 -o cpu_tb_tb_0_isim_beh.exe -prj
cpu_tb_tb_0_beh.prj -top cpu_tb_tb_0 -top glbl
Determining compilation order of HDL files
The vhdl library search path for library "std" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/std"
The veri library search path for library "std" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/std"
The vhdl library search path for library "ieee" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee"
The veri library search path for library "ieee" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee"
The vhdl library search path for library "ieee_proposed" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee_proposed"
The veri library search path for library "ieee_proposed" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee_proposed"
The vhdl library search path for library "synopsys" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/synopsys"
The veri library search path for library "synopsys" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/synopsys"
The vhdl library search path for library "simprim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/simprim"
The veri library search path for library "simprim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/simprim"
The vhdl library search path for library "unisim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unisim"
The veri library search path for library "unisim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unisim"
The vhdl library search path for library "unimacro" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unimacro"
The veri library search path for library "unimacro" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unimacro"
The vhdl library search path for library "aim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/aim"
The veri library search path for library "aim" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/aim"
The vhdl library search path for library "cpld" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/cpld"
The veri library search path for library "cpld" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/cpld"
The vhdl library search path for library "pls" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/pls"
The veri library search path for library "pls" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/pls"
The vhdl library search path for library "xilinxcorelib" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/xilinxcorelib"
The veri library search path for library "xilinxcorelib" is now
"/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/xilinxcorelib"
The vhdl library search path for library "aim_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/aim_ver"
The veri library search path for library "aim_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/aim_ver"
The vhdl library search path for library "cpld_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/cpld_ver"
The veri library search path for library "cpld_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/cpld_ver"
The vhdl library search path for library "simprims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/simprims_ver"
The veri library search path for library "simprims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/simprims_ver"
The vhdl library search path for library "unisims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver"
The veri library search path for library "unisims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver"
The vhdl library search path for library "uni9000_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/uni9000_ver"
The veri library search path for library "uni9000_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/uni9000_ver"
The vhdl library search path for library "unimacro_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver"
The veri library search path for library "unimacro_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver"
The vhdl library search path for library "xilinxcorelib_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver"
The veri library search path for library "xilinxcorelib_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver"
The vhdl library search path for library "gt_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt_ver"
The veri library search path for library "gt_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt_ver"
The vhdl library search path for library "gt10_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt10_ver"
The veri library search path for library "gt10_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt10_ver"
The vhdl library search path for library "gt11_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt11_ver"
The veri library search path for library "gt11_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt11_ver"
The vhdl library search path for library "gtp_dual_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_ver"
The veri library search path for library "gtp_dual_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_ver"
The vhdl library search path for library "gtp_dual_fast_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_fast_ver"
The veri library search path for library "gtp_dual_fast_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_fast_ver"
The vhdl library search path for library "gtx_dual_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_ver"
The veri library search path for library "gtx_dual_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_ver"
The vhdl library search path for library "gtx_dual_fast_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_fast_ver"
The veri library search path for library "gtx_dual_fast_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_fast_ver"
The vhdl library search path for library "emac_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/emac_ver"
The veri library search path for library "emac_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/emac_ver"
The vhdl library search path for library "temac_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/temac_ver"
The veri library search path for library "temac_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/temac_ver"
The vhdl library search path for library "ppc405_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_ver"
The veri library search path for library "ppc405_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_ver"
The vhdl library search path for library "ppc405_adv_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_adv_ver"
The veri library search path for library "ppc405_adv_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_adv_ver"
The vhdl library search path for library "ppc440_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc440_ver"
The veri library search path for library "ppc440_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc440_ver"
The vhdl library search path for library "pcie_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/pcie_ver"
The veri library search path for library "pcie_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/pcie_ver"
The vhdl library search path for library "work" is now
"/home/ise/sf/ee533_cpu/cpu/isim/work"
The veri library search path for library "work" is now
"/home/ise/sf/ee533_cpu/cpu/isim/work"
The vhdl library search path for library "unisims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver"
The veri library search path for library "unisims_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver"
The vhdl library search path for library "unimacro_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver"
The veri library search path for library "unimacro_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver"
The vhdl library search path for library "xilinxcorelib_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver"
The veri library search path for library "xilinxcorelib_ver" is now
"/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver"
The default vhdl library search path is now "/home/ise/sf/ee533_cpu/cpu/isim"
The default veri library search path is now "/home/ise/sf/ee533_cpu/cpu/isim"
-- Dumping library mapping
aim=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/aim
aim_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/aim_ver
cpld=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/cpld
cpld_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/cpld_ver
emac_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/emac_ver
gt10_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt10_ver
gt11_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt11_ver
gt_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gt_ver
gtp_dual_fast_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_fast_ver
gtp_dual_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtp_dual_ver
gtx_dual_fast_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_fast_ver
gtx_dual_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/gtx_dual_ver
ieee=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee
ieee_proposed=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/ieee_proposed
pcie_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/pcie_ver
pls=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/pls
ppc405_adv_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_adv_ver
ppc405_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc405_ver
ppc440_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/ppc440_ver
simprim=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/simprim
simprims_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/simprims_ver
std=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/std
synopsys=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/synopsys
temac_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xip/temac_ver
uni9000_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/uni9000_ver
unimacro=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unimacro
unimacro_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unimacro_ver
unisim=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/unisim
unisims_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver
work=isim/work
xilinxcorelib=/opt/Xilinx/10.1/ISE/vhdl/hdp/lin/xilinxcorelib
xilinxcorelib_ver=/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver
-- Done dumping library mapping
Analyzing Verilog file xor8_by_1.vf
Analyzing Verilog file xor32_by_1.vf
Analyzing Verilog file zero_reg_mux.v
Analyzing Verilog file xor64_by_1.vf
Analyzing Verilog file vadder64.v
Analyzing Verilog file regmem64.v
Analyzing Verilog file one_1b.v
Analyzing Verilog file mux2_1_x7.v
Analyzing Verilog file collapse_or5.v
Analyzing Verilog file ../alu/xnor64.v
Analyzing Verilog file ../alu/shift64.v
Analyzing Verilog file ../alu/set_lsb.v
Analyzing Verilog file ../alu/or64.v
Analyzing Verilog file ../alu/mux8_to_1_x64.v
Analyzing Verilog file ../alu/lt65.v
Analyzing Verilog file ../alu/gt65.v
WARNING:HDLCompiler:687 - "../alu/gt65.v" Line 1111. Overwriting previous
   definition of module glbl
Analyzing Verilog file ../alu/comp_sign_extend.v
Analyzing Verilog file ../alu/and64.v
Analyzing Verilog file thread_arbiter_4way.v
Analyzing Verilog file regfile64bit.vf
Analyzing Verilog file perf_interface.v
Analyzing Verilog file mux2_to_1_x64.v
Analyzing Verilog file ME_WBreg.v
Analyzing Verilog file IP_4way.v
Analyzing Verilog file instructionmem64.v
Analyzing Verilog file IF_IDreg.v
Analyzing Verilog file ID_EXreg.v
Analyzing Verilog file EX_MEreg.v
Analyzing Verilog file dmem_write_protect.v
Analyzing Verilog file decoder.v
Analyzing Verilog file datamem64.v
Analyzing Verilog file busmerge_2_5.v
Analyzing Verilog file Br_adder.v
Analyzing Verilog file BEZ_BNEZ_detect.v
Analyzing Verilog file alu64.vf
Analyzing Verilog file datapath64bit.vf
Analyzing Verilog file cpu_tb_tb_0.v
Analyzing Verilog file /opt/Xilinx/10.1/ISE/verilog/src/glbl.v
WARNING:HDLCompiler:687 - "/opt/Xilinx/10.1/ISE/verilog/src/glbl.v" Line 5.
   Overwriting previous definition of module glbl
Saving Verilog parse-tree work.xor8_by_1 into
/home/ise/sf/ee533_cpu/cpu/isim/work/xor8_by_1.sdb
Saving Verilog parse-tree work.xor32_by_1 into
/home/ise/sf/ee533_cpu/cpu/isim/work/xor32_by_1.sdb
Saving Verilog parse-tree work.zero_reg_mux into
/home/ise/sf/ee533_cpu/cpu/isim/work/zero_reg_mux.sdb
Saving Verilog parse-tree work.xor64_by_1 into
/home/ise/sf/ee533_cpu/cpu/isim/work/xor64_by_1.sdb
Saving Verilog parse-tree work.vadder64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/vadder64.sdb
Saving Verilog parse-tree work.regmem64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/regmem64.sdb
Saving Verilog parse-tree work.one_1b into
/home/ise/sf/ee533_cpu/cpu/isim/work/one_1b.sdb
Saving Verilog parse-tree work.mux2_1_x7 into
/home/ise/sf/ee533_cpu/cpu/isim/work/mux2_1_x7.sdb
Saving Verilog parse-tree work.collapse_or5 into
/home/ise/sf/ee533_cpu/cpu/isim/work/collapse_or5.sdb
Saving Verilog parse-tree work.xnor64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/xnor64.sdb
Saving Verilog parse-tree work.shift64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/shift64.sdb
Saving Verilog parse-tree work.set_lsb into
/home/ise/sf/ee533_cpu/cpu/isim/work/set_lsb.sdb
Saving Verilog parse-tree work.or64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/or64.sdb
Saving Verilog parse-tree work.mux8_to_1_x64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/mux8_to_1_x64.sdb
Saving Verilog parse-tree work.lt65 into
/home/ise/sf/ee533_cpu/cpu/isim/work/lt65.sdb
Saving Verilog parse-tree work.glbl into
/home/ise/sf/ee533_cpu/cpu/isim/work/glbl.sdb
Saving Verilog parse-tree work.gt65 into
/home/ise/sf/ee533_cpu/cpu/isim/work/gt65.sdb
Saving Verilog parse-tree work.comp_sign_extend into
/home/ise/sf/ee533_cpu/cpu/isim/work/comp_sign_extend.sdb
Saving Verilog parse-tree work.and64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/and64.sdb
Saving Verilog parse-tree work.thread_arbiter_4way into
/home/ise/sf/ee533_cpu/cpu/isim/work/thread_arbiter_4way.sdb
Saving Verilog parse-tree work.regfile64bit into
/home/ise/sf/ee533_cpu/cpu/isim/work/regfile64bit.sdb
Saving Verilog parse-tree work.perf_interface into
/home/ise/sf/ee533_cpu/cpu/isim/work/perf_interface.sdb
Saving Verilog parse-tree work.mux2_to_1_x64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/mux2_to_1_x64.sdb
Saving Verilog parse-tree work.ME_WBreg into
/home/ise/sf/ee533_cpu/cpu/isim/work/@m@e_@w@breg.sdb
Saving Verilog parse-tree work.IP_4way into
/home/ise/sf/ee533_cpu/cpu/isim/work/@i@p_4way.sdb
Saving Verilog parse-tree work.instructionmem64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/instructionmem64.sdb
Saving Verilog parse-tree work.IF_IDreg into
/home/ise/sf/ee533_cpu/cpu/isim/work/@i@f_@i@dreg.sdb
Saving Verilog parse-tree work.ID_EXreg into
/home/ise/sf/ee533_cpu/cpu/isim/work/@i@d_@e@xreg.sdb
Saving Verilog parse-tree work.EX_MEreg into
/home/ise/sf/ee533_cpu/cpu/isim/work/@e@x_@m@ereg.sdb
Saving Verilog parse-tree work.dmem_write_protect into
/home/ise/sf/ee533_cpu/cpu/isim/work/dmem_write_protect.sdb
Saving Verilog parse-tree work.decoder into
/home/ise/sf/ee533_cpu/cpu/isim/work/decoder.sdb
Saving Verilog parse-tree work.datamem64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/datamem64.sdb
Saving Verilog parse-tree work.busmerge_2_5 into
/home/ise/sf/ee533_cpu/cpu/isim/work/busmerge_2_5.sdb
Saving Verilog parse-tree work.Br_adder into
/home/ise/sf/ee533_cpu/cpu/isim/work/@br_adder.sdb
Saving Verilog parse-tree work.BEZ_BNEZ_detect into
/home/ise/sf/ee533_cpu/cpu/isim/work/@b@e@z_@b@n@e@z_detect.sdb
Saving Verilog parse-tree work.alu64 into
/home/ise/sf/ee533_cpu/cpu/isim/work/alu64.sdb
Saving Verilog parse-tree work.datapath64bit into
/home/ise/sf/ee533_cpu/cpu/isim/work/datapath64bit.sdb
Saving Verilog parse-tree work.cpu_tb_tb_0 into
/home/ise/sf/ee533_cpu/cpu/isim/work/cpu_tb_tb_0.sdb
Starting static elaboration
"/opt/Xilinx/10.1/ISE/verilog/src/glbl.v" Line 5. Compiling module glbl
"cpu_tb_tb_0.v" Line 23. Compiling module cpu_tb_tb_0
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_7 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_7_output_stage
from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree unisims_ver.XOR2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.NOR2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.VCC from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.GND from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.LUT2 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.MUXCY from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_8 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree xilinxcorelib_ver.BLK_MEM_GEN_V2_8_output_stage
from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/xilinxcorelib_ver/xilinxcorelib_ver.sdbl
Restoring Verilog parse-tree unisims_ver.AND2B1 from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
Restoring Verilog parse-tree unisims_ver.FDCE from
/opt/Xilinx/10.1/ISE/verilog/hdp/lin/unisims_ver/unisims_ver.sdbl
WARNING:HDLCompiler:1016 - "cpu_tb_tb_0.v" Line 52. Port ID_ins is not connected
   to this instance
Completed static elaboration
Fuse Memory Usage: 24124 Kb
Fuse CPU Usage: 120 ms
Compiling module glbl
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_7_output_stage(C_...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_7(C_ADDRA_WIDTH=1...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module instructionmem64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module and64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module or64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module XOR2
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module xor8_by_1
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module xor32_by_1
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module xor64_by_1
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module shift64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module NOR2
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module xnor64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module VCC
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module GND
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module LUT2(INIT=4'b1001)
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module MUXCY
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module gt65
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module lt65
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module comp_sign_extend
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module set_lsb
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module vadder64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module mux8_to_1_x64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module alu64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module mux2_to_1_x64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module decoder
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module perf_interface
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module dmem_write_protect
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module thread_arbiter_4way
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module IP_4way
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module IF_IDreg
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module Br_adder
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module ID_EXreg
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module EX_MEreg
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BEZ_BNEZ_detect
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_7_output_stage(C_...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_7(C_ADDRA_WIDTH=1...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module datamem64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module ME_WBreg
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module busmerge_2_5
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_8_output_stage(C_...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module BLK_MEM_GEN_V2_8(C_ADDRA_WIDTH=7...
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module regmem64
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module AND2B1
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module zero_reg_mux
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module collapse_or5
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module FDCE(INIT=1'b0)_0
Compiling module FDCE(INIT=1'b0)_1
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling isim/_tmp/unisims_ver/m_00000000002063979698_0906273847.c to
isim/_tmp/unisims_ver/m_00000000002063979698_0906273847.lin.o with command:
/usr/bin/gcc -Wa,-W  -O  -m32  -c -o
"isim/_tmp/unisims_ver/m_00000000002063979698_0906273847.lin.o"
-I"/opt/Xilinx/10.1/ISE/data/include"
"isim/_tmp/unisims_ver/m_00000000002063979698_0906273847.c"
Compiling module one_1b
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module mux2_1_x7
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module regfile64bit
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module datapath64bit
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling module cpu_tb_tb_0
 (incremental note: generated C did not change and C compilation will be
skipped)
Compiling isim/_tmp/work/cpu_tb_tb_0_isim_beh.exe_lib.c to
isim/_tmp/work/cpu_tb_tb_0_isim_beh.exe_lib.lin.o with command:
/usr/bin/gcc -Wa,-W  -O  -m32  -c -o
"isim/_tmp/work/cpu_tb_tb_0_isim_beh.exe_lib.lin.o"
-I"/opt/Xilinx/10.1/ISE/data/include"
"isim/_tmp/work/cpu_tb_tb_0_isim_beh.exe_lib.c"
Linking with command:
/usr/bin/gcc -Wa,-W  -O  -m32 -shared  -o
"isim/_tmp/work/cpu_tb_tb_0_isim_beh.exe_lib.lin.so"
"isim/_tmp/work/cpu_tb_tb_0_isim_beh.exe_lib.lin.o" 
"isim/_tmp/work/m_00000000000866782574_2073120511.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000002050205129_3894270693.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000001006755372_0127322965.lin.o"
"isim/_tmp/work/m_00000000004001028428_2496777317.lin.o"
"isim/_tmp/work/m_00000000004181266128_1346197377.lin.o"
"isim/_tmp/work/m_00000000004181266128_0335194620.lin.o"
"isim/_tmp/unisims_ver/m_00000000000179858743_3125220529.lin.o"
"isim/_tmp/work/m_00000000003579224306_1635538095.lin.o"
"isim/_tmp/work/m_00000000000409935852_1402724792.lin.o"
"isim/_tmp/work/m_00000000000797492425_3623496962.lin.o"
"isim/_tmp/work/m_00000000001592411322_2378129824.lin.o"
"isim/_tmp/unisims_ver/m_00000000001080104878_3476364530.lin.o"
"isim/_tmp/work/m_00000000004181266128_2343738166.lin.o"
"isim/_tmp/unisims_ver/m_00000000001920171980_1593237687.lin.o"
"isim/_tmp/unisims_ver/m_00000000003257999491_1759035934.lin.o"
"isim/_tmp/unisims_ver/m_00000000002145065410_0374334164.lin.o"
"isim/_tmp/unisims_ver/m_00000000001933396858_1058825862.lin.o"
"isim/_tmp/work/m_00000000000133109214_2781138231.lin.o"
"isim/_tmp/work/m_00000000000804122509_1925532214.lin.o"
"isim/_tmp/work/m_00000000003180483936_3348362083.lin.o"
"isim/_tmp/work/m_00000000001017161074_0960572207.lin.o"
"isim/_tmp/work/m_00000000000487092104_2565441277.lin.o"
"isim/_tmp/work/m_00000000003905718400_1970084041.lin.o"
"isim/_tmp/work/m_00000000000155729382_3889190477.lin.o"
"isim/_tmp/work/m_00000000001271911350_1649379328.lin.o"
"isim/_tmp/work/m_00000000001367290071_3069169239.lin.o"
"isim/_tmp/work/m_00000000002949968913_3638225198.lin.o"
"isim/_tmp/work/m_00000000003140303428_1776166545.lin.o"
"isim/_tmp/work/m_00000000002543606116_0610838321.lin.o"
"isim/_tmp/work/m_00000000000881626551_3643923604.lin.o"
"isim/_tmp/work/m_00000000003924766520_3800570471.lin.o"
"isim/_tmp/work/m_00000000001354954778_3342563234.lin.o"
"isim/_tmp/work/m_00000000000988923209_2854751848.lin.o"
"isim/_tmp/work/m_00000000001582318016_3489278238.lin.o"
"isim/_tmp/work/m_00000000000608646026_1957864914.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000002050205129_0451882537.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000000910001589_2897200061.lin.o"
"isim/_tmp/work/m_00000000004001028428_4011812719.lin.o"
"isim/_tmp/work/m_00000000001493228819_2911991871.lin.o"
"isim/_tmp/work/m_00000000003821418956_2257197695.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000002050205129_3263055014.lin.o"
"isim/_tmp/xilinxcorelib_ver/m_00000000000333588353_0201965519.lin.o"
"isim/_tmp/work/m_00000000004001028428_1947359366.lin.o"
"isim/_tmp/unisims_ver/m_00000000002674302814_1435897813.lin.o"
"isim/_tmp/work/m_00000000000975103598_3233751896.lin.o"
"isim/_tmp/work/m_00000000000480030338_1601485867.lin.o"
"isim/_tmp/unisims_ver/m_00000000002063979698_0906273847.lin.o"
"isim/_tmp/work/m_00000000003977693835_0117505732.lin.o"
"isim/_tmp/work/m_00000000001271911350_3110440724.lin.o"
"isim/_tmp/work/m_00000000001043827871_3525170186.lin.o"
"isim/_tmp/work/m_00000000004127472677_2734816324.lin.o"
"isim/_tmp/work/m_00000000001647982050_2042678996.lin.o"
"/opt/Xilinx/10.1/ISE/lib/lin/libhsimengine.so"
Linking with command:
/usr/bin/gcc -Wa,-W  -O  -m32  -Wl,--rpath "/opt/Xilinx/10.1/ISE/lib/lin" -o
"cpu_tb_tb_0_isim_beh.exe" "isim/_tmp/work/cpu_tb_tb_0_isim_beh.exe_main.c" -ldl
Compiled 53 Verilog Units
Built simulation executable cpu_tb_tb_0_isim_beh.exe
Fuse Memory Usage: 26460 Kb
Fuse CPU Usage: 370 ms
GCC CPU Usage: 110 ms
