m255
K3
13
cModel Technology
Z0 dC:\Users\choug\VLSI_Projects\LAB2\simulation\qsim
vAFIFO
I2^oGHo4IR<@A[N:4F@[_D3
V?aeGjUX@RJ9S`_ZMjUcE:3
Z1 dC:\Users\choug\VLSI_Projects\LAB2\simulation\qsim
w1669128556
8C:/Users/choug/VLSI_Projects/LAB2/AFIFO.v
FC:/Users/choug/VLSI_Projects/LAB2/AFIFO.v
L0 7
Z2 OV;L;10.1d;51
r1
31
Z3 o-vlog01compat -work work -O0
Z4 !s92 -vlog01compat -work work +incdir+C:/Users/choug/VLSI_Projects/LAB2 -O0
n@a@f@i@f@o
!i10b 1
!s100 FK^Hd?a]dbFdjN`O1bhbG2
!s85 0
!s108 1669282299.346000
!s107 C:/Users/choug/VLSI_Projects/LAB2/AFIFO.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/choug/VLSI_Projects/LAB2|C:/Users/choug/VLSI_Projects/LAB2/AFIFO.v|
!s101 -O0
vCDC
!i10b 1
!s100 >TC<aJY6QU?ko?BISzL]k3
IFz^mO9MP:IedbUFR4QXCm0
V94O>N9ne2ZMLF45@oefz_3
R1
Z5 w1669282212
Z6 FC:/Users/choug/VLSI_Projects/LAB2/TEST_FILE/../CDC.v
Z7 8C:/Users/choug/VLSI_Projects/LAB2/TEST_FILE/TESTBED.v
Z8 FC:/Users/choug/VLSI_Projects/LAB2/TEST_FILE/TESTBED.v
L0 3
R2
r1
!s85 0
31
Z9 !s108 1669282299.614000
Z10 !s107 C:/Users/choug/VLSI_Projects/LAB2/TEST_FILE/../CDC.v|C:/Users/choug/VLSI_Projects/LAB2/TEST_FILE/PATTERN0.v|C:/Users/choug/VLSI_Projects/LAB2/TEST_FILE/PATTERN.v|C:/Users/choug/VLSI_Projects/LAB2/TEST_FILE/TESTBED.v|
Z11 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/choug/VLSI_Projects/LAB2/TEST_FILE|C:/Users/choug/VLSI_Projects/LAB2/TEST_FILE/TESTBED.v|
!s101 -O0
R3
Z12 !s92 -vlog01compat -work work +incdir+C:/Users/choug/VLSI_Projects/LAB2/TEST_FILE -O0
Z13 n@c@d@c
vfifomem
I5>d>`f:i[6:KIn9nRe>8M2
VH03HBGaQhk1U^2]iR=8Z@2
R1
Z14 w1649825086
8C:/Users/choug/VLSI_Projects/LAB2/fifomem.v
FC:/Users/choug/VLSI_Projects/LAB2/fifomem.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 mJdFeZF=1gon^IO5@U@zT3
!s85 0
!s108 1669282299.162000
!s107 C:/Users/choug/VLSI_Projects/LAB2/fifomem.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/choug/VLSI_Projects/LAB2|C:/Users/choug/VLSI_Projects/LAB2/fifomem.v|
!s101 -O0
vPATTERN
!i10b 1
!s100 aK9M=WU:X:;IJVn>OUckf1
IVz;Gn`H<?T4AD<:[3QF6`1
VP?dj96[O6LWMUghLdO[JD3
R1
Z15 w1669224925
FC:/Users/choug/VLSI_Projects/LAB2/TEST_FILE/PATTERN.v
R7
R8
L0 13
R2
r1
!s85 0
31
R9
R10
R11
!s101 -O0
R3
R12
n@p@a@t@t@e@r@n
vPATTERN0
!i10b 1
!s100 O142]iam2SdjU5Zhf2AWM0
IiL3EL4RIG=462>VIOdER[2
Vb>U4H<D>V?XkmCkDJOGnm1
R1
R15
FC:/Users/choug/VLSI_Projects/LAB2/TEST_FILE/PATTERN0.v
R7
R8
L0 13
R2
r1
!s85 0
31
R9
R10
R11
!s101 -O0
R3
R12
n@p@a@t@t@e@r@n0
vrptr_empty
Ij=OQ5YP?]O`D>PdZPk`l=0
V]S6z[hJH@V2ZaIVLXHUWU3
R1
R14
8C:/Users/choug/VLSI_Projects/LAB2/rptr_empty.v
FC:/Users/choug/VLSI_Projects/LAB2/rptr_empty.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 Gk]eT1RA6:V2i`X9jz_ia2
!s85 0
!s108 1669282299.075000
!s107 C:/Users/choug/VLSI_Projects/LAB2/rptr_empty.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/choug/VLSI_Projects/LAB2|C:/Users/choug/VLSI_Projects/LAB2/rptr_empty.v|
!s101 -O0
vshift_register_5_slot
!i10b 1
!s100 dD8>M?Z86FM;1>NUcYFjC3
IzO]o62IoQ_92Ol3c@hb>e2
Vn^iKU33?3Qd8Rf6J;1HM23
R1
R5
R6
R7
R8
L0 147
R2
r1
!s85 0
31
R9
R10
R11
!s101 -O0
R3
R12
vsync_r2w
I7[36ig2Pb8b;<gM521zB?0
VGART@:z6HoI@5UWJFD4ld1
R1
R14
8C:/Users/choug/VLSI_Projects/LAB2/sync_r2w.v
FC:/Users/choug/VLSI_Projects/LAB2/sync_r2w.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 @cTXOBcVSTJ0bnO<5::FR0
!s85 0
!s108 1669282298.993000
!s107 C:/Users/choug/VLSI_Projects/LAB2/sync_r2w.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/choug/VLSI_Projects/LAB2|C:/Users/choug/VLSI_Projects/LAB2/sync_r2w.v|
!s101 -O0
vsync_w2r
I_0_AHobci0LTYlZbBk?Rh1
V6GG<d_`JI[CV;a59lXZ9a3
R1
R14
8C:/Users/choug/VLSI_Projects/LAB2/sync_w2r.v
FC:/Users/choug/VLSI_Projects/LAB2/sync_w2r.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 6_Ull2[gI>J1FG<W[WCch0
!s85 0
!s108 1669282298.908000
!s107 C:/Users/choug/VLSI_Projects/LAB2/sync_w2r.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/choug/VLSI_Projects/LAB2|C:/Users/choug/VLSI_Projects/LAB2/sync_w2r.v|
!s101 -O0
vTESTBED
!i10b 1
!s100 OQ1V_K@7@OoP4TgH]K5bf3
IQn1<1cna86mg=z0[L?1XY2
Vjm8=?c=jf^ahAfAih:cG83
R1
R15
R7
R8
L0 12
R2
r1
!s85 0
31
R9
R10
R11
!s101 -O0
R3
R12
n@t@e@s@t@b@e@d
vwptr_full
IPz2JRfOca[9N1QUZ7e7k31
V@o:3S0^bYW[^?Ne3ke`3z0
R1
R14
8C:/Users/choug/VLSI_Projects/LAB2/wptr_full.v
FC:/Users/choug/VLSI_Projects/LAB2/wptr_full.v
L0 1
R2
r1
31
R3
R4
!i10b 1
!s100 9O:fS_9Gf<UC;SUS8gh3T0
!s85 0
!s108 1669282298.779000
!s107 C:/Users/choug/VLSI_Projects/LAB2/wptr_full.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/choug/VLSI_Projects/LAB2|C:/Users/choug/VLSI_Projects/LAB2/wptr_full.v|
!s101 -O0
