{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636698462644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636698462644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 09:27:42 2021 " "Processing started: Fri Nov 12 09:27:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636698462644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636698462644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6_4 -c lab6_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6_4 -c lab6_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636698462644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636698462910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636698462910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_4 " "Found entity 1: lab6_4" {  } { { "lab6_4.sv" "" { Text "E:/verilogLAB/lab6/lab6_4/lab6_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636698469637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636698469637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_4 " "Elaborating entity \"lab6_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636698469653 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q1 lab6_4.sv(7) " "Verilog HDL Always Construct warning at lab6_4.sv(7): inferring latch(es) for variable \"q1\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6_4.sv" "" { Text "E:/verilogLAB/lab6/lab6_4/lab6_4.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636698469653 "|lab6_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q2 lab6_4.sv(7) " "Verilog HDL Always Construct warning at lab6_4.sv(7): inferring latch(es) for variable \"q2\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6_4.sv" "" { Text "E:/verilogLAB/lab6/lab6_4/lab6_4.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636698469653 "|lab6_4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q3 lab6_4.sv(7) " "Verilog HDL Always Construct warning at lab6_4.sv(7): inferring latch(es) for variable \"q3\", which holds its previous value in one or more paths through the always construct" {  } { { "lab6_4.sv" "" { Text "E:/verilogLAB/lab6/lab6_4/lab6_4.sv" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1636698469653 "|lab6_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3 lab6_4.sv(8) " "Inferred latch for \"q3\" at lab6_4.sv(8)" {  } { { "lab6_4.sv" "" { Text "E:/verilogLAB/lab6/lab6_4/lab6_4.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636698469653 "|lab6_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2 lab6_4.sv(8) " "Inferred latch for \"q2\" at lab6_4.sv(8)" {  } { { "lab6_4.sv" "" { Text "E:/verilogLAB/lab6/lab6_4/lab6_4.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636698469653 "|lab6_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1 lab6_4.sv(8) " "Inferred latch for \"q1\" at lab6_4.sv(8)" {  } { { "lab6_4.sv" "" { Text "E:/verilogLAB/lab6/lab6_4/lab6_4.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636698469653 "|lab6_4"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q1\$latch " "Latch q1\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[1\] " "Ports D and ENA on the latch are fed by the same signal sel\[1\]" {  } { { "lab6_4.sv" "" { Text "E:/verilogLAB/lab6/lab6_4/lab6_4.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636698469895 ""}  } { { "lab6_4.sv" "" { Text "E:/verilogLAB/lab6/lab6_4/lab6_4.sv" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636698469895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q2\$latch " "Latch q2\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "lab6_4.sv" "" { Text "E:/verilogLAB/lab6/lab6_4/lab6_4.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636698469895 ""}  } { { "lab6_4.sv" "" { Text "E:/verilogLAB/lab6/lab6_4/lab6_4.sv" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636698469895 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "q3\$latch " "Latch q3\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sel\[0\] " "Ports D and ENA on the latch are fed by the same signal sel\[0\]" {  } { { "lab6_4.sv" "" { Text "E:/verilogLAB/lab6/lab6_4/lab6_4.sv" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1636698469895 ""}  } { { "lab6_4.sv" "" { Text "E:/verilogLAB/lab6/lab6_4/lab6_4.sv" 8 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1636698469895 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636698469958 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636698470257 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636698470257 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636698470272 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636698470272 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636698470272 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636698470272 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636698470288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 09:27:50 2021 " "Processing ended: Fri Nov 12 09:27:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636698470288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636698470288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636698470288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636698470288 ""}
