# Hardware-Eng-Lab
## Project: VHDL Clock
### Members:
- Aditya Kumar
- Wiktor Kochanek
- Gordan Konevski
