
sparrow.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .dfuloader    000009f8  08000138  08000138  00010138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00021838  08000b30  08000b30  00010b30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00002ce0  08022368  08022368  00032368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08025048  08025048  000400f0  2**0
                  CONTENTS
  5 .ARM          00000008  08025048  08025048  00035048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08025050  08025050  000400f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000008  08025050  08025050  00035050  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000008  08025058  08025058  00035058  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         000000f0  20000000  08025060  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00002478  20000200  20000200  00040200  2**9
                  ALLOC
 11 RAM1_region   00000000  20002678  20002678  000400f0  2**0
                  CONTENTS
 12 ._user_heap_stack 00000a00  20002678  20002678  00040200  2**0
                  ALLOC
 13 .ARM.attributes 0000002a  00000000  00000000  000400f0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0006f02f  00000000  00000000  0004011a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000c1ff  00000000  00000000  000af149  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000041c8  00000000  00000000  000bb348  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00003f70  00000000  00000000  000bf510  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000111b3  00000000  00000000  000c3480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00051387  00000000  00000000  000d4633  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ea7f8  00000000  00000000  001259ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  002101b2  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00011638  00000000  00000000  00210208  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .dfuloader:

08000138 <dfuLoader-0x6c8>:
	...

08000800 <dfuLoader>:
static void local_FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data);

// Transfer pages from source to destination, safely skipping THIS code's page.  The src and dst
// must be aligned on a page boundary.
void DFULOADER_FUNC dfuLoader(uint8_t *flashDst, uint8_t *flashSrc, uint32_t pages)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b088      	sub	sp, #32
 8000804:	af00      	add	r7, sp, #0
 8000806:	60f8      	str	r0, [r7, #12]
 8000808:	60b9      	str	r1, [r7, #8]
 800080a:	607a      	str	r2, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800080c:	b672      	cpsid	i
}
 800080e:	bf00      	nop

    // Disable interrupts, because we'll be stepping on the interrupt vectors
    __disable_irq();

    // Unlock the program memory
    local_HAL_FLASH_Unlock();
 8000810:	f000 f866 	bl	80008e0 <local_HAL_FLASH_Unlock>

    // Clear all FLASH flags
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8000814:	4b26      	ldr	r3, [pc, #152]	; (80008b0 <dfuLoader+0xb0>)
 8000816:	699b      	ldr	r3, [r3, #24]
 8000818:	4a25      	ldr	r2, [pc, #148]	; (80008b0 <dfuLoader+0xb0>)
 800081a:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800081e:	6193      	str	r3, [r2, #24]
 8000820:	4b23      	ldr	r3, [pc, #140]	; (80008b0 <dfuLoader+0xb0>)
 8000822:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 8000826:	611a      	str	r2, [r3, #16]
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_PGSERR | FLASH_FLAG_WRPERR | FLASH_FLAG_OPTVERR);
 8000828:	4b21      	ldr	r3, [pc, #132]	; (80008b0 <dfuLoader+0xb0>)
 800082a:	f248 0291 	movw	r2, #32913	; 0x8091
 800082e:	611a      	str	r2, [r3, #16]

    // Loop, copying pages
    for (int page=0; page<pages; page++) {
 8000830:	2300      	movs	r3, #0
 8000832:	61fb      	str	r3, [r7, #28]
 8000834:	e032      	b.n	800089c <dfuLoader+0x9c>

        // Skip the current page that contains this code
        if (page == 1) {
 8000836:	69fb      	ldr	r3, [r7, #28]
 8000838:	2b01      	cmp	r3, #1
 800083a:	d02b      	beq.n	8000894 <dfuLoader+0x94>
            continue;
        }

        // Erase the page
        local_HAL_FLASHEx_Erase(page, 1);
 800083c:	69fb      	ldr	r3, [r7, #28]
 800083e:	b29b      	uxth	r3, r3
 8000840:	2101      	movs	r1, #1
 8000842:	4618      	mov	r0, r3
 8000844:	f000 f864 	bl	8000910 <local_HAL_FLASHEx_Erase>

        // Program the page
        uint64_t *sourceDoubleWord = (uint64_t *) (flashSrc + (FLASH_PAGE_SIZE * page));
 8000848:	69fb      	ldr	r3, [r7, #28]
 800084a:	02db      	lsls	r3, r3, #11
 800084c:	68ba      	ldr	r2, [r7, #8]
 800084e:	4413      	add	r3, r2
 8000850:	617b      	str	r3, [r7, #20]
        uint8_t *destPageBase = (uint8_t *) (flashDst + (FLASH_PAGE_SIZE * page));
 8000852:	69fb      	ldr	r3, [r7, #28]
 8000854:	02db      	lsls	r3, r3, #11
 8000856:	68fa      	ldr	r2, [r7, #12]
 8000858:	4413      	add	r3, r2
 800085a:	613b      	str	r3, [r7, #16]
        for (int i=0; i<FLASH_PAGE_SIZE; i+=8) {
 800085c:	2300      	movs	r3, #0
 800085e:	61bb      	str	r3, [r7, #24]
 8000860:	e013      	b.n	800088a <dfuLoader+0x8a>
            local_HAL_FLASH_Program((uint32_t)(&destPageBase[i]), sourceDoubleWord[i/8]);
 8000862:	69bb      	ldr	r3, [r7, #24]
 8000864:	693a      	ldr	r2, [r7, #16]
 8000866:	4413      	add	r3, r2
 8000868:	4619      	mov	r1, r3
 800086a:	69bb      	ldr	r3, [r7, #24]
 800086c:	2b00      	cmp	r3, #0
 800086e:	da00      	bge.n	8000872 <dfuLoader+0x72>
 8000870:	3307      	adds	r3, #7
 8000872:	10db      	asrs	r3, r3, #3
 8000874:	00db      	lsls	r3, r3, #3
 8000876:	697a      	ldr	r2, [r7, #20]
 8000878:	4413      	add	r3, r2
 800087a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800087e:	4608      	mov	r0, r1
 8000880:	f000 f914 	bl	8000aac <local_HAL_FLASH_Program>
        for (int i=0; i<FLASH_PAGE_SIZE; i+=8) {
 8000884:	69bb      	ldr	r3, [r7, #24]
 8000886:	3308      	adds	r3, #8
 8000888:	61bb      	str	r3, [r7, #24]
 800088a:	69bb      	ldr	r3, [r7, #24]
 800088c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000890:	d3e7      	bcc.n	8000862 <dfuLoader+0x62>
 8000892:	e000      	b.n	8000896 <dfuLoader+0x96>
            continue;
 8000894:	bf00      	nop
    for (int page=0; page<pages; page++) {
 8000896:	69fb      	ldr	r3, [r7, #28]
 8000898:	3301      	adds	r3, #1
 800089a:	61fb      	str	r3, [r7, #28]
 800089c:	69fb      	ldr	r3, [r7, #28]
 800089e:	687a      	ldr	r2, [r7, #4]
 80008a0:	429a      	cmp	r2, r3
 80008a2:	d8c8      	bhi.n	8000836 <dfuLoader+0x36>
        }

    }

    // Restart and run the new firmware
    local__NVIC_SystemReset();
 80008a4:	f000 f806 	bl	80008b4 <local__NVIC_SystemReset>

}
 80008a8:	bf00      	nop
 80008aa:	3720      	adds	r7, #32
 80008ac:	46bd      	mov	sp, r7
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	58004000 	.word	0x58004000

080008b4 <local__NVIC_SystemReset>:

// Reboot
static void DFULOADER_FUNC local__NVIC_SystemReset(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80008b8:	f3bf 8f4f 	dsb	sy
}
 80008bc:	bf00      	nop
    __DSB();                                                        /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
    SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                             (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80008be:	4b06      	ldr	r3, [pc, #24]	; (80008d8 <local__NVIC_SystemReset+0x24>)
 80008c0:	68db      	ldr	r3, [r3, #12]
 80008c2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
    SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80008c6:	4904      	ldr	r1, [pc, #16]	; (80008d8 <local__NVIC_SystemReset+0x24>)
 80008c8:	4b04      	ldr	r3, [pc, #16]	; (80008dc <local__NVIC_SystemReset+0x28>)
 80008ca:	4313      	orrs	r3, r2
 80008cc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80008ce:	f3bf 8f4f 	dsb	sy
}
 80008d2:	bf00      	nop
                             SCB_AIRCR_SYSRESETREQ_Msk    );        /* Keep priority group unchanged */
    __DSB();                                                        /* Ensure completion of memory access */
    for(;;) {                                                       /* wait until reset */
        __NOP();
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <local__NVIC_SystemReset+0x20>
 80008d8:	e000ed00 	.word	0xe000ed00
 80008dc:	05fa0004 	.word	0x05fa0004

080008e0 <local_HAL_FLASH_Unlock>:
    }
}

// Unlock for programming
static void DFULOADER_FUNC local_HAL_FLASH_Unlock(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
    while (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U) {
 80008e4:	e005      	b.n	80008f2 <local_HAL_FLASH_Unlock+0x12>
        /* Authorize the FLASH Registers access */
        WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80008e6:	4b07      	ldr	r3, [pc, #28]	; (8000904 <local_HAL_FLASH_Unlock+0x24>)
 80008e8:	4a07      	ldr	r2, [pc, #28]	; (8000908 <local_HAL_FLASH_Unlock+0x28>)
 80008ea:	609a      	str	r2, [r3, #8]
        WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80008ec:	4b05      	ldr	r3, [pc, #20]	; (8000904 <local_HAL_FLASH_Unlock+0x24>)
 80008ee:	4a07      	ldr	r2, [pc, #28]	; (800090c <local_HAL_FLASH_Unlock+0x2c>)
 80008f0:	609a      	str	r2, [r3, #8]
    while (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U) {
 80008f2:	4b04      	ldr	r3, [pc, #16]	; (8000904 <local_HAL_FLASH_Unlock+0x24>)
 80008f4:	695b      	ldr	r3, [r3, #20]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	dbf5      	blt.n	80008e6 <local_HAL_FLASH_Unlock+0x6>
    }
}
 80008fa:	bf00      	nop
 80008fc:	bf00      	nop
 80008fe:	46bd      	mov	sp, r7
 8000900:	bc80      	pop	{r7}
 8000902:	4770      	bx	lr
 8000904:	58004000 	.word	0x58004000
 8000908:	45670123 	.word	0x45670123
 800090c:	cdef89ab 	.word	0xcdef89ab

08000910 <local_HAL_FLASHEx_Erase>:

// Erase the specified FLASH memory pages
static void DFULOADER_FUNC local_HAL_FLASHEx_Erase(uint16_t page, uint16_t pages)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0
 8000916:	4603      	mov	r3, r0
 8000918:	460a      	mov	r2, r1
 800091a:	80fb      	strh	r3, [r7, #6]
 800091c:	4613      	mov	r3, r2
 800091e:	80bb      	strh	r3, [r7, #4]

    /* Verify that next operation can be proceed */
    local_FLASH_WaitForLastOperation();
 8000920:	f000 f81a 	bl	8000958 <local_FLASH_WaitForLastOperation>

    /* Erase the pages */
    uint32_t index;
    for (index = page; index < (page + pages); index++) {
 8000924:	88fb      	ldrh	r3, [r7, #6]
 8000926:	60fb      	str	r3, [r7, #12]
 8000928:	e007      	b.n	800093a <local_HAL_FLASHEx_Erase+0x2a>
        /* Start erase page */
        local_FLASH_PageErase(index);
 800092a:	68f8      	ldr	r0, [r7, #12]
 800092c:	f000 f852 	bl	80009d4 <local_FLASH_PageErase>

        /* Wait for last operation to be completed */
        local_FLASH_WaitForLastOperation();
 8000930:	f000 f812 	bl	8000958 <local_FLASH_WaitForLastOperation>
    for (index = page; index < (page + pages); index++) {
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	3301      	adds	r3, #1
 8000938:	60fb      	str	r3, [r7, #12]
 800093a:	88fa      	ldrh	r2, [r7, #6]
 800093c:	88bb      	ldrh	r3, [r7, #4]
 800093e:	4413      	add	r3, r2
 8000940:	461a      	mov	r2, r3
 8000942:	68fb      	ldr	r3, [r7, #12]
 8000944:	4293      	cmp	r3, r2
 8000946:	d3f0      	bcc.n	800092a <local_HAL_FLASHEx_Erase+0x1a>

    }

    /* If operation is completed or interrupted, disable the Page Erase Bit */
    local_FLASH_AcknowledgePageErase();
 8000948:	f000 f85c 	bl	8000a04 <local_FLASH_AcknowledgePageErase>

    /* Flush the caches to be sure of the data consistency */
    local_FLASH_FlushCaches();
 800094c:	f000 f86a 	bl	8000a24 <local_FLASH_FlushCaches>

}
 8000950:	bf00      	nop
 8000952:	3710      	adds	r7, #16
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}

08000958 <local_FLASH_WaitForLastOperation>:

// Wait for a FLASH operation to complete.
static void DFULOADER_FUNC local_FLASH_WaitForLastOperation(void)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0

    /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
       Even if the FLASH operation fails, the BUSY flag will be reset and an error
       flag will be set */
    while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) ;
 800095e:	bf00      	nop
 8000960:	4b1b      	ldr	r3, [pc, #108]	; (80009d0 <local_FLASH_WaitForLastOperation+0x78>)
 8000962:	691b      	ldr	r3, [r3, #16]
 8000964:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000968:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800096c:	d0f8      	beq.n	8000960 <local_FLASH_WaitForLastOperation+0x8>
    /* check flash errors. Only ECC correction can be checked here as ECCD
       generates NMI */
#ifdef CORE_CM0PLUS
    uint32_t error = FLASH->C2SR;
#else
    uint32_t error = FLASH->SR;
 800096e:	4b18      	ldr	r3, [pc, #96]	; (80009d0 <local_FLASH_WaitForLastOperation+0x78>)
 8000970:	691b      	ldr	r3, [r3, #16]
 8000972:	607b      	str	r3, [r7, #4]
#endif

    /* Check FLASH End of Operation flag */
    if ((error & FLASH_FLAG_EOP) != 0U) {
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	f003 0301 	and.w	r3, r3, #1
 800097a:	2b00      	cmp	r3, #0
 800097c:	d002      	beq.n	8000984 <local_FLASH_WaitForLastOperation+0x2c>
        /* Clear FLASH End of Operation pending bit */
        __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800097e:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <local_FLASH_WaitForLastOperation+0x78>)
 8000980:	2201      	movs	r2, #1
 8000982:	611a      	str	r2, [r3, #16]
    }

    /* clear error flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800098a:	2b00      	cmp	r3, #0
 800098c:	d007      	beq.n	800099e <local_FLASH_WaitForLastOperation+0x46>
 800098e:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <local_FLASH_WaitForLastOperation+0x78>)
 8000990:	699a      	ldr	r2, [r3, #24]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8000998:	490d      	ldr	r1, [pc, #52]	; (80009d0 <local_FLASH_WaitForLastOperation+0x78>)
 800099a:	4313      	orrs	r3, r2
 800099c:	618b      	str	r3, [r1, #24]
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d004      	beq.n	80009b2 <local_FLASH_WaitForLastOperation+0x5a>
 80009a8:	4a09      	ldr	r2, [pc, #36]	; (80009d0 <local_FLASH_WaitForLastOperation+0x78>)
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80009b0:	6113      	str	r3, [r2, #16]

    /* Wait for control register to be written */
    while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY)) ;
 80009b2:	bf00      	nop
 80009b4:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <local_FLASH_WaitForLastOperation+0x78>)
 80009b6:	691b      	ldr	r3, [r3, #16]
 80009b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80009bc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80009c0:	d0f8      	beq.n	80009b4 <local_FLASH_WaitForLastOperation+0x5c>

}
 80009c2:	bf00      	nop
 80009c4:	bf00      	nop
 80009c6:	370c      	adds	r7, #12
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bc80      	pop	{r7}
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	58004000 	.word	0x58004000

080009d4 <local_FLASH_PageErase>:

// Erase the specified FLASH memory page.
static void DFULOADER_FUNC local_FLASH_PageErase(uint32_t Page)
{
 80009d4:	b480      	push	{r7}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
#ifdef CORE_CM0PLUS
    MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
    MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 80009dc:	4b08      	ldr	r3, [pc, #32]	; (8000a00 <local_FLASH_PageErase+0x2c>)
 80009de:	695b      	ldr	r3, [r3, #20]
 80009e0:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	00db      	lsls	r3, r3, #3
 80009e8:	4313      	orrs	r3, r2
 80009ea:	4a05      	ldr	r2, [pc, #20]	; (8000a00 <local_FLASH_PageErase+0x2c>)
 80009ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80009f0:	f043 0302 	orr.w	r3, r3, #2
 80009f4:	6153      	str	r3, [r2, #20]
#endif
}
 80009f6:	bf00      	nop
 80009f8:	370c      	adds	r7, #12
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bc80      	pop	{r7}
 80009fe:	4770      	bx	lr
 8000a00:	58004000 	.word	0x58004000

08000a04 <local_FLASH_AcknowledgePageErase>:

// Acknlowldge the page erase operation.
static void DFULOADER_FUNC local_FLASH_AcknowledgePageErase(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8000a08:	4b05      	ldr	r3, [pc, #20]	; (8000a20 <local_FLASH_AcknowledgePageErase+0x1c>)
 8000a0a:	695b      	ldr	r3, [r3, #20]
 8000a0c:	4a04      	ldr	r2, [pc, #16]	; (8000a20 <local_FLASH_AcknowledgePageErase+0x1c>)
 8000a0e:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8000a12:	f023 0302 	bic.w	r3, r3, #2
 8000a16:	6153      	str	r3, [r2, #20]
#endif
}
 8000a18:	bf00      	nop
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bc80      	pop	{r7}
 8000a1e:	4770      	bx	lr
 8000a20:	58004000 	.word	0x58004000

08000a24 <local_FLASH_FlushCaches>:

// Flush the instruction and data caches.
static void DFULOADER_FUNC local_FLASH_FlushCaches(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
    /* Flush instruction cache  */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U) {
 8000a28:	4b1f      	ldr	r3, [pc, #124]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000a30:	2b01      	cmp	r3, #1
 8000a32:	d117      	bne.n	8000a64 <local_FLASH_FlushCaches+0x40>
        /* Disable instruction cache  */
        __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8000a34:	4b1c      	ldr	r3, [pc, #112]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	4a1b      	ldr	r2, [pc, #108]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a3a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000a3e:	6013      	str	r3, [r2, #0]
        /* Reset instruction cache */
        __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8000a40:	4b19      	ldr	r3, [pc, #100]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a18      	ldr	r2, [pc, #96]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a46:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000a4a:	6013      	str	r3, [r2, #0]
 8000a4c:	4b16      	ldr	r3, [pc, #88]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a15      	ldr	r2, [pc, #84]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a52:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000a56:	6013      	str	r3, [r2, #0]
        /* Enable instruction cache */
        __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a58:	4b13      	ldr	r3, [pc, #76]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a12      	ldr	r2, [pc, #72]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a62:	6013      	str	r3, [r2, #0]
    }

#ifdef CORE_CM0PLUS
#else
    /* Flush data cache */
    if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U) {
 8000a64:	4b10      	ldr	r3, [pc, #64]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d117      	bne.n	8000aa0 <local_FLASH_FlushCaches+0x7c>
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8000a70:	4b0d      	ldr	r3, [pc, #52]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a0c      	ldr	r2, [pc, #48]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000a7a:	6013      	str	r3, [r2, #0]
        /* Reset data cache */
        __HAL_FLASH_DATA_CACHE_RESET();
 8000a7c:	4b0a      	ldr	r3, [pc, #40]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	4a09      	ldr	r2, [pc, #36]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a82:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000a86:	6013      	str	r3, [r2, #0]
 8000a88:	4b07      	ldr	r3, [pc, #28]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	4a06      	ldr	r2, [pc, #24]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000a92:	6013      	str	r3, [r2, #0]
        /* Enable data cache */
        __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a94:	4b04      	ldr	r3, [pc, #16]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a03      	ldr	r2, [pc, #12]	; (8000aa8 <local_FLASH_FlushCaches+0x84>)
 8000a9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a9e:	6013      	str	r3, [r2, #0]
    }
#endif
}
 8000aa0:	bf00      	nop
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bc80      	pop	{r7}
 8000aa6:	4770      	bx	lr
 8000aa8:	58004000 	.word	0x58004000

08000aac <local_HAL_FLASH_Program>:

// Program double word or fast program of a row at a specified address.
static void DFULOADER_FUNC local_HAL_FLASH_Program(uint32_t Address, uint64_t Data)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b084      	sub	sp, #16
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	60f8      	str	r0, [r7, #12]
 8000ab4:	e9c7 2300 	strd	r2, r3, [r7]
    /* Verify that next operation can be proceed */
    local_FLASH_WaitForLastOperation();
 8000ab8:	f7ff ff4e 	bl	8000958 <local_FLASH_WaitForLastOperation>
    /* Program double-word (64-bit) at a specified address */
    local_FLASH_Program_DoubleWord(Address, Data);
 8000abc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000ac0:	68f8      	ldr	r0, [r7, #12]
 8000ac2:	f000 f80f 	bl	8000ae4 <local_FLASH_Program_DoubleWord>

    /* Wait for last operation to be completed */
    local_FLASH_WaitForLastOperation();
 8000ac6:	f7ff ff47 	bl	8000958 <local_FLASH_WaitForLastOperation>

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
    CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8000aca:	4b05      	ldr	r3, [pc, #20]	; (8000ae0 <local_HAL_FLASH_Program+0x34>)
 8000acc:	695b      	ldr	r3, [r3, #20]
 8000ace:	4a04      	ldr	r2, [pc, #16]	; (8000ae0 <local_HAL_FLASH_Program+0x34>)
 8000ad0:	f023 0301 	bic.w	r3, r3, #1
 8000ad4:	6153      	str	r3, [r2, #20]
#endif
}
 8000ad6:	bf00      	nop
 8000ad8:	3710      	adds	r7, #16
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	58004000 	.word	0x58004000

08000ae4 <local_FLASH_Program_DoubleWord>:

// Program double-word (64-bit) at a specified address.
static void DFULOADER_FUNC local_FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b085      	sub	sp, #20
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	60f8      	str	r0, [r7, #12]
 8000aec:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
    /* Set PG bit */
    SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
    /* Set PG bit */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000af0:	4b0e      	ldr	r3, [pc, #56]	; (8000b2c <local_FLASH_Program_DoubleWord+0x48>)
 8000af2:	695b      	ldr	r3, [r3, #20]
 8000af4:	4a0d      	ldr	r2, [pc, #52]	; (8000b2c <local_FLASH_Program_DoubleWord+0x48>)
 8000af6:	f043 0301 	orr.w	r3, r3, #1
 8000afa:	6153      	str	r3, [r2, #20]
#endif

    /* Program first word */
    *(uint32_t *)Address = (uint32_t)Data;
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	683a      	ldr	r2, [r7, #0]
 8000b00:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8000b02:	f3bf 8f6f 	isb	sy
}
 8000b06:	bf00      	nop
    /* Barrier to ensure programming is performed in 2 steps, in right order
      (independently of compiler optimization behavior) */
    __ISB();

    /* Program second word */
    *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8000b08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000b0c:	f04f 0200 	mov.w	r2, #0
 8000b10:	f04f 0300 	mov.w	r3, #0
 8000b14:	000a      	movs	r2, r1
 8000b16:	2300      	movs	r3, #0
 8000b18:	68f9      	ldr	r1, [r7, #12]
 8000b1a:	3104      	adds	r1, #4
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	600b      	str	r3, [r1, #0]
}
 8000b20:	bf00      	nop
 8000b22:	3714      	adds	r7, #20
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bc80      	pop	{r7}
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop
 8000b2c:	58004000 	.word	0x58004000

Disassembly of section .text:

08000b30 <__do_global_dtors_aux-0x4d0>:
	...

08001000 <__do_global_dtors_aux>:
 8001000:	b510      	push	{r4, lr}
 8001002:	4c05      	ldr	r4, [pc, #20]	; (8001018 <__do_global_dtors_aux+0x18>)
 8001004:	7823      	ldrb	r3, [r4, #0]
 8001006:	b933      	cbnz	r3, 8001016 <__do_global_dtors_aux+0x16>
 8001008:	4b04      	ldr	r3, [pc, #16]	; (800101c <__do_global_dtors_aux+0x1c>)
 800100a:	b113      	cbz	r3, 8001012 <__do_global_dtors_aux+0x12>
 800100c:	4804      	ldr	r0, [pc, #16]	; (8001020 <__do_global_dtors_aux+0x20>)
 800100e:	f3af 8000 	nop.w
 8001012:	2301      	movs	r3, #1
 8001014:	7023      	strb	r3, [r4, #0]
 8001016:	bd10      	pop	{r4, pc}
 8001018:	20000200 	.word	0x20000200
 800101c:	00000000 	.word	0x00000000
 8001020:	0802234c 	.word	0x0802234c

08001024 <frame_dummy>:
 8001024:	b508      	push	{r3, lr}
 8001026:	4b03      	ldr	r3, [pc, #12]	; (8001034 <frame_dummy+0x10>)
 8001028:	b11b      	cbz	r3, 8001032 <frame_dummy+0xe>
 800102a:	4903      	ldr	r1, [pc, #12]	; (8001038 <frame_dummy+0x14>)
 800102c:	4803      	ldr	r0, [pc, #12]	; (800103c <frame_dummy+0x18>)
 800102e:	f3af 8000 	nop.w
 8001032:	bd08      	pop	{r3, pc}
 8001034:	00000000 	.word	0x00000000
 8001038:	20000204 	.word	0x20000204
 800103c:	0802234c 	.word	0x0802234c

08001040 <strcmp>:
 8001040:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001044:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001048:	2a01      	cmp	r2, #1
 800104a:	bf28      	it	cs
 800104c:	429a      	cmpcs	r2, r3
 800104e:	d0f7      	beq.n	8001040 <strcmp>
 8001050:	1ad0      	subs	r0, r2, r3
 8001052:	4770      	bx	lr

08001054 <strlen>:
 8001054:	4603      	mov	r3, r0
 8001056:	f813 2b01 	ldrb.w	r2, [r3], #1
 800105a:	2a00      	cmp	r2, #0
 800105c:	d1fb      	bne.n	8001056 <strlen+0x2>
 800105e:	1a18      	subs	r0, r3, r0
 8001060:	3801      	subs	r0, #1
 8001062:	4770      	bx	lr

08001064 <__aeabi_drsub>:
 8001064:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8001068:	e002      	b.n	8001070 <__adddf3>
 800106a:	bf00      	nop

0800106c <__aeabi_dsub>:
 800106c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08001070 <__adddf3>:
 8001070:	b530      	push	{r4, r5, lr}
 8001072:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8001076:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800107a:	ea94 0f05 	teq	r4, r5
 800107e:	bf08      	it	eq
 8001080:	ea90 0f02 	teqeq	r0, r2
 8001084:	bf1f      	itttt	ne
 8001086:	ea54 0c00 	orrsne.w	ip, r4, r0
 800108a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800108e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8001092:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8001096:	f000 80e2 	beq.w	800125e <__adddf3+0x1ee>
 800109a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800109e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80010a2:	bfb8      	it	lt
 80010a4:	426d      	neglt	r5, r5
 80010a6:	dd0c      	ble.n	80010c2 <__adddf3+0x52>
 80010a8:	442c      	add	r4, r5
 80010aa:	ea80 0202 	eor.w	r2, r0, r2
 80010ae:	ea81 0303 	eor.w	r3, r1, r3
 80010b2:	ea82 0000 	eor.w	r0, r2, r0
 80010b6:	ea83 0101 	eor.w	r1, r3, r1
 80010ba:	ea80 0202 	eor.w	r2, r0, r2
 80010be:	ea81 0303 	eor.w	r3, r1, r3
 80010c2:	2d36      	cmp	r5, #54	; 0x36
 80010c4:	bf88      	it	hi
 80010c6:	bd30      	pophi	{r4, r5, pc}
 80010c8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80010cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80010d0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80010d4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80010d8:	d002      	beq.n	80010e0 <__adddf3+0x70>
 80010da:	4240      	negs	r0, r0
 80010dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010e0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80010e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80010e8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80010ec:	d002      	beq.n	80010f4 <__adddf3+0x84>
 80010ee:	4252      	negs	r2, r2
 80010f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010f4:	ea94 0f05 	teq	r4, r5
 80010f8:	f000 80a7 	beq.w	800124a <__adddf3+0x1da>
 80010fc:	f1a4 0401 	sub.w	r4, r4, #1
 8001100:	f1d5 0e20 	rsbs	lr, r5, #32
 8001104:	db0d      	blt.n	8001122 <__adddf3+0xb2>
 8001106:	fa02 fc0e 	lsl.w	ip, r2, lr
 800110a:	fa22 f205 	lsr.w	r2, r2, r5
 800110e:	1880      	adds	r0, r0, r2
 8001110:	f141 0100 	adc.w	r1, r1, #0
 8001114:	fa03 f20e 	lsl.w	r2, r3, lr
 8001118:	1880      	adds	r0, r0, r2
 800111a:	fa43 f305 	asr.w	r3, r3, r5
 800111e:	4159      	adcs	r1, r3
 8001120:	e00e      	b.n	8001140 <__adddf3+0xd0>
 8001122:	f1a5 0520 	sub.w	r5, r5, #32
 8001126:	f10e 0e20 	add.w	lr, lr, #32
 800112a:	2a01      	cmp	r2, #1
 800112c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8001130:	bf28      	it	cs
 8001132:	f04c 0c02 	orrcs.w	ip, ip, #2
 8001136:	fa43 f305 	asr.w	r3, r3, r5
 800113a:	18c0      	adds	r0, r0, r3
 800113c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8001140:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8001144:	d507      	bpl.n	8001156 <__adddf3+0xe6>
 8001146:	f04f 0e00 	mov.w	lr, #0
 800114a:	f1dc 0c00 	rsbs	ip, ip, #0
 800114e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8001152:	eb6e 0101 	sbc.w	r1, lr, r1
 8001156:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800115a:	d31b      	bcc.n	8001194 <__adddf3+0x124>
 800115c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8001160:	d30c      	bcc.n	800117c <__adddf3+0x10c>
 8001162:	0849      	lsrs	r1, r1, #1
 8001164:	ea5f 0030 	movs.w	r0, r0, rrx
 8001168:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800116c:	f104 0401 	add.w	r4, r4, #1
 8001170:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8001174:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8001178:	f080 809a 	bcs.w	80012b0 <__adddf3+0x240>
 800117c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8001180:	bf08      	it	eq
 8001182:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8001186:	f150 0000 	adcs.w	r0, r0, #0
 800118a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800118e:	ea41 0105 	orr.w	r1, r1, r5
 8001192:	bd30      	pop	{r4, r5, pc}
 8001194:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8001198:	4140      	adcs	r0, r0
 800119a:	eb41 0101 	adc.w	r1, r1, r1
 800119e:	3c01      	subs	r4, #1
 80011a0:	bf28      	it	cs
 80011a2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80011a6:	d2e9      	bcs.n	800117c <__adddf3+0x10c>
 80011a8:	f091 0f00 	teq	r1, #0
 80011ac:	bf04      	itt	eq
 80011ae:	4601      	moveq	r1, r0
 80011b0:	2000      	moveq	r0, #0
 80011b2:	fab1 f381 	clz	r3, r1
 80011b6:	bf08      	it	eq
 80011b8:	3320      	addeq	r3, #32
 80011ba:	f1a3 030b 	sub.w	r3, r3, #11
 80011be:	f1b3 0220 	subs.w	r2, r3, #32
 80011c2:	da0c      	bge.n	80011de <__adddf3+0x16e>
 80011c4:	320c      	adds	r2, #12
 80011c6:	dd08      	ble.n	80011da <__adddf3+0x16a>
 80011c8:	f102 0c14 	add.w	ip, r2, #20
 80011cc:	f1c2 020c 	rsb	r2, r2, #12
 80011d0:	fa01 f00c 	lsl.w	r0, r1, ip
 80011d4:	fa21 f102 	lsr.w	r1, r1, r2
 80011d8:	e00c      	b.n	80011f4 <__adddf3+0x184>
 80011da:	f102 0214 	add.w	r2, r2, #20
 80011de:	bfd8      	it	le
 80011e0:	f1c2 0c20 	rsble	ip, r2, #32
 80011e4:	fa01 f102 	lsl.w	r1, r1, r2
 80011e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80011ec:	bfdc      	itt	le
 80011ee:	ea41 010c 	orrle.w	r1, r1, ip
 80011f2:	4090      	lslle	r0, r2
 80011f4:	1ae4      	subs	r4, r4, r3
 80011f6:	bfa2      	ittt	ge
 80011f8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80011fc:	4329      	orrge	r1, r5
 80011fe:	bd30      	popge	{r4, r5, pc}
 8001200:	ea6f 0404 	mvn.w	r4, r4
 8001204:	3c1f      	subs	r4, #31
 8001206:	da1c      	bge.n	8001242 <__adddf3+0x1d2>
 8001208:	340c      	adds	r4, #12
 800120a:	dc0e      	bgt.n	800122a <__adddf3+0x1ba>
 800120c:	f104 0414 	add.w	r4, r4, #20
 8001210:	f1c4 0220 	rsb	r2, r4, #32
 8001214:	fa20 f004 	lsr.w	r0, r0, r4
 8001218:	fa01 f302 	lsl.w	r3, r1, r2
 800121c:	ea40 0003 	orr.w	r0, r0, r3
 8001220:	fa21 f304 	lsr.w	r3, r1, r4
 8001224:	ea45 0103 	orr.w	r1, r5, r3
 8001228:	bd30      	pop	{r4, r5, pc}
 800122a:	f1c4 040c 	rsb	r4, r4, #12
 800122e:	f1c4 0220 	rsb	r2, r4, #32
 8001232:	fa20 f002 	lsr.w	r0, r0, r2
 8001236:	fa01 f304 	lsl.w	r3, r1, r4
 800123a:	ea40 0003 	orr.w	r0, r0, r3
 800123e:	4629      	mov	r1, r5
 8001240:	bd30      	pop	{r4, r5, pc}
 8001242:	fa21 f004 	lsr.w	r0, r1, r4
 8001246:	4629      	mov	r1, r5
 8001248:	bd30      	pop	{r4, r5, pc}
 800124a:	f094 0f00 	teq	r4, #0
 800124e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8001252:	bf06      	itte	eq
 8001254:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8001258:	3401      	addeq	r4, #1
 800125a:	3d01      	subne	r5, #1
 800125c:	e74e      	b.n	80010fc <__adddf3+0x8c>
 800125e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8001262:	bf18      	it	ne
 8001264:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8001268:	d029      	beq.n	80012be <__adddf3+0x24e>
 800126a:	ea94 0f05 	teq	r4, r5
 800126e:	bf08      	it	eq
 8001270:	ea90 0f02 	teqeq	r0, r2
 8001274:	d005      	beq.n	8001282 <__adddf3+0x212>
 8001276:	ea54 0c00 	orrs.w	ip, r4, r0
 800127a:	bf04      	itt	eq
 800127c:	4619      	moveq	r1, r3
 800127e:	4610      	moveq	r0, r2
 8001280:	bd30      	pop	{r4, r5, pc}
 8001282:	ea91 0f03 	teq	r1, r3
 8001286:	bf1e      	ittt	ne
 8001288:	2100      	movne	r1, #0
 800128a:	2000      	movne	r0, #0
 800128c:	bd30      	popne	{r4, r5, pc}
 800128e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8001292:	d105      	bne.n	80012a0 <__adddf3+0x230>
 8001294:	0040      	lsls	r0, r0, #1
 8001296:	4149      	adcs	r1, r1
 8001298:	bf28      	it	cs
 800129a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800129e:	bd30      	pop	{r4, r5, pc}
 80012a0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80012a4:	bf3c      	itt	cc
 80012a6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80012aa:	bd30      	popcc	{r4, r5, pc}
 80012ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80012b0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80012b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80012b8:	f04f 0000 	mov.w	r0, #0
 80012bc:	bd30      	pop	{r4, r5, pc}
 80012be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80012c2:	bf1a      	itte	ne
 80012c4:	4619      	movne	r1, r3
 80012c6:	4610      	movne	r0, r2
 80012c8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80012cc:	bf1c      	itt	ne
 80012ce:	460b      	movne	r3, r1
 80012d0:	4602      	movne	r2, r0
 80012d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80012d6:	bf06      	itte	eq
 80012d8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80012dc:	ea91 0f03 	teqeq	r1, r3
 80012e0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80012e4:	bd30      	pop	{r4, r5, pc}
 80012e6:	bf00      	nop

080012e8 <__aeabi_ui2d>:
 80012e8:	f090 0f00 	teq	r0, #0
 80012ec:	bf04      	itt	eq
 80012ee:	2100      	moveq	r1, #0
 80012f0:	4770      	bxeq	lr
 80012f2:	b530      	push	{r4, r5, lr}
 80012f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80012f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80012fc:	f04f 0500 	mov.w	r5, #0
 8001300:	f04f 0100 	mov.w	r1, #0
 8001304:	e750      	b.n	80011a8 <__adddf3+0x138>
 8001306:	bf00      	nop

08001308 <__aeabi_i2d>:
 8001308:	f090 0f00 	teq	r0, #0
 800130c:	bf04      	itt	eq
 800130e:	2100      	moveq	r1, #0
 8001310:	4770      	bxeq	lr
 8001312:	b530      	push	{r4, r5, lr}
 8001314:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8001318:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800131c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8001320:	bf48      	it	mi
 8001322:	4240      	negmi	r0, r0
 8001324:	f04f 0100 	mov.w	r1, #0
 8001328:	e73e      	b.n	80011a8 <__adddf3+0x138>
 800132a:	bf00      	nop

0800132c <__aeabi_f2d>:
 800132c:	0042      	lsls	r2, r0, #1
 800132e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8001332:	ea4f 0131 	mov.w	r1, r1, rrx
 8001336:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800133a:	bf1f      	itttt	ne
 800133c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8001340:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8001344:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8001348:	4770      	bxne	lr
 800134a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800134e:	bf08      	it	eq
 8001350:	4770      	bxeq	lr
 8001352:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8001356:	bf04      	itt	eq
 8001358:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800135c:	4770      	bxeq	lr
 800135e:	b530      	push	{r4, r5, lr}
 8001360:	f44f 7460 	mov.w	r4, #896	; 0x380
 8001364:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8001368:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800136c:	e71c      	b.n	80011a8 <__adddf3+0x138>
 800136e:	bf00      	nop

08001370 <__aeabi_ul2d>:
 8001370:	ea50 0201 	orrs.w	r2, r0, r1
 8001374:	bf08      	it	eq
 8001376:	4770      	bxeq	lr
 8001378:	b530      	push	{r4, r5, lr}
 800137a:	f04f 0500 	mov.w	r5, #0
 800137e:	e00a      	b.n	8001396 <__aeabi_l2d+0x16>

08001380 <__aeabi_l2d>:
 8001380:	ea50 0201 	orrs.w	r2, r0, r1
 8001384:	bf08      	it	eq
 8001386:	4770      	bxeq	lr
 8001388:	b530      	push	{r4, r5, lr}
 800138a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800138e:	d502      	bpl.n	8001396 <__aeabi_l2d+0x16>
 8001390:	4240      	negs	r0, r0
 8001392:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001396:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800139a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800139e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80013a2:	f43f aed8 	beq.w	8001156 <__adddf3+0xe6>
 80013a6:	f04f 0203 	mov.w	r2, #3
 80013aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80013ae:	bf18      	it	ne
 80013b0:	3203      	addne	r2, #3
 80013b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80013b6:	bf18      	it	ne
 80013b8:	3203      	addne	r2, #3
 80013ba:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80013be:	f1c2 0320 	rsb	r3, r2, #32
 80013c2:	fa00 fc03 	lsl.w	ip, r0, r3
 80013c6:	fa20 f002 	lsr.w	r0, r0, r2
 80013ca:	fa01 fe03 	lsl.w	lr, r1, r3
 80013ce:	ea40 000e 	orr.w	r0, r0, lr
 80013d2:	fa21 f102 	lsr.w	r1, r1, r2
 80013d6:	4414      	add	r4, r2
 80013d8:	e6bd      	b.n	8001156 <__adddf3+0xe6>
 80013da:	bf00      	nop

080013dc <__aeabi_dmul>:
 80013dc:	b570      	push	{r4, r5, r6, lr}
 80013de:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80013e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80013e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80013ea:	bf1d      	ittte	ne
 80013ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80013f0:	ea94 0f0c 	teqne	r4, ip
 80013f4:	ea95 0f0c 	teqne	r5, ip
 80013f8:	f000 f8de 	bleq	80015b8 <__aeabi_dmul+0x1dc>
 80013fc:	442c      	add	r4, r5
 80013fe:	ea81 0603 	eor.w	r6, r1, r3
 8001402:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8001406:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800140a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800140e:	bf18      	it	ne
 8001410:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8001414:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001418:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800141c:	d038      	beq.n	8001490 <__aeabi_dmul+0xb4>
 800141e:	fba0 ce02 	umull	ip, lr, r0, r2
 8001422:	f04f 0500 	mov.w	r5, #0
 8001426:	fbe1 e502 	umlal	lr, r5, r1, r2
 800142a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800142e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8001432:	f04f 0600 	mov.w	r6, #0
 8001436:	fbe1 5603 	umlal	r5, r6, r1, r3
 800143a:	f09c 0f00 	teq	ip, #0
 800143e:	bf18      	it	ne
 8001440:	f04e 0e01 	orrne.w	lr, lr, #1
 8001444:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8001448:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800144c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8001450:	d204      	bcs.n	800145c <__aeabi_dmul+0x80>
 8001452:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8001456:	416d      	adcs	r5, r5
 8001458:	eb46 0606 	adc.w	r6, r6, r6
 800145c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8001460:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8001464:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8001468:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800146c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8001470:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8001474:	bf88      	it	hi
 8001476:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800147a:	d81e      	bhi.n	80014ba <__aeabi_dmul+0xde>
 800147c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8001480:	bf08      	it	eq
 8001482:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8001486:	f150 0000 	adcs.w	r0, r0, #0
 800148a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800148e:	bd70      	pop	{r4, r5, r6, pc}
 8001490:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8001494:	ea46 0101 	orr.w	r1, r6, r1
 8001498:	ea40 0002 	orr.w	r0, r0, r2
 800149c:	ea81 0103 	eor.w	r1, r1, r3
 80014a0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80014a4:	bfc2      	ittt	gt
 80014a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80014aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80014ae:	bd70      	popgt	{r4, r5, r6, pc}
 80014b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80014b4:	f04f 0e00 	mov.w	lr, #0
 80014b8:	3c01      	subs	r4, #1
 80014ba:	f300 80ab 	bgt.w	8001614 <__aeabi_dmul+0x238>
 80014be:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80014c2:	bfde      	ittt	le
 80014c4:	2000      	movle	r0, #0
 80014c6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80014ca:	bd70      	pople	{r4, r5, r6, pc}
 80014cc:	f1c4 0400 	rsb	r4, r4, #0
 80014d0:	3c20      	subs	r4, #32
 80014d2:	da35      	bge.n	8001540 <__aeabi_dmul+0x164>
 80014d4:	340c      	adds	r4, #12
 80014d6:	dc1b      	bgt.n	8001510 <__aeabi_dmul+0x134>
 80014d8:	f104 0414 	add.w	r4, r4, #20
 80014dc:	f1c4 0520 	rsb	r5, r4, #32
 80014e0:	fa00 f305 	lsl.w	r3, r0, r5
 80014e4:	fa20 f004 	lsr.w	r0, r0, r4
 80014e8:	fa01 f205 	lsl.w	r2, r1, r5
 80014ec:	ea40 0002 	orr.w	r0, r0, r2
 80014f0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80014f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80014f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80014fc:	fa21 f604 	lsr.w	r6, r1, r4
 8001500:	eb42 0106 	adc.w	r1, r2, r6
 8001504:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001508:	bf08      	it	eq
 800150a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800150e:	bd70      	pop	{r4, r5, r6, pc}
 8001510:	f1c4 040c 	rsb	r4, r4, #12
 8001514:	f1c4 0520 	rsb	r5, r4, #32
 8001518:	fa00 f304 	lsl.w	r3, r0, r4
 800151c:	fa20 f005 	lsr.w	r0, r0, r5
 8001520:	fa01 f204 	lsl.w	r2, r1, r4
 8001524:	ea40 0002 	orr.w	r0, r0, r2
 8001528:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800152c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8001530:	f141 0100 	adc.w	r1, r1, #0
 8001534:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001538:	bf08      	it	eq
 800153a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800153e:	bd70      	pop	{r4, r5, r6, pc}
 8001540:	f1c4 0520 	rsb	r5, r4, #32
 8001544:	fa00 f205 	lsl.w	r2, r0, r5
 8001548:	ea4e 0e02 	orr.w	lr, lr, r2
 800154c:	fa20 f304 	lsr.w	r3, r0, r4
 8001550:	fa01 f205 	lsl.w	r2, r1, r5
 8001554:	ea43 0302 	orr.w	r3, r3, r2
 8001558:	fa21 f004 	lsr.w	r0, r1, r4
 800155c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8001560:	fa21 f204 	lsr.w	r2, r1, r4
 8001564:	ea20 0002 	bic.w	r0, r0, r2
 8001568:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800156c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001570:	bf08      	it	eq
 8001572:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8001576:	bd70      	pop	{r4, r5, r6, pc}
 8001578:	f094 0f00 	teq	r4, #0
 800157c:	d10f      	bne.n	800159e <__aeabi_dmul+0x1c2>
 800157e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8001582:	0040      	lsls	r0, r0, #1
 8001584:	eb41 0101 	adc.w	r1, r1, r1
 8001588:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800158c:	bf08      	it	eq
 800158e:	3c01      	subeq	r4, #1
 8001590:	d0f7      	beq.n	8001582 <__aeabi_dmul+0x1a6>
 8001592:	ea41 0106 	orr.w	r1, r1, r6
 8001596:	f095 0f00 	teq	r5, #0
 800159a:	bf18      	it	ne
 800159c:	4770      	bxne	lr
 800159e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80015a2:	0052      	lsls	r2, r2, #1
 80015a4:	eb43 0303 	adc.w	r3, r3, r3
 80015a8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80015ac:	bf08      	it	eq
 80015ae:	3d01      	subeq	r5, #1
 80015b0:	d0f7      	beq.n	80015a2 <__aeabi_dmul+0x1c6>
 80015b2:	ea43 0306 	orr.w	r3, r3, r6
 80015b6:	4770      	bx	lr
 80015b8:	ea94 0f0c 	teq	r4, ip
 80015bc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80015c0:	bf18      	it	ne
 80015c2:	ea95 0f0c 	teqne	r5, ip
 80015c6:	d00c      	beq.n	80015e2 <__aeabi_dmul+0x206>
 80015c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80015cc:	bf18      	it	ne
 80015ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80015d2:	d1d1      	bne.n	8001578 <__aeabi_dmul+0x19c>
 80015d4:	ea81 0103 	eor.w	r1, r1, r3
 80015d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80015dc:	f04f 0000 	mov.w	r0, #0
 80015e0:	bd70      	pop	{r4, r5, r6, pc}
 80015e2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80015e6:	bf06      	itte	eq
 80015e8:	4610      	moveq	r0, r2
 80015ea:	4619      	moveq	r1, r3
 80015ec:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80015f0:	d019      	beq.n	8001626 <__aeabi_dmul+0x24a>
 80015f2:	ea94 0f0c 	teq	r4, ip
 80015f6:	d102      	bne.n	80015fe <__aeabi_dmul+0x222>
 80015f8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80015fc:	d113      	bne.n	8001626 <__aeabi_dmul+0x24a>
 80015fe:	ea95 0f0c 	teq	r5, ip
 8001602:	d105      	bne.n	8001610 <__aeabi_dmul+0x234>
 8001604:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8001608:	bf1c      	itt	ne
 800160a:	4610      	movne	r0, r2
 800160c:	4619      	movne	r1, r3
 800160e:	d10a      	bne.n	8001626 <__aeabi_dmul+0x24a>
 8001610:	ea81 0103 	eor.w	r1, r1, r3
 8001614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8001618:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800161c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001620:	f04f 0000 	mov.w	r0, #0
 8001624:	bd70      	pop	{r4, r5, r6, pc}
 8001626:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800162a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800162e:	bd70      	pop	{r4, r5, r6, pc}

08001630 <__aeabi_ddiv>:
 8001630:	b570      	push	{r4, r5, r6, lr}
 8001632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8001636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800163a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800163e:	bf1d      	ittte	ne
 8001640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8001644:	ea94 0f0c 	teqne	r4, ip
 8001648:	ea95 0f0c 	teqne	r5, ip
 800164c:	f000 f8a7 	bleq	800179e <__aeabi_ddiv+0x16e>
 8001650:	eba4 0405 	sub.w	r4, r4, r5
 8001654:	ea81 0e03 	eor.w	lr, r1, r3
 8001658:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800165c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8001660:	f000 8088 	beq.w	8001774 <__aeabi_ddiv+0x144>
 8001664:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8001668:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800166c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8001670:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8001674:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8001678:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800167c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8001680:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8001684:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8001688:	429d      	cmp	r5, r3
 800168a:	bf08      	it	eq
 800168c:	4296      	cmpeq	r6, r2
 800168e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8001692:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8001696:	d202      	bcs.n	800169e <__aeabi_ddiv+0x6e>
 8001698:	085b      	lsrs	r3, r3, #1
 800169a:	ea4f 0232 	mov.w	r2, r2, rrx
 800169e:	1ab6      	subs	r6, r6, r2
 80016a0:	eb65 0503 	sbc.w	r5, r5, r3
 80016a4:	085b      	lsrs	r3, r3, #1
 80016a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80016aa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80016ae:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80016b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80016b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80016ba:	bf22      	ittt	cs
 80016bc:	1ab6      	subcs	r6, r6, r2
 80016be:	4675      	movcs	r5, lr
 80016c0:	ea40 000c 	orrcs.w	r0, r0, ip
 80016c4:	085b      	lsrs	r3, r3, #1
 80016c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80016ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80016ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80016d2:	bf22      	ittt	cs
 80016d4:	1ab6      	subcs	r6, r6, r2
 80016d6:	4675      	movcs	r5, lr
 80016d8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80016dc:	085b      	lsrs	r3, r3, #1
 80016de:	ea4f 0232 	mov.w	r2, r2, rrx
 80016e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80016e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80016ea:	bf22      	ittt	cs
 80016ec:	1ab6      	subcs	r6, r6, r2
 80016ee:	4675      	movcs	r5, lr
 80016f0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80016f4:	085b      	lsrs	r3, r3, #1
 80016f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80016fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80016fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8001702:	bf22      	ittt	cs
 8001704:	1ab6      	subcs	r6, r6, r2
 8001706:	4675      	movcs	r5, lr
 8001708:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800170c:	ea55 0e06 	orrs.w	lr, r5, r6
 8001710:	d018      	beq.n	8001744 <__aeabi_ddiv+0x114>
 8001712:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8001716:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800171a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800171e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8001722:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8001726:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800172a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800172e:	d1c0      	bne.n	80016b2 <__aeabi_ddiv+0x82>
 8001730:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8001734:	d10b      	bne.n	800174e <__aeabi_ddiv+0x11e>
 8001736:	ea41 0100 	orr.w	r1, r1, r0
 800173a:	f04f 0000 	mov.w	r0, #0
 800173e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8001742:	e7b6      	b.n	80016b2 <__aeabi_ddiv+0x82>
 8001744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8001748:	bf04      	itt	eq
 800174a:	4301      	orreq	r1, r0
 800174c:	2000      	moveq	r0, #0
 800174e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8001752:	bf88      	it	hi
 8001754:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8001758:	f63f aeaf 	bhi.w	80014ba <__aeabi_dmul+0xde>
 800175c:	ebb5 0c03 	subs.w	ip, r5, r3
 8001760:	bf04      	itt	eq
 8001762:	ebb6 0c02 	subseq.w	ip, r6, r2
 8001766:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800176a:	f150 0000 	adcs.w	r0, r0, #0
 800176e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8001772:	bd70      	pop	{r4, r5, r6, pc}
 8001774:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8001778:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800177c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8001780:	bfc2      	ittt	gt
 8001782:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001786:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800178a:	bd70      	popgt	{r4, r5, r6, pc}
 800178c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8001790:	f04f 0e00 	mov.w	lr, #0
 8001794:	3c01      	subs	r4, #1
 8001796:	e690      	b.n	80014ba <__aeabi_dmul+0xde>
 8001798:	ea45 0e06 	orr.w	lr, r5, r6
 800179c:	e68d      	b.n	80014ba <__aeabi_dmul+0xde>
 800179e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80017a2:	ea94 0f0c 	teq	r4, ip
 80017a6:	bf08      	it	eq
 80017a8:	ea95 0f0c 	teqeq	r5, ip
 80017ac:	f43f af3b 	beq.w	8001626 <__aeabi_dmul+0x24a>
 80017b0:	ea94 0f0c 	teq	r4, ip
 80017b4:	d10a      	bne.n	80017cc <__aeabi_ddiv+0x19c>
 80017b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80017ba:	f47f af34 	bne.w	8001626 <__aeabi_dmul+0x24a>
 80017be:	ea95 0f0c 	teq	r5, ip
 80017c2:	f47f af25 	bne.w	8001610 <__aeabi_dmul+0x234>
 80017c6:	4610      	mov	r0, r2
 80017c8:	4619      	mov	r1, r3
 80017ca:	e72c      	b.n	8001626 <__aeabi_dmul+0x24a>
 80017cc:	ea95 0f0c 	teq	r5, ip
 80017d0:	d106      	bne.n	80017e0 <__aeabi_ddiv+0x1b0>
 80017d2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80017d6:	f43f aefd 	beq.w	80015d4 <__aeabi_dmul+0x1f8>
 80017da:	4610      	mov	r0, r2
 80017dc:	4619      	mov	r1, r3
 80017de:	e722      	b.n	8001626 <__aeabi_dmul+0x24a>
 80017e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80017e4:	bf18      	it	ne
 80017e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80017ea:	f47f aec5 	bne.w	8001578 <__aeabi_dmul+0x19c>
 80017ee:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80017f2:	f47f af0d 	bne.w	8001610 <__aeabi_dmul+0x234>
 80017f6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80017fa:	f47f aeeb 	bne.w	80015d4 <__aeabi_dmul+0x1f8>
 80017fe:	e712      	b.n	8001626 <__aeabi_dmul+0x24a>

08001800 <__gedf2>:
 8001800:	f04f 3cff 	mov.w	ip, #4294967295
 8001804:	e006      	b.n	8001814 <__cmpdf2+0x4>
 8001806:	bf00      	nop

08001808 <__ledf2>:
 8001808:	f04f 0c01 	mov.w	ip, #1
 800180c:	e002      	b.n	8001814 <__cmpdf2+0x4>
 800180e:	bf00      	nop

08001810 <__cmpdf2>:
 8001810:	f04f 0c01 	mov.w	ip, #1
 8001814:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001818:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800181c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8001820:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8001824:	bf18      	it	ne
 8001826:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800182a:	d01b      	beq.n	8001864 <__cmpdf2+0x54>
 800182c:	b001      	add	sp, #4
 800182e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8001832:	bf0c      	ite	eq
 8001834:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8001838:	ea91 0f03 	teqne	r1, r3
 800183c:	bf02      	ittt	eq
 800183e:	ea90 0f02 	teqeq	r0, r2
 8001842:	2000      	moveq	r0, #0
 8001844:	4770      	bxeq	lr
 8001846:	f110 0f00 	cmn.w	r0, #0
 800184a:	ea91 0f03 	teq	r1, r3
 800184e:	bf58      	it	pl
 8001850:	4299      	cmppl	r1, r3
 8001852:	bf08      	it	eq
 8001854:	4290      	cmpeq	r0, r2
 8001856:	bf2c      	ite	cs
 8001858:	17d8      	asrcs	r0, r3, #31
 800185a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800185e:	f040 0001 	orr.w	r0, r0, #1
 8001862:	4770      	bx	lr
 8001864:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8001868:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800186c:	d102      	bne.n	8001874 <__cmpdf2+0x64>
 800186e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8001872:	d107      	bne.n	8001884 <__cmpdf2+0x74>
 8001874:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8001878:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800187c:	d1d6      	bne.n	800182c <__cmpdf2+0x1c>
 800187e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8001882:	d0d3      	beq.n	800182c <__cmpdf2+0x1c>
 8001884:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop

0800188c <__aeabi_cdrcmple>:
 800188c:	4684      	mov	ip, r0
 800188e:	4610      	mov	r0, r2
 8001890:	4662      	mov	r2, ip
 8001892:	468c      	mov	ip, r1
 8001894:	4619      	mov	r1, r3
 8001896:	4663      	mov	r3, ip
 8001898:	e000      	b.n	800189c <__aeabi_cdcmpeq>
 800189a:	bf00      	nop

0800189c <__aeabi_cdcmpeq>:
 800189c:	b501      	push	{r0, lr}
 800189e:	f7ff ffb7 	bl	8001810 <__cmpdf2>
 80018a2:	2800      	cmp	r0, #0
 80018a4:	bf48      	it	mi
 80018a6:	f110 0f00 	cmnmi.w	r0, #0
 80018aa:	bd01      	pop	{r0, pc}

080018ac <__aeabi_dcmpeq>:
 80018ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80018b0:	f7ff fff4 	bl	800189c <__aeabi_cdcmpeq>
 80018b4:	bf0c      	ite	eq
 80018b6:	2001      	moveq	r0, #1
 80018b8:	2000      	movne	r0, #0
 80018ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80018be:	bf00      	nop

080018c0 <__aeabi_dcmplt>:
 80018c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80018c4:	f7ff ffea 	bl	800189c <__aeabi_cdcmpeq>
 80018c8:	bf34      	ite	cc
 80018ca:	2001      	movcc	r0, #1
 80018cc:	2000      	movcs	r0, #0
 80018ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80018d2:	bf00      	nop

080018d4 <__aeabi_dcmple>:
 80018d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80018d8:	f7ff ffe0 	bl	800189c <__aeabi_cdcmpeq>
 80018dc:	bf94      	ite	ls
 80018de:	2001      	movls	r0, #1
 80018e0:	2000      	movhi	r0, #0
 80018e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80018e6:	bf00      	nop

080018e8 <__aeabi_dcmpge>:
 80018e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80018ec:	f7ff ffce 	bl	800188c <__aeabi_cdrcmple>
 80018f0:	bf94      	ite	ls
 80018f2:	2001      	movls	r0, #1
 80018f4:	2000      	movhi	r0, #0
 80018f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80018fa:	bf00      	nop

080018fc <__aeabi_dcmpgt>:
 80018fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001900:	f7ff ffc4 	bl	800188c <__aeabi_cdrcmple>
 8001904:	bf34      	ite	cc
 8001906:	2001      	movcc	r0, #1
 8001908:	2000      	movcs	r0, #0
 800190a:	f85d fb08 	ldr.w	pc, [sp], #8
 800190e:	bf00      	nop

08001910 <__aeabi_dcmpun>:
 8001910:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8001914:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8001918:	d102      	bne.n	8001920 <__aeabi_dcmpun+0x10>
 800191a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800191e:	d10a      	bne.n	8001936 <__aeabi_dcmpun+0x26>
 8001920:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8001924:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8001928:	d102      	bne.n	8001930 <__aeabi_dcmpun+0x20>
 800192a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800192e:	d102      	bne.n	8001936 <__aeabi_dcmpun+0x26>
 8001930:	f04f 0000 	mov.w	r0, #0
 8001934:	4770      	bx	lr
 8001936:	f04f 0001 	mov.w	r0, #1
 800193a:	4770      	bx	lr

0800193c <__aeabi_d2iz>:
 800193c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8001940:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8001944:	d215      	bcs.n	8001972 <__aeabi_d2iz+0x36>
 8001946:	d511      	bpl.n	800196c <__aeabi_d2iz+0x30>
 8001948:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800194c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8001950:	d912      	bls.n	8001978 <__aeabi_d2iz+0x3c>
 8001952:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8001956:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800195a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800195e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8001962:	fa23 f002 	lsr.w	r0, r3, r2
 8001966:	bf18      	it	ne
 8001968:	4240      	negne	r0, r0
 800196a:	4770      	bx	lr
 800196c:	f04f 0000 	mov.w	r0, #0
 8001970:	4770      	bx	lr
 8001972:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8001976:	d105      	bne.n	8001984 <__aeabi_d2iz+0x48>
 8001978:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800197c:	bf08      	it	eq
 800197e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001982:	4770      	bx	lr
 8001984:	f04f 0000 	mov.w	r0, #0
 8001988:	4770      	bx	lr
 800198a:	bf00      	nop

0800198c <__aeabi_d2uiz>:
 800198c:	004a      	lsls	r2, r1, #1
 800198e:	d211      	bcs.n	80019b4 <__aeabi_d2uiz+0x28>
 8001990:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8001994:	d211      	bcs.n	80019ba <__aeabi_d2uiz+0x2e>
 8001996:	d50d      	bpl.n	80019b4 <__aeabi_d2uiz+0x28>
 8001998:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800199c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80019a0:	d40e      	bmi.n	80019c0 <__aeabi_d2uiz+0x34>
 80019a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80019a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80019aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80019ae:	fa23 f002 	lsr.w	r0, r3, r2
 80019b2:	4770      	bx	lr
 80019b4:	f04f 0000 	mov.w	r0, #0
 80019b8:	4770      	bx	lr
 80019ba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80019be:	d102      	bne.n	80019c6 <__aeabi_d2uiz+0x3a>
 80019c0:	f04f 30ff 	mov.w	r0, #4294967295
 80019c4:	4770      	bx	lr
 80019c6:	f04f 0000 	mov.w	r0, #0
 80019ca:	4770      	bx	lr

080019cc <__aeabi_ldivmod>:
 80019cc:	b97b      	cbnz	r3, 80019ee <__aeabi_ldivmod+0x22>
 80019ce:	b972      	cbnz	r2, 80019ee <__aeabi_ldivmod+0x22>
 80019d0:	2900      	cmp	r1, #0
 80019d2:	bfbe      	ittt	lt
 80019d4:	2000      	movlt	r0, #0
 80019d6:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 80019da:	e006      	blt.n	80019ea <__aeabi_ldivmod+0x1e>
 80019dc:	bf08      	it	eq
 80019de:	2800      	cmpeq	r0, #0
 80019e0:	bf1c      	itt	ne
 80019e2:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80019e6:	f04f 30ff 	movne.w	r0, #4294967295
 80019ea:	f000 b9d5 	b.w	8001d98 <__aeabi_idiv0>
 80019ee:	f1ad 0c08 	sub.w	ip, sp, #8
 80019f2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80019f6:	2900      	cmp	r1, #0
 80019f8:	db09      	blt.n	8001a0e <__aeabi_ldivmod+0x42>
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	db1a      	blt.n	8001a34 <__aeabi_ldivmod+0x68>
 80019fe:	f000 f86b 	bl	8001ad8 <__udivmoddi4>
 8001a02:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001a06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001a0a:	b004      	add	sp, #16
 8001a0c:	4770      	bx	lr
 8001a0e:	4240      	negs	r0, r0
 8001a10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	db1b      	blt.n	8001a50 <__aeabi_ldivmod+0x84>
 8001a18:	f000 f85e 	bl	8001ad8 <__udivmoddi4>
 8001a1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001a20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001a24:	b004      	add	sp, #16
 8001a26:	4240      	negs	r0, r0
 8001a28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001a2c:	4252      	negs	r2, r2
 8001a2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001a32:	4770      	bx	lr
 8001a34:	4252      	negs	r2, r2
 8001a36:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001a3a:	f000 f84d 	bl	8001ad8 <__udivmoddi4>
 8001a3e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001a42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001a46:	b004      	add	sp, #16
 8001a48:	4240      	negs	r0, r0
 8001a4a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001a4e:	4770      	bx	lr
 8001a50:	4252      	negs	r2, r2
 8001a52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001a56:	f000 f83f 	bl	8001ad8 <__udivmoddi4>
 8001a5a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001a5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001a62:	b004      	add	sp, #16
 8001a64:	4252      	negs	r2, r2
 8001a66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001a6a:	4770      	bx	lr

08001a6c <__aeabi_uldivmod>:
 8001a6c:	b953      	cbnz	r3, 8001a84 <__aeabi_uldivmod+0x18>
 8001a6e:	b94a      	cbnz	r2, 8001a84 <__aeabi_uldivmod+0x18>
 8001a70:	2900      	cmp	r1, #0
 8001a72:	bf08      	it	eq
 8001a74:	2800      	cmpeq	r0, #0
 8001a76:	bf1c      	itt	ne
 8001a78:	f04f 31ff 	movne.w	r1, #4294967295
 8001a7c:	f04f 30ff 	movne.w	r0, #4294967295
 8001a80:	f000 b98a 	b.w	8001d98 <__aeabi_idiv0>
 8001a84:	f1ad 0c08 	sub.w	ip, sp, #8
 8001a88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001a8c:	f000 f824 	bl	8001ad8 <__udivmoddi4>
 8001a90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001a94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001a98:	b004      	add	sp, #16
 8001a9a:	4770      	bx	lr

08001a9c <__aeabi_d2ulz>:
 8001a9c:	b5d0      	push	{r4, r6, r7, lr}
 8001a9e:	4b0c      	ldr	r3, [pc, #48]	; (8001ad0 <__aeabi_d2ulz+0x34>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	4606      	mov	r6, r0
 8001aa4:	460f      	mov	r7, r1
 8001aa6:	f7ff fc99 	bl	80013dc <__aeabi_dmul>
 8001aaa:	f7ff ff6f 	bl	800198c <__aeabi_d2uiz>
 8001aae:	4604      	mov	r4, r0
 8001ab0:	f7ff fc1a 	bl	80012e8 <__aeabi_ui2d>
 8001ab4:	4b07      	ldr	r3, [pc, #28]	; (8001ad4 <__aeabi_d2ulz+0x38>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	f7ff fc90 	bl	80013dc <__aeabi_dmul>
 8001abc:	4602      	mov	r2, r0
 8001abe:	460b      	mov	r3, r1
 8001ac0:	4630      	mov	r0, r6
 8001ac2:	4639      	mov	r1, r7
 8001ac4:	f7ff fad2 	bl	800106c <__aeabi_dsub>
 8001ac8:	f7ff ff60 	bl	800198c <__aeabi_d2uiz>
 8001acc:	4621      	mov	r1, r4
 8001ace:	bdd0      	pop	{r4, r6, r7, pc}
 8001ad0:	3df00000 	.word	0x3df00000
 8001ad4:	41f00000 	.word	0x41f00000

08001ad8 <__udivmoddi4>:
 8001ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001adc:	9e08      	ldr	r6, [sp, #32]
 8001ade:	460d      	mov	r5, r1
 8001ae0:	4604      	mov	r4, r0
 8001ae2:	468e      	mov	lr, r1
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f040 8082 	bne.w	8001bee <__udivmoddi4+0x116>
 8001aea:	428a      	cmp	r2, r1
 8001aec:	4617      	mov	r7, r2
 8001aee:	d946      	bls.n	8001b7e <__udivmoddi4+0xa6>
 8001af0:	fab2 f282 	clz	r2, r2
 8001af4:	b14a      	cbz	r2, 8001b0a <__udivmoddi4+0x32>
 8001af6:	f1c2 0120 	rsb	r1, r2, #32
 8001afa:	fa05 f302 	lsl.w	r3, r5, r2
 8001afe:	fa20 f101 	lsr.w	r1, r0, r1
 8001b02:	4097      	lsls	r7, r2
 8001b04:	ea41 0e03 	orr.w	lr, r1, r3
 8001b08:	4094      	lsls	r4, r2
 8001b0a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8001b0e:	0c23      	lsrs	r3, r4, #16
 8001b10:	fbbe fcf8 	udiv	ip, lr, r8
 8001b14:	b2b9      	uxth	r1, r7
 8001b16:	fb08 ee1c 	mls	lr, r8, ip, lr
 8001b1a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8001b1e:	fb0c f001 	mul.w	r0, ip, r1
 8001b22:	4298      	cmp	r0, r3
 8001b24:	d90a      	bls.n	8001b3c <__udivmoddi4+0x64>
 8001b26:	18fb      	adds	r3, r7, r3
 8001b28:	f10c 35ff 	add.w	r5, ip, #4294967295
 8001b2c:	f080 8116 	bcs.w	8001d5c <__udivmoddi4+0x284>
 8001b30:	4298      	cmp	r0, r3
 8001b32:	f240 8113 	bls.w	8001d5c <__udivmoddi4+0x284>
 8001b36:	f1ac 0c02 	sub.w	ip, ip, #2
 8001b3a:	443b      	add	r3, r7
 8001b3c:	1a1b      	subs	r3, r3, r0
 8001b3e:	b2a4      	uxth	r4, r4
 8001b40:	fbb3 f0f8 	udiv	r0, r3, r8
 8001b44:	fb08 3310 	mls	r3, r8, r0, r3
 8001b48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001b4c:	fb00 f101 	mul.w	r1, r0, r1
 8001b50:	42a1      	cmp	r1, r4
 8001b52:	d909      	bls.n	8001b68 <__udivmoddi4+0x90>
 8001b54:	193c      	adds	r4, r7, r4
 8001b56:	f100 33ff 	add.w	r3, r0, #4294967295
 8001b5a:	f080 8101 	bcs.w	8001d60 <__udivmoddi4+0x288>
 8001b5e:	42a1      	cmp	r1, r4
 8001b60:	f240 80fe 	bls.w	8001d60 <__udivmoddi4+0x288>
 8001b64:	3802      	subs	r0, #2
 8001b66:	443c      	add	r4, r7
 8001b68:	1a64      	subs	r4, r4, r1
 8001b6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001b6e:	2100      	movs	r1, #0
 8001b70:	b11e      	cbz	r6, 8001b7a <__udivmoddi4+0xa2>
 8001b72:	40d4      	lsrs	r4, r2
 8001b74:	2300      	movs	r3, #0
 8001b76:	e9c6 4300 	strd	r4, r3, [r6]
 8001b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b7e:	b902      	cbnz	r2, 8001b82 <__udivmoddi4+0xaa>
 8001b80:	deff      	udf	#255	; 0xff
 8001b82:	fab2 f282 	clz	r2, r2
 8001b86:	2a00      	cmp	r2, #0
 8001b88:	d14f      	bne.n	8001c2a <__udivmoddi4+0x152>
 8001b8a:	1bcb      	subs	r3, r1, r7
 8001b8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001b90:	fa1f f887 	uxth.w	r8, r7
 8001b94:	2101      	movs	r1, #1
 8001b96:	fbb3 fcfe 	udiv	ip, r3, lr
 8001b9a:	0c25      	lsrs	r5, r4, #16
 8001b9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8001ba0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001ba4:	fb08 f30c 	mul.w	r3, r8, ip
 8001ba8:	42ab      	cmp	r3, r5
 8001baa:	d907      	bls.n	8001bbc <__udivmoddi4+0xe4>
 8001bac:	197d      	adds	r5, r7, r5
 8001bae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8001bb2:	d202      	bcs.n	8001bba <__udivmoddi4+0xe2>
 8001bb4:	42ab      	cmp	r3, r5
 8001bb6:	f200 80e7 	bhi.w	8001d88 <__udivmoddi4+0x2b0>
 8001bba:	4684      	mov	ip, r0
 8001bbc:	1aed      	subs	r5, r5, r3
 8001bbe:	b2a3      	uxth	r3, r4
 8001bc0:	fbb5 f0fe 	udiv	r0, r5, lr
 8001bc4:	fb0e 5510 	mls	r5, lr, r0, r5
 8001bc8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8001bcc:	fb08 f800 	mul.w	r8, r8, r0
 8001bd0:	45a0      	cmp	r8, r4
 8001bd2:	d907      	bls.n	8001be4 <__udivmoddi4+0x10c>
 8001bd4:	193c      	adds	r4, r7, r4
 8001bd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8001bda:	d202      	bcs.n	8001be2 <__udivmoddi4+0x10a>
 8001bdc:	45a0      	cmp	r8, r4
 8001bde:	f200 80d7 	bhi.w	8001d90 <__udivmoddi4+0x2b8>
 8001be2:	4618      	mov	r0, r3
 8001be4:	eba4 0408 	sub.w	r4, r4, r8
 8001be8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001bec:	e7c0      	b.n	8001b70 <__udivmoddi4+0x98>
 8001bee:	428b      	cmp	r3, r1
 8001bf0:	d908      	bls.n	8001c04 <__udivmoddi4+0x12c>
 8001bf2:	2e00      	cmp	r6, #0
 8001bf4:	f000 80af 	beq.w	8001d56 <__udivmoddi4+0x27e>
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	e9c6 0500 	strd	r0, r5, [r6]
 8001bfe:	4608      	mov	r0, r1
 8001c00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001c04:	fab3 f183 	clz	r1, r3
 8001c08:	2900      	cmp	r1, #0
 8001c0a:	d14b      	bne.n	8001ca4 <__udivmoddi4+0x1cc>
 8001c0c:	42ab      	cmp	r3, r5
 8001c0e:	d302      	bcc.n	8001c16 <__udivmoddi4+0x13e>
 8001c10:	4282      	cmp	r2, r0
 8001c12:	f200 80b7 	bhi.w	8001d84 <__udivmoddi4+0x2ac>
 8001c16:	1a84      	subs	r4, r0, r2
 8001c18:	eb65 0303 	sbc.w	r3, r5, r3
 8001c1c:	2001      	movs	r0, #1
 8001c1e:	469e      	mov	lr, r3
 8001c20:	2e00      	cmp	r6, #0
 8001c22:	d0aa      	beq.n	8001b7a <__udivmoddi4+0xa2>
 8001c24:	e9c6 4e00 	strd	r4, lr, [r6]
 8001c28:	e7a7      	b.n	8001b7a <__udivmoddi4+0xa2>
 8001c2a:	f1c2 0c20 	rsb	ip, r2, #32
 8001c2e:	fa01 f302 	lsl.w	r3, r1, r2
 8001c32:	4097      	lsls	r7, r2
 8001c34:	fa20 f00c 	lsr.w	r0, r0, ip
 8001c38:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001c3c:	fa21 fc0c 	lsr.w	ip, r1, ip
 8001c40:	4318      	orrs	r0, r3
 8001c42:	fbbc f1fe 	udiv	r1, ip, lr
 8001c46:	0c05      	lsrs	r5, r0, #16
 8001c48:	fb0e cc11 	mls	ip, lr, r1, ip
 8001c4c:	fa1f f887 	uxth.w	r8, r7
 8001c50:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001c54:	fb01 f308 	mul.w	r3, r1, r8
 8001c58:	42ab      	cmp	r3, r5
 8001c5a:	fa04 f402 	lsl.w	r4, r4, r2
 8001c5e:	d909      	bls.n	8001c74 <__udivmoddi4+0x19c>
 8001c60:	197d      	adds	r5, r7, r5
 8001c62:	f101 3cff 	add.w	ip, r1, #4294967295
 8001c66:	f080 808b 	bcs.w	8001d80 <__udivmoddi4+0x2a8>
 8001c6a:	42ab      	cmp	r3, r5
 8001c6c:	f240 8088 	bls.w	8001d80 <__udivmoddi4+0x2a8>
 8001c70:	3902      	subs	r1, #2
 8001c72:	443d      	add	r5, r7
 8001c74:	1aeb      	subs	r3, r5, r3
 8001c76:	b285      	uxth	r5, r0
 8001c78:	fbb3 f0fe 	udiv	r0, r3, lr
 8001c7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8001c80:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8001c84:	fb00 f308 	mul.w	r3, r0, r8
 8001c88:	42ab      	cmp	r3, r5
 8001c8a:	d907      	bls.n	8001c9c <__udivmoddi4+0x1c4>
 8001c8c:	197d      	adds	r5, r7, r5
 8001c8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8001c92:	d271      	bcs.n	8001d78 <__udivmoddi4+0x2a0>
 8001c94:	42ab      	cmp	r3, r5
 8001c96:	d96f      	bls.n	8001d78 <__udivmoddi4+0x2a0>
 8001c98:	3802      	subs	r0, #2
 8001c9a:	443d      	add	r5, r7
 8001c9c:	1aeb      	subs	r3, r5, r3
 8001c9e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001ca2:	e778      	b.n	8001b96 <__udivmoddi4+0xbe>
 8001ca4:	f1c1 0c20 	rsb	ip, r1, #32
 8001ca8:	408b      	lsls	r3, r1
 8001caa:	fa22 f70c 	lsr.w	r7, r2, ip
 8001cae:	431f      	orrs	r7, r3
 8001cb0:	fa20 f40c 	lsr.w	r4, r0, ip
 8001cb4:	fa05 f301 	lsl.w	r3, r5, r1
 8001cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001cbc:	fa25 f50c 	lsr.w	r5, r5, ip
 8001cc0:	431c      	orrs	r4, r3
 8001cc2:	0c23      	lsrs	r3, r4, #16
 8001cc4:	fbb5 f9fe 	udiv	r9, r5, lr
 8001cc8:	fa1f f887 	uxth.w	r8, r7
 8001ccc:	fb0e 5519 	mls	r5, lr, r9, r5
 8001cd0:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8001cd4:	fb09 fa08 	mul.w	sl, r9, r8
 8001cd8:	45aa      	cmp	sl, r5
 8001cda:	fa02 f201 	lsl.w	r2, r2, r1
 8001cde:	fa00 f301 	lsl.w	r3, r0, r1
 8001ce2:	d908      	bls.n	8001cf6 <__udivmoddi4+0x21e>
 8001ce4:	197d      	adds	r5, r7, r5
 8001ce6:	f109 30ff 	add.w	r0, r9, #4294967295
 8001cea:	d247      	bcs.n	8001d7c <__udivmoddi4+0x2a4>
 8001cec:	45aa      	cmp	sl, r5
 8001cee:	d945      	bls.n	8001d7c <__udivmoddi4+0x2a4>
 8001cf0:	f1a9 0902 	sub.w	r9, r9, #2
 8001cf4:	443d      	add	r5, r7
 8001cf6:	eba5 050a 	sub.w	r5, r5, sl
 8001cfa:	b2a4      	uxth	r4, r4
 8001cfc:	fbb5 f0fe 	udiv	r0, r5, lr
 8001d00:	fb0e 5510 	mls	r5, lr, r0, r5
 8001d04:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8001d08:	fb00 f808 	mul.w	r8, r0, r8
 8001d0c:	45a0      	cmp	r8, r4
 8001d0e:	d907      	bls.n	8001d20 <__udivmoddi4+0x248>
 8001d10:	193c      	adds	r4, r7, r4
 8001d12:	f100 35ff 	add.w	r5, r0, #4294967295
 8001d16:	d22d      	bcs.n	8001d74 <__udivmoddi4+0x29c>
 8001d18:	45a0      	cmp	r8, r4
 8001d1a:	d92b      	bls.n	8001d74 <__udivmoddi4+0x29c>
 8001d1c:	3802      	subs	r0, #2
 8001d1e:	443c      	add	r4, r7
 8001d20:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001d24:	eba4 0408 	sub.w	r4, r4, r8
 8001d28:	fba0 8902 	umull	r8, r9, r0, r2
 8001d2c:	454c      	cmp	r4, r9
 8001d2e:	46c6      	mov	lr, r8
 8001d30:	464d      	mov	r5, r9
 8001d32:	d319      	bcc.n	8001d68 <__udivmoddi4+0x290>
 8001d34:	d016      	beq.n	8001d64 <__udivmoddi4+0x28c>
 8001d36:	b15e      	cbz	r6, 8001d50 <__udivmoddi4+0x278>
 8001d38:	ebb3 020e 	subs.w	r2, r3, lr
 8001d3c:	eb64 0405 	sbc.w	r4, r4, r5
 8001d40:	fa04 fc0c 	lsl.w	ip, r4, ip
 8001d44:	40ca      	lsrs	r2, r1
 8001d46:	ea4c 0202 	orr.w	r2, ip, r2
 8001d4a:	40cc      	lsrs	r4, r1
 8001d4c:	e9c6 2400 	strd	r2, r4, [r6]
 8001d50:	2100      	movs	r1, #0
 8001d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d56:	4631      	mov	r1, r6
 8001d58:	4630      	mov	r0, r6
 8001d5a:	e70e      	b.n	8001b7a <__udivmoddi4+0xa2>
 8001d5c:	46ac      	mov	ip, r5
 8001d5e:	e6ed      	b.n	8001b3c <__udivmoddi4+0x64>
 8001d60:	4618      	mov	r0, r3
 8001d62:	e701      	b.n	8001b68 <__udivmoddi4+0x90>
 8001d64:	4543      	cmp	r3, r8
 8001d66:	d2e6      	bcs.n	8001d36 <__udivmoddi4+0x25e>
 8001d68:	ebb8 0e02 	subs.w	lr, r8, r2
 8001d6c:	eb69 0507 	sbc.w	r5, r9, r7
 8001d70:	3801      	subs	r0, #1
 8001d72:	e7e0      	b.n	8001d36 <__udivmoddi4+0x25e>
 8001d74:	4628      	mov	r0, r5
 8001d76:	e7d3      	b.n	8001d20 <__udivmoddi4+0x248>
 8001d78:	4660      	mov	r0, ip
 8001d7a:	e78f      	b.n	8001c9c <__udivmoddi4+0x1c4>
 8001d7c:	4681      	mov	r9, r0
 8001d7e:	e7ba      	b.n	8001cf6 <__udivmoddi4+0x21e>
 8001d80:	4661      	mov	r1, ip
 8001d82:	e777      	b.n	8001c74 <__udivmoddi4+0x19c>
 8001d84:	4608      	mov	r0, r1
 8001d86:	e74b      	b.n	8001c20 <__udivmoddi4+0x148>
 8001d88:	f1ac 0c02 	sub.w	ip, ip, #2
 8001d8c:	443d      	add	r5, r7
 8001d8e:	e715      	b.n	8001bbc <__udivmoddi4+0xe4>
 8001d90:	3802      	subs	r0, #2
 8001d92:	443c      	add	r4, r7
 8001d94:	e726      	b.n	8001be4 <__udivmoddi4+0x10c>
 8001d96:	bf00      	nop

08001d98 <__aeabi_idiv0>:
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop

08001d9c <diagActivate>:
// Our sensor ID
static int sensorID = -1;

// Sensor Activation (on wake)
bool diagActivate(int sensorID)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b084      	sub	sp, #16
 8001da0:	af02      	add	r7, sp, #8
 8001da2:	6078      	str	r0, [r7, #4]
    APP_PRINTF("diag: Entered sensor callback function: diagActivate\r\n\tsensorId: %d\r\n", sensorID);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	9300      	str	r3, [sp, #0]
 8001da8:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <diagActivate+0x28>)
 8001daa:	2200      	movs	r2, #0
 8001dac:	2100      	movs	r1, #0
 8001dae:	2001      	movs	r0, #1
 8001db0:	f01e ff8e 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    done = false;
 8001db4:	4b04      	ldr	r3, [pc, #16]	; (8001dc8 <diagActivate+0x2c>)
 8001db6:	2200      	movs	r2, #0
 8001db8:	701a      	strb	r2, [r3, #0]

    // Success
    return true;
 8001dba:	2301      	movs	r3, #1
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3708      	adds	r7, #8
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	08022374 	.word	0x08022374
 8001dc8:	20000265 	.word	0x20000265

08001dcc <diagInit>:

// Sensor One-Time Init
bool diagInit(void)
{
 8001dcc:	b5b0      	push	{r4, r5, r7, lr}
 8001dce:	b088      	sub	sp, #32
 8001dd0:	af00      	add	r7, sp, #0
    APP_PRINTF("diag: Entered sensor callback function: diagInit\r\n");
 8001dd2:	4b13      	ldr	r3, [pc, #76]	; (8001e20 <diagInit+0x54>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	2100      	movs	r1, #0
 8001dd8:	2001      	movs	r0, #1
 8001dda:	f01e ff79 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    bool result = false;
 8001dde:	2300      	movs	r3, #0
 8001de0:	77fb      	strb	r3, [r7, #31]

    // Register the sensor
    sensorConfig config = {
 8001de2:	4b10      	ldr	r3, [pc, #64]	; (8001e24 <diagInit+0x58>)
 8001de4:	463c      	mov	r4, r7
 8001de6:	461d      	mov	r5, r3
 8001de8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001df0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        .activateFn = diagActivate,
        .interruptFn = diagISR,
        .pollFn = diagPoll,
        .responseFn = diagResponse,
    };
    sensorID = schedRegisterSensor(&config);
 8001df4:	463b      	mov	r3, r7
 8001df6:	4618      	mov	r0, r3
 8001df8:	f00c ff30 	bl	800ec5c <schedRegisterSensor>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	4a0a      	ldr	r2, [pc, #40]	; (8001e28 <diagInit+0x5c>)
 8001e00:	6013      	str	r3, [r2, #0]
    if (sensorID < 0) {
 8001e02:	4b09      	ldr	r3, [pc, #36]	; (8001e28 <diagInit+0x5c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	da02      	bge.n	8001e10 <diagInit+0x44>
        // Failure
        result = false;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	77fb      	strb	r3, [r7, #31]
 8001e0e:	e001      	b.n	8001e14 <diagInit+0x48>
    } else {
        // Success
        result = true;
 8001e10:	2301      	movs	r3, #1
 8001e12:	77fb      	strb	r3, [r7, #31]
    }

    return result;
 8001e14:	7ffb      	ldrb	r3, [r7, #31]
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3720      	adds	r7, #32
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bdb0      	pop	{r4, r5, r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	080223bc 	.word	0x080223bc
 8001e24:	080223f0 	.word	0x080223f0
 8001e28:	20000000 	.word	0x20000000

08001e2c <diagISR>:

// Interrupt handler
void diagISR(int sensorID, uint16_t pins)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	460b      	mov	r3, r1
 8001e36:	807b      	strh	r3, [r7, #2]
    /*
     * This callback function is executed directly from the ISR.
     * Only perform ISR sensitive operations and exit quickly.
     */
    isr_params[isr_count].sensorID = sensorID;
 8001e38:	4b20      	ldr	r3, [pc, #128]	; (8001ebc <diagISR+0x90>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4920      	ldr	r1, [pc, #128]	; (8001ec0 <diagISR+0x94>)
 8001e3e:	687a      	ldr	r2, [r7, #4]
 8001e40:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    isr_params[isr_count].pins = pins;
 8001e44:	4b1d      	ldr	r3, [pc, #116]	; (8001ebc <diagISR+0x90>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a1d      	ldr	r2, [pc, #116]	; (8001ec0 <diagISR+0x94>)
 8001e4a:	00db      	lsls	r3, r3, #3
 8001e4c:	4413      	add	r3, r2
 8001e4e:	887a      	ldrh	r2, [r7, #2]
 8001e50:	809a      	strh	r2, [r3, #4]
    ++isr_count;
 8001e52:	4b1a      	ldr	r3, [pc, #104]	; (8001ebc <diagISR+0x90>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	3301      	adds	r3, #1
 8001e58:	4a18      	ldr	r2, [pc, #96]	; (8001ebc <diagISR+0x90>)
 8001e5a:	6013      	str	r3, [r2, #0]
    isr_count = (ISR_COUNTER_MASK & isr_count);
 8001e5c:	4b17      	ldr	r3, [pc, #92]	; (8001ebc <diagISR+0x90>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 0307 	and.w	r3, r3, #7
 8001e64:	4a15      	ldr	r2, [pc, #84]	; (8001ebc <diagISR+0x90>)
 8001e66:	6013      	str	r3, [r2, #0]
    isr_overflow = (isr_overflow || !isr_count);
 8001e68:	4b16      	ldr	r3, [pc, #88]	; (8001ec4 <diagISR+0x98>)
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d103      	bne.n	8001e7a <diagISR+0x4e>
 8001e72:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <diagISR+0x90>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d101      	bne.n	8001e7e <diagISR+0x52>
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e000      	b.n	8001e80 <diagISR+0x54>
 8001e7e:	2300      	movs	r3, #0
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	b2da      	uxtb	r2, r3
 8001e86:	4b0f      	ldr	r3, [pc, #60]	; (8001ec4 <diagISR+0x98>)
 8001e88:	701a      	strb	r2, [r3, #0]

	if (!schedIsActive(sensorID) && (pins & BUTTON1_Pin)) {
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f00d f82a 	bl	800eee4 <schedIsActive>
 8001e90:	4603      	mov	r3, r0
 8001e92:	f083 0301 	eor.w	r3, r3, #1
 8001e96:	b2db      	uxtb	r3, r3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d00a      	beq.n	8001eb2 <diagISR+0x86>
 8001e9c:	887b      	ldrh	r3, [r7, #2]
 8001e9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d005      	beq.n	8001eb2 <diagISR+0x86>
        schedActivateNowFromISR(sensorID, true, STATE_DIAG_ISR_XFER);
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	2101      	movs	r1, #1
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f00c ff6c 	bl	800ed88 <schedActivateNowFromISR>
    }

	return;
 8001eb0:	bf00      	nop
 8001eb2:	bf00      	nop
}
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	2000021c 	.word	0x2000021c
 8001ec0:	20000224 	.word	0x20000224
 8001ec4:	20000220 	.word	0x20000220

08001ec8 <diagPoll>:

// Poller
void diagPoll(int sensorID, int state)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b088      	sub	sp, #32
 8001ecc:	af04      	add	r7, sp, #16
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
    APP_PRINTF("diag: Entered sensor callback function: diagPoll\r\n\tsensorId: %d\tstate: %s\r\n", sensorID, schedStateName(state));
 8001ed2:	6838      	ldr	r0, [r7, #0]
 8001ed4:	f00c ffca 	bl	800ee6c <schedStateName>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	9301      	str	r3, [sp, #4]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	9300      	str	r3, [sp, #0]
 8001ee0:	4b4d      	ldr	r3, [pc, #308]	; (8002018 <diagPoll+0x150>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	2001      	movs	r0, #1
 8001ee8:	f01e fef2 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
//    if (appSKU() != SKU_REFERENCE) {
//    	schedDisable(sensorID);
//    }

    // Switch based upon state
    switch (state) {
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d027      	beq.n	8001f42 <diagPoll+0x7a>
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	f300 808a 	bgt.w	800200e <diagPoll+0x146>
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	f113 0f03 	cmn.w	r3, #3
 8001f00:	d003      	beq.n	8001f0a <diagPoll+0x42>
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d05f      	beq.n	8001fc8 <diagPoll+0x100>
        done = true;
        break;
    default:
        ;
    }
}
 8001f08:	e081      	b.n	800200e <diagPoll+0x146>
        if (!templateRegistered) {
 8001f0a:	4b44      	ldr	r3, [pc, #272]	; (800201c <diagPoll+0x154>)
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	f083 0301 	eor.w	r3, r3, #1
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d00e      	beq.n	8001f36 <diagPoll+0x6e>
            registerNotefileTemplate();
 8001f18:	f000 f936 	bl	8002188 <registerNotefileTemplate>
            schedSetCompletionState(sensorID, STATE_DIAG_CHECK, STATE_ACTIVATED);
 8001f1c:	f06f 0202 	mvn.w	r2, #2
 8001f20:	2100      	movs	r1, #0
 8001f22:	6878      	ldr	r0, [r7, #4]
 8001f24:	f00d f83c 	bl	800efa0 <schedSetCompletionState>
            APP_PRINTF("diag: template registration request\r\n");
 8001f28:	4b3d      	ldr	r3, [pc, #244]	; (8002020 <diagPoll+0x158>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	2001      	movs	r0, #1
 8001f30:	f01e fece 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 8001f34:	e06b      	b.n	800200e <diagPoll+0x146>
            schedSetState(sensorID, STATE_DIAG_CHECK, "diag: process diagnostics");
 8001f36:	4a3b      	ldr	r2, [pc, #236]	; (8002024 <diagPoll+0x15c>)
 8001f38:	2100      	movs	r1, #0
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	f00c ffe4 	bl	800ef08 <schedSetState>
        break;
 8001f40:	e065      	b.n	800200e <diagPoll+0x146>
        APP_PRINTF("diag: Transfered from sensor ISR callback function.\r\n");
 8001f42:	4b39      	ldr	r3, [pc, #228]	; (8002028 <diagPoll+0x160>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	2100      	movs	r1, #0
 8001f48:	2001      	movs	r0, #1
 8001f4a:	f01e fec1 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        APP_PRINTF("diag: ISR callback function called %s <%d> times.\r\n", (isr_overflow ? "more than" : ""), (isr_overflow ? ISR_MAX_CALL_RETENTION : isr_count));
 8001f4e:	4b37      	ldr	r3, [pc, #220]	; (800202c <diagPoll+0x164>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d001      	beq.n	8001f5c <diagPoll+0x94>
 8001f58:	4a35      	ldr	r2, [pc, #212]	; (8002030 <diagPoll+0x168>)
 8001f5a:	e000      	b.n	8001f5e <diagPoll+0x96>
 8001f5c:	4a35      	ldr	r2, [pc, #212]	; (8002034 <diagPoll+0x16c>)
 8001f5e:	4b33      	ldr	r3, [pc, #204]	; (800202c <diagPoll+0x164>)
 8001f60:	781b      	ldrb	r3, [r3, #0]
 8001f62:	b2db      	uxtb	r3, r3
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d102      	bne.n	8001f6e <diagPoll+0xa6>
 8001f68:	4b33      	ldr	r3, [pc, #204]	; (8002038 <diagPoll+0x170>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	e000      	b.n	8001f70 <diagPoll+0xa8>
 8001f6e:	2308      	movs	r3, #8
 8001f70:	9301      	str	r3, [sp, #4]
 8001f72:	9200      	str	r2, [sp, #0]
 8001f74:	4b31      	ldr	r3, [pc, #196]	; (800203c <diagPoll+0x174>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	2100      	movs	r1, #0
 8001f7a:	2001      	movs	r0, #1
 8001f7c:	f01e fea8 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        for (size_t i = 0 ; i < isr_count ; ++i) {
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	e015      	b.n	8001fb2 <diagPoll+0xea>
            APP_PRINTF("diag: call %d:\tsensorId: %d\tpins: %d\r\n", i, isr_params[i].sensorID, isr_params[i].pins);
 8001f86:	4a2e      	ldr	r2, [pc, #184]	; (8002040 <diagPoll+0x178>)
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001f8e:	492c      	ldr	r1, [pc, #176]	; (8002040 <diagPoll+0x178>)
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	00db      	lsls	r3, r3, #3
 8001f94:	440b      	add	r3, r1
 8001f96:	889b      	ldrh	r3, [r3, #4]
 8001f98:	9302      	str	r3, [sp, #8]
 8001f9a:	9201      	str	r2, [sp, #4]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	4b28      	ldr	r3, [pc, #160]	; (8002044 <diagPoll+0x17c>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	2001      	movs	r0, #1
 8001fa8:	f01e fe92 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        for (size_t i = 0 ; i < isr_count ; ++i) {
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	3301      	adds	r3, #1
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	4b21      	ldr	r3, [pc, #132]	; (8002038 <diagPoll+0x170>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d3e4      	bcc.n	8001f86 <diagPoll+0xbe>
        isr_count = 0;
 8001fbc:	4b1e      	ldr	r3, [pc, #120]	; (8002038 <diagPoll+0x170>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	601a      	str	r2, [r3, #0]
        isr_overflow = false; // fall through
 8001fc2:	4b1a      	ldr	r3, [pc, #104]	; (800202c <diagPoll+0x164>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	701a      	strb	r2, [r3, #0]
        if (done) {
 8001fc8:	4b1f      	ldr	r3, [pc, #124]	; (8002048 <diagPoll+0x180>)
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d006      	beq.n	8001fde <diagPoll+0x116>
            schedSetState(sensorID, STATE_DEACTIVATED, "diag: completed");
 8001fd0:	4a1e      	ldr	r2, [pc, #120]	; (800204c <diagPoll+0x184>)
 8001fd2:	f06f 0103 	mvn.w	r1, #3
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f00c ff96 	bl	800ef08 <schedSetState>
            break;
 8001fdc:	e017      	b.n	800200e <diagPoll+0x146>
        APP_PRINTF("diag: generating diagnostic report\r\n");
 8001fde:	4b1c      	ldr	r3, [pc, #112]	; (8002050 <diagPoll+0x188>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	2001      	movs	r0, #1
 8001fe6:	f01e fe73 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        addNote(true);
 8001fea:	2001      	movs	r0, #1
 8001fec:	f000 f884 	bl	80020f8 <addNote>
        schedSetCompletionState(sensorID, STATE_DIAG_CHECK, STATE_DIAG_CHECK);
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f00c ffd3 	bl	800efa0 <schedSetCompletionState>
        APP_PRINTF("diag: note queued\r\n");
 8001ffa:	4b16      	ldr	r3, [pc, #88]	; (8002054 <diagPoll+0x18c>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	2100      	movs	r1, #0
 8002000:	2001      	movs	r0, #1
 8002002:	f01e fe65 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        done = true;
 8002006:	4b10      	ldr	r3, [pc, #64]	; (8002048 <diagPoll+0x180>)
 8002008:	2201      	movs	r2, #1
 800200a:	701a      	strb	r2, [r3, #0]
        break;
 800200c:	bf00      	nop
}
 800200e:	bf00      	nop
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	0802240c 	.word	0x0802240c
 800201c:	20000264 	.word	0x20000264
 8002020:	08022458 	.word	0x08022458
 8002024:	08022480 	.word	0x08022480
 8002028:	0802249c 	.word	0x0802249c
 800202c:	20000220 	.word	0x20000220
 8002030:	080224d4 	.word	0x080224d4
 8002034:	080224e0 	.word	0x080224e0
 8002038:	2000021c 	.word	0x2000021c
 800203c:	080224e4 	.word	0x080224e4
 8002040:	20000224 	.word	0x20000224
 8002044:	08022518 	.word	0x08022518
 8002048:	20000265 	.word	0x20000265
 800204c:	08022540 	.word	0x08022540
 8002050:	08022550 	.word	0x08022550
 8002054:	08022578 	.word	0x08022578

08002058 <diagResponse>:

// Gateway Response handler
void diagResponse(int sensorID, J *rsp)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b086      	sub	sp, #24
 800205c:	af02      	add	r7, sp, #8
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
    APP_PRINTF("diag: Entered sensor callback function: diagResponse\r\n\tsensorId: %d\trsp: %s\r\n", sensorID, JConvertToJSONString(rsp));
 8002062:	6838      	ldr	r0, [r7, #0]
 8002064:	f001 fc08 	bl	8003878 <JPrintUnformatted>
 8002068:	4603      	mov	r3, r0
 800206a:	9301      	str	r3, [sp, #4]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	9300      	str	r3, [sp, #0]
 8002070:	4b1a      	ldr	r3, [pc, #104]	; (80020dc <diagResponse+0x84>)
 8002072:	2200      	movs	r2, #0
 8002074:	2100      	movs	r1, #0
 8002076:	2001      	movs	r0, #1
 8002078:	f01e fe2a 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>

    // If this is a response timeout, indicate as such
    if (rsp == NULL) {
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d106      	bne.n	8002090 <diagResponse+0x38>
        APP_PRINTF("diag: response timeout\r\n");
 8002082:	4b17      	ldr	r3, [pc, #92]	; (80020e0 <diagResponse+0x88>)
 8002084:	2200      	movs	r2, #0
 8002086:	2100      	movs	r1, #0
 8002088:	2001      	movs	r0, #1
 800208a:	f01e fe21 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return;
 800208e:	e022      	b.n	80020d6 <diagResponse+0x7e>
    }

    // See if there's an error
    char *err = JGetString(rsp, "err");
 8002090:	4914      	ldr	r1, [pc, #80]	; (80020e4 <diagResponse+0x8c>)
 8002092:	6838      	ldr	r0, [r7, #0]
 8002094:	f002 fbf8 	bl	8004888 <JGetString>
 8002098:	60f8      	str	r0, [r7, #12]
    if (err[0] != '\0') {
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d008      	beq.n	80020b4 <diagResponse+0x5c>
        APP_PRINTF("sensor error response: %d\r\n", err);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	9300      	str	r3, [sp, #0]
 80020a6:	4b10      	ldr	r3, [pc, #64]	; (80020e8 <diagResponse+0x90>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	2100      	movs	r1, #0
 80020ac:	2001      	movs	r0, #1
 80020ae:	f01e fe0f 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return;
 80020b2:	e010      	b.n	80020d6 <diagResponse+0x7e>
    }

    // Flash the LED if this is a response to this specific ping request
    switch (JGetInt(rsp, "id")) {
 80020b4:	490d      	ldr	r1, [pc, #52]	; (80020ec <diagResponse+0x94>)
 80020b6:	6838      	ldr	r0, [r7, #0]
 80020b8:	f002 fc9c 	bl	80049f4 <JGetInt>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d109      	bne.n	80020d6 <diagResponse+0x7e>

    case REQUESTID_TEMPLATE:
        templateRegistered = true;
 80020c2:	4b0b      	ldr	r3, [pc, #44]	; (80020f0 <diagResponse+0x98>)
 80020c4:	2201      	movs	r2, #1
 80020c6:	701a      	strb	r2, [r3, #0]
        APP_PRINTF("diag: SUCCESSFUL template registration\r\n");
 80020c8:	4b0a      	ldr	r3, [pc, #40]	; (80020f4 <diagResponse+0x9c>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	2100      	movs	r1, #0
 80020ce:	2001      	movs	r0, #1
 80020d0:	f01e fdfe 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        break;
 80020d4:	bf00      	nop
    default:
        ;
    }
}
 80020d6:	3710      	adds	r7, #16
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	0802258c 	.word	0x0802258c
 80020e0:	080225dc 	.word	0x080225dc
 80020e4:	080225f8 	.word	0x080225f8
 80020e8:	080225fc 	.word	0x080225fc
 80020ec:	08022618 	.word	0x08022618
 80020f0:	20000264 	.word	0x20000264
 80020f4:	0802261c 	.word	0x0802261c

080020f8 <addNote>:

// Send the sensor data
static void addNote(bool immediate)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b084      	sub	sp, #16
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	4603      	mov	r3, r0
 8002100:	71fb      	strb	r3, [r7, #7]
    // Create the request
    J *req = NoteNewRequest("note.add");
 8002102:	481b      	ldr	r0, [pc, #108]	; (8002170 <addNote+0x78>)
 8002104:	f005 f9a6 	bl	8007454 <NoteNewRequest>
 8002108:	60f8      	str	r0, [r7, #12]
    if (req == NULL) {
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d02a      	beq.n	8002166 <addNote+0x6e>
        return;
    }

    // Create the body
    J *body = JAddObjectToObject(req, "body");
 8002110:	4918      	ldr	r1, [pc, #96]	; (8002174 <addNote+0x7c>)
 8002112:	68f8      	ldr	r0, [r7, #12]
 8002114:	f002 fa2b 	bl	800456e <JAddObjectToObject>
 8002118:	60b8      	str	r0, [r7, #8]
    if (body == NULL) {
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d103      	bne.n	8002128 <addNote+0x30>
        JDelete(req);
 8002120:	68f8      	ldr	r0, [r7, #12]
 8002122:	f000 fbd0 	bl	80028c6 <JDelete>
        return;
 8002126:	e01f      	b.n	8002168 <addNote+0x70>
    }

    // If immediate, sync now
    if (immediate) {
 8002128:	79fb      	ldrb	r3, [r7, #7]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d004      	beq.n	8002138 <addNote+0x40>
        JAddBoolToObject(req, "sync", true);
 800212e:	2201      	movs	r2, #1
 8002130:	4911      	ldr	r1, [pc, #68]	; (8002178 <addNote+0x80>)
 8002132:	68f8      	ldr	r0, [r7, #12]
 8002134:	f002 f9c2 	bl	80044bc <JAddBoolToObject>
    }

    // Set the target notefile
    JAddStringToObject(req, "file", SENSORDATA_NOTEFILE);
 8002138:	4a10      	ldr	r2, [pc, #64]	; (800217c <addNote+0x84>)
 800213a:	4911      	ldr	r1, [pc, #68]	; (8002180 <addNote+0x88>)
 800213c:	68f8      	ldr	r0, [r7, #12]
 800213e:	f002 f9f9 	bl	8004534 <JAddStringToObject>

    // Fill-in the body
    JAddNumberToObject(body, "mem.heap.bytes", (JNUMBER)MX_Heap_Size(NULL));
 8002142:	2000      	movs	r0, #0
 8002144:	f00f f9ce 	bl	80114e4 <MX_Heap_Size>
 8002148:	4603      	mov	r3, r0
 800214a:	4618      	mov	r0, r3
 800214c:	f7ff f8cc 	bl	80012e8 <__aeabi_ui2d>
 8002150:	4602      	mov	r2, r0
 8002152:	460b      	mov	r3, r1
 8002154:	490b      	ldr	r1, [pc, #44]	; (8002184 <addNote+0x8c>)
 8002156:	68b8      	ldr	r0, [r7, #8]
 8002158:	f002 f9cd 	bl	80044f6 <JAddNumberToObject>

    // Send request to the gateway
    noteSendToGatewayAsync(req, false);
 800215c:	2100      	movs	r1, #0
 800215e:	68f8      	ldr	r0, [r7, #12]
 8002160:	f00c f8b6 	bl	800e2d0 <noteSendToGatewayAsync>
 8002164:	e000      	b.n	8002168 <addNote+0x70>
        return;
 8002166:	bf00      	nop
}
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	08022648 	.word	0x08022648
 8002174:	08022654 	.word	0x08022654
 8002178:	0802265c 	.word	0x0802265c
 800217c:	08022664 	.word	0x08022664
 8002180:	08022670 	.word	0x08022670
 8002184:	08022678 	.word	0x08022678

08002188 <registerNotefileTemplate>:

// Register the notefile template for our data
static bool registerNotefileTemplate()
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
    // Create the request
    J *req = NoteNewRequest("note.template");
 800218e:	4819      	ldr	r0, [pc, #100]	; (80021f4 <registerNotefileTemplate+0x6c>)
 8002190:	f005 f960 	bl	8007454 <NoteNewRequest>
 8002194:	6078      	str	r0, [r7, #4]
    if (req == NULL) {
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d101      	bne.n	80021a0 <registerNotefileTemplate+0x18>
        return false;
 800219c:	2300      	movs	r3, #0
 800219e:	e025      	b.n	80021ec <registerNotefileTemplate+0x64>
    }

    // Create the body
    J *body = JAddObjectToObject(req, "body");
 80021a0:	4915      	ldr	r1, [pc, #84]	; (80021f8 <registerNotefileTemplate+0x70>)
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f002 f9e3 	bl	800456e <JAddObjectToObject>
 80021a8:	6038      	str	r0, [r7, #0]
    if (body == NULL) {
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d104      	bne.n	80021ba <registerNotefileTemplate+0x32>
        JDelete(req);
 80021b0:	6878      	ldr	r0, [r7, #4]
 80021b2:	f000 fb88 	bl	80028c6 <JDelete>
        return false;
 80021b6:	2300      	movs	r3, #0
 80021b8:	e018      	b.n	80021ec <registerNotefileTemplate+0x64>

    // Add an ID to the request, which will be echo'ed
    // back in the response by the notecard itself.  This
    // helps us to identify the asynchronous response
    // without needing to have an additional state.
    JAddNumberToObject(req, "id", REQUESTID_TEMPLATE);
 80021ba:	f04f 0200 	mov.w	r2, #0
 80021be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80021c2:	490e      	ldr	r1, [pc, #56]	; (80021fc <registerNotefileTemplate+0x74>)
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	f002 f996 	bl	80044f6 <JAddNumberToObject>
    // Fill-in request parameters.  Note that in order to minimize
    // the size of the over-the-air JSON we're using a special format
    // for the "file" parameter implemented by the gateway, in which
    // a "file" parameter beginning with * will have that character
    // substituted with the textified sensor address.
    JAddStringToObject(req, "file", SENSORDATA_NOTEFILE);
 80021ca:	4a0d      	ldr	r2, [pc, #52]	; (8002200 <registerNotefileTemplate+0x78>)
 80021cc:	490d      	ldr	r1, [pc, #52]	; (8002204 <registerNotefileTemplate+0x7c>)
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f002 f9b0 	bl	8004534 <JAddStringToObject>

    // Fill-in the body template
    JAddNumberToObject(body, "mem.heap.bytes", TINT32);
 80021d4:	f04f 0200 	mov.w	r2, #0
 80021d8:	4b0b      	ldr	r3, [pc, #44]	; (8002208 <registerNotefileTemplate+0x80>)
 80021da:	490c      	ldr	r1, [pc, #48]	; (800220c <registerNotefileTemplate+0x84>)
 80021dc:	6838      	ldr	r0, [r7, #0]
 80021de:	f002 f98a 	bl	80044f6 <JAddNumberToObject>

    // Send request to the gateway
    noteSendToGatewayAsync(req, true);
 80021e2:	2101      	movs	r1, #1
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f00c f873 	bl	800e2d0 <noteSendToGatewayAsync>
    return true;
 80021ea:	2301      	movs	r3, #1
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3708      	adds	r7, #8
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	08022688 	.word	0x08022688
 80021f8:	08022654 	.word	0x08022654
 80021fc:	08022618 	.word	0x08022618
 8002200:	08022664 	.word	0x08022664
 8002204:	08022670 	.word	0x08022670
 8002208:	402c0000 	.word	0x402c0000
 800220c:	08022678 	.word	0x08022678

08002210 <initSensors>:
// Sparrow Header(s)
#include <sensor.h>

#include "diag/diag.h"

void initSensors (void) {
 8002210:	b580      	push	{r7, lr}
 8002212:	af00      	add	r7, sp, #0
    diagInit();
 8002214:	f7ff fdda 	bl	8001dcc <diagInit>
}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}
 800221c:	0000      	movs	r0, r0
	...

08002220 <JAtoN>:
                                 * The "E" may actually be an "e".  E and X
                                 * may both be omitted (but not just one).
                                 */
char **endPtr;              /* If non-NULL, store terminating character's
                                 * address here. */
{
 8002220:	b5b0      	push	{r4, r5, r7, lr}
 8002222:	b096      	sub	sp, #88	; 0x58
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
    int sign, expSign = FALSE;
 800222a:	2300      	movs	r3, #0
 800222c:	653b      	str	r3, [r7, #80]	; 0x50
    JNUMBER fraction, dblExp;
    register const char *p;
    register int c;
    int exp = 0;                /* Exponent read from "EX" field. */
 800222e:	2300      	movs	r3, #0
 8002230:	63fb      	str	r3, [r7, #60]	; 0x3c
    int fracExp = 0;            /* Exponent that derives from the fractional
 8002232:	2300      	movs	r3, #0
 8002234:	63bb      	str	r3, [r7, #56]	; 0x38

    /*
     * Strip off leading blanks and check for a sign.
     */

    p = string;
 8002236:	68fc      	ldr	r4, [r7, #12]
    while (*p == ' ') {
 8002238:	e000      	b.n	800223c <JAtoN+0x1c>
        p += 1;
 800223a:	3401      	adds	r4, #1
    while (*p == ' ') {
 800223c:	7823      	ldrb	r3, [r4, #0]
 800223e:	2b20      	cmp	r3, #32
 8002240:	d0fb      	beq.n	800223a <JAtoN+0x1a>
    }
    if (*p == '-') {
 8002242:	7823      	ldrb	r3, [r4, #0]
 8002244:	2b2d      	cmp	r3, #45	; 0x2d
 8002246:	d103      	bne.n	8002250 <JAtoN+0x30>
        sign = TRUE;
 8002248:	2301      	movs	r3, #1
 800224a:	657b      	str	r3, [r7, #84]	; 0x54
        p += 1;
 800224c:	3401      	adds	r4, #1
 800224e:	e005      	b.n	800225c <JAtoN+0x3c>
    } else {
        if (*p == '+') {
 8002250:	7823      	ldrb	r3, [r4, #0]
 8002252:	2b2b      	cmp	r3, #43	; 0x2b
 8002254:	d100      	bne.n	8002258 <JAtoN+0x38>
            p += 1;
 8002256:	3401      	adds	r4, #1
        }
        sign = FALSE;
 8002258:	2300      	movs	r3, #0
 800225a:	657b      	str	r3, [r7, #84]	; 0x54
    /*
     * Count the number of digits in the mantissa (including the decimal
     * point), and also locate the decimal point.
     */

    decPt = -1;
 800225c:	f04f 33ff 	mov.w	r3, #4294967295
 8002260:	633b      	str	r3, [r7, #48]	; 0x30
    for (mantSize = 0; ; mantSize += 1) {
 8002262:	2300      	movs	r3, #0
 8002264:	637b      	str	r3, [r7, #52]	; 0x34
        c = *p;
 8002266:	7823      	ldrb	r3, [r4, #0]
 8002268:	461d      	mov	r5, r3
        if (c < '0' || c > '9') {
 800226a:	2d2f      	cmp	r5, #47	; 0x2f
 800226c:	dd01      	ble.n	8002272 <JAtoN+0x52>
 800226e:	2d39      	cmp	r5, #57	; 0x39
 8002270:	dd06      	ble.n	8002280 <JAtoN+0x60>
            if ((c != '.') || (decPt >= 0)) {
 8002272:	2d2e      	cmp	r5, #46	; 0x2e
 8002274:	d109      	bne.n	800228a <JAtoN+0x6a>
 8002276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002278:	2b00      	cmp	r3, #0
 800227a:	da06      	bge.n	800228a <JAtoN+0x6a>
                break;
            }
            decPt = mantSize;
 800227c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800227e:	633b      	str	r3, [r7, #48]	; 0x30
        }
        p += 1;
 8002280:	3401      	adds	r4, #1
    for (mantSize = 0; ; mantSize += 1) {
 8002282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002284:	3301      	adds	r3, #1
 8002286:	637b      	str	r3, [r7, #52]	; 0x34
        c = *p;
 8002288:	e7ed      	b.n	8002266 <JAtoN+0x46>
     * collect 9 digits each (this is faster than using floating-point).
     * If the mantissa has more than 18 digits, ignore the extras, since
     * they can't affect the value anyway.
     */

    pExp  = p;
 800228a:	617c      	str	r4, [r7, #20]
    p -= mantSize;
 800228c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800228e:	425b      	negs	r3, r3
 8002290:	441c      	add	r4, r3
    if (decPt < 0) {
 8002292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002294:	2b00      	cmp	r3, #0
 8002296:	da02      	bge.n	800229e <JAtoN+0x7e>
        decPt = mantSize;
 8002298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800229a:	633b      	str	r3, [r7, #48]	; 0x30
 800229c:	e002      	b.n	80022a4 <JAtoN+0x84>
    } else {
        mantSize -= 1;                  /* One of the digits was the point. */
 800229e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022a0:	3b01      	subs	r3, #1
 80022a2:	637b      	str	r3, [r7, #52]	; 0x34
    }
    if (mantSize > 18) {
 80022a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022a6:	2b12      	cmp	r3, #18
 80022a8:	dd05      	ble.n	80022b6 <JAtoN+0x96>
        fracExp = decPt - 18;
 80022aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ac:	3b12      	subs	r3, #18
 80022ae:	63bb      	str	r3, [r7, #56]	; 0x38
        mantSize = 18;
 80022b0:	2312      	movs	r3, #18
 80022b2:	637b      	str	r3, [r7, #52]	; 0x34
 80022b4:	e003      	b.n	80022be <JAtoN+0x9e>
    } else {
        fracExp = decPt - mantSize;
 80022b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	63bb      	str	r3, [r7, #56]	; 0x38
    }
    if (mantSize == 0) {
 80022be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d107      	bne.n	80022d4 <JAtoN+0xb4>
        fraction = 0.0;
 80022c4:	f04f 0200 	mov.w	r2, #0
 80022c8:	f04f 0300 	mov.w	r3, #0
 80022cc:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
        p = string;
 80022d0:	68fc      	ldr	r4, [r7, #12]
        goto done;
 80022d2:	e12c      	b.n	800252e <JAtoN+0x30e>
    } else {
        long frac1, frac2;
        frac1 = 0L;
 80022d4:	2300      	movs	r3, #0
 80022d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        for ( ; mantSize > 9; mantSize -= 1) {
 80022d8:	e014      	b.n	8002304 <JAtoN+0xe4>
            c = *p;
 80022da:	7823      	ldrb	r3, [r4, #0]
 80022dc:	461d      	mov	r5, r3
            p += 1;
 80022de:	3401      	adds	r4, #1
            if (c == '.') {
 80022e0:	2d2e      	cmp	r5, #46	; 0x2e
 80022e2:	d102      	bne.n	80022ea <JAtoN+0xca>
                c = *p;
 80022e4:	7823      	ldrb	r3, [r4, #0]
 80022e6:	461d      	mov	r5, r3
                p += 1;
 80022e8:	3401      	adds	r4, #1
            }
            frac1 = 10*frac1 + (c - '0');
 80022ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80022ec:	4613      	mov	r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	4413      	add	r3, r2
 80022f2:	005b      	lsls	r3, r3, #1
 80022f4:	461a      	mov	r2, r3
 80022f6:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80022fa:	4413      	add	r3, r2
 80022fc:	62fb      	str	r3, [r7, #44]	; 0x2c
        for ( ; mantSize > 9; mantSize -= 1) {
 80022fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002300:	3b01      	subs	r3, #1
 8002302:	637b      	str	r3, [r7, #52]	; 0x34
 8002304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002306:	2b09      	cmp	r3, #9
 8002308:	dce7      	bgt.n	80022da <JAtoN+0xba>
        }
        frac2 = 0L;
 800230a:	2300      	movs	r3, #0
 800230c:	62bb      	str	r3, [r7, #40]	; 0x28
        for (; mantSize > 0; mantSize -= 1) {
 800230e:	e014      	b.n	800233a <JAtoN+0x11a>
            c = *p;
 8002310:	7823      	ldrb	r3, [r4, #0]
 8002312:	461d      	mov	r5, r3
            p += 1;
 8002314:	3401      	adds	r4, #1
            if (c == '.') {
 8002316:	2d2e      	cmp	r5, #46	; 0x2e
 8002318:	d102      	bne.n	8002320 <JAtoN+0x100>
                c = *p;
 800231a:	7823      	ldrb	r3, [r4, #0]
 800231c:	461d      	mov	r5, r3
                p += 1;
 800231e:	3401      	adds	r4, #1
            }
            frac2 = 10*frac2 + (c - '0');
 8002320:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002322:	4613      	mov	r3, r2
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	4413      	add	r3, r2
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	461a      	mov	r2, r3
 800232c:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8002330:	4413      	add	r3, r2
 8002332:	62bb      	str	r3, [r7, #40]	; 0x28
        for (; mantSize > 0; mantSize -= 1) {
 8002334:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002336:	3b01      	subs	r3, #1
 8002338:	637b      	str	r3, [r7, #52]	; 0x34
 800233a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800233c:	2b00      	cmp	r3, #0
 800233e:	dce7      	bgt.n	8002310 <JAtoN+0xf0>
        }
        fraction = (1.0e9 * frac1) + frac2;
 8002340:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002342:	f7fe ffe1 	bl	8001308 <__aeabi_i2d>
 8002346:	a388      	add	r3, pc, #544	; (adr r3, 8002568 <JAtoN+0x348>)
 8002348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800234c:	f7ff f846 	bl	80013dc <__aeabi_dmul>
 8002350:	4602      	mov	r2, r0
 8002352:	460b      	mov	r3, r1
 8002354:	4614      	mov	r4, r2
 8002356:	461d      	mov	r5, r3
 8002358:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800235a:	f7fe ffd5 	bl	8001308 <__aeabi_i2d>
 800235e:	4602      	mov	r2, r0
 8002360:	460b      	mov	r3, r1
 8002362:	4620      	mov	r0, r4
 8002364:	4629      	mov	r1, r5
 8002366:	f7fe fe83 	bl	8001070 <__adddf3>
 800236a:	4602      	mov	r2, r0
 800236c:	460b      	mov	r3, r1
 800236e:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

    /*
     * Skim off the exponent.
     */

    p = pExp;
 8002372:	697c      	ldr	r4, [r7, #20]
    if ((*p == 'E') || (*p == 'e')) {
 8002374:	7823      	ldrb	r3, [r4, #0]
 8002376:	2b45      	cmp	r3, #69	; 0x45
 8002378:	d002      	beq.n	8002380 <JAtoN+0x160>
 800237a:	7823      	ldrb	r3, [r4, #0]
 800237c:	2b65      	cmp	r3, #101	; 0x65
 800237e:	d11f      	bne.n	80023c0 <JAtoN+0x1a0>
        p += 1;
 8002380:	3401      	adds	r4, #1
        if (*p == '-') {
 8002382:	7823      	ldrb	r3, [r4, #0]
 8002384:	2b2d      	cmp	r3, #45	; 0x2d
 8002386:	d103      	bne.n	8002390 <JAtoN+0x170>
            expSign = TRUE;
 8002388:	2301      	movs	r3, #1
 800238a:	653b      	str	r3, [r7, #80]	; 0x50
            p += 1;
 800238c:	3401      	adds	r4, #1
 800238e:	e011      	b.n	80023b4 <JAtoN+0x194>
        } else {
            if (*p == '+') {
 8002390:	7823      	ldrb	r3, [r4, #0]
 8002392:	2b2b      	cmp	r3, #43	; 0x2b
 8002394:	d100      	bne.n	8002398 <JAtoN+0x178>
                p += 1;
 8002396:	3401      	adds	r4, #1
            }
            expSign = FALSE;
 8002398:	2300      	movs	r3, #0
 800239a:	653b      	str	r3, [r7, #80]	; 0x50
        }
        while (*p >= '0' && *p <= '9') {
 800239c:	e00a      	b.n	80023b4 <JAtoN+0x194>
            exp = exp * 10 + (*p - '0');
 800239e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023a0:	4613      	mov	r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	4413      	add	r3, r2
 80023a6:	005b      	lsls	r3, r3, #1
 80023a8:	461a      	mov	r2, r3
 80023aa:	7823      	ldrb	r3, [r4, #0]
 80023ac:	3b30      	subs	r3, #48	; 0x30
 80023ae:	4413      	add	r3, r2
 80023b0:	63fb      	str	r3, [r7, #60]	; 0x3c
            p += 1;
 80023b2:	3401      	adds	r4, #1
        while (*p >= '0' && *p <= '9') {
 80023b4:	7823      	ldrb	r3, [r4, #0]
 80023b6:	2b2f      	cmp	r3, #47	; 0x2f
 80023b8:	d902      	bls.n	80023c0 <JAtoN+0x1a0>
 80023ba:	7823      	ldrb	r3, [r4, #0]
 80023bc:	2b39      	cmp	r3, #57	; 0x39
 80023be:	d9ee      	bls.n	800239e <JAtoN+0x17e>
        }
    }
    if (expSign) {
 80023c0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d004      	beq.n	80023d0 <JAtoN+0x1b0>
        exp = fracExp - exp;
 80023c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023ce:	e003      	b.n	80023d8 <JAtoN+0x1b8>
    } else {
        exp = fracExp + exp;
 80023d0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023d4:	4413      	add	r3, r2
 80023d6:	63fb      	str	r3, [r7, #60]	; 0x3c
     * Do this by processing the exponent one bit at a time to combine
     * many powers of 2 of 10. Then combine the exponent with the
     * fraction.
     */

    if (exp < 0) {
 80023d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023da:	2b00      	cmp	r3, #0
 80023dc:	da05      	bge.n	80023ea <JAtoN+0x1ca>
        expSign = TRUE;
 80023de:	2301      	movs	r3, #1
 80023e0:	653b      	str	r3, [r7, #80]	; 0x50
        exp = -exp;
 80023e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023e4:	425b      	negs	r3, r3
 80023e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80023e8:	e001      	b.n	80023ee <JAtoN+0x1ce>
    } else {
        expSign = FALSE;
 80023ea:	2300      	movs	r3, #0
 80023ec:	653b      	str	r3, [r7, #80]	; 0x50
    }
    if (exp > MAX_EXPONENT) {
 80023ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80023f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023f4:	db02      	blt.n	80023fc <JAtoN+0x1dc>
        exp = MAX_EXPONENT;
 80023f6:	f240 13ff 	movw	r3, #511	; 0x1ff
 80023fa:	63fb      	str	r3, [r7, #60]	; 0x3c
    }
    dblExp = 1.0;
 80023fc:	f04f 0200 	mov.w	r2, #0
 8002400:	4b69      	ldr	r3, [pc, #420]	; (80025a8 <JAtoN+0x388>)
 8002402:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    int d;
    for (d = 0; exp != 0; exp >>= 1, d += 1) {
 8002406:	2300      	movs	r3, #0
 8002408:	627b      	str	r3, [r7, #36]	; 0x24
 800240a:	e073      	b.n	80024f4 <JAtoN+0x2d4>
        /* Table giving binary powers of 10.  Entry */
        /* is 10^2^i.  Used to convert decimal */
        /* exponents into floating-point numbers. */
        JNUMBER p10 = 0.0;
 800240c:	f04f 0200 	mov.w	r2, #0
 8002410:	f04f 0300 	mov.w	r3, #0
 8002414:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8002418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800241a:	2b08      	cmp	r3, #8
 800241c:	d84a      	bhi.n	80024b4 <JAtoN+0x294>
 800241e:	a201      	add	r2, pc, #4	; (adr r2, 8002424 <JAtoN+0x204>)
 8002420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002424:	08002449 	.word	0x08002449
 8002428:	08002455 	.word	0x08002455
 800242c:	08002461 	.word	0x08002461
 8002430:	0800246d 	.word	0x0800246d
 8002434:	08002479 	.word	0x08002479
 8002438:	08002485 	.word	0x08002485
 800243c:	08002491 	.word	0x08002491
 8002440:	0800249d 	.word	0x0800249d
 8002444:	080024a9 	.word	0x080024a9
        switch (d) {
        case 0:
            p10 = 10.0;
 8002448:	f04f 0200 	mov.w	r2, #0
 800244c:	4b57      	ldr	r3, [pc, #348]	; (80025ac <JAtoN+0x38c>)
 800244e:	e9c7 2306 	strd	r2, r3, [r7, #24]
            break;
 8002452:	e02f      	b.n	80024b4 <JAtoN+0x294>
        case 1:
            p10 = 100.0;
 8002454:	f04f 0200 	mov.w	r2, #0
 8002458:	4b55      	ldr	r3, [pc, #340]	; (80025b0 <JAtoN+0x390>)
 800245a:	e9c7 2306 	strd	r2, r3, [r7, #24]
            break;
 800245e:	e029      	b.n	80024b4 <JAtoN+0x294>
        case 2:
            p10 = 1.0e4;
 8002460:	a343      	add	r3, pc, #268	; (adr r3, 8002570 <JAtoN+0x350>)
 8002462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002466:	e9c7 2306 	strd	r2, r3, [r7, #24]
            break;
 800246a:	e023      	b.n	80024b4 <JAtoN+0x294>
        case 3:
            p10 = 1.0e8;
 800246c:	a342      	add	r3, pc, #264	; (adr r3, 8002578 <JAtoN+0x358>)
 800246e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002472:	e9c7 2306 	strd	r2, r3, [r7, #24]
            break;
 8002476:	e01d      	b.n	80024b4 <JAtoN+0x294>
        case 4:
            p10 = 1.0e16;
 8002478:	a341      	add	r3, pc, #260	; (adr r3, 8002580 <JAtoN+0x360>)
 800247a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800247e:	e9c7 2306 	strd	r2, r3, [r7, #24]
            break;
 8002482:	e017      	b.n	80024b4 <JAtoN+0x294>
        case 5:
            p10 = 1.0e32;
 8002484:	a340      	add	r3, pc, #256	; (adr r3, 8002588 <JAtoN+0x368>)
 8002486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248a:	e9c7 2306 	strd	r2, r3, [r7, #24]
            break;
 800248e:	e011      	b.n	80024b4 <JAtoN+0x294>
#ifndef NOTE_FLOAT
        case 6:
            p10 = 1.0e64;
 8002490:	a33f      	add	r3, pc, #252	; (adr r3, 8002590 <JAtoN+0x370>)
 8002492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002496:	e9c7 2306 	strd	r2, r3, [r7, #24]
            break;
 800249a:	e00b      	b.n	80024b4 <JAtoN+0x294>
        case 7:
            p10 = 1.0e128;
 800249c:	a33e      	add	r3, pc, #248	; (adr r3, 8002598 <JAtoN+0x378>)
 800249e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a2:	e9c7 2306 	strd	r2, r3, [r7, #24]
            break;
 80024a6:	e005      	b.n	80024b4 <JAtoN+0x294>
        case 8:
            p10 = 1.0e256;
 80024a8:	a33d      	add	r3, pc, #244	; (adr r3, 80025a0 <JAtoN+0x380>)
 80024aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ae:	e9c7 2306 	strd	r2, r3, [r7, #24]
            break;
 80024b2:	bf00      	nop
#endif
        }
        if (p10 == 0.0) {
 80024b4:	f04f 0200 	mov.w	r2, #0
 80024b8:	f04f 0300 	mov.w	r3, #0
 80024bc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80024c0:	f7ff f9f4 	bl	80018ac <__aeabi_dcmpeq>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d118      	bne.n	80024fc <JAtoN+0x2dc>
            break;
        }
        if (exp & 01) {
 80024ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024cc:	f003 0301 	and.w	r3, r3, #1
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d009      	beq.n	80024e8 <JAtoN+0x2c8>
            dblExp *= p10;
 80024d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024d8:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80024dc:	f7fe ff7e 	bl	80013dc <__aeabi_dmul>
 80024e0:	4602      	mov	r2, r0
 80024e2:	460b      	mov	r3, r1
 80024e4:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    for (d = 0; exp != 0; exp >>= 1, d += 1) {
 80024e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024ea:	105b      	asrs	r3, r3, #1
 80024ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f0:	3301      	adds	r3, #1
 80024f2:	627b      	str	r3, [r7, #36]	; 0x24
 80024f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d188      	bne.n	800240c <JAtoN+0x1ec>
 80024fa:	e000      	b.n	80024fe <JAtoN+0x2de>
            break;
 80024fc:	bf00      	nop
        }
    }
    if (expSign) {
 80024fe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002500:	2b00      	cmp	r3, #0
 8002502:	d00a      	beq.n	800251a <JAtoN+0x2fa>
        fraction /= dblExp;
 8002504:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002508:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800250c:	f7ff f890 	bl	8001630 <__aeabi_ddiv>
 8002510:	4602      	mov	r2, r0
 8002512:	460b      	mov	r3, r1
 8002514:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8002518:	e009      	b.n	800252e <JAtoN+0x30e>
    } else {
        fraction *= dblExp;
 800251a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800251e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002522:	f7fe ff5b 	bl	80013dc <__aeabi_dmul>
 8002526:	4602      	mov	r2, r0
 8002528:	460b      	mov	r3, r1
 800252a:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    }

done:
    if (endPtr != NULL) {
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <JAtoN+0x318>
        *endPtr = (char *) p;
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	601c      	str	r4, [r3, #0]
    }

    if (sign) {
 8002538:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800253a:	2b00      	cmp	r3, #0
 800253c:	d006      	beq.n	800254c <JAtoN+0x32c>
        return -fraction;
 800253e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002540:	603b      	str	r3, [r7, #0]
 8002542:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002544:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002548:	607b      	str	r3, [r7, #4]
 800254a:	e003      	b.n	8002554 <JAtoN+0x334>
    }
    return fraction;
 800254c:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8002550:	e9c7 3400 	strd	r3, r4, [r7]
 8002554:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8002558:	4610      	mov	r0, r2
 800255a:	4619      	mov	r1, r3
 800255c:	3758      	adds	r7, #88	; 0x58
 800255e:	46bd      	mov	sp, r7
 8002560:	bdb0      	pop	{r4, r5, r7, pc}
 8002562:	bf00      	nop
 8002564:	f3af 8000 	nop.w
 8002568:	00000000 	.word	0x00000000
 800256c:	41cdcd65 	.word	0x41cdcd65
 8002570:	00000000 	.word	0x00000000
 8002574:	40c38800 	.word	0x40c38800
 8002578:	00000000 	.word	0x00000000
 800257c:	4197d784 	.word	0x4197d784
 8002580:	37e08000 	.word	0x37e08000
 8002584:	4341c379 	.word	0x4341c379
 8002588:	b5056e17 	.word	0xb5056e17
 800258c:	4693b8b5 	.word	0x4693b8b5
 8002590:	e93ff9f5 	.word	0xe93ff9f5
 8002594:	4d384f03 	.word	0x4d384f03
 8002598:	f9301d32 	.word	0xf9301d32
 800259c:	5a827748 	.word	0x5a827748
 80025a0:	7f73bf3c 	.word	0x7f73bf3c
 80025a4:	75154fdd 	.word	0x75154fdd
 80025a8:	3ff00000 	.word	0x3ff00000
 80025ac:	40240000 	.word	0x40240000
 80025b0:	40590000 	.word	0x40590000

080025b4 <JB64DecodeLen>:
    64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64,
    64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64, 64
};

int JB64DecodeLen(const char *bufcoded)
{
 80025b4:	b490      	push	{r4, r7}
 80025b6:	b084      	sub	sp, #16
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
    int nbytesdecoded;
    register const unsigned char *bufin;
    register int nprbytes;

    bufin = (const unsigned char *) bufcoded;
 80025bc:	687c      	ldr	r4, [r7, #4]
    while (pr2six[*(bufin++)] <= 63);
 80025be:	bf00      	nop
 80025c0:	4623      	mov	r3, r4
 80025c2:	1c5c      	adds	r4, r3, #1
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	461a      	mov	r2, r3
 80025c8:	4b0b      	ldr	r3, [pc, #44]	; (80025f8 <JB64DecodeLen+0x44>)
 80025ca:	5c9b      	ldrb	r3, [r3, r2]
 80025cc:	2b3f      	cmp	r3, #63	; 0x3f
 80025ce:	d9f7      	bls.n	80025c0 <JB64DecodeLen+0xc>

    nprbytes = (bufin - (const unsigned char *) bufcoded) - 1;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	1ae3      	subs	r3, r4, r3
 80025d4:	1e5c      	subs	r4, r3, #1
    nbytesdecoded = ((nprbytes + 3) / 4) * 3;
 80025d6:	1ce3      	adds	r3, r4, #3
 80025d8:	2b00      	cmp	r3, #0
 80025da:	da00      	bge.n	80025de <JB64DecodeLen+0x2a>
 80025dc:	3303      	adds	r3, #3
 80025de:	109b      	asrs	r3, r3, #2
 80025e0:	461a      	mov	r2, r3
 80025e2:	4613      	mov	r3, r2
 80025e4:	005b      	lsls	r3, r3, #1
 80025e6:	4413      	add	r3, r2
 80025e8:	60fb      	str	r3, [r7, #12]

    return nbytesdecoded + 1;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	3301      	adds	r3, #1
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3710      	adds	r7, #16
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bc90      	pop	{r4, r7}
 80025f6:	4770      	bx	lr
 80025f8:	08024bec 	.word	0x08024bec

080025fc <JB64Decode>:

int JB64Decode(char *bufplain, const char *bufcoded)
{
 80025fc:	b4f0      	push	{r4, r5, r6, r7}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
 8002604:	6039      	str	r1, [r7, #0]
    int nbytesdecoded;
    register const unsigned char *bufin;
    register unsigned char *bufout;
    register int nprbytes;

    bufin = (const unsigned char *) bufcoded;
 8002606:	683c      	ldr	r4, [r7, #0]
    while (pr2six[*(bufin++)] <= 63);
 8002608:	bf00      	nop
 800260a:	4623      	mov	r3, r4
 800260c:	1c5c      	adds	r4, r3, #1
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	461a      	mov	r2, r3
 8002612:	4b53      	ldr	r3, [pc, #332]	; (8002760 <JB64Decode+0x164>)
 8002614:	5c9b      	ldrb	r3, [r3, r2]
 8002616:	2b3f      	cmp	r3, #63	; 0x3f
 8002618:	d9f7      	bls.n	800260a <JB64Decode+0xe>
    nprbytes = (bufin - (const unsigned char *) bufcoded) - 1;
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	1ae3      	subs	r3, r4, r3
 800261e:	1e5e      	subs	r6, r3, #1
    nbytesdecoded = ((nprbytes + 3) / 4) * 3;
 8002620:	1cf3      	adds	r3, r6, #3
 8002622:	2b00      	cmp	r3, #0
 8002624:	da00      	bge.n	8002628 <JB64Decode+0x2c>
 8002626:	3303      	adds	r3, #3
 8002628:	109b      	asrs	r3, r3, #2
 800262a:	461a      	mov	r2, r3
 800262c:	4613      	mov	r3, r2
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	4413      	add	r3, r2
 8002632:	60fb      	str	r3, [r7, #12]

    bufout = (unsigned char *) bufplain;
 8002634:	687d      	ldr	r5, [r7, #4]
    bufin = (const unsigned char *) bufcoded;
 8002636:	683c      	ldr	r4, [r7, #0]

    while (nprbytes > 4) {
 8002638:	e03d      	b.n	80026b6 <JB64Decode+0xba>
        *(bufout++) =
            (unsigned char) (pr2six[*bufin] << 2 | pr2six[bufin[1]] >> 4);
 800263a:	7823      	ldrb	r3, [r4, #0]
 800263c:	461a      	mov	r2, r3
 800263e:	4b48      	ldr	r3, [pc, #288]	; (8002760 <JB64Decode+0x164>)
 8002640:	5c9b      	ldrb	r3, [r3, r2]
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	b25a      	sxtb	r2, r3
 8002646:	1c63      	adds	r3, r4, #1
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	4619      	mov	r1, r3
 800264c:	4b44      	ldr	r3, [pc, #272]	; (8002760 <JB64Decode+0x164>)
 800264e:	5c5b      	ldrb	r3, [r3, r1]
 8002650:	091b      	lsrs	r3, r3, #4
 8002652:	b2db      	uxtb	r3, r3
 8002654:	b25b      	sxtb	r3, r3
 8002656:	4313      	orrs	r3, r2
 8002658:	b25a      	sxtb	r2, r3
        *(bufout++) =
 800265a:	462b      	mov	r3, r5
 800265c:	1c5d      	adds	r5, r3, #1
            (unsigned char) (pr2six[*bufin] << 2 | pr2six[bufin[1]] >> 4);
 800265e:	b2d2      	uxtb	r2, r2
        *(bufout++) =
 8002660:	701a      	strb	r2, [r3, #0]
        *(bufout++) =
            (unsigned char) (pr2six[bufin[1]] << 4 | pr2six[bufin[2]] >> 2);
 8002662:	1c63      	adds	r3, r4, #1
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	461a      	mov	r2, r3
 8002668:	4b3d      	ldr	r3, [pc, #244]	; (8002760 <JB64Decode+0x164>)
 800266a:	5c9b      	ldrb	r3, [r3, r2]
 800266c:	011b      	lsls	r3, r3, #4
 800266e:	b25a      	sxtb	r2, r3
 8002670:	1ca3      	adds	r3, r4, #2
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	4619      	mov	r1, r3
 8002676:	4b3a      	ldr	r3, [pc, #232]	; (8002760 <JB64Decode+0x164>)
 8002678:	5c5b      	ldrb	r3, [r3, r1]
 800267a:	089b      	lsrs	r3, r3, #2
 800267c:	b2db      	uxtb	r3, r3
 800267e:	b25b      	sxtb	r3, r3
 8002680:	4313      	orrs	r3, r2
 8002682:	b25a      	sxtb	r2, r3
        *(bufout++) =
 8002684:	462b      	mov	r3, r5
 8002686:	1c5d      	adds	r5, r3, #1
            (unsigned char) (pr2six[bufin[1]] << 4 | pr2six[bufin[2]] >> 2);
 8002688:	b2d2      	uxtb	r2, r2
        *(bufout++) =
 800268a:	701a      	strb	r2, [r3, #0]
        *(bufout++) =
            (unsigned char) (pr2six[bufin[2]] << 6 | pr2six[bufin[3]]);
 800268c:	1ca3      	adds	r3, r4, #2
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	461a      	mov	r2, r3
 8002692:	4b33      	ldr	r3, [pc, #204]	; (8002760 <JB64Decode+0x164>)
 8002694:	5c9b      	ldrb	r3, [r3, r2]
 8002696:	019b      	lsls	r3, r3, #6
 8002698:	b25a      	sxtb	r2, r3
 800269a:	1ce3      	adds	r3, r4, #3
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	4619      	mov	r1, r3
 80026a0:	4b2f      	ldr	r3, [pc, #188]	; (8002760 <JB64Decode+0x164>)
 80026a2:	5c5b      	ldrb	r3, [r3, r1]
 80026a4:	b25b      	sxtb	r3, r3
 80026a6:	4313      	orrs	r3, r2
 80026a8:	b25a      	sxtb	r2, r3
        *(bufout++) =
 80026aa:	462b      	mov	r3, r5
 80026ac:	1c5d      	adds	r5, r3, #1
            (unsigned char) (pr2six[bufin[2]] << 6 | pr2six[bufin[3]]);
 80026ae:	b2d2      	uxtb	r2, r2
        *(bufout++) =
 80026b0:	701a      	strb	r2, [r3, #0]
        bufin += 4;
 80026b2:	3404      	adds	r4, #4
        nprbytes -= 4;
 80026b4:	3e04      	subs	r6, #4
    while (nprbytes > 4) {
 80026b6:	2e04      	cmp	r6, #4
 80026b8:	dcbf      	bgt.n	800263a <JB64Decode+0x3e>
    }

    /* Note: (nprbytes == 1) would be an error, so just ingore that case */
    if (nprbytes > 1) {
 80026ba:	2e01      	cmp	r6, #1
 80026bc:	dd13      	ble.n	80026e6 <JB64Decode+0xea>
        *(bufout++) =
            (unsigned char) (pr2six[*bufin] << 2 | pr2six[bufin[1]] >> 4);
 80026be:	7823      	ldrb	r3, [r4, #0]
 80026c0:	461a      	mov	r2, r3
 80026c2:	4b27      	ldr	r3, [pc, #156]	; (8002760 <JB64Decode+0x164>)
 80026c4:	5c9b      	ldrb	r3, [r3, r2]
 80026c6:	009b      	lsls	r3, r3, #2
 80026c8:	b25a      	sxtb	r2, r3
 80026ca:	1c63      	adds	r3, r4, #1
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	4619      	mov	r1, r3
 80026d0:	4b23      	ldr	r3, [pc, #140]	; (8002760 <JB64Decode+0x164>)
 80026d2:	5c5b      	ldrb	r3, [r3, r1]
 80026d4:	091b      	lsrs	r3, r3, #4
 80026d6:	b2db      	uxtb	r3, r3
 80026d8:	b25b      	sxtb	r3, r3
 80026da:	4313      	orrs	r3, r2
 80026dc:	b25a      	sxtb	r2, r3
        *(bufout++) =
 80026de:	462b      	mov	r3, r5
 80026e0:	1c5d      	adds	r5, r3, #1
            (unsigned char) (pr2six[*bufin] << 2 | pr2six[bufin[1]] >> 4);
 80026e2:	b2d2      	uxtb	r2, r2
        *(bufout++) =
 80026e4:	701a      	strb	r2, [r3, #0]
    }
    if (nprbytes > 2) {
 80026e6:	2e02      	cmp	r6, #2
 80026e8:	dd14      	ble.n	8002714 <JB64Decode+0x118>
        *(bufout++) =
            (unsigned char) (pr2six[bufin[1]] << 4 | pr2six[bufin[2]] >> 2);
 80026ea:	1c63      	adds	r3, r4, #1
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	461a      	mov	r2, r3
 80026f0:	4b1b      	ldr	r3, [pc, #108]	; (8002760 <JB64Decode+0x164>)
 80026f2:	5c9b      	ldrb	r3, [r3, r2]
 80026f4:	011b      	lsls	r3, r3, #4
 80026f6:	b25a      	sxtb	r2, r3
 80026f8:	1ca3      	adds	r3, r4, #2
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	4619      	mov	r1, r3
 80026fe:	4b18      	ldr	r3, [pc, #96]	; (8002760 <JB64Decode+0x164>)
 8002700:	5c5b      	ldrb	r3, [r3, r1]
 8002702:	089b      	lsrs	r3, r3, #2
 8002704:	b2db      	uxtb	r3, r3
 8002706:	b25b      	sxtb	r3, r3
 8002708:	4313      	orrs	r3, r2
 800270a:	b25a      	sxtb	r2, r3
        *(bufout++) =
 800270c:	462b      	mov	r3, r5
 800270e:	1c5d      	adds	r5, r3, #1
            (unsigned char) (pr2six[bufin[1]] << 4 | pr2six[bufin[2]] >> 2);
 8002710:	b2d2      	uxtb	r2, r2
        *(bufout++) =
 8002712:	701a      	strb	r2, [r3, #0]
    }
    if (nprbytes > 3) {
 8002714:	2e03      	cmp	r6, #3
 8002716:	dd12      	ble.n	800273e <JB64Decode+0x142>
        *(bufout++) =
            (unsigned char) (pr2six[bufin[2]] << 6 | pr2six[bufin[3]]);
 8002718:	1ca3      	adds	r3, r4, #2
 800271a:	781b      	ldrb	r3, [r3, #0]
 800271c:	461a      	mov	r2, r3
 800271e:	4b10      	ldr	r3, [pc, #64]	; (8002760 <JB64Decode+0x164>)
 8002720:	5c9b      	ldrb	r3, [r3, r2]
 8002722:	019b      	lsls	r3, r3, #6
 8002724:	b25a      	sxtb	r2, r3
 8002726:	1ce3      	adds	r3, r4, #3
 8002728:	781b      	ldrb	r3, [r3, #0]
 800272a:	4619      	mov	r1, r3
 800272c:	4b0c      	ldr	r3, [pc, #48]	; (8002760 <JB64Decode+0x164>)
 800272e:	5c5b      	ldrb	r3, [r3, r1]
 8002730:	b25b      	sxtb	r3, r3
 8002732:	4313      	orrs	r3, r2
 8002734:	b25a      	sxtb	r2, r3
        *(bufout++) =
 8002736:	462b      	mov	r3, r5
 8002738:	1c5d      	adds	r5, r3, #1
            (unsigned char) (pr2six[bufin[2]] << 6 | pr2six[bufin[3]]);
 800273a:	b2d2      	uxtb	r2, r2
        *(bufout++) =
 800273c:	701a      	strb	r2, [r3, #0]
    }

    *(bufout++) = '\0';
 800273e:	462b      	mov	r3, r5
 8002740:	1c5d      	adds	r5, r3, #1
 8002742:	2200      	movs	r2, #0
 8002744:	701a      	strb	r2, [r3, #0]
    nbytesdecoded -= (4 - nprbytes) & 3;
 8002746:	4633      	mov	r3, r6
 8002748:	425b      	negs	r3, r3
 800274a:	f003 0303 	and.w	r3, r3, #3
 800274e:	68fa      	ldr	r2, [r7, #12]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	60fb      	str	r3, [r7, #12]
    return nbytesdecoded;
 8002754:	68fb      	ldr	r3, [r7, #12]
}
 8002756:	4618      	mov	r0, r3
 8002758:	3710      	adds	r7, #16
 800275a:	46bd      	mov	sp, r7
 800275c:	bcf0      	pop	{r4, r5, r6, r7}
 800275e:	4770      	bx	lr
 8002760:	08024bec 	.word	0x08024bec

08002764 <case_insensitive_strcmp>:
    return STRINGIFY(N_CJSON_VERSION_MAJOR) "." STRINGIFY(N_CJSON_VERSION_MINOR) "." STRINGIFY(N_CJSON_VERSION_PATCH);
}

/* Case insensitive string comparison, doesn't consider two NULL pointers equal though */
static int case_insensitive_strcmp(const unsigned char *string1, const unsigned char *string2)
{
 8002764:	b480      	push	{r7}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
 800276c:	6039      	str	r1, [r7, #0]
    if ((string1 == NULL) || (string2 == NULL)) {
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d002      	beq.n	800277a <case_insensitive_strcmp+0x16>
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <case_insensitive_strcmp+0x1a>
        return 1;
 800277a:	2301      	movs	r3, #1
 800277c:	e056      	b.n	800282c <case_insensitive_strcmp+0xc8>
    }

    if (string1 == string2) {
 800277e:	687a      	ldr	r2, [r7, #4]
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	429a      	cmp	r2, r3
 8002784:	d10d      	bne.n	80027a2 <case_insensitive_strcmp+0x3e>
        return 0;
 8002786:	2300      	movs	r3, #0
 8002788:	e050      	b.n	800282c <case_insensitive_strcmp+0xc8>
    }

    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++) {
        if (*string1 == '\0') {
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	781b      	ldrb	r3, [r3, #0]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <case_insensitive_strcmp+0x32>
            return 0;
 8002792:	2300      	movs	r3, #0
 8002794:	e04a      	b.n	800282c <case_insensitive_strcmp+0xc8>
    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++) {
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	3301      	adds	r3, #1
 800279a:	607b      	str	r3, [r7, #4]
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	3301      	adds	r3, #1
 80027a0:	603b      	str	r3, [r7, #0]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	73fb      	strb	r3, [r7, #15]
 80027a8:	7bfb      	ldrb	r3, [r7, #15]
 80027aa:	3301      	adds	r3, #1
 80027ac:	4a22      	ldr	r2, [pc, #136]	; (8002838 <case_insensitive_strcmp+0xd4>)
 80027ae:	4413      	add	r3, r2
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	f003 0303 	and.w	r3, r3, #3
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d103      	bne.n	80027c2 <case_insensitive_strcmp+0x5e>
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
 80027bc:	f103 0220 	add.w	r2, r3, #32
 80027c0:	e000      	b.n	80027c4 <case_insensitive_strcmp+0x60>
 80027c2:	7bfa      	ldrb	r2, [r7, #15]
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	73bb      	strb	r3, [r7, #14]
 80027ca:	7bbb      	ldrb	r3, [r7, #14]
 80027cc:	3301      	adds	r3, #1
 80027ce:	491a      	ldr	r1, [pc, #104]	; (8002838 <case_insensitive_strcmp+0xd4>)
 80027d0:	440b      	add	r3, r1
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	f003 0303 	and.w	r3, r3, #3
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d102      	bne.n	80027e2 <case_insensitive_strcmp+0x7e>
 80027dc:	7bbb      	ldrb	r3, [r7, #14]
 80027de:	3320      	adds	r3, #32
 80027e0:	e000      	b.n	80027e4 <case_insensitive_strcmp+0x80>
 80027e2:	7bbb      	ldrb	r3, [r7, #14]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d0d0      	beq.n	800278a <case_insensitive_strcmp+0x26>
        }
    }

    return tolower(*string1) - tolower(*string2);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	737b      	strb	r3, [r7, #13]
 80027ee:	7b7b      	ldrb	r3, [r7, #13]
 80027f0:	3301      	adds	r3, #1
 80027f2:	4a11      	ldr	r2, [pc, #68]	; (8002838 <case_insensitive_strcmp+0xd4>)
 80027f4:	4413      	add	r3, r2
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	f003 0303 	and.w	r3, r3, #3
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d103      	bne.n	8002808 <case_insensitive_strcmp+0xa4>
 8002800:	7b7b      	ldrb	r3, [r7, #13]
 8002802:	f103 0220 	add.w	r2, r3, #32
 8002806:	e000      	b.n	800280a <case_insensitive_strcmp+0xa6>
 8002808:	7b7a      	ldrb	r2, [r7, #13]
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	733b      	strb	r3, [r7, #12]
 8002810:	7b3b      	ldrb	r3, [r7, #12]
 8002812:	3301      	adds	r3, #1
 8002814:	4908      	ldr	r1, [pc, #32]	; (8002838 <case_insensitive_strcmp+0xd4>)
 8002816:	440b      	add	r3, r1
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	2b01      	cmp	r3, #1
 8002820:	d102      	bne.n	8002828 <case_insensitive_strcmp+0xc4>
 8002822:	7b3b      	ldrb	r3, [r7, #12]
 8002824:	3320      	adds	r3, #32
 8002826:	e000      	b.n	800282a <case_insensitive_strcmp+0xc6>
 8002828:	7b3b      	ldrb	r3, [r7, #12]
 800282a:	1ad3      	subs	r3, r2, r3
}
 800282c:	4618      	mov	r0, r3
 800282e:	3714      	adds	r7, #20
 8002830:	46bd      	mov	sp, r7
 8002832:	bc80      	pop	{r7}
 8002834:	4770      	bx	lr
 8002836:	bf00      	nop
 8002838:	08024f44 	.word	0x08024f44

0800283c <Jstrdup>:

static unsigned char* Jstrdup(const unsigned char* string)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
    size_t length = 0;
 8002844:	2300      	movs	r3, #0
 8002846:	60fb      	str	r3, [r7, #12]
    unsigned char *copy = NULL;
 8002848:	2300      	movs	r3, #0
 800284a:	60bb      	str	r3, [r7, #8]

    if (string == NULL) {
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2b00      	cmp	r3, #0
 8002850:	d101      	bne.n	8002856 <Jstrdup+0x1a>
        return NULL;
 8002852:	2300      	movs	r3, #0
 8002854:	e014      	b.n	8002880 <Jstrdup+0x44>
    }

    length = strlen((const char*)string) + sizeof("");
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f7fe fbfc 	bl	8001054 <strlen>
 800285c:	4603      	mov	r3, r0
 800285e:	3301      	adds	r3, #1
 8002860:	60fb      	str	r3, [r7, #12]
    copy = (unsigned char*)_Malloc(length);
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f003 fc68 	bl	8006138 <NoteMalloc>
 8002868:	60b8      	str	r0, [r7, #8]
    if (copy == NULL) {
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d101      	bne.n	8002874 <Jstrdup+0x38>
        return NULL;
 8002870:	2300      	movs	r3, #0
 8002872:	e005      	b.n	8002880 <Jstrdup+0x44>
    }
    memcpy(copy, string, length);
 8002874:	68fa      	ldr	r2, [r7, #12]
 8002876:	6879      	ldr	r1, [r7, #4]
 8002878:	68b8      	ldr	r0, [r7, #8]
 800287a:	f01f fc4d 	bl	8022118 <memcpy>

    return copy;
 800287e:	68bb      	ldr	r3, [r7, #8]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}

08002888 <JFree>:
N_CJSON_PUBLIC(void *) JMalloc(size_t size)
{
    return _Malloc(size);
}
N_CJSON_PUBLIC(void) JFree(void *p)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
    _Free(p);
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f003 fc67 	bl	8006164 <NoteFree>
}
 8002896:	bf00      	nop
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <JNew_Item>:

/* Internal constructor. */
static J *JNew_Item()
{
 800289e:	b580      	push	{r7, lr}
 80028a0:	b082      	sub	sp, #8
 80028a2:	af00      	add	r7, sp, #0
    J* node = (J*)_Malloc(sizeof(J));
 80028a4:	2028      	movs	r0, #40	; 0x28
 80028a6:	f003 fc47 	bl	8006138 <NoteMalloc>
 80028aa:	6078      	str	r0, [r7, #4]
    if (node) {
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d004      	beq.n	80028bc <JNew_Item+0x1e>
        memset(node, '\0', sizeof(J));
 80028b2:	2228      	movs	r2, #40	; 0x28
 80028b4:	2100      	movs	r1, #0
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f01f fc3c 	bl	8022134 <memset>
    }

    return node;
 80028bc:	687b      	ldr	r3, [r7, #4]
}
 80028be:	4618      	mov	r0, r3
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <JDelete>:

/* Delete a J structure. */
N_CJSON_PUBLIC(void) JDelete(J *item)
{
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b084      	sub	sp, #16
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
    J *next = NULL;
 80028ce:	2300      	movs	r3, #0
 80028d0:	60fb      	str	r3, [r7, #12]
    while (item != NULL) {
 80028d2:	e034      	b.n	800293e <JDelete+0x78>
        next = item->next;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	60fb      	str	r3, [r7, #12]
        if (!(item->type & JIsReference) && (item->child != NULL)) {
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	68db      	ldr	r3, [r3, #12]
 80028de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d108      	bne.n	80028f8 <JDelete+0x32>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d004      	beq.n	80028f8 <JDelete+0x32>
            JDelete(item->child);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7ff ffe7 	bl	80028c6 <JDelete>
        }
        if (!(item->type & JIsReference) && (item->valuestring != NULL)) {
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002900:	2b00      	cmp	r3, #0
 8002902:	d108      	bne.n	8002916 <JDelete+0x50>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	691b      	ldr	r3, [r3, #16]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d004      	beq.n	8002916 <JDelete+0x50>
            _Free(item->valuestring);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	691b      	ldr	r3, [r3, #16]
 8002910:	4618      	mov	r0, r3
 8002912:	f003 fc27 	bl	8006164 <NoteFree>
        }
        if (!(item->type & JStringIsConst) && (item->string != NULL)) {
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800291e:	2b00      	cmp	r3, #0
 8002920:	d108      	bne.n	8002934 <JDelete+0x6e>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a1b      	ldr	r3, [r3, #32]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d004      	beq.n	8002934 <JDelete+0x6e>
            _Free(item->string);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6a1b      	ldr	r3, [r3, #32]
 800292e:	4618      	mov	r0, r3
 8002930:	f003 fc18 	bl	8006164 <NoteFree>
        }
        _Free(item);
 8002934:	6878      	ldr	r0, [r7, #4]
 8002936:	f003 fc15 	bl	8006164 <NoteFree>
        item = next;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	607b      	str	r3, [r7, #4]
    while (item != NULL) {
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2b00      	cmp	r3, #0
 8002942:	d1c7      	bne.n	80028d4 <JDelete+0xe>
    }
}
 8002944:	bf00      	nop
 8002946:	bf00      	nop
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 800294e:	b480      	push	{r7}
 8002950:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8002952:	232e      	movs	r3, #46	; 0x2e
#endif
}
 8002954:	4618      	mov	r0, r3
 8002956:	46bd      	mov	sp, r7
 8002958:	bc80      	pop	{r7}
 800295a:	4770      	bx	lr
 800295c:	0000      	movs	r0, r0
	...

08002960 <parse_number>:
/* get a pointer to the buffer at the position */
#define buffer_at_offset(buffer) ((buffer)->content + (buffer)->offset)

/* Parse the input text to generate a number, and populate the result into item. */
static Jbool parse_number(J * const item, parse_buffer * const input_buffer)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b098      	sub	sp, #96	; 0x60
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
    JNUMBER number = 0;
 800296a:	f04f 0200 	mov.w	r2, #0
 800296e:	f04f 0300 	mov.w	r3, #0
 8002972:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    unsigned char *after_end = NULL;
 8002976:	2300      	movs	r3, #0
 8002978:	64bb      	str	r3, [r7, #72]	; 0x48
    unsigned char number_c_string[64];
    unsigned char decimal_point = get_decimal_point();
 800297a:	f7ff ffe8 	bl	800294e <get_decimal_point>
 800297e:	4603      	mov	r3, r0
 8002980:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    size_t i = 0;
 8002984:	2300      	movs	r3, #0
 8002986:	65fb      	str	r3, [r7, #92]	; 0x5c

    if ((input_buffer == NULL) || (input_buffer->content == NULL)) {
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d003      	beq.n	8002996 <parse_number+0x36>
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <parse_number+0x3a>
        return false;
 8002996:	2300      	movs	r3, #0
 8002998:	e0c6      	b.n	8002b28 <parse_number+0x1c8>
    }

    /* copy the number into a temporary buffer and replace '.' with the decimal point
     * of the current locale (for strtod)
     * This also takes care of '\0' not necessarily being available for marking the end of the input */
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++) {
 800299a:	2300      	movs	r3, #0
 800299c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800299e:	e063      	b.n	8002a68 <parse_number+0x108>
        switch (buffer_at_offset(input_buffer)[i]) {
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681a      	ldr	r2, [r3, #0]
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	6899      	ldr	r1, [r3, #8]
 80029a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029aa:	440b      	add	r3, r1
 80029ac:	4413      	add	r3, r2
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	2b45      	cmp	r3, #69	; 0x45
 80029b2:	dc3d      	bgt.n	8002a30 <parse_number+0xd0>
 80029b4:	2b2b      	cmp	r3, #43	; 0x2b
 80029b6:	db66      	blt.n	8002a86 <parse_number+0x126>
 80029b8:	3b2b      	subs	r3, #43	; 0x2b
 80029ba:	2b1a      	cmp	r3, #26
 80029bc:	d863      	bhi.n	8002a86 <parse_number+0x126>
 80029be:	a201      	add	r2, pc, #4	; (adr r2, 80029c4 <parse_number+0x64>)
 80029c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029c4:	08002a35 	.word	0x08002a35
 80029c8:	08002a87 	.word	0x08002a87
 80029cc:	08002a35 	.word	0x08002a35
 80029d0:	08002a53 	.word	0x08002a53
 80029d4:	08002a87 	.word	0x08002a87
 80029d8:	08002a35 	.word	0x08002a35
 80029dc:	08002a35 	.word	0x08002a35
 80029e0:	08002a35 	.word	0x08002a35
 80029e4:	08002a35 	.word	0x08002a35
 80029e8:	08002a35 	.word	0x08002a35
 80029ec:	08002a35 	.word	0x08002a35
 80029f0:	08002a35 	.word	0x08002a35
 80029f4:	08002a35 	.word	0x08002a35
 80029f8:	08002a35 	.word	0x08002a35
 80029fc:	08002a35 	.word	0x08002a35
 8002a00:	08002a87 	.word	0x08002a87
 8002a04:	08002a87 	.word	0x08002a87
 8002a08:	08002a87 	.word	0x08002a87
 8002a0c:	08002a87 	.word	0x08002a87
 8002a10:	08002a87 	.word	0x08002a87
 8002a14:	08002a87 	.word	0x08002a87
 8002a18:	08002a87 	.word	0x08002a87
 8002a1c:	08002a87 	.word	0x08002a87
 8002a20:	08002a87 	.word	0x08002a87
 8002a24:	08002a87 	.word	0x08002a87
 8002a28:	08002a87 	.word	0x08002a87
 8002a2c:	08002a35 	.word	0x08002a35
 8002a30:	2b65      	cmp	r3, #101	; 0x65
 8002a32:	d128      	bne.n	8002a86 <parse_number+0x126>
        case '9':
        case '+':
        case '-':
        case 'e':
        case 'E':
            number_c_string[i] = buffer_at_offset(input_buffer)[i];
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	6899      	ldr	r1, [r3, #8]
 8002a3c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a3e:	440b      	add	r3, r1
 8002a40:	4413      	add	r3, r2
 8002a42:	7819      	ldrb	r1, [r3, #0]
 8002a44:	f107 0208 	add.w	r2, r7, #8
 8002a48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a4a:	4413      	add	r3, r2
 8002a4c:	460a      	mov	r2, r1
 8002a4e:	701a      	strb	r2, [r3, #0]
            break;
 8002a50:	e007      	b.n	8002a62 <parse_number+0x102>

        case '.':
            number_c_string[i] = decimal_point;
 8002a52:	f107 0208 	add.w	r2, r7, #8
 8002a56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a58:	4413      	add	r3, r2
 8002a5a:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8002a5e:	701a      	strb	r2, [r3, #0]
            break;
 8002a60:	bf00      	nop
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++) {
 8002a62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a64:	3301      	adds	r3, #1
 8002a66:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002a68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a6a:	2b3e      	cmp	r3, #62	; 0x3e
 8002a6c:	d80d      	bhi.n	8002a8a <parse_number+0x12a>
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d00a      	beq.n	8002a8a <parse_number+0x12a>
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	689a      	ldr	r2, [r3, #8]
 8002a78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a7a:	441a      	add	r2, r3
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d38d      	bcc.n	80029a0 <parse_number+0x40>

        default:
            goto loop_end;
        }
    }
loop_end:
 8002a84:	e001      	b.n	8002a8a <parse_number+0x12a>
            goto loop_end;
 8002a86:	bf00      	nop
 8002a88:	e000      	b.n	8002a8c <parse_number+0x12c>
loop_end:
 8002a8a:	bf00      	nop
    number_c_string[i] = '\0';
 8002a8c:	f107 0208 	add.w	r2, r7, #8
 8002a90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a92:	4413      	add	r3, r2
 8002a94:	2200      	movs	r2, #0
 8002a96:	701a      	strb	r2, [r3, #0]

    /* some platforms may not have locale support */
#if !MINIMIZE_CLIB_DEPENDENCIES
    number = strtod((const char*)number_c_string, (char**)&after_end);
#else
    number = JAtoN((const char*)number_c_string, (char**)&after_end);
 8002a98:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002a9c:	f107 0308 	add.w	r3, r7, #8
 8002aa0:	4611      	mov	r1, r2
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f7ff fbbc 	bl	8002220 <JAtoN>
 8002aa8:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
#endif
    if (number_c_string == after_end) {
 8002aac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002aae:	f107 0308 	add.w	r3, r7, #8
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d101      	bne.n	8002aba <parse_number+0x15a>
        return false; /* parse_error */
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	e036      	b.n	8002b28 <parse_number+0x1c8>
    }

    item->valuenumber = number;
 8002aba:	6879      	ldr	r1, [r7, #4]
 8002abc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002ac0:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* use saturation in case of overflow */
    if (number >= LONG_MAX) {
 8002ac4:	a31a      	add	r3, pc, #104	; (adr r3, 8002b30 <parse_number+0x1d0>)
 8002ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aca:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002ace:	f7fe ff0b 	bl	80018e8 <__aeabi_dcmpge>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d004      	beq.n	8002ae2 <parse_number+0x182>
        item->valueint = LONG_MAX;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8002ade:	615a      	str	r2, [r3, #20]
 8002ae0:	e015      	b.n	8002b0e <parse_number+0x1ae>
    } else if (number <= LONG_MIN) {
 8002ae2:	f04f 0200 	mov.w	r2, #0
 8002ae6:	4b14      	ldr	r3, [pc, #80]	; (8002b38 <parse_number+0x1d8>)
 8002ae8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002aec:	f7fe fef2 	bl	80018d4 <__aeabi_dcmple>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d004      	beq.n	8002b00 <parse_number+0x1a0>
        item->valueint = LONG_MIN;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002afc:	615a      	str	r2, [r3, #20]
 8002afe:	e006      	b.n	8002b0e <parse_number+0x1ae>
    } else {
        item->valueint = (long int)number;
 8002b00:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002b04:	f7fe ff1a 	bl	800193c <__aeabi_d2iz>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	615a      	str	r2, [r3, #20]
    }

    item->type = JNumber;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2208      	movs	r2, #8
 8002b12:	60da      	str	r2, [r3, #12]

    input_buffer->offset += (size_t)(after_end - number_c_string);
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002b1a:	f107 0208 	add.w	r2, r7, #8
 8002b1e:	1a8a      	subs	r2, r1, r2
 8002b20:	441a      	add	r2, r3
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	609a      	str	r2, [r3, #8]
    return true;
 8002b26:	2301      	movs	r3, #1
}
 8002b28:	4618      	mov	r0, r3
 8002b2a:	3760      	adds	r7, #96	; 0x60
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	ffc00000 	.word	0xffc00000
 8002b34:	41dfffff 	.word	0x41dfffff
 8002b38:	c1e00000 	.word	0xc1e00000

08002b3c <ensure>:
    Jbool format; /* is this print a formatted print */
} printbuffer;

/* realloc printbuffer if necessary to have at least "needed" bytes more */
static unsigned char* ensure(printbuffer * const p, size_t needed)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
    unsigned char *newbuffer = NULL;
 8002b46:	2300      	movs	r3, #0
 8002b48:	60bb      	str	r3, [r7, #8]
    size_t newsize = 0;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	60fb      	str	r3, [r7, #12]

    if ((p == NULL) || (p->buffer == NULL)) {
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d003      	beq.n	8002b5c <ensure+0x20>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d101      	bne.n	8002b60 <ensure+0x24>
        return NULL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	e066      	b.n	8002c2e <ensure+0xf2>
    }

    if ((p->length > 0) && (p->offset >= p->length)) {
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d007      	beq.n	8002b78 <ensure+0x3c>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d301      	bcc.n	8002b78 <ensure+0x3c>
        /* make sure that offset is valid */
        return NULL;
 8002b74:	2300      	movs	r3, #0
 8002b76:	e05a      	b.n	8002c2e <ensure+0xf2>
    }

    if (needed > INT_MAX) {
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	da01      	bge.n	8002b82 <ensure+0x46>
        /* sizes bigger than INT_MAX are currently not supported */
        return NULL;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	e055      	b.n	8002c2e <ensure+0xf2>
    }

    needed += p->offset + 1;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	689a      	ldr	r2, [r3, #8]
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	4413      	add	r3, r2
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	603b      	str	r3, [r7, #0]
    if (needed <= p->length) {
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d805      	bhi.n	8002ba4 <ensure+0x68>
        return p->buffer + p->offset;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	e044      	b.n	8002c2e <ensure+0xf2>
    }

    if (p->noalloc) {
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	691b      	ldr	r3, [r3, #16]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d001      	beq.n	8002bb0 <ensure+0x74>
        return NULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	e03e      	b.n	8002c2e <ensure+0xf2>
    }

    /* calculate new buffer size */
    if (needed > (INT_MAX / 2)) {
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bb6:	d308      	bcc.n	8002bca <ensure+0x8e>
        /* overflow of int, use INT_MAX if possible */
        if (needed <= INT_MAX) {
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	db03      	blt.n	8002bc6 <ensure+0x8a>
            newsize = INT_MAX;
 8002bbe:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8002bc2:	60fb      	str	r3, [r7, #12]
 8002bc4:	e004      	b.n	8002bd0 <ensure+0x94>
        } else {
            return NULL;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	e031      	b.n	8002c2e <ensure+0xf2>
        }
    } else {
        newsize = needed * 2;
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	005b      	lsls	r3, r3, #1
 8002bce:	60fb      	str	r3, [r7, #12]
    }

    /* otherwise reallocate manually */
    newbuffer = (unsigned char*)_Malloc(newsize);
 8002bd0:	68f8      	ldr	r0, [r7, #12]
 8002bd2:	f003 fab1 	bl	8006138 <NoteMalloc>
 8002bd6:	60b8      	str	r0, [r7, #8]
    if (!newbuffer) {
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d10c      	bne.n	8002bf8 <ensure+0xbc>
        _Free(p->buffer);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f003 fabe 	bl	8006164 <NoteFree>
        p->length = 0;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2200      	movs	r2, #0
 8002bec:	605a      	str	r2, [r3, #4]
        p->buffer = NULL;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]
        return NULL;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	e01a      	b.n	8002c2e <ensure+0xf2>
    }
    if (newbuffer) {
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d008      	beq.n	8002c10 <ensure+0xd4>
        memcpy(newbuffer, p->buffer, p->offset + 1);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6819      	ldr	r1, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	3301      	adds	r3, #1
 8002c08:	461a      	mov	r2, r3
 8002c0a:	68b8      	ldr	r0, [r7, #8]
 8002c0c:	f01f fa84 	bl	8022118 <memcpy>
    }
    _Free(p->buffer);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4618      	mov	r0, r3
 8002c16:	f003 faa5 	bl	8006164 <NoteFree>

    p->length = newsize;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	68fa      	ldr	r2, [r7, #12]
 8002c1e:	605a      	str	r2, [r3, #4]
    p->buffer = newbuffer;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68ba      	ldr	r2, [r7, #8]
 8002c24:	601a      	str	r2, [r3, #0]

    return newbuffer + p->offset;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	68ba      	ldr	r2, [r7, #8]
 8002c2c:	4413      	add	r3, r2
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3710      	adds	r7, #16
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <update_offset>:

/* calculate the new length of the string in a printbuffer and update the offset */
static void update_offset(printbuffer * const buffer)
{
 8002c36:	b590      	push	{r4, r7, lr}
 8002c38:	b085      	sub	sp, #20
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	6078      	str	r0, [r7, #4]
    const unsigned char *buffer_pointer = NULL;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	60fb      	str	r3, [r7, #12]
    if ((buffer == NULL) || (buffer->buffer == NULL)) {
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d013      	beq.n	8002c70 <update_offset+0x3a>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d00f      	beq.n	8002c70 <update_offset+0x3a>
        return;
    }
    buffer_pointer = buffer->buffer + buffer->offset;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681a      	ldr	r2, [r3, #0]
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	4413      	add	r3, r2
 8002c5a:	60fb      	str	r3, [r7, #12]

    buffer->offset += strlen((const char*)buffer_pointer);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689c      	ldr	r4, [r3, #8]
 8002c60:	68f8      	ldr	r0, [r7, #12]
 8002c62:	f7fe f9f7 	bl	8001054 <strlen>
 8002c66:	4603      	mov	r3, r0
 8002c68:	18e2      	adds	r2, r4, r3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	609a      	str	r2, [r3, #8]
 8002c6e:	e000      	b.n	8002c72 <update_offset+0x3c>
        return;
 8002c70:	bf00      	nop
}
 8002c72:	3714      	adds	r7, #20
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd90      	pop	{r4, r7, pc}

08002c78 <print_number>:

/* Render the number nicely from the given item into a string. */
static Jbool print_number(const J * const item, printbuffer * const output_buffer)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b096      	sub	sp, #88	; 0x58
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
 8002c80:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8002c82:	2300      	movs	r3, #0
 8002c84:	64fb      	str	r3, [r7, #76]	; 0x4c
    JNUMBER d = item->valuenumber;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002c8c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    int length = 0;
 8002c90:	2300      	movs	r3, #0
 8002c92:	657b      	str	r3, [r7, #84]	; 0x54
    size_t i = 0;
 8002c94:	2300      	movs	r3, #0
 8002c96:	653b      	str	r3, [r7, #80]	; 0x50
    unsigned char number_buffer[JNTOA_MAX]; /* temporary buffer to print the number into */
    unsigned char decimal_point = get_decimal_point();
 8002c98:	f7ff fe59 	bl	800294e <get_decimal_point>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

    if (output_buffer == NULL) {
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d101      	bne.n	8002cac <print_number+0x34>
        return false;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	e074      	b.n	8002d96 <print_number+0x11e>
    }

    /* This checks for NaN and Infinity */
    if ((d * 0) != 0) {
 8002cac:	f04f 0200 	mov.w	r2, #0
 8002cb0:	f04f 0300 	mov.w	r3, #0
 8002cb4:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8002cb8:	f7fe fb90 	bl	80013dc <__aeabi_dmul>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	4610      	mov	r0, r2
 8002cc2:	4619      	mov	r1, r3
 8002cc4:	f04f 0200 	mov.w	r2, #0
 8002cc8:	f04f 0300 	mov.w	r3, #0
 8002ccc:	f7fe fdee 	bl	80018ac <__aeabi_dcmpeq>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d10e      	bne.n	8002cf4 <print_number+0x7c>
        char *nbuf = (char *) number_buffer;
 8002cd6:	f107 0308 	add.w	r3, r7, #8
 8002cda:	637b      	str	r3, [r7, #52]	; 0x34
        strcpy(nbuf, "null");
 8002cdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cde:	4a30      	ldr	r2, [pc, #192]	; (8002da0 <print_number+0x128>)
 8002ce0:	6810      	ldr	r0, [r2, #0]
 8002ce2:	6018      	str	r0, [r3, #0]
 8002ce4:	7912      	ldrb	r2, [r2, #4]
 8002ce6:	711a      	strb	r2, [r3, #4]
        length = strlen(nbuf);
 8002ce8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002cea:	f7fe f9b3 	bl	8001054 <strlen>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	657b      	str	r3, [r7, #84]	; 0x54
 8002cf2:	e00e      	b.n	8002d12 <print_number+0x9a>
        if ((sscanf((char*)number_buffer, "%lg", &test) != 1) || ((JNUMBER)test != d)) {
            /* If not, print with 17 decimal places of precision */
            length = sprintf((char*)number_buffer, "%1.17g", d);
        }
#else
        char *nbuf = (char *) number_buffer;
 8002cf4:	f107 0308 	add.w	r3, r7, #8
 8002cf8:	63bb      	str	r3, [r7, #56]	; 0x38
        JNtoA(d, nbuf, -1);
 8002cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8002cfe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002d00:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8002d04:	f002 f80e 	bl	8004d24 <JNtoA>
        length = strlen(nbuf);
 8002d08:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002d0a:	f7fe f9a3 	bl	8001054 <strlen>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	657b      	str	r3, [r7, #84]	; 0x54
#endif
    }

    /* conversion failed or buffer overrun occured */
    if ((length < 0) || (length > (int)(sizeof(number_buffer) - 1))) {
 8002d12:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	db02      	blt.n	8002d1e <print_number+0xa6>
 8002d18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d1a:	2b2b      	cmp	r3, #43	; 0x2b
 8002d1c:	dd01      	ble.n	8002d22 <print_number+0xaa>
        return false;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	e039      	b.n	8002d96 <print_number+0x11e>
    }

    /* reserve appropriate space in the output */
    output_pointer = ensure(output_buffer, (size_t)length + sizeof(""));
 8002d22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d24:	3301      	adds	r3, #1
 8002d26:	4619      	mov	r1, r3
 8002d28:	6838      	ldr	r0, [r7, #0]
 8002d2a:	f7ff ff07 	bl	8002b3c <ensure>
 8002d2e:	64f8      	str	r0, [r7, #76]	; 0x4c
    if (output_pointer == NULL) {
 8002d30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d101      	bne.n	8002d3a <print_number+0xc2>
        return false;
 8002d36:	2300      	movs	r3, #0
 8002d38:	e02d      	b.n	8002d96 <print_number+0x11e>
    }

    /* copy the printed number to the output and replace locale
     * dependent decimal point with '.' */
    for (i = 0; i < ((size_t)length); i++) {
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	653b      	str	r3, [r7, #80]	; 0x50
 8002d3e:	e01a      	b.n	8002d76 <print_number+0xfe>
        if (number_buffer[i] == decimal_point) {
 8002d40:	f107 0208 	add.w	r2, r7, #8
 8002d44:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d46:	4413      	add	r3, r2
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d105      	bne.n	8002d5e <print_number+0xe6>
            output_pointer[i] = '.';
 8002d52:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d56:	4413      	add	r3, r2
 8002d58:	222e      	movs	r2, #46	; 0x2e
 8002d5a:	701a      	strb	r2, [r3, #0]
            continue;
 8002d5c:	e008      	b.n	8002d70 <print_number+0xf8>
        }

        output_pointer[i] = number_buffer[i];
 8002d5e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d62:	4413      	add	r3, r2
 8002d64:	f107 0108 	add.w	r1, r7, #8
 8002d68:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002d6a:	440a      	add	r2, r1
 8002d6c:	7812      	ldrb	r2, [r2, #0]
 8002d6e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < ((size_t)length); i++) {
 8002d70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d72:	3301      	adds	r3, #1
 8002d74:	653b      	str	r3, [r7, #80]	; 0x50
 8002d76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d78:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d3e0      	bcc.n	8002d40 <print_number+0xc8>
    }
    output_pointer[i] = '\0';
 8002d7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d82:	4413      	add	r3, r2
 8002d84:	2200      	movs	r2, #0
 8002d86:	701a      	strb	r2, [r3, #0]

    output_buffer->offset += (size_t)length;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	689a      	ldr	r2, [r3, #8]
 8002d8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002d8e:	441a      	add	r2, r3
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	609a      	str	r2, [r3, #8]

    return true;
 8002d94:	2301      	movs	r3, #1
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3758      	adds	r7, #88	; 0x58
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	080226a0 	.word	0x080226a0

08002da4 <parse_hex4>:

/* parse 4 digit hexadecimal number */
static unsigned long parse_hex4(const unsigned char * const input)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
    unsigned long int h = 0;
 8002dac:	2300      	movs	r3, #0
 8002dae:	60fb      	str	r3, [r7, #12]
    size_t i = 0;
 8002db0:	2300      	movs	r3, #0
 8002db2:	60bb      	str	r3, [r7, #8]

    for (i = 0; i < 4; i++) {
 8002db4:	2300      	movs	r3, #0
 8002db6:	60bb      	str	r3, [r7, #8]
 8002db8:	e04c      	b.n	8002e54 <parse_hex4+0xb0>
        /* parse digit */
        if ((input[i] >= '0') && (input[i] <= '9')) {
 8002dba:	687a      	ldr	r2, [r7, #4]
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	2b2f      	cmp	r3, #47	; 0x2f
 8002dc4:	d90f      	bls.n	8002de6 <parse_hex4+0x42>
 8002dc6:	687a      	ldr	r2, [r7, #4]
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	4413      	add	r3, r2
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	2b39      	cmp	r3, #57	; 0x39
 8002dd0:	d809      	bhi.n	8002de6 <parse_hex4+0x42>
            h += (unsigned int) input[i] - '0';
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	461a      	mov	r2, r3
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	4413      	add	r3, r2
 8002de0:	3b30      	subs	r3, #48	; 0x30
 8002de2:	60fb      	str	r3, [r7, #12]
 8002de4:	e02d      	b.n	8002e42 <parse_hex4+0x9e>
        } else if ((input[i] >= 'A') && (input[i] <= 'F')) {
 8002de6:	687a      	ldr	r2, [r7, #4]
 8002de8:	68bb      	ldr	r3, [r7, #8]
 8002dea:	4413      	add	r3, r2
 8002dec:	781b      	ldrb	r3, [r3, #0]
 8002dee:	2b40      	cmp	r3, #64	; 0x40
 8002df0:	d90f      	bls.n	8002e12 <parse_hex4+0x6e>
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	4413      	add	r3, r2
 8002df8:	781b      	ldrb	r3, [r3, #0]
 8002dfa:	2b46      	cmp	r3, #70	; 0x46
 8002dfc:	d809      	bhi.n	8002e12 <parse_hex4+0x6e>
            h += (unsigned int) 10 + input[i] - 'A';
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	4413      	add	r3, r2
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	461a      	mov	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4413      	add	r3, r2
 8002e0c:	3b37      	subs	r3, #55	; 0x37
 8002e0e:	60fb      	str	r3, [r7, #12]
 8002e10:	e017      	b.n	8002e42 <parse_hex4+0x9e>
        } else if ((input[i] >= 'a') && (input[i] <= 'f')) {
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	4413      	add	r3, r2
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2b60      	cmp	r3, #96	; 0x60
 8002e1c:	d90f      	bls.n	8002e3e <parse_hex4+0x9a>
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	4413      	add	r3, r2
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	2b66      	cmp	r3, #102	; 0x66
 8002e28:	d809      	bhi.n	8002e3e <parse_hex4+0x9a>
            h += (unsigned int) 10 + input[i] - 'a';
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	4413      	add	r3, r2
 8002e30:	781b      	ldrb	r3, [r3, #0]
 8002e32:	461a      	mov	r2, r3
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	4413      	add	r3, r2
 8002e38:	3b57      	subs	r3, #87	; 0x57
 8002e3a:	60fb      	str	r3, [r7, #12]
 8002e3c:	e001      	b.n	8002e42 <parse_hex4+0x9e>
        } else { /* invalid */
            return 0;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	e00c      	b.n	8002e5c <parse_hex4+0xb8>
        }

        if (i < 3) {
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d802      	bhi.n	8002e4e <parse_hex4+0xaa>
            /* shift left to make place for the next nibble */
            h = h << 4;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	011b      	lsls	r3, r3, #4
 8002e4c:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < 4; i++) {
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	3301      	adds	r3, #1
 8002e52:	60bb      	str	r3, [r7, #8]
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	2b03      	cmp	r3, #3
 8002e58:	d9af      	bls.n	8002dba <parse_hex4+0x16>
        }
    }

    return h;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bc80      	pop	{r7}
 8002e64:	4770      	bx	lr
	...

08002e68 <utf16_literal_to_utf8>:

/* converts a UTF-16 literal to UTF-8
 * A literal can be one or two sequences of the form \uXXXX */
static unsigned char utf16_literal_to_utf8(const unsigned char * const input_pointer, const unsigned char * const input_end, unsigned char **output_pointer)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b08a      	sub	sp, #40	; 0x28
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	60f8      	str	r0, [r7, #12]
 8002e70:	60b9      	str	r1, [r7, #8]
 8002e72:	607a      	str	r2, [r7, #4]
    long unsigned int codepoint = 0;
 8002e74:	2300      	movs	r3, #0
 8002e76:	627b      	str	r3, [r7, #36]	; 0x24
    unsigned long int first_code = 0;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	61fb      	str	r3, [r7, #28]
    const unsigned char *first_sequence = input_pointer;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	61bb      	str	r3, [r7, #24]
    unsigned char utf8_length = 0;
 8002e80:	2300      	movs	r3, #0
 8002e82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    unsigned char utf8_position = 0;
 8002e86:	2300      	movs	r3, #0
 8002e88:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    unsigned char sequence_length = 0;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    unsigned char first_byte_mark = 0;
 8002e92:	2300      	movs	r3, #0
 8002e94:	f887 3020 	strb.w	r3, [r7, #32]

    if ((input_end - first_sequence) < 6) {
 8002e98:	68ba      	ldr	r2, [r7, #8]
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	2b05      	cmp	r3, #5
 8002ea0:	f340 80b7 	ble.w	8003012 <utf16_literal_to_utf8+0x1aa>
        /* input ends unexpectedly */
        goto fail;
    }

    /* get the first utf16 sequence */
    first_code = parse_hex4(first_sequence + 2);
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	3302      	adds	r3, #2
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	f7ff ff7b 	bl	8002da4 <parse_hex4>
 8002eae:	61f8      	str	r0, [r7, #28]

    /* check that the code is valid */
    if (((first_code >= 0xDC00) && (first_code <= 0xDFFF))) {
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8002eb6:	d304      	bcc.n	8002ec2 <utf16_literal_to_utf8+0x5a>
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 8002ebe:	f0c0 80aa 	bcc.w	8003016 <utf16_literal_to_utf8+0x1ae>
        goto fail;
    }

    /* UTF16 surrogate pair */
    if ((first_code >= 0xD800) && (first_code <= 0xDBFF)) {
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 8002ec8:	d337      	bcc.n	8002f3a <utf16_literal_to_utf8+0xd2>
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8002ed0:	d233      	bcs.n	8002f3a <utf16_literal_to_utf8+0xd2>
        const unsigned char *second_sequence = first_sequence + 6;
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	3306      	adds	r3, #6
 8002ed6:	617b      	str	r3, [r7, #20]
        unsigned int second_code = 0;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	613b      	str	r3, [r7, #16]
        sequence_length = 12; /* \uXXXX\uXXXX */
 8002edc:	230c      	movs	r3, #12
 8002ede:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

        if ((input_end - second_sequence) < 6) {
 8002ee2:	68ba      	ldr	r2, [r7, #8]
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b05      	cmp	r3, #5
 8002eea:	f340 8096 	ble.w	800301a <utf16_literal_to_utf8+0x1b2>
            /* input ends unexpectedly */
            goto fail;
        }

        if ((second_sequence[0] != '\\') || (second_sequence[1] != 'u')) {
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	781b      	ldrb	r3, [r3, #0]
 8002ef2:	2b5c      	cmp	r3, #92	; 0x5c
 8002ef4:	f040 8093 	bne.w	800301e <utf16_literal_to_utf8+0x1b6>
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	3301      	adds	r3, #1
 8002efc:	781b      	ldrb	r3, [r3, #0]
 8002efe:	2b75      	cmp	r3, #117	; 0x75
 8002f00:	f040 808d 	bne.w	800301e <utf16_literal_to_utf8+0x1b6>
            /* missing second half of the surrogate pair */
            goto fail;
        }

        /* get the second utf16 sequence */
        second_code = parse_hex4(second_sequence + 2);
 8002f04:	697b      	ldr	r3, [r7, #20]
 8002f06:	3302      	adds	r3, #2
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7ff ff4b 	bl	8002da4 <parse_hex4>
 8002f0e:	6138      	str	r0, [r7, #16]
        /* check that the code is valid */
        if ((second_code < 0xDC00) || (second_code > 0xDFFF)) {
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 8002f16:	f0c0 8084 	bcc.w	8003022 <utf16_literal_to_utf8+0x1ba>
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 8002f20:	d27f      	bcs.n	8003022 <utf16_literal_to_utf8+0x1ba>
            goto fail;
        }


        /* calculate the unicode codepoint from the surrogate pair */
        codepoint = 0x10000 + (((first_code & 0x3FF) << 10) | (second_code & 0x3FF));
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	029a      	lsls	r2, r3, #10
 8002f26:	4b43      	ldr	r3, [pc, #268]	; (8003034 <utf16_literal_to_utf8+0x1cc>)
 8002f28:	4013      	ands	r3, r2
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002f30:	4313      	orrs	r3, r2
 8002f32:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002f36:	627b      	str	r3, [r7, #36]	; 0x24
    if ((first_code >= 0xD800) && (first_code <= 0xDBFF)) {
 8002f38:	e004      	b.n	8002f44 <utf16_literal_to_utf8+0xdc>
    } else {
        sequence_length = 6; /* \uXXXX */
 8002f3a:	2306      	movs	r3, #6
 8002f3c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        codepoint = first_code;
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* encode as UTF-8
     * takes at maximum 4 bytes to encode:
     * 11110xxx 10xxxxxx 10xxxxxx 10xxxxxx */
    if (codepoint < 0x80) {
 8002f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f46:	2b7f      	cmp	r3, #127	; 0x7f
 8002f48:	d803      	bhi.n	8002f52 <utf16_literal_to_utf8+0xea>
        /* normal ascii, encoding 0xxxxxxx */
        utf8_length = 1;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002f50:	e01f      	b.n	8002f92 <utf16_literal_to_utf8+0x12a>
    } else if (codepoint < 0x800) {
 8002f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f58:	d206      	bcs.n	8002f68 <utf16_literal_to_utf8+0x100>
        /* two bytes, encoding 110xxxxx 10xxxxxx */
        utf8_length = 2;
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xC0; /* 11000000 */
 8002f60:	23c0      	movs	r3, #192	; 0xc0
 8002f62:	f887 3020 	strb.w	r3, [r7, #32]
 8002f66:	e014      	b.n	8002f92 <utf16_literal_to_utf8+0x12a>
    } else if (codepoint < 0x10000) {
 8002f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f6e:	d206      	bcs.n	8002f7e <utf16_literal_to_utf8+0x116>
        /* three bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx */
        utf8_length = 3;
 8002f70:	2303      	movs	r3, #3
 8002f72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xE0; /* 11100000 */
 8002f76:	23e0      	movs	r3, #224	; 0xe0
 8002f78:	f887 3020 	strb.w	r3, [r7, #32]
 8002f7c:	e009      	b.n	8002f92 <utf16_literal_to_utf8+0x12a>
    } else if (codepoint <= 0x10FFFF) {
 8002f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f80:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8002f84:	d24f      	bcs.n	8003026 <utf16_literal_to_utf8+0x1be>
        /* four bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx 10xxxxxx */
        utf8_length = 4;
 8002f86:	2304      	movs	r3, #4
 8002f88:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xF0; /* 11110000 */
 8002f8c:	23f0      	movs	r3, #240	; 0xf0
 8002f8e:	f887 3020 	strb.w	r3, [r7, #32]
        /* invalid unicode codepoint */
        goto fail;
    }

    /* encode as utf8 */
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--) {
 8002f92:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002f96:	3b01      	subs	r3, #1
 8002f98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002f9c:	e015      	b.n	8002fca <utf16_literal_to_utf8+0x162>
        /* 10xxxxxx */
        (*output_pointer)[utf8_position] = (unsigned char)((codepoint | 0x80) & 0xBF);
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6819      	ldr	r1, [r3, #0]
 8002fac:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8002fb0:	440b      	add	r3, r1
 8002fb2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002fb6:	b2d2      	uxtb	r2, r2
 8002fb8:	701a      	strb	r2, [r3, #0]
        codepoint >>= 6;
 8002fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fbc:	099b      	lsrs	r3, r3, #6
 8002fbe:	627b      	str	r3, [r7, #36]	; 0x24
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--) {
 8002fc0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8002fca:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1e5      	bne.n	8002f9e <utf16_literal_to_utf8+0x136>
    }
    /* encode first byte */
    if (utf8_length > 1) {
 8002fd2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d909      	bls.n	8002fee <utf16_literal_to_utf8+0x186>
        (*output_pointer)[0] = (unsigned char)((codepoint | first_byte_mark) & 0xFF);
 8002fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fdc:	b2d9      	uxtb	r1, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	b2d2      	uxtb	r2, r2
 8002fea:	701a      	strb	r2, [r3, #0]
 8002fec:	e007      	b.n	8002ffe <utf16_literal_to_utf8+0x196>
    } else {
        (*output_pointer)[0] = (unsigned char)(codepoint & 0x7F);
 8002fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff0:	b2da      	uxtb	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002ffa:	b2d2      	uxtb	r2, r2
 8002ffc:	701a      	strb	r2, [r3, #0]
    }

    *output_pointer += utf8_length;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681a      	ldr	r2, [r3, #0]
 8003002:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003006:	441a      	add	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	601a      	str	r2, [r3, #0]

    return sequence_length;
 800300c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8003010:	e00b      	b.n	800302a <utf16_literal_to_utf8+0x1c2>
        goto fail;
 8003012:	bf00      	nop
 8003014:	e008      	b.n	8003028 <utf16_literal_to_utf8+0x1c0>
        goto fail;
 8003016:	bf00      	nop
 8003018:	e006      	b.n	8003028 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 800301a:	bf00      	nop
 800301c:	e004      	b.n	8003028 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 800301e:	bf00      	nop
 8003020:	e002      	b.n	8003028 <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8003022:	bf00      	nop
 8003024:	e000      	b.n	8003028 <utf16_literal_to_utf8+0x1c0>
        goto fail;
 8003026:	bf00      	nop

fail:
    return 0;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3728      	adds	r7, #40	; 0x28
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	000ffc00 	.word	0x000ffc00

08003038 <parse_string>:

/* Parse the input text into an unescaped cinput, and populate item. */
static Jbool parse_string(J * const item, parse_buffer * const input_buffer)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b08a      	sub	sp, #40	; 0x28
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = buffer_at_offset(input_buffer) + 1;
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	3301      	adds	r3, #1
 800304c:	4413      	add	r3, r2
 800304e:	627b      	str	r3, [r7, #36]	; 0x24
    const unsigned char *input_end = buffer_at_offset(input_buffer) + 1;
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	3301      	adds	r3, #1
 800305a:	4413      	add	r3, r2
 800305c:	623b      	str	r3, [r7, #32]
    unsigned char *output_pointer = NULL;
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
    unsigned char *output = NULL;
 8003062:	2300      	movs	r3, #0
 8003064:	61fb      	str	r3, [r7, #28]

    /* not a string */
    if (buffer_at_offset(input_buffer)[0] != '\"') {
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	4413      	add	r3, r2
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	2b22      	cmp	r3, #34	; 0x22
 8003074:	f040 8100 	bne.w	8003278 <parse_string+0x240>
        goto fail;
    }

    {
        /* calculate approximate size of the output (overestimate) */
        size_t allocation_length = 0;
 8003078:	2300      	movs	r3, #0
 800307a:	613b      	str	r3, [r7, #16]
        size_t skipped_bytes = 0;
 800307c:	2300      	movs	r3, #0
 800307e:	61bb      	str	r3, [r7, #24]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"')) {
 8003080:	e017      	b.n	80030b2 <parse_string+0x7a>
            /* is escape sequence */
            if (input_end[0] == '\\') {
 8003082:	6a3b      	ldr	r3, [r7, #32]
 8003084:	781b      	ldrb	r3, [r3, #0]
 8003086:	2b5c      	cmp	r3, #92	; 0x5c
 8003088:	d110      	bne.n	80030ac <parse_string+0x74>
                if ((size_t)(input_end + 1 - input_buffer->content) >= input_buffer->length) {
 800308a:	6a3b      	ldr	r3, [r7, #32]
 800308c:	1c5a      	adds	r2, r3, #1
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	461a      	mov	r2, r3
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	429a      	cmp	r2, r3
 800309c:	f080 80ee 	bcs.w	800327c <parse_string+0x244>
                    /* prevent buffer overflow when last input character is a backslash */
                    goto fail;
                }
                skipped_bytes++;
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	3301      	adds	r3, #1
 80030a4:	61bb      	str	r3, [r7, #24]
                input_end++;
 80030a6:	6a3b      	ldr	r3, [r7, #32]
 80030a8:	3301      	adds	r3, #1
 80030aa:	623b      	str	r3, [r7, #32]
            }
            input_end++;
 80030ac:	6a3b      	ldr	r3, [r7, #32]
 80030ae:	3301      	adds	r3, #1
 80030b0:	623b      	str	r3, [r7, #32]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"')) {
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	6a3a      	ldr	r2, [r7, #32]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	461a      	mov	r2, r3
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d203      	bcs.n	80030cc <parse_string+0x94>
 80030c4:	6a3b      	ldr	r3, [r7, #32]
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	2b22      	cmp	r3, #34	; 0x22
 80030ca:	d1da      	bne.n	8003082 <parse_string+0x4a>
        }
        if (((size_t)(input_end - input_buffer->content) >= input_buffer->length) || (*input_end != '\"')) {
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	6a3a      	ldr	r2, [r7, #32]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	461a      	mov	r2, r3
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	429a      	cmp	r2, r3
 80030dc:	f080 80d0 	bcs.w	8003280 <parse_string+0x248>
 80030e0:	6a3b      	ldr	r3, [r7, #32]
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	2b22      	cmp	r3, #34	; 0x22
 80030e6:	f040 80cb 	bne.w	8003280 <parse_string+0x248>
            goto fail; /* string ended unexpectedly */
        }

        /* This is at most how much we need for the output */
        allocation_length = (size_t) (input_end - buffer_at_offset(input_buffer)) - skipped_bytes;
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	4413      	add	r3, r2
 80030f4:	6a3a      	ldr	r2, [r7, #32]
 80030f6:	1ad3      	subs	r3, r2, r3
 80030f8:	461a      	mov	r2, r3
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	613b      	str	r3, [r7, #16]
        output = (unsigned char*)_Malloc(allocation_length + 1);  // trailing '\0'
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	3301      	adds	r3, #1
 8003104:	4618      	mov	r0, r3
 8003106:	f003 f817 	bl	8006138 <NoteMalloc>
 800310a:	61f8      	str	r0, [r7, #28]
        if (output == NULL) {
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	2b00      	cmp	r3, #0
 8003110:	f000 80b8 	beq.w	8003284 <parse_string+0x24c>
            goto fail; /* allocation failure */
        }
    }

    output_pointer = output;
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	60fb      	str	r3, [r7, #12]
    /* loop through the string literal */
    while (input_pointer < input_end) {
 8003118:	e092      	b.n	8003240 <parse_string+0x208>
        if (*input_pointer != '\\') {
 800311a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	2b5c      	cmp	r3, #92	; 0x5c
 8003120:	d008      	beq.n	8003134 <parse_string+0xfc>
            *output_pointer++ = *input_pointer++;
 8003122:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003124:	1c53      	adds	r3, r2, #1
 8003126:	627b      	str	r3, [r7, #36]	; 0x24
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	1c59      	adds	r1, r3, #1
 800312c:	60f9      	str	r1, [r7, #12]
 800312e:	7812      	ldrb	r2, [r2, #0]
 8003130:	701a      	strb	r2, [r3, #0]
 8003132:	e085      	b.n	8003240 <parse_string+0x208>
        }
        /* escape sequence */
        else {
            unsigned char sequence_length = 2;
 8003134:	2302      	movs	r3, #2
 8003136:	75fb      	strb	r3, [r7, #23]
            if ((input_end - input_pointer) < 1) {
 8003138:	6a3a      	ldr	r2, [r7, #32]
 800313a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	2b00      	cmp	r3, #0
 8003140:	f340 80a2 	ble.w	8003288 <parse_string+0x250>
                goto fail;
            }

            switch (input_pointer[1]) {
 8003144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003146:	3301      	adds	r3, #1
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	2b75      	cmp	r3, #117	; 0x75
 800314c:	f300 809e 	bgt.w	800328c <parse_string+0x254>
 8003150:	2b5c      	cmp	r3, #92	; 0x5c
 8003152:	da04      	bge.n	800315e <parse_string+0x126>
 8003154:	2b22      	cmp	r3, #34	; 0x22
 8003156:	d05b      	beq.n	8003210 <parse_string+0x1d8>
 8003158:	2b2f      	cmp	r3, #47	; 0x2f
 800315a:	d059      	beq.n	8003210 <parse_string+0x1d8>
                    goto fail;
                }
                break;

            default:
                goto fail;
 800315c:	e096      	b.n	800328c <parse_string+0x254>
 800315e:	3b5c      	subs	r3, #92	; 0x5c
 8003160:	2b19      	cmp	r3, #25
 8003162:	f200 8093 	bhi.w	800328c <parse_string+0x254>
 8003166:	a201      	add	r2, pc, #4	; (adr r2, 800316c <parse_string+0x134>)
 8003168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800316c:	08003211 	.word	0x08003211
 8003170:	0800328d 	.word	0x0800328d
 8003174:	0800328d 	.word	0x0800328d
 8003178:	0800328d 	.word	0x0800328d
 800317c:	0800328d 	.word	0x0800328d
 8003180:	0800328d 	.word	0x0800328d
 8003184:	080031d5 	.word	0x080031d5
 8003188:	0800328d 	.word	0x0800328d
 800318c:	0800328d 	.word	0x0800328d
 8003190:	0800328d 	.word	0x0800328d
 8003194:	080031e1 	.word	0x080031e1
 8003198:	0800328d 	.word	0x0800328d
 800319c:	0800328d 	.word	0x0800328d
 80031a0:	0800328d 	.word	0x0800328d
 80031a4:	0800328d 	.word	0x0800328d
 80031a8:	0800328d 	.word	0x0800328d
 80031ac:	0800328d 	.word	0x0800328d
 80031b0:	0800328d 	.word	0x0800328d
 80031b4:	080031ed 	.word	0x080031ed
 80031b8:	0800328d 	.word	0x0800328d
 80031bc:	0800328d 	.word	0x0800328d
 80031c0:	0800328d 	.word	0x0800328d
 80031c4:	080031f9 	.word	0x080031f9
 80031c8:	0800328d 	.word	0x0800328d
 80031cc:	08003205 	.word	0x08003205
 80031d0:	0800321f 	.word	0x0800321f
                *output_pointer++ = '\b';
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	1c5a      	adds	r2, r3, #1
 80031d8:	60fa      	str	r2, [r7, #12]
 80031da:	2208      	movs	r2, #8
 80031dc:	701a      	strb	r2, [r3, #0]
                break;
 80031de:	e02b      	b.n	8003238 <parse_string+0x200>
                *output_pointer++ = '\f';
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	1c5a      	adds	r2, r3, #1
 80031e4:	60fa      	str	r2, [r7, #12]
 80031e6:	220c      	movs	r2, #12
 80031e8:	701a      	strb	r2, [r3, #0]
                break;
 80031ea:	e025      	b.n	8003238 <parse_string+0x200>
                *output_pointer++ = '\n';
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	1c5a      	adds	r2, r3, #1
 80031f0:	60fa      	str	r2, [r7, #12]
 80031f2:	220a      	movs	r2, #10
 80031f4:	701a      	strb	r2, [r3, #0]
                break;
 80031f6:	e01f      	b.n	8003238 <parse_string+0x200>
                *output_pointer++ = '\r';
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	1c5a      	adds	r2, r3, #1
 80031fc:	60fa      	str	r2, [r7, #12]
 80031fe:	220d      	movs	r2, #13
 8003200:	701a      	strb	r2, [r3, #0]
                break;
 8003202:	e019      	b.n	8003238 <parse_string+0x200>
                *output_pointer++ = '\t';
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	1c5a      	adds	r2, r3, #1
 8003208:	60fa      	str	r2, [r7, #12]
 800320a:	2209      	movs	r2, #9
 800320c:	701a      	strb	r2, [r3, #0]
                break;
 800320e:	e013      	b.n	8003238 <parse_string+0x200>
                *output_pointer++ = input_pointer[1];
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	1c5a      	adds	r2, r3, #1
 8003214:	60fa      	str	r2, [r7, #12]
 8003216:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003218:	7852      	ldrb	r2, [r2, #1]
 800321a:	701a      	strb	r2, [r3, #0]
                break;
 800321c:	e00c      	b.n	8003238 <parse_string+0x200>
                sequence_length = utf16_literal_to_utf8(input_pointer, input_end, &output_pointer);
 800321e:	f107 030c 	add.w	r3, r7, #12
 8003222:	461a      	mov	r2, r3
 8003224:	6a39      	ldr	r1, [r7, #32]
 8003226:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003228:	f7ff fe1e 	bl	8002e68 <utf16_literal_to_utf8>
 800322c:	4603      	mov	r3, r0
 800322e:	75fb      	strb	r3, [r7, #23]
                if (sequence_length == 0) {
 8003230:	7dfb      	ldrb	r3, [r7, #23]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d02c      	beq.n	8003290 <parse_string+0x258>
                break;
 8003236:	bf00      	nop
            }
            input_pointer += sequence_length;
 8003238:	7dfb      	ldrb	r3, [r7, #23]
 800323a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800323c:	4413      	add	r3, r2
 800323e:	627b      	str	r3, [r7, #36]	; 0x24
    while (input_pointer < input_end) {
 8003240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003242:	6a3b      	ldr	r3, [r7, #32]
 8003244:	429a      	cmp	r2, r3
 8003246:	f4ff af68 	bcc.w	800311a <parse_string+0xe2>
        }
    }

    /* zero terminate the output */
    *output_pointer = '\0';
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2200      	movs	r2, #0
 800324e:	701a      	strb	r2, [r3, #0]

    item->type = JString;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2210      	movs	r2, #16
 8003254:	60da      	str	r2, [r3, #12]
    item->valuestring = (char*)output;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	69fa      	ldr	r2, [r7, #28]
 800325a:	611a      	str	r2, [r3, #16]

    input_buffer->offset = (size_t) (input_end - input_buffer->content);
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	6a3a      	ldr	r2, [r7, #32]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	461a      	mov	r2, r3
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	609a      	str	r2, [r3, #8]
    input_buffer->offset++;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	1c5a      	adds	r2, r3, #1
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	609a      	str	r2, [r3, #8]

    return true;
 8003274:	2301      	movs	r3, #1
 8003276:	e01d      	b.n	80032b4 <parse_string+0x27c>
        goto fail;
 8003278:	bf00      	nop
 800327a:	e00a      	b.n	8003292 <parse_string+0x25a>
                    goto fail;
 800327c:	bf00      	nop
 800327e:	e008      	b.n	8003292 <parse_string+0x25a>
            goto fail; /* string ended unexpectedly */
 8003280:	bf00      	nop
 8003282:	e006      	b.n	8003292 <parse_string+0x25a>
            goto fail; /* allocation failure */
 8003284:	bf00      	nop
 8003286:	e004      	b.n	8003292 <parse_string+0x25a>
                goto fail;
 8003288:	bf00      	nop
 800328a:	e002      	b.n	8003292 <parse_string+0x25a>
                goto fail;
 800328c:	bf00      	nop
 800328e:	e000      	b.n	8003292 <parse_string+0x25a>
                    goto fail;
 8003290:	bf00      	nop

fail:
    if (output != NULL) {
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d002      	beq.n	800329e <parse_string+0x266>
        _Free(output);
 8003298:	69f8      	ldr	r0, [r7, #28]
 800329a:	f002 ff63 	bl	8006164 <NoteFree>
    }

    if (input_pointer != NULL) {
 800329e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d006      	beq.n	80032b2 <parse_string+0x27a>
        input_buffer->offset = (size_t)(input_pointer - input_buffer->content);
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	461a      	mov	r2, r3
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	609a      	str	r2, [r3, #8]
    }

    return false;
 80032b2:	2300      	movs	r3, #0
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3728      	adds	r7, #40	; 0x28
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <htoa16>:

/* Convert a 16-bit number to 4 hex digits, null-terminating it */
void htoa16(uint16_t n, unsigned char *p)
{
 80032bc:	b480      	push	{r7}
 80032be:	b085      	sub	sp, #20
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	4603      	mov	r3, r0
 80032c4:	6039      	str	r1, [r7, #0]
 80032c6:	80fb      	strh	r3, [r7, #6]
    int i;
    for (i=0; i<4; i++) {
 80032c8:	2300      	movs	r3, #0
 80032ca:	60fb      	str	r3, [r7, #12]
 80032cc:	e01c      	b.n	8003308 <htoa16+0x4c>
        uint16_t nibble = (n >> 12) & 0xff;
 80032ce:	88fb      	ldrh	r3, [r7, #6]
 80032d0:	0b1b      	lsrs	r3, r3, #12
 80032d2:	817b      	strh	r3, [r7, #10]
        n = n << 4;
 80032d4:	88fb      	ldrh	r3, [r7, #6]
 80032d6:	011b      	lsls	r3, r3, #4
 80032d8:	80fb      	strh	r3, [r7, #6]
        if (nibble >= 10) {
 80032da:	897b      	ldrh	r3, [r7, #10]
 80032dc:	2b09      	cmp	r3, #9
 80032de:	d908      	bls.n	80032f2 <htoa16+0x36>
            *p++ = 'A' + (nibble-10);
 80032e0:	897b      	ldrh	r3, [r7, #10]
 80032e2:	b2da      	uxtb	r2, r3
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	1c59      	adds	r1, r3, #1
 80032e8:	6039      	str	r1, [r7, #0]
 80032ea:	3237      	adds	r2, #55	; 0x37
 80032ec:	b2d2      	uxtb	r2, r2
 80032ee:	701a      	strb	r2, [r3, #0]
 80032f0:	e007      	b.n	8003302 <htoa16+0x46>
        } else {
            *p++ = '0' + nibble;
 80032f2:	897b      	ldrh	r3, [r7, #10]
 80032f4:	b2da      	uxtb	r2, r3
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	1c59      	adds	r1, r3, #1
 80032fa:	6039      	str	r1, [r7, #0]
 80032fc:	3230      	adds	r2, #48	; 0x30
 80032fe:	b2d2      	uxtb	r2, r2
 8003300:	701a      	strb	r2, [r3, #0]
    for (i=0; i<4; i++) {
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	3301      	adds	r3, #1
 8003306:	60fb      	str	r3, [r7, #12]
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2b03      	cmp	r3, #3
 800330c:	dddf      	ble.n	80032ce <htoa16+0x12>
        }
    }
    *p = '\0';
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	2200      	movs	r2, #0
 8003312:	701a      	strb	r2, [r3, #0]
}
 8003314:	bf00      	nop
 8003316:	3714      	adds	r7, #20
 8003318:	46bd      	mov	sp, r7
 800331a:	bc80      	pop	{r7}
 800331c:	4770      	bx	lr
	...

08003320 <print_string_ptr>:

/* Render the cstring provided to an escaped version that can be printed. */
static Jbool print_string_ptr(const unsigned char * const input, printbuffer * const output_buffer)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b088      	sub	sp, #32
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = NULL;
 800332a:	2300      	movs	r3, #0
 800332c:	61fb      	str	r3, [r7, #28]
    unsigned char *output = NULL;
 800332e:	2300      	movs	r3, #0
 8003330:	613b      	str	r3, [r7, #16]
    unsigned char *output_pointer = NULL;
 8003332:	2300      	movs	r3, #0
 8003334:	61bb      	str	r3, [r7, #24]
    size_t output_length = 0;
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
    /* numbers of additional characters needed for escaping */
    size_t escape_characters = 0;
 800333a:	2300      	movs	r3, #0
 800333c:	617b      	str	r3, [r7, #20]

    if (output_buffer == NULL) {
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <print_string_ptr+0x28>
        return false;
 8003344:	2300      	movs	r3, #0
 8003346:	e119      	b.n	800357c <print_string_ptr+0x25c>
    }

    /* empty string */
    if (input == NULL) {
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d116      	bne.n	800337c <print_string_ptr+0x5c>
        output = ensure(output_buffer, 2);  // sizeof("\"\"")
 800334e:	2102      	movs	r1, #2
 8003350:	6838      	ldr	r0, [r7, #0]
 8003352:	f7ff fbf3 	bl	8002b3c <ensure>
 8003356:	6138      	str	r0, [r7, #16]
        if (output == NULL) {
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <print_string_ptr+0x42>
            return false;
 800335e:	2300      	movs	r3, #0
 8003360:	e10c      	b.n	800357c <print_string_ptr+0x25c>
        }
        output[0] = '"';
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	2222      	movs	r2, #34	; 0x22
 8003366:	701a      	strb	r2, [r3, #0]
        output[1] = '"';
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	3301      	adds	r3, #1
 800336c:	2222      	movs	r2, #34	; 0x22
 800336e:	701a      	strb	r2, [r3, #0]
        output[2] = '\0';
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	3302      	adds	r3, #2
 8003374:	2200      	movs	r2, #0
 8003376:	701a      	strb	r2, [r3, #0]

        return true;
 8003378:	2301      	movs	r3, #1
 800337a:	e0ff      	b.n	800357c <print_string_ptr+0x25c>
    }

    /* set "flag" to 1 if something needs to be escaped */
    for (input_pointer = input; *input_pointer; input_pointer++) {
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	61fb      	str	r3, [r7, #28]
 8003380:	e023      	b.n	80033ca <print_string_ptr+0xaa>
        switch (*input_pointer) {
 8003382:	69fb      	ldr	r3, [r7, #28]
 8003384:	781b      	ldrb	r3, [r3, #0]
 8003386:	2b22      	cmp	r3, #34	; 0x22
 8003388:	dc0e      	bgt.n	80033a8 <print_string_ptr+0x88>
 800338a:	2b08      	cmp	r3, #8
 800338c:	db12      	blt.n	80033b4 <print_string_ptr+0x94>
 800338e:	3b08      	subs	r3, #8
 8003390:	2201      	movs	r2, #1
 8003392:	409a      	lsls	r2, r3
 8003394:	4b7b      	ldr	r3, [pc, #492]	; (8003584 <print_string_ptr+0x264>)
 8003396:	4013      	ands	r3, r2
 8003398:	2b00      	cmp	r3, #0
 800339a:	bf14      	ite	ne
 800339c:	2301      	movne	r3, #1
 800339e:	2300      	moveq	r3, #0
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d102      	bne.n	80033ac <print_string_ptr+0x8c>
 80033a6:	e005      	b.n	80033b4 <print_string_ptr+0x94>
 80033a8:	2b5c      	cmp	r3, #92	; 0x5c
 80033aa:	d103      	bne.n	80033b4 <print_string_ptr+0x94>
        case '\f':
        case '\n':
        case '\r':
        case '\t':
            /* one character escape sequence */
            escape_characters++;
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	3301      	adds	r3, #1
 80033b0:	617b      	str	r3, [r7, #20]
            break;
 80033b2:	e007      	b.n	80033c4 <print_string_ptr+0xa4>
        default:
            if (*input_pointer < 32) {
 80033b4:	69fb      	ldr	r3, [r7, #28]
 80033b6:	781b      	ldrb	r3, [r3, #0]
 80033b8:	2b1f      	cmp	r3, #31
 80033ba:	d802      	bhi.n	80033c2 <print_string_ptr+0xa2>
                /* UTF-16 escape sequence uXXXX */
                escape_characters += 5;
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	3305      	adds	r3, #5
 80033c0:	617b      	str	r3, [r7, #20]
            }
            break;
 80033c2:	bf00      	nop
    for (input_pointer = input; *input_pointer; input_pointer++) {
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	3301      	adds	r3, #1
 80033c8:	61fb      	str	r3, [r7, #28]
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d1d7      	bne.n	8003382 <print_string_ptr+0x62>
        }
    }
    output_length = (size_t)(input_pointer - input) + escape_characters;
 80033d2:	69fa      	ldr	r2, [r7, #28]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	461a      	mov	r2, r3
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	4413      	add	r3, r2
 80033de:	60fb      	str	r3, [r7, #12]

    output = ensure(output_buffer, output_length + 2);  // sizeof("\"\"")
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	3302      	adds	r3, #2
 80033e4:	4619      	mov	r1, r3
 80033e6:	6838      	ldr	r0, [r7, #0]
 80033e8:	f7ff fba8 	bl	8002b3c <ensure>
 80033ec:	6138      	str	r0, [r7, #16]
    if (output == NULL) {
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <print_string_ptr+0xd8>
        return false;
 80033f4:	2300      	movs	r3, #0
 80033f6:	e0c1      	b.n	800357c <print_string_ptr+0x25c>
    }

    /* no characters have to be escaped */
    if (escape_characters == 0) {
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d117      	bne.n	800342e <print_string_ptr+0x10e>
        output[0] = '\"';
 80033fe:	693b      	ldr	r3, [r7, #16]
 8003400:	2222      	movs	r2, #34	; 0x22
 8003402:	701a      	strb	r2, [r3, #0]
        memcpy(output + 1, input, output_length);
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	3301      	adds	r3, #1
 8003408:	68fa      	ldr	r2, [r7, #12]
 800340a:	6879      	ldr	r1, [r7, #4]
 800340c:	4618      	mov	r0, r3
 800340e:	f01e fe83 	bl	8022118 <memcpy>
        output[output_length + 1] = '\"';
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	3301      	adds	r3, #1
 8003416:	693a      	ldr	r2, [r7, #16]
 8003418:	4413      	add	r3, r2
 800341a:	2222      	movs	r2, #34	; 0x22
 800341c:	701a      	strb	r2, [r3, #0]
        output[output_length + 2] = '\0';
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	3302      	adds	r3, #2
 8003422:	693a      	ldr	r2, [r7, #16]
 8003424:	4413      	add	r3, r2
 8003426:	2200      	movs	r2, #0
 8003428:	701a      	strb	r2, [r3, #0]

        return true;
 800342a:	2301      	movs	r3, #1
 800342c:	e0a6      	b.n	800357c <print_string_ptr+0x25c>
    }

    output[0] = '\"';
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	2222      	movs	r2, #34	; 0x22
 8003432:	701a      	strb	r2, [r3, #0]
    output_pointer = output + 1;
 8003434:	693b      	ldr	r3, [r7, #16]
 8003436:	3301      	adds	r3, #1
 8003438:	61bb      	str	r3, [r7, #24]
    /* copy the string */
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++) {
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	61fb      	str	r3, [r7, #28]
 800343e:	e08b      	b.n	8003558 <print_string_ptr+0x238>
        if ((*input_pointer > 31) && (*input_pointer != '\"') && (*input_pointer != '\\')) {
 8003440:	69fb      	ldr	r3, [r7, #28]
 8003442:	781b      	ldrb	r3, [r3, #0]
 8003444:	2b1f      	cmp	r3, #31
 8003446:	d90c      	bls.n	8003462 <print_string_ptr+0x142>
 8003448:	69fb      	ldr	r3, [r7, #28]
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	2b22      	cmp	r3, #34	; 0x22
 800344e:	d008      	beq.n	8003462 <print_string_ptr+0x142>
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	2b5c      	cmp	r3, #92	; 0x5c
 8003456:	d004      	beq.n	8003462 <print_string_ptr+0x142>
            /* normal character, copy */
            *output_pointer = *input_pointer;
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	781a      	ldrb	r2, [r3, #0]
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	701a      	strb	r2, [r3, #0]
 8003460:	e074      	b.n	800354c <print_string_ptr+0x22c>
        } else {
            /* character needs to be escaped */
            *output_pointer++ = '\\';
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	1c5a      	adds	r2, r3, #1
 8003466:	61ba      	str	r2, [r7, #24]
 8003468:	225c      	movs	r2, #92	; 0x5c
 800346a:	701a      	strb	r2, [r3, #0]
            switch (*input_pointer) {
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	781b      	ldrb	r3, [r3, #0]
 8003470:	2b22      	cmp	r3, #34	; 0x22
 8003472:	dc3d      	bgt.n	80034f0 <print_string_ptr+0x1d0>
 8003474:	2b08      	cmp	r3, #8
 8003476:	db59      	blt.n	800352c <print_string_ptr+0x20c>
 8003478:	3b08      	subs	r3, #8
 800347a:	2b1a      	cmp	r3, #26
 800347c:	d856      	bhi.n	800352c <print_string_ptr+0x20c>
 800347e:	a201      	add	r2, pc, #4	; (adr r2, 8003484 <print_string_ptr+0x164>)
 8003480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003484:	08003505 	.word	0x08003505
 8003488:	08003525 	.word	0x08003525
 800348c:	08003515 	.word	0x08003515
 8003490:	0800352d 	.word	0x0800352d
 8003494:	0800350d 	.word	0x0800350d
 8003498:	0800351d 	.word	0x0800351d
 800349c:	0800352d 	.word	0x0800352d
 80034a0:	0800352d 	.word	0x0800352d
 80034a4:	0800352d 	.word	0x0800352d
 80034a8:	0800352d 	.word	0x0800352d
 80034ac:	0800352d 	.word	0x0800352d
 80034b0:	0800352d 	.word	0x0800352d
 80034b4:	0800352d 	.word	0x0800352d
 80034b8:	0800352d 	.word	0x0800352d
 80034bc:	0800352d 	.word	0x0800352d
 80034c0:	0800352d 	.word	0x0800352d
 80034c4:	0800352d 	.word	0x0800352d
 80034c8:	0800352d 	.word	0x0800352d
 80034cc:	0800352d 	.word	0x0800352d
 80034d0:	0800352d 	.word	0x0800352d
 80034d4:	0800352d 	.word	0x0800352d
 80034d8:	0800352d 	.word	0x0800352d
 80034dc:	0800352d 	.word	0x0800352d
 80034e0:	0800352d 	.word	0x0800352d
 80034e4:	0800352d 	.word	0x0800352d
 80034e8:	0800352d 	.word	0x0800352d
 80034ec:	080034fd 	.word	0x080034fd
 80034f0:	2b5c      	cmp	r3, #92	; 0x5c
 80034f2:	d11b      	bne.n	800352c <print_string_ptr+0x20c>
            case '\\':
                *output_pointer = '\\';
 80034f4:	69bb      	ldr	r3, [r7, #24]
 80034f6:	225c      	movs	r2, #92	; 0x5c
 80034f8:	701a      	strb	r2, [r3, #0]
                break;
 80034fa:	e027      	b.n	800354c <print_string_ptr+0x22c>
            case '\"':
                *output_pointer = '\"';
 80034fc:	69bb      	ldr	r3, [r7, #24]
 80034fe:	2222      	movs	r2, #34	; 0x22
 8003500:	701a      	strb	r2, [r3, #0]
                break;
 8003502:	e023      	b.n	800354c <print_string_ptr+0x22c>
            case '\b':
                *output_pointer = 'b';
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	2262      	movs	r2, #98	; 0x62
 8003508:	701a      	strb	r2, [r3, #0]
                break;
 800350a:	e01f      	b.n	800354c <print_string_ptr+0x22c>
            case '\f':
                *output_pointer = 'f';
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	2266      	movs	r2, #102	; 0x66
 8003510:	701a      	strb	r2, [r3, #0]
                break;
 8003512:	e01b      	b.n	800354c <print_string_ptr+0x22c>
            case '\n':
                *output_pointer = 'n';
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	226e      	movs	r2, #110	; 0x6e
 8003518:	701a      	strb	r2, [r3, #0]
                break;
 800351a:	e017      	b.n	800354c <print_string_ptr+0x22c>
            case '\r':
                *output_pointer = 'r';
 800351c:	69bb      	ldr	r3, [r7, #24]
 800351e:	2272      	movs	r2, #114	; 0x72
 8003520:	701a      	strb	r2, [r3, #0]
                break;
 8003522:	e013      	b.n	800354c <print_string_ptr+0x22c>
            case '\t':
                *output_pointer = 't';
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	2274      	movs	r2, #116	; 0x74
 8003528:	701a      	strb	r2, [r3, #0]
                break;
 800352a:	e00f      	b.n	800354c <print_string_ptr+0x22c>
            default:
                /* escape and print as unicode codepoint */
                *output_pointer++ = 'u';
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	1c5a      	adds	r2, r3, #1
 8003530:	61ba      	str	r2, [r7, #24]
 8003532:	2275      	movs	r2, #117	; 0x75
 8003534:	701a      	strb	r2, [r3, #0]
                htoa16(*input_pointer, output_pointer);
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	b29b      	uxth	r3, r3
 800353c:	69b9      	ldr	r1, [r7, #24]
 800353e:	4618      	mov	r0, r3
 8003540:	f7ff febc 	bl	80032bc <htoa16>
                output_pointer += 4;
 8003544:	69bb      	ldr	r3, [r7, #24]
 8003546:	3304      	adds	r3, #4
 8003548:	61bb      	str	r3, [r7, #24]
                break;
 800354a:	bf00      	nop
    for (input_pointer = input; *input_pointer != '\0'; (void)input_pointer++, output_pointer++) {
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	3301      	adds	r3, #1
 8003550:	61fb      	str	r3, [r7, #28]
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	3301      	adds	r3, #1
 8003556:	61bb      	str	r3, [r7, #24]
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	2b00      	cmp	r3, #0
 800355e:	f47f af6f 	bne.w	8003440 <print_string_ptr+0x120>
            }
        }
    }
    output[output_length + 1] = '\"';
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	3301      	adds	r3, #1
 8003566:	693a      	ldr	r2, [r7, #16]
 8003568:	4413      	add	r3, r2
 800356a:	2222      	movs	r2, #34	; 0x22
 800356c:	701a      	strb	r2, [r3, #0]
    output[output_length + 2] = '\0';
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	3302      	adds	r3, #2
 8003572:	693a      	ldr	r2, [r7, #16]
 8003574:	4413      	add	r3, r2
 8003576:	2200      	movs	r2, #0
 8003578:	701a      	strb	r2, [r3, #0]

    return true;
 800357a:	2301      	movs	r3, #1
}
 800357c:	4618      	mov	r0, r3
 800357e:	3720      	adds	r7, #32
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	04000037 	.word	0x04000037

08003588 <print_string>:

/* Invoke print_string_ptr (which is useful) on an item. */
static Jbool print_string(const J * const item, printbuffer * const p)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b082      	sub	sp, #8
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
    return print_string_ptr((unsigned char*)item->valuestring, p);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	691b      	ldr	r3, [r3, #16]
 8003596:	6839      	ldr	r1, [r7, #0]
 8003598:	4618      	mov	r0, r3
 800359a:	f7ff fec1 	bl	8003320 <print_string_ptr>
 800359e:	4603      	mov	r3, r0
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3708      	adds	r7, #8
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <buffer_skip_whitespace>:
static Jbool parse_object(J * const item, parse_buffer * const input_buffer);
static Jbool print_object(const J * const item, printbuffer * const output_buffer);

/* Utility to jump whitespace and cr/lf */
static parse_buffer *buffer_skip_whitespace(parse_buffer * const buffer)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b083      	sub	sp, #12
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL)) {
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d003      	beq.n	80035be <buffer_skip_whitespace+0x16>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d106      	bne.n	80035cc <buffer_skip_whitespace+0x24>
        return NULL;
 80035be:	2300      	movs	r3, #0
 80035c0:	e021      	b.n	8003606 <buffer_skip_whitespace+0x5e>
    }

    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32)) {
        buffer->offset++;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	1c5a      	adds	r2, r3, #1
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	609a      	str	r2, [r3, #8]
    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32)) {
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00d      	beq.n	80035ee <buffer_skip_whitespace+0x46>
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	689a      	ldr	r2, [r3, #8]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	429a      	cmp	r2, r3
 80035dc:	d207      	bcs.n	80035ee <buffer_skip_whitespace+0x46>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	4413      	add	r3, r2
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	2b20      	cmp	r3, #32
 80035ec:	d9e9      	bls.n	80035c2 <buffer_skip_whitespace+0x1a>
    }

    if (buffer->offset == buffer->length) {
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	689a      	ldr	r2, [r3, #8]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d104      	bne.n	8003604 <buffer_skip_whitespace+0x5c>
        buffer->offset--;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	1e5a      	subs	r2, r3, #1
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 8003604:	687b      	ldr	r3, [r7, #4]
}
 8003606:	4618      	mov	r0, r3
 8003608:	370c      	adds	r7, #12
 800360a:	46bd      	mov	sp, r7
 800360c:	bc80      	pop	{r7}
 800360e:	4770      	bx	lr

08003610 <skip_utf8_bom>:

/* skip the UTF-8 BOM (byte order mark) if it is at the beginning of a buffer */
static parse_buffer *skip_utf8_bom(parse_buffer * const buffer)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b082      	sub	sp, #8
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL) || (buffer->offset != 0)) {
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d007      	beq.n	800362e <skip_utf8_bom+0x1e>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2b00      	cmp	r3, #0
 8003624:	d003      	beq.n	800362e <skip_utf8_bom+0x1e>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <skip_utf8_bom+0x22>
        return NULL;
 800362e:	2300      	movs	r3, #0
 8003630:	e01c      	b.n	800366c <skip_utf8_bom+0x5c>
    }

    if (can_access_at_index(buffer, 4) && (strncmp((const char*)buffer_at_offset(buffer), "\xEF\xBB\xBF", 3) == 0)) {
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d018      	beq.n	800366a <skip_utf8_bom+0x5a>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	1d1a      	adds	r2, r3, #4
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	429a      	cmp	r2, r3
 8003644:	d211      	bcs.n	800366a <skip_utf8_bom+0x5a>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	689b      	ldr	r3, [r3, #8]
 800364e:	4413      	add	r3, r2
 8003650:	2203      	movs	r2, #3
 8003652:	4908      	ldr	r1, [pc, #32]	; (8003674 <skip_utf8_bom+0x64>)
 8003654:	4618      	mov	r0, r3
 8003656:	f01e fe42 	bl	80222de <strncmp>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d104      	bne.n	800366a <skip_utf8_bom+0x5a>
        buffer->offset += 3;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	1cda      	adds	r2, r3, #3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 800366a:	687b      	ldr	r3, [r7, #4]
}
 800366c:	4618      	mov	r0, r3
 800366e:	3708      	adds	r7, #8
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	080226a8 	.word	0x080226a8

08003678 <JParseWithOpts>:

/* Parse an object - create a new root, and populate. */
N_CJSON_PUBLIC(J *) JParseWithOpts(const char *value, const char **return_parse_end, Jbool require_null_terminated)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b08c      	sub	sp, #48	; 0x30
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
    parse_buffer buffer = { 0, 0, 0, 0 };
 8003684:	f107 031c 	add.w	r3, r7, #28
 8003688:	2200      	movs	r2, #0
 800368a:	601a      	str	r2, [r3, #0]
 800368c:	605a      	str	r2, [r3, #4]
 800368e:	609a      	str	r2, [r3, #8]
 8003690:	60da      	str	r2, [r3, #12]
    J *item = NULL;
 8003692:	2300      	movs	r3, #0
 8003694:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* reset error position */
    global_error.json = NULL;
 8003696:	4b3e      	ldr	r3, [pc, #248]	; (8003790 <JParseWithOpts+0x118>)
 8003698:	2200      	movs	r2, #0
 800369a:	601a      	str	r2, [r3, #0]
    global_error.position = 0;
 800369c:	4b3c      	ldr	r3, [pc, #240]	; (8003790 <JParseWithOpts+0x118>)
 800369e:	2200      	movs	r2, #0
 80036a0:	605a      	str	r2, [r3, #4]

    if (value == NULL) {
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d03c      	beq.n	8003722 <JParseWithOpts+0xaa>
        goto fail;
    }

    buffer.content = (const unsigned char*)value;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	61fb      	str	r3, [r7, #28]
    buffer.length = strlen((const char*)value) + 1;   // Trailing '\0'
 80036ac:	68f8      	ldr	r0, [r7, #12]
 80036ae:	f7fd fcd1 	bl	8001054 <strlen>
 80036b2:	4603      	mov	r3, r0
 80036b4:	3301      	adds	r3, #1
 80036b6:	623b      	str	r3, [r7, #32]
    buffer.offset = 0;
 80036b8:	2300      	movs	r3, #0
 80036ba:	627b      	str	r3, [r7, #36]	; 0x24

    item = JNew_Item();
 80036bc:	f7ff f8ef 	bl	800289e <JNew_Item>
 80036c0:	62f8      	str	r0, [r7, #44]	; 0x2c
    if (item == NULL) { /* memory fail */
 80036c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d02e      	beq.n	8003726 <JParseWithOpts+0xae>
        goto fail;
    }

    if (!parse_value(item, buffer_skip_whitespace(skip_utf8_bom(&buffer)))) {
 80036c8:	f107 031c 	add.w	r3, r7, #28
 80036cc:	4618      	mov	r0, r3
 80036ce:	f7ff ff9f 	bl	8003610 <skip_utf8_bom>
 80036d2:	4603      	mov	r3, r0
 80036d4:	4618      	mov	r0, r3
 80036d6:	f7ff ff67 	bl	80035a8 <buffer_skip_whitespace>
 80036da:	4603      	mov	r3, r0
 80036dc:	4619      	mov	r1, r3
 80036de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80036e0:	f000 f8d8 	bl	8003894 <parse_value>
 80036e4:	4603      	mov	r3, r0
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d01f      	beq.n	800372a <JParseWithOpts+0xb2>
        /* parse failure. ep is set. */
        goto fail;
    }

    /* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
    if (require_null_terminated) {
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d00e      	beq.n	800370e <JParseWithOpts+0x96>
        buffer_skip_whitespace(&buffer);
 80036f0:	f107 031c 	add.w	r3, r7, #28
 80036f4:	4618      	mov	r0, r3
 80036f6:	f7ff ff57 	bl	80035a8 <buffer_skip_whitespace>
        if ((buffer.offset >= buffer.length) || buffer_at_offset(&buffer)[0] != '\0') {
 80036fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036fc:	6a3b      	ldr	r3, [r7, #32]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d215      	bcs.n	800372e <JParseWithOpts+0xb6>
 8003702:	69fa      	ldr	r2, [r7, #28]
 8003704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003706:	4413      	add	r3, r2
 8003708:	781b      	ldrb	r3, [r3, #0]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d10f      	bne.n	800372e <JParseWithOpts+0xb6>
            goto fail;
        }
    }
    if (return_parse_end) {
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d004      	beq.n	800371e <JParseWithOpts+0xa6>
        *return_parse_end = (const char*)buffer_at_offset(&buffer);
 8003714:	69fa      	ldr	r2, [r7, #28]
 8003716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003718:	441a      	add	r2, r3
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	601a      	str	r2, [r3, #0]
    }

    return item;
 800371e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003720:	e031      	b.n	8003786 <JParseWithOpts+0x10e>
        goto fail;
 8003722:	bf00      	nop
 8003724:	e004      	b.n	8003730 <JParseWithOpts+0xb8>
        goto fail;
 8003726:	bf00      	nop
 8003728:	e002      	b.n	8003730 <JParseWithOpts+0xb8>
        goto fail;
 800372a:	bf00      	nop
 800372c:	e000      	b.n	8003730 <JParseWithOpts+0xb8>
            goto fail;
 800372e:	bf00      	nop

fail:
    if (item != NULL) {
 8003730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003732:	2b00      	cmp	r3, #0
 8003734:	d002      	beq.n	800373c <JParseWithOpts+0xc4>
        JDelete(item);
 8003736:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003738:	f7ff f8c5 	bl	80028c6 <JDelete>
    }

    if (value != NULL) {
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d020      	beq.n	8003784 <JParseWithOpts+0x10c>
        error local_error;
        local_error.json = (const unsigned char*)value;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	617b      	str	r3, [r7, #20]
        local_error.position = 0;
 8003746:	2300      	movs	r3, #0
 8003748:	61bb      	str	r3, [r7, #24]

        if (buffer.offset < buffer.length) {
 800374a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800374c:	6a3b      	ldr	r3, [r7, #32]
 800374e:	429a      	cmp	r2, r3
 8003750:	d202      	bcs.n	8003758 <JParseWithOpts+0xe0>
            local_error.position = buffer.offset;
 8003752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003754:	61bb      	str	r3, [r7, #24]
 8003756:	e005      	b.n	8003764 <JParseWithOpts+0xec>
        } else if (buffer.length > 0) {
 8003758:	6a3b      	ldr	r3, [r7, #32]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d002      	beq.n	8003764 <JParseWithOpts+0xec>
            local_error.position = buffer.length - 1;
 800375e:	6a3b      	ldr	r3, [r7, #32]
 8003760:	3b01      	subs	r3, #1
 8003762:	61bb      	str	r3, [r7, #24]
        }

        if (return_parse_end != NULL) {
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d004      	beq.n	8003774 <JParseWithOpts+0xfc>
            *return_parse_end = (const char*)local_error.json + local_error.position;
 800376a:	697a      	ldr	r2, [r7, #20]
 800376c:	69bb      	ldr	r3, [r7, #24]
 800376e:	441a      	add	r2, r3
 8003770:	68bb      	ldr	r3, [r7, #8]
 8003772:	601a      	str	r2, [r3, #0]
        }

        global_error = local_error;
 8003774:	4b06      	ldr	r3, [pc, #24]	; (8003790 <JParseWithOpts+0x118>)
 8003776:	461a      	mov	r2, r3
 8003778:	f107 0314 	add.w	r3, r7, #20
 800377c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003780:	e882 0003 	stmia.w	r2, {r0, r1}
    }

    return NULL;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3730      	adds	r7, #48	; 0x30
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	20000268 	.word	0x20000268

08003794 <JParse>:

/* Default options for JParse */
N_CJSON_PUBLIC(J *) JParse(const char *value)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
    return JParseWithOpts(value, 0, 0);
 800379c:	2200      	movs	r2, #0
 800379e:	2100      	movs	r1, #0
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f7ff ff69 	bl	8003678 <JParseWithOpts>
 80037a6:	4603      	mov	r3, r0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3708      	adds	r7, #8
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <print>:

#define cjson_min(a, b) ((a < b) ? a : b)

static unsigned char *print(const J * const item, Jbool format)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b08a      	sub	sp, #40	; 0x28
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
    static const size_t default_buffer_size = 128;
    printbuffer buffer[1];
    unsigned char *printed = NULL;
 80037ba:	2300      	movs	r3, #0
 80037bc:	627b      	str	r3, [r7, #36]	; 0x24

    memset(buffer, 0, sizeof(buffer));
 80037be:	f107 030c 	add.w	r3, r7, #12
 80037c2:	2218      	movs	r2, #24
 80037c4:	2100      	movs	r1, #0
 80037c6:	4618      	mov	r0, r3
 80037c8:	f01e fcb4 	bl	8022134 <memset>

    /* create buffer */
    buffer->buffer = (unsigned char*) _Malloc(default_buffer_size);
 80037cc:	4b29      	ldr	r3, [pc, #164]	; (8003874 <print+0xc4>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4618      	mov	r0, r3
 80037d2:	f002 fcb1 	bl	8006138 <NoteMalloc>
 80037d6:	4603      	mov	r3, r0
 80037d8:	60fb      	str	r3, [r7, #12]
    buffer->length = default_buffer_size;
 80037da:	4b26      	ldr	r3, [pc, #152]	; (8003874 <print+0xc4>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	613b      	str	r3, [r7, #16]
    buffer->format = format;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	623b      	str	r3, [r7, #32]
    if (buffer->buffer == NULL) {
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d02c      	beq.n	8003844 <print+0x94>
        goto fail;
    }

    /* print the value */
    if (!print_value(item, buffer)) {
 80037ea:	f107 030c 	add.w	r3, r7, #12
 80037ee:	4619      	mov	r1, r3
 80037f0:	6878      	ldr	r0, [r7, #4]
 80037f2:	f000 f93d 	bl	8003a70 <print_value>
 80037f6:	4603      	mov	r3, r0
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d025      	beq.n	8003848 <print+0x98>
        goto fail;
    }
    update_offset(buffer);
 80037fc:	f107 030c 	add.w	r3, r7, #12
 8003800:	4618      	mov	r0, r3
 8003802:	f7ff fa18 	bl	8002c36 <update_offset>

    /* copy the JSON over to a new buffer */
    printed = (unsigned char*) _Malloc(buffer->offset + 1);
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	3301      	adds	r3, #1
 800380a:	4618      	mov	r0, r3
 800380c:	f002 fc94 	bl	8006138 <NoteMalloc>
 8003810:	6278      	str	r0, [r7, #36]	; 0x24
    if (printed == NULL) {
 8003812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003814:	2b00      	cmp	r3, #0
 8003816:	d019      	beq.n	800384c <print+0x9c>
        goto fail;
    }
    memcpy(printed, buffer->buffer, cjson_min(buffer->length, buffer->offset + 1));
 8003818:	68f9      	ldr	r1, [r7, #12]
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	1c5a      	adds	r2, r3, #1
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	4293      	cmp	r3, r2
 8003822:	bf28      	it	cs
 8003824:	4613      	movcs	r3, r2
 8003826:	461a      	mov	r2, r3
 8003828:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800382a:	f01e fc75 	bl	8022118 <memcpy>
    printed[buffer->offset] = '\0'; /* just to be sure */
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003832:	4413      	add	r3, r2
 8003834:	2200      	movs	r2, #0
 8003836:	701a      	strb	r2, [r3, #0]

    /* free the buffer */
    _Free(buffer->buffer);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	4618      	mov	r0, r3
 800383c:	f002 fc92 	bl	8006164 <NoteFree>

    return printed;
 8003840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003842:	e012      	b.n	800386a <print+0xba>
        goto fail;
 8003844:	bf00      	nop
 8003846:	e002      	b.n	800384e <print+0x9e>
        goto fail;
 8003848:	bf00      	nop
 800384a:	e000      	b.n	800384e <print+0x9e>
        goto fail;
 800384c:	bf00      	nop

fail:
    if (buffer->buffer != NULL) {
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d003      	beq.n	800385c <print+0xac>
        _Free(buffer->buffer);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	4618      	mov	r0, r3
 8003858:	f002 fc84 	bl	8006164 <NoteFree>
    }

    if (printed != NULL) {
 800385c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385e:	2b00      	cmp	r3, #0
 8003860:	d002      	beq.n	8003868 <print+0xb8>
        _Free(printed);
 8003862:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003864:	f002 fc7e 	bl	8006164 <NoteFree>
    }

    return NULL;
 8003868:	2300      	movs	r3, #0
}
 800386a:	4618      	mov	r0, r3
 800386c:	3728      	adds	r7, #40	; 0x28
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	08024cec 	.word	0x08024cec

08003878 <JPrintUnformatted>:
{
    return (char*)print(item, true);
}

N_CJSON_PUBLIC(char *) JPrintUnformatted(const J *item)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
    return (char*)print(item, false);
 8003880:	2100      	movs	r1, #0
 8003882:	6878      	ldr	r0, [r7, #4]
 8003884:	f7ff ff94 	bl	80037b0 <print>
 8003888:	4603      	mov	r3, r0
}
 800388a:	4618      	mov	r0, r3
 800388c:	3708      	adds	r7, #8
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
	...

08003894 <parse_value>:
    return print_value(item, &p);
}

/* Parser core - when encountering text, process appropriately. */
static Jbool parse_value(J * const item, parse_buffer * const input_buffer)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b082      	sub	sp, #8
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
    if ((input_buffer == NULL) || (input_buffer->content == NULL)) {
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d003      	beq.n	80038ac <parse_value+0x18>
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d101      	bne.n	80038b0 <parse_value+0x1c>
        return false; /* no input */
 80038ac:	2300      	movs	r3, #0
 80038ae:	e0d5      	b.n	8003a5c <parse_value+0x1c8>
    }

    /* parse the different types of values */
    /* null */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), c_null, c_null_len) == 0)) {
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d01e      	beq.n	80038f4 <parse_value+0x60>
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	1d1a      	adds	r2, r3, #4
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d817      	bhi.n	80038f4 <parse_value+0x60>
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	4413      	add	r3, r2
 80038ce:	4a65      	ldr	r2, [pc, #404]	; (8003a64 <parse_value+0x1d0>)
 80038d0:	6811      	ldr	r1, [r2, #0]
 80038d2:	2204      	movs	r2, #4
 80038d4:	4618      	mov	r0, r3
 80038d6:	f01e fd02 	bl	80222de <strncmp>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d109      	bne.n	80038f4 <parse_value+0x60>
        item->type = JNULL;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2204      	movs	r2, #4
 80038e4:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 4;
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	1d1a      	adds	r2, r3, #4
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	609a      	str	r2, [r3, #8]
        return true;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e0b3      	b.n	8003a5c <parse_value+0x1c8>
    }
    /* false */
    if (can_read(input_buffer, 5) && (strncmp((const char*)buffer_at_offset(input_buffer), c_false, c_false_len) == 0)) {
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d01e      	beq.n	8003938 <parse_value+0xa4>
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	1d5a      	adds	r2, r3, #5
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	429a      	cmp	r2, r3
 8003906:	d817      	bhi.n	8003938 <parse_value+0xa4>
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	4413      	add	r3, r2
 8003912:	4a55      	ldr	r2, [pc, #340]	; (8003a68 <parse_value+0x1d4>)
 8003914:	6811      	ldr	r1, [r2, #0]
 8003916:	2205      	movs	r2, #5
 8003918:	4618      	mov	r0, r3
 800391a:	f01e fce0 	bl	80222de <strncmp>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d109      	bne.n	8003938 <parse_value+0xa4>
        item->type = JFalse;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2201      	movs	r2, #1
 8003928:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 5;
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	1d5a      	adds	r2, r3, #5
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	609a      	str	r2, [r3, #8]
        return true;
 8003934:	2301      	movs	r3, #1
 8003936:	e091      	b.n	8003a5c <parse_value+0x1c8>
    }
    /* true */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), c_true, c_true_len) == 0)) {
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d021      	beq.n	8003982 <parse_value+0xee>
 800393e:	683b      	ldr	r3, [r7, #0]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	1d1a      	adds	r2, r3, #4
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	429a      	cmp	r2, r3
 800394a:	d81a      	bhi.n	8003982 <parse_value+0xee>
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	4413      	add	r3, r2
 8003956:	4a45      	ldr	r2, [pc, #276]	; (8003a6c <parse_value+0x1d8>)
 8003958:	6811      	ldr	r1, [r2, #0]
 800395a:	2204      	movs	r2, #4
 800395c:	4618      	mov	r0, r3
 800395e:	f01e fcbe 	bl	80222de <strncmp>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d10c      	bne.n	8003982 <parse_value+0xee>
        item->type = JTrue;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2202      	movs	r2, #2
 800396c:	60da      	str	r2, [r3, #12]
        item->valueint = 1;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2201      	movs	r2, #1
 8003972:	615a      	str	r2, [r3, #20]
        input_buffer->offset += 4;
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	1d1a      	adds	r2, r3, #4
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	609a      	str	r2, [r3, #8]
        return true;
 800397e:	2301      	movs	r3, #1
 8003980:	e06c      	b.n	8003a5c <parse_value+0x1c8>
    }
    /* string */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '\"')) {
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d013      	beq.n	80039b0 <parse_value+0x11c>
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	689a      	ldr	r2, [r3, #8]
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	429a      	cmp	r2, r3
 8003992:	d20d      	bcs.n	80039b0 <parse_value+0x11c>
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	4413      	add	r3, r2
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	2b22      	cmp	r3, #34	; 0x22
 80039a2:	d105      	bne.n	80039b0 <parse_value+0x11c>
        return parse_string(item, input_buffer);
 80039a4:	6839      	ldr	r1, [r7, #0]
 80039a6:	6878      	ldr	r0, [r7, #4]
 80039a8:	f7ff fb46 	bl	8003038 <parse_string>
 80039ac:	4603      	mov	r3, r0
 80039ae:	e055      	b.n	8003a5c <parse_value+0x1c8>
    }
    /* number */
    if (can_access_at_index(input_buffer, 0) && ((buffer_at_offset(input_buffer)[0] == '-') || ((buffer_at_offset(input_buffer)[0] >= '0') && (buffer_at_offset(input_buffer)[0] <= '9')))) {
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d023      	beq.n	80039fe <parse_value+0x16a>
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	689a      	ldr	r2, [r3, #8]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	429a      	cmp	r2, r3
 80039c0:	d21d      	bcs.n	80039fe <parse_value+0x16a>
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	689b      	ldr	r3, [r3, #8]
 80039ca:	4413      	add	r3, r2
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	2b2d      	cmp	r3, #45	; 0x2d
 80039d0:	d00f      	beq.n	80039f2 <parse_value+0x15e>
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	4413      	add	r3, r2
 80039dc:	781b      	ldrb	r3, [r3, #0]
 80039de:	2b2f      	cmp	r3, #47	; 0x2f
 80039e0:	d90d      	bls.n	80039fe <parse_value+0x16a>
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	681a      	ldr	r2, [r3, #0]
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	4413      	add	r3, r2
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	2b39      	cmp	r3, #57	; 0x39
 80039f0:	d805      	bhi.n	80039fe <parse_value+0x16a>
        return parse_number(item, input_buffer);
 80039f2:	6839      	ldr	r1, [r7, #0]
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f7fe ffb3 	bl	8002960 <parse_number>
 80039fa:	4603      	mov	r3, r0
 80039fc:	e02e      	b.n	8003a5c <parse_value+0x1c8>
    }
    /* array */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '[')) {
 80039fe:	683b      	ldr	r3, [r7, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d013      	beq.n	8003a2c <parse_value+0x198>
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	689a      	ldr	r2, [r3, #8]
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d20d      	bcs.n	8003a2c <parse_value+0x198>
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	4413      	add	r3, r2
 8003a1a:	781b      	ldrb	r3, [r3, #0]
 8003a1c:	2b5b      	cmp	r3, #91	; 0x5b
 8003a1e:	d105      	bne.n	8003a2c <parse_value+0x198>
        return parse_array(item, input_buffer);
 8003a20:	6839      	ldr	r1, [r7, #0]
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f000 f908 	bl	8003c38 <parse_array>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	e017      	b.n	8003a5c <parse_value+0x1c8>
    }
    /* object */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '{')) {
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d013      	beq.n	8003a5a <parse_value+0x1c6>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	689a      	ldr	r2, [r3, #8]
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d20d      	bcs.n	8003a5a <parse_value+0x1c6>
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	4413      	add	r3, r2
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	2b7b      	cmp	r3, #123	; 0x7b
 8003a4c:	d105      	bne.n	8003a5a <parse_value+0x1c6>
        return parse_object(item, input_buffer);
 8003a4e:	6839      	ldr	r1, [r7, #0]
 8003a50:	6878      	ldr	r0, [r7, #4]
 8003a52:	f000 fa32 	bl	8003eba <parse_object>
 8003a56:	4603      	mov	r3, r0
 8003a58:	e000      	b.n	8003a5c <parse_value+0x1c8>
    }

    return false;
 8003a5a:	2300      	movs	r3, #0
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3708      	adds	r7, #8
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	20000004 	.word	0x20000004
 8003a68:	20000008 	.word	0x20000008
 8003a6c:	2000000c 	.word	0x2000000c

08003a70 <print_value>:

/* Render a value to text. */
static Jbool print_value(const J * const item, printbuffer * const output_buffer)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	b084      	sub	sp, #16
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
    unsigned char *output = NULL;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (output_buffer == NULL)) {
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d002      	beq.n	8003a8a <print_value+0x1a>
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d101      	bne.n	8003a8e <print_value+0x1e>
        return false;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	e0c9      	b.n	8003c22 <print_value+0x1b2>
    }

    switch ((item->type) & 0xFF) {
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	68db      	ldr	r3, [r3, #12]
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b80      	cmp	r3, #128	; 0x80
 8003a96:	f000 808e 	beq.w	8003bb6 <print_value+0x146>
 8003a9a:	2b80      	cmp	r3, #128	; 0x80
 8003a9c:	f300 80c0 	bgt.w	8003c20 <print_value+0x1b0>
 8003aa0:	2b20      	cmp	r3, #32
 8003aa2:	dc49      	bgt.n	8003b38 <print_value+0xc8>
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	f340 80bb 	ble.w	8003c20 <print_value+0x1b0>
 8003aaa:	3b01      	subs	r3, #1
 8003aac:	2b1f      	cmp	r3, #31
 8003aae:	f200 80b7 	bhi.w	8003c20 <print_value+0x1b0>
 8003ab2:	a201      	add	r2, pc, #4	; (adr r2, 8003ab8 <print_value+0x48>)
 8003ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab8:	08003b63 	.word	0x08003b63
 8003abc:	08003b87 	.word	0x08003b87
 8003ac0:	08003c21 	.word	0x08003c21
 8003ac4:	08003b3f 	.word	0x08003b3f
 8003ac8:	08003c21 	.word	0x08003c21
 8003acc:	08003c21 	.word	0x08003c21
 8003ad0:	08003c21 	.word	0x08003c21
 8003ad4:	08003bab 	.word	0x08003bab
 8003ad8:	08003c21 	.word	0x08003c21
 8003adc:	08003c21 	.word	0x08003c21
 8003ae0:	08003c21 	.word	0x08003c21
 8003ae4:	08003c21 	.word	0x08003c21
 8003ae8:	08003c21 	.word	0x08003c21
 8003aec:	08003c21 	.word	0x08003c21
 8003af0:	08003c21 	.word	0x08003c21
 8003af4:	08003bfd 	.word	0x08003bfd
 8003af8:	08003c21 	.word	0x08003c21
 8003afc:	08003c21 	.word	0x08003c21
 8003b00:	08003c21 	.word	0x08003c21
 8003b04:	08003c21 	.word	0x08003c21
 8003b08:	08003c21 	.word	0x08003c21
 8003b0c:	08003c21 	.word	0x08003c21
 8003b10:	08003c21 	.word	0x08003c21
 8003b14:	08003c21 	.word	0x08003c21
 8003b18:	08003c21 	.word	0x08003c21
 8003b1c:	08003c21 	.word	0x08003c21
 8003b20:	08003c21 	.word	0x08003c21
 8003b24:	08003c21 	.word	0x08003c21
 8003b28:	08003c21 	.word	0x08003c21
 8003b2c:	08003c21 	.word	0x08003c21
 8003b30:	08003c21 	.word	0x08003c21
 8003b34:	08003c09 	.word	0x08003c09
 8003b38:	2b40      	cmp	r3, #64	; 0x40
 8003b3a:	d06b      	beq.n	8003c14 <print_value+0x1a4>
 8003b3c:	e070      	b.n	8003c20 <print_value+0x1b0>
    case JNULL:
        output = ensure(output_buffer, c_null_len+1);
 8003b3e:	2105      	movs	r1, #5
 8003b40:	6838      	ldr	r0, [r7, #0]
 8003b42:	f7fe fffb 	bl	8002b3c <ensure>
 8003b46:	60f8      	str	r0, [r7, #12]
        if (output == NULL) {
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <print_value+0xe2>
            return false;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	e067      	b.n	8003c22 <print_value+0x1b2>
        }
        strcpy((char*)output, c_null);
 8003b52:	4b36      	ldr	r3, [pc, #216]	; (8003c2c <print_value+0x1bc>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4619      	mov	r1, r3
 8003b58:	68f8      	ldr	r0, [r7, #12]
 8003b5a:	f01e fbb8 	bl	80222ce <strcpy>
        return true;
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e05f      	b.n	8003c22 <print_value+0x1b2>

    case JFalse:
        output = ensure(output_buffer, c_false_len+1);
 8003b62:	2106      	movs	r1, #6
 8003b64:	6838      	ldr	r0, [r7, #0]
 8003b66:	f7fe ffe9 	bl	8002b3c <ensure>
 8003b6a:	60f8      	str	r0, [r7, #12]
        if (output == NULL) {
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <print_value+0x106>
            return false;
 8003b72:	2300      	movs	r3, #0
 8003b74:	e055      	b.n	8003c22 <print_value+0x1b2>
        }
        strcpy((char*)output, c_false);
 8003b76:	4b2e      	ldr	r3, [pc, #184]	; (8003c30 <print_value+0x1c0>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	68f8      	ldr	r0, [r7, #12]
 8003b7e:	f01e fba6 	bl	80222ce <strcpy>
        return true;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e04d      	b.n	8003c22 <print_value+0x1b2>

    case JTrue:
        output = ensure(output_buffer, c_true_len+1);
 8003b86:	2105      	movs	r1, #5
 8003b88:	6838      	ldr	r0, [r7, #0]
 8003b8a:	f7fe ffd7 	bl	8002b3c <ensure>
 8003b8e:	60f8      	str	r0, [r7, #12]
        if (output == NULL) {
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d101      	bne.n	8003b9a <print_value+0x12a>
            return false;
 8003b96:	2300      	movs	r3, #0
 8003b98:	e043      	b.n	8003c22 <print_value+0x1b2>
        }
        strcpy((char*)output, c_true);
 8003b9a:	4b26      	ldr	r3, [pc, #152]	; (8003c34 <print_value+0x1c4>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4619      	mov	r1, r3
 8003ba0:	68f8      	ldr	r0, [r7, #12]
 8003ba2:	f01e fb94 	bl	80222ce <strcpy>
        return true;
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	e03b      	b.n	8003c22 <print_value+0x1b2>

    case JNumber:
        return print_number(item, output_buffer);
 8003baa:	6839      	ldr	r1, [r7, #0]
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f7ff f863 	bl	8002c78 <print_number>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	e035      	b.n	8003c22 <print_value+0x1b2>

    case JRaw: {
        size_t raw_length = 0;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	60bb      	str	r3, [r7, #8]
        if (item->valuestring == NULL) {
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	691b      	ldr	r3, [r3, #16]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <print_value+0x156>
            return false;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	e02d      	b.n	8003c22 <print_value+0x1b2>
        }

        raw_length = strlen(item->valuestring) + 1;   // Trailing '\0';
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	691b      	ldr	r3, [r3, #16]
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fd fa42 	bl	8001054 <strlen>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	3301      	adds	r3, #1
 8003bd4:	60bb      	str	r3, [r7, #8]
        output = ensure(output_buffer, raw_length);
 8003bd6:	68b9      	ldr	r1, [r7, #8]
 8003bd8:	6838      	ldr	r0, [r7, #0]
 8003bda:	f7fe ffaf 	bl	8002b3c <ensure>
 8003bde:	60f8      	str	r0, [r7, #12]
        if (output == NULL) {
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d101      	bne.n	8003bea <print_value+0x17a>
            return false;
 8003be6:	2300      	movs	r3, #0
 8003be8:	e01b      	b.n	8003c22 <print_value+0x1b2>
        }
        memcpy(output, item->valuestring, raw_length);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	691b      	ldr	r3, [r3, #16]
 8003bee:	68ba      	ldr	r2, [r7, #8]
 8003bf0:	4619      	mov	r1, r3
 8003bf2:	68f8      	ldr	r0, [r7, #12]
 8003bf4:	f01e fa90 	bl	8022118 <memcpy>
        return true;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e012      	b.n	8003c22 <print_value+0x1b2>
    }

    case JString:
        return print_string(item, output_buffer);
 8003bfc:	6839      	ldr	r1, [r7, #0]
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f7ff fcc2 	bl	8003588 <print_string>
 8003c04:	4603      	mov	r3, r0
 8003c06:	e00c      	b.n	8003c22 <print_value+0x1b2>

    case JArray:
        return print_array(item, output_buffer);
 8003c08:	6839      	ldr	r1, [r7, #0]
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 f8cf 	bl	8003dae <print_array>
 8003c10:	4603      	mov	r3, r0
 8003c12:	e006      	b.n	8003c22 <print_value+0x1b2>

    case JObject:
        return print_object(item, output_buffer);
 8003c14:	6839      	ldr	r1, [r7, #0]
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f000 fa45 	bl	80040a6 <print_object>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	e000      	b.n	8003c22 <print_value+0x1b2>

    default:
        return false;
 8003c20:	2300      	movs	r3, #0
    }
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	20000004 	.word	0x20000004
 8003c30:	20000008 	.word	0x20000008
 8003c34:	2000000c 	.word	0x2000000c

08003c38 <parse_array>:

/* Build an array from input text. */
static Jbool parse_array(J * const item, parse_buffer * const input_buffer)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
    J *head = NULL; /* head of the linked list */
 8003c42:	2300      	movs	r3, #0
 8003c44:	617b      	str	r3, [r7, #20]
    J *current_item = NULL;
 8003c46:	2300      	movs	r3, #0
 8003c48:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= N_CJSON_NESTING_LIMIT) {
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c52:	d301      	bcc.n	8003c58 <parse_array+0x20>
        return false; /* to deeply nested */
 8003c54:	2300      	movs	r3, #0
 8003c56:	e0a6      	b.n	8003da6 <parse_array+0x16e>
    }
    input_buffer->depth++;
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	68db      	ldr	r3, [r3, #12]
 8003c5c:	1c5a      	adds	r2, r3, #1
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	60da      	str	r2, [r3, #12]

    if (buffer_at_offset(input_buffer)[0] != '[') {
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	681a      	ldr	r2, [r3, #0]
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	4413      	add	r3, r2
 8003c6c:	781b      	ldrb	r3, [r3, #0]
 8003c6e:	2b5b      	cmp	r3, #91	; 0x5b
 8003c70:	f040 808b 	bne.w	8003d8a <parse_array+0x152>
        /* not an array */
        goto fail;
    }

    input_buffer->offset++;
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	1c5a      	adds	r2, r3, #1
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8003c7e:	6838      	ldr	r0, [r7, #0]
 8003c80:	f7ff fc92 	bl	80035a8 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ']')) {
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00d      	beq.n	8003ca6 <parse_array+0x6e>
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	689a      	ldr	r2, [r3, #8]
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	429a      	cmp	r2, r3
 8003c94:	d207      	bcs.n	8003ca6 <parse_array+0x6e>
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	4413      	add	r3, r2
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	2b5d      	cmp	r3, #93	; 0x5d
 8003ca4:	d05e      	beq.n	8003d64 <parse_array+0x12c>
        /* empty array */
        goto success;
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0)) {
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d005      	beq.n	8003cb8 <parse_array+0x80>
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	689a      	ldr	r2, [r3, #8]
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d305      	bcc.n	8003cc4 <parse_array+0x8c>
        input_buffer->offset--;
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	1e5a      	subs	r2, r3, #1
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	609a      	str	r2, [r3, #8]
        goto fail;
 8003cc2:	e069      	b.n	8003d98 <parse_array+0x160>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	689b      	ldr	r3, [r3, #8]
 8003cc8:	1e5a      	subs	r2, r3, #1
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do {
        /* allocate next item */
        J *new_item = JNew_Item();
 8003cce:	f7fe fde6 	bl	800289e <JNew_Item>
 8003cd2:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL) {
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d059      	beq.n	8003d8e <parse_array+0x156>
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL) {
 8003cda:	697b      	ldr	r3, [r7, #20]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d104      	bne.n	8003cea <parse_array+0xb2>
            /* start the linked list */
            current_item = head = new_item;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	617b      	str	r3, [r7, #20]
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	613b      	str	r3, [r7, #16]
 8003ce8:	e007      	b.n	8003cfa <parse_array+0xc2>
        } else {
            /* add to the end and advance */
            current_item->next = new_item;
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	693a      	ldr	r2, [r7, #16]
 8003cf4:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	613b      	str	r3, [r7, #16]
        }

        /* parse next value */
        input_buffer->offset++;
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	1c5a      	adds	r2, r3, #1
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8003d04:	6838      	ldr	r0, [r7, #0]
 8003d06:	f7ff fc4f 	bl	80035a8 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer)) {
 8003d0a:	6839      	ldr	r1, [r7, #0]
 8003d0c:	6938      	ldr	r0, [r7, #16]
 8003d0e:	f7ff fdc1 	bl	8003894 <parse_value>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d03c      	beq.n	8003d92 <parse_array+0x15a>
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8003d18:	6838      	ldr	r0, [r7, #0]
 8003d1a:	f7ff fc45 	bl	80035a8 <buffer_skip_whitespace>
    } while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00d      	beq.n	8003d40 <parse_array+0x108>
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	689a      	ldr	r2, [r3, #8]
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d207      	bcs.n	8003d40 <parse_array+0x108>
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	4413      	add	r3, r2
 8003d3a:	781b      	ldrb	r3, [r3, #0]
 8003d3c:	2b2c      	cmp	r3, #44	; 0x2c
 8003d3e:	d0c6      	beq.n	8003cce <parse_array+0x96>

    if (cannot_access_at_index(input_buffer, 0) || buffer_at_offset(input_buffer)[0] != ']') {
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d027      	beq.n	8003d96 <parse_array+0x15e>
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	689a      	ldr	r2, [r3, #8]
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	429a      	cmp	r2, r3
 8003d50:	d221      	bcs.n	8003d96 <parse_array+0x15e>
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	4413      	add	r3, r2
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	2b5d      	cmp	r3, #93	; 0x5d
 8003d60:	d119      	bne.n	8003d96 <parse_array+0x15e>
        goto fail; /* expected end of array */
    }

success:
 8003d62:	e000      	b.n	8003d66 <parse_array+0x12e>
        goto success;
 8003d64:	bf00      	nop
    input_buffer->depth--;
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	1e5a      	subs	r2, r3, #1
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	60da      	str	r2, [r3, #12]

    item->type = JArray;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2220      	movs	r2, #32
 8003d74:	60da      	str	r2, [r3, #12]
    item->child = head;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	697a      	ldr	r2, [r7, #20]
 8003d7a:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	1c5a      	adds	r2, r3, #1
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	609a      	str	r2, [r3, #8]

    return true;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e00d      	b.n	8003da6 <parse_array+0x16e>
        goto fail;
 8003d8a:	bf00      	nop
 8003d8c:	e004      	b.n	8003d98 <parse_array+0x160>
            goto fail; /* allocation failure */
 8003d8e:	bf00      	nop
 8003d90:	e002      	b.n	8003d98 <parse_array+0x160>
            goto fail; /* failed to parse value */
 8003d92:	bf00      	nop
 8003d94:	e000      	b.n	8003d98 <parse_array+0x160>
        goto fail; /* expected end of array */
 8003d96:	bf00      	nop

fail:
    if (head != NULL) {
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d002      	beq.n	8003da4 <parse_array+0x16c>
        JDelete(head);
 8003d9e:	6978      	ldr	r0, [r7, #20]
 8003da0:	f7fe fd91 	bl	80028c6 <JDelete>
    }

    return false;
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3718      	adds	r7, #24
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}

08003dae <print_array>:

/* Render an array to text */
static Jbool print_array(const J * const item, printbuffer * const output_buffer)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b086      	sub	sp, #24
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
 8003db6:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 8003db8:	2300      	movs	r3, #0
 8003dba:	617b      	str	r3, [r7, #20]
    size_t length = 0;
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	60fb      	str	r3, [r7, #12]
    J *current_element = item->child;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	613b      	str	r3, [r7, #16]

    if (output_buffer == NULL) {
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d101      	bne.n	8003dd0 <print_array+0x22>
        return false;
 8003dcc:	2300      	movs	r3, #0
 8003dce:	e070      	b.n	8003eb2 <print_array+0x104>
    }

    /* Compose the output array. */
    /* opening square bracket */
    output_pointer = ensure(output_buffer, 1);
 8003dd0:	2101      	movs	r1, #1
 8003dd2:	6838      	ldr	r0, [r7, #0]
 8003dd4:	f7fe feb2 	bl	8002b3c <ensure>
 8003dd8:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL) {
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d101      	bne.n	8003de4 <print_array+0x36>
        return false;
 8003de0:	2300      	movs	r3, #0
 8003de2:	e066      	b.n	8003eb2 <print_array+0x104>
    }

    *output_pointer = '[';
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	225b      	movs	r2, #91	; 0x5b
 8003de8:	701a      	strb	r2, [r3, #0]
    output_buffer->offset++;
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	689b      	ldr	r3, [r3, #8]
 8003dee:	1c5a      	adds	r2, r3, #1
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	609a      	str	r2, [r3, #8]
    output_buffer->depth++;
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	1c5a      	adds	r2, r3, #1
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	60da      	str	r2, [r3, #12]

    while (current_element != NULL) {
 8003dfe:	e03d      	b.n	8003e7c <print_array+0xce>
        if (!print_value(current_element, output_buffer)) {
 8003e00:	6839      	ldr	r1, [r7, #0]
 8003e02:	6938      	ldr	r0, [r7, #16]
 8003e04:	f7ff fe34 	bl	8003a70 <print_value>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d101      	bne.n	8003e12 <print_array+0x64>
            return false;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	e04f      	b.n	8003eb2 <print_array+0x104>
        }
        update_offset(output_buffer);
 8003e12:	6838      	ldr	r0, [r7, #0]
 8003e14:	f7fe ff0f 	bl	8002c36 <update_offset>
        if (current_element->next) {
 8003e18:	693b      	ldr	r3, [r7, #16]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d02a      	beq.n	8003e76 <print_array+0xc8>
            length = (size_t) (output_buffer->format ? 2 : 1);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	695b      	ldr	r3, [r3, #20]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d001      	beq.n	8003e2c <print_array+0x7e>
 8003e28:	2302      	movs	r3, #2
 8003e2a:	e000      	b.n	8003e2e <print_array+0x80>
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	60fb      	str	r3, [r7, #12]
            output_pointer = ensure(output_buffer, length + 1);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	3301      	adds	r3, #1
 8003e34:	4619      	mov	r1, r3
 8003e36:	6838      	ldr	r0, [r7, #0]
 8003e38:	f7fe fe80 	bl	8002b3c <ensure>
 8003e3c:	6178      	str	r0, [r7, #20]
            if (output_pointer == NULL) {
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d101      	bne.n	8003e48 <print_array+0x9a>
                return false;
 8003e44:	2300      	movs	r3, #0
 8003e46:	e034      	b.n	8003eb2 <print_array+0x104>
            }
            *output_pointer++ = ',';
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	1c5a      	adds	r2, r3, #1
 8003e4c:	617a      	str	r2, [r7, #20]
 8003e4e:	222c      	movs	r2, #44	; 0x2c
 8003e50:	701a      	strb	r2, [r3, #0]
            if(output_buffer->format) {
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	695b      	ldr	r3, [r3, #20]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d004      	beq.n	8003e64 <print_array+0xb6>
                *output_pointer++ = ' ';
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	1c5a      	adds	r2, r3, #1
 8003e5e:	617a      	str	r2, [r7, #20]
 8003e60:	2220      	movs	r2, #32
 8003e62:	701a      	strb	r2, [r3, #0]
            }
            *output_pointer = '\0';
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	2200      	movs	r2, #0
 8003e68:	701a      	strb	r2, [r3, #0]
            output_buffer->offset += length;
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	689a      	ldr	r2, [r3, #8]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	441a      	add	r2, r3
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	609a      	str	r2, [r3, #8]
        }
        current_element = current_element->next;
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	613b      	str	r3, [r7, #16]
    while (current_element != NULL) {
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d1be      	bne.n	8003e00 <print_array+0x52>
    }

    output_pointer = ensure(output_buffer, 2);
 8003e82:	2102      	movs	r1, #2
 8003e84:	6838      	ldr	r0, [r7, #0]
 8003e86:	f7fe fe59 	bl	8002b3c <ensure>
 8003e8a:	6178      	str	r0, [r7, #20]
    if (output_pointer == NULL) {
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <print_array+0xe8>
        return false;
 8003e92:	2300      	movs	r3, #0
 8003e94:	e00d      	b.n	8003eb2 <print_array+0x104>
    }
    *output_pointer++ = ']';
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	1c5a      	adds	r2, r3, #1
 8003e9a:	617a      	str	r2, [r7, #20]
 8003e9c:	225d      	movs	r2, #93	; 0x5d
 8003e9e:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	1e5a      	subs	r2, r3, #1
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	60da      	str	r2, [r3, #12]

    return true;
 8003eb0:	2301      	movs	r3, #1
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3718      	adds	r7, #24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <parse_object>:

/* Build an object from the text. */
static Jbool parse_object(J * const item, parse_buffer * const input_buffer)
{
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b086      	sub	sp, #24
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
 8003ec2:	6039      	str	r1, [r7, #0]
    J *head = NULL; /* linked list head */
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	617b      	str	r3, [r7, #20]
    J *current_item = NULL;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= N_CJSON_NESTING_LIMIT) {
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ed4:	d301      	bcc.n	8003eda <parse_object+0x20>
        return false; /* to deeply nested */
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	e0e1      	b.n	800409e <parse_object+0x1e4>
    }
    input_buffer->depth++;
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	1c5a      	adds	r2, r3, #1
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	60da      	str	r2, [r3, #12]

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '{')) {
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	f000 80c7 	beq.w	800407a <parse_object+0x1c0>
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	689a      	ldr	r2, [r3, #8]
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	f080 80c0 	bcs.w	800407a <parse_object+0x1c0>
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	683b      	ldr	r3, [r7, #0]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	4413      	add	r3, r2
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	2b7b      	cmp	r3, #123	; 0x7b
 8003f08:	f040 80b7 	bne.w	800407a <parse_object+0x1c0>
        goto fail; /* not an object */
    }

    input_buffer->offset++;
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	1c5a      	adds	r2, r3, #1
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8003f16:	6838      	ldr	r0, [r7, #0]
 8003f18:	f7ff fb46 	bl	80035a8 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '}')) {
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d00e      	beq.n	8003f40 <parse_object+0x86>
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	689a      	ldr	r2, [r3, #8]
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d208      	bcs.n	8003f40 <parse_object+0x86>
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	681a      	ldr	r2, [r3, #0]
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	4413      	add	r3, r2
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	2b7d      	cmp	r3, #125	; 0x7d
 8003f3c:	f000 808a 	beq.w	8004054 <parse_object+0x19a>
        goto success; /* empty object */
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0)) {
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d005      	beq.n	8003f52 <parse_object+0x98>
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	689a      	ldr	r2, [r3, #8]
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	d305      	bcc.n	8003f5e <parse_object+0xa4>
        input_buffer->offset--;
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	689b      	ldr	r3, [r3, #8]
 8003f56:	1e5a      	subs	r2, r3, #1
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	609a      	str	r2, [r3, #8]
        goto fail;
 8003f5c:	e098      	b.n	8004090 <parse_object+0x1d6>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	1e5a      	subs	r2, r3, #1
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do {
        /* allocate next item */
        J *new_item = JNew_Item();
 8003f68:	f7fe fc99 	bl	800289e <JNew_Item>
 8003f6c:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL) {
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	f000 8084 	beq.w	800407e <parse_object+0x1c4>
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL) {
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d104      	bne.n	8003f86 <parse_object+0xcc>
            /* start the linked list */
            current_item = head = new_item;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	617b      	str	r3, [r7, #20]
 8003f80:	697b      	ldr	r3, [r7, #20]
 8003f82:	613b      	str	r3, [r7, #16]
 8003f84:	e007      	b.n	8003f96 <parse_object+0xdc>
        } else {
            /* add to the end and advance */
            current_item->next = new_item;
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	68fa      	ldr	r2, [r7, #12]
 8003f8a:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	693a      	ldr	r2, [r7, #16]
 8003f90:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	613b      	str	r3, [r7, #16]
        }

        /* parse the name of the child */
        input_buffer->offset++;
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	1c5a      	adds	r2, r3, #1
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8003fa0:	6838      	ldr	r0, [r7, #0]
 8003fa2:	f7ff fb01 	bl	80035a8 <buffer_skip_whitespace>
        if (!parse_string(current_item, input_buffer)) {
 8003fa6:	6839      	ldr	r1, [r7, #0]
 8003fa8:	6938      	ldr	r0, [r7, #16]
 8003faa:	f7ff f845 	bl	8003038 <parse_string>
 8003fae:	4603      	mov	r3, r0
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d066      	beq.n	8004082 <parse_object+0x1c8>
            goto fail; /* faile to parse name */
        }
        buffer_skip_whitespace(input_buffer);
 8003fb4:	6838      	ldr	r0, [r7, #0]
 8003fb6:	f7ff faf7 	bl	80035a8 <buffer_skip_whitespace>

        /* swap valuestring and string, because we parsed the name */
        current_item->string = current_item->valuestring;
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	691a      	ldr	r2, [r3, #16]
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	621a      	str	r2, [r3, #32]
        current_item->valuestring = NULL;
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	611a      	str	r2, [r3, #16]

        if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != ':')) {
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d05b      	beq.n	8004086 <parse_object+0x1cc>
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	689a      	ldr	r2, [r3, #8]
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	685b      	ldr	r3, [r3, #4]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d255      	bcs.n	8004086 <parse_object+0x1cc>
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	681a      	ldr	r2, [r3, #0]
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	2b3a      	cmp	r3, #58	; 0x3a
 8003fe8:	d14d      	bne.n	8004086 <parse_object+0x1cc>
            goto fail; /* invalid object */
        }

        /* parse the value */
        input_buffer->offset++;
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	689b      	ldr	r3, [r3, #8]
 8003fee:	1c5a      	adds	r2, r3, #1
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8003ff4:	6838      	ldr	r0, [r7, #0]
 8003ff6:	f7ff fad7 	bl	80035a8 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer)) {
 8003ffa:	6839      	ldr	r1, [r7, #0]
 8003ffc:	6938      	ldr	r0, [r7, #16]
 8003ffe:	f7ff fc49 	bl	8003894 <parse_value>
 8004002:	4603      	mov	r3, r0
 8004004:	2b00      	cmp	r3, #0
 8004006:	d040      	beq.n	800408a <parse_object+0x1d0>
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8004008:	6838      	ldr	r0, [r7, #0]
 800400a:	f7ff facd 	bl	80035a8 <buffer_skip_whitespace>
    } while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00d      	beq.n	8004030 <parse_object+0x176>
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	689a      	ldr	r2, [r3, #8]
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	685b      	ldr	r3, [r3, #4]
 800401c:	429a      	cmp	r2, r3
 800401e:	d207      	bcs.n	8004030 <parse_object+0x176>
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	4413      	add	r3, r2
 800402a:	781b      	ldrb	r3, [r3, #0]
 800402c:	2b2c      	cmp	r3, #44	; 0x2c
 800402e:	d09b      	beq.n	8003f68 <parse_object+0xae>

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '}')) {
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d02b      	beq.n	800408e <parse_object+0x1d4>
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	429a      	cmp	r2, r3
 8004040:	d225      	bcs.n	800408e <parse_object+0x1d4>
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	4413      	add	r3, r2
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	2b7d      	cmp	r3, #125	; 0x7d
 8004050:	d11d      	bne.n	800408e <parse_object+0x1d4>
        goto fail; /* expected end of object */
    }

success:
 8004052:	e000      	b.n	8004056 <parse_object+0x19c>
        goto success; /* empty object */
 8004054:	bf00      	nop
    input_buffer->depth--;
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	1e5a      	subs	r2, r3, #1
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	60da      	str	r2, [r3, #12]

    item->type = JObject;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2240      	movs	r2, #64	; 0x40
 8004064:	60da      	str	r2, [r3, #12]
    item->child = head;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	697a      	ldr	r2, [r7, #20]
 800406a:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	1c5a      	adds	r2, r3, #1
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	609a      	str	r2, [r3, #8]
    return true;
 8004076:	2301      	movs	r3, #1
 8004078:	e011      	b.n	800409e <parse_object+0x1e4>
        goto fail; /* not an object */
 800407a:	bf00      	nop
 800407c:	e008      	b.n	8004090 <parse_object+0x1d6>
            goto fail; /* allocation failure */
 800407e:	bf00      	nop
 8004080:	e006      	b.n	8004090 <parse_object+0x1d6>
            goto fail; /* faile to parse name */
 8004082:	bf00      	nop
 8004084:	e004      	b.n	8004090 <parse_object+0x1d6>
            goto fail; /* invalid object */
 8004086:	bf00      	nop
 8004088:	e002      	b.n	8004090 <parse_object+0x1d6>
            goto fail; /* failed to parse value */
 800408a:	bf00      	nop
 800408c:	e000      	b.n	8004090 <parse_object+0x1d6>
        goto fail; /* expected end of object */
 800408e:	bf00      	nop

fail:
    if (head != NULL) {
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d002      	beq.n	800409c <parse_object+0x1e2>
        JDelete(head);
 8004096:	6978      	ldr	r0, [r7, #20]
 8004098:	f7fe fc15 	bl	80028c6 <JDelete>
    }

    return false;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3718      	adds	r7, #24
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <print_object>:

/* Render an object to text. */
static Jbool print_object(const J * const item, printbuffer * const output_buffer)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b088      	sub	sp, #32
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
 80040ae:	6039      	str	r1, [r7, #0]
    unsigned char *output_pointer = NULL;
 80040b0:	2300      	movs	r3, #0
 80040b2:	61fb      	str	r3, [r7, #28]
    size_t length = 0;
 80040b4:	2300      	movs	r3, #0
 80040b6:	60fb      	str	r3, [r7, #12]
    J *current_item = item->child;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	61bb      	str	r3, [r7, #24]

    if (output_buffer == NULL) {
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d101      	bne.n	80040c8 <print_object+0x22>
        return false;
 80040c4:	2300      	movs	r3, #0
 80040c6:	e109      	b.n	80042dc <print_object+0x236>
    }

    /* Compose the output: */
    length = (size_t) (output_buffer->format ? 2 : 1); /* fmt: {\n */
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	695b      	ldr	r3, [r3, #20]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d001      	beq.n	80040d4 <print_object+0x2e>
 80040d0:	2302      	movs	r3, #2
 80040d2:	e000      	b.n	80040d6 <print_object+0x30>
 80040d4:	2301      	movs	r3, #1
 80040d6:	60fb      	str	r3, [r7, #12]
    output_pointer = ensure(output_buffer, length + 1);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	3301      	adds	r3, #1
 80040dc:	4619      	mov	r1, r3
 80040de:	6838      	ldr	r0, [r7, #0]
 80040e0:	f7fe fd2c 	bl	8002b3c <ensure>
 80040e4:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL) {
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d101      	bne.n	80040f0 <print_object+0x4a>
        return false;
 80040ec:	2300      	movs	r3, #0
 80040ee:	e0f5      	b.n	80042dc <print_object+0x236>
    }

    *output_pointer++ = '{';
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	1c5a      	adds	r2, r3, #1
 80040f4:	61fa      	str	r2, [r7, #28]
 80040f6:	227b      	movs	r2, #123	; 0x7b
 80040f8:	701a      	strb	r2, [r3, #0]
    output_buffer->depth++;
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	1c5a      	adds	r2, r3, #1
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	60da      	str	r2, [r3, #12]
    if (output_buffer->format) {
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d004      	beq.n	8004116 <print_object+0x70>
        *output_pointer++ = '\n';
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	1c5a      	adds	r2, r3, #1
 8004110:	61fa      	str	r2, [r7, #28]
 8004112:	220a      	movs	r2, #10
 8004114:	701a      	strb	r2, [r3, #0]
    }
    output_buffer->offset += length;
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	689a      	ldr	r2, [r3, #8]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	441a      	add	r2, r3
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	609a      	str	r2, [r3, #8]

    while (current_item) {
 8004122:	e0a1      	b.n	8004268 <print_object+0x1c2>
        if (output_buffer->format) {
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	695b      	ldr	r3, [r3, #20]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d022      	beq.n	8004172 <print_object+0xcc>
            size_t i;
            output_pointer = ensure(output_buffer, output_buffer->depth);
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	4619      	mov	r1, r3
 8004132:	6838      	ldr	r0, [r7, #0]
 8004134:	f7fe fd02 	bl	8002b3c <ensure>
 8004138:	61f8      	str	r0, [r7, #28]
            if (output_pointer == NULL) {
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	2b00      	cmp	r3, #0
 800413e:	d101      	bne.n	8004144 <print_object+0x9e>
                return false;
 8004140:	2300      	movs	r3, #0
 8004142:	e0cb      	b.n	80042dc <print_object+0x236>
            }
            for (i = 0; i < output_buffer->depth; i++) {
 8004144:	2300      	movs	r3, #0
 8004146:	617b      	str	r3, [r7, #20]
 8004148:	e007      	b.n	800415a <print_object+0xb4>
                *output_pointer++ = '\t';
 800414a:	69fb      	ldr	r3, [r7, #28]
 800414c:	1c5a      	adds	r2, r3, #1
 800414e:	61fa      	str	r2, [r7, #28]
 8004150:	2209      	movs	r2, #9
 8004152:	701a      	strb	r2, [r3, #0]
            for (i = 0; i < output_buffer->depth; i++) {
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	3301      	adds	r3, #1
 8004158:	617b      	str	r3, [r7, #20]
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	697a      	ldr	r2, [r7, #20]
 8004160:	429a      	cmp	r2, r3
 8004162:	d3f2      	bcc.n	800414a <print_object+0xa4>
            }
            output_buffer->offset += output_buffer->depth;
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	689a      	ldr	r2, [r3, #8]
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	68db      	ldr	r3, [r3, #12]
 800416c:	441a      	add	r2, r3
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	609a      	str	r2, [r3, #8]
        }

        /* print key */
        if (!print_string_ptr((unsigned char*)current_item->string, output_buffer)) {
 8004172:	69bb      	ldr	r3, [r7, #24]
 8004174:	6a1b      	ldr	r3, [r3, #32]
 8004176:	6839      	ldr	r1, [r7, #0]
 8004178:	4618      	mov	r0, r3
 800417a:	f7ff f8d1 	bl	8003320 <print_string_ptr>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d101      	bne.n	8004188 <print_object+0xe2>
            return false;
 8004184:	2300      	movs	r3, #0
 8004186:	e0a9      	b.n	80042dc <print_object+0x236>
        }
        update_offset(output_buffer);
 8004188:	6838      	ldr	r0, [r7, #0]
 800418a:	f7fe fd54 	bl	8002c36 <update_offset>

        length = (size_t) (output_buffer->format ? 2 : 1);
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	695b      	ldr	r3, [r3, #20]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d001      	beq.n	800419a <print_object+0xf4>
 8004196:	2302      	movs	r3, #2
 8004198:	e000      	b.n	800419c <print_object+0xf6>
 800419a:	2301      	movs	r3, #1
 800419c:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length);
 800419e:	68f9      	ldr	r1, [r7, #12]
 80041a0:	6838      	ldr	r0, [r7, #0]
 80041a2:	f7fe fccb 	bl	8002b3c <ensure>
 80041a6:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL) {
 80041a8:	69fb      	ldr	r3, [r7, #28]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <print_object+0x10c>
            return false;
 80041ae:	2300      	movs	r3, #0
 80041b0:	e094      	b.n	80042dc <print_object+0x236>
        }
        *output_pointer++ = ':';
 80041b2:	69fb      	ldr	r3, [r7, #28]
 80041b4:	1c5a      	adds	r2, r3, #1
 80041b6:	61fa      	str	r2, [r7, #28]
 80041b8:	223a      	movs	r2, #58	; 0x3a
 80041ba:	701a      	strb	r2, [r3, #0]
        if (output_buffer->format) {
 80041bc:	683b      	ldr	r3, [r7, #0]
 80041be:	695b      	ldr	r3, [r3, #20]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d004      	beq.n	80041ce <print_object+0x128>
            *output_pointer++ = '\t';
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	1c5a      	adds	r2, r3, #1
 80041c8:	61fa      	str	r2, [r7, #28]
 80041ca:	2209      	movs	r2, #9
 80041cc:	701a      	strb	r2, [r3, #0]
        }
        output_buffer->offset += length;
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	689a      	ldr	r2, [r3, #8]
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	441a      	add	r2, r3
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	609a      	str	r2, [r3, #8]

        /* print value */
        if (!print_value(current_item, output_buffer)) {
 80041da:	6839      	ldr	r1, [r7, #0]
 80041dc:	69b8      	ldr	r0, [r7, #24]
 80041de:	f7ff fc47 	bl	8003a70 <print_value>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d101      	bne.n	80041ec <print_object+0x146>
            return false;
 80041e8:	2300      	movs	r3, #0
 80041ea:	e077      	b.n	80042dc <print_object+0x236>
        }
        update_offset(output_buffer);
 80041ec:	6838      	ldr	r0, [r7, #0]
 80041ee:	f7fe fd22 	bl	8002c36 <update_offset>

        /* print comma if not last */
        length = (size_t) ((output_buffer->format ? 1 : 0) + (current_item->next ? 1 : 0));
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	bf14      	ite	ne
 80041fa:	2301      	movne	r3, #1
 80041fc:	2300      	moveq	r3, #0
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	461a      	mov	r2, r3
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2b00      	cmp	r3, #0
 8004208:	bf14      	ite	ne
 800420a:	2301      	movne	r3, #1
 800420c:	2300      	moveq	r3, #0
 800420e:	b2db      	uxtb	r3, r3
 8004210:	4413      	add	r3, r2
 8004212:	60fb      	str	r3, [r7, #12]
        output_pointer = ensure(output_buffer, length + 1);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	3301      	adds	r3, #1
 8004218:	4619      	mov	r1, r3
 800421a:	6838      	ldr	r0, [r7, #0]
 800421c:	f7fe fc8e 	bl	8002b3c <ensure>
 8004220:	61f8      	str	r0, [r7, #28]
        if (output_pointer == NULL) {
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d101      	bne.n	800422c <print_object+0x186>
            return false;
 8004228:	2300      	movs	r3, #0
 800422a:	e057      	b.n	80042dc <print_object+0x236>
        }
        if (current_item->next) {
 800422c:	69bb      	ldr	r3, [r7, #24]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d004      	beq.n	800423e <print_object+0x198>
            *output_pointer++ = ',';
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	1c5a      	adds	r2, r3, #1
 8004238:	61fa      	str	r2, [r7, #28]
 800423a:	222c      	movs	r2, #44	; 0x2c
 800423c:	701a      	strb	r2, [r3, #0]
        }

        if (output_buffer->format) {
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	695b      	ldr	r3, [r3, #20]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d004      	beq.n	8004250 <print_object+0x1aa>
            *output_pointer++ = '\n';
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	1c5a      	adds	r2, r3, #1
 800424a:	61fa      	str	r2, [r7, #28]
 800424c:	220a      	movs	r2, #10
 800424e:	701a      	strb	r2, [r3, #0]
        }
        *output_pointer = '\0';
 8004250:	69fb      	ldr	r3, [r7, #28]
 8004252:	2200      	movs	r2, #0
 8004254:	701a      	strb	r2, [r3, #0]
        output_buffer->offset += length;
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	689a      	ldr	r2, [r3, #8]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	441a      	add	r2, r3
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	609a      	str	r2, [r3, #8]

        current_item = current_item->next;
 8004262:	69bb      	ldr	r3, [r7, #24]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	61bb      	str	r3, [r7, #24]
    while (current_item) {
 8004268:	69bb      	ldr	r3, [r7, #24]
 800426a:	2b00      	cmp	r3, #0
 800426c:	f47f af5a 	bne.w	8004124 <print_object+0x7e>
    }

    output_pointer = ensure(output_buffer, output_buffer->format ? (output_buffer->depth + 1) : 2);
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	695b      	ldr	r3, [r3, #20]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d003      	beq.n	8004280 <print_object+0x1da>
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	3301      	adds	r3, #1
 800427e:	e000      	b.n	8004282 <print_object+0x1dc>
 8004280:	2302      	movs	r3, #2
 8004282:	4619      	mov	r1, r3
 8004284:	6838      	ldr	r0, [r7, #0]
 8004286:	f7fe fc59 	bl	8002b3c <ensure>
 800428a:	61f8      	str	r0, [r7, #28]
    if (output_pointer == NULL) {
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d101      	bne.n	8004296 <print_object+0x1f0>
        return false;
 8004292:	2300      	movs	r3, #0
 8004294:	e022      	b.n	80042dc <print_object+0x236>
    }
    if (output_buffer->format) {
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d010      	beq.n	80042c0 <print_object+0x21a>
        size_t i;
        for (i = 0; i < (output_buffer->depth - 1); i++) {
 800429e:	2300      	movs	r3, #0
 80042a0:	613b      	str	r3, [r7, #16]
 80042a2:	e007      	b.n	80042b4 <print_object+0x20e>
            *output_pointer++ = '\t';
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	1c5a      	adds	r2, r3, #1
 80042a8:	61fa      	str	r2, [r7, #28]
 80042aa:	2209      	movs	r2, #9
 80042ac:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < (output_buffer->depth - 1); i++) {
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	3301      	adds	r3, #1
 80042b2:	613b      	str	r3, [r7, #16]
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	68db      	ldr	r3, [r3, #12]
 80042b8:	3b01      	subs	r3, #1
 80042ba:	693a      	ldr	r2, [r7, #16]
 80042bc:	429a      	cmp	r2, r3
 80042be:	d3f1      	bcc.n	80042a4 <print_object+0x1fe>
        }
    }
    *output_pointer++ = '}';
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	1c5a      	adds	r2, r3, #1
 80042c4:	61fa      	str	r2, [r7, #28]
 80042c6:	227d      	movs	r2, #125	; 0x7d
 80042c8:	701a      	strb	r2, [r3, #0]
    *output_pointer = '\0';
 80042ca:	69fb      	ldr	r3, [r7, #28]
 80042cc:	2200      	movs	r2, #0
 80042ce:	701a      	strb	r2, [r3, #0]
    output_buffer->depth--;
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	1e5a      	subs	r2, r3, #1
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	60da      	str	r2, [r3, #12]

    return true;
 80042da:	2301      	movs	r3, #1
}
 80042dc:	4618      	mov	r0, r3
 80042de:	3720      	adds	r7, #32
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}

080042e4 <get_object_item>:

    return get_array_item(array, (size_t)index);
}

static J *get_object_item(const J * const object, const char * const name, const Jbool case_sensitive)
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b086      	sub	sp, #24
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	60f8      	str	r0, [r7, #12]
 80042ec:	60b9      	str	r1, [r7, #8]
 80042ee:	607a      	str	r2, [r7, #4]
    J *current_element = NULL;
 80042f0:	2300      	movs	r3, #0
 80042f2:	617b      	str	r3, [r7, #20]

    if ((object == NULL) || (name == NULL)) {
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d002      	beq.n	8004300 <get_object_item+0x1c>
 80042fa:	68bb      	ldr	r3, [r7, #8]
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d101      	bne.n	8004304 <get_object_item+0x20>
        return NULL;
 8004300:	2300      	movs	r3, #0
 8004302:	e026      	b.n	8004352 <get_object_item+0x6e>
    }

    current_element = object->child;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	617b      	str	r3, [r7, #20]
    if (case_sensitive) {
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d013      	beq.n	8004338 <get_object_item+0x54>
        while ((current_element != NULL) && (strcmp(name, current_element->string) != 0)) {
 8004310:	e002      	b.n	8004318 <get_object_item+0x34>
            current_element = current_element->next;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (strcmp(name, current_element->string) != 0)) {
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d018      	beq.n	8004350 <get_object_item+0x6c>
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	6a1b      	ldr	r3, [r3, #32]
 8004322:	4619      	mov	r1, r3
 8004324:	68b8      	ldr	r0, [r7, #8]
 8004326:	f7fc fe8b 	bl	8001040 <strcmp>
 800432a:	4603      	mov	r3, r0
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1f0      	bne.n	8004312 <get_object_item+0x2e>
 8004330:	e00e      	b.n	8004350 <get_object_item+0x6c>
        }
    } else {
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0)) {
            current_element = current_element->next;
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0)) {
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d008      	beq.n	8004350 <get_object_item+0x6c>
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	6a1b      	ldr	r3, [r3, #32]
 8004342:	4619      	mov	r1, r3
 8004344:	68b8      	ldr	r0, [r7, #8]
 8004346:	f7fe fa0d 	bl	8002764 <case_insensitive_strcmp>
 800434a:	4603      	mov	r3, r0
 800434c:	2b00      	cmp	r3, #0
 800434e:	d1f0      	bne.n	8004332 <get_object_item+0x4e>
        }
    }

    return current_element;
 8004350:	697b      	ldr	r3, [r7, #20]
}
 8004352:	4618      	mov	r0, r3
 8004354:	3718      	adds	r7, #24
 8004356:	46bd      	mov	sp, r7
 8004358:	bd80      	pop	{r7, pc}

0800435a <JGetObjectItem>:

N_CJSON_PUBLIC(J *) JGetObjectItem(const J * const object, const char * const string)
{
 800435a:	b580      	push	{r7, lr}
 800435c:	b082      	sub	sp, #8
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
 8004362:	6039      	str	r1, [r7, #0]
    return get_object_item(object, string, false);
 8004364:	2200      	movs	r2, #0
 8004366:	6839      	ldr	r1, [r7, #0]
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f7ff ffbb 	bl	80042e4 <get_object_item>
 800436e:	4603      	mov	r3, r0
}
 8004370:	4618      	mov	r0, r3
 8004372:	3708      	adds	r7, #8
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}

08004378 <suffix_object>:
    return JGetObjectItem(object, string) ? 1 : 0;
}

/* Utility for array list handling. */
static void suffix_object(J *prev, J *item)
{
 8004378:	b480      	push	{r7}
 800437a:	b083      	sub	sp, #12
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
    prev->next = item;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	683a      	ldr	r2, [r7, #0]
 8004386:	601a      	str	r2, [r3, #0]
    item->prev = prev;
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	605a      	str	r2, [r3, #4]
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	bc80      	pop	{r7}
 8004396:	4770      	bx	lr

08004398 <add_item_to_array>:
    reference->next = reference->prev = NULL;
    return reference;
}

static Jbool add_item_to_array(J *array, J *item)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
 80043a0:	6039      	str	r1, [r7, #0]
    J *child = NULL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	60fb      	str	r3, [r7, #12]

    if ((item == NULL) || (array == NULL)) {
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d002      	beq.n	80043b2 <add_item_to_array+0x1a>
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d101      	bne.n	80043b6 <add_item_to_array+0x1e>
        return false;
 80043b2:	2300      	movs	r3, #0
 80043b4:	e015      	b.n	80043e2 <add_item_to_array+0x4a>
    }

    child = array->child;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	60fb      	str	r3, [r7, #12]

    if (child == NULL) {
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d106      	bne.n	80043d0 <add_item_to_array+0x38>
        /* list is empty, start new one */
        array->child = item;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	683a      	ldr	r2, [r7, #0]
 80043c6:	609a      	str	r2, [r3, #8]
 80043c8:	e00a      	b.n	80043e0 <add_item_to_array+0x48>
    } else {
        /* append to the end */
        while (child->next) {
            child = child->next;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	60fb      	str	r3, [r7, #12]
        while (child->next) {
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d1f8      	bne.n	80043ca <add_item_to_array+0x32>
        }
        suffix_object(child, item);
 80043d8:	6839      	ldr	r1, [r7, #0]
 80043da:	68f8      	ldr	r0, [r7, #12]
 80043dc:	f7ff ffcc 	bl	8004378 <suffix_object>
    }

    return true;
 80043e0:	2301      	movs	r3, #1
}
 80043e2:	4618      	mov	r0, r3
 80043e4:	3710      	adds	r7, #16
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}

080043ea <cast_away_const>:
#ifdef __GNUC__
#pragma GCC diagnostic ignored "-Wcast-qual"
#endif
/* helper function to cast away const */
static void* cast_away_const(const void* string)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b083      	sub	sp, #12
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
    return (void*)string;
 80043f2:	687b      	ldr	r3, [r7, #4]
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bc80      	pop	{r7}
 80043fc:	4770      	bx	lr

080043fe <add_item_to_object>:
#pragma GCC diagnostic pop
#endif


static Jbool add_item_to_object(J * const object, const char * const string, J * const item, const Jbool constant_key)
{
 80043fe:	b580      	push	{r7, lr}
 8004400:	b086      	sub	sp, #24
 8004402:	af00      	add	r7, sp, #0
 8004404:	60f8      	str	r0, [r7, #12]
 8004406:	60b9      	str	r1, [r7, #8]
 8004408:	607a      	str	r2, [r7, #4]
 800440a:	603b      	str	r3, [r7, #0]
    char *new_key = NULL;
 800440c:	2300      	movs	r3, #0
 800440e:	617b      	str	r3, [r7, #20]
    int new_type = JInvalid;
 8004410:	2300      	movs	r3, #0
 8004412:	613b      	str	r3, [r7, #16]

    if ((object == NULL) || (string == NULL) || (item == NULL)) {
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d005      	beq.n	8004426 <add_item_to_object+0x28>
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	2b00      	cmp	r3, #0
 800441e:	d002      	beq.n	8004426 <add_item_to_object+0x28>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d101      	bne.n	800442a <add_item_to_object+0x2c>
        return false;
 8004426:	2300      	movs	r3, #0
 8004428:	e034      	b.n	8004494 <add_item_to_object+0x96>
    }

    if (constant_key) {
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d009      	beq.n	8004444 <add_item_to_object+0x46>
        new_key = (char*)cast_away_const(string);
 8004430:	68b8      	ldr	r0, [r7, #8]
 8004432:	f7ff ffda 	bl	80043ea <cast_away_const>
 8004436:	6178      	str	r0, [r7, #20]
        new_type = item->type | JStringIsConst;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	68db      	ldr	r3, [r3, #12]
 800443c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004440:	613b      	str	r3, [r7, #16]
 8004442:	e00d      	b.n	8004460 <add_item_to_object+0x62>
    } else {
        new_key = (char*)Jstrdup((const unsigned char*)string);
 8004444:	68b8      	ldr	r0, [r7, #8]
 8004446:	f7fe f9f9 	bl	800283c <Jstrdup>
 800444a:	6178      	str	r0, [r7, #20]
        if (new_key == NULL) {
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d101      	bne.n	8004456 <add_item_to_object+0x58>
            return false;
 8004452:	2300      	movs	r3, #0
 8004454:	e01e      	b.n	8004494 <add_item_to_object+0x96>
        }

        new_type = item->type & ~JStringIsConst;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800445e:	613b      	str	r3, [r7, #16]
    }

    if (!(item->type & JStringIsConst) && (item->string != NULL)) {
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004468:	2b00      	cmp	r3, #0
 800446a:	d108      	bne.n	800447e <add_item_to_object+0x80>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a1b      	ldr	r3, [r3, #32]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d004      	beq.n	800447e <add_item_to_object+0x80>
        _Free(item->string);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6a1b      	ldr	r3, [r3, #32]
 8004478:	4618      	mov	r0, r3
 800447a:	f001 fe73 	bl	8006164 <NoteFree>
    }

    item->string = new_key;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	621a      	str	r2, [r3, #32]
    item->type = new_type;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	693a      	ldr	r2, [r7, #16]
 8004488:	60da      	str	r2, [r3, #12]

    return add_item_to_array(object, item);
 800448a:	6879      	ldr	r1, [r7, #4]
 800448c:	68f8      	ldr	r0, [r7, #12]
 800448e:	f7ff ff83 	bl	8004398 <add_item_to_array>
 8004492:	4603      	mov	r3, r0
}
 8004494:	4618      	mov	r0, r3
 8004496:	3718      	adds	r7, #24
 8004498:	46bd      	mov	sp, r7
 800449a:	bd80      	pop	{r7, pc}

0800449c <JAddItemToObject>:

N_CJSON_PUBLIC(void) JAddItemToObject(J *object, const char *string, J *item)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b084      	sub	sp, #16
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	60f8      	str	r0, [r7, #12]
 80044a4:	60b9      	str	r1, [r7, #8]
 80044a6:	607a      	str	r2, [r7, #4]
    add_item_to_object(object, string, item, false);
 80044a8:	2300      	movs	r3, #0
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	68b9      	ldr	r1, [r7, #8]
 80044ae:	68f8      	ldr	r0, [r7, #12]
 80044b0:	f7ff ffa5 	bl	80043fe <add_item_to_object>
}
 80044b4:	bf00      	nop
 80044b6:	3710      	adds	r7, #16
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <JAddBoolToObject>:
    JDelete(false_item);
    return NULL;
}

N_CJSON_PUBLIC(J*) JAddBoolToObject(J * const object, const char * const name, const Jbool boolean)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b086      	sub	sp, #24
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	607a      	str	r2, [r7, #4]
    J *bool_item = JCreateBool(boolean);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 f8c3 	bl	8004654 <JCreateBool>
 80044ce:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, bool_item, false)) {
 80044d0:	2300      	movs	r3, #0
 80044d2:	697a      	ldr	r2, [r7, #20]
 80044d4:	68b9      	ldr	r1, [r7, #8]
 80044d6:	68f8      	ldr	r0, [r7, #12]
 80044d8:	f7ff ff91 	bl	80043fe <add_item_to_object>
 80044dc:	4603      	mov	r3, r0
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d001      	beq.n	80044e6 <JAddBoolToObject+0x2a>
        return bool_item;
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	e003      	b.n	80044ee <JAddBoolToObject+0x32>
    }

    JDelete(bool_item);
 80044e6:	6978      	ldr	r0, [r7, #20]
 80044e8:	f7fe f9ed 	bl	80028c6 <JDelete>
    return NULL;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3718      	adds	r7, #24
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <JAddNumberToObject>:

N_CJSON_PUBLIC(J*) JAddNumberToObject(J * const object, const char * const name, const JNUMBER number)
{
 80044f6:	b580      	push	{r7, lr}
 80044f8:	b086      	sub	sp, #24
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	60f8      	str	r0, [r7, #12]
 80044fe:	60b9      	str	r1, [r7, #8]
 8004500:	e9c7 2300 	strd	r2, r3, [r7]
    J *number_item = JCreateNumber(number);
 8004504:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004508:	f000 f8be 	bl	8004688 <JCreateNumber>
 800450c:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, number_item, false)) {
 800450e:	2300      	movs	r3, #0
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	68b9      	ldr	r1, [r7, #8]
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f7ff ff72 	bl	80043fe <add_item_to_object>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d001      	beq.n	8004524 <JAddNumberToObject+0x2e>
        return number_item;
 8004520:	697b      	ldr	r3, [r7, #20]
 8004522:	e003      	b.n	800452c <JAddNumberToObject+0x36>
    }

    JDelete(number_item);
 8004524:	6978      	ldr	r0, [r7, #20]
 8004526:	f7fe f9ce 	bl	80028c6 <JDelete>
    return NULL;
 800452a:	2300      	movs	r3, #0
}
 800452c:	4618      	mov	r0, r3
 800452e:	3718      	adds	r7, #24
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <JAddStringToObject>:

N_CJSON_PUBLIC(J*) JAddStringToObject(J * const object, const char * const name, const char * const string)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b086      	sub	sp, #24
 8004538:	af00      	add	r7, sp, #0
 800453a:	60f8      	str	r0, [r7, #12]
 800453c:	60b9      	str	r1, [r7, #8]
 800453e:	607a      	str	r2, [r7, #4]
    J *string_item = JCreateString(string);
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 f8e7 	bl	8004714 <JCreateString>
 8004546:	6178      	str	r0, [r7, #20]
    if (add_item_to_object(object, name, string_item, false)) {
 8004548:	2300      	movs	r3, #0
 800454a:	697a      	ldr	r2, [r7, #20]
 800454c:	68b9      	ldr	r1, [r7, #8]
 800454e:	68f8      	ldr	r0, [r7, #12]
 8004550:	f7ff ff55 	bl	80043fe <add_item_to_object>
 8004554:	4603      	mov	r3, r0
 8004556:	2b00      	cmp	r3, #0
 8004558:	d001      	beq.n	800455e <JAddStringToObject+0x2a>
        return string_item;
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	e003      	b.n	8004566 <JAddStringToObject+0x32>
    }

    JDelete(string_item);
 800455e:	6978      	ldr	r0, [r7, #20]
 8004560:	f7fe f9b1 	bl	80028c6 <JDelete>
    return NULL;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3718      	adds	r7, #24
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}

0800456e <JAddObjectToObject>:
    JDelete(raw_item);
    return NULL;
}

N_CJSON_PUBLIC(J*) JAddObjectToObject(J * const object, const char * const name)
{
 800456e:	b580      	push	{r7, lr}
 8004570:	b084      	sub	sp, #16
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
 8004576:	6039      	str	r1, [r7, #0]
    J *object_item = JCreateObject();
 8004578:	f000 f8ed 	bl	8004756 <JCreateObject>
 800457c:	60f8      	str	r0, [r7, #12]
    if (add_item_to_object(object, name, object_item, false)) {
 800457e:	2300      	movs	r3, #0
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	6839      	ldr	r1, [r7, #0]
 8004584:	6878      	ldr	r0, [r7, #4]
 8004586:	f7ff ff3a 	bl	80043fe <add_item_to_object>
 800458a:	4603      	mov	r3, r0
 800458c:	2b00      	cmp	r3, #0
 800458e:	d001      	beq.n	8004594 <JAddObjectToObject+0x26>
        return object_item;
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	e003      	b.n	800459c <JAddObjectToObject+0x2e>
    }

    JDelete(object_item);
 8004594:	68f8      	ldr	r0, [r7, #12]
 8004596:	f7fe f996 	bl	80028c6 <JDelete>
    return NULL;
 800459a:	2300      	movs	r3, #0
}
 800459c:	4618      	mov	r0, r3
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <JDetachItemViaPointer>:
    JDelete(array);
    return NULL;
}

N_CJSON_PUBLIC(J *) JDetachItemViaPointer(J *parent, J * const item)
{
 80045a4:	b480      	push	{r7}
 80045a6:	b083      	sub	sp, #12
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
    if ((parent == NULL) || (item == NULL)) {
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d002      	beq.n	80045ba <JDetachItemViaPointer+0x16>
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d101      	bne.n	80045be <JDetachItemViaPointer+0x1a>
        return NULL;
 80045ba:	2300      	movs	r3, #0
 80045bc:	e021      	b.n	8004602 <JDetachItemViaPointer+0x5e>
    }

    if (item->prev != NULL) {
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d004      	beq.n	80045d0 <JDetachItemViaPointer+0x2c>
        /* not the first element */
        item->prev->next = item->next;
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	683a      	ldr	r2, [r7, #0]
 80045cc:	6812      	ldr	r2, [r2, #0]
 80045ce:	601a      	str	r2, [r3, #0]
    }
    if (item->next != NULL) {
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d004      	beq.n	80045e2 <JDetachItemViaPointer+0x3e>
        /* not the last element */
        item->next->prev = item->prev;
 80045d8:	683b      	ldr	r3, [r7, #0]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	683a      	ldr	r2, [r7, #0]
 80045de:	6852      	ldr	r2, [r2, #4]
 80045e0:	605a      	str	r2, [r3, #4]
    }

    if (item == parent->child) {
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	683a      	ldr	r2, [r7, #0]
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d103      	bne.n	80045f4 <JDetachItemViaPointer+0x50>
        /* first element */
        parent->child = item->next;
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	609a      	str	r2, [r3, #8]
    }
    /* make sure the detached item doesn't point anywhere anymore */
    item->prev = NULL;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	2200      	movs	r2, #0
 80045f8:	605a      	str	r2, [r3, #4]
    item->next = NULL;
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	2200      	movs	r2, #0
 80045fe:	601a      	str	r2, [r3, #0]

    return item;
 8004600:	683b      	ldr	r3, [r7, #0]
}
 8004602:	4618      	mov	r0, r3
 8004604:	370c      	adds	r7, #12
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr

0800460c <JDetachItemFromObject>:
{
    JDelete(JDetachItemFromArray(array, which));
}

N_CJSON_PUBLIC(J *) JDetachItemFromObject(J *object, const char *string)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b084      	sub	sp, #16
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
 8004614:	6039      	str	r1, [r7, #0]
    J *to_detach = JGetObjectItem(object, string);
 8004616:	6839      	ldr	r1, [r7, #0]
 8004618:	6878      	ldr	r0, [r7, #4]
 800461a:	f7ff fe9e 	bl	800435a <JGetObjectItem>
 800461e:	60f8      	str	r0, [r7, #12]

    return JDetachItemViaPointer(object, to_detach);
 8004620:	68f9      	ldr	r1, [r7, #12]
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f7ff ffbe 	bl	80045a4 <JDetachItemViaPointer>
 8004628:	4603      	mov	r3, r0
}
 800462a:	4618      	mov	r0, r3
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <JDeleteItemFromObject>:

    return JDetachItemViaPointer(object, to_detach);
}

N_CJSON_PUBLIC(void) JDeleteItemFromObject(J *object, const char *string)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b082      	sub	sp, #8
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	6039      	str	r1, [r7, #0]
    JDelete(JDetachItemFromObject(object, string));
 800463c:	6839      	ldr	r1, [r7, #0]
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f7ff ffe4 	bl	800460c <JDetachItemFromObject>
 8004644:	4603      	mov	r3, r0
 8004646:	4618      	mov	r0, r3
 8004648:	f7fe f93d 	bl	80028c6 <JDelete>
}
 800464c:	bf00      	nop
 800464e:	3708      	adds	r7, #8
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <JCreateBool>:

    return item;
}

N_CJSON_PUBLIC(J *) JCreateBool(Jbool b)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b084      	sub	sp, #16
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
    J *item = JNew_Item();
 800465c:	f7fe f91f 	bl	800289e <JNew_Item>
 8004660:	60f8      	str	r0, [r7, #12]
    if(item) {
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d007      	beq.n	8004678 <JCreateBool+0x24>
        item->type = b ? JTrue : JFalse;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d001      	beq.n	8004672 <JCreateBool+0x1e>
 800466e:	2202      	movs	r2, #2
 8004670:	e000      	b.n	8004674 <JCreateBool+0x20>
 8004672:	2201      	movs	r2, #1
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	60da      	str	r2, [r3, #12]
    }

    return item;
 8004678:	68fb      	ldr	r3, [r7, #12]
}
 800467a:	4618      	mov	r0, r3
 800467c:	3710      	adds	r7, #16
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	0000      	movs	r0, r0
 8004684:	0000      	movs	r0, r0
	...

08004688 <JCreateNumber>:

N_CJSON_PUBLIC(J *) JCreateNumber(JNUMBER num)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	e9c7 0100 	strd	r0, r1, [r7]
    J *item = JNew_Item();
 8004692:	f7fe f904 	bl	800289e <JNew_Item>
 8004696:	60f8      	str	r0, [r7, #12]
    if(item) {
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d02c      	beq.n	80046f8 <JCreateNumber+0x70>
        item->type = JNumber;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2208      	movs	r2, #8
 80046a2:	60da      	str	r2, [r3, #12]
        item->valuenumber = num;
 80046a4:	68f9      	ldr	r1, [r7, #12]
 80046a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046aa:	e9c1 2306 	strd	r2, r3, [r1, #24]

        /* use saturation in case of overflow */
        if (num >= LONG_MAX) {
 80046ae:	a316      	add	r3, pc, #88	; (adr r3, 8004708 <JCreateNumber+0x80>)
 80046b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80046b8:	f7fd f916 	bl	80018e8 <__aeabi_dcmpge>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d004      	beq.n	80046cc <JCreateNumber+0x44>
            item->valueint = LONG_MAX;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80046c8:	615a      	str	r2, [r3, #20]
 80046ca:	e015      	b.n	80046f8 <JCreateNumber+0x70>
        } else if (num <= LONG_MIN) {
 80046cc:	f04f 0200 	mov.w	r2, #0
 80046d0:	4b0f      	ldr	r3, [pc, #60]	; (8004710 <JCreateNumber+0x88>)
 80046d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80046d6:	f7fd f8fd 	bl	80018d4 <__aeabi_dcmple>
 80046da:	4603      	mov	r3, r0
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d004      	beq.n	80046ea <JCreateNumber+0x62>
            item->valueint = LONG_MIN;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80046e6:	615a      	str	r2, [r3, #20]
 80046e8:	e006      	b.n	80046f8 <JCreateNumber+0x70>
        } else {
            item->valueint = (long int)num;
 80046ea:	e9d7 0100 	ldrd	r0, r1, [r7]
 80046ee:	f7fd f925 	bl	800193c <__aeabi_d2iz>
 80046f2:	4602      	mov	r2, r0
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	615a      	str	r2, [r3, #20]
        }
    }

    return item;
 80046f8:	68fb      	ldr	r3, [r7, #12]
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3710      	adds	r7, #16
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	f3af 8000 	nop.w
 8004708:	ffc00000 	.word	0xffc00000
 800470c:	41dfffff 	.word	0x41dfffff
 8004710:	c1e00000 	.word	0xc1e00000

08004714 <JCreateString>:

N_CJSON_PUBLIC(J *) JCreateString(const char *string)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b084      	sub	sp, #16
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
    J *item = JNew_Item();
 800471c:	f7fe f8bf 	bl	800289e <JNew_Item>
 8004720:	60f8      	str	r0, [r7, #12]
    if(item) {
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d011      	beq.n	800474c <JCreateString+0x38>
        item->type = JString;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2210      	movs	r2, #16
 800472c:	60da      	str	r2, [r3, #12]
        item->valuestring = (char*)Jstrdup((const unsigned char*)string);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f7fe f884 	bl	800283c <Jstrdup>
 8004734:	4602      	mov	r2, r0
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	611a      	str	r2, [r3, #16]
        if(!item->valuestring) {
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d104      	bne.n	800474c <JCreateString+0x38>
            JDelete(item);
 8004742:	68f8      	ldr	r0, [r7, #12]
 8004744:	f7fe f8bf 	bl	80028c6 <JDelete>
            return NULL;
 8004748:	2300      	movs	r3, #0
 800474a:	e000      	b.n	800474e <JCreateString+0x3a>
        }
    }

    return item;
 800474c:	68fb      	ldr	r3, [r7, #12]
}
 800474e:	4618      	mov	r0, r3
 8004750:	3710      	adds	r7, #16
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}

08004756 <JCreateObject>:

    return item;
}

N_CJSON_PUBLIC(J *) JCreateObject(void)
{
 8004756:	b580      	push	{r7, lr}
 8004758:	b082      	sub	sp, #8
 800475a:	af00      	add	r7, sp, #0
    J *item = JNew_Item();
 800475c:	f7fe f89f 	bl	800289e <JNew_Item>
 8004760:	6078      	str	r0, [r7, #4]
    if (item) {
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d002      	beq.n	800476e <JCreateObject+0x18>
        item->type = JObject;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2240      	movs	r2, #64	; 0x40
 800476c:	60da      	str	r2, [r3, #12]
    }

    return item;
 800476e:	687b      	ldr	r3, [r7, #4]
}
 8004770:	4618      	mov	r0, r3
 8004772:	3708      	adds	r7, #8
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <JIsTrue>:

    return (item->type & 0xFF) == JFalse;
}

N_CJSON_PUBLIC(Jbool) JIsTrue(const J * const item)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
    if (item == NULL) {
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d101      	bne.n	800478a <JIsTrue+0x12>
        return false;
 8004786:	2300      	movs	r3, #0
 8004788:	e007      	b.n	800479a <JIsTrue+0x22>
    }

    return (item->type & 0xff) == JTrue;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	b2db      	uxtb	r3, r3
 8004790:	2b02      	cmp	r3, #2
 8004792:	bf0c      	ite	eq
 8004794:	2301      	moveq	r3, #1
 8004796:	2300      	movne	r3, #0
 8004798:	b2db      	uxtb	r3, r3
}
 800479a:	4618      	mov	r0, r3
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	bc80      	pop	{r7}
 80047a2:	4770      	bx	lr

080047a4 <JIsBool>:


N_CJSON_PUBLIC(Jbool) JIsBool(const J * const item)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
    if (item == NULL) {
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d101      	bne.n	80047b6 <JIsBool+0x12>
        return false;
 80047b2:	2300      	movs	r3, #0
 80047b4:	e008      	b.n	80047c8 <JIsBool+0x24>
    }

    return (item->type & (JTrue | JFalse)) != 0;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	f003 0303 	and.w	r3, r3, #3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	bf14      	ite	ne
 80047c2:	2301      	movne	r3, #1
 80047c4:	2300      	moveq	r3, #0
 80047c6:	b2db      	uxtb	r3, r3
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bc80      	pop	{r7}
 80047d0:	4770      	bx	lr

080047d2 <JIsNumber>:

    return (item->type & 0xFF) == JNULL;
}

N_CJSON_PUBLIC(Jbool) JIsNumber(const J * const item)
{
 80047d2:	b480      	push	{r7}
 80047d4:	b083      	sub	sp, #12
 80047d6:	af00      	add	r7, sp, #0
 80047d8:	6078      	str	r0, [r7, #4]
    if (item == NULL) {
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d101      	bne.n	80047e4 <JIsNumber+0x12>
        return false;
 80047e0:	2300      	movs	r3, #0
 80047e2:	e007      	b.n	80047f4 <JIsNumber+0x22>
    }

    return (item->type & 0xFF) == JNumber;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	68db      	ldr	r3, [r3, #12]
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	2b08      	cmp	r3, #8
 80047ec:	bf0c      	ite	eq
 80047ee:	2301      	moveq	r3, #1
 80047f0:	2300      	movne	r3, #0
 80047f2:	b2db      	uxtb	r3, r3
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	370c      	adds	r7, #12
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bc80      	pop	{r7}
 80047fc:	4770      	bx	lr

080047fe <JIsString>:

N_CJSON_PUBLIC(Jbool) JIsString(const J * const item)
{
 80047fe:	b480      	push	{r7}
 8004800:	b083      	sub	sp, #12
 8004802:	af00      	add	r7, sp, #0
 8004804:	6078      	str	r0, [r7, #4]
    if (item == NULL) {
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d101      	bne.n	8004810 <JIsString+0x12>
        return false;
 800480c:	2300      	movs	r3, #0
 800480e:	e007      	b.n	8004820 <JIsString+0x22>
    }

    return (item->type & 0xFF) == JString;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	68db      	ldr	r3, [r3, #12]
 8004814:	b2db      	uxtb	r3, r3
 8004816:	2b10      	cmp	r3, #16
 8004818:	bf0c      	ite	eq
 800481a:	2301      	moveq	r3, #1
 800481c:	2300      	movne	r3, #0
 800481e:	b2db      	uxtb	r3, r3
}
 8004820:	4618      	mov	r0, r3
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	bc80      	pop	{r7}
 8004828:	4770      	bx	lr

0800482a <JIsObject>:

    return (item->type & 0xFF) == JArray;
}

N_CJSON_PUBLIC(Jbool) JIsObject(const J * const item)
{
 800482a:	b480      	push	{r7}
 800482c:	b083      	sub	sp, #12
 800482e:	af00      	add	r7, sp, #0
 8004830:	6078      	str	r0, [r7, #4]
    if (item == NULL) {
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d101      	bne.n	800483c <JIsObject+0x12>
        return false;
 8004838:	2300      	movs	r3, #0
 800483a:	e007      	b.n	800484c <JIsObject+0x22>
    }

    return (item->type & 0xFF) == JObject;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	b2db      	uxtb	r3, r3
 8004842:	2b40      	cmp	r3, #64	; 0x40
 8004844:	bf0c      	ite	eq
 8004846:	2301      	moveq	r3, #1
 8004848:	2300      	movne	r3, #0
 800484a:	b2db      	uxtb	r3, r3
}
 800484c:	4618      	mov	r0, r3
 800484e:	370c      	adds	r7, #12
 8004850:	46bd      	mov	sp, r7
 8004852:	bc80      	pop	{r7}
 8004854:	4770      	bx	lr

08004856 <JIsPresent>:
    @param   field The field to find.
    @returns boolean. `true` if the field is present.
*/
/**************************************************************************/
bool JIsPresent(J *rsp, const char *field)
{
 8004856:	b580      	push	{r7, lr}
 8004858:	b082      	sub	sp, #8
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
 800485e:	6039      	str	r1, [r7, #0]
    if (rsp == NULL) {
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d101      	bne.n	800486a <JIsPresent+0x14>
        return false;
 8004866:	2300      	movs	r3, #0
 8004868:	e009      	b.n	800487e <JIsPresent+0x28>
    }
    return (JGetObjectItem(rsp, field) != NULL);
 800486a:	6839      	ldr	r1, [r7, #0]
 800486c:	6878      	ldr	r0, [r7, #4]
 800486e:	f7ff fd74 	bl	800435a <JGetObjectItem>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	bf14      	ite	ne
 8004878:	2301      	movne	r3, #1
 800487a:	2300      	moveq	r3, #0
 800487c:	b2db      	uxtb	r3, r3
}
 800487e:	4618      	mov	r0, r3
 8004880:	3708      	adds	r7, #8
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
	...

08004888 <JGetString>:
    @param   field The field to return.
    @returns The string response, or an empty string, if not present.
*/
/**************************************************************************/
char *JGetString(J *rsp, const char *field)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	6039      	str	r1, [r7, #0]
    if (rsp == NULL) {
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d102      	bne.n	800489e <JGetString+0x16>
        return (char *) c_nullstring;
 8004898:	4b11      	ldr	r3, [pc, #68]	; (80048e0 <JGetString+0x58>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	e01c      	b.n	80048d8 <JGetString+0x50>
    }
    J *item = JGetObjectItem(rsp, field);
 800489e:	6839      	ldr	r1, [r7, #0]
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f7ff fd5a 	bl	800435a <JGetObjectItem>
 80048a6:	60f8      	str	r0, [r7, #12]
    if (item == NULL) {
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d102      	bne.n	80048b4 <JGetString+0x2c>
        return (char *) c_nullstring;
 80048ae:	4b0c      	ldr	r3, [pc, #48]	; (80048e0 <JGetString+0x58>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	e011      	b.n	80048d8 <JGetString+0x50>
    }
    if (!JIsString(item)) {
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f7ff ffa2 	bl	80047fe <JIsString>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d102      	bne.n	80048c6 <JGetString+0x3e>
        return (char *) c_nullstring;
 80048c0:	4b07      	ldr	r3, [pc, #28]	; (80048e0 <JGetString+0x58>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	e008      	b.n	80048d8 <JGetString+0x50>
    }
    if (item->valuestring == NULL) {
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d102      	bne.n	80048d4 <JGetString+0x4c>
        return (char *) c_nullstring;
 80048ce:	4b04      	ldr	r3, [pc, #16]	; (80048e0 <JGetString+0x58>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	e001      	b.n	80048d8 <JGetString+0x50>
    }
    return item->valuestring;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	691b      	ldr	r3, [r3, #16]
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3710      	adds	r7, #16
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	20000010 	.word	0x20000010

080048e4 <JGetObject>:
    @param   field The field to return.
    @returns The object found, or NULL, if not present.
*/
/**************************************************************************/
J *JGetObject(J *rsp, const char *field)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
    if (rsp == NULL) {
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d101      	bne.n	80048f8 <JGetObject+0x14>
        return NULL;
 80048f4:	2300      	movs	r3, #0
 80048f6:	e012      	b.n	800491e <JGetObject+0x3a>
    }
    J *item = JGetObjectItem(rsp, field);
 80048f8:	6839      	ldr	r1, [r7, #0]
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f7ff fd2d 	bl	800435a <JGetObjectItem>
 8004900:	60f8      	str	r0, [r7, #12]
    if (item == NULL) {
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d101      	bne.n	800490c <JGetObject+0x28>
        return NULL;
 8004908:	2300      	movs	r3, #0
 800490a:	e008      	b.n	800491e <JGetObject+0x3a>
    }
    if (!JIsObject(item)) {
 800490c:	68f8      	ldr	r0, [r7, #12]
 800490e:	f7ff ff8c 	bl	800482a <JIsObject>
 8004912:	4603      	mov	r3, r0
 8004914:	2b00      	cmp	r3, #0
 8004916:	d101      	bne.n	800491c <JGetObject+0x38>
        return NULL;
 8004918:	2300      	movs	r3, #0
 800491a:	e000      	b.n	800491e <JGetObject+0x3a>
    }
    return item;
 800491c:	68fb      	ldr	r3, [r7, #12]
}
 800491e:	4618      	mov	r0, r3
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
	...

08004928 <JStringValue>:
    @param   item The JSON item.
    @returns The string value, or empty string, if NULL.
*/
/**************************************************************************/
char *JStringValue(J *item)
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
    if (item == NULL) {
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <JStringValue+0x12>
        return "";
 8004936:	4b04      	ldr	r3, [pc, #16]	; (8004948 <JStringValue+0x20>)
 8004938:	e001      	b.n	800493e <JStringValue+0x16>
    }
    return item->valuestring;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	691b      	ldr	r3, [r3, #16]
}
 800493e:	4618      	mov	r0, r3
 8004940:	370c      	adds	r7, #12
 8004942:	46bd      	mov	sp, r7
 8004944:	bc80      	pop	{r7}
 8004946:	4770      	bx	lr
 8004948:	080226ac 	.word	0x080226ac

0800494c <JNumberValue>:
    @param   item The JSON item.
    @returns The number, or 0.0, if NULL.
*/
/**************************************************************************/
JNUMBER JNumberValue(J *item)
{
 800494c:	b480      	push	{r7}
 800494e:	b083      	sub	sp, #12
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
    if (item == NULL) {
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d104      	bne.n	8004964 <JNumberValue+0x18>
        return 0.0;
 800495a:	f04f 0200 	mov.w	r2, #0
 800495e:	f04f 0300 	mov.w	r3, #0
 8004962:	e002      	b.n	800496a <JNumberValue+0x1e>
    }
    return item->valuenumber;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
}
 800496a:	4610      	mov	r0, r2
 800496c:	4619      	mov	r1, r3
 800496e:	370c      	adds	r7, #12
 8004970:	46bd      	mov	sp, r7
 8004972:	bc80      	pop	{r7}
 8004974:	4770      	bx	lr

08004976 <JGetNumber>:
    @param   field The field to return.
    @returns The number found, or 0.0, if not present.
*/
/**************************************************************************/
JNUMBER JGetNumber(J *rsp, const char *field)
{
 8004976:	b580      	push	{r7, lr}
 8004978:	b084      	sub	sp, #16
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
 800497e:	6039      	str	r1, [r7, #0]
    if (rsp == NULL) {
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d104      	bne.n	8004990 <JGetNumber+0x1a>
        return 0.0;
 8004986:	f04f 0200 	mov.w	r2, #0
 800498a:	f04f 0300 	mov.w	r3, #0
 800498e:	e01c      	b.n	80049ca <JGetNumber+0x54>
    }
    J *item = JGetObjectItem(rsp, field);
 8004990:	6839      	ldr	r1, [r7, #0]
 8004992:	6878      	ldr	r0, [r7, #4]
 8004994:	f7ff fce1 	bl	800435a <JGetObjectItem>
 8004998:	60f8      	str	r0, [r7, #12]
    if (item == NULL) {
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d104      	bne.n	80049aa <JGetNumber+0x34>
        return 0.0;
 80049a0:	f04f 0200 	mov.w	r2, #0
 80049a4:	f04f 0300 	mov.w	r3, #0
 80049a8:	e00f      	b.n	80049ca <JGetNumber+0x54>
    }
    if (!JIsNumber(item)) {
 80049aa:	68f8      	ldr	r0, [r7, #12]
 80049ac:	f7ff ff11 	bl	80047d2 <JIsNumber>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d104      	bne.n	80049c0 <JGetNumber+0x4a>
        return 0.0;
 80049b6:	f04f 0200 	mov.w	r2, #0
 80049ba:	f04f 0300 	mov.w	r3, #0
 80049be:	e004      	b.n	80049ca <JGetNumber+0x54>
    }
    return JNumberValue(item);
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	f7ff ffc3 	bl	800494c <JNumberValue>
 80049c6:	4602      	mov	r2, r0
 80049c8:	460b      	mov	r3, r1
}
 80049ca:	4610      	mov	r0, r2
 80049cc:	4619      	mov	r1, r3
 80049ce:	3710      	adds	r7, #16
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}

080049d4 <JIntValue>:
    @param   item The JSON item.
    @returns The number, or 0, if NULL.
*/
/**************************************************************************/
long int JIntValue(J *item)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
    if (item == NULL) {
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <JIntValue+0x12>
        return 0;
 80049e2:	2300      	movs	r3, #0
 80049e4:	e001      	b.n	80049ea <JIntValue+0x16>
    }
    return item->valueint;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	695b      	ldr	r3, [r3, #20]
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	370c      	adds	r7, #12
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bc80      	pop	{r7}
 80049f2:	4770      	bx	lr

080049f4 <JGetInt>:
    @param   field The field to return.
    @returns The int found, or 0, if not present.
*/
/**************************************************************************/
long int JGetInt(J *rsp, const char *field)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
    if (rsp == NULL) {
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d101      	bne.n	8004a08 <JGetInt+0x14>
        return 0;
 8004a04:	2300      	movs	r3, #0
 8004a06:	e015      	b.n	8004a34 <JGetInt+0x40>
    }
    J *item = JGetObjectItem(rsp, field);
 8004a08:	6839      	ldr	r1, [r7, #0]
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f7ff fca5 	bl	800435a <JGetObjectItem>
 8004a10:	60f8      	str	r0, [r7, #12]
    if (item == NULL) {
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d101      	bne.n	8004a1c <JGetInt+0x28>
        return 0;
 8004a18:	2300      	movs	r3, #0
 8004a1a:	e00b      	b.n	8004a34 <JGetInt+0x40>
    }
    if (!JIsNumber(item)) {
 8004a1c:	68f8      	ldr	r0, [r7, #12]
 8004a1e:	f7ff fed8 	bl	80047d2 <JIsNumber>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d101      	bne.n	8004a2c <JGetInt+0x38>
        return 0;
 8004a28:	2300      	movs	r3, #0
 8004a2a:	e003      	b.n	8004a34 <JGetInt+0x40>
    }
    return JIntValue(item);
 8004a2c:	68f8      	ldr	r0, [r7, #12]
 8004a2e:	f7ff ffd1 	bl	80049d4 <JIntValue>
 8004a32:	4603      	mov	r3, r0
}
 8004a34:	4618      	mov	r0, r3
 8004a36:	3710      	adds	r7, #16
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <JGetBool>:
    @param   field The field to return.
    @returns The boolean value, or false if not present.
*/
/**************************************************************************/
bool JGetBool(J *rsp, const char *field)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
    if (rsp == NULL) {
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d101      	bne.n	8004a50 <JGetBool+0x14>
        return false;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	e01a      	b.n	8004a86 <JGetBool+0x4a>
    }
    J *item = JGetObjectItem(rsp, field);
 8004a50:	6839      	ldr	r1, [r7, #0]
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f7ff fc81 	bl	800435a <JGetObjectItem>
 8004a58:	60f8      	str	r0, [r7, #12]
    if (item == NULL) {
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <JGetBool+0x28>
        return false;
 8004a60:	2300      	movs	r3, #0
 8004a62:	e010      	b.n	8004a86 <JGetBool+0x4a>
    }
    if (!JIsBool(item)) {
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	f7ff fe9d 	bl	80047a4 <JIsBool>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d101      	bne.n	8004a74 <JGetBool+0x38>
        return false;
 8004a70:	2300      	movs	r3, #0
 8004a72:	e008      	b.n	8004a86 <JGetBool+0x4a>
    }
    return JIsTrue(item);
 8004a74:	68f8      	ldr	r0, [r7, #12]
 8004a76:	f7ff fe7f 	bl	8004778 <JIsTrue>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	bf14      	ite	ne
 8004a80:	2301      	movne	r3, #1
 8004a82:	2300      	moveq	r3, #0
 8004a84:	b2db      	uxtb	r3, r3
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3710      	adds	r7, #16
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}

08004a8e <JIsNullString>:
    @param   field The field to return.
    @returns bool. False if the field is not present, or NULL.
*/
/**************************************************************************/
bool JIsNullString(J *rsp, const char *field)
{
 8004a8e:	b580      	push	{r7, lr}
 8004a90:	b084      	sub	sp, #16
 8004a92:	af00      	add	r7, sp, #0
 8004a94:	6078      	str	r0, [r7, #4]
 8004a96:	6039      	str	r1, [r7, #0]
    if (rsp == NULL) {
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d101      	bne.n	8004aa2 <JIsNullString+0x14>
        return false;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	e01f      	b.n	8004ae2 <JIsNullString+0x54>
    }
    J *item = JGetObjectItem(rsp, field);
 8004aa2:	6839      	ldr	r1, [r7, #0]
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f7ff fc58 	bl	800435a <JGetObjectItem>
 8004aaa:	60f8      	str	r0, [r7, #12]
    if (item == NULL) {
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d101      	bne.n	8004ab6 <JIsNullString+0x28>
        return true;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e015      	b.n	8004ae2 <JIsNullString+0x54>
    }
    if (!JIsString(item)) {
 8004ab6:	68f8      	ldr	r0, [r7, #12]
 8004ab8:	f7ff fea1 	bl	80047fe <JIsString>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d101      	bne.n	8004ac6 <JIsNullString+0x38>
        return false;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	e00d      	b.n	8004ae2 <JIsNullString+0x54>
    }
    if (item->valuestring == NULL) {
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	691b      	ldr	r3, [r3, #16]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d101      	bne.n	8004ad2 <JIsNullString+0x44>
        return true;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e007      	b.n	8004ae2 <JIsNullString+0x54>
    }
    if (item->valuestring[0] == '\0') {
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	781b      	ldrb	r3, [r3, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d101      	bne.n	8004ae0 <JIsNullString+0x52>
        return true;
 8004adc:	2301      	movs	r3, #1
 8004ade:	e000      	b.n	8004ae2 <JIsNullString+0x54>
    }
    return false;
 8004ae0:	2300      	movs	r3, #0
}
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	3710      	adds	r7, #16
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bd80      	pop	{r7, pc}

08004aea <JContainsString>:
    @param   substr The string to test against the returned value.
    @returns bol. Whether the provided string is found within the field.
*/
/**************************************************************************/
bool JContainsString(J *rsp, const char *field, const char *substr)
{
 8004aea:	b580      	push	{r7, lr}
 8004aec:	b086      	sub	sp, #24
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	60f8      	str	r0, [r7, #12]
 8004af2:	60b9      	str	r1, [r7, #8]
 8004af4:	607a      	str	r2, [r7, #4]
    if (rsp == NULL) {
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d101      	bne.n	8004b00 <JContainsString+0x16>
        return false;
 8004afc:	2300      	movs	r3, #0
 8004afe:	e029      	b.n	8004b54 <JContainsString+0x6a>
    }
    J *item = JGetObjectItem(rsp, field);
 8004b00:	68b9      	ldr	r1, [r7, #8]
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	f7ff fc29 	bl	800435a <JGetObjectItem>
 8004b08:	6178      	str	r0, [r7, #20]
    if (item == NULL) {
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d101      	bne.n	8004b14 <JContainsString+0x2a>
        return false;
 8004b10:	2300      	movs	r3, #0
 8004b12:	e01f      	b.n	8004b54 <JContainsString+0x6a>
    }
    if (!JIsString(item)) {
 8004b14:	6978      	ldr	r0, [r7, #20]
 8004b16:	f7ff fe72 	bl	80047fe <JIsString>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d101      	bne.n	8004b24 <JContainsString+0x3a>
        return false;
 8004b20:	2300      	movs	r3, #0
 8004b22:	e017      	b.n	8004b54 <JContainsString+0x6a>
    }
    if (item->valuestring == NULL) {
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	691b      	ldr	r3, [r3, #16]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d101      	bne.n	8004b30 <JContainsString+0x46>
        return false;
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	e011      	b.n	8004b54 <JContainsString+0x6a>
    }
    if (strlen(substr) == 0) {
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d101      	bne.n	8004b3c <JContainsString+0x52>
        return false;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	e00b      	b.n	8004b54 <JContainsString+0x6a>
    }
    return (strstr(item->valuestring, substr) != NULL);
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	6879      	ldr	r1, [r7, #4]
 8004b42:	4618      	mov	r0, r3
 8004b44:	f01d fbdd 	bl	8022302 <strstr>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	bf14      	ite	ne
 8004b4e:	2301      	movne	r3, #1
 8004b50:	2300      	moveq	r3, #0
 8004b52:	b2db      	uxtb	r3, r3
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3718      	adds	r7, #24
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <JGetItemName>:
    @param   item The JSON object.
    @returns The number, or and empty string, if NULL.
*/
/**************************************************************************/
const char *JGetItemName(const J * item)
{
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
    if (item->string == NULL) {
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a1b      	ldr	r3, [r3, #32]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d101      	bne.n	8004b70 <JGetItemName+0x14>
        return "";
 8004b6c:	4b04      	ldr	r3, [pc, #16]	; (8004b80 <JGetItemName+0x24>)
 8004b6e:	e001      	b.n	8004b74 <JGetItemName+0x18>
    }
    return item->string;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a1b      	ldr	r3, [r3, #32]
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	370c      	adds	r7, #12
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bc80      	pop	{r7}
 8004b7c:	4770      	bx	lr
 8004b7e:	bf00      	nop
 8004b80:	080226ac 	.word	0x080226ac

08004b84 <JItoA>:
    @returns The number converted to text, null-terminated.
    @note The buffer midt be large enough because no bounds checking is done.
*/
/**************************************************************************/
void JItoA(long int n, char *s)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
    char c;
    long int i, j, sign;
    if ((sign = n) < 0) {
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	60fb      	str	r3, [r7, #12]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	da02      	bge.n	8004b9e <JItoA+0x1a>
        n = -n;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	425b      	negs	r3, r3
 8004b9c:	607b      	str	r3, [r7, #4]
    }
    i = 0;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	617b      	str	r3, [r7, #20]
    do {
        s[i++] = n % 10 + '0';
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	4b2c      	ldr	r3, [pc, #176]	; (8004c58 <JItoA+0xd4>)
 8004ba6:	fb83 1302 	smull	r1, r3, r3, r2
 8004baa:	1099      	asrs	r1, r3, #2
 8004bac:	17d3      	asrs	r3, r2, #31
 8004bae:	1ac9      	subs	r1, r1, r3
 8004bb0:	460b      	mov	r3, r1
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	440b      	add	r3, r1
 8004bb6:	005b      	lsls	r3, r3, #1
 8004bb8:	1ad1      	subs	r1, r2, r3
 8004bba:	b2ca      	uxtb	r2, r1
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	1c59      	adds	r1, r3, #1
 8004bc0:	6179      	str	r1, [r7, #20]
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	440b      	add	r3, r1
 8004bc8:	3230      	adds	r2, #48	; 0x30
 8004bca:	b2d2      	uxtb	r2, r2
 8004bcc:	701a      	strb	r2, [r3, #0]
    } while ((n /= 10) > 0);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a21      	ldr	r2, [pc, #132]	; (8004c58 <JItoA+0xd4>)
 8004bd2:	fb82 1203 	smull	r1, r2, r2, r3
 8004bd6:	1092      	asrs	r2, r2, #2
 8004bd8:	17db      	asrs	r3, r3, #31
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	607b      	str	r3, [r7, #4]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	dcde      	bgt.n	8004ba2 <JItoA+0x1e>
    if (sign < 0) {
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	da07      	bge.n	8004bfa <JItoA+0x76>
        s[i++] = '-';
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	1c5a      	adds	r2, r3, #1
 8004bee:	617a      	str	r2, [r7, #20]
 8004bf0:	461a      	mov	r2, r3
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	4413      	add	r3, r2
 8004bf6:	222d      	movs	r2, #45	; 0x2d
 8004bf8:	701a      	strb	r2, [r3, #0]
    }
    s[i] = '\0';
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	683a      	ldr	r2, [r7, #0]
 8004bfe:	4413      	add	r3, r2
 8004c00:	2200      	movs	r2, #0
 8004c02:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = strlen(s)-1; i<j; i++, j--) {
 8004c04:	2300      	movs	r3, #0
 8004c06:	617b      	str	r3, [r7, #20]
 8004c08:	6838      	ldr	r0, [r7, #0]
 8004c0a:	f7fc fa23 	bl	8001054 <strlen>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	3b01      	subs	r3, #1
 8004c12:	613b      	str	r3, [r7, #16]
 8004c14:	e017      	b.n	8004c46 <JItoA+0xc2>
        c = s[i];
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	683a      	ldr	r2, [r7, #0]
 8004c1a:	4413      	add	r3, r2
 8004c1c:	781b      	ldrb	r3, [r3, #0]
 8004c1e:	72fb      	strb	r3, [r7, #11]
        s[i] = s[j];
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	683a      	ldr	r2, [r7, #0]
 8004c24:	441a      	add	r2, r3
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	6839      	ldr	r1, [r7, #0]
 8004c2a:	440b      	add	r3, r1
 8004c2c:	7812      	ldrb	r2, [r2, #0]
 8004c2e:	701a      	strb	r2, [r3, #0]
        s[j] = c;
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	683a      	ldr	r2, [r7, #0]
 8004c34:	4413      	add	r3, r2
 8004c36:	7afa      	ldrb	r2, [r7, #11]
 8004c38:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = strlen(s)-1; i<j; i++, j--) {
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	617b      	str	r3, [r7, #20]
 8004c40:	693b      	ldr	r3, [r7, #16]
 8004c42:	3b01      	subs	r3, #1
 8004c44:	613b      	str	r3, [r7, #16]
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	429a      	cmp	r2, r3
 8004c4c:	dbe3      	blt.n	8004c16 <JItoA+0x92>
    }
}
 8004c4e:	bf00      	nop
 8004c50:	bf00      	nop
 8004c52:	3718      	adds	r7, #24
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	66666667 	.word	0x66666667

08004c5c <JAtoI>:
    @param   a null-terminated text buffer
    @returns An integer, or 0 if invalid
*/
/**************************************************************************/
long int JAtoI(const char *string)
{
 8004c5c:	b480      	push	{r7}
 8004c5e:	b087      	sub	sp, #28
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
    long int result = 0;
 8004c64:	2300      	movs	r3, #0
 8004c66:	617b      	str	r3, [r7, #20]
    unsigned int digit;
    int sign;
    while (*string == ' ') {
 8004c68:	e002      	b.n	8004c70 <JAtoI+0x14>
        string += 1;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	607b      	str	r3, [r7, #4]
    while (*string == ' ') {
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	781b      	ldrb	r3, [r3, #0]
 8004c74:	2b20      	cmp	r3, #32
 8004c76:	d0f8      	beq.n	8004c6a <JAtoI+0xe>
    }
    if (*string == '-') {
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	781b      	ldrb	r3, [r3, #0]
 8004c7c:	2b2d      	cmp	r3, #45	; 0x2d
 8004c7e:	d105      	bne.n	8004c8c <JAtoI+0x30>
        sign = 1;
 8004c80:	2301      	movs	r3, #1
 8004c82:	613b      	str	r3, [r7, #16]
        string += 1;
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	3301      	adds	r3, #1
 8004c88:	607b      	str	r3, [r7, #4]
 8004c8a:	e008      	b.n	8004c9e <JAtoI+0x42>
    } else {
        sign = 0;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	613b      	str	r3, [r7, #16]
        if (*string == '+') {
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	781b      	ldrb	r3, [r3, #0]
 8004c94:	2b2b      	cmp	r3, #43	; 0x2b
 8004c96:	d102      	bne.n	8004c9e <JAtoI+0x42>
            string += 1;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	3301      	adds	r3, #1
 8004c9c:	607b      	str	r3, [r7, #4]
        }
    }
    for ( ; ; string += 1) {
        digit = *string - '0';
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	781b      	ldrb	r3, [r3, #0]
 8004ca2:	3b30      	subs	r3, #48	; 0x30
 8004ca4:	60fb      	str	r3, [r7, #12]
        if (digit > 9) {
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2b09      	cmp	r3, #9
 8004caa:	d80c      	bhi.n	8004cc6 <JAtoI+0x6a>
            break;
        }
        result = (10*result) + digit;
 8004cac:	697a      	ldr	r2, [r7, #20]
 8004cae:	4613      	mov	r3, r2
 8004cb0:	009b      	lsls	r3, r3, #2
 8004cb2:	4413      	add	r3, r2
 8004cb4:	005b      	lsls	r3, r3, #1
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	4413      	add	r3, r2
 8004cbc:	617b      	str	r3, [r7, #20]
    for ( ; ; string += 1) {
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	607b      	str	r3, [r7, #4]
        digit = *string - '0';
 8004cc4:	e7eb      	b.n	8004c9e <JAtoI+0x42>
            break;
 8004cc6:	bf00      	nop
    }
    if (sign) {
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d002      	beq.n	8004cd4 <JAtoI+0x78>
        result = -result;
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	425b      	negs	r3, r3
 8004cd2:	617b      	str	r3, [r7, #20]
    }
    return result;
 8004cd4:	697b      	ldr	r3, [r7, #20]
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	371c      	adds	r7, #28
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bc80      	pop	{r7}
 8004cde:	4770      	bx	lr

08004ce0 <JAllocString>:
    @param   a buffer containing text with a counted length
    @returns A c-string (NULL if invalid) that must be freed with JFree()
*/
/**************************************************************************/
char *JAllocString(uint8_t *buffer, uint32_t len)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
    char *buf = _Malloc(len+1);
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	3301      	adds	r3, #1
 8004cee:	4618      	mov	r0, r3
 8004cf0:	f001 fa22 	bl	8006138 <NoteMalloc>
 8004cf4:	60f8      	str	r0, [r7, #12]
    if (buf == NULL) {
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d101      	bne.n	8004d00 <JAllocString+0x20>
        return false;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	e00d      	b.n	8004d1c <JAllocString+0x3c>
    }
    if (len > 0) {
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d004      	beq.n	8004d10 <JAllocString+0x30>
        memcpy(buf, buffer, len);
 8004d06:	683a      	ldr	r2, [r7, #0]
 8004d08:	6879      	ldr	r1, [r7, #4]
 8004d0a:	68f8      	ldr	r0, [r7, #12]
 8004d0c:	f01d fa04 	bl	8022118 <memcpy>
    }
    buf[len] = '\0';
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	683b      	ldr	r3, [r7, #0]
 8004d14:	4413      	add	r3, r2
 8004d16:	2200      	movs	r2, #0
 8004d18:	701a      	strb	r2, [r3, #0]
    return buf;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <JNtoA>:
// Convert a JNUMBER into a null-terminated text string.  Note that buf must
// be pointing at a buffer of JNTOA_MAX length, which is defined so that it
// includes enough space for the null terminator, so there's no need to
// have a buffer of JNTOA_MAX+1.
char * JNtoA(JNUMBER f, char * buf, int precision)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b08e      	sub	sp, #56	; 0x38
 8004d28:	af06      	add	r7, sp, #24
 8004d2a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8004d2e:	607a      	str	r2, [r7, #4]
 8004d30:	603b      	str	r3, [r7, #0]
    int overflow = 0;
 8004d32:	2300      	movs	r3, #0
 8004d34:	61bb      	str	r3, [r7, #24]
    size_t len = 0;
 8004d36:	2300      	movs	r3, #0
 8004d38:	617b      	str	r3, [r7, #20]
    int flags = PRINT_F_TYPE_G;
 8004d3a:	2304      	movs	r3, #4
 8004d3c:	61fb      	str	r3, [r7, #28]
    if (precision < 0) {
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	da01      	bge.n	8004d48 <JNtoA+0x24>
        precision = JNTOA_PRECISION;
 8004d44:	2310      	movs	r3, #16
 8004d46:	603b      	str	r3, [r7, #0]
    }
    fmtflt(buf, &len, JNTOA_MAX, f, -1, precision, flags, &overflow);
 8004d48:	f107 0114 	add.w	r1, r7, #20
 8004d4c:	f107 0318 	add.w	r3, r7, #24
 8004d50:	9305      	str	r3, [sp, #20]
 8004d52:	69fb      	ldr	r3, [r7, #28]
 8004d54:	9304      	str	r3, [sp, #16]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	9303      	str	r3, [sp, #12]
 8004d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d5e:	9302      	str	r3, [sp, #8]
 8004d60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d64:	e9cd 2300 	strd	r2, r3, [sp]
 8004d68:	222c      	movs	r2, #44	; 0x2c
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 f816 	bl	8004d9c <fmtflt>
    if (overflow) {
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d005      	beq.n	8004d82 <JNtoA+0x5e>
        strcpy(buf, "*");
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	4907      	ldr	r1, [pc, #28]	; (8004d98 <JNtoA+0x74>)
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	881b      	ldrh	r3, [r3, #0]
 8004d80:	8013      	strh	r3, [r2, #0]
    }
    buf[len] = '\0';
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	687a      	ldr	r2, [r7, #4]
 8004d86:	4413      	add	r3, r2
 8004d88:	2200      	movs	r2, #0
 8004d8a:	701a      	strb	r2, [r3, #0]
    return buf;
 8004d8c:	687b      	ldr	r3, [r7, #4]
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3720      	adds	r7, #32
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	08022740 	.word	0x08022740

08004d9c <fmtflt>:

static void
fmtflt(char *str, size_t *len, size_t size, JNUMBER fvalue, int width,
       int precision, int flags, int *overflow)
{
 8004d9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004da0:	b0b9      	sub	sp, #228	; 0xe4
 8004da2:	af04      	add	r7, sp, #16
 8004da4:	6178      	str	r0, [r7, #20]
 8004da6:	6139      	str	r1, [r7, #16]
 8004da8:	60fa      	str	r2, [r7, #12]
    JNUMBER ufvalue;
    uintmax_t intpart;
    uintmax_t fracpart;
    uintmax_t mask;
    const char *infnan = NULL;
 8004daa:	2300      	movs	r3, #0
 8004dac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    char iconvert[JNTOA_MAX];
    char fconvert[JNTOA_MAX];
    char econvert[4];	/* "e-12" (without nul-termination). */
    char esign = 0;
 8004db0:	2300      	movs	r3, #0
 8004db2:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
    char sign = 0;
 8004db6:	2300      	movs	r3, #0
 8004db8:	f887 30b2 	strb.w	r3, [r7, #178]	; 0xb2
    int leadfraczeros = 0;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    int exponent = 0;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    int emitpoint = 0;
 8004dc8:	2300      	movs	r3, #0
 8004dca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    int omitzeros = 0;
 8004dce:	2300      	movs	r3, #0
 8004dd0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    int omitcount = 0;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    int padlen = 0;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    int epos = 0;
 8004de0:	2300      	movs	r3, #0
 8004de2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    int fpos = 0;
 8004de6:	2300      	movs	r3, #0
 8004de8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    int ipos = 0;
 8004dec:	2300      	movs	r3, #0
 8004dee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    int separators = (flags & PRINT_F_QUOTE);
 8004df2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004df6:	f003 0301 	and.w	r3, r3, #1
 8004dfa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    int estyle = (flags & PRINT_F_TYPE_E);
 8004dfe:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004e02:	f003 0302 	and.w	r3, r3, #2
 8004e06:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    /*
     * AIX' man page says the default is 0, but C99 and at least Solaris'
     * and NetBSD's man pages say the default is 6, and sprintf(3) on AIX
     * defaults to 6.
     */
    if (precision == -1) {
 8004e0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004e0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e12:	d102      	bne.n	8004e1a <fmtflt+0x7e>
        precision = 6;
 8004e14:	2306      	movs	r3, #6
 8004e16:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    if (fvalue < 0.0) {
 8004e1a:	f04f 0200 	mov.w	r2, #0
 8004e1e:	f04f 0300 	mov.w	r3, #0
 8004e22:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8004e26:	f7fc fd4b 	bl	80018c0 <__aeabi_dcmplt>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d003      	beq.n	8004e38 <fmtflt+0x9c>
        sign = '-';
 8004e30:	232d      	movs	r3, #45	; 0x2d
 8004e32:	f887 30b2 	strb.w	r3, [r7, #178]	; 0xb2
 8004e36:	e012      	b.n	8004e5e <fmtflt+0xc2>
    } else if (flags & PRINT_F_PLUS) {	/* Do a sign. */
 8004e38:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004e3c:	f003 0310 	and.w	r3, r3, #16
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d003      	beq.n	8004e4c <fmtflt+0xb0>
        sign = '+';
 8004e44:	232b      	movs	r3, #43	; 0x2b
 8004e46:	f887 30b2 	strb.w	r3, [r7, #178]	; 0xb2
 8004e4a:	e008      	b.n	8004e5e <fmtflt+0xc2>
    } else if (flags & PRINT_F_SPACE) {
 8004e4c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004e50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d002      	beq.n	8004e5e <fmtflt+0xc2>
        sign = ' ';
 8004e58:	2320      	movs	r3, #32
 8004e5a:	f887 30b2 	strb.w	r3, [r7, #178]	; 0xb2
    }

    if (isnan(fvalue)) {
 8004e5e:	e9d7 233e 	ldrd	r2, r3, [r7, #248]	; 0xf8
 8004e62:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8004e66:	f7fc fd53 	bl	8001910 <__aeabi_dcmpun>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d00b      	beq.n	8004e88 <fmtflt+0xec>
        infnan = (flags & PRINT_F_UP) ? "NAN" : "nan";
 8004e70:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004e74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <fmtflt+0xe4>
 8004e7c:	4bb4      	ldr	r3, [pc, #720]	; (8005150 <fmtflt+0x3b4>)
 8004e7e:	e000      	b.n	8004e82 <fmtflt+0xe6>
 8004e80:	4bb4      	ldr	r3, [pc, #720]	; (8005154 <fmtflt+0x3b8>)
 8004e82:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e86:	e030      	b.n	8004eea <fmtflt+0x14e>
    } else if (isinf(fvalue)) {
 8004e88:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004e8c:	603b      	str	r3, [r7, #0]
 8004e8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e92:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e96:	607b      	str	r3, [r7, #4]
 8004e98:	2301      	movs	r3, #1
 8004e9a:	461e      	mov	r6, r3
 8004e9c:	f04f 32ff 	mov.w	r2, #4294967295
 8004ea0:	4bad      	ldr	r3, [pc, #692]	; (8005158 <fmtflt+0x3bc>)
 8004ea2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004ea6:	f7fc fd33 	bl	8001910 <__aeabi_dcmpun>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d10b      	bne.n	8004ec8 <fmtflt+0x12c>
 8004eb0:	f04f 32ff 	mov.w	r2, #4294967295
 8004eb4:	4ba8      	ldr	r3, [pc, #672]	; (8005158 <fmtflt+0x3bc>)
 8004eb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004eba:	f7fc fd0b 	bl	80018d4 <__aeabi_dcmple>
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d101      	bne.n	8004ec8 <fmtflt+0x12c>
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	461e      	mov	r6, r3
 8004ec8:	b2f3      	uxtb	r3, r6
 8004eca:	f083 0301 	eor.w	r3, r3, #1
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d00a      	beq.n	8004eea <fmtflt+0x14e>
        infnan = (flags & PRINT_F_UP) ? "INF" : "inf";
 8004ed4:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d001      	beq.n	8004ee4 <fmtflt+0x148>
 8004ee0:	4b9e      	ldr	r3, [pc, #632]	; (800515c <fmtflt+0x3c0>)
 8004ee2:	e000      	b.n	8004ee6 <fmtflt+0x14a>
 8004ee4:	4b9e      	ldr	r3, [pc, #632]	; (8005160 <fmtflt+0x3c4>)
 8004ee6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    }

    if (infnan != NULL) {
 8004eea:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d037      	beq.n	8004f62 <fmtflt+0x1c6>
        if (sign != 0) {
 8004ef2:	f897 30b2 	ldrb.w	r3, [r7, #178]	; 0xb2
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d01c      	beq.n	8004f34 <fmtflt+0x198>
            iconvert[ipos++] = sign;
 8004efa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004efe:	1c5a      	adds	r2, r3, #1
 8004f00:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004f04:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 8004f08:	4413      	add	r3, r2
 8004f0a:	f897 20b2 	ldrb.w	r2, [r7, #178]	; 0xb2
 8004f0e:	f803 2c84 	strb.w	r2, [r3, #-132]
        }
        while (*infnan != '\0') {
 8004f12:	e00f      	b.n	8004f34 <fmtflt+0x198>
            iconvert[ipos++] = *infnan++;
 8004f14:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004f18:	1c53      	adds	r3, r2, #1
 8004f1a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004f1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f22:	1c59      	adds	r1, r3, #1
 8004f24:	f8c7 108c 	str.w	r1, [r7, #140]	; 0x8c
 8004f28:	7812      	ldrb	r2, [r2, #0]
 8004f2a:	f107 01d0 	add.w	r1, r7, #208	; 0xd0
 8004f2e:	440b      	add	r3, r1
 8004f30:	f803 2c84 	strb.w	r2, [r3, #-132]
        while (*infnan != '\0') {
 8004f34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d1ea      	bne.n	8004f14 <fmtflt+0x178>
        }
        fmtstr(str, len, size, iconvert, width, ipos, flags);
 8004f3e:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8004f42:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004f46:	9302      	str	r3, [sp, #8]
 8004f48:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f4c:	9301      	str	r3, [sp, #4]
 8004f4e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8004f52:	9300      	str	r3, [sp, #0]
 8004f54:	4613      	mov	r3, r2
 8004f56:	68fa      	ldr	r2, [r7, #12]
 8004f58:	6939      	ldr	r1, [r7, #16]
 8004f5a:	6978      	ldr	r0, [r7, #20]
 8004f5c:	f000 fb1a 	bl	8005594 <fmtstr>
        return;
 8004f60:	e312      	b.n	8005588 <fmtflt+0x7ec>
    }

    /* "%e" (or "%E") or "%g" (or "%G") conversion. */
    if (flags & PRINT_F_TYPE_E || flags & PRINT_F_TYPE_G) {
 8004f62:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d105      	bne.n	8004f7a <fmtflt+0x1de>
 8004f6e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004f72:	f003 0304 	and.w	r3, r3, #4
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d01d      	beq.n	8004fb6 <fmtflt+0x21a>
        if (flags & PRINT_F_TYPE_G) {
 8004f7a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004f7e:	f003 0304 	and.w	r3, r3, #4
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00d      	beq.n	8004fa2 <fmtflt+0x206>
             * leave this decision for later.  Until then, we'll
             * assume that we're going to do an "e-style" conversion
             * (in order to get the exponent calculated).  For
             * "e-style", the precision must be decremented by one.
             */
            precision--;
 8004f86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
            /*
             * For "%g" (and "%G") conversions, trailing zeros are
             * removed from the fractional portion of the result
             * unless the "#" flag was specified.
             */
            if (!(flags & PRINT_F_NUM)) {
 8004f90:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8004f94:	f003 0308 	and.w	r3, r3, #8
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d102      	bne.n	8004fa2 <fmtflt+0x206>
                omitzeros = 1;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
            }
        }
        exponent = getexponent(fvalue);
 8004fa2:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8004fa6:	f000 fbc7 	bl	8005738 <getexponent>
 8004faa:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
        estyle = 1;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004fb4:	e000      	b.n	8004fb8 <fmtflt+0x21c>
    }

again:
 8004fb6:	bf00      	nop
        if (precision > 38) {
            precision = 38;
        }
        break;
    case 8:
        if (precision > 19) {
 8004fb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8004fbc:	2b13      	cmp	r3, #19
 8004fbe:	dd02      	ble.n	8004fc6 <fmtflt+0x22a>
            precision = 19;
 8004fc0:	2313      	movs	r3, #19
 8004fc2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        }
        break;
 8004fc6:	bf00      	nop
            precision = 9;
        }
        break;
    }

    ufvalue = (fvalue >= 0.0) ? fvalue : -fvalue;
 8004fc8:	f04f 0200 	mov.w	r2, #0
 8004fcc:	f04f 0300 	mov.w	r3, #0
 8004fd0:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 8004fd4:	f7fc fc88 	bl	80018e8 <__aeabi_dcmpge>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d002      	beq.n	8004fe4 <fmtflt+0x248>
 8004fde:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 8004fe2:	e005      	b.n	8004ff0 <fmtflt+0x254>
 8004fe4:	f8d7 40f8 	ldr.w	r4, [r7, #248]	; 0xf8
 8004fe8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fec:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8004ff0:	e9c7 4532 	strd	r4, r5, [r7, #200]	; 0xc8
    if (estyle) {	/* We want exactly one integer digit. */
 8004ff4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d00d      	beq.n	8005018 <fmtflt+0x27c>
        ufvalue /= mypow10(exponent);
 8004ffc:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8005000:	f000 fcbe 	bl	8005980 <mypow10>
 8005004:	4602      	mov	r2, r0
 8005006:	460b      	mov	r3, r1
 8005008:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800500c:	f7fc fb10 	bl	8001630 <__aeabi_ddiv>
 8005010:	4602      	mov	r2, r0
 8005012:	460b      	mov	r3, r1
 8005014:	e9c7 2332 	strd	r2, r3, [r7, #200]	; 0xc8
    }

    if ((intpart = cast(ufvalue)) == UINTMAX_MAX) {
 8005018:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800501c:	f000 fc32 	bl	8005884 <cast>
 8005020:	e9c7 0130 	strd	r0, r1, [r7, #192]	; 0xc0
 8005024:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8005028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800502c:	bf08      	it	eq
 800502e:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8005032:	d104      	bne.n	800503e <fmtflt+0x2a2>
        *overflow = 1;
 8005034:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8005038:	2201      	movs	r2, #1
 800503a:	601a      	str	r2, [r3, #0]
        return;
 800503c:	e2a4      	b.n	8005588 <fmtflt+0x7ec>

    /*
     * Factor of ten with the number of digits needed for the fractional
     * part.  For example, if the precision is 3, the mask will be 1000.
     */
    mask = (uintmax_t)mypow10(precision);
 800503e:	f8d7 0104 	ldr.w	r0, [r7, #260]	; 0x104
 8005042:	f000 fc9d 	bl	8005980 <mypow10>
 8005046:	4602      	mov	r2, r0
 8005048:	460b      	mov	r3, r1
 800504a:	4610      	mov	r0, r2
 800504c:	4619      	mov	r1, r3
 800504e:	f7fc fd25 	bl	8001a9c <__aeabi_d2ulz>
 8005052:	4602      	mov	r2, r0
 8005054:	460b      	mov	r3, r1
 8005056:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
    /*
     * We "cheat" by converting the fractional part to integer by
     * multiplying by a factor of ten.
     */
    if ((fracpart = myround(mask * (ufvalue - intpart))) >= mask) {
 800505a:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800505e:	f7fc f987 	bl	8001370 <__aeabi_ul2d>
 8005062:	4682      	mov	sl, r0
 8005064:	468b      	mov	fp, r1
 8005066:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800506a:	f7fc f981 	bl	8001370 <__aeabi_ul2d>
 800506e:	4602      	mov	r2, r0
 8005070:	460b      	mov	r3, r1
 8005072:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005076:	f7fb fff9 	bl	800106c <__aeabi_dsub>
 800507a:	4602      	mov	r2, r0
 800507c:	460b      	mov	r3, r1
 800507e:	4650      	mov	r0, sl
 8005080:	4659      	mov	r1, fp
 8005082:	f7fc f9ab 	bl	80013dc <__aeabi_dmul>
 8005086:	4602      	mov	r2, r0
 8005088:	460b      	mov	r3, r1
 800508a:	4610      	mov	r0, r2
 800508c:	4619      	mov	r1, r3
 800508e:	f000 fc35 	bl	80058fc <myround>
 8005092:	e9c7 012e 	strd	r0, r1, [r7, #184]	; 0xb8
 8005096:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800509a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800509e:	4299      	cmp	r1, r3
 80050a0:	bf08      	it	eq
 80050a2:	4290      	cmpeq	r0, r2
 80050a4:	d322      	bcc.n	80050ec <fmtflt+0x350>
         * For example, ufvalue = 2.99962, intpart = 2, and mask = 1000
         * (because precision = 3).  Now, myround(1000 * 0.99962) will
         * return 1000.  So, the integer part must be incremented by one
         * and the fractional part must be set to zero.
         */
        intpart++;
 80050a6:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 80050aa:	f112 0801 	adds.w	r8, r2, #1
 80050ae:	f143 0900 	adc.w	r9, r3, #0
 80050b2:	e9c7 8930 	strd	r8, r9, [r7, #192]	; 0xc0
        fracpart = 0;
 80050b6:	f04f 0200 	mov.w	r2, #0
 80050ba:	f04f 0300 	mov.w	r3, #0
 80050be:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
        if (estyle && intpart == 10) {
 80050c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d010      	beq.n	80050ec <fmtflt+0x350>
 80050ca:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	bf08      	it	eq
 80050d2:	2a0a      	cmpeq	r2, #10
 80050d4:	d10a      	bne.n	80050ec <fmtflt+0x350>
             * The value was rounded up to ten, but we only want one
             * integer digit if using "e-style".  So, the integer
             * part must be set to one and the exponent must be
             * incremented by one.
             */
            intpart = 1;
 80050d6:	f04f 0201 	mov.w	r2, #1
 80050da:	f04f 0300 	mov.w	r3, #0
 80050de:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
            exponent++;
 80050e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80050e6:	3301      	adds	r3, #1
 80050e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
     * - otherwise, the conversion is with style `e' (or `E') and precision
     *   P - 1." (7.19.6.1, 8)
     *
     * Note that we had decremented the precision by one.
     */
    if (flags & PRINT_F_TYPE_G && estyle &&
 80050ec:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80050f0:	f003 0304 	and.w	r3, r3, #4
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d019      	beq.n	800512c <fmtflt+0x390>
 80050f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d015      	beq.n	800512c <fmtflt+0x390>
 8005100:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8005104:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005108:	429a      	cmp	r2, r3
 800510a:	db0f      	blt.n	800512c <fmtflt+0x390>
            precision + 1 > exponent && exponent >= -4) {
 800510c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005110:	f113 0f04 	cmn.w	r3, #4
 8005114:	db0a      	blt.n	800512c <fmtflt+0x390>
        precision -= exponent;
 8005116:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800511a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800511e:	1ad3      	subs	r3, r2, r3
 8005120:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        estyle = 0;
 8005124:	2300      	movs	r3, #0
 8005126:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        goto again;
 800512a:	e745      	b.n	8004fb8 <fmtflt+0x21c>
    }

    if (estyle) {
 800512c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005130:	2b00      	cmp	r3, #0
 8005132:	d059      	beq.n	80051e8 <fmtflt+0x44c>
        if (exponent < 0) {
 8005134:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005138:	2b00      	cmp	r3, #0
 800513a:	da13      	bge.n	8005164 <fmtflt+0x3c8>
            exponent = -exponent;
 800513c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8005140:	425b      	negs	r3, r3
 8005142:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
            esign = '-';
 8005146:	232d      	movs	r3, #45	; 0x2d
 8005148:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
 800514c:	e00d      	b.n	800516a <fmtflt+0x3ce>
 800514e:	bf00      	nop
 8005150:	08022744 	.word	0x08022744
 8005154:	08022748 	.word	0x08022748
 8005158:	7fefffff 	.word	0x7fefffff
 800515c:	0802274c 	.word	0x0802274c
 8005160:	08022750 	.word	0x08022750
        } else {
            esign = '+';
 8005164:	232b      	movs	r3, #43	; 0x2b
 8005166:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
         * Convert the exponent.  The sizeof(econvert) is 4.  So, the
         * econvert buffer can hold e.g. "e+99" and "e-99".  We don't
         * support an exponent which contains more than two digits.
         * Therefore, the following stores are safe.
         */
        epos = convert(exponent, econvert, 2, 10, 0);
 800516a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800516e:	4618      	mov	r0, r3
 8005170:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8005174:	f107 021c 	add.w	r2, r7, #28
 8005178:	2300      	movs	r3, #0
 800517a:	9301      	str	r3, [sp, #4]
 800517c:	230a      	movs	r3, #10
 800517e:	9300      	str	r3, [sp, #0]
 8005180:	2302      	movs	r3, #2
 8005182:	f000 fb41 	bl	8005808 <convert>
 8005186:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
        /*
         * C99 says: "The exponent always contains at least two digits,
         * and only as many more digits as necessary to represent the
         * exponent." (7.19.6.1, 8)
         */
        if (epos == 1) {
 800518a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800518e:	2b01      	cmp	r3, #1
 8005190:	d10a      	bne.n	80051a8 <fmtflt+0x40c>
            econvert[epos++] = '0';
 8005192:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005196:	1c5a      	adds	r2, r3, #1
 8005198:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800519c:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 80051a0:	4413      	add	r3, r2
 80051a2:	2230      	movs	r2, #48	; 0x30
 80051a4:	f803 2cb4 	strb.w	r2, [r3, #-180]
        }
        econvert[epos++] = esign;
 80051a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80051ac:	1c5a      	adds	r2, r3, #1
 80051ae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80051b2:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 80051b6:	4413      	add	r3, r2
 80051b8:	f897 20b3 	ldrb.w	r2, [r7, #179]	; 0xb3
 80051bc:	f803 2cb4 	strb.w	r2, [r3, #-180]
        econvert[epos++] = (flags & PRINT_F_UP) ? 'E' : 'e';
 80051c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80051c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d001      	beq.n	80051d0 <fmtflt+0x434>
 80051cc:	2145      	movs	r1, #69	; 0x45
 80051ce:	e000      	b.n	80051d2 <fmtflt+0x436>
 80051d0:	2165      	movs	r1, #101	; 0x65
 80051d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80051dc:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 80051e0:	4413      	add	r3, r2
 80051e2:	460a      	mov	r2, r1
 80051e4:	f803 2cb4 	strb.w	r2, [r3, #-180]
    }

    /* Convert the integer part and the fractional part. */
    ipos = convert(intpart, iconvert, sizeof(iconvert), 10, 0);
 80051e8:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 80051ec:	2300      	movs	r3, #0
 80051ee:	9301      	str	r3, [sp, #4]
 80051f0:	230a      	movs	r3, #10
 80051f2:	9300      	str	r3, [sp, #0]
 80051f4:	232c      	movs	r3, #44	; 0x2c
 80051f6:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80051fa:	f000 fb05 	bl	8005808 <convert>
 80051fe:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if (fracpart != 0) {	/* convert() would return 1 if fracpart == 0. */
 8005202:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8005206:	4313      	orrs	r3, r2
 8005208:	d00c      	beq.n	8005224 <fmtflt+0x488>
        fpos = convert(fracpart, fconvert, sizeof(fconvert), 10, 0);
 800520a:	f107 0220 	add.w	r2, r7, #32
 800520e:	2300      	movs	r3, #0
 8005210:	9301      	str	r3, [sp, #4]
 8005212:	230a      	movs	r3, #10
 8005214:	9300      	str	r3, [sp, #0]
 8005216:	232c      	movs	r3, #44	; 0x2c
 8005218:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800521c:	f000 faf4 	bl	8005808 <convert>
 8005220:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    }

    leadfraczeros = precision - fpos;
 8005224:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8005228:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800522c:	1ad3      	subs	r3, r2, r3
 800522e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

    if (omitzeros) {
 8005232:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d026      	beq.n	8005288 <fmtflt+0x4ec>
        if (fpos > 0)	/* Omit trailing fractional part zeros. */
 800523a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800523e:	2b00      	cmp	r3, #0
 8005240:	dd14      	ble.n	800526c <fmtflt+0x4d0>
            while (omitcount < fpos && fconvert[omitcount] == '0') {
 8005242:	e004      	b.n	800524e <fmtflt+0x4b2>
                omitcount++;
 8005244:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005248:	3301      	adds	r3, #1
 800524a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
            while (omitcount < fpos && fconvert[omitcount] == '0') {
 800524e:	f8d7 209c 	ldr.w	r2, [r7, #156]	; 0x9c
 8005252:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8005256:	429a      	cmp	r2, r3
 8005258:	da0f      	bge.n	800527a <fmtflt+0x4de>
 800525a:	f107 0220 	add.w	r2, r7, #32
 800525e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005262:	4413      	add	r3, r2
 8005264:	781b      	ldrb	r3, [r3, #0]
 8005266:	2b30      	cmp	r3, #48	; 0x30
 8005268:	d0ec      	beq.n	8005244 <fmtflt+0x4a8>
 800526a:	e006      	b.n	800527a <fmtflt+0x4de>
            }
        else {	/* The fractional part is zero, omit it completely. */
            omitcount = precision;
 800526c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8005270:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
            leadfraczeros = 0;
 8005274:	2300      	movs	r3, #0
 8005276:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
        }
        precision -= omitcount;
 800527a:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800527e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

    /*
     * Print a decimal point if either the fractional part is non-zero
     * and/or the "#" flag was specified.
     */
    if (precision > 0 || flags & PRINT_F_NUM) {
 8005288:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800528c:	2b00      	cmp	r3, #0
 800528e:	dc05      	bgt.n	800529c <fmtflt+0x500>
 8005290:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005294:	f003 0308 	and.w	r3, r3, #8
 8005298:	2b00      	cmp	r3, #0
 800529a:	d002      	beq.n	80052a2 <fmtflt+0x506>
        emitpoint = 1;
 800529c:	2301      	movs	r3, #1
 800529e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    }
    if (separators) {	/* Get the number of group separators we'll print. */
 80052a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d005      	beq.n	80052b6 <fmtflt+0x51a>
        separators = getnumsep(ipos);
 80052aa:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80052ae:	f000 fa1f 	bl	80056f0 <getnumsep>
 80052b2:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
    }

    padlen = width                  /* Minimum field width. */
             - ipos                      /* Number of integer digits. */
 80052b6:	f8d7 2100 	ldr.w	r2, [r7, #256]	; 0x100
 80052ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052be:	1ad2      	subs	r2, r2, r3
             - epos                      /* Number of exponent characters. */
 80052c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80052c4:	1ad2      	subs	r2, r2, r3
             - precision                 /* Number of fractional digits. */
 80052c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80052ca:	1ad2      	subs	r2, r2, r3
             - separators                /* Number of group separators. */
 80052cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80052d0:	1ad3      	subs	r3, r2, r3
             - (emitpoint ? 1 : 0)       /* Will we print a decimal point? */
 80052d2:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80052d6:	2a00      	cmp	r2, #0
 80052d8:	bf14      	ite	ne
 80052da:	2201      	movne	r2, #1
 80052dc:	2200      	moveq	r2, #0
 80052de:	b2d2      	uxtb	r2, r2
 80052e0:	1a9b      	subs	r3, r3, r2
             - ((sign != 0) ? 1 : 0);    /* Will we print a sign character? */
 80052e2:	f897 20b2 	ldrb.w	r2, [r7, #178]	; 0xb2
 80052e6:	2a00      	cmp	r2, #0
 80052e8:	bf14      	ite	ne
 80052ea:	2201      	movne	r2, #1
 80052ec:	2200      	moveq	r2, #0
 80052ee:	b2d2      	uxtb	r2, r2
    padlen = width                  /* Minimum field width. */
 80052f0:	1a9b      	subs	r3, r3, r2
 80052f2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    if (padlen < 0) {
 80052f6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	da02      	bge.n	8005304 <fmtflt+0x568>
        padlen = 0;
 80052fe:	2300      	movs	r3, #0
 8005300:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

    /*
     * C99 says: "If the `0' and `-' flags both appear, the `0' flag is
     * ignored." (7.19.6.1, 6)
     */
    if (flags & PRINT_F_MINUS) {	/* Left justifty. */
 8005304:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005308:	f003 0320 	and.w	r3, r3, #32
 800530c:	2b00      	cmp	r3, #0
 800530e:	d005      	beq.n	800531c <fmtflt+0x580>
        padlen = -padlen;
 8005310:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005314:	425b      	negs	r3, r3
 8005316:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800531a:	e054      	b.n	80053c6 <fmtflt+0x62a>
    } else if (flags & PRINT_F_ZERO && padlen > 0) {
 800531c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005320:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005324:	2b00      	cmp	r3, #0
 8005326:	d04e      	beq.n	80053c6 <fmtflt+0x62a>
 8005328:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800532c:	2b00      	cmp	r3, #0
 800532e:	dd4a      	ble.n	80053c6 <fmtflt+0x62a>
        if (sign != 0) {	/* Sign. */
 8005330:	f897 30b2 	ldrb.w	r3, [r7, #178]	; 0xb2
 8005334:	2b00      	cmp	r3, #0
 8005336:	d02b      	beq.n	8005390 <fmtflt+0x5f4>
            OUTCHAR(str, *len, size, sign);
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	3301      	adds	r3, #1
 800533e:	68fa      	ldr	r2, [r7, #12]
 8005340:	429a      	cmp	r2, r3
 8005342:	d906      	bls.n	8005352 <fmtflt+0x5b6>
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	697a      	ldr	r2, [r7, #20]
 800534a:	4413      	add	r3, r2
 800534c:	f897 20b2 	ldrb.w	r2, [r7, #178]	; 0xb2
 8005350:	701a      	strb	r2, [r3, #0]
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	1c5a      	adds	r2, r3, #1
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	601a      	str	r2, [r3, #0]
            sign = 0;
 800535c:	2300      	movs	r3, #0
 800535e:	f887 30b2 	strb.w	r3, [r7, #178]	; 0xb2
        }
        while (padlen > 0) {	/* Leading zeros. */
 8005362:	e015      	b.n	8005390 <fmtflt+0x5f4>
            OUTCHAR(str, *len, size, '0');
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	3301      	adds	r3, #1
 800536a:	68fa      	ldr	r2, [r7, #12]
 800536c:	429a      	cmp	r2, r3
 800536e:	d905      	bls.n	800537c <fmtflt+0x5e0>
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	697a      	ldr	r2, [r7, #20]
 8005376:	4413      	add	r3, r2
 8005378:	2230      	movs	r2, #48	; 0x30
 800537a:	701a      	strb	r2, [r3, #0]
 800537c:	693b      	ldr	r3, [r7, #16]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	1c5a      	adds	r2, r3, #1
 8005382:	693b      	ldr	r3, [r7, #16]
 8005384:	601a      	str	r2, [r3, #0]
            padlen--;
 8005386:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800538a:	3b01      	subs	r3, #1
 800538c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        while (padlen > 0) {	/* Leading zeros. */
 8005390:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005394:	2b00      	cmp	r3, #0
 8005396:	dce5      	bgt.n	8005364 <fmtflt+0x5c8>
        }
    }
    while (padlen > 0) {	/* Leading spaces. */
 8005398:	e015      	b.n	80053c6 <fmtflt+0x62a>
        OUTCHAR(str, *len, size, ' ');
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	3301      	adds	r3, #1
 80053a0:	68fa      	ldr	r2, [r7, #12]
 80053a2:	429a      	cmp	r2, r3
 80053a4:	d905      	bls.n	80053b2 <fmtflt+0x616>
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	697a      	ldr	r2, [r7, #20]
 80053ac:	4413      	add	r3, r2
 80053ae:	2220      	movs	r2, #32
 80053b0:	701a      	strb	r2, [r3, #0]
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	1c5a      	adds	r2, r3, #1
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	601a      	str	r2, [r3, #0]
        padlen--;
 80053bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80053c0:	3b01      	subs	r3, #1
 80053c2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    while (padlen > 0) {	/* Leading spaces. */
 80053c6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	dce5      	bgt.n	800539a <fmtflt+0x5fe>
    }
    if (sign != 0) {	/* Sign. */
 80053ce:	f897 30b2 	ldrb.w	r3, [r7, #178]	; 0xb2
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d047      	beq.n	8005466 <fmtflt+0x6ca>
        OUTCHAR(str, *len, size, sign);
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	3301      	adds	r3, #1
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	429a      	cmp	r2, r3
 80053e0:	d906      	bls.n	80053f0 <fmtflt+0x654>
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	697a      	ldr	r2, [r7, #20]
 80053e8:	4413      	add	r3, r2
 80053ea:	f897 20b2 	ldrb.w	r2, [r7, #178]	; 0xb2
 80053ee:	701a      	strb	r2, [r3, #0]
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	1c5a      	adds	r2, r3, #1
 80053f6:	693b      	ldr	r3, [r7, #16]
 80053f8:	601a      	str	r2, [r3, #0]
    }
    while (ipos > 0) {	/* Integer part. */
 80053fa:	e034      	b.n	8005466 <fmtflt+0x6ca>
        ipos--;
 80053fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005400:	3b01      	subs	r3, #1
 8005402:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
        OUTCHAR(str, *len, size, iconvert[ipos]);
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	3301      	adds	r3, #1
 800540c:	68fa      	ldr	r2, [r7, #12]
 800540e:	429a      	cmp	r2, r3
 8005410:	d90a      	bls.n	8005428 <fmtflt+0x68c>
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	697a      	ldr	r2, [r7, #20]
 8005418:	4413      	add	r3, r2
 800541a:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 800541e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8005422:	440a      	add	r2, r1
 8005424:	7812      	ldrb	r2, [r2, #0]
 8005426:	701a      	strb	r2, [r3, #0]
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	1c5a      	adds	r2, r3, #1
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	601a      	str	r2, [r3, #0]
        if (separators > 0 && ipos > 0 && ipos % 3 == 0) {
 8005432:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005436:	2b00      	cmp	r3, #0
 8005438:	dd15      	ble.n	8005466 <fmtflt+0x6ca>
 800543a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800543e:	2b00      	cmp	r3, #0
 8005440:	dd11      	ble.n	8005466 <fmtflt+0x6ca>
 8005442:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 8005446:	4b52      	ldr	r3, [pc, #328]	; (8005590 <fmtflt+0x7f4>)
 8005448:	fb83 3201 	smull	r3, r2, r3, r1
 800544c:	17cb      	asrs	r3, r1, #31
 800544e:	1ad2      	subs	r2, r2, r3
 8005450:	4613      	mov	r3, r2
 8005452:	005b      	lsls	r3, r3, #1
 8005454:	4413      	add	r3, r2
 8005456:	1aca      	subs	r2, r1, r3
 8005458:	2a00      	cmp	r2, #0
 800545a:	d104      	bne.n	8005466 <fmtflt+0x6ca>
            printsep(str, len, size);
 800545c:	68fa      	ldr	r2, [r7, #12]
 800545e:	6939      	ldr	r1, [r7, #16]
 8005460:	6978      	ldr	r0, [r7, #20]
 8005462:	f000 f929 	bl	80056b8 <printsep>
    while (ipos > 0) {	/* Integer part. */
 8005466:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800546a:	2b00      	cmp	r3, #0
 800546c:	dcc6      	bgt.n	80053fc <fmtflt+0x660>
        }
    }
    if (emitpoint) {	/* Decimal point. */
 800546e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005472:	2b00      	cmp	r3, #0
 8005474:	d027      	beq.n	80054c6 <fmtflt+0x72a>
        OUTCHAR(str, *len, size, '.');
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	3301      	adds	r3, #1
 800547c:	68fa      	ldr	r2, [r7, #12]
 800547e:	429a      	cmp	r2, r3
 8005480:	d905      	bls.n	800548e <fmtflt+0x6f2>
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	697a      	ldr	r2, [r7, #20]
 8005488:	4413      	add	r3, r2
 800548a:	222e      	movs	r2, #46	; 0x2e
 800548c:	701a      	strb	r2, [r3, #0]
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	1c5a      	adds	r2, r3, #1
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	601a      	str	r2, [r3, #0]
    }
    while (leadfraczeros > 0) {	/* Leading fractional part zeros. */
 8005498:	e015      	b.n	80054c6 <fmtflt+0x72a>
        OUTCHAR(str, *len, size, '0');
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	3301      	adds	r3, #1
 80054a0:	68fa      	ldr	r2, [r7, #12]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d905      	bls.n	80054b2 <fmtflt+0x716>
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	697a      	ldr	r2, [r7, #20]
 80054ac:	4413      	add	r3, r2
 80054ae:	2230      	movs	r2, #48	; 0x30
 80054b0:	701a      	strb	r2, [r3, #0]
 80054b2:	693b      	ldr	r3, [r7, #16]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	1c5a      	adds	r2, r3, #1
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	601a      	str	r2, [r3, #0]
        leadfraczeros--;
 80054bc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80054c0:	3b01      	subs	r3, #1
 80054c2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    while (leadfraczeros > 0) {	/* Leading fractional part zeros. */
 80054c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	dce5      	bgt.n	800549a <fmtflt+0x6fe>
    }
    while (fpos > omitcount) {	/* The remaining fractional part. */
 80054ce:	e01a      	b.n	8005506 <fmtflt+0x76a>
        fpos--;
 80054d0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80054d4:	3b01      	subs	r3, #1
 80054d6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
        OUTCHAR(str, *len, size, fconvert[fpos]);
 80054da:	693b      	ldr	r3, [r7, #16]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	3301      	adds	r3, #1
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	429a      	cmp	r2, r3
 80054e4:	d90a      	bls.n	80054fc <fmtflt+0x760>
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	697a      	ldr	r2, [r7, #20]
 80054ec:	4413      	add	r3, r2
 80054ee:	f107 0120 	add.w	r1, r7, #32
 80054f2:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80054f6:	440a      	add	r2, r1
 80054f8:	7812      	ldrb	r2, [r2, #0]
 80054fa:	701a      	strb	r2, [r3, #0]
 80054fc:	693b      	ldr	r3, [r7, #16]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	1c5a      	adds	r2, r3, #1
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	601a      	str	r2, [r3, #0]
    while (fpos > omitcount) {	/* The remaining fractional part. */
 8005506:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800550a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800550e:	429a      	cmp	r2, r3
 8005510:	dcde      	bgt.n	80054d0 <fmtflt+0x734>
    }
    while (epos > 0) {	/* Exponent. */
 8005512:	e01a      	b.n	800554a <fmtflt+0x7ae>
        epos--;
 8005514:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005518:	3b01      	subs	r3, #1
 800551a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        OUTCHAR(str, *len, size, econvert[epos]);
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	3301      	adds	r3, #1
 8005524:	68fa      	ldr	r2, [r7, #12]
 8005526:	429a      	cmp	r2, r3
 8005528:	d90a      	bls.n	8005540 <fmtflt+0x7a4>
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	697a      	ldr	r2, [r7, #20]
 8005530:	4413      	add	r3, r2
 8005532:	f107 011c 	add.w	r1, r7, #28
 8005536:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800553a:	440a      	add	r2, r1
 800553c:	7812      	ldrb	r2, [r2, #0]
 800553e:	701a      	strb	r2, [r3, #0]
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	1c5a      	adds	r2, r3, #1
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	601a      	str	r2, [r3, #0]
    while (epos > 0) {	/* Exponent. */
 800554a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800554e:	2b00      	cmp	r3, #0
 8005550:	dce0      	bgt.n	8005514 <fmtflt+0x778>
    }
    while (padlen < 0) {	/* Trailing spaces. */
 8005552:	e015      	b.n	8005580 <fmtflt+0x7e4>
        OUTCHAR(str, *len, size, ' ');
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	3301      	adds	r3, #1
 800555a:	68fa      	ldr	r2, [r7, #12]
 800555c:	429a      	cmp	r2, r3
 800555e:	d905      	bls.n	800556c <fmtflt+0x7d0>
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	697a      	ldr	r2, [r7, #20]
 8005566:	4413      	add	r3, r2
 8005568:	2220      	movs	r2, #32
 800556a:	701a      	strb	r2, [r3, #0]
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	1c5a      	adds	r2, r3, #1
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	601a      	str	r2, [r3, #0]
        padlen++;
 8005576:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800557a:	3301      	adds	r3, #1
 800557c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    while (padlen < 0) {	/* Trailing spaces. */
 8005580:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005584:	2b00      	cmp	r3, #0
 8005586:	dbe5      	blt.n	8005554 <fmtflt+0x7b8>
    }
}
 8005588:	37d4      	adds	r7, #212	; 0xd4
 800558a:	46bd      	mov	sp, r7
 800558c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005590:	55555556 	.word	0x55555556

08005594 <fmtstr>:

static void fmtstr(char *str, size_t *len, size_t size, const char *value, int width,
                   int precision, int flags)
{
 8005594:	b480      	push	{r7}
 8005596:	b089      	sub	sp, #36	; 0x24
 8005598:	af00      	add	r7, sp, #0
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	607a      	str	r2, [r7, #4]
 80055a0:	603b      	str	r3, [r7, #0]
    int padlen, strln;	/* Amount to pad. */
    int noprecision = (precision == -1);
 80055a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a8:	bf0c      	ite	eq
 80055aa:	2301      	moveq	r3, #1
 80055ac:	2300      	movne	r3, #0
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	617b      	str	r3, [r7, #20]

    if (value == NULL) {	/* We're forgiving. */
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d101      	bne.n	80055bc <fmtstr+0x28>
        value = "(null)";
 80055b8:	4b3e      	ldr	r3, [pc, #248]	; (80056b4 <fmtstr+0x120>)
 80055ba:	603b      	str	r3, [r7, #0]
    }

    /* If a precision was specified, don't read the string past it. */
    for (strln = 0; value[strln] != '\0' &&
 80055bc:	2300      	movs	r3, #0
 80055be:	61bb      	str	r3, [r7, #24]
 80055c0:	e002      	b.n	80055c8 <fmtstr+0x34>
            (noprecision || strln < precision); strln++) {
 80055c2:	69bb      	ldr	r3, [r7, #24]
 80055c4:	3301      	adds	r3, #1
 80055c6:	61bb      	str	r3, [r7, #24]
    for (strln = 0; value[strln] != '\0' &&
 80055c8:	69bb      	ldr	r3, [r7, #24]
 80055ca:	683a      	ldr	r2, [r7, #0]
 80055cc:	4413      	add	r3, r2
 80055ce:	781b      	ldrb	r3, [r3, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d006      	beq.n	80055e2 <fmtstr+0x4e>
 80055d4:	697b      	ldr	r3, [r7, #20]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d1f3      	bne.n	80055c2 <fmtstr+0x2e>
            (noprecision || strln < precision); strln++) {
 80055da:	69ba      	ldr	r2, [r7, #24]
 80055dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055de:	429a      	cmp	r2, r3
 80055e0:	dbef      	blt.n	80055c2 <fmtstr+0x2e>
        continue;
    }

    if ((padlen = width - strln) < 0) {
 80055e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80055e4:	69bb      	ldr	r3, [r7, #24]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	61fb      	str	r3, [r7, #28]
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	da01      	bge.n	80055f4 <fmtstr+0x60>
        padlen = 0;
 80055f0:	2300      	movs	r3, #0
 80055f2:	61fb      	str	r3, [r7, #28]
    }
    if (flags & PRINT_F_MINUS) {	/* Left justify. */
 80055f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055f6:	f003 0320 	and.w	r3, r3, #32
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d017      	beq.n	800562e <fmtstr+0x9a>
        padlen = -padlen;
 80055fe:	69fb      	ldr	r3, [r7, #28]
 8005600:	425b      	negs	r3, r3
 8005602:	61fb      	str	r3, [r7, #28]
    }

    while (padlen > 0) {	/* Leading spaces. */
 8005604:	e013      	b.n	800562e <fmtstr+0x9a>
        OUTCHAR(str, *len, size, ' ');
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	3301      	adds	r3, #1
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	429a      	cmp	r2, r3
 8005610:	d905      	bls.n	800561e <fmtstr+0x8a>
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	4413      	add	r3, r2
 800561a:	2220      	movs	r2, #32
 800561c:	701a      	strb	r2, [r3, #0]
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	1c5a      	adds	r2, r3, #1
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	601a      	str	r2, [r3, #0]
        padlen--;
 8005628:	69fb      	ldr	r3, [r7, #28]
 800562a:	3b01      	subs	r3, #1
 800562c:	61fb      	str	r3, [r7, #28]
    while (padlen > 0) {	/* Leading spaces. */
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	2b00      	cmp	r3, #0
 8005632:	dce8      	bgt.n	8005606 <fmtstr+0x72>
    }
    while (*value != '\0' && (noprecision || precision-- > 0)) {
 8005634:	e014      	b.n	8005660 <fmtstr+0xcc>
        OUTCHAR(str, *len, size, *value);
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	3301      	adds	r3, #1
 800563c:	687a      	ldr	r2, [r7, #4]
 800563e:	429a      	cmp	r2, r3
 8005640:	d906      	bls.n	8005650 <fmtstr+0xbc>
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	68fa      	ldr	r2, [r7, #12]
 8005648:	4413      	add	r3, r2
 800564a:	683a      	ldr	r2, [r7, #0]
 800564c:	7812      	ldrb	r2, [r2, #0]
 800564e:	701a      	strb	r2, [r3, #0]
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	1c5a      	adds	r2, r3, #1
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	601a      	str	r2, [r3, #0]
        value++;
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	3301      	adds	r3, #1
 800565e:	603b      	str	r3, [r7, #0]
    while (*value != '\0' && (noprecision || precision-- > 0)) {
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d01c      	beq.n	80056a2 <fmtstr+0x10e>
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d1e3      	bne.n	8005636 <fmtstr+0xa2>
 800566e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005670:	1e5a      	subs	r2, r3, #1
 8005672:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005674:	2b00      	cmp	r3, #0
 8005676:	dcde      	bgt.n	8005636 <fmtstr+0xa2>
    }
    while (padlen < 0) {	/* Trailing spaces. */
 8005678:	e013      	b.n	80056a2 <fmtstr+0x10e>
        OUTCHAR(str, *len, size, ' ');
 800567a:	68bb      	ldr	r3, [r7, #8]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	3301      	adds	r3, #1
 8005680:	687a      	ldr	r2, [r7, #4]
 8005682:	429a      	cmp	r2, r3
 8005684:	d905      	bls.n	8005692 <fmtstr+0xfe>
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	68fa      	ldr	r2, [r7, #12]
 800568c:	4413      	add	r3, r2
 800568e:	2220      	movs	r2, #32
 8005690:	701a      	strb	r2, [r3, #0]
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	1c5a      	adds	r2, r3, #1
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	601a      	str	r2, [r3, #0]
        padlen++;
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	3301      	adds	r3, #1
 80056a0:	61fb      	str	r3, [r7, #28]
    while (padlen < 0) {	/* Trailing spaces. */
 80056a2:	69fb      	ldr	r3, [r7, #28]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	dbe8      	blt.n	800567a <fmtstr+0xe6>
    }
}
 80056a8:	bf00      	nop
 80056aa:	bf00      	nop
 80056ac:	3724      	adds	r7, #36	; 0x24
 80056ae:	46bd      	mov	sp, r7
 80056b0:	bc80      	pop	{r7}
 80056b2:	4770      	bx	lr
 80056b4:	08022754 	.word	0x08022754

080056b8 <printsep>:

static void printsep(char *str, size_t *len, size_t size)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
 80056be:	60f8      	str	r0, [r7, #12]
 80056c0:	60b9      	str	r1, [r7, #8]
 80056c2:	607a      	str	r2, [r7, #4]
    OUTCHAR(str, *len, size, ',');
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	3301      	adds	r3, #1
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d905      	bls.n	80056dc <printsep+0x24>
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	68fa      	ldr	r2, [r7, #12]
 80056d6:	4413      	add	r3, r2
 80056d8:	222c      	movs	r2, #44	; 0x2c
 80056da:	701a      	strb	r2, [r3, #0]
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	1c5a      	adds	r2, r3, #1
 80056e2:	68bb      	ldr	r3, [r7, #8]
 80056e4:	601a      	str	r2, [r3, #0]
}
 80056e6:	bf00      	nop
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bc80      	pop	{r7}
 80056ee:	4770      	bx	lr

080056f0 <getnumsep>:

static int getnumsep(int digits)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b085      	sub	sp, #20
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
    int separators = (digits - ((digits % 3 == 0) ? 1 : 0)) / 3;
 80056f8:	6879      	ldr	r1, [r7, #4]
 80056fa:	4b0e      	ldr	r3, [pc, #56]	; (8005734 <getnumsep+0x44>)
 80056fc:	fb83 3201 	smull	r3, r2, r3, r1
 8005700:	17cb      	asrs	r3, r1, #31
 8005702:	1ad2      	subs	r2, r2, r3
 8005704:	4613      	mov	r3, r2
 8005706:	005b      	lsls	r3, r3, #1
 8005708:	4413      	add	r3, r2
 800570a:	1aca      	subs	r2, r1, r3
 800570c:	2a00      	cmp	r2, #0
 800570e:	bf0c      	ite	eq
 8005710:	2301      	moveq	r3, #1
 8005712:	2300      	movne	r3, #0
 8005714:	b2db      	uxtb	r3, r3
 8005716:	461a      	mov	r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	1a9b      	subs	r3, r3, r2
 800571c:	4a05      	ldr	r2, [pc, #20]	; (8005734 <getnumsep+0x44>)
 800571e:	fb82 1203 	smull	r1, r2, r2, r3
 8005722:	17db      	asrs	r3, r3, #31
 8005724:	1ad3      	subs	r3, r2, r3
 8005726:	60fb      	str	r3, [r7, #12]
    return separators;
 8005728:	68fb      	ldr	r3, [r7, #12]
}
 800572a:	4618      	mov	r0, r3
 800572c:	3714      	adds	r7, #20
 800572e:	46bd      	mov	sp, r7
 8005730:	bc80      	pop	{r7}
 8005732:	4770      	bx	lr
 8005734:	55555556 	.word	0x55555556

08005738 <getexponent>:

static int getexponent(JNUMBER value)
{
 8005738:	b5b0      	push	{r4, r5, r7, lr}
 800573a:	b086      	sub	sp, #24
 800573c:	af00      	add	r7, sp, #0
 800573e:	e9c7 0100 	strd	r0, r1, [r7]
    JNUMBER tmp = (value >= 0.0) ? value : -value;
 8005742:	f04f 0200 	mov.w	r2, #0
 8005746:	f04f 0300 	mov.w	r3, #0
 800574a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800574e:	f7fc f8cb 	bl	80018e8 <__aeabi_dcmpge>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d002      	beq.n	800575e <getexponent+0x26>
 8005758:	e9d7 4500 	ldrd	r4, r5, [r7]
 800575c:	e003      	b.n	8005766 <getexponent+0x2e>
 800575e:	683c      	ldr	r4, [r7, #0]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8005766:	e9c7 4504 	strd	r4, r5, [r7, #16]
    int exponent = 0;
 800576a:	2300      	movs	r3, #0
 800576c:	60fb      	str	r3, [r7, #12]
     * endless loops which could happen (at least) in the second loop (at
     * least) if we're called with an infinite value.  However, we checked
     * for infinity before calling this function using our ISINF() macro, so
     * this might be somewhat paranoid.
     */
    while (tmp < 1.0 && tmp > 0.0 && --exponent > -99) {
 800576e:	e00a      	b.n	8005786 <getexponent+0x4e>
        tmp *= 10;
 8005770:	f04f 0200 	mov.w	r2, #0
 8005774:	4b22      	ldr	r3, [pc, #136]	; (8005800 <getexponent+0xc8>)
 8005776:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800577a:	f7fb fe2f 	bl	80013dc <__aeabi_dmul>
 800577e:	4602      	mov	r2, r0
 8005780:	460b      	mov	r3, r1
 8005782:	e9c7 2304 	strd	r2, r3, [r7, #16]
    while (tmp < 1.0 && tmp > 0.0 && --exponent > -99) {
 8005786:	f04f 0200 	mov.w	r2, #0
 800578a:	4b1e      	ldr	r3, [pc, #120]	; (8005804 <getexponent+0xcc>)
 800578c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005790:	f7fc f896 	bl	80018c0 <__aeabi_dcmplt>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d011      	beq.n	80057be <getexponent+0x86>
 800579a:	f04f 0200 	mov.w	r2, #0
 800579e:	f04f 0300 	mov.w	r3, #0
 80057a2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80057a6:	f7fc f8a9 	bl	80018fc <__aeabi_dcmpgt>
 80057aa:	4603      	mov	r3, r0
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d006      	beq.n	80057be <getexponent+0x86>
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	3b01      	subs	r3, #1
 80057b4:	60fb      	str	r3, [r7, #12]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f113 0f62 	cmn.w	r3, #98	; 0x62
 80057bc:	dad8      	bge.n	8005770 <getexponent+0x38>
    }
    while (tmp >= 10.0 && ++exponent < 99) {
 80057be:	e00a      	b.n	80057d6 <getexponent+0x9e>
        tmp /= 10;
 80057c0:	f04f 0200 	mov.w	r2, #0
 80057c4:	4b0e      	ldr	r3, [pc, #56]	; (8005800 <getexponent+0xc8>)
 80057c6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80057ca:	f7fb ff31 	bl	8001630 <__aeabi_ddiv>
 80057ce:	4602      	mov	r2, r0
 80057d0:	460b      	mov	r3, r1
 80057d2:	e9c7 2304 	strd	r2, r3, [r7, #16]
    while (tmp >= 10.0 && ++exponent < 99) {
 80057d6:	f04f 0200 	mov.w	r2, #0
 80057da:	4b09      	ldr	r3, [pc, #36]	; (8005800 <getexponent+0xc8>)
 80057dc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80057e0:	f7fc f882 	bl	80018e8 <__aeabi_dcmpge>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d005      	beq.n	80057f6 <getexponent+0xbe>
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	3301      	adds	r3, #1
 80057ee:	60fb      	str	r3, [r7, #12]
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2b62      	cmp	r3, #98	; 0x62
 80057f4:	dde4      	ble.n	80057c0 <getexponent+0x88>
    }

    return exponent;
 80057f6:	68fb      	ldr	r3, [r7, #12]
}
 80057f8:	4618      	mov	r0, r3
 80057fa:	3718      	adds	r7, #24
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bdb0      	pop	{r4, r5, r7, pc}
 8005800:	40240000 	.word	0x40240000
 8005804:	3ff00000 	.word	0x3ff00000

08005808 <convert>:

static int convert(uintmax_t value, char *buf, size_t size, int base, int caps)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b086      	sub	sp, #24
 800580c:	af00      	add	r7, sp, #0
 800580e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8005812:	607a      	str	r2, [r7, #4]
 8005814:	603b      	str	r3, [r7, #0]
    const char *digits = caps ? "0123456789ABCDEF" : "0123456789abcdef";
 8005816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005818:	2b00      	cmp	r3, #0
 800581a:	d001      	beq.n	8005820 <convert+0x18>
 800581c:	4b17      	ldr	r3, [pc, #92]	; (800587c <convert+0x74>)
 800581e:	e000      	b.n	8005822 <convert+0x1a>
 8005820:	4b17      	ldr	r3, [pc, #92]	; (8005880 <convert+0x78>)
 8005822:	613b      	str	r3, [r7, #16]
    size_t pos = 0;
 8005824:	2300      	movs	r3, #0
 8005826:	617b      	str	r3, [r7, #20]

    /* We return an unterminated buffer with the digits in reverse order. */
    do {
        buf[pos++] = digits[value % base];
 8005828:	6a3b      	ldr	r3, [r7, #32]
 800582a:	461a      	mov	r2, r3
 800582c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8005830:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005834:	f7fc f91a 	bl	8001a6c <__aeabi_uldivmod>
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	441a      	add	r2, r3
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	1c59      	adds	r1, r3, #1
 8005840:	6179      	str	r1, [r7, #20]
 8005842:	6879      	ldr	r1, [r7, #4]
 8005844:	440b      	add	r3, r1
 8005846:	7812      	ldrb	r2, [r2, #0]
 8005848:	701a      	strb	r2, [r3, #0]
        value /= base;
 800584a:	6a3b      	ldr	r3, [r7, #32]
 800584c:	461a      	mov	r2, r3
 800584e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8005852:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005856:	f7fc f909 	bl	8001a6c <__aeabi_uldivmod>
 800585a:	4602      	mov	r2, r0
 800585c:	460b      	mov	r3, r1
 800585e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    } while (value != 0 && pos < size);
 8005862:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005866:	4313      	orrs	r3, r2
 8005868:	d003      	beq.n	8005872 <convert+0x6a>
 800586a:	697a      	ldr	r2, [r7, #20]
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	429a      	cmp	r2, r3
 8005870:	d3da      	bcc.n	8005828 <convert+0x20>

    return (int)pos;
 8005872:	697b      	ldr	r3, [r7, #20]
}
 8005874:	4618      	mov	r0, r3
 8005876:	3718      	adds	r7, #24
 8005878:	46bd      	mov	sp, r7
 800587a:	bd80      	pop	{r7, pc}
 800587c:	0802275c 	.word	0x0802275c
 8005880:	08022770 	.word	0x08022770

08005884 <cast>:

static uintmax_t cast(JNUMBER value)
{
 8005884:	b5b0      	push	{r4, r5, r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	e9c7 0100 	strd	r0, r1, [r7]
     * represented exactly as an JNUMBER value (but is less than LDBL_MAX),
     * it may be increased to the nearest higher representable value for the
     * comparison (cf. C99: 6.3.1.4, 2).  It might then equal the JNUMBER
     * value although converting the latter to uintmax_t would overflow.
     */
    if (value >= UINTMAX_MAX) {
 800588e:	f04f 0200 	mov.w	r2, #0
 8005892:	4b19      	ldr	r3, [pc, #100]	; (80058f8 <cast+0x74>)
 8005894:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005898:	f7fc f826 	bl	80018e8 <__aeabi_dcmpge>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d004      	beq.n	80058ac <cast+0x28>
        return UINTMAX_MAX;
 80058a2:	f04f 34ff 	mov.w	r4, #4294967295
 80058a6:	f04f 35ff 	mov.w	r5, #4294967295
 80058aa:	e01d      	b.n	80058e8 <cast+0x64>
    }

    result = (uintmax_t)value;
 80058ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80058b0:	f7fc f8f4 	bl	8001a9c <__aeabi_d2ulz>
 80058b4:	4602      	mov	r2, r0
 80058b6:	460b      	mov	r3, r1
 80058b8:	e9c7 2302 	strd	r2, r3, [r7, #8]
    /*
     * At least on NetBSD/sparc64 3.0.2 and 4.99.30, casting long double to
     * an integer type converts e.g. 1.9 to 2 instead of 1 (which violates
     * the standard).  Sigh.
     */
    return (result <= value) ? result : result - 1;
 80058bc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80058c0:	f7fb fd56 	bl	8001370 <__aeabi_ul2d>
 80058c4:	4602      	mov	r2, r0
 80058c6:	460b      	mov	r3, r1
 80058c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80058cc:	f7fc f80c 	bl	80018e8 <__aeabi_dcmpge>
 80058d0:	4603      	mov	r3, r0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d002      	beq.n	80058dc <cast+0x58>
 80058d6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80058da:	e005      	b.n	80058e8 <cast+0x64>
 80058dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80058e0:	f112 34ff 	adds.w	r4, r2, #4294967295
 80058e4:	f143 35ff 	adc.w	r5, r3, #4294967295
 80058e8:	4622      	mov	r2, r4
 80058ea:	462b      	mov	r3, r5
}
 80058ec:	4610      	mov	r0, r2
 80058ee:	4619      	mov	r1, r3
 80058f0:	3710      	adds	r7, #16
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bdb0      	pop	{r4, r5, r7, pc}
 80058f6:	bf00      	nop
 80058f8:	43f00000 	.word	0x43f00000

080058fc <myround>:

static uintmax_t myround(JNUMBER value)
{
 80058fc:	b5b0      	push	{r4, r5, r7, lr}
 80058fe:	b084      	sub	sp, #16
 8005900:	af00      	add	r7, sp, #0
 8005902:	e9c7 0100 	strd	r0, r1, [r7]
    uintmax_t intpart = cast(value);
 8005906:	e9d7 0100 	ldrd	r0, r1, [r7]
 800590a:	f7ff ffbb 	bl	8005884 <cast>
 800590e:	e9c7 0102 	strd	r0, r1, [r7, #8]

    if (intpart == UINTMAX_MAX) {
 8005912:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800591a:	bf08      	it	eq
 800591c:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8005920:	d104      	bne.n	800592c <myround+0x30>
        return UINTMAX_MAX;
 8005922:	f04f 34ff 	mov.w	r4, #4294967295
 8005926:	f04f 35ff 	mov.w	r5, #4294967295
 800592a:	e01f      	b.n	800596c <myround+0x70>
    }

    return ((value -= intpart) < 0.5) ? intpart : intpart + 1;
 800592c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005930:	f7fb fd1e 	bl	8001370 <__aeabi_ul2d>
 8005934:	4602      	mov	r2, r0
 8005936:	460b      	mov	r3, r1
 8005938:	e9d7 0100 	ldrd	r0, r1, [r7]
 800593c:	f7fb fb96 	bl	800106c <__aeabi_dsub>
 8005940:	4602      	mov	r2, r0
 8005942:	460b      	mov	r3, r1
 8005944:	e9c7 2300 	strd	r2, r3, [r7]
 8005948:	f04f 0200 	mov.w	r2, #0
 800594c:	4b0b      	ldr	r3, [pc, #44]	; (800597c <myround+0x80>)
 800594e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005952:	f7fb ffb5 	bl	80018c0 <__aeabi_dcmplt>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d002      	beq.n	8005962 <myround+0x66>
 800595c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005960:	e004      	b.n	800596c <myround+0x70>
 8005962:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005966:	1c54      	adds	r4, r2, #1
 8005968:	f143 0500 	adc.w	r5, r3, #0
 800596c:	4622      	mov	r2, r4
 800596e:	462b      	mov	r3, r5
}
 8005970:	4610      	mov	r0, r2
 8005972:	4619      	mov	r1, r3
 8005974:	3710      	adds	r7, #16
 8005976:	46bd      	mov	sp, r7
 8005978:	bdb0      	pop	{r4, r5, r7, pc}
 800597a:	bf00      	nop
 800597c:	3fe00000 	.word	0x3fe00000

08005980 <mypow10>:

static JNUMBER mypow10(int exponent)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
    JNUMBER result = 1;
 8005988:	f04f 0200 	mov.w	r2, #0
 800598c:	4b16      	ldr	r3, [pc, #88]	; (80059e8 <mypow10+0x68>)
 800598e:	e9c7 2302 	strd	r2, r3, [r7, #8]

    while (exponent > 0) {
 8005992:	e00d      	b.n	80059b0 <mypow10+0x30>
        result *= 10;
 8005994:	f04f 0200 	mov.w	r2, #0
 8005998:	4b14      	ldr	r3, [pc, #80]	; (80059ec <mypow10+0x6c>)
 800599a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800599e:	f7fb fd1d 	bl	80013dc <__aeabi_dmul>
 80059a2:	4602      	mov	r2, r0
 80059a4:	460b      	mov	r3, r1
 80059a6:	e9c7 2302 	strd	r2, r3, [r7, #8]
        exponent--;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	3b01      	subs	r3, #1
 80059ae:	607b      	str	r3, [r7, #4]
    while (exponent > 0) {
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2b00      	cmp	r3, #0
 80059b4:	dcee      	bgt.n	8005994 <mypow10+0x14>
    }
    while (exponent < 0) {
 80059b6:	e00d      	b.n	80059d4 <mypow10+0x54>
        result /= 10;
 80059b8:	f04f 0200 	mov.w	r2, #0
 80059bc:	4b0b      	ldr	r3, [pc, #44]	; (80059ec <mypow10+0x6c>)
 80059be:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80059c2:	f7fb fe35 	bl	8001630 <__aeabi_ddiv>
 80059c6:	4602      	mov	r2, r0
 80059c8:	460b      	mov	r3, r1
 80059ca:	e9c7 2302 	strd	r2, r3, [r7, #8]
        exponent++;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	3301      	adds	r3, #1
 80059d2:	607b      	str	r3, [r7, #4]
    while (exponent < 0) {
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	dbee      	blt.n	80059b8 <mypow10+0x38>
    }
    return result;
 80059da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 80059de:	4610      	mov	r0, r2
 80059e0:	4619      	mov	r1, r3
 80059e2:	3710      	adds	r7, #16
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	3ff00000 	.word	0x3ff00000
 80059ec:	40240000 	.word	0x40240000

080059f0 <NoteTimeValidST>:
  @brief  Determine if if the suppression-timer card time is valid.
  @returns  A boolean indicating whether the current time is valid.
*/
/**************************************************************************/
bool NoteTimeValidST()
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	af00      	add	r7, sp, #0
    NoteTimeST();
 80059f4:	f000 f886 	bl	8005b04 <NoteTimeST>
    return (timeBaseSec != 0);
 80059f8:	4b04      	ldr	r3, [pc, #16]	; (8005a0c <NoteTimeValidST+0x1c>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	bf14      	ite	ne
 8005a00:	2301      	movne	r3, #1
 8005a02:	2300      	moveq	r3, #0
 8005a04:	b2db      	uxtb	r3, r3
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	bd80      	pop	{r7, pc}
 8005a0a:	bf00      	nop
 8005a0c:	20000274 	.word	0x20000274

08005a10 <setTime>:
  @brief  Set the time.
  @param   seconds The UNIX Epoch time.
*/
/**************************************************************************/
static void setTime(JTIME seconds)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]
    timeBaseSec = seconds;
 8005a18:	4a05      	ldr	r2, [pc, #20]	; (8005a30 <setTime+0x20>)
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	6013      	str	r3, [r2, #0]
    timeBaseSetAtMs = _GetMs();
 8005a1e:	f000 fb69 	bl	80060f4 <NoteGetMs>
 8005a22:	4603      	mov	r3, r0
 8005a24:	4a03      	ldr	r2, [pc, #12]	; (8005a34 <setTime+0x24>)
 8005a26:	6013      	str	r3, [r2, #0]
}
 8005a28:	bf00      	nop
 8005a2a:	3708      	adds	r7, #8
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	20000274 	.word	0x20000274
 8005a34:	20000270 	.word	0x20000270

08005a38 <NoteTimeSet>:
  @param   zone The optional country
  @param   area The optional region
*/
/**************************************************************************/
void NoteTimeSet(JTIME secondsUTC, int offset, char *zone, char *country, char *area)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	60f8      	str	r0, [r7, #12]
 8005a40:	60b9      	str	r1, [r7, #8]
 8005a42:	607a      	str	r2, [r7, #4]
 8005a44:	603b      	str	r3, [r7, #0]
    if (secondsUTC == 0) {
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d10f      	bne.n	8005a6c <NoteTimeSet+0x34>
        timeBaseSec = 0;
 8005a4c:	4b22      	ldr	r3, [pc, #136]	; (8005ad8 <NoteTimeSet+0xa0>)
 8005a4e:	2200      	movs	r2, #0
 8005a50:	601a      	str	r2, [r3, #0]
        timeBaseSetAtMs = 0;
 8005a52:	4b22      	ldr	r3, [pc, #136]	; (8005adc <NoteTimeSet+0xa4>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	601a      	str	r2, [r3, #0]
        timeBaseSetManually = false;
 8005a58:	4b21      	ldr	r3, [pc, #132]	; (8005ae0 <NoteTimeSet+0xa8>)
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	701a      	strb	r2, [r3, #0]
        zoneStillUnavailable = true;
 8005a5e:	4b21      	ldr	r3, [pc, #132]	; (8005ae4 <NoteTimeSet+0xac>)
 8005a60:	2201      	movs	r2, #1
 8005a62:	701a      	strb	r2, [r3, #0]
        zoneForceRefresh = false;
 8005a64:	4b20      	ldr	r3, [pc, #128]	; (8005ae8 <NoteTimeSet+0xb0>)
 8005a66:	2200      	movs	r2, #0
 8005a68:	701a      	strb	r2, [r3, #0]
        curZoneOffsetMins = offset;
        strlcpy(curZone, zone == NULL ? "UTC" : zone, sizeof(curZone));
        strlcpy(curArea, area == NULL ? "" : area, sizeof(curArea));
        strlcpy(curCountry, country == NULL ? "" : country, sizeof(curCountry));
    }
}
 8005a6a:	e031      	b.n	8005ad0 <NoteTimeSet+0x98>
        timeBaseSec = secondsUTC;
 8005a6c:	4a1a      	ldr	r2, [pc, #104]	; (8005ad8 <NoteTimeSet+0xa0>)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6013      	str	r3, [r2, #0]
        timeBaseSetAtMs = _GetMs();
 8005a72:	f000 fb3f 	bl	80060f4 <NoteGetMs>
 8005a76:	4603      	mov	r3, r0
 8005a78:	4a18      	ldr	r2, [pc, #96]	; (8005adc <NoteTimeSet+0xa4>)
 8005a7a:	6013      	str	r3, [r2, #0]
        timeBaseSetManually = true;
 8005a7c:	4b18      	ldr	r3, [pc, #96]	; (8005ae0 <NoteTimeSet+0xa8>)
 8005a7e:	2201      	movs	r2, #1
 8005a80:	701a      	strb	r2, [r3, #0]
        zoneStillUnavailable = false;
 8005a82:	4b18      	ldr	r3, [pc, #96]	; (8005ae4 <NoteTimeSet+0xac>)
 8005a84:	2200      	movs	r2, #0
 8005a86:	701a      	strb	r2, [r3, #0]
        curZoneOffsetMins = offset;
 8005a88:	4a18      	ldr	r2, [pc, #96]	; (8005aec <NoteTimeSet+0xb4>)
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	6013      	str	r3, [r2, #0]
        strlcpy(curZone, zone == NULL ? "UTC" : zone, sizeof(curZone));
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d001      	beq.n	8005a98 <NoteTimeSet+0x60>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	e000      	b.n	8005a9a <NoteTimeSet+0x62>
 8005a98:	4b15      	ldr	r3, [pc, #84]	; (8005af0 <NoteTimeSet+0xb8>)
 8005a9a:	220a      	movs	r2, #10
 8005a9c:	4619      	mov	r1, r3
 8005a9e:	4815      	ldr	r0, [pc, #84]	; (8005af4 <NoteTimeSet+0xbc>)
 8005aa0:	f001 fe68 	bl	8007774 <strlcpy>
        strlcpy(curArea, area == NULL ? "" : area, sizeof(curArea));
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d001      	beq.n	8005aae <NoteTimeSet+0x76>
 8005aaa:	69bb      	ldr	r3, [r7, #24]
 8005aac:	e000      	b.n	8005ab0 <NoteTimeSet+0x78>
 8005aae:	4b12      	ldr	r3, [pc, #72]	; (8005af8 <NoteTimeSet+0xc0>)
 8005ab0:	2240      	movs	r2, #64	; 0x40
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	4811      	ldr	r0, [pc, #68]	; (8005afc <NoteTimeSet+0xc4>)
 8005ab6:	f001 fe5d 	bl	8007774 <strlcpy>
        strlcpy(curCountry, country == NULL ? "" : country, sizeof(curCountry));
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d001      	beq.n	8005ac4 <NoteTimeSet+0x8c>
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	e000      	b.n	8005ac6 <NoteTimeSet+0x8e>
 8005ac4:	4b0c      	ldr	r3, [pc, #48]	; (8005af8 <NoteTimeSet+0xc0>)
 8005ac6:	2208      	movs	r2, #8
 8005ac8:	4619      	mov	r1, r3
 8005aca:	480d      	ldr	r0, [pc, #52]	; (8005b00 <NoteTimeSet+0xc8>)
 8005acc:	f001 fe52 	bl	8007774 <strlcpy>
}
 8005ad0:	bf00      	nop
 8005ad2:	3710      	adds	r7, #16
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	bd80      	pop	{r7, pc}
 8005ad8:	20000274 	.word	0x20000274
 8005adc:	20000270 	.word	0x20000270
 8005ae0:	20000278 	.word	0x20000278
 8005ae4:	2000002c 	.word	0x2000002c
 8005ae8:	20000284 	.word	0x20000284
 8005aec:	200002dc 	.word	0x200002dc
 8005af0:	080227a0 	.word	0x080227a0
 8005af4:	20000288 	.word	0x20000288
 8005af8:	080227a4 	.word	0x080227a4
 8005afc:	20000294 	.word	0x20000294
 8005b00:	200002d4 	.word	0x200002d4

08005b04 <NoteTimeST>:
  millisecond clock.
  @returns  The current time, or the time since boot.
*/
/**************************************************************************/
JTIME NoteTimeST()
{
 8005b04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b08:	b09c      	sub	sp, #112	; 0x70
 8005b0a:	af00      	add	r7, sp, #0

    // Handle timer tick wrap by resetting the base
    uint32_t nowMs = _GetMs();
 8005b0c:	f000 faf2 	bl	80060f4 <NoteGetMs>
 8005b10:	66f8      	str	r0, [r7, #108]	; 0x6c
    if (timeBaseSec != 0 && nowMs < timeBaseSetAtMs) {
 8005b12:	4b7b      	ldr	r3, [pc, #492]	; (8005d00 <NoteTimeST+0x1fc>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d02f      	beq.n	8005b7a <NoteTimeST+0x76>
 8005b1a:	4b7a      	ldr	r3, [pc, #488]	; (8005d04 <NoteTimeST+0x200>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005b20:	429a      	cmp	r2, r3
 8005b22:	d22a      	bcs.n	8005b7a <NoteTimeST+0x76>
        int64_t actualTimeMs = 0x100000000LL + (int64_t) nowMs;
 8005b24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b26:	461a      	mov	r2, r3
 8005b28:	f04f 0300 	mov.w	r3, #0
 8005b2c:	f112 0800 	adds.w	r8, r2, #0
 8005b30:	f143 0901 	adc.w	r9, r3, #1
 8005b34:	e9c7 8918 	strd	r8, r9, [r7, #96]	; 0x60
        int64_t elapsedTimeMs = actualTimeMs - (int64_t) timeBaseSetAtMs;
 8005b38:	4b72      	ldr	r3, [pc, #456]	; (8005d04 <NoteTimeST+0x200>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	461a      	mov	r2, r3
 8005b3e:	f04f 0300 	mov.w	r3, #0
 8005b42:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005b46:	1a84      	subs	r4, r0, r2
 8005b48:	eb61 0503 	sbc.w	r5, r1, r3
 8005b4c:	e9c7 4516 	strd	r4, r5, [r7, #88]	; 0x58
        uint32_t elapsedTimeSecs = (uint32_t) (elapsedTimeMs / 1000);
 8005b50:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005b54:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005b58:	f04f 0300 	mov.w	r3, #0
 8005b5c:	f7fb ff36 	bl	80019cc <__aeabi_ldivmod>
 8005b60:	4602      	mov	r2, r0
 8005b62:	460b      	mov	r3, r1
 8005b64:	4613      	mov	r3, r2
 8005b66:	657b      	str	r3, [r7, #84]	; 0x54
        timeBaseSec += elapsedTimeSecs;
 8005b68:	4b65      	ldr	r3, [pc, #404]	; (8005d00 <NoteTimeST+0x1fc>)
 8005b6a:	681a      	ldr	r2, [r3, #0]
 8005b6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005b6e:	4413      	add	r3, r2
 8005b70:	4a63      	ldr	r2, [pc, #396]	; (8005d00 <NoteTimeST+0x1fc>)
 8005b72:	6013      	str	r3, [r2, #0]
        timeBaseSetAtMs = nowMs;
 8005b74:	4a63      	ldr	r2, [pc, #396]	; (8005d04 <NoteTimeST+0x200>)
 8005b76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005b78:	6013      	str	r3, [r2, #0]
    }

    // If it's time to refresh the time, do so
    if (refreshTimerSecs != 0 && timerExpiredSecs(&timeRefreshTimer, refreshTimerSecs)) {
 8005b7a:	4b63      	ldr	r3, [pc, #396]	; (8005d08 <NoteTimeST+0x204>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00b      	beq.n	8005b9a <NoteTimeST+0x96>
 8005b82:	4b61      	ldr	r3, [pc, #388]	; (8005d08 <NoteTimeST+0x204>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	4619      	mov	r1, r3
 8005b88:	4860      	ldr	r0, [pc, #384]	; (8005d0c <NoteTimeST+0x208>)
 8005b8a:	f000 f975 	bl	8005e78 <timerExpiredSecs>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d002      	beq.n	8005b9a <NoteTimeST+0x96>
        timeTimer = 0;
 8005b94:	4b5e      	ldr	r3, [pc, #376]	; (8005d10 <NoteTimeST+0x20c>)
 8005b96:	2200      	movs	r2, #0
 8005b98:	601a      	str	r2, [r3, #0]
    }

    // If we haven't yet fetched the time, or if we still need the timezone, do so with a suppression
    // timer so that we don't hammer the module before it's had a chance to connect to the network to fetch time.
    if (!timeBaseSetManually && (timeTimer == 0 || timeBaseSec == 0 || zoneStillUnavailable || zoneForceRefresh)) {
 8005b9a:	4b5e      	ldr	r3, [pc, #376]	; (8005d14 <NoteTimeST+0x210>)
 8005b9c:	781b      	ldrb	r3, [r3, #0]
 8005b9e:	f083 0301 	eor.w	r3, r3, #1
 8005ba2:	b2db      	uxtb	r3, r3
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	f000 808a 	beq.w	8005cbe <NoteTimeST+0x1ba>
 8005baa:	4b59      	ldr	r3, [pc, #356]	; (8005d10 <NoteTimeST+0x20c>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00b      	beq.n	8005bca <NoteTimeST+0xc6>
 8005bb2:	4b53      	ldr	r3, [pc, #332]	; (8005d00 <NoteTimeST+0x1fc>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d007      	beq.n	8005bca <NoteTimeST+0xc6>
 8005bba:	4b57      	ldr	r3, [pc, #348]	; (8005d18 <NoteTimeST+0x214>)
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d103      	bne.n	8005bca <NoteTimeST+0xc6>
 8005bc2:	4b56      	ldr	r3, [pc, #344]	; (8005d1c <NoteTimeST+0x218>)
 8005bc4:	781b      	ldrb	r3, [r3, #0]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d079      	beq.n	8005cbe <NoteTimeST+0x1ba>
        if (timerExpiredSecs(&timeTimer, suppressionTimerSecs)) {
 8005bca:	4b55      	ldr	r3, [pc, #340]	; (8005d20 <NoteTimeST+0x21c>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4619      	mov	r1, r3
 8005bd0:	484f      	ldr	r0, [pc, #316]	; (8005d10 <NoteTimeST+0x20c>)
 8005bd2:	f000 f951 	bl	8005e78 <timerExpiredSecs>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d070      	beq.n	8005cbe <NoteTimeST+0x1ba>

            // Request time and zone info from the card
            J *rsp = NoteRequestResponse(NoteNewRequest("card.time"));
 8005bdc:	4851      	ldr	r0, [pc, #324]	; (8005d24 <NoteTimeST+0x220>)
 8005bde:	f001 fc39 	bl	8007454 <NoteNewRequest>
 8005be2:	4603      	mov	r3, r0
 8005be4:	4618      	mov	r0, r3
 8005be6:	f001 fc8f 	bl	8007508 <NoteRequestResponse>
 8005bea:	6538      	str	r0, [r7, #80]	; 0x50
            if (rsp != NULL) {
 8005bec:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d065      	beq.n	8005cbe <NoteTimeST+0x1ba>
                if (!NoteResponseError(rsp)) {
 8005bf2:	494d      	ldr	r1, [pc, #308]	; (8005d28 <NoteTimeST+0x224>)
 8005bf4:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8005bf6:	f7fe ff4a 	bl	8004a8e <JIsNullString>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d05b      	beq.n	8005cb8 <NoteTimeST+0x1b4>
                    JTIME seconds = JGetInt(rsp, "time");
 8005c00:	494a      	ldr	r1, [pc, #296]	; (8005d2c <NoteTimeST+0x228>)
 8005c02:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8005c04:	f7fe fef6 	bl	80049f4 <JGetInt>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	64fb      	str	r3, [r7, #76]	; 0x4c
                    if (seconds != 0) {
 8005c0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d052      	beq.n	8005cb8 <NoteTimeST+0x1b4>

                        // Set the time
                        setTime(seconds);
 8005c12:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8005c14:	f7ff fefc 	bl	8005a10 <setTime>

                        // Get the zone
                        char *z = JGetString(rsp, "zone");
 8005c18:	4945      	ldr	r1, [pc, #276]	; (8005d30 <NoteTimeST+0x22c>)
 8005c1a:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8005c1c:	f7fe fe34 	bl	8004888 <JGetString>
 8005c20:	64b8      	str	r0, [r7, #72]	; 0x48
                        if (z[0] != '\0') {
 8005c22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005c24:	781b      	ldrb	r3, [r3, #0]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d046      	beq.n	8005cb8 <NoteTimeST+0x1b4>
                            char zone[64];
                            strlcpy(zone, z, sizeof(zone));
 8005c2a:	463b      	mov	r3, r7
 8005c2c:	2240      	movs	r2, #64	; 0x40
 8005c2e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005c30:	4618      	mov	r0, r3
 8005c32:	f001 fd9f 	bl	8007774 <strlcpy>
                            // Only use the 3-letter abbrev
                            char *sep = strchr(zone, ',');
 8005c36:	463b      	mov	r3, r7
 8005c38:	212c      	movs	r1, #44	; 0x2c
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f01c fb3a 	bl	80222b4 <strchr>
 8005c40:	6478      	str	r0, [r7, #68]	; 0x44
                            if (sep == NULL) {
 8005c42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d102      	bne.n	8005c4e <NoteTimeST+0x14a>
                                zone[0] = '\0';
 8005c48:	2300      	movs	r3, #0
 8005c4a:	703b      	strb	r3, [r7, #0]
 8005c4c:	e002      	b.n	8005c54 <NoteTimeST+0x150>
                            } else {
                                *sep = '\0';
 8005c4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c50:	2200      	movs	r2, #0
 8005c52:	701a      	strb	r2, [r3, #0]
                            }
                            zoneStillUnavailable = (memcmp(zone, "UTC", 3) == 0);
 8005c54:	463b      	mov	r3, r7
 8005c56:	2203      	movs	r2, #3
 8005c58:	4936      	ldr	r1, [pc, #216]	; (8005d34 <NoteTimeST+0x230>)
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f01c fa4e 	bl	80220fc <memcmp>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	bf0c      	ite	eq
 8005c66:	2301      	moveq	r3, #1
 8005c68:	2300      	movne	r3, #0
 8005c6a:	b2da      	uxtb	r2, r3
 8005c6c:	4b2a      	ldr	r3, [pc, #168]	; (8005d18 <NoteTimeST+0x214>)
 8005c6e:	701a      	strb	r2, [r3, #0]
                            zoneForceRefresh = false;
 8005c70:	4b2a      	ldr	r3, [pc, #168]	; (8005d1c <NoteTimeST+0x218>)
 8005c72:	2200      	movs	r2, #0
 8005c74:	701a      	strb	r2, [r3, #0]
                            strlcpy(curZone, zone, sizeof(curZone));
 8005c76:	463b      	mov	r3, r7
 8005c78:	220a      	movs	r2, #10
 8005c7a:	4619      	mov	r1, r3
 8005c7c:	482e      	ldr	r0, [pc, #184]	; (8005d38 <NoteTimeST+0x234>)
 8005c7e:	f001 fd79 	bl	8007774 <strlcpy>
                            curZoneOffsetMins = JGetInt(rsp, "minutes");
 8005c82:	492e      	ldr	r1, [pc, #184]	; (8005d3c <NoteTimeST+0x238>)
 8005c84:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8005c86:	f7fe feb5 	bl	80049f4 <JGetInt>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	4a2c      	ldr	r2, [pc, #176]	; (8005d40 <NoteTimeST+0x23c>)
 8005c8e:	6013      	str	r3, [r2, #0]
                            strlcpy(curCountry, JGetString(rsp, "country"), sizeof(curCountry));
 8005c90:	492c      	ldr	r1, [pc, #176]	; (8005d44 <NoteTimeST+0x240>)
 8005c92:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8005c94:	f7fe fdf8 	bl	8004888 <JGetString>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2208      	movs	r2, #8
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	482a      	ldr	r0, [pc, #168]	; (8005d48 <NoteTimeST+0x244>)
 8005ca0:	f001 fd68 	bl	8007774 <strlcpy>
                            strlcpy(curArea, JGetString(rsp, "area"), sizeof(curArea));
 8005ca4:	4929      	ldr	r1, [pc, #164]	; (8005d4c <NoteTimeST+0x248>)
 8005ca6:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8005ca8:	f7fe fdee 	bl	8004888 <JGetString>
 8005cac:	4603      	mov	r3, r0
 8005cae:	2240      	movs	r2, #64	; 0x40
 8005cb0:	4619      	mov	r1, r3
 8005cb2:	4827      	ldr	r0, [pc, #156]	; (8005d50 <NoteTimeST+0x24c>)
 8005cb4:	f001 fd5e 	bl	8007774 <strlcpy>
                        }

                    }
                }
                NoteDeleteResponse(rsp);
 8005cb8:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8005cba:	f7fc fe04 	bl	80028c6 <JDelete>
            }
        }
    }

    // Adjust the base time by the number of seconds that have elapsed since the base.
    JTIME adjustedTime = timeBaseSec + (int32_t) (((int64_t) nowMs - (int64_t) timeBaseSetAtMs) / 1000);
 8005cbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f04f 0100 	mov.w	r1, #0
 8005cc6:	4b0f      	ldr	r3, [pc, #60]	; (8005d04 <NoteTimeST+0x200>)
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	461a      	mov	r2, r3
 8005ccc:	f04f 0300 	mov.w	r3, #0
 8005cd0:	ebb0 0a02 	subs.w	sl, r0, r2
 8005cd4:	eb61 0b03 	sbc.w	fp, r1, r3
 8005cd8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005cdc:	f04f 0300 	mov.w	r3, #0
 8005ce0:	4650      	mov	r0, sl
 8005ce2:	4659      	mov	r1, fp
 8005ce4:	f7fb fe72 	bl	80019cc <__aeabi_ldivmod>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	460b      	mov	r3, r1
 8005cec:	4b04      	ldr	r3, [pc, #16]	; (8005d00 <NoteTimeST+0x1fc>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	4413      	add	r3, r2
 8005cf2:	643b      	str	r3, [r7, #64]	; 0x40

    // Done
    return adjustedTime;
 8005cf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40

}
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	3770      	adds	r7, #112	; 0x70
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d00:	20000274 	.word	0x20000274
 8005d04:	20000270 	.word	0x20000270
 8005d08:	20000028 	.word	0x20000028
 8005d0c:	20000280 	.word	0x20000280
 8005d10:	2000027c 	.word	0x2000027c
 8005d14:	20000278 	.word	0x20000278
 8005d18:	2000002c 	.word	0x2000002c
 8005d1c:	20000284 	.word	0x20000284
 8005d20:	20000024 	.word	0x20000024
 8005d24:	080227bc 	.word	0x080227bc
 8005d28:	080227c8 	.word	0x080227c8
 8005d2c:	080227cc 	.word	0x080227cc
 8005d30:	080227d4 	.word	0x080227d4
 8005d34:	080227a0 	.word	0x080227a0
 8005d38:	20000288 	.word	0x20000288
 8005d3c:	080227dc 	.word	0x080227dc
 8005d40:	200002dc 	.word	0x200002dc
 8005d44:	080227e4 	.word	0x080227e4
 8005d48:	200002d4 	.word	0x200002d4
 8005d4c:	080227ec 	.word	0x080227ec
 8005d50:	20000294 	.word	0x20000294

08005d54 <NoteRegion>:
  @param   retZoneOffset (out) The timezone offset.
  @returns boolean indicating if the region information is valid.
*/
/**************************************************************************/
bool NoteRegion(char **retCountry, char **retArea, char **retZone, int *retZoneOffset)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
 8005d60:	603b      	str	r3, [r7, #0]
    NoteTimeST();
 8005d62:	f7ff fecf 	bl	8005b04 <NoteTimeST>
    if (zoneStillUnavailable) {
 8005d66:	4b1e      	ldr	r3, [pc, #120]	; (8005de0 <NoteRegion+0x8c>)
 8005d68:	781b      	ldrb	r3, [r3, #0]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d019      	beq.n	8005da2 <NoteRegion+0x4e>
        if (retCountry != NULL) {
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d002      	beq.n	8005d7a <NoteRegion+0x26>
            *retCountry = (char *) "";
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	4a1b      	ldr	r2, [pc, #108]	; (8005de4 <NoteRegion+0x90>)
 8005d78:	601a      	str	r2, [r3, #0]
        }
        if (retArea != NULL) {
 8005d7a:	68bb      	ldr	r3, [r7, #8]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d002      	beq.n	8005d86 <NoteRegion+0x32>
            *retArea = (char *) "";
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	4a18      	ldr	r2, [pc, #96]	; (8005de4 <NoteRegion+0x90>)
 8005d84:	601a      	str	r2, [r3, #0]
        }
        if (retZone != NULL) {
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d002      	beq.n	8005d92 <NoteRegion+0x3e>
            *retZone = "UTC";
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	4a16      	ldr	r2, [pc, #88]	; (8005de8 <NoteRegion+0x94>)
 8005d90:	601a      	str	r2, [r3, #0]
        }
        if (retZoneOffset != NULL) {
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d002      	beq.n	8005d9e <NoteRegion+0x4a>
            *retZoneOffset = 0;
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	601a      	str	r2, [r3, #0]
        }
        return false;
 8005d9e:	2300      	movs	r3, #0
 8005da0:	e019      	b.n	8005dd6 <NoteRegion+0x82>
    }
    if (retCountry != NULL) {
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d002      	beq.n	8005dae <NoteRegion+0x5a>
        *retCountry = curCountry;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	4a10      	ldr	r2, [pc, #64]	; (8005dec <NoteRegion+0x98>)
 8005dac:	601a      	str	r2, [r3, #0]
    }
    if (retArea != NULL) {
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d002      	beq.n	8005dba <NoteRegion+0x66>
        *retArea = curArea;
 8005db4:	68bb      	ldr	r3, [r7, #8]
 8005db6:	4a0e      	ldr	r2, [pc, #56]	; (8005df0 <NoteRegion+0x9c>)
 8005db8:	601a      	str	r2, [r3, #0]
    }
    if (retZone != NULL) {
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d002      	beq.n	8005dc6 <NoteRegion+0x72>
        *retZone = curZone;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a0c      	ldr	r2, [pc, #48]	; (8005df4 <NoteRegion+0xa0>)
 8005dc4:	601a      	str	r2, [r3, #0]
    }
    if (retZoneOffset != NULL) {
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d003      	beq.n	8005dd4 <NoteRegion+0x80>
        *retZoneOffset = curZoneOffsetMins;
 8005dcc:	4b0a      	ldr	r3, [pc, #40]	; (8005df8 <NoteRegion+0xa4>)
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	601a      	str	r2, [r3, #0]
    }
    return true;;
 8005dd4:	2301      	movs	r3, #1
}
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	3710      	adds	r7, #16
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	bd80      	pop	{r7, pc}
 8005dde:	bf00      	nop
 8005de0:	2000002c 	.word	0x2000002c
 8005de4:	080227a4 	.word	0x080227a4
 8005de8:	080227a0 	.word	0x080227a0
 8005dec:	200002d4 	.word	0x200002d4
 8005df0:	20000294 	.word	0x20000294
 8005df4:	20000288 	.word	0x20000288
 8005df8:	200002dc 	.word	0x200002dc

08005dfc <NoteSetEnvDefault>:
  @param   buf The variable value.
  @returns boolean indicating if variable was set.
*/
/**************************************************************************/
bool NoteSetEnvDefault(const char *variable, char *buf)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
    bool success = false;
 8005e06:	2300      	movs	r3, #0
 8005e08:	73fb      	strb	r3, [r7, #15]
    J *req = NoteNewRequest("env.default");
 8005e0a:	480d      	ldr	r0, [pc, #52]	; (8005e40 <NoteSetEnvDefault+0x44>)
 8005e0c:	f001 fb22 	bl	8007454 <NoteNewRequest>
 8005e10:	60b8      	str	r0, [r7, #8]
    if (req != NULL) {
 8005e12:	68bb      	ldr	r3, [r7, #8]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d00e      	beq.n	8005e36 <NoteSetEnvDefault+0x3a>
        JAddStringToObject(req, "name", variable);
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	490a      	ldr	r1, [pc, #40]	; (8005e44 <NoteSetEnvDefault+0x48>)
 8005e1c:	68b8      	ldr	r0, [r7, #8]
 8005e1e:	f7fe fb89 	bl	8004534 <JAddStringToObject>
        JAddStringToObject(req, "text", buf);
 8005e22:	683a      	ldr	r2, [r7, #0]
 8005e24:	4908      	ldr	r1, [pc, #32]	; (8005e48 <NoteSetEnvDefault+0x4c>)
 8005e26:	68b8      	ldr	r0, [r7, #8]
 8005e28:	f7fe fb84 	bl	8004534 <JAddStringToObject>
        success = NoteRequest(req);
 8005e2c:	68b8      	ldr	r0, [r7, #8]
 8005e2e:	f001 fb41 	bl	80074b4 <NoteRequest>
 8005e32:	4603      	mov	r3, r0
 8005e34:	73fb      	strb	r3, [r7, #15]
    }
    return success;
 8005e36:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	3710      	adds	r7, #16
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	bd80      	pop	{r7, pc}
 8005e40:	08022810 	.word	0x08022810
 8005e44:	0802281c 	.word	0x0802281c
 8005e48:	080227b4 	.word	0x080227b4

08005e4c <NoteSetEnvDefaultInt>:
  @param   defaultVal The variable value.
  @returns boolean indicating if variable was set.
*/
/**************************************************************************/
bool NoteSetEnvDefaultInt(const char *variable, long int defaultVal)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b08a      	sub	sp, #40	; 0x28
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	6039      	str	r1, [r7, #0]
    char buf[32];
    JItoA(defaultVal, buf);
 8005e56:	f107 0308 	add.w	r3, r7, #8
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	6838      	ldr	r0, [r7, #0]
 8005e5e:	f7fe fe91 	bl	8004b84 <JItoA>
    return NoteSetEnvDefault(variable, buf);
 8005e62:	f107 0308 	add.w	r3, r7, #8
 8005e66:	4619      	mov	r1, r3
 8005e68:	6878      	ldr	r0, [r7, #4]
 8005e6a:	f7ff ffc7 	bl	8005dfc <NoteSetEnvDefault>
 8005e6e:	4603      	mov	r3, r0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3728      	adds	r7, #40	; 0x28
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <timerExpiredSecs>:

// A simple suppression timer based on a millisecond system clock.  This clock is reset to 0
// after boot and every wake.  This returns true if the specified interval has elapsed, in seconds,
// and it updates the timer if it expires so that we will go another period.
static bool timerExpiredSecs(uint32_t *timer, uint32_t periodSecs)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b086      	sub	sp, #24
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
 8005e80:	6039      	str	r1, [r7, #0]
    bool expired = false;
 8005e82:	2300      	movs	r3, #0
 8005e84:	75fb      	strb	r3, [r7, #23]

    // If the timer went backward, we've expired regardless of the interval
    uint32_t prev = *timer;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	613b      	str	r3, [r7, #16]
    uint32_t now = _GetMs();
 8005e8c:	f000 f932 	bl	80060f4 <NoteGetMs>
 8005e90:	60f8      	str	r0, [r7, #12]
    if (now < prev) {
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	693b      	ldr	r3, [r7, #16]
 8005e96:	429a      	cmp	r2, r3
 8005e98:	d201      	bcs.n	8005e9e <timerExpiredSecs+0x26>
        prev = 0;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	613b      	str	r3, [r7, #16]
    }

    // If never initialized, it's expired
    if (prev == 0 || now >= prev+(periodSecs*1000)) {
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d009      	beq.n	8005eb8 <timerExpiredSecs+0x40>
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005eaa:	fb02 f203 	mul.w	r2, r2, r3
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	4413      	add	r3, r2
 8005eb2:	68fa      	ldr	r2, [r7, #12]
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d304      	bcc.n	8005ec2 <timerExpiredSecs+0x4a>
        expired = true;
 8005eb8:	2301      	movs	r3, #1
 8005eba:	75fb      	strb	r3, [r7, #23]
        *timer = now;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	601a      	str	r2, [r3, #0]
    }

    return expired;
 8005ec2:	7dfb      	ldrb	r3, [r7, #23]

}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	3718      	adds	r7, #24
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bd80      	pop	{r7, pc}

08005ecc <NoteMemAvailable>:
  @brief  Obtain the amount of free memory available on the Notecard.
  @returns The number of bytes of memory available on the Notecard.
*/
/**************************************************************************/
uint32_t NoteMemAvailable()
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b088      	sub	sp, #32
 8005ed0:	af00      	add	r7, sp, #0

    // Allocate progressively smaller and smaller chunks
    objHeader *lastObj = NULL;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	61fb      	str	r3, [r7, #28]
    static long int maxsize = 35000;
    for (long int i=maxsize; i>=(long int)sizeof(objHeader); i=i-sizeof(objHeader)) {
 8005ed6:	4b26      	ldr	r3, [pc, #152]	; (8005f70 <NoteMemAvailable+0xa4>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	61bb      	str	r3, [r7, #24]
 8005edc:	e019      	b.n	8005f12 <NoteMemAvailable+0x46>
        for (long int j=0;; j++) {
 8005ede:	2300      	movs	r3, #0
 8005ee0:	617b      	str	r3, [r7, #20]
            objHeader *thisObj;
            thisObj = (objHeader *) _Malloc(i);
 8005ee2:	69bb      	ldr	r3, [r7, #24]
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f000 f927 	bl	8006138 <NoteMalloc>
 8005eea:	6038      	str	r0, [r7, #0]
            if (thisObj == NULL) {
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d00b      	beq.n	8005f0a <NoteMemAvailable+0x3e>
                break;
            }
            thisObj->prev = lastObj;
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	69fa      	ldr	r2, [r7, #28]
 8005ef6:	601a      	str	r2, [r3, #0]
            thisObj->length = i;
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	69ba      	ldr	r2, [r7, #24]
 8005efc:	605a      	str	r2, [r3, #4]
            lastObj = thisObj;
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	61fb      	str	r3, [r7, #28]
        for (long int j=0;; j++) {
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	3301      	adds	r3, #1
 8005f06:	617b      	str	r3, [r7, #20]
 8005f08:	e7eb      	b.n	8005ee2 <NoteMemAvailable+0x16>
                break;
 8005f0a:	bf00      	nop
    for (long int i=maxsize; i>=(long int)sizeof(objHeader); i=i-sizeof(objHeader)) {
 8005f0c:	69bb      	ldr	r3, [r7, #24]
 8005f0e:	3b08      	subs	r3, #8
 8005f10:	61bb      	str	r3, [r7, #24]
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	2b07      	cmp	r3, #7
 8005f16:	dce2      	bgt.n	8005ede <NoteMemAvailable+0x12>
        }
    }

    // Free the objects backwards
    long int lastLength = 0;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	613b      	str	r3, [r7, #16]
    long int lastLengthCount = 0;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	60fb      	str	r3, [r7, #12]
    uint32_t total = 0;
 8005f20:	2300      	movs	r3, #0
 8005f22:	60bb      	str	r3, [r7, #8]
    while (lastObj != NULL) {
 8005f24:	e01b      	b.n	8005f5e <NoteMemAvailable+0x92>
        if (lastObj->length != lastLength) {
 8005f26:	69fb      	ldr	r3, [r7, #28]
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d005      	beq.n	8005f3c <NoteMemAvailable+0x70>
            lastLength = lastObj->length;
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	613b      	str	r3, [r7, #16]
            lastLengthCount = 1;
 8005f36:	2301      	movs	r3, #1
 8005f38:	60fb      	str	r3, [r7, #12]
 8005f3a:	e002      	b.n	8005f42 <NoteMemAvailable+0x76>
        } else {
            lastLengthCount++;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	3301      	adds	r3, #1
 8005f40:	60fb      	str	r3, [r7, #12]
        }
        objHeader *thisObj = lastObj;
 8005f42:	69fb      	ldr	r3, [r7, #28]
 8005f44:	607b      	str	r3, [r7, #4]
        lastObj = lastObj->prev;
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	61fb      	str	r3, [r7, #28]
        total += thisObj->length;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	461a      	mov	r2, r3
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	4413      	add	r3, r2
 8005f56:	60bb      	str	r3, [r7, #8]
        _Free(thisObj);
 8005f58:	6878      	ldr	r0, [r7, #4]
 8005f5a:	f000 f903 	bl	8006164 <NoteFree>
    while (lastObj != NULL) {
 8005f5e:	69fb      	ldr	r3, [r7, #28]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d1e0      	bne.n	8005f26 <NoteMemAvailable+0x5a>
    }

    return total;
 8005f64:	68bb      	ldr	r3, [r7, #8]

}
 8005f66:	4618      	mov	r0, r3
 8005f68:	3720      	adds	r7, #32
 8005f6a:	46bd      	mov	sp, r7
 8005f6c:	bd80      	pop	{r7, pc}
 8005f6e:	bf00      	nop
 8005f70:	20000030 	.word	0x20000030

08005f74 <NoteSetFn>:
  @param   delayfn  The platform-specific delay function to use.
  @param   millisfn  The platform-specific 'millis' function to use.
*/
/**************************************************************************/
void NoteSetFn(mallocFn mallocfn, freeFn freefn, delayMsFn delayfn, getMsFn millisfn)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b085      	sub	sp, #20
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	60f8      	str	r0, [r7, #12]
 8005f7c:	60b9      	str	r1, [r7, #8]
 8005f7e:	607a      	str	r2, [r7, #4]
 8005f80:	603b      	str	r3, [r7, #0]
    hookMalloc = mallocfn;
 8005f82:	4a08      	ldr	r2, [pc, #32]	; (8005fa4 <NoteSetFn+0x30>)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6013      	str	r3, [r2, #0]
    hookFree = freefn;
 8005f88:	4a07      	ldr	r2, [pc, #28]	; (8005fa8 <NoteSetFn+0x34>)
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	6013      	str	r3, [r2, #0]
    hookDelayMs = delayfn;
 8005f8e:	4a07      	ldr	r2, [pc, #28]	; (8005fac <NoteSetFn+0x38>)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6013      	str	r3, [r2, #0]
    hookGetMs = millisfn;
 8005f94:	4a06      	ldr	r2, [pc, #24]	; (8005fb0 <NoteSetFn+0x3c>)
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	6013      	str	r3, [r2, #0]
}
 8005f9a:	bf00      	nop
 8005f9c:	3714      	adds	r7, #20
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bc80      	pop	{r7}
 8005fa2:	4770      	bx	lr
 8005fa4:	200002f4 	.word	0x200002f4
 8005fa8:	200002f8 	.word	0x200002f8
 8005fac:	200002fc 	.word	0x200002fc
 8005fb0:	20000300 	.word	0x20000300

08005fb4 <NoteSetFnDebugOutput>:
  @brief  Set the platform-specific debug output function.
  @param   fn  A function pointer to call for debug output.
*/
/**************************************************************************/
void NoteSetFnDebugOutput(debugOutputFn fn)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
    hookDebugOutput = fn;
 8005fbc:	4a03      	ldr	r2, [pc, #12]	; (8005fcc <NoteSetFnDebugOutput+0x18>)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6013      	str	r3, [r2, #0]
}
 8005fc2:	bf00      	nop
 8005fc4:	370c      	adds	r7, #12
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bc80      	pop	{r7}
 8005fca:	4770      	bx	lr
 8005fcc:	200002e0 	.word	0x200002e0

08005fd0 <NoteSetFnMutex>:
  @param   unlockNotefn  The platform-specific Notecard unlock function
  to use.
*/
/**************************************************************************/
void NoteSetFnMutex(mutexFn lockI2Cfn, mutexFn unlockI2Cfn, mutexFn lockNotefn, mutexFn unlockNotefn)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b085      	sub	sp, #20
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
 8005fdc:	603b      	str	r3, [r7, #0]
    hookLockI2C = lockI2Cfn;
 8005fde:	4a08      	ldr	r2, [pc, #32]	; (8006000 <NoteSetFnMutex+0x30>)
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	6013      	str	r3, [r2, #0]
    hookUnlockI2C = unlockI2Cfn;
 8005fe4:	4a07      	ldr	r2, [pc, #28]	; (8006004 <NoteSetFnMutex+0x34>)
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	6013      	str	r3, [r2, #0]
    hookLockNote = lockNotefn;
 8005fea:	4a07      	ldr	r2, [pc, #28]	; (8006008 <NoteSetFnMutex+0x38>)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6013      	str	r3, [r2, #0]
    hookUnlockNote = unlockNotefn;
 8005ff0:	4a06      	ldr	r2, [pc, #24]	; (800600c <NoteSetFnMutex+0x3c>)
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	6013      	str	r3, [r2, #0]
}
 8005ff6:	bf00      	nop
 8005ff8:	3714      	adds	r7, #20
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bc80      	pop	{r7}
 8005ffe:	4770      	bx	lr
 8006000:	200002e4 	.word	0x200002e4
 8006004:	200002e8 	.word	0x200002e8
 8006008:	200002ec 	.word	0x200002ec
 800600c:	200002f0 	.word	0x200002f0

08006010 <NoteSetFnI2C>:
  @param   transmitfn  The platform-specific I2C transmit function to use.
  @param   receivefn  The platform-specific I2C receive function to use.
*/
/**************************************************************************/
void NoteSetFnI2C(uint32_t i2caddress, uint32_t i2cmax, i2cResetFn resetfn, i2cTransmitFn transmitfn, i2cReceiveFn receivefn)
{
 8006010:	b480      	push	{r7}
 8006012:	b085      	sub	sp, #20
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]
 800601c:	603b      	str	r3, [r7, #0]
    i2cAddress = i2caddress;
 800601e:	4a0e      	ldr	r2, [pc, #56]	; (8006058 <NoteSetFnI2C+0x48>)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6013      	str	r3, [r2, #0]
    i2cMax = i2cmax;
 8006024:	4a0d      	ldr	r2, [pc, #52]	; (800605c <NoteSetFnI2C+0x4c>)
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	6013      	str	r3, [r2, #0]

    hookActiveInterface = interfaceI2C;
 800602a:	4b0d      	ldr	r3, [pc, #52]	; (8006060 <NoteSetFnI2C+0x50>)
 800602c:	2202      	movs	r2, #2
 800602e:	601a      	str	r2, [r3, #0]

    hookI2CReset = resetfn;
 8006030:	4a0c      	ldr	r2, [pc, #48]	; (8006064 <NoteSetFnI2C+0x54>)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6013      	str	r3, [r2, #0]
    hookI2CTransmit = transmitfn;
 8006036:	4a0c      	ldr	r2, [pc, #48]	; (8006068 <NoteSetFnI2C+0x58>)
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	6013      	str	r3, [r2, #0]
    hookI2CReceive = receivefn;
 800603c:	4a0b      	ldr	r2, [pc, #44]	; (800606c <NoteSetFnI2C+0x5c>)
 800603e:	69bb      	ldr	r3, [r7, #24]
 8006040:	6013      	str	r3, [r2, #0]

    notecardReset = i2cNoteReset;
 8006042:	4b0b      	ldr	r3, [pc, #44]	; (8006070 <NoteSetFnI2C+0x60>)
 8006044:	4a0b      	ldr	r2, [pc, #44]	; (8006074 <NoteSetFnI2C+0x64>)
 8006046:	601a      	str	r2, [r3, #0]
    notecardTransaction = i2cNoteTransaction;
 8006048:	4b0b      	ldr	r3, [pc, #44]	; (8006078 <NoteSetFnI2C+0x68>)
 800604a:	4a0c      	ldr	r2, [pc, #48]	; (800607c <NoteSetFnI2C+0x6c>)
 800604c:	601a      	str	r2, [r3, #0]
}
 800604e:	bf00      	nop
 8006050:	3714      	adds	r7, #20
 8006052:	46bd      	mov	sp, r7
 8006054:	bc80      	pop	{r7}
 8006056:	4770      	bx	lr
 8006058:	20000308 	.word	0x20000308
 800605c:	2000030c 	.word	0x2000030c
 8006060:	20000304 	.word	0x20000304
 8006064:	20000310 	.word	0x20000310
 8006068:	20000314 	.word	0x20000314
 800606c:	20000318 	.word	0x20000318
 8006070:	2000031c 	.word	0x2000031c
 8006074:	08006649 	.word	0x08006649
 8006078:	20000320 	.word	0x20000320
 800607c:	080063bd 	.word	0x080063bd

08006080 <NoteSetFnDisabled>:
/*!
  @brief  Set the platform-specific communications method to be disabled
*/
/**************************************************************************/
void NoteSetFnDisabled()
{
 8006080:	b480      	push	{r7}
 8006082:	af00      	add	r7, sp, #0

    hookActiveInterface = interfaceNone;
 8006084:	4b06      	ldr	r3, [pc, #24]	; (80060a0 <NoteSetFnDisabled+0x20>)
 8006086:	2200      	movs	r2, #0
 8006088:	601a      	str	r2, [r3, #0]

    notecardReset = NULL;
 800608a:	4b06      	ldr	r3, [pc, #24]	; (80060a4 <NoteSetFnDisabled+0x24>)
 800608c:	2200      	movs	r2, #0
 800608e:	601a      	str	r2, [r3, #0]
    notecardTransaction = NULL;
 8006090:	4b05      	ldr	r3, [pc, #20]	; (80060a8 <NoteSetFnDisabled+0x28>)
 8006092:	2200      	movs	r2, #0
 8006094:	601a      	str	r2, [r3, #0]

}
 8006096:	bf00      	nop
 8006098:	46bd      	mov	sp, r7
 800609a:	bc80      	pop	{r7}
 800609c:	4770      	bx	lr
 800609e:	bf00      	nop
 80060a0:	20000304 	.word	0x20000304
 80060a4:	2000031c 	.word	0x2000031c
 80060a8:	20000320 	.word	0x20000320

080060ac <NoteDebugln>:
  @brief  Write a to the debug stream and output a newline.
  @param   line  A debug string for output.
*/
/**************************************************************************/
void NoteDebugln(const char *line)
{
 80060ac:	b580      	push	{r7, lr}
 80060ae:	b082      	sub	sp, #8
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
    NoteDebug(line);
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f000 f80b 	bl	80060d0 <NoteDebug>
    NoteDebug(c_newline);
 80060ba:	4b04      	ldr	r3, [pc, #16]	; (80060cc <NoteDebugln+0x20>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4618      	mov	r0, r3
 80060c0:	f000 f806 	bl	80060d0 <NoteDebug>
}
 80060c4:	bf00      	nop
 80060c6:	3708      	adds	r7, #8
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}
 80060cc:	20000014 	.word	0x20000014

080060d0 <NoteDebug>:
  @brief  Write to the debug stream.
  @param   line  A debug string for output.
*/
/**************************************************************************/
void NoteDebug(const char *line)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b082      	sub	sp, #8
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6078      	str	r0, [r7, #4]
#ifndef NOTE_NODEBUG
    if (hookDebugOutput != NULL) {
 80060d8:	4b05      	ldr	r3, [pc, #20]	; (80060f0 <NoteDebug+0x20>)
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d003      	beq.n	80060e8 <NoteDebug+0x18>
        hookDebugOutput(line);
 80060e0:	4b03      	ldr	r3, [pc, #12]	; (80060f0 <NoteDebug+0x20>)
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	4798      	blx	r3
    }
#endif
}
 80060e8:	bf00      	nop
 80060ea:	3708      	adds	r7, #8
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	200002e0 	.word	0x200002e0

080060f4 <NoteGetMs>:
  hook.
  @returns  The current milliseconds value.
*/
/**************************************************************************/
long unsigned int NoteGetMs()
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	af00      	add	r7, sp, #0
    if (hookGetMs == NULL) {
 80060f8:	4b05      	ldr	r3, [pc, #20]	; (8006110 <NoteGetMs+0x1c>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d101      	bne.n	8006104 <NoteGetMs+0x10>
        return 0;
 8006100:	2300      	movs	r3, #0
 8006102:	e003      	b.n	800610c <NoteGetMs+0x18>
    }
    return hookGetMs();
 8006104:	4b02      	ldr	r3, [pc, #8]	; (8006110 <NoteGetMs+0x1c>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4798      	blx	r3
 800610a:	4603      	mov	r3, r0
}
 800610c:	4618      	mov	r0, r3
 800610e:	bd80      	pop	{r7, pc}
 8006110:	20000300 	.word	0x20000300

08006114 <NoteDelayMs>:
  @brief  Delay milliseconds using the platform-specific hook.
  @param   ms the milliseconds delay value.
*/
/**************************************************************************/
void NoteDelayMs(uint32_t ms)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
    if (hookDelayMs != NULL) {
 800611c:	4b05      	ldr	r3, [pc, #20]	; (8006134 <NoteDelayMs+0x20>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d003      	beq.n	800612c <NoteDelayMs+0x18>
        hookDelayMs(ms);
 8006124:	4b03      	ldr	r3, [pc, #12]	; (8006134 <NoteDelayMs+0x20>)
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	6878      	ldr	r0, [r7, #4]
 800612a:	4798      	blx	r3
    }
}
 800612c:	bf00      	nop
 800612e:	3708      	adds	r7, #8
 8006130:	46bd      	mov	sp, r7
 8006132:	bd80      	pop	{r7, pc}
 8006134:	200002fc 	.word	0x200002fc

08006138 <NoteMalloc>:
  @brief  Allocate a memory chunk using the platform-specific hook.
  @param   size the number of bytes to allocate.
*/
/**************************************************************************/
void *NoteMalloc(size_t size)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b082      	sub	sp, #8
 800613c:	af00      	add	r7, sp, #0
 800613e:	6078      	str	r0, [r7, #4]
    if (hookMalloc == NULL) {
 8006140:	4b07      	ldr	r3, [pc, #28]	; (8006160 <NoteMalloc+0x28>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d101      	bne.n	800614c <NoteMalloc+0x14>
        return NULL;
 8006148:	2300      	movs	r3, #0
 800614a:	e004      	b.n	8006156 <NoteMalloc+0x1e>
    }
#if NOTE_SHOW_MALLOC
    return malloc_show(size);
#else
    return hookMalloc(size);
 800614c:	4b04      	ldr	r3, [pc, #16]	; (8006160 <NoteMalloc+0x28>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	4798      	blx	r3
 8006154:	4603      	mov	r3, r0
#endif
}
 8006156:	4618      	mov	r0, r3
 8006158:	3708      	adds	r7, #8
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
 800615e:	bf00      	nop
 8006160:	200002f4 	.word	0x200002f4

08006164 <NoteFree>:
  @brief  Free memory using the platform-specific hook.
  @param   p A pointer to the memory address to free.
*/
/**************************************************************************/
void NoteFree(void *p)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b082      	sub	sp, #8
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
    if (hookFree != NULL) {
 800616c:	4b05      	ldr	r3, [pc, #20]	; (8006184 <NoteFree+0x20>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d003      	beq.n	800617c <NoteFree+0x18>
        char str[16];
        htoa32((uint32_t)p, str);
        hookDebugOutput("free");
        hookDebugOutput(str);
#endif
        hookFree(p);
 8006174:	4b03      	ldr	r3, [pc, #12]	; (8006184 <NoteFree+0x20>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	4798      	blx	r3
    }
}
 800617c:	bf00      	nop
 800617e:	3708      	adds	r7, #8
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	200002f8 	.word	0x200002f8

08006188 <NoteLockI2C>:
/*!
  @brief  Lock the I2C bus using the platform-specific hook.
*/
/**************************************************************************/
void NoteLockI2C()
{
 8006188:	b580      	push	{r7, lr}
 800618a:	af00      	add	r7, sp, #0
    if (hookLockI2C != NULL) {
 800618c:	4b04      	ldr	r3, [pc, #16]	; (80061a0 <NoteLockI2C+0x18>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d002      	beq.n	800619a <NoteLockI2C+0x12>
        hookLockI2C();
 8006194:	4b02      	ldr	r3, [pc, #8]	; (80061a0 <NoteLockI2C+0x18>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4798      	blx	r3
    }
}
 800619a:	bf00      	nop
 800619c:	bd80      	pop	{r7, pc}
 800619e:	bf00      	nop
 80061a0:	200002e4 	.word	0x200002e4

080061a4 <NoteUnlockI2C>:
/*!
  @brief  Unlock the I2C bus using the platform-specific hook.
*/
/**************************************************************************/
void NoteUnlockI2C()
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	af00      	add	r7, sp, #0
    if (hookUnlockI2C != NULL) {
 80061a8:	4b04      	ldr	r3, [pc, #16]	; (80061bc <NoteUnlockI2C+0x18>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d002      	beq.n	80061b6 <NoteUnlockI2C+0x12>
        hookUnlockI2C();
 80061b0:	4b02      	ldr	r3, [pc, #8]	; (80061bc <NoteUnlockI2C+0x18>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4798      	blx	r3
    }
}
 80061b6:	bf00      	nop
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	200002e8 	.word	0x200002e8

080061c0 <NoteLockNote>:
/*!
  @brief  Lock the Notecard using the platform-specific hook.
*/
/**************************************************************************/
void NoteLockNote()
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	af00      	add	r7, sp, #0
    if (hookLockNote != NULL) {
 80061c4:	4b04      	ldr	r3, [pc, #16]	; (80061d8 <NoteLockNote+0x18>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d002      	beq.n	80061d2 <NoteLockNote+0x12>
        hookLockNote();
 80061cc:	4b02      	ldr	r3, [pc, #8]	; (80061d8 <NoteLockNote+0x18>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4798      	blx	r3
    }
}
 80061d2:	bf00      	nop
 80061d4:	bd80      	pop	{r7, pc}
 80061d6:	bf00      	nop
 80061d8:	200002ec 	.word	0x200002ec

080061dc <NoteUnlockNote>:
/*!
  @brief  Unlock the Notecard using the platform-specific hook.
*/
/**************************************************************************/
void NoteUnlockNote()
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	af00      	add	r7, sp, #0
    if (hookUnlockNote != NULL) {
 80061e0:	4b04      	ldr	r3, [pc, #16]	; (80061f4 <NoteUnlockNote+0x18>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d002      	beq.n	80061ee <NoteUnlockNote+0x12>
        hookUnlockNote();
 80061e8:	4b02      	ldr	r3, [pc, #8]	; (80061f4 <NoteUnlockNote+0x18>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4798      	blx	r3
    }
}
 80061ee:	bf00      	nop
 80061f0:	bd80      	pop	{r7, pc}
 80061f2:	bf00      	nop
 80061f4:	200002f0 	.word	0x200002f0

080061f8 <NoteActiveInterface>:
  @brief  Get the active interface's name
  @returns A string
*/
/**************************************************************************/
const char *NoteActiveInterface()
{
 80061f8:	b480      	push	{r7}
 80061fa:	af00      	add	r7, sp, #0
    switch (hookActiveInterface) {
 80061fc:	4b07      	ldr	r3, [pc, #28]	; (800621c <NoteActiveInterface+0x24>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	2b01      	cmp	r3, #1
 8006202:	d002      	beq.n	800620a <NoteActiveInterface+0x12>
 8006204:	2b02      	cmp	r3, #2
 8006206:	d002      	beq.n	800620e <NoteActiveInterface+0x16>
 8006208:	e003      	b.n	8006212 <NoteActiveInterface+0x1a>
    case interfaceSerial:
        return "serial";
 800620a:	4b05      	ldr	r3, [pc, #20]	; (8006220 <NoteActiveInterface+0x28>)
 800620c:	e002      	b.n	8006214 <NoteActiveInterface+0x1c>
    case interfaceI2C:
        return "i2c";
 800620e:	4b05      	ldr	r3, [pc, #20]	; (8006224 <NoteActiveInterface+0x2c>)
 8006210:	e000      	b.n	8006214 <NoteActiveInterface+0x1c>
    }
    return "unknown";
 8006212:	4b05      	ldr	r3, [pc, #20]	; (8006228 <NoteActiveInterface+0x30>)
}
 8006214:	4618      	mov	r0, r3
 8006216:	46bd      	mov	sp, r7
 8006218:	bc80      	pop	{r7}
 800621a:	4770      	bx	lr
 800621c:	20000304 	.word	0x20000304
 8006220:	08022a58 	.word	0x08022a58
 8006224:	08022a60 	.word	0x08022a60
 8006228:	08022a64 	.word	0x08022a64

0800622c <NoteI2CReset>:
  @brief  Reset the I2C bus using the platform-specific hook.
  @returns A boolean indicating whether the I2C bus was reset.
*/
/**************************************************************************/
bool NoteI2CReset(uint16_t DevAddress)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b082      	sub	sp, #8
 8006230:	af00      	add	r7, sp, #0
 8006232:	4603      	mov	r3, r0
 8006234:	80fb      	strh	r3, [r7, #6]
    if (hookActiveInterface == interfaceI2C && hookI2CReset != NULL) {
 8006236:	4b0a      	ldr	r3, [pc, #40]	; (8006260 <NoteI2CReset+0x34>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	2b02      	cmp	r3, #2
 800623c:	d10a      	bne.n	8006254 <NoteI2CReset+0x28>
 800623e:	4b09      	ldr	r3, [pc, #36]	; (8006264 <NoteI2CReset+0x38>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d006      	beq.n	8006254 <NoteI2CReset+0x28>
        return hookI2CReset(DevAddress);
 8006246:	4b07      	ldr	r3, [pc, #28]	; (8006264 <NoteI2CReset+0x38>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	88fa      	ldrh	r2, [r7, #6]
 800624c:	4610      	mov	r0, r2
 800624e:	4798      	blx	r3
 8006250:	4603      	mov	r3, r0
 8006252:	e000      	b.n	8006256 <NoteI2CReset+0x2a>
    }
    return false;
 8006254:	2300      	movs	r3, #0
}
 8006256:	4618      	mov	r0, r3
 8006258:	3708      	adds	r7, #8
 800625a:	46bd      	mov	sp, r7
 800625c:	bd80      	pop	{r7, pc}
 800625e:	bf00      	nop
 8006260:	20000304 	.word	0x20000304
 8006264:	20000310 	.word	0x20000310

08006268 <NoteI2CTransmit>:
  @returns A c-string from the platform-specific hook, or an error string
  if the bus is not active.
*/
/**************************************************************************/
const char *NoteI2CTransmit(uint16_t DevAddress, uint8_t* pBuffer, uint16_t Size)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
 800626e:	4603      	mov	r3, r0
 8006270:	6039      	str	r1, [r7, #0]
 8006272:	80fb      	strh	r3, [r7, #6]
 8006274:	4613      	mov	r3, r2
 8006276:	80bb      	strh	r3, [r7, #4]
    if (hookActiveInterface == interfaceI2C && hookI2CTransmit != NULL) {
 8006278:	4b0a      	ldr	r3, [pc, #40]	; (80062a4 <NoteI2CTransmit+0x3c>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	2b02      	cmp	r3, #2
 800627e:	d10b      	bne.n	8006298 <NoteI2CTransmit+0x30>
 8006280:	4b09      	ldr	r3, [pc, #36]	; (80062a8 <NoteI2CTransmit+0x40>)
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d007      	beq.n	8006298 <NoteI2CTransmit+0x30>
        return hookI2CTransmit(DevAddress, pBuffer, Size);
 8006288:	4b07      	ldr	r3, [pc, #28]	; (80062a8 <NoteI2CTransmit+0x40>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	88ba      	ldrh	r2, [r7, #4]
 800628e:	88f8      	ldrh	r0, [r7, #6]
 8006290:	6839      	ldr	r1, [r7, #0]
 8006292:	4798      	blx	r3
 8006294:	4603      	mov	r3, r0
 8006296:	e000      	b.n	800629a <NoteI2CTransmit+0x32>
    }
    return "i2c not active";
 8006298:	4b04      	ldr	r3, [pc, #16]	; (80062ac <NoteI2CTransmit+0x44>)
}
 800629a:	4618      	mov	r0, r3
 800629c:	3708      	adds	r7, #8
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	20000304 	.word	0x20000304
 80062a8:	20000314 	.word	0x20000314
 80062ac:	08022a6c 	.word	0x08022a6c

080062b0 <NoteI2CReceive>:
  @returns A c-string from the platform-specific hook, or an error string
  if the bus is not active.
*/
/**************************************************************************/
const char *NoteI2CReceive(uint16_t DevAddress, uint8_t* pBuffer, uint16_t Size, uint32_t *available)
{
 80062b0:	b590      	push	{r4, r7, lr}
 80062b2:	b085      	sub	sp, #20
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	60b9      	str	r1, [r7, #8]
 80062b8:	607b      	str	r3, [r7, #4]
 80062ba:	4603      	mov	r3, r0
 80062bc:	81fb      	strh	r3, [r7, #14]
 80062be:	4613      	mov	r3, r2
 80062c0:	81bb      	strh	r3, [r7, #12]
    if (hookActiveInterface == interfaceI2C && hookI2CReceive != NULL) {
 80062c2:	4b0b      	ldr	r3, [pc, #44]	; (80062f0 <NoteI2CReceive+0x40>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	2b02      	cmp	r3, #2
 80062c8:	d10c      	bne.n	80062e4 <NoteI2CReceive+0x34>
 80062ca:	4b0a      	ldr	r3, [pc, #40]	; (80062f4 <NoteI2CReceive+0x44>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d008      	beq.n	80062e4 <NoteI2CReceive+0x34>
        return hookI2CReceive(DevAddress, pBuffer, Size, available);
 80062d2:	4b08      	ldr	r3, [pc, #32]	; (80062f4 <NoteI2CReceive+0x44>)
 80062d4:	681c      	ldr	r4, [r3, #0]
 80062d6:	89ba      	ldrh	r2, [r7, #12]
 80062d8:	89f8      	ldrh	r0, [r7, #14]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	68b9      	ldr	r1, [r7, #8]
 80062de:	47a0      	blx	r4
 80062e0:	4603      	mov	r3, r0
 80062e2:	e000      	b.n	80062e6 <NoteI2CReceive+0x36>
    }
    return "i2c not active";
 80062e4:	4b04      	ldr	r3, [pc, #16]	; (80062f8 <NoteI2CReceive+0x48>)
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3714      	adds	r7, #20
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd90      	pop	{r4, r7, pc}
 80062ee:	bf00      	nop
 80062f0:	20000304 	.word	0x20000304
 80062f4:	20000318 	.word	0x20000318
 80062f8:	08022a6c 	.word	0x08022a6c

080062fc <NoteI2CAddress>:
  @brief  Get the I2C address of the Notecard.
  @returns The current I2C address.
*/
/**************************************************************************/
uint32_t NoteI2CAddress()
{
 80062fc:	b480      	push	{r7}
 80062fe:	af00      	add	r7, sp, #0
    if (i2cAddress == 0) {
 8006300:	4b05      	ldr	r3, [pc, #20]	; (8006318 <NoteI2CAddress+0x1c>)
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d101      	bne.n	800630c <NoteI2CAddress+0x10>
        return NOTE_I2C_ADDR_DEFAULT;
 8006308:	2317      	movs	r3, #23
 800630a:	e001      	b.n	8006310 <NoteI2CAddress+0x14>
    }
    return i2cAddress;
 800630c:	4b02      	ldr	r3, [pc, #8]	; (8006318 <NoteI2CAddress+0x1c>)
 800630e:	681b      	ldr	r3, [r3, #0]
}
 8006310:	4618      	mov	r0, r3
 8006312:	46bd      	mov	sp, r7
 8006314:	bc80      	pop	{r7}
 8006316:	4770      	bx	lr
 8006318:	20000308 	.word	0x20000308

0800631c <NoteI2CMax>:
  data sent to the Notecard over I2C.
  @returns A 32-bit integer of the maximum number of bytes per I2C segment.
*/
/**************************************************************************/
uint32_t NoteI2CMax()
{
 800631c:	b480      	push	{r7}
 800631e:	af00      	add	r7, sp, #0
    // Many Arduino libraries (such as ESP32) have a limit less than 32, so if the max isn't specified
    // we must assume the worst and segment the I2C messages into very tiny chunks.
    if (i2cMax == 0) {
 8006320:	4b09      	ldr	r3, [pc, #36]	; (8006348 <NoteI2CMax+0x2c>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d101      	bne.n	800632c <NoteI2CMax+0x10>
        return NOTE_I2C_MAX_DEFAULT;
 8006328:	231e      	movs	r3, #30
 800632a:	e008      	b.n	800633e <NoteI2CMax+0x22>
    }
    // Note design specs
    if (i2cMax > NOTE_I2C_MAX_MAX) {
 800632c:	4b06      	ldr	r3, [pc, #24]	; (8006348 <NoteI2CMax+0x2c>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	2b7f      	cmp	r3, #127	; 0x7f
 8006332:	d902      	bls.n	800633a <NoteI2CMax+0x1e>
        i2cMax = NOTE_I2C_MAX_MAX;
 8006334:	4b04      	ldr	r3, [pc, #16]	; (8006348 <NoteI2CMax+0x2c>)
 8006336:	227f      	movs	r2, #127	; 0x7f
 8006338:	601a      	str	r2, [r3, #0]
    }
    return i2cMax;
 800633a:	4b03      	ldr	r3, [pc, #12]	; (8006348 <NoteI2CMax+0x2c>)
 800633c:	681b      	ldr	r3, [r3, #0]
}
 800633e:	4618      	mov	r0, r3
 8006340:	46bd      	mov	sp, r7
 8006342:	bc80      	pop	{r7}
 8006344:	4770      	bx	lr
 8006346:	bf00      	nop
 8006348:	2000030c 	.word	0x2000030c

0800634c <NoteHardReset>:
  hook.
  @returns A boolean indicating whether the Notecard has been reset.
*/
/**************************************************************************/
bool NoteHardReset()
{
 800634c:	b580      	push	{r7, lr}
 800634e:	af00      	add	r7, sp, #0
    if (notecardReset == NULL) {
 8006350:	4b05      	ldr	r3, [pc, #20]	; (8006368 <NoteHardReset+0x1c>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d101      	bne.n	800635c <NoteHardReset+0x10>
        return false;
 8006358:	2300      	movs	r3, #0
 800635a:	e003      	b.n	8006364 <NoteHardReset+0x18>
    }
    return notecardReset();
 800635c:	4b02      	ldr	r3, [pc, #8]	; (8006368 <NoteHardReset+0x1c>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4798      	blx	r3
 8006362:	4603      	mov	r3, r0
}
 8006364:	4618      	mov	r0, r3
 8006366:	bd80      	pop	{r7, pc}
 8006368:	2000031c 	.word	0x2000031c

0800636c <NoteJSONTransaction>:
  @returns NULL if successful, or an error string if the transaction failed
  or the hook has not been set.
*/
/**************************************************************************/
const char *NoteJSONTransaction(char *json, char **jsonResponse)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b082      	sub	sp, #8
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
 8006374:	6039      	str	r1, [r7, #0]
    if (notecardTransaction == NULL || hookActiveInterface == interfaceNone) {
 8006376:	4b0a      	ldr	r3, [pc, #40]	; (80063a0 <NoteJSONTransaction+0x34>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d003      	beq.n	8006386 <NoteJSONTransaction+0x1a>
 800637e:	4b09      	ldr	r3, [pc, #36]	; (80063a4 <NoteJSONTransaction+0x38>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d101      	bne.n	800638a <NoteJSONTransaction+0x1e>
        return "i2c or serial interface must be selected";
 8006386:	4b08      	ldr	r3, [pc, #32]	; (80063a8 <NoteJSONTransaction+0x3c>)
 8006388:	e005      	b.n	8006396 <NoteJSONTransaction+0x2a>
    }
    return notecardTransaction(json, jsonResponse);
 800638a:	4b05      	ldr	r3, [pc, #20]	; (80063a0 <NoteJSONTransaction+0x34>)
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	6839      	ldr	r1, [r7, #0]
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	4798      	blx	r3
 8006394:	4603      	mov	r3, r0
}
 8006396:	4618      	mov	r0, r3
 8006398:	3708      	adds	r7, #8
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop
 80063a0:	20000320 	.word	0x20000320
 80063a4:	20000304 	.word	0x20000304
 80063a8:	08022a7c 	.word	0x08022a7c

080063ac <_DelayIO>:
  delay before each and every I2C I/O.The timing was computed
  empirically based on a number of commercial devices.
*/
/**************************************************************************/
static void _DelayIO()
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	af00      	add	r7, sp, #0
    _DelayMs(6);
 80063b0:	2006      	movs	r0, #6
 80063b2:	f7ff feaf 	bl	8006114 <NoteDelayMs>
}
 80063b6:	bf00      	nop
 80063b8:	bd80      	pop	{r7, pc}
	...

080063bc <i2cNoteTransaction>:
  response from the Notercard.
  @returns a c-string with an error, or `NULL` if no error ocurred.
*/
/**************************************************************************/
const char *i2cNoteTransaction(char *json, char **jsonResponse)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b092      	sub	sp, #72	; 0x48
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]

    // Append '\n' to the transaction
    int jsonLen = strlen(json)+1;
 80063c6:	6878      	ldr	r0, [r7, #4]
 80063c8:	f7fa fe44 	bl	8001054 <strlen>
 80063cc:	4603      	mov	r3, r0
 80063ce:	3301      	adds	r3, #1
 80063d0:	647b      	str	r3, [r7, #68]	; 0x44
    uint8_t *transmitBuf = (uint8_t *) _Malloc(jsonLen);
 80063d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063d4:	4618      	mov	r0, r3
 80063d6:	f7ff feaf 	bl	8006138 <NoteMalloc>
 80063da:	6278      	str	r0, [r7, #36]	; 0x24
    if (transmitBuf == NULL) {
 80063dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d101      	bne.n	80063e6 <i2cNoteTransaction+0x2a>
        return ERRSTR("insufficient memory",c_mem);
 80063e2:	4b91      	ldr	r3, [pc, #580]	; (8006628 <i2cNoteTransaction+0x26c>)
 80063e4:	e11c      	b.n	8006620 <i2cNoteTransaction+0x264>
    }
    memcpy(transmitBuf, json, jsonLen-1);
 80063e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063e8:	3b01      	subs	r3, #1
 80063ea:	461a      	mov	r2, r3
 80063ec:	6879      	ldr	r1, [r7, #4]
 80063ee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80063f0:	f01b fe92 	bl	8022118 <memcpy>
    transmitBuf[jsonLen-1] = '\n';
 80063f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80063f6:	3b01      	subs	r3, #1
 80063f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063fa:	4413      	add	r3, r2
 80063fc:	220a      	movs	r2, #10
 80063fe:	701a      	strb	r2, [r3, #0]

    // Transmit the request in chunks, but also in segments so as not to overwhelm the notecard's interrupt buffers
    const char *estr;
    uint8_t *chunk = transmitBuf;
 8006400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006402:	643b      	str	r3, [r7, #64]	; 0x40
    uint32_t sentInSegment = 0;
 8006404:	2300      	movs	r3, #0
 8006406:	63fb      	str	r3, [r7, #60]	; 0x3c
    while (jsonLen > 0) {
 8006408:	e050      	b.n	80064ac <i2cNoteTransaction+0xf0>
        int chunklen = (uint8_t) (jsonLen > (int)_I2CMax() ? (int)_I2CMax() : jsonLen);
 800640a:	f7ff ff87 	bl	800631c <NoteI2CMax>
 800640e:	4603      	mov	r3, r0
 8006410:	461a      	mov	r2, r3
 8006412:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006414:	4293      	cmp	r3, r2
 8006416:	dd04      	ble.n	8006422 <i2cNoteTransaction+0x66>
 8006418:	f7ff ff80 	bl	800631c <NoteI2CMax>
 800641c:	4603      	mov	r3, r0
 800641e:	b2db      	uxtb	r3, r3
 8006420:	e001      	b.n	8006426 <i2cNoteTransaction+0x6a>
 8006422:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006424:	b2db      	uxtb	r3, r3
 8006426:	613b      	str	r3, [r7, #16]
        _LockI2C();
 8006428:	f7ff feae 	bl	8006188 <NoteLockI2C>
        _DelayIO();
 800642c:	f7ff ffbe 	bl	80063ac <_DelayIO>
        estr = _I2CTransmit(_I2CAddress(), chunk, chunklen);
 8006430:	f7ff ff64 	bl	80062fc <NoteI2CAddress>
 8006434:	4603      	mov	r3, r0
 8006436:	b29b      	uxth	r3, r3
 8006438:	693a      	ldr	r2, [r7, #16]
 800643a:	b292      	uxth	r2, r2
 800643c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800643e:	4618      	mov	r0, r3
 8006440:	f7ff ff12 	bl	8006268 <NoteI2CTransmit>
 8006444:	60f8      	str	r0, [r7, #12]
        if (estr != NULL) {
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d016      	beq.n	800647a <i2cNoteTransaction+0xbe>
            _Free(transmitBuf);
 800644c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800644e:	f7ff fe89 	bl	8006164 <NoteFree>
            _I2CReset(_I2CAddress());
 8006452:	f7ff ff53 	bl	80062fc <NoteI2CAddress>
 8006456:	4603      	mov	r3, r0
 8006458:	b29b      	uxth	r3, r3
 800645a:	4618      	mov	r0, r3
 800645c:	f7ff fee6 	bl	800622c <NoteI2CReset>
            _UnlockI2C();
 8006460:	f7ff fea0 	bl	80061a4 <NoteUnlockI2C>
#ifdef ERRDBG
            _Debug("i2c transmit: ");
 8006464:	4871      	ldr	r0, [pc, #452]	; (800662c <i2cNoteTransaction+0x270>)
 8006466:	f7ff fe33 	bl	80060d0 <NoteDebug>
            _Debug(estr);
 800646a:	68f8      	ldr	r0, [r7, #12]
 800646c:	f7ff fe30 	bl	80060d0 <NoteDebug>
            _Debug("\n");
 8006470:	486f      	ldr	r0, [pc, #444]	; (8006630 <i2cNoteTransaction+0x274>)
 8006472:	f7ff fe2d 	bl	80060d0 <NoteDebug>
#endif
            return estr;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	e0d2      	b.n	8006620 <i2cNoteTransaction+0x264>
        }
        _UnlockI2C();
 800647a:	f7ff fe93 	bl	80061a4 <NoteUnlockI2C>
        chunk += chunklen;
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006482:	4413      	add	r3, r2
 8006484:	643b      	str	r3, [r7, #64]	; 0x40
        jsonLen -= chunklen;
 8006486:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	1ad3      	subs	r3, r2, r3
 800648c:	647b      	str	r3, [r7, #68]	; 0x44
        sentInSegment += chunklen;
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006492:	4413      	add	r3, r2
 8006494:	63fb      	str	r3, [r7, #60]	; 0x3c
        if (sentInSegment > CARD_REQUEST_I2C_SEGMENT_MAX_LEN) {
 8006496:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006498:	2bfa      	cmp	r3, #250	; 0xfa
 800649a:	d904      	bls.n	80064a6 <i2cNoteTransaction+0xea>
            sentInSegment = 0;
 800649c:	2300      	movs	r3, #0
 800649e:	63fb      	str	r3, [r7, #60]	; 0x3c
            _DelayMs(CARD_REQUEST_I2C_SEGMENT_DELAY_MS);
 80064a0:	20fa      	movs	r0, #250	; 0xfa
 80064a2:	f7ff fe37 	bl	8006114 <NoteDelayMs>
        }
        _DelayMs(CARD_REQUEST_I2C_CHUNK_DELAY_MS);
 80064a6:	2014      	movs	r0, #20
 80064a8:	f7ff fe34 	bl	8006114 <NoteDelayMs>
    while (jsonLen > 0) {
 80064ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	dcab      	bgt.n	800640a <i2cNoteTransaction+0x4e>
    }

    // Free the transmit buffer
    _Free(transmitBuf);
 80064b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80064b4:	f7ff fe56 	bl	8006164 <NoteFree>

    // If no reply expected, we're done
    if (jsonResponse == NULL) {
 80064b8:	683b      	ldr	r3, [r7, #0]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d101      	bne.n	80064c2 <i2cNoteTransaction+0x106>
        return NULL;
 80064be:	2300      	movs	r3, #0
 80064c0:	e0ae      	b.n	8006620 <i2cNoteTransaction+0x264>
    }

    // Dynamically grow the buffer as we read.  Note that we always put the +1 in the alloc
    // so we can be assured that it can be null-terminated, which must be the case because
    // our json parser requires a null-terminated string.
    int growlen = ALLOC_CHUNK;
 80064c2:	2380      	movs	r3, #128	; 0x80
 80064c4:	623b      	str	r3, [r7, #32]
    int jsonbufAllocLen = growlen;
 80064c6:	6a3b      	ldr	r3, [r7, #32]
 80064c8:	63bb      	str	r3, [r7, #56]	; 0x38
    char *jsonbuf = (char *) _Malloc(jsonbufAllocLen+1);
 80064ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064cc:	3301      	adds	r3, #1
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7ff fe32 	bl	8006138 <NoteMalloc>
 80064d4:	6378      	str	r0, [r7, #52]	; 0x34
    if (jsonbuf == NULL) {
 80064d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d104      	bne.n	80064e6 <i2cNoteTransaction+0x12a>
#ifdef ERRDBG
        _Debug("transaction: jsonbuf malloc failed\n");
 80064dc:	4855      	ldr	r0, [pc, #340]	; (8006634 <i2cNoteTransaction+0x278>)
 80064de:	f7ff fdf7 	bl	80060d0 <NoteDebug>
#endif
        return ERRSTR("insufficient memory",c_mem);
 80064e2:	4b51      	ldr	r3, [pc, #324]	; (8006628 <i2cNoteTransaction+0x26c>)
 80064e4:	e09c      	b.n	8006620 <i2cNoteTransaction+0x264>
    }

    // Loop, building a reply buffer out of received chunks.  We'll build the reply in the same
    // buffer we used to transmit, and will grow it as necessary.
    bool receivedNewline = false;
 80064e6:	2300      	movs	r3, #0
 80064e8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    int jsonbufLen = 0;
 80064ec:	2300      	movs	r3, #0
 80064ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    int chunklen = 0;
 80064f0:	2300      	movs	r3, #0
 80064f2:	62bb      	str	r3, [r7, #40]	; 0x28
    uint32_t startMs = _GetMs();
 80064f4:	f7ff fdfe 	bl	80060f4 <NoteGetMs>
 80064f8:	61f8      	str	r0, [r7, #28]
    while (true) {

        // Grow the buffer as necessary to read this next chunk
        if (jsonbufLen + chunklen > jsonbufAllocLen) {
 80064fa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064fe:	4413      	add	r3, r2
 8006500:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006502:	429a      	cmp	r2, r3
 8006504:	da28      	bge.n	8006558 <i2cNoteTransaction+0x19c>
            if (chunklen > growlen) {
 8006506:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006508:	6a3b      	ldr	r3, [r7, #32]
 800650a:	429a      	cmp	r2, r3
 800650c:	dd04      	ble.n	8006518 <i2cNoteTransaction+0x15c>
                jsonbufAllocLen += chunklen;
 800650e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006512:	4413      	add	r3, r2
 8006514:	63bb      	str	r3, [r7, #56]	; 0x38
 8006516:	e003      	b.n	8006520 <i2cNoteTransaction+0x164>
            } else {
                jsonbufAllocLen += growlen;
 8006518:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800651a:	6a3b      	ldr	r3, [r7, #32]
 800651c:	4413      	add	r3, r2
 800651e:	63bb      	str	r3, [r7, #56]	; 0x38
            }
            char *jsonbufNew = (char *) _Malloc(jsonbufAllocLen+1);
 8006520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006522:	3301      	adds	r3, #1
 8006524:	4618      	mov	r0, r3
 8006526:	f7ff fe07 	bl	8006138 <NoteMalloc>
 800652a:	61b8      	str	r0, [r7, #24]
            if (jsonbufNew == NULL) {
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d107      	bne.n	8006542 <i2cNoteTransaction+0x186>
#ifdef ERRDBG
                _Debug("transaction: jsonbuf grow malloc failed\n");
 8006532:	4841      	ldr	r0, [pc, #260]	; (8006638 <i2cNoteTransaction+0x27c>)
 8006534:	f7ff fdcc 	bl	80060d0 <NoteDebug>
#endif
                _Free(jsonbuf);
 8006538:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800653a:	f7ff fe13 	bl	8006164 <NoteFree>
                return ERRSTR("insufficient memory",c_mem);
 800653e:	4b3a      	ldr	r3, [pc, #232]	; (8006628 <i2cNoteTransaction+0x26c>)
 8006540:	e06e      	b.n	8006620 <i2cNoteTransaction+0x264>
            }
            memcpy(jsonbufNew, jsonbuf, jsonbufLen);
 8006542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006544:	461a      	mov	r2, r3
 8006546:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006548:	69b8      	ldr	r0, [r7, #24]
 800654a:	f01b fde5 	bl	8022118 <memcpy>
            _Free(jsonbuf);
 800654e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006550:	f7ff fe08 	bl	8006164 <NoteFree>
            jsonbuf = jsonbufNew;
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	637b      	str	r3, [r7, #52]	; 0x34
        }

        // Read the chunk
        uint32_t available;
        _LockI2C();
 8006558:	f7ff fe16 	bl	8006188 <NoteLockI2C>
        _DelayIO();
 800655c:	f7ff ff26 	bl	80063ac <_DelayIO>
        const char *err = _I2CReceive(_I2CAddress(), (uint8_t *) &jsonbuf[jsonbufLen], chunklen, &available);
 8006560:	f7ff fecc 	bl	80062fc <NoteI2CAddress>
 8006564:	4603      	mov	r3, r0
 8006566:	b298      	uxth	r0, r3
 8006568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800656a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800656c:	18d1      	adds	r1, r2, r3
 800656e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006570:	b29a      	uxth	r2, r3
 8006572:	f107 0308 	add.w	r3, r7, #8
 8006576:	f7ff fe9b 	bl	80062b0 <NoteI2CReceive>
 800657a:	6178      	str	r0, [r7, #20]
        _UnlockI2C();
 800657c:	f7ff fe12 	bl	80061a4 <NoteUnlockI2C>
        if (err != NULL) {
 8006580:	697b      	ldr	r3, [r7, #20]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d007      	beq.n	8006596 <i2cNoteTransaction+0x1da>
            _Free(jsonbuf);
 8006586:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006588:	f7ff fdec 	bl	8006164 <NoteFree>
#ifdef ERRDBG
            _Debug("i2c receive error\n");
 800658c:	482b      	ldr	r0, [pc, #172]	; (800663c <i2cNoteTransaction+0x280>)
 800658e:	f7ff fd9f 	bl	80060d0 <NoteDebug>
#endif
            return err;
 8006592:	697b      	ldr	r3, [r7, #20]
 8006594:	e044      	b.n	8006620 <i2cNoteTransaction+0x264>
        }

        // We've now received the chunk
        jsonbufLen += chunklen;
 8006596:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800659a:	4413      	add	r3, r2
 800659c:	62fb      	str	r3, [r7, #44]	; 0x2c

        // If the last byte of the chunk is \n, chances are that we're done.  However, just so
        // that we pull everything pending from the module, we only exit when we've received
        // a newline AND there's nothing left available from the module.
        if (jsonbufLen > 0 && jsonbuf[jsonbufLen-1] == '\n') {
 800659e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	dd09      	ble.n	80065b8 <i2cNoteTransaction+0x1fc>
 80065a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065a6:	3b01      	subs	r3, #1
 80065a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80065aa:	4413      	add	r3, r2
 80065ac:	781b      	ldrb	r3, [r3, #0]
 80065ae:	2b0a      	cmp	r3, #10
 80065b0:	d102      	bne.n	80065b8 <i2cNoteTransaction+0x1fc>
            receivedNewline = true;
 80065b2:	2301      	movs	r3, #1
 80065b4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        }

        // For the next iteration, read the min of what's available and what we're permitted to read
        chunklen = (int) (available > _I2CMax() ? _I2CMax() : available);
 80065b8:	f7ff feb0 	bl	800631c <NoteI2CMax>
 80065bc:	4602      	mov	r2, r0
 80065be:	68bb      	ldr	r3, [r7, #8]
 80065c0:	429a      	cmp	r2, r3
 80065c2:	d203      	bcs.n	80065cc <i2cNoteTransaction+0x210>
 80065c4:	f7ff feaa 	bl	800631c <NoteI2CMax>
 80065c8:	4603      	mov	r3, r0
 80065ca:	e000      	b.n	80065ce <i2cNoteTransaction+0x212>
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	62bb      	str	r3, [r7, #40]	; 0x28

        // If there's something available on the notecard for us to receive, do it
        if (chunklen > 0) {
 80065d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	dc22      	bgt.n	800661c <i2cNoteTransaction+0x260>
            continue;
        }

        // If there's nothing available AND we've received a newline, we're done
        if (receivedNewline) {
 80065d6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d009      	beq.n	80065f2 <i2cNoteTransaction+0x236>
        _DelayMs(50);

    }

    // Null-terminate it, using the +1 space that we'd allocated in the buffer
    jsonbuf[jsonbufLen] = '\0';
 80065de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80065e2:	4413      	add	r3, r2
 80065e4:	2200      	movs	r2, #0
 80065e6:	701a      	strb	r2, [r3, #0]

    // Return it
    *jsonResponse = jsonbuf;
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80065ec:	601a      	str	r2, [r3, #0]
    return NULL;
 80065ee:	2300      	movs	r3, #0
 80065f0:	e016      	b.n	8006620 <i2cNoteTransaction+0x264>
        if (_GetMs() >= startMs + (NOTECARD_TRANSACTION_TIMEOUT_SEC*1000)) {
 80065f2:	f7ff fd7f 	bl	80060f4 <NoteGetMs>
 80065f6:	4602      	mov	r2, r0
 80065f8:	69fb      	ldr	r3, [r7, #28]
 80065fa:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80065fe:	3310      	adds	r3, #16
 8006600:	429a      	cmp	r2, r3
 8006602:	d307      	bcc.n	8006614 <i2cNoteTransaction+0x258>
            _Free(jsonbuf);
 8006604:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8006606:	f7ff fdad 	bl	8006164 <NoteFree>
            _Debug("reply to request didn't arrive from module in time\n");
 800660a:	480d      	ldr	r0, [pc, #52]	; (8006640 <i2cNoteTransaction+0x284>)
 800660c:	f7ff fd60 	bl	80060d0 <NoteDebug>
            return ERRSTR("request or response was lost {io}",c_iotimeout);
 8006610:	4b0c      	ldr	r3, [pc, #48]	; (8006644 <i2cNoteTransaction+0x288>)
 8006612:	e005      	b.n	8006620 <i2cNoteTransaction+0x264>
        _DelayMs(50);
 8006614:	2032      	movs	r0, #50	; 0x32
 8006616:	f7ff fd7d 	bl	8006114 <NoteDelayMs>
 800661a:	e76e      	b.n	80064fa <i2cNoteTransaction+0x13e>
            continue;
 800661c:	bf00      	nop
    while (true) {
 800661e:	e76c      	b.n	80064fa <i2cNoteTransaction+0x13e>
}
 8006620:	4618      	mov	r0, r3
 8006622:	3748      	adds	r7, #72	; 0x48
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}
 8006628:	08022aa8 	.word	0x08022aa8
 800662c:	08022abc 	.word	0x08022abc
 8006630:	08022acc 	.word	0x08022acc
 8006634:	08022ad0 	.word	0x08022ad0
 8006638:	08022af4 	.word	0x08022af4
 800663c:	08022b20 	.word	0x08022b20
 8006640:	08022b34 	.word	0x08022b34
 8006644:	08022b68 	.word	0x08022b68

08006648 <i2cNoteReset>:
  anything fails.
  @returns a boolean. `true` if the reset was successful, `false`, if not.
*/
/**************************************************************************/
bool i2cNoteReset()
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b0a8      	sub	sp, #160	; 0xa0
 800664c:	af00      	add	r7, sp, #0

    // Reset the I2C subsystem and exit if failure
    _LockI2C();
 800664e:	f7ff fd9b 	bl	8006188 <NoteLockI2C>
    bool success = _I2CReset(_I2CAddress());
 8006652:	f7ff fe53 	bl	80062fc <NoteI2CAddress>
 8006656:	4603      	mov	r3, r0
 8006658:	b29b      	uxth	r3, r3
 800665a:	4618      	mov	r0, r3
 800665c:	f7ff fde6 	bl	800622c <NoteI2CReset>
 8006660:	4603      	mov	r3, r0
 8006662:	f887 3093 	strb.w	r3, [r7, #147]	; 0x93
    _UnlockI2C();
 8006666:	f7ff fd9d 	bl	80061a4 <NoteUnlockI2C>
    if (!success) {
 800666a:	f897 3093 	ldrb.w	r3, [r7, #147]	; 0x93
 800666e:	f083 0301 	eor.w	r3, r3, #1
 8006672:	b2db      	uxtb	r3, r3
 8006674:	2b00      	cmp	r3, #0
 8006676:	d001      	beq.n	800667c <i2cNoteReset+0x34>
        return false;
 8006678:	2300      	movs	r3, #0
 800667a:	e08b      	b.n	8006794 <i2cNoteReset+0x14c>
    }

    // Synchronize by guaranteeing not only that I2C works, but that after we send \n that we drain
    // the remainder of any pending partial reply from a previously-aborted session.
    // If we get a failure on transmitting the \n, it means that the notecard isn't even present.
    _LockI2C();
 800667c:	f7ff fd84 	bl	8006188 <NoteLockI2C>
    _DelayIO();
 8006680:	f7ff fe94 	bl	80063ac <_DelayIO>
    const char *transmitErr = _I2CTransmit(_I2CAddress(), (uint8_t *)"\n", 1);
 8006684:	f7ff fe3a 	bl	80062fc <NoteI2CAddress>
 8006688:	4603      	mov	r3, r0
 800668a:	b29b      	uxth	r3, r3
 800668c:	2201      	movs	r2, #1
 800668e:	4943      	ldr	r1, [pc, #268]	; (800679c <i2cNoteReset+0x154>)
 8006690:	4618      	mov	r0, r3
 8006692:	f7ff fde9 	bl	8006268 <NoteI2CTransmit>
 8006696:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    _DelayMs(CARD_REQUEST_I2C_SEGMENT_DELAY_MS);
 800669a:	20fa      	movs	r0, #250	; 0xfa
 800669c:	f7ff fd3a 	bl	8006114 <NoteDelayMs>
    _UnlockI2C();
 80066a0:	f7ff fd80 	bl	80061a4 <NoteUnlockI2C>

    // This outer loop does retries on I2C error, and is simply here for robustness.
    bool notecardReady = false;
 80066a4:	2300      	movs	r3, #0
 80066a6:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
    int retries;
    for (retries=0; transmitErr==NULL && !notecardReady && retries<3; retries++) {
 80066aa:	2300      	movs	r3, #0
 80066ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80066b0:	e048      	b.n	8006744 <i2cNoteReset+0xfc>

        // Loop to drain all chunks of data that may be ready to transmit to us
        int chunklen = 0;
 80066b2:	2300      	movs	r3, #0
 80066b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        while (true) {

            // Read the next chunk of available data
            uint32_t available;
            uint8_t buffer[128];
            chunklen = (chunklen > (int)sizeof(buffer)) ? (int)sizeof(buffer) : chunklen;
 80066b8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80066bc:	2b80      	cmp	r3, #128	; 0x80
 80066be:	bfa8      	it	ge
 80066c0:	2380      	movge	r3, #128	; 0x80
 80066c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
            chunklen = (chunklen > (int)_I2CMax()) ? (int)_I2CMax() : chunklen;
 80066c6:	f7ff fe29 	bl	800631c <NoteI2CMax>
 80066ca:	4603      	mov	r3, r0
 80066cc:	461a      	mov	r2, r3
 80066ce:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80066d2:	4293      	cmp	r3, r2
 80066d4:	dd03      	ble.n	80066de <i2cNoteReset+0x96>
 80066d6:	f7ff fe21 	bl	800631c <NoteI2CMax>
 80066da:	4603      	mov	r3, r0
 80066dc:	e001      	b.n	80066e2 <i2cNoteReset+0x9a>
 80066de:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80066e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
            _LockI2C();
 80066e6:	f7ff fd4f 	bl	8006188 <NoteLockI2C>
            _DelayIO();
 80066ea:	f7ff fe5f 	bl	80063ac <_DelayIO>
            const char *err = _I2CReceive(_I2CAddress(), buffer, chunklen, &available);
 80066ee:	f7ff fe05 	bl	80062fc <NoteI2CAddress>
 80066f2:	4603      	mov	r3, r0
 80066f4:	b298      	uxth	r0, r3
 80066f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80066fa:	b29a      	uxth	r2, r3
 80066fc:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8006700:	1d39      	adds	r1, r7, #4
 8006702:	f7ff fdd5 	bl	80062b0 <NoteI2CReceive>
 8006706:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
            _UnlockI2C();
 800670a:	f7ff fd4b 	bl	80061a4 <NoteUnlockI2C>
            if (err) {
 800670e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006712:	2b00      	cmp	r3, #0
 8006714:	d10c      	bne.n	8006730 <i2cNoteReset+0xe8>
                break;
            }

            // If nothing left, we're ready to transmit a command to receive the data
            if (available == 0) {
 8006716:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800671a:	2b00      	cmp	r3, #0
 800671c:	d103      	bne.n	8006726 <i2cNoteReset+0xde>
                notecardReady = true;
 800671e:	2301      	movs	r3, #1
 8006720:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
                break;
 8006724:	e005      	b.n	8006732 <i2cNoteReset+0xea>
            }

            // Read everything that's left on the module
            chunklen = available;
 8006726:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800672a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        while (true) {
 800672e:	e7c3      	b.n	80066b8 <i2cNoteReset+0x70>
                break;
 8006730:	bf00      	nop

        }

        // Exit loop if success
        if (notecardReady) {
 8006732:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8006736:	2b00      	cmp	r3, #0
 8006738:	d114      	bne.n	8006764 <i2cNoteReset+0x11c>
    for (retries=0; transmitErr==NULL && !notecardReady && retries<3; retries++) {
 800673a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800673e:	3301      	adds	r3, #1
 8006740:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006744:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006748:	2b00      	cmp	r3, #0
 800674a:	d10c      	bne.n	8006766 <i2cNoteReset+0x11e>
 800674c:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8006750:	f083 0301 	eor.w	r3, r3, #1
 8006754:	b2db      	uxtb	r3, r3
 8006756:	2b00      	cmp	r3, #0
 8006758:	d005      	beq.n	8006766 <i2cNoteReset+0x11e>
 800675a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800675e:	2b02      	cmp	r3, #2
 8006760:	dda7      	ble.n	80066b2 <i2cNoteReset+0x6a>
 8006762:	e000      	b.n	8006766 <i2cNoteReset+0x11e>
            break;
 8006764:	bf00      	nop
        }

    }

    // Reinitialize i2c if there's no response
    if (!notecardReady) {
 8006766:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 800676a:	f083 0301 	eor.w	r3, r3, #1
 800676e:	b2db      	uxtb	r3, r3
 8006770:	2b00      	cmp	r3, #0
 8006772:	d00d      	beq.n	8006790 <i2cNoteReset+0x148>
        _LockI2C();
 8006774:	f7ff fd08 	bl	8006188 <NoteLockI2C>
        _I2CReset(_I2CAddress());
 8006778:	f7ff fdc0 	bl	80062fc <NoteI2CAddress>
 800677c:	4603      	mov	r3, r0
 800677e:	b29b      	uxth	r3, r3
 8006780:	4618      	mov	r0, r3
 8006782:	f7ff fd53 	bl	800622c <NoteI2CReset>
        _UnlockI2C();
 8006786:	f7ff fd0d 	bl	80061a4 <NoteUnlockI2C>
        _Debug(ERRSTR("notecard not responding\n", "no notecard\n"));
 800678a:	4805      	ldr	r0, [pc, #20]	; (80067a0 <i2cNoteReset+0x158>)
 800678c:	f7ff fca0 	bl	80060d0 <NoteDebug>
    }

    // Done
    return notecardReady;
 8006790:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
}
 8006794:	4618      	mov	r0, r3
 8006796:	37a0      	adds	r7, #160	; 0xa0
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}
 800679c:	08022acc 	.word	0x08022acc
 80067a0:	08022b8c 	.word	0x08022b8c

080067a4 <getu32>:
   us to detect the endianness of the machine we are running on.  It
   is possible they should be macros for speed, but I would be
   surprised if they were a performance bottleneck for MD5.  */

static unsigned long getu32 (const unsigned char *addr)
{
 80067a4:	b480      	push	{r7}
 80067a6:	b083      	sub	sp, #12
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
    return (((((unsigned long)addr[3] << 8) | addr[2]) << 8)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	3303      	adds	r3, #3
 80067b0:	781b      	ldrb	r3, [r3, #0]
 80067b2:	021b      	lsls	r3, r3, #8
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	3202      	adds	r2, #2
 80067b8:	7812      	ldrb	r2, [r2, #0]
 80067ba:	4313      	orrs	r3, r2
 80067bc:	021b      	lsls	r3, r3, #8
            | addr[1]) << 8 | addr[0];
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	3201      	adds	r2, #1
 80067c2:	7812      	ldrb	r2, [r2, #0]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	021b      	lsls	r3, r3, #8
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	7812      	ldrb	r2, [r2, #0]
 80067cc:	4313      	orrs	r3, r2
}
 80067ce:	4618      	mov	r0, r3
 80067d0:	370c      	adds	r7, #12
 80067d2:	46bd      	mov	sp, r7
 80067d4:	bc80      	pop	{r7}
 80067d6:	4770      	bx	lr

080067d8 <putu32>:

static void putu32 (unsigned long data, unsigned char *addr)
{
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
 80067e0:	6039      	str	r1, [r7, #0]
    addr[0] = (unsigned char)data;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	b2da      	uxtb	r2, r3
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	701a      	strb	r2, [r3, #0]
    addr[1] = (unsigned char)(data >> 8);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	0a1a      	lsrs	r2, r3, #8
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	3301      	adds	r3, #1
 80067f2:	b2d2      	uxtb	r2, r2
 80067f4:	701a      	strb	r2, [r3, #0]
    addr[2] = (unsigned char)(data >> 16);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	0c1a      	lsrs	r2, r3, #16
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	3302      	adds	r3, #2
 80067fe:	b2d2      	uxtb	r2, r2
 8006800:	701a      	strb	r2, [r3, #0]
    addr[3] = (unsigned char)(data >> 24);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	0e1a      	lsrs	r2, r3, #24
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	3303      	adds	r3, #3
 800680a:	b2d2      	uxtb	r2, r2
 800680c:	701a      	strb	r2, [r3, #0]
}
 800680e:	bf00      	nop
 8006810:	370c      	adds	r7, #12
 8006812:	46bd      	mov	sp, r7
 8006814:	bc80      	pop	{r7}
 8006816:	4770      	bx	lr

08006818 <htoa8>:

/* Convert an 8-bit number to 2 hex digits, null-terminating it */
void htoa8(unsigned char n, unsigned char *p)
{
 8006818:	b480      	push	{r7}
 800681a:	b085      	sub	sp, #20
 800681c:	af00      	add	r7, sp, #0
 800681e:	4603      	mov	r3, r0
 8006820:	6039      	str	r1, [r7, #0]
 8006822:	71fb      	strb	r3, [r7, #7]
    unsigned char nibble = (n >> 4) & 0xf;
 8006824:	79fb      	ldrb	r3, [r7, #7]
 8006826:	091b      	lsrs	r3, r3, #4
 8006828:	73fb      	strb	r3, [r7, #15]
    if (nibble >= 10) {
 800682a:	7bfb      	ldrb	r3, [r7, #15]
 800682c:	2b09      	cmp	r3, #9
 800682e:	d907      	bls.n	8006840 <htoa8+0x28>
        *p++ = 'a' + (nibble-10);
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	1c5a      	adds	r2, r3, #1
 8006834:	603a      	str	r2, [r7, #0]
 8006836:	7bfa      	ldrb	r2, [r7, #15]
 8006838:	3257      	adds	r2, #87	; 0x57
 800683a:	b2d2      	uxtb	r2, r2
 800683c:	701a      	strb	r2, [r3, #0]
 800683e:	e006      	b.n	800684e <htoa8+0x36>
    } else {
        *p++ = '0' + nibble;
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	1c5a      	adds	r2, r3, #1
 8006844:	603a      	str	r2, [r7, #0]
 8006846:	7bfa      	ldrb	r2, [r7, #15]
 8006848:	3230      	adds	r2, #48	; 0x30
 800684a:	b2d2      	uxtb	r2, r2
 800684c:	701a      	strb	r2, [r3, #0]
    }
    nibble = n & 0xf;
 800684e:	79fb      	ldrb	r3, [r7, #7]
 8006850:	f003 030f 	and.w	r3, r3, #15
 8006854:	73fb      	strb	r3, [r7, #15]
    if (nibble >= 10) {
 8006856:	7bfb      	ldrb	r3, [r7, #15]
 8006858:	2b09      	cmp	r3, #9
 800685a:	d907      	bls.n	800686c <htoa8+0x54>
        *p++ = 'a' + (nibble-10);
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	1c5a      	adds	r2, r3, #1
 8006860:	603a      	str	r2, [r7, #0]
 8006862:	7bfa      	ldrb	r2, [r7, #15]
 8006864:	3257      	adds	r2, #87	; 0x57
 8006866:	b2d2      	uxtb	r2, r2
 8006868:	701a      	strb	r2, [r3, #0]
 800686a:	e006      	b.n	800687a <htoa8+0x62>
    } else {
        *p++ = '0' + nibble;
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	1c5a      	adds	r2, r3, #1
 8006870:	603a      	str	r2, [r7, #0]
 8006872:	7bfa      	ldrb	r2, [r7, #15]
 8006874:	3230      	adds	r2, #48	; 0x30
 8006876:	b2d2      	uxtb	r2, r2
 8006878:	701a      	strb	r2, [r3, #0]
    }
    *p = '\0';
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	2200      	movs	r2, #0
 800687e:	701a      	strb	r2, [r3, #0]
}
 8006880:	bf00      	nop
 8006882:	3714      	adds	r7, #20
 8006884:	46bd      	mov	sp, r7
 8006886:	bc80      	pop	{r7}
 8006888:	4770      	bx	lr
	...

0800688c <NoteMD5Init>:
/*
 * Start MD5 accumulation.  Set bit count to 0 and buffer to mysterious
 * initialization constants.
 */
void NoteMD5Init(NoteMD5Context *ctx)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b082      	sub	sp, #8
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
    memset(ctx, 0, sizeof(NoteMD5Context));
 8006894:	2258      	movs	r2, #88	; 0x58
 8006896:	2100      	movs	r1, #0
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f01b fc4b 	bl	8022134 <memset>

    ctx->buf[0] = 0x67452301;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a0a      	ldr	r2, [pc, #40]	; (80068cc <NoteMD5Init+0x40>)
 80068a2:	601a      	str	r2, [r3, #0]
    ctx->buf[1] = 0xefcdab89;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a0a      	ldr	r2, [pc, #40]	; (80068d0 <NoteMD5Init+0x44>)
 80068a8:	605a      	str	r2, [r3, #4]
    ctx->buf[2] = 0x98badcfe;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	4a09      	ldr	r2, [pc, #36]	; (80068d4 <NoteMD5Init+0x48>)
 80068ae:	609a      	str	r2, [r3, #8]
    ctx->buf[3] = 0x10325476;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	4a09      	ldr	r2, [pc, #36]	; (80068d8 <NoteMD5Init+0x4c>)
 80068b4:	60da      	str	r2, [r3, #12]

    ctx->bits[0] = 0;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	611a      	str	r2, [r3, #16]
    ctx->bits[1] = 0;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2200      	movs	r2, #0
 80068c0:	615a      	str	r2, [r3, #20]
}
 80068c2:	bf00      	nop
 80068c4:	3708      	adds	r7, #8
 80068c6:	46bd      	mov	sp, r7
 80068c8:	bd80      	pop	{r7, pc}
 80068ca:	bf00      	nop
 80068cc:	67452301 	.word	0x67452301
 80068d0:	efcdab89 	.word	0xefcdab89
 80068d4:	98badcfe 	.word	0x98badcfe
 80068d8:	10325476 	.word	0x10325476

080068dc <NoteMD5Update>:
/*
 * Update context to reflect the concatenation of another buffer full
 * of bytes.
 */
void NoteMD5Update(NoteMD5Context *ctx, unsigned char const *buf, unsigned long len)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b086      	sub	sp, #24
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	607a      	str	r2, [r7, #4]
    unsigned long t;

    /* Update bitcount */

    t = ctx->bits[0];
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	617b      	str	r3, [r7, #20]
    if ((ctx->bits[0] = (t + ((unsigned long)len << 3)) & 0xffffffff) < t) {
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	00da      	lsls	r2, r3, #3
 80068f2:	697b      	ldr	r3, [r7, #20]
 80068f4:	441a      	add	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	611a      	str	r2, [r3, #16]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	691b      	ldr	r3, [r3, #16]
 80068fe:	697a      	ldr	r2, [r7, #20]
 8006900:	429a      	cmp	r2, r3
 8006902:	d904      	bls.n	800690e <NoteMD5Update+0x32>
        ctx->bits[1]++;    /* Carry from low to high */
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	695b      	ldr	r3, [r3, #20]
 8006908:	1c5a      	adds	r2, r3, #1
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	615a      	str	r2, [r3, #20]
    }
    ctx->bits[1] += len >> 29;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	695a      	ldr	r2, [r3, #20]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	0f5b      	lsrs	r3, r3, #29
 8006916:	441a      	add	r2, r3
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	615a      	str	r2, [r3, #20]

    t = (t >> 3) & 0x3f;  /* Bytes already in shsInfo->data */
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	08db      	lsrs	r3, r3, #3
 8006920:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006924:	617b      	str	r3, [r7, #20]

    /* Handle any leading odd-sized chunks */

    if ( t ) {
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	2b00      	cmp	r3, #0
 800692a:	d03c      	beq.n	80069a6 <NoteMD5Update+0xca>
        unsigned char *p = ctx->in + t;
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	f103 0218 	add.w	r2, r3, #24
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	4413      	add	r3, r2
 8006936:	613b      	str	r3, [r7, #16]

        t = 64-t;
 8006938:	697b      	ldr	r3, [r7, #20]
 800693a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800693e:	617b      	str	r3, [r7, #20]
        if (len < t) {
 8006940:	687a      	ldr	r2, [r7, #4]
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	429a      	cmp	r2, r3
 8006946:	d205      	bcs.n	8006954 <NoteMD5Update+0x78>
            memcpy(p, buf, len);
 8006948:	687a      	ldr	r2, [r7, #4]
 800694a:	68b9      	ldr	r1, [r7, #8]
 800694c:	6938      	ldr	r0, [r7, #16]
 800694e:	f01b fbe3 	bl	8022118 <memcpy>
            return;
 8006952:	e032      	b.n	80069ba <NoteMD5Update+0xde>
        }
        memcpy(p, buf, t);
 8006954:	697a      	ldr	r2, [r7, #20]
 8006956:	68b9      	ldr	r1, [r7, #8]
 8006958:	6938      	ldr	r0, [r7, #16]
 800695a:	f01b fbdd 	bl	8022118 <memcpy>
        NoteMD5Transform(ctx->buf, ctx->in);
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	3318      	adds	r3, #24
 8006964:	4619      	mov	r1, r3
 8006966:	4610      	mov	r0, r2
 8006968:	f000 f8a2 	bl	8006ab0 <NoteMD5Transform>
        buf += t;
 800696c:	68ba      	ldr	r2, [r7, #8]
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	4413      	add	r3, r2
 8006972:	60bb      	str	r3, [r7, #8]
        len -= t;
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	697b      	ldr	r3, [r7, #20]
 8006978:	1ad3      	subs	r3, r2, r3
 800697a:	607b      	str	r3, [r7, #4]
    }

    /* Process data in 64-byte chunks */

    while (len >= 64) {
 800697c:	e013      	b.n	80069a6 <NoteMD5Update+0xca>
        memcpy(ctx->in, buf, 64);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	3318      	adds	r3, #24
 8006982:	2240      	movs	r2, #64	; 0x40
 8006984:	68b9      	ldr	r1, [r7, #8]
 8006986:	4618      	mov	r0, r3
 8006988:	f01b fbc6 	bl	8022118 <memcpy>
        NoteMD5Transform(ctx->buf, ctx->in);
 800698c:	68fa      	ldr	r2, [r7, #12]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	3318      	adds	r3, #24
 8006992:	4619      	mov	r1, r3
 8006994:	4610      	mov	r0, r2
 8006996:	f000 f88b 	bl	8006ab0 <NoteMD5Transform>
        buf += 64;
 800699a:	68bb      	ldr	r3, [r7, #8]
 800699c:	3340      	adds	r3, #64	; 0x40
 800699e:	60bb      	str	r3, [r7, #8]
        len -= 64;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	3b40      	subs	r3, #64	; 0x40
 80069a4:	607b      	str	r3, [r7, #4]
    while (len >= 64) {
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2b3f      	cmp	r3, #63	; 0x3f
 80069aa:	d8e8      	bhi.n	800697e <NoteMD5Update+0xa2>
    }

    /* Handle any remaining bytes of data. */

    memcpy(ctx->in, buf, len);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	3318      	adds	r3, #24
 80069b0:	687a      	ldr	r2, [r7, #4]
 80069b2:	68b9      	ldr	r1, [r7, #8]
 80069b4:	4618      	mov	r0, r3
 80069b6:	f01b fbaf 	bl	8022118 <memcpy>
}
 80069ba:	3718      	adds	r7, #24
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <NoteMD5Final>:
/*
 * Final wrapup - pad to 64-byte boundary with the bit pattern
 * 1 0* (64-bit count of bits processed, MSB-first)
 */
void NoteMD5Final(unsigned char *digest, NoteMD5Context *ctx)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
    unsigned count;
    unsigned char *p;

    /* Compute number of bytes mod 64 */
    count = (ctx->bits[0] >> 3) & 0x3F;
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	691b      	ldr	r3, [r3, #16]
 80069ce:	08db      	lsrs	r3, r3, #3
 80069d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80069d4:	60fb      	str	r3, [r7, #12]

    /* Set the first char of padding to 0x80.  This is safe since there is
       always at least one byte free */
    p = ctx->in + count;
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	f103 0218 	add.w	r2, r3, #24
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	4413      	add	r3, r2
 80069e0:	60bb      	str	r3, [r7, #8]
    *p++ = 0x80;
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	1c5a      	adds	r2, r3, #1
 80069e6:	60ba      	str	r2, [r7, #8]
 80069e8:	2280      	movs	r2, #128	; 0x80
 80069ea:	701a      	strb	r2, [r3, #0]

    /* Bytes of padding needed to make 64 bytes */
    count = 64 - 1 - count;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 80069f2:	60fb      	str	r3, [r7, #12]

    /* Pad out to 56 mod 64 */
    if (count < 8) {
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	2b07      	cmp	r3, #7
 80069f8:	d813      	bhi.n	8006a22 <NoteMD5Final+0x62>
        /* Two lots of padding:  Pad the first block to 64 bytes */
        memset(p, 0, count);
 80069fa:	68fa      	ldr	r2, [r7, #12]
 80069fc:	2100      	movs	r1, #0
 80069fe:	68b8      	ldr	r0, [r7, #8]
 8006a00:	f01b fb98 	bl	8022134 <memset>
        NoteMD5Transform(ctx->buf, ctx->in);
 8006a04:	683a      	ldr	r2, [r7, #0]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	3318      	adds	r3, #24
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	4610      	mov	r0, r2
 8006a0e:	f000 f84f 	bl	8006ab0 <NoteMD5Transform>

        /* Now fill the next block with 56 bytes */
        memset(ctx->in, 0, 56);
 8006a12:	683b      	ldr	r3, [r7, #0]
 8006a14:	3318      	adds	r3, #24
 8006a16:	2238      	movs	r2, #56	; 0x38
 8006a18:	2100      	movs	r1, #0
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f01b fb8a 	bl	8022134 <memset>
 8006a20:	e006      	b.n	8006a30 <NoteMD5Final+0x70>
    } else {
        /* Pad block to 56 bytes */
        memset(p, 0, count-8);
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	3b08      	subs	r3, #8
 8006a26:	461a      	mov	r2, r3
 8006a28:	2100      	movs	r1, #0
 8006a2a:	68b8      	ldr	r0, [r7, #8]
 8006a2c:	f01b fb82 	bl	8022134 <memset>
    }

    /* Append length in bits and transform */
    putu32(ctx->bits[0], ctx->in + 56);
 8006a30:	683b      	ldr	r3, [r7, #0]
 8006a32:	691a      	ldr	r2, [r3, #16]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	3318      	adds	r3, #24
 8006a38:	3338      	adds	r3, #56	; 0x38
 8006a3a:	4619      	mov	r1, r3
 8006a3c:	4610      	mov	r0, r2
 8006a3e:	f7ff fecb 	bl	80067d8 <putu32>
    putu32(ctx->bits[1], ctx->in + 60);
 8006a42:	683b      	ldr	r3, [r7, #0]
 8006a44:	695a      	ldr	r2, [r3, #20]
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	3318      	adds	r3, #24
 8006a4a:	333c      	adds	r3, #60	; 0x3c
 8006a4c:	4619      	mov	r1, r3
 8006a4e:	4610      	mov	r0, r2
 8006a50:	f7ff fec2 	bl	80067d8 <putu32>

    NoteMD5Transform(ctx->buf, ctx->in);
 8006a54:	683a      	ldr	r2, [r7, #0]
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	3318      	adds	r3, #24
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	4610      	mov	r0, r2
 8006a5e:	f000 f827 	bl	8006ab0 <NoteMD5Transform>
    putu32(ctx->buf[0], digest);
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	6879      	ldr	r1, [r7, #4]
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f7ff feb5 	bl	80067d8 <putu32>
    putu32(ctx->buf[1], digest + 4);
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	685a      	ldr	r2, [r3, #4]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	3304      	adds	r3, #4
 8006a76:	4619      	mov	r1, r3
 8006a78:	4610      	mov	r0, r2
 8006a7a:	f7ff fead 	bl	80067d8 <putu32>
    putu32(ctx->buf[2], digest + 8);
 8006a7e:	683b      	ldr	r3, [r7, #0]
 8006a80:	689a      	ldr	r2, [r3, #8]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	3308      	adds	r3, #8
 8006a86:	4619      	mov	r1, r3
 8006a88:	4610      	mov	r0, r2
 8006a8a:	f7ff fea5 	bl	80067d8 <putu32>
    putu32(ctx->buf[3], digest + 12);
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	68da      	ldr	r2, [r3, #12]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	330c      	adds	r3, #12
 8006a96:	4619      	mov	r1, r3
 8006a98:	4610      	mov	r0, r2
 8006a9a:	f7ff fe9d 	bl	80067d8 <putu32>
    memset(ctx, 0, sizeof(NoteMD5Context)); /* In case it's sensitive */
 8006a9e:	2258      	movs	r2, #88	; 0x58
 8006aa0:	2100      	movs	r1, #0
 8006aa2:	6838      	ldr	r0, [r7, #0]
 8006aa4:	f01b fb46 	bl	8022134 <memset>
}
 8006aa8:	bf00      	nop
 8006aaa:	3710      	adds	r7, #16
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <NoteMD5Transform>:
 * The core of the MD5 algorithm, this alters an existing MD5 hash to
 * reflect the addition of 16 longwords of new data.  NoteMD5Update blocks
 * the data and converts bytes into longwords for this routine.
 */
void NoteMD5Transform(unsigned long buf[4], const unsigned char inraw[64])
{
 8006ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ab2:	b095      	sub	sp, #84	; 0x54
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
    register unsigned long a, b, c, d;
    unsigned long in[16];
    int i;

    for (i = 0; i < 16; ++i) {
 8006aba:	2300      	movs	r3, #0
 8006abc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006abe:	e012      	b.n	8006ae6 <NoteMD5Transform+0x36>
        in[i] = getu32 (inraw + 4 * i);
 8006ac0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ac2:	009b      	lsls	r3, r3, #2
 8006ac4:	461a      	mov	r2, r3
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	4413      	add	r3, r2
 8006aca:	4618      	mov	r0, r3
 8006acc:	f7ff fe6a 	bl	80067a4 <getu32>
 8006ad0:	4602      	mov	r2, r0
 8006ad2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ad4:	009b      	lsls	r3, r3, #2
 8006ad6:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8006ada:	440b      	add	r3, r1
 8006adc:	f843 2c44 	str.w	r2, [r3, #-68]
    for (i = 0; i < 16; ++i) {
 8006ae0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ae2:	3301      	adds	r3, #1
 8006ae4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ae6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ae8:	2b0f      	cmp	r3, #15
 8006aea:	dde9      	ble.n	8006ac0 <NoteMD5Transform+0x10>
    }

    a = buf[0];
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681d      	ldr	r5, [r3, #0]
    b = buf[1];
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6859      	ldr	r1, [r3, #4]
    c = buf[2];
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	689c      	ldr	r4, [r3, #8]
    d = buf[3];
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	68de      	ldr	r6, [r3, #12]

    MD5STEP(F1, a, b, c, d, in[ 0]+0xd76aa478,  7);
 8006afc:	ea84 0306 	eor.w	r3, r4, r6
 8006b00:	400b      	ands	r3, r1
 8006b02:	ea86 0203 	eor.w	r2, r6, r3
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	4413      	add	r3, r2
 8006b0a:	442b      	add	r3, r5
 8006b0c:	4dde      	ldr	r5, [pc, #888]	; (8006e88 <NoteMD5Transform+0x3d8>)
 8006b0e:	441d      	add	r5, r3
 8006b10:	ea4f 6575 	mov.w	r5, r5, ror #25
 8006b14:	460b      	mov	r3, r1
 8006b16:	4619      	mov	r1, r3
 8006b18:	440d      	add	r5, r1
    MD5STEP(F1, d, a, b, c, in[ 1]+0xe8c7b756, 12);
 8006b1a:	460b      	mov	r3, r1
 8006b1c:	4063      	eors	r3, r4
 8006b1e:	402b      	ands	r3, r5
 8006b20:	ea84 0203 	eor.w	r2, r4, r3
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	4413      	add	r3, r2
 8006b28:	4433      	add	r3, r6
 8006b2a:	4ed8      	ldr	r6, [pc, #864]	; (8006e8c <NoteMD5Transform+0x3dc>)
 8006b2c:	441e      	add	r6, r3
 8006b2e:	ea4f 5636 	mov.w	r6, r6, ror #20
 8006b32:	442e      	add	r6, r5
    MD5STEP(F1, c, d, a, b, in[ 2]+0x242070db, 17);
 8006b34:	460b      	mov	r3, r1
 8006b36:	406b      	eors	r3, r5
 8006b38:	4033      	ands	r3, r6
 8006b3a:	460a      	mov	r2, r1
 8006b3c:	405a      	eors	r2, r3
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	4413      	add	r3, r2
 8006b42:	4423      	add	r3, r4
 8006b44:	4cd2      	ldr	r4, [pc, #840]	; (8006e90 <NoteMD5Transform+0x3e0>)
 8006b46:	441c      	add	r4, r3
 8006b48:	ea4f 34f4 	mov.w	r4, r4, ror #15
 8006b4c:	4434      	add	r4, r6
    MD5STEP(F1, b, c, d, a, in[ 3]+0xc1bdceee, 22);
 8006b4e:	ea86 0305 	eor.w	r3, r6, r5
 8006b52:	4023      	ands	r3, r4
 8006b54:	ea85 0203 	eor.w	r2, r5, r3
 8006b58:	69bb      	ldr	r3, [r7, #24]
 8006b5a:	4413      	add	r3, r2
 8006b5c:	440b      	add	r3, r1
 8006b5e:	4acd      	ldr	r2, [pc, #820]	; (8006e94 <NoteMD5Transform+0x3e4>)
 8006b60:	4413      	add	r3, r2
 8006b62:	ea4f 23b3 	mov.w	r3, r3, ror #10
 8006b66:	1919      	adds	r1, r3, r4
    MD5STEP(F1, a, b, c, d, in[ 4]+0xf57c0faf,  7);
 8006b68:	ea84 0306 	eor.w	r3, r4, r6
 8006b6c:	400b      	ands	r3, r1
 8006b6e:	ea86 0203 	eor.w	r2, r6, r3
 8006b72:	69fb      	ldr	r3, [r7, #28]
 8006b74:	4413      	add	r3, r2
 8006b76:	442b      	add	r3, r5
 8006b78:	4dc7      	ldr	r5, [pc, #796]	; (8006e98 <NoteMD5Transform+0x3e8>)
 8006b7a:	441d      	add	r5, r3
 8006b7c:	ea4f 6575 	mov.w	r5, r5, ror #25
 8006b80:	460b      	mov	r3, r1
 8006b82:	4619      	mov	r1, r3
 8006b84:	440d      	add	r5, r1
    MD5STEP(F1, d, a, b, c, in[ 5]+0x4787c62a, 12);
 8006b86:	460b      	mov	r3, r1
 8006b88:	4063      	eors	r3, r4
 8006b8a:	402b      	ands	r3, r5
 8006b8c:	ea84 0203 	eor.w	r2, r4, r3
 8006b90:	6a3b      	ldr	r3, [r7, #32]
 8006b92:	4413      	add	r3, r2
 8006b94:	4433      	add	r3, r6
 8006b96:	4ec1      	ldr	r6, [pc, #772]	; (8006e9c <NoteMD5Transform+0x3ec>)
 8006b98:	441e      	add	r6, r3
 8006b9a:	ea4f 5636 	mov.w	r6, r6, ror #20
 8006b9e:	442e      	add	r6, r5
    MD5STEP(F1, c, d, a, b, in[ 6]+0xa8304613, 17);
 8006ba0:	460b      	mov	r3, r1
 8006ba2:	406b      	eors	r3, r5
 8006ba4:	4033      	ands	r3, r6
 8006ba6:	460a      	mov	r2, r1
 8006ba8:	405a      	eors	r2, r3
 8006baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bac:	4413      	add	r3, r2
 8006bae:	4423      	add	r3, r4
 8006bb0:	4cbb      	ldr	r4, [pc, #748]	; (8006ea0 <NoteMD5Transform+0x3f0>)
 8006bb2:	441c      	add	r4, r3
 8006bb4:	ea4f 34f4 	mov.w	r4, r4, ror #15
 8006bb8:	4434      	add	r4, r6
    MD5STEP(F1, b, c, d, a, in[ 7]+0xfd469501, 22);
 8006bba:	ea86 0305 	eor.w	r3, r6, r5
 8006bbe:	4023      	ands	r3, r4
 8006bc0:	ea85 0203 	eor.w	r2, r5, r3
 8006bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc6:	4413      	add	r3, r2
 8006bc8:	440b      	add	r3, r1
 8006bca:	4ab6      	ldr	r2, [pc, #728]	; (8006ea4 <NoteMD5Transform+0x3f4>)
 8006bcc:	4413      	add	r3, r2
 8006bce:	ea4f 23b3 	mov.w	r3, r3, ror #10
 8006bd2:	1919      	adds	r1, r3, r4
    MD5STEP(F1, a, b, c, d, in[ 8]+0x698098d8,  7);
 8006bd4:	ea84 0306 	eor.w	r3, r4, r6
 8006bd8:	400b      	ands	r3, r1
 8006bda:	ea86 0203 	eor.w	r2, r6, r3
 8006bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006be0:	4413      	add	r3, r2
 8006be2:	442b      	add	r3, r5
 8006be4:	4db0      	ldr	r5, [pc, #704]	; (8006ea8 <NoteMD5Transform+0x3f8>)
 8006be6:	441d      	add	r5, r3
 8006be8:	ea4f 6575 	mov.w	r5, r5, ror #25
 8006bec:	460b      	mov	r3, r1
 8006bee:	4619      	mov	r1, r3
 8006bf0:	440d      	add	r5, r1
    MD5STEP(F1, d, a, b, c, in[ 9]+0x8b44f7af, 12);
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	4063      	eors	r3, r4
 8006bf6:	402b      	ands	r3, r5
 8006bf8:	ea84 0203 	eor.w	r2, r4, r3
 8006bfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006bfe:	4413      	add	r3, r2
 8006c00:	4433      	add	r3, r6
 8006c02:	4eaa      	ldr	r6, [pc, #680]	; (8006eac <NoteMD5Transform+0x3fc>)
 8006c04:	441e      	add	r6, r3
 8006c06:	ea4f 5636 	mov.w	r6, r6, ror #20
 8006c0a:	442e      	add	r6, r5
    MD5STEP(F1, c, d, a, b, in[10]+0xffff5bb1, 17);
 8006c0c:	460b      	mov	r3, r1
 8006c0e:	406b      	eors	r3, r5
 8006c10:	4033      	ands	r3, r6
 8006c12:	460a      	mov	r2, r1
 8006c14:	405a      	eors	r2, r3
 8006c16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c18:	4413      	add	r3, r2
 8006c1a:	4423      	add	r3, r4
 8006c1c:	f5a3 4424 	sub.w	r4, r3, #41984	; 0xa400
 8006c20:	3c4f      	subs	r4, #79	; 0x4f
 8006c22:	ea4f 34f4 	mov.w	r4, r4, ror #15
 8006c26:	4434      	add	r4, r6
    MD5STEP(F1, b, c, d, a, in[11]+0x895cd7be, 22);
 8006c28:	ea86 0305 	eor.w	r3, r6, r5
 8006c2c:	4023      	ands	r3, r4
 8006c2e:	ea85 0203 	eor.w	r2, r5, r3
 8006c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c34:	4413      	add	r3, r2
 8006c36:	440b      	add	r3, r1
 8006c38:	4a9d      	ldr	r2, [pc, #628]	; (8006eb0 <NoteMD5Transform+0x400>)
 8006c3a:	4413      	add	r3, r2
 8006c3c:	ea4f 23b3 	mov.w	r3, r3, ror #10
 8006c40:	1919      	adds	r1, r3, r4
    MD5STEP(F1, a, b, c, d, in[12]+0x6b901122,  7);
 8006c42:	ea84 0306 	eor.w	r3, r4, r6
 8006c46:	400b      	ands	r3, r1
 8006c48:	ea86 0203 	eor.w	r2, r6, r3
 8006c4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c4e:	4413      	add	r3, r2
 8006c50:	442b      	add	r3, r5
 8006c52:	4d98      	ldr	r5, [pc, #608]	; (8006eb4 <NoteMD5Transform+0x404>)
 8006c54:	441d      	add	r5, r3
 8006c56:	ea4f 6575 	mov.w	r5, r5, ror #25
 8006c5a:	460b      	mov	r3, r1
 8006c5c:	4619      	mov	r1, r3
 8006c5e:	440d      	add	r5, r1
    MD5STEP(F1, d, a, b, c, in[13]+0xfd987193, 12);
 8006c60:	460b      	mov	r3, r1
 8006c62:	4063      	eors	r3, r4
 8006c64:	402b      	ands	r3, r5
 8006c66:	ea84 0203 	eor.w	r2, r4, r3
 8006c6a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c6c:	4413      	add	r3, r2
 8006c6e:	4433      	add	r3, r6
 8006c70:	4e91      	ldr	r6, [pc, #580]	; (8006eb8 <NoteMD5Transform+0x408>)
 8006c72:	441e      	add	r6, r3
 8006c74:	ea4f 5636 	mov.w	r6, r6, ror #20
 8006c78:	442e      	add	r6, r5
    MD5STEP(F1, c, d, a, b, in[14]+0xa679438e, 17);
 8006c7a:	460b      	mov	r3, r1
 8006c7c:	406b      	eors	r3, r5
 8006c7e:	4033      	ands	r3, r6
 8006c80:	460a      	mov	r2, r1
 8006c82:	405a      	eors	r2, r3
 8006c84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c86:	4413      	add	r3, r2
 8006c88:	4423      	add	r3, r4
 8006c8a:	4c8c      	ldr	r4, [pc, #560]	; (8006ebc <NoteMD5Transform+0x40c>)
 8006c8c:	441c      	add	r4, r3
 8006c8e:	ea4f 34f4 	mov.w	r4, r4, ror #15
 8006c92:	4434      	add	r4, r6
    MD5STEP(F1, b, c, d, a, in[15]+0x49b40821, 22);
 8006c94:	ea86 0305 	eor.w	r3, r6, r5
 8006c98:	4023      	ands	r3, r4
 8006c9a:	ea85 0203 	eor.w	r2, r5, r3
 8006c9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ca0:	4413      	add	r3, r2
 8006ca2:	440b      	add	r3, r1
 8006ca4:	4a86      	ldr	r2, [pc, #536]	; (8006ec0 <NoteMD5Transform+0x410>)
 8006ca6:	4413      	add	r3, r2
 8006ca8:	ea4f 23b3 	mov.w	r3, r3, ror #10
 8006cac:	1919      	adds	r1, r3, r4

    MD5STEP(F2, a, b, c, d, in[ 1]+0xf61e2562,  5);
 8006cae:	460b      	mov	r3, r1
 8006cb0:	4063      	eors	r3, r4
 8006cb2:	4033      	ands	r3, r6
 8006cb4:	ea84 0203 	eor.w	r2, r4, r3
 8006cb8:	693b      	ldr	r3, [r7, #16]
 8006cba:	4413      	add	r3, r2
 8006cbc:	442b      	add	r3, r5
 8006cbe:	4d81      	ldr	r5, [pc, #516]	; (8006ec4 <NoteMD5Transform+0x414>)
 8006cc0:	441d      	add	r5, r3
 8006cc2:	ea4f 65f5 	mov.w	r5, r5, ror #27
 8006cc6:	460b      	mov	r3, r1
 8006cc8:	4619      	mov	r1, r3
 8006cca:	440d      	add	r5, r1
    MD5STEP(F2, d, a, b, c, in[ 6]+0xc040b340,  9);
 8006ccc:	460b      	mov	r3, r1
 8006cce:	406b      	eors	r3, r5
 8006cd0:	4023      	ands	r3, r4
 8006cd2:	460a      	mov	r2, r1
 8006cd4:	405a      	eors	r2, r3
 8006cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cd8:	4413      	add	r3, r2
 8006cda:	4433      	add	r3, r6
 8006cdc:	4e7a      	ldr	r6, [pc, #488]	; (8006ec8 <NoteMD5Transform+0x418>)
 8006cde:	441e      	add	r6, r3
 8006ce0:	ea4f 56f6 	mov.w	r6, r6, ror #23
 8006ce4:	442e      	add	r6, r5
    MD5STEP(F2, c, d, a, b, in[11]+0x265e5a51, 14);
 8006ce6:	ea86 0305 	eor.w	r3, r6, r5
 8006cea:	400b      	ands	r3, r1
 8006cec:	ea85 0203 	eor.w	r2, r5, r3
 8006cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cf2:	4413      	add	r3, r2
 8006cf4:	4423      	add	r3, r4
 8006cf6:	4c75      	ldr	r4, [pc, #468]	; (8006ecc <NoteMD5Transform+0x41c>)
 8006cf8:	441c      	add	r4, r3
 8006cfa:	ea4f 44b4 	mov.w	r4, r4, ror #18
 8006cfe:	4434      	add	r4, r6
    MD5STEP(F2, b, c, d, a, in[ 0]+0xe9b6c7aa, 20);
 8006d00:	ea84 0306 	eor.w	r3, r4, r6
 8006d04:	402b      	ands	r3, r5
 8006d06:	ea86 0203 	eor.w	r2, r6, r3
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	4413      	add	r3, r2
 8006d0e:	440b      	add	r3, r1
 8006d10:	4a6f      	ldr	r2, [pc, #444]	; (8006ed0 <NoteMD5Transform+0x420>)
 8006d12:	4413      	add	r3, r2
 8006d14:	ea4f 3333 	mov.w	r3, r3, ror #12
 8006d18:	1919      	adds	r1, r3, r4
    MD5STEP(F2, a, b, c, d, in[ 5]+0xd62f105d,  5);
 8006d1a:	460b      	mov	r3, r1
 8006d1c:	4063      	eors	r3, r4
 8006d1e:	4033      	ands	r3, r6
 8006d20:	ea84 0203 	eor.w	r2, r4, r3
 8006d24:	6a3b      	ldr	r3, [r7, #32]
 8006d26:	4413      	add	r3, r2
 8006d28:	442b      	add	r3, r5
 8006d2a:	4d6a      	ldr	r5, [pc, #424]	; (8006ed4 <NoteMD5Transform+0x424>)
 8006d2c:	441d      	add	r5, r3
 8006d2e:	ea4f 65f5 	mov.w	r5, r5, ror #27
 8006d32:	460b      	mov	r3, r1
 8006d34:	4619      	mov	r1, r3
 8006d36:	440d      	add	r5, r1
    MD5STEP(F2, d, a, b, c, in[10]+0x02441453,  9);
 8006d38:	460b      	mov	r3, r1
 8006d3a:	406b      	eors	r3, r5
 8006d3c:	4023      	ands	r3, r4
 8006d3e:	460a      	mov	r2, r1
 8006d40:	405a      	eors	r2, r3
 8006d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d44:	4413      	add	r3, r2
 8006d46:	4433      	add	r3, r6
 8006d48:	4e63      	ldr	r6, [pc, #396]	; (8006ed8 <NoteMD5Transform+0x428>)
 8006d4a:	441e      	add	r6, r3
 8006d4c:	ea4f 56f6 	mov.w	r6, r6, ror #23
 8006d50:	442e      	add	r6, r5
    MD5STEP(F2, c, d, a, b, in[15]+0xd8a1e681, 14);
 8006d52:	ea86 0305 	eor.w	r3, r6, r5
 8006d56:	400b      	ands	r3, r1
 8006d58:	ea85 0203 	eor.w	r2, r5, r3
 8006d5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d5e:	4413      	add	r3, r2
 8006d60:	4423      	add	r3, r4
 8006d62:	4c5e      	ldr	r4, [pc, #376]	; (8006edc <NoteMD5Transform+0x42c>)
 8006d64:	441c      	add	r4, r3
 8006d66:	ea4f 44b4 	mov.w	r4, r4, ror #18
 8006d6a:	4434      	add	r4, r6
    MD5STEP(F2, b, c, d, a, in[ 4]+0xe7d3fbc8, 20);
 8006d6c:	ea84 0306 	eor.w	r3, r4, r6
 8006d70:	402b      	ands	r3, r5
 8006d72:	ea86 0203 	eor.w	r2, r6, r3
 8006d76:	69fb      	ldr	r3, [r7, #28]
 8006d78:	4413      	add	r3, r2
 8006d7a:	440b      	add	r3, r1
 8006d7c:	4a58      	ldr	r2, [pc, #352]	; (8006ee0 <NoteMD5Transform+0x430>)
 8006d7e:	4413      	add	r3, r2
 8006d80:	ea4f 3333 	mov.w	r3, r3, ror #12
 8006d84:	1919      	adds	r1, r3, r4
    MD5STEP(F2, a, b, c, d, in[ 9]+0x21e1cde6,  5);
 8006d86:	460b      	mov	r3, r1
 8006d88:	4063      	eors	r3, r4
 8006d8a:	4033      	ands	r3, r6
 8006d8c:	ea84 0203 	eor.w	r2, r4, r3
 8006d90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d92:	4413      	add	r3, r2
 8006d94:	442b      	add	r3, r5
 8006d96:	4d53      	ldr	r5, [pc, #332]	; (8006ee4 <NoteMD5Transform+0x434>)
 8006d98:	441d      	add	r5, r3
 8006d9a:	ea4f 65f5 	mov.w	r5, r5, ror #27
 8006d9e:	460b      	mov	r3, r1
 8006da0:	4619      	mov	r1, r3
 8006da2:	440d      	add	r5, r1
    MD5STEP(F2, d, a, b, c, in[14]+0xc33707d6,  9);
 8006da4:	460b      	mov	r3, r1
 8006da6:	406b      	eors	r3, r5
 8006da8:	4023      	ands	r3, r4
 8006daa:	460a      	mov	r2, r1
 8006dac:	405a      	eors	r2, r3
 8006dae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006db0:	4413      	add	r3, r2
 8006db2:	4433      	add	r3, r6
 8006db4:	4e4c      	ldr	r6, [pc, #304]	; (8006ee8 <NoteMD5Transform+0x438>)
 8006db6:	441e      	add	r6, r3
 8006db8:	ea4f 56f6 	mov.w	r6, r6, ror #23
 8006dbc:	442e      	add	r6, r5
    MD5STEP(F2, c, d, a, b, in[ 3]+0xf4d50d87, 14);
 8006dbe:	ea86 0305 	eor.w	r3, r6, r5
 8006dc2:	400b      	ands	r3, r1
 8006dc4:	ea85 0203 	eor.w	r2, r5, r3
 8006dc8:	69bb      	ldr	r3, [r7, #24]
 8006dca:	4413      	add	r3, r2
 8006dcc:	4423      	add	r3, r4
 8006dce:	4c47      	ldr	r4, [pc, #284]	; (8006eec <NoteMD5Transform+0x43c>)
 8006dd0:	441c      	add	r4, r3
 8006dd2:	ea4f 44b4 	mov.w	r4, r4, ror #18
 8006dd6:	4434      	add	r4, r6
    MD5STEP(F2, b, c, d, a, in[ 8]+0x455a14ed, 20);
 8006dd8:	ea84 0306 	eor.w	r3, r4, r6
 8006ddc:	402b      	ands	r3, r5
 8006dde:	ea86 0203 	eor.w	r2, r6, r3
 8006de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006de4:	4413      	add	r3, r2
 8006de6:	440b      	add	r3, r1
 8006de8:	4a41      	ldr	r2, [pc, #260]	; (8006ef0 <NoteMD5Transform+0x440>)
 8006dea:	4413      	add	r3, r2
 8006dec:	ea4f 3333 	mov.w	r3, r3, ror #12
 8006df0:	1919      	adds	r1, r3, r4
    MD5STEP(F2, a, b, c, d, in[13]+0xa9e3e905,  5);
 8006df2:	460b      	mov	r3, r1
 8006df4:	4063      	eors	r3, r4
 8006df6:	4033      	ands	r3, r6
 8006df8:	ea84 0203 	eor.w	r2, r4, r3
 8006dfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006dfe:	4413      	add	r3, r2
 8006e00:	442b      	add	r3, r5
 8006e02:	4d3c      	ldr	r5, [pc, #240]	; (8006ef4 <NoteMD5Transform+0x444>)
 8006e04:	441d      	add	r5, r3
 8006e06:	ea4f 65f5 	mov.w	r5, r5, ror #27
 8006e0a:	460b      	mov	r3, r1
 8006e0c:	4619      	mov	r1, r3
 8006e0e:	440d      	add	r5, r1
    MD5STEP(F2, d, a, b, c, in[ 2]+0xfcefa3f8,  9);
 8006e10:	460b      	mov	r3, r1
 8006e12:	406b      	eors	r3, r5
 8006e14:	4023      	ands	r3, r4
 8006e16:	460a      	mov	r2, r1
 8006e18:	405a      	eors	r2, r3
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	4413      	add	r3, r2
 8006e1e:	4433      	add	r3, r6
 8006e20:	4e35      	ldr	r6, [pc, #212]	; (8006ef8 <NoteMD5Transform+0x448>)
 8006e22:	441e      	add	r6, r3
 8006e24:	ea4f 56f6 	mov.w	r6, r6, ror #23
 8006e28:	442e      	add	r6, r5
    MD5STEP(F2, c, d, a, b, in[ 7]+0x676f02d9, 14);
 8006e2a:	ea86 0305 	eor.w	r3, r6, r5
 8006e2e:	400b      	ands	r3, r1
 8006e30:	ea85 0203 	eor.w	r2, r5, r3
 8006e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e36:	4413      	add	r3, r2
 8006e38:	4423      	add	r3, r4
 8006e3a:	4c30      	ldr	r4, [pc, #192]	; (8006efc <NoteMD5Transform+0x44c>)
 8006e3c:	441c      	add	r4, r3
 8006e3e:	ea4f 44b4 	mov.w	r4, r4, ror #18
 8006e42:	4434      	add	r4, r6
    MD5STEP(F2, b, c, d, a, in[12]+0x8d2a4c8a, 20);
 8006e44:	ea84 0306 	eor.w	r3, r4, r6
 8006e48:	402b      	ands	r3, r5
 8006e4a:	ea86 0203 	eor.w	r2, r6, r3
 8006e4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006e50:	4413      	add	r3, r2
 8006e52:	440b      	add	r3, r1
 8006e54:	4a2a      	ldr	r2, [pc, #168]	; (8006f00 <NoteMD5Transform+0x450>)
 8006e56:	4413      	add	r3, r2
 8006e58:	ea4f 3333 	mov.w	r3, r3, ror #12
 8006e5c:	1919      	adds	r1, r3, r4

    MD5STEP(F3, a, b, c, d, in[ 5]+0xfffa3942,  4);
 8006e5e:	460b      	mov	r3, r1
 8006e60:	4063      	eors	r3, r4
 8006e62:	ea86 0203 	eor.w	r2, r6, r3
 8006e66:	6a3b      	ldr	r3, [r7, #32]
 8006e68:	4413      	add	r3, r2
 8006e6a:	442b      	add	r3, r5
 8006e6c:	f5a3 25b8 	sub.w	r5, r3, #376832	; 0x5c000
 8006e70:	f2a5 65be 	subw	r5, r5, #1726	; 0x6be
 8006e74:	ea4f 7535 	mov.w	r5, r5, ror #28
 8006e78:	460b      	mov	r3, r1
 8006e7a:	4619      	mov	r1, r3
 8006e7c:	440d      	add	r5, r1
    MD5STEP(F3, d, a, b, c, in[ 8]+0x8771f681, 11);
 8006e7e:	460b      	mov	r3, r1
 8006e80:	406b      	eors	r3, r5
 8006e82:	ea84 0203 	eor.w	r2, r4, r3
 8006e86:	e03d      	b.n	8006f04 <NoteMD5Transform+0x454>
 8006e88:	d76aa478 	.word	0xd76aa478
 8006e8c:	e8c7b756 	.word	0xe8c7b756
 8006e90:	242070db 	.word	0x242070db
 8006e94:	c1bdceee 	.word	0xc1bdceee
 8006e98:	f57c0faf 	.word	0xf57c0faf
 8006e9c:	4787c62a 	.word	0x4787c62a
 8006ea0:	a8304613 	.word	0xa8304613
 8006ea4:	fd469501 	.word	0xfd469501
 8006ea8:	698098d8 	.word	0x698098d8
 8006eac:	8b44f7af 	.word	0x8b44f7af
 8006eb0:	895cd7be 	.word	0x895cd7be
 8006eb4:	6b901122 	.word	0x6b901122
 8006eb8:	fd987193 	.word	0xfd987193
 8006ebc:	a679438e 	.word	0xa679438e
 8006ec0:	49b40821 	.word	0x49b40821
 8006ec4:	f61e2562 	.word	0xf61e2562
 8006ec8:	c040b340 	.word	0xc040b340
 8006ecc:	265e5a51 	.word	0x265e5a51
 8006ed0:	e9b6c7aa 	.word	0xe9b6c7aa
 8006ed4:	d62f105d 	.word	0xd62f105d
 8006ed8:	02441453 	.word	0x02441453
 8006edc:	d8a1e681 	.word	0xd8a1e681
 8006ee0:	e7d3fbc8 	.word	0xe7d3fbc8
 8006ee4:	21e1cde6 	.word	0x21e1cde6
 8006ee8:	c33707d6 	.word	0xc33707d6
 8006eec:	f4d50d87 	.word	0xf4d50d87
 8006ef0:	455a14ed 	.word	0x455a14ed
 8006ef4:	a9e3e905 	.word	0xa9e3e905
 8006ef8:	fcefa3f8 	.word	0xfcefa3f8
 8006efc:	676f02d9 	.word	0x676f02d9
 8006f00:	8d2a4c8a 	.word	0x8d2a4c8a
 8006f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f06:	4413      	add	r3, r2
 8006f08:	4433      	add	r3, r6
 8006f0a:	4ecd      	ldr	r6, [pc, #820]	; (8007240 <NoteMD5Transform+0x790>)
 8006f0c:	441e      	add	r6, r3
 8006f0e:	ea4f 5676 	mov.w	r6, r6, ror #21
 8006f12:	442e      	add	r6, r5
    MD5STEP(F3, c, d, a, b, in[11]+0x6d9d6122, 16);
 8006f14:	ea86 0305 	eor.w	r3, r6, r5
 8006f18:	460a      	mov	r2, r1
 8006f1a:	405a      	eors	r2, r3
 8006f1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006f1e:	4413      	add	r3, r2
 8006f20:	4423      	add	r3, r4
 8006f22:	4cc8      	ldr	r4, [pc, #800]	; (8007244 <NoteMD5Transform+0x794>)
 8006f24:	441c      	add	r4, r3
 8006f26:	ea4f 4434 	mov.w	r4, r4, ror #16
 8006f2a:	4434      	add	r4, r6
    MD5STEP(F3, b, c, d, a, in[14]+0xfde5380c, 23);
 8006f2c:	ea84 0306 	eor.w	r3, r4, r6
 8006f30:	ea85 0203 	eor.w	r2, r5, r3
 8006f34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006f36:	4413      	add	r3, r2
 8006f38:	440b      	add	r3, r1
 8006f3a:	4ac3      	ldr	r2, [pc, #780]	; (8007248 <NoteMD5Transform+0x798>)
 8006f3c:	4413      	add	r3, r2
 8006f3e:	ea4f 2373 	mov.w	r3, r3, ror #9
 8006f42:	1919      	adds	r1, r3, r4
    MD5STEP(F3, a, b, c, d, in[ 1]+0xa4beea44,  4);
 8006f44:	460b      	mov	r3, r1
 8006f46:	4063      	eors	r3, r4
 8006f48:	ea86 0203 	eor.w	r2, r6, r3
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	4413      	add	r3, r2
 8006f50:	442b      	add	r3, r5
 8006f52:	4dbe      	ldr	r5, [pc, #760]	; (800724c <NoteMD5Transform+0x79c>)
 8006f54:	441d      	add	r5, r3
 8006f56:	ea4f 7535 	mov.w	r5, r5, ror #28
 8006f5a:	460b      	mov	r3, r1
 8006f5c:	4619      	mov	r1, r3
 8006f5e:	440d      	add	r5, r1
    MD5STEP(F3, d, a, b, c, in[ 4]+0x4bdecfa9, 11);
 8006f60:	460b      	mov	r3, r1
 8006f62:	406b      	eors	r3, r5
 8006f64:	ea84 0203 	eor.w	r2, r4, r3
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	4433      	add	r3, r6
 8006f6e:	4eb8      	ldr	r6, [pc, #736]	; (8007250 <NoteMD5Transform+0x7a0>)
 8006f70:	441e      	add	r6, r3
 8006f72:	ea4f 5676 	mov.w	r6, r6, ror #21
 8006f76:	442e      	add	r6, r5
    MD5STEP(F3, c, d, a, b, in[ 7]+0xf6bb4b60, 16);
 8006f78:	ea86 0305 	eor.w	r3, r6, r5
 8006f7c:	460a      	mov	r2, r1
 8006f7e:	405a      	eors	r2, r3
 8006f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f82:	4413      	add	r3, r2
 8006f84:	4423      	add	r3, r4
 8006f86:	4cb3      	ldr	r4, [pc, #716]	; (8007254 <NoteMD5Transform+0x7a4>)
 8006f88:	441c      	add	r4, r3
 8006f8a:	ea4f 4434 	mov.w	r4, r4, ror #16
 8006f8e:	4434      	add	r4, r6
    MD5STEP(F3, b, c, d, a, in[10]+0xbebfbc70, 23);
 8006f90:	ea84 0306 	eor.w	r3, r4, r6
 8006f94:	ea85 0203 	eor.w	r2, r5, r3
 8006f98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006f9a:	4413      	add	r3, r2
 8006f9c:	440b      	add	r3, r1
 8006f9e:	4aae      	ldr	r2, [pc, #696]	; (8007258 <NoteMD5Transform+0x7a8>)
 8006fa0:	4413      	add	r3, r2
 8006fa2:	ea4f 2373 	mov.w	r3, r3, ror #9
 8006fa6:	1919      	adds	r1, r3, r4
    MD5STEP(F3, a, b, c, d, in[13]+0x289b7ec6,  4);
 8006fa8:	460b      	mov	r3, r1
 8006faa:	4063      	eors	r3, r4
 8006fac:	ea86 0203 	eor.w	r2, r6, r3
 8006fb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006fb2:	4413      	add	r3, r2
 8006fb4:	442b      	add	r3, r5
 8006fb6:	4da9      	ldr	r5, [pc, #676]	; (800725c <NoteMD5Transform+0x7ac>)
 8006fb8:	441d      	add	r5, r3
 8006fba:	ea4f 7535 	mov.w	r5, r5, ror #28
 8006fbe:	460b      	mov	r3, r1
 8006fc0:	4619      	mov	r1, r3
 8006fc2:	440d      	add	r5, r1
    MD5STEP(F3, d, a, b, c, in[ 0]+0xeaa127fa, 11);
 8006fc4:	460b      	mov	r3, r1
 8006fc6:	406b      	eors	r3, r5
 8006fc8:	ea84 0203 	eor.w	r2, r4, r3
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	4413      	add	r3, r2
 8006fd0:	4433      	add	r3, r6
 8006fd2:	4ea3      	ldr	r6, [pc, #652]	; (8007260 <NoteMD5Transform+0x7b0>)
 8006fd4:	441e      	add	r6, r3
 8006fd6:	ea4f 5676 	mov.w	r6, r6, ror #21
 8006fda:	442e      	add	r6, r5
    MD5STEP(F3, c, d, a, b, in[ 3]+0xd4ef3085, 16);
 8006fdc:	ea86 0305 	eor.w	r3, r6, r5
 8006fe0:	460a      	mov	r2, r1
 8006fe2:	405a      	eors	r2, r3
 8006fe4:	69bb      	ldr	r3, [r7, #24]
 8006fe6:	4413      	add	r3, r2
 8006fe8:	4423      	add	r3, r4
 8006fea:	4c9e      	ldr	r4, [pc, #632]	; (8007264 <NoteMD5Transform+0x7b4>)
 8006fec:	441c      	add	r4, r3
 8006fee:	ea4f 4434 	mov.w	r4, r4, ror #16
 8006ff2:	4434      	add	r4, r6
    MD5STEP(F3, b, c, d, a, in[ 6]+0x04881d05, 23);
 8006ff4:	ea84 0306 	eor.w	r3, r4, r6
 8006ff8:	ea85 0203 	eor.w	r2, r5, r3
 8006ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ffe:	4413      	add	r3, r2
 8007000:	440b      	add	r3, r1
 8007002:	4a99      	ldr	r2, [pc, #612]	; (8007268 <NoteMD5Transform+0x7b8>)
 8007004:	4413      	add	r3, r2
 8007006:	ea4f 2373 	mov.w	r3, r3, ror #9
 800700a:	1919      	adds	r1, r3, r4
    MD5STEP(F3, a, b, c, d, in[ 9]+0xd9d4d039,  4);
 800700c:	460b      	mov	r3, r1
 800700e:	4063      	eors	r3, r4
 8007010:	ea86 0203 	eor.w	r2, r6, r3
 8007014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007016:	4413      	add	r3, r2
 8007018:	442b      	add	r3, r5
 800701a:	4d94      	ldr	r5, [pc, #592]	; (800726c <NoteMD5Transform+0x7bc>)
 800701c:	441d      	add	r5, r3
 800701e:	ea4f 7535 	mov.w	r5, r5, ror #28
 8007022:	460b      	mov	r3, r1
 8007024:	4619      	mov	r1, r3
 8007026:	440d      	add	r5, r1
    MD5STEP(F3, d, a, b, c, in[12]+0xe6db99e5, 11);
 8007028:	460b      	mov	r3, r1
 800702a:	406b      	eors	r3, r5
 800702c:	ea84 0203 	eor.w	r2, r4, r3
 8007030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007032:	4413      	add	r3, r2
 8007034:	4433      	add	r3, r6
 8007036:	4e8e      	ldr	r6, [pc, #568]	; (8007270 <NoteMD5Transform+0x7c0>)
 8007038:	441e      	add	r6, r3
 800703a:	ea4f 5676 	mov.w	r6, r6, ror #21
 800703e:	442e      	add	r6, r5
    MD5STEP(F3, c, d, a, b, in[15]+0x1fa27cf8, 16);
 8007040:	ea86 0305 	eor.w	r3, r6, r5
 8007044:	460a      	mov	r2, r1
 8007046:	405a      	eors	r2, r3
 8007048:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800704a:	4413      	add	r3, r2
 800704c:	4423      	add	r3, r4
 800704e:	4c89      	ldr	r4, [pc, #548]	; (8007274 <NoteMD5Transform+0x7c4>)
 8007050:	441c      	add	r4, r3
 8007052:	ea4f 4434 	mov.w	r4, r4, ror #16
 8007056:	4434      	add	r4, r6
    MD5STEP(F3, b, c, d, a, in[ 2]+0xc4ac5665, 23);
 8007058:	ea84 0306 	eor.w	r3, r4, r6
 800705c:	ea85 0203 	eor.w	r2, r5, r3
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	4413      	add	r3, r2
 8007064:	440b      	add	r3, r1
 8007066:	4a84      	ldr	r2, [pc, #528]	; (8007278 <NoteMD5Transform+0x7c8>)
 8007068:	4413      	add	r3, r2
 800706a:	ea4f 2373 	mov.w	r3, r3, ror #9
 800706e:	1919      	adds	r1, r3, r4

    MD5STEP(F4, a, b, c, d, in[ 0]+0xf4292244,  6);
 8007070:	43f3      	mvns	r3, r6
 8007072:	430b      	orrs	r3, r1
 8007074:	ea84 0203 	eor.w	r2, r4, r3
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	4413      	add	r3, r2
 800707c:	442b      	add	r3, r5
 800707e:	4d7f      	ldr	r5, [pc, #508]	; (800727c <NoteMD5Transform+0x7cc>)
 8007080:	441d      	add	r5, r3
 8007082:	ea4f 65b5 	mov.w	r5, r5, ror #26
 8007086:	460b      	mov	r3, r1
 8007088:	4619      	mov	r1, r3
 800708a:	440d      	add	r5, r1
    MD5STEP(F4, d, a, b, c, in[ 7]+0x432aff97, 10);
 800708c:	43e3      	mvns	r3, r4
 800708e:	432b      	orrs	r3, r5
 8007090:	460a      	mov	r2, r1
 8007092:	405a      	eors	r2, r3
 8007094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007096:	4413      	add	r3, r2
 8007098:	4433      	add	r3, r6
 800709a:	4e79      	ldr	r6, [pc, #484]	; (8007280 <NoteMD5Transform+0x7d0>)
 800709c:	441e      	add	r6, r3
 800709e:	ea4f 56b6 	mov.w	r6, r6, ror #22
 80070a2:	442e      	add	r6, r5
    MD5STEP(F4, c, d, a, b, in[14]+0xab9423a7, 15);
 80070a4:	43cb      	mvns	r3, r1
 80070a6:	4333      	orrs	r3, r6
 80070a8:	ea85 0203 	eor.w	r2, r5, r3
 80070ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070ae:	4413      	add	r3, r2
 80070b0:	4423      	add	r3, r4
 80070b2:	4c74      	ldr	r4, [pc, #464]	; (8007284 <NoteMD5Transform+0x7d4>)
 80070b4:	441c      	add	r4, r3
 80070b6:	ea4f 4474 	mov.w	r4, r4, ror #17
 80070ba:	4434      	add	r4, r6
    MD5STEP(F4, b, c, d, a, in[ 5]+0xfc93a039, 21);
 80070bc:	43eb      	mvns	r3, r5
 80070be:	4323      	orrs	r3, r4
 80070c0:	ea86 0203 	eor.w	r2, r6, r3
 80070c4:	6a3b      	ldr	r3, [r7, #32]
 80070c6:	4413      	add	r3, r2
 80070c8:	440b      	add	r3, r1
 80070ca:	4a6f      	ldr	r2, [pc, #444]	; (8007288 <NoteMD5Transform+0x7d8>)
 80070cc:	4413      	add	r3, r2
 80070ce:	ea4f 23f3 	mov.w	r3, r3, ror #11
 80070d2:	1919      	adds	r1, r3, r4
    MD5STEP(F4, a, b, c, d, in[12]+0x655b59c3,  6);
 80070d4:	43f3      	mvns	r3, r6
 80070d6:	430b      	orrs	r3, r1
 80070d8:	ea84 0203 	eor.w	r2, r4, r3
 80070dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070de:	4413      	add	r3, r2
 80070e0:	442b      	add	r3, r5
 80070e2:	4d6a      	ldr	r5, [pc, #424]	; (800728c <NoteMD5Transform+0x7dc>)
 80070e4:	441d      	add	r5, r3
 80070e6:	ea4f 65b5 	mov.w	r5, r5, ror #26
 80070ea:	460b      	mov	r3, r1
 80070ec:	4619      	mov	r1, r3
 80070ee:	440d      	add	r5, r1
    MD5STEP(F4, d, a, b, c, in[ 3]+0x8f0ccc92, 10);
 80070f0:	43e3      	mvns	r3, r4
 80070f2:	432b      	orrs	r3, r5
 80070f4:	460a      	mov	r2, r1
 80070f6:	405a      	eors	r2, r3
 80070f8:	69bb      	ldr	r3, [r7, #24]
 80070fa:	4413      	add	r3, r2
 80070fc:	4433      	add	r3, r6
 80070fe:	4e64      	ldr	r6, [pc, #400]	; (8007290 <NoteMD5Transform+0x7e0>)
 8007100:	441e      	add	r6, r3
 8007102:	ea4f 56b6 	mov.w	r6, r6, ror #22
 8007106:	442e      	add	r6, r5
    MD5STEP(F4, c, d, a, b, in[10]+0xffeff47d, 15);
 8007108:	43cb      	mvns	r3, r1
 800710a:	4333      	orrs	r3, r6
 800710c:	ea85 0203 	eor.w	r2, r5, r3
 8007110:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007112:	4413      	add	r3, r2
 8007114:	4423      	add	r3, r4
 8007116:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
 800711a:	f6a4 3483 	subw	r4, r4, #2947	; 0xb83
 800711e:	ea4f 4474 	mov.w	r4, r4, ror #17
 8007122:	4434      	add	r4, r6
    MD5STEP(F4, b, c, d, a, in[ 1]+0x85845dd1, 21);
 8007124:	43eb      	mvns	r3, r5
 8007126:	4323      	orrs	r3, r4
 8007128:	ea86 0203 	eor.w	r2, r6, r3
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	4413      	add	r3, r2
 8007130:	440b      	add	r3, r1
 8007132:	4a58      	ldr	r2, [pc, #352]	; (8007294 <NoteMD5Transform+0x7e4>)
 8007134:	4413      	add	r3, r2
 8007136:	ea4f 23f3 	mov.w	r3, r3, ror #11
 800713a:	1919      	adds	r1, r3, r4
    MD5STEP(F4, a, b, c, d, in[ 8]+0x6fa87e4f,  6);
 800713c:	43f3      	mvns	r3, r6
 800713e:	430b      	orrs	r3, r1
 8007140:	ea84 0203 	eor.w	r2, r4, r3
 8007144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007146:	4413      	add	r3, r2
 8007148:	442b      	add	r3, r5
 800714a:	4d53      	ldr	r5, [pc, #332]	; (8007298 <NoteMD5Transform+0x7e8>)
 800714c:	441d      	add	r5, r3
 800714e:	ea4f 65b5 	mov.w	r5, r5, ror #26
 8007152:	460b      	mov	r3, r1
 8007154:	4619      	mov	r1, r3
 8007156:	440d      	add	r5, r1
    MD5STEP(F4, d, a, b, c, in[15]+0xfe2ce6e0, 10);
 8007158:	43e3      	mvns	r3, r4
 800715a:	432b      	orrs	r3, r5
 800715c:	460a      	mov	r2, r1
 800715e:	405a      	eors	r2, r3
 8007160:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007162:	4413      	add	r3, r2
 8007164:	4433      	add	r3, r6
 8007166:	4e4d      	ldr	r6, [pc, #308]	; (800729c <NoteMD5Transform+0x7ec>)
 8007168:	441e      	add	r6, r3
 800716a:	ea4f 56b6 	mov.w	r6, r6, ror #22
 800716e:	442e      	add	r6, r5
    MD5STEP(F4, c, d, a, b, in[ 6]+0xa3014314, 15);
 8007170:	43cb      	mvns	r3, r1
 8007172:	4333      	orrs	r3, r6
 8007174:	ea85 0203 	eor.w	r2, r5, r3
 8007178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717a:	4413      	add	r3, r2
 800717c:	4423      	add	r3, r4
 800717e:	4c48      	ldr	r4, [pc, #288]	; (80072a0 <NoteMD5Transform+0x7f0>)
 8007180:	441c      	add	r4, r3
 8007182:	ea4f 4474 	mov.w	r4, r4, ror #17
 8007186:	4434      	add	r4, r6
    MD5STEP(F4, b, c, d, a, in[13]+0x4e0811a1, 21);
 8007188:	43eb      	mvns	r3, r5
 800718a:	4323      	orrs	r3, r4
 800718c:	ea86 0203 	eor.w	r2, r6, r3
 8007190:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007192:	4413      	add	r3, r2
 8007194:	440b      	add	r3, r1
 8007196:	4a43      	ldr	r2, [pc, #268]	; (80072a4 <NoteMD5Transform+0x7f4>)
 8007198:	4413      	add	r3, r2
 800719a:	ea4f 23f3 	mov.w	r3, r3, ror #11
 800719e:	1919      	adds	r1, r3, r4
    MD5STEP(F4, a, b, c, d, in[ 4]+0xf7537e82,  6);
 80071a0:	43f3      	mvns	r3, r6
 80071a2:	430b      	orrs	r3, r1
 80071a4:	ea84 0203 	eor.w	r2, r4, r3
 80071a8:	69fb      	ldr	r3, [r7, #28]
 80071aa:	4413      	add	r3, r2
 80071ac:	442b      	add	r3, r5
 80071ae:	4d3e      	ldr	r5, [pc, #248]	; (80072a8 <NoteMD5Transform+0x7f8>)
 80071b0:	441d      	add	r5, r3
 80071b2:	ea4f 65b5 	mov.w	r5, r5, ror #26
 80071b6:	460b      	mov	r3, r1
 80071b8:	4619      	mov	r1, r3
 80071ba:	440d      	add	r5, r1
    MD5STEP(F4, d, a, b, c, in[11]+0xbd3af235, 10);
 80071bc:	43e3      	mvns	r3, r4
 80071be:	432b      	orrs	r3, r5
 80071c0:	460a      	mov	r2, r1
 80071c2:	405a      	eors	r2, r3
 80071c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071c6:	4413      	add	r3, r2
 80071c8:	4433      	add	r3, r6
 80071ca:	4e38      	ldr	r6, [pc, #224]	; (80072ac <NoteMD5Transform+0x7fc>)
 80071cc:	441e      	add	r6, r3
 80071ce:	ea4f 56b6 	mov.w	r6, r6, ror #22
 80071d2:	442e      	add	r6, r5
    MD5STEP(F4, c, d, a, b, in[ 2]+0x2ad7d2bb, 15);
 80071d4:	43cb      	mvns	r3, r1
 80071d6:	4333      	orrs	r3, r6
 80071d8:	ea85 0203 	eor.w	r2, r5, r3
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	4413      	add	r3, r2
 80071e0:	4423      	add	r3, r4
 80071e2:	4c33      	ldr	r4, [pc, #204]	; (80072b0 <NoteMD5Transform+0x800>)
 80071e4:	441c      	add	r4, r3
 80071e6:	ea4f 4474 	mov.w	r4, r4, ror #17
 80071ea:	4434      	add	r4, r6
    MD5STEP(F4, b, c, d, a, in[ 9]+0xeb86d391, 21);
 80071ec:	43eb      	mvns	r3, r5
 80071ee:	4323      	orrs	r3, r4
 80071f0:	ea86 0203 	eor.w	r2, r6, r3
 80071f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80071f6:	4413      	add	r3, r2
 80071f8:	440b      	add	r3, r1
 80071fa:	4a2e      	ldr	r2, [pc, #184]	; (80072b4 <NoteMD5Transform+0x804>)
 80071fc:	4413      	add	r3, r2
 80071fe:	ea4f 23f3 	mov.w	r3, r3, ror #11
 8007202:	1919      	adds	r1, r3, r4

    buf[0] += a;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	18ea      	adds	r2, r5, r3
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	601a      	str	r2, [r3, #0]
    buf[1] += b;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	3304      	adds	r3, #4
 8007212:	681a      	ldr	r2, [r3, #0]
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	3304      	adds	r3, #4
 8007218:	440a      	add	r2, r1
 800721a:	601a      	str	r2, [r3, #0]
    buf[2] += c;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	3308      	adds	r3, #8
 8007220:	681a      	ldr	r2, [r3, #0]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	3308      	adds	r3, #8
 8007226:	4422      	add	r2, r4
 8007228:	601a      	str	r2, [r3, #0]
    buf[3] += d;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	330c      	adds	r3, #12
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	330c      	adds	r3, #12
 8007234:	4432      	add	r2, r6
 8007236:	601a      	str	r2, [r3, #0]

}
 8007238:	bf00      	nop
 800723a:	3754      	adds	r7, #84	; 0x54
 800723c:	46bd      	mov	sp, r7
 800723e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007240:	8771f681 	.word	0x8771f681
 8007244:	6d9d6122 	.word	0x6d9d6122
 8007248:	fde5380c 	.word	0xfde5380c
 800724c:	a4beea44 	.word	0xa4beea44
 8007250:	4bdecfa9 	.word	0x4bdecfa9
 8007254:	f6bb4b60 	.word	0xf6bb4b60
 8007258:	bebfbc70 	.word	0xbebfbc70
 800725c:	289b7ec6 	.word	0x289b7ec6
 8007260:	eaa127fa 	.word	0xeaa127fa
 8007264:	d4ef3085 	.word	0xd4ef3085
 8007268:	04881d05 	.word	0x04881d05
 800726c:	d9d4d039 	.word	0xd9d4d039
 8007270:	e6db99e5 	.word	0xe6db99e5
 8007274:	1fa27cf8 	.word	0x1fa27cf8
 8007278:	c4ac5665 	.word	0xc4ac5665
 800727c:	f4292244 	.word	0xf4292244
 8007280:	432aff97 	.word	0x432aff97
 8007284:	ab9423a7 	.word	0xab9423a7
 8007288:	fc93a039 	.word	0xfc93a039
 800728c:	655b59c3 	.word	0x655b59c3
 8007290:	8f0ccc92 	.word	0x8f0ccc92
 8007294:	85845dd1 	.word	0x85845dd1
 8007298:	6fa87e4f 	.word	0x6fa87e4f
 800729c:	fe2ce6e0 	.word	0xfe2ce6e0
 80072a0:	a3014314 	.word	0xa3014314
 80072a4:	4e0811a1 	.word	0x4e0811a1
 80072a8:	f7537e82 	.word	0xf7537e82
 80072ac:	bd3af235 	.word	0xbd3af235
 80072b0:	2ad7d2bb 	.word	0x2ad7d2bb
 80072b4:	eb86d391 	.word	0xeb86d391

080072b8 <NoteMD5Hash>:

// Hash data and return its binary hash into an NOTE_MD5_HASH_SIZE buffer
void NoteMD5Hash(unsigned char* data, unsigned long len, unsigned char *retHash)
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b09a      	sub	sp, #104	; 0x68
 80072bc:	af00      	add	r7, sp, #0
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	60b9      	str	r1, [r7, #8]
 80072c2:	607a      	str	r2, [r7, #4]
    NoteMD5Context context;
    NoteMD5Init(&context);
 80072c4:	f107 0310 	add.w	r3, r7, #16
 80072c8:	4618      	mov	r0, r3
 80072ca:	f7ff fadf 	bl	800688c <NoteMD5Init>
    NoteMD5Update(&context, data, len);
 80072ce:	f107 0310 	add.w	r3, r7, #16
 80072d2:	68ba      	ldr	r2, [r7, #8]
 80072d4:	68f9      	ldr	r1, [r7, #12]
 80072d6:	4618      	mov	r0, r3
 80072d8:	f7ff fb00 	bl	80068dc <NoteMD5Update>
    NoteMD5Final(retHash, &context);
 80072dc:	f107 0310 	add.w	r3, r7, #16
 80072e0:	4619      	mov	r1, r3
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f7ff fb6c 	bl	80069c0 <NoteMD5Final>
}
 80072e8:	bf00      	nop
 80072ea:	3768      	adds	r7, #104	; 0x68
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <NoteMD5HashString>:

// Hash data and return it as a string into a buffer that is at least (16*2)+1 in length
void NoteMD5HashString(unsigned char *data, unsigned long len, char *strbuf, unsigned long buflen)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b096      	sub	sp, #88	; 0x58
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	60b9      	str	r1, [r7, #8]
 80072fa:	607a      	str	r2, [r7, #4]
 80072fc:	603b      	str	r3, [r7, #0]
    unsigned char hash[NOTE_MD5_HASH_SIZE];
    NoteMD5Hash(data, len, hash);
 80072fe:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8007302:	461a      	mov	r2, r3
 8007304:	68b9      	ldr	r1, [r7, #8]
 8007306:	68f8      	ldr	r0, [r7, #12]
 8007308:	f7ff ffd6 	bl	80072b8 <NoteMD5Hash>
    char hashstr[NOTE_MD5_HASH_SIZE*3] = {0};
 800730c:	2300      	movs	r3, #0
 800730e:	617b      	str	r3, [r7, #20]
 8007310:	f107 0318 	add.w	r3, r7, #24
 8007314:	222c      	movs	r2, #44	; 0x2c
 8007316:	2100      	movs	r1, #0
 8007318:	4618      	mov	r0, r3
 800731a:	f01a ff0b 	bl	8022134 <memset>
    for (int i=0; i<NOTE_MD5_HASH_SIZE; i++) {
 800731e:	2300      	movs	r3, #0
 8007320:	657b      	str	r3, [r7, #84]	; 0x54
 8007322:	e00f      	b.n	8007344 <NoteMD5HashString+0x54>
        htoa8(hash[i], (unsigned char *)&hashstr[i*2]);
 8007324:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8007328:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800732a:	4413      	add	r3, r2
 800732c:	7818      	ldrb	r0, [r3, #0]
 800732e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007330:	005b      	lsls	r3, r3, #1
 8007332:	f107 0214 	add.w	r2, r7, #20
 8007336:	4413      	add	r3, r2
 8007338:	4619      	mov	r1, r3
 800733a:	f7ff fa6d 	bl	8006818 <htoa8>
    for (int i=0; i<NOTE_MD5_HASH_SIZE; i++) {
 800733e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007340:	3301      	adds	r3, #1
 8007342:	657b      	str	r3, [r7, #84]	; 0x54
 8007344:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007346:	2b0f      	cmp	r3, #15
 8007348:	ddec      	ble.n	8007324 <NoteMD5HashString+0x34>
    }
    hashstr[NOTE_MD5_HASH_SIZE*2+1] = 0;
 800734a:	2300      	movs	r3, #0
 800734c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    strlcpy(strbuf, hashstr, buflen);
 8007350:	f107 0314 	add.w	r3, r7, #20
 8007354:	683a      	ldr	r2, [r7, #0]
 8007356:	4619      	mov	r1, r3
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 fa0b 	bl	8007774 <strlcpy>
}
 800735e:	bf00      	nop
 8007360:	3758      	adds	r7, #88	; 0x58
 8007362:	46bd      	mov	sp, r7
 8007364:	bd80      	pop	{r7, pc}

08007366 <NoteMD5HashToString>:

// Convert a hash to string
void NoteMD5HashToString(unsigned char *hash, char *strbuf, unsigned long buflen)
{
 8007366:	b580      	push	{r7, lr}
 8007368:	b092      	sub	sp, #72	; 0x48
 800736a:	af00      	add	r7, sp, #0
 800736c:	60f8      	str	r0, [r7, #12]
 800736e:	60b9      	str	r1, [r7, #8]
 8007370:	607a      	str	r2, [r7, #4]
    char hashstr[NOTE_MD5_HASH_SIZE*3] = {0};
 8007372:	2300      	movs	r3, #0
 8007374:	617b      	str	r3, [r7, #20]
 8007376:	f107 0318 	add.w	r3, r7, #24
 800737a:	222c      	movs	r2, #44	; 0x2c
 800737c:	2100      	movs	r1, #0
 800737e:	4618      	mov	r0, r3
 8007380:	f01a fed8 	bl	8022134 <memset>
    for (int i=0; i<NOTE_MD5_HASH_SIZE; i++) {
 8007384:	2300      	movs	r3, #0
 8007386:	647b      	str	r3, [r7, #68]	; 0x44
 8007388:	e00e      	b.n	80073a8 <NoteMD5HashToString+0x42>
        htoa8(hash[i], (unsigned char *)&hashstr[i*2]);
 800738a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800738c:	68fa      	ldr	r2, [r7, #12]
 800738e:	4413      	add	r3, r2
 8007390:	7818      	ldrb	r0, [r3, #0]
 8007392:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007394:	005b      	lsls	r3, r3, #1
 8007396:	f107 0214 	add.w	r2, r7, #20
 800739a:	4413      	add	r3, r2
 800739c:	4619      	mov	r1, r3
 800739e:	f7ff fa3b 	bl	8006818 <htoa8>
    for (int i=0; i<NOTE_MD5_HASH_SIZE; i++) {
 80073a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073a4:	3301      	adds	r3, #1
 80073a6:	647b      	str	r3, [r7, #68]	; 0x44
 80073a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073aa:	2b0f      	cmp	r3, #15
 80073ac:	dded      	ble.n	800738a <NoteMD5HashToString+0x24>
    }
    strlcpy(strbuf, hashstr, buflen);
 80073ae:	f107 0314 	add.w	r3, r7, #20
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	4619      	mov	r1, r3
 80073b6:	68b8      	ldr	r0, [r7, #8]
 80073b8:	f000 f9dc 	bl	8007774 <strlcpy>
}
 80073bc:	bf00      	nop
 80073be:	3748      	adds	r7, #72	; 0x48
 80073c0:	46bd      	mov	sp, r7
 80073c2:	bd80      	pop	{r7, pc}

080073c4 <errDoc>:
               The error message from the Notecard
  @returns a `J` cJSON object with the error response.
*/
/**************************************************************************/
static J *errDoc(const char *errmsg)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
    J *rspdoc = JCreateObject();
 80073cc:	f7fd f9c3 	bl	8004756 <JCreateObject>
 80073d0:	60f8      	str	r0, [r7, #12]
    if (rspdoc != NULL) {
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d006      	beq.n	80073e6 <errDoc+0x22>
        JAddStringToObject(rspdoc, c_err, errmsg);
 80073d8:	4b0c      	ldr	r3, [pc, #48]	; (800740c <errDoc+0x48>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	687a      	ldr	r2, [r7, #4]
 80073de:	4619      	mov	r1, r3
 80073e0:	68f8      	ldr	r0, [r7, #12]
 80073e2:	f7fd f8a7 	bl	8004534 <JAddStringToObject>
    }
    if (suppressShowTransactions == 0) {
 80073e6:	4b0a      	ldr	r3, [pc, #40]	; (8007410 <errDoc+0x4c>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d108      	bne.n	8007400 <errDoc+0x3c>
        _Debug("{\"err\":\"");
 80073ee:	4809      	ldr	r0, [pc, #36]	; (8007414 <errDoc+0x50>)
 80073f0:	f7fe fe6e 	bl	80060d0 <NoteDebug>
        _Debug(errmsg);
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f7fe fe6b 	bl	80060d0 <NoteDebug>
        _Debug("\"}\n");
 80073fa:	4807      	ldr	r0, [pc, #28]	; (8007418 <errDoc+0x54>)
 80073fc:	f7fe fe68 	bl	80060d0 <NoteDebug>
    }
    return rspdoc;
 8007400:	68fb      	ldr	r3, [r7, #12]
}
 8007402:	4618      	mov	r0, r3
 8007404:	3710      	adds	r7, #16
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}
 800740a:	bf00      	nop
 800740c:	20000018 	.word	0x20000018
 8007410:	20000324 	.word	0x20000324
 8007414:	08022ba8 	.word	0x08022ba8
 8007418:	08022bb4 	.word	0x08022bb4

0800741c <NoteSuspendTransactionDebug>:
/*!
    @brief  Suppress showing transaction details.
*/
/**************************************************************************/
void NoteSuspendTransactionDebug()
{
 800741c:	b480      	push	{r7}
 800741e:	af00      	add	r7, sp, #0
    suppressShowTransactions++;
 8007420:	4b04      	ldr	r3, [pc, #16]	; (8007434 <NoteSuspendTransactionDebug+0x18>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	3301      	adds	r3, #1
 8007426:	4a03      	ldr	r2, [pc, #12]	; (8007434 <NoteSuspendTransactionDebug+0x18>)
 8007428:	6013      	str	r3, [r2, #0]
}
 800742a:	bf00      	nop
 800742c:	46bd      	mov	sp, r7
 800742e:	bc80      	pop	{r7}
 8007430:	4770      	bx	lr
 8007432:	bf00      	nop
 8007434:	20000324 	.word	0x20000324

08007438 <NoteResumeTransactionDebug>:
/*!
    @brief  Resume showing transaction details.
*/
/**************************************************************************/
void NoteResumeTransactionDebug()
{
 8007438:	b480      	push	{r7}
 800743a:	af00      	add	r7, sp, #0
    suppressShowTransactions--;
 800743c:	4b04      	ldr	r3, [pc, #16]	; (8007450 <NoteResumeTransactionDebug+0x18>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	3b01      	subs	r3, #1
 8007442:	4a03      	ldr	r2, [pc, #12]	; (8007450 <NoteResumeTransactionDebug+0x18>)
 8007444:	6013      	str	r3, [r2, #0]
}
 8007446:	bf00      	nop
 8007448:	46bd      	mov	sp, r7
 800744a:	bc80      	pop	{r7}
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop
 8007450:	20000324 	.word	0x20000324

08007454 <NoteNewRequest>:
    @param   request is The name of the request, for example `hub.set`.
  @returns a `J` cJSON object with the request name pre-populated.
*/
/**************************************************************************/
J *NoteNewRequest(const char *request)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
    J *reqdoc = JCreateObject();
 800745c:	f7fd f97b 	bl	8004756 <JCreateObject>
 8007460:	60f8      	str	r0, [r7, #12]
    if (reqdoc != NULL) {
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d006      	beq.n	8007476 <NoteNewRequest+0x22>
        JAddStringToObject(reqdoc, c_req, request);
 8007468:	4b05      	ldr	r3, [pc, #20]	; (8007480 <NoteNewRequest+0x2c>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	687a      	ldr	r2, [r7, #4]
 800746e:	4619      	mov	r1, r3
 8007470:	68f8      	ldr	r0, [r7, #12]
 8007472:	f7fd f85f 	bl	8004534 <JAddStringToObject>
    }
    return reqdoc;
 8007476:	68fb      	ldr	r3, [r7, #12]
}
 8007478:	4618      	mov	r0, r3
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}
 8007480:	2000001c 	.word	0x2000001c

08007484 <NoteNewCommand>:
    @param   request is the name of the command, for example `hub.set`.
  @returns a `J` cJSON object with the request name pre-populated.
*/
/**************************************************************************/
J *NoteNewCommand(const char *request)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	b084      	sub	sp, #16
 8007488:	af00      	add	r7, sp, #0
 800748a:	6078      	str	r0, [r7, #4]
    J *reqdoc = JCreateObject();
 800748c:	f7fd f963 	bl	8004756 <JCreateObject>
 8007490:	60f8      	str	r0, [r7, #12]
    if (reqdoc != NULL) {
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d006      	beq.n	80074a6 <NoteNewCommand+0x22>
        JAddStringToObject(reqdoc, c_cmd, request);
 8007498:	4b05      	ldr	r3, [pc, #20]	; (80074b0 <NoteNewCommand+0x2c>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	687a      	ldr	r2, [r7, #4]
 800749e:	4619      	mov	r1, r3
 80074a0:	68f8      	ldr	r0, [r7, #12]
 80074a2:	f7fd f847 	bl	8004534 <JAddStringToObject>
    }
    return reqdoc;
 80074a6:	68fb      	ldr	r3, [r7, #12]
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3710      	adds	r7, #16
 80074ac:	46bd      	mov	sp, r7
 80074ae:	bd80      	pop	{r7, pc}
 80074b0:	20000020 	.word	0x20000020

080074b4 <NoteRequest>:
            occurs, such as an out-of-memory or if an error was returned from
            the transaction in the c_err field.
*/
/**************************************************************************/
bool NoteRequest(J *req)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b084      	sub	sp, #16
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
    // Exit if null request.  This allows safe execution of the form NoteRequest(NoteNewRequest("xxx"))
    if (req == NULL) {
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d101      	bne.n	80074c6 <NoteRequest+0x12>
        return false;
 80074c2:	2300      	movs	r3, #0
 80074c4:	e01a      	b.n	80074fc <NoteRequest+0x48>
    }
    // Execute the transaction
    J *rsp = NoteTransaction(req);
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	f000 f83c 	bl	8007544 <NoteTransaction>
 80074cc:	60f8      	str	r0, [r7, #12]
    if (rsp == NULL) {
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d104      	bne.n	80074de <NoteRequest+0x2a>
        JDelete(req);
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f7fb f9f6 	bl	80028c6 <JDelete>
        return false;
 80074da:	2300      	movs	r3, #0
 80074dc:	e00e      	b.n	80074fc <NoteRequest+0x48>
    }
    // Check for a transaction error, and exit
    bool success = JIsNullString(rsp, c_err);
 80074de:	4b09      	ldr	r3, [pc, #36]	; (8007504 <NoteRequest+0x50>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4619      	mov	r1, r3
 80074e4:	68f8      	ldr	r0, [r7, #12]
 80074e6:	f7fd fad2 	bl	8004a8e <JIsNullString>
 80074ea:	4603      	mov	r3, r0
 80074ec:	72fb      	strb	r3, [r7, #11]
    JDelete(req);
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f7fb f9e9 	bl	80028c6 <JDelete>
    JDelete(rsp);
 80074f4:	68f8      	ldr	r0, [r7, #12]
 80074f6:	f7fb f9e6 	bl	80028c6 <JDelete>
    return success;
 80074fa:	7afb      	ldrb	r3, [r7, #11]
}
 80074fc:	4618      	mov	r0, r3
 80074fe:	3710      	adds	r7, #16
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}
 8007504:	20000018 	.word	0x20000018

08007508 <NoteRequestResponse>:
  @returns a `J` cJSON object with the response, or NULL if there is
             insufficient memory.
*/
/**************************************************************************/
J *NoteRequestResponse(J *req)
{
 8007508:	b580      	push	{r7, lr}
 800750a:	b084      	sub	sp, #16
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
    // Exit if null request.  This allows safe execution of the form NoteRequestResponse(NoteNewRequest("xxx"))
    if (req == NULL) {
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d101      	bne.n	800751a <NoteRequestResponse+0x12>
        return NULL;
 8007516:	2300      	movs	r3, #0
 8007518:	e00f      	b.n	800753a <NoteRequestResponse+0x32>
    }
    // Execute the transaction
    J *rsp = NoteTransaction(req);
 800751a:	6878      	ldr	r0, [r7, #4]
 800751c:	f000 f812 	bl	8007544 <NoteTransaction>
 8007520:	60f8      	str	r0, [r7, #12]
    if (rsp == NULL) {
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d104      	bne.n	8007532 <NoteRequestResponse+0x2a>
        JDelete(req);
 8007528:	6878      	ldr	r0, [r7, #4]
 800752a:	f7fb f9cc 	bl	80028c6 <JDelete>
        return NULL;
 800752e:	2300      	movs	r3, #0
 8007530:	e003      	b.n	800753a <NoteRequestResponse+0x32>
    }
    // Free the request and exit
    JDelete(req);
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f7fb f9c7 	bl	80028c6 <JDelete>
    return rsp;
 8007538:	68fb      	ldr	r3, [r7, #12]
}
 800753a:	4618      	mov	r0, r3
 800753c:	3710      	adds	r7, #16
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
	...

08007544 <NoteTransaction>:
  @returns a `J` cJSON object with the response, or NULL if there is
             insufficient memory.
*/
/**************************************************************************/
J *NoteTransaction(J *req)
{
 8007544:	b590      	push	{r4, r7, lr}
 8007546:	b08f      	sub	sp, #60	; 0x3c
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]

    // Validate in case of memory failure of the requestor
    if (req == NULL) {
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d101      	bne.n	8007556 <NoteTransaction+0x12>
        return NULL;
 8007552:	2300      	movs	r3, #0
 8007554:	e0c3      	b.n	80076de <NoteTransaction+0x19a>
    }

    // Determine the request or command type
    const char *reqType = JGetString(req, "req");
 8007556:	4964      	ldr	r1, [pc, #400]	; (80076e8 <NoteTransaction+0x1a4>)
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f7fd f995 	bl	8004888 <JGetString>
 800755e:	6338      	str	r0, [r7, #48]	; 0x30
    const char *cmdType = JGetString(req, "cmd");
 8007560:	4962      	ldr	r1, [pc, #392]	; (80076ec <NoteTransaction+0x1a8>)
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f7fd f990 	bl	8004888 <JGetString>
 8007568:	62f8      	str	r0, [r7, #44]	; 0x2c

    // Add the user agent object if appropriate
#ifndef NOTE_DISABLE_USER_AGENT
    if (!JIsPresent(req, "body") && (strcmp(reqType, "hub.set") == 0)) {
 800756a:	4961      	ldr	r1, [pc, #388]	; (80076f0 <NoteTransaction+0x1ac>)
 800756c:	6878      	ldr	r0, [r7, #4]
 800756e:	f7fd f972 	bl	8004856 <JIsPresent>
 8007572:	4603      	mov	r3, r0
 8007574:	f083 0301 	eor.w	r3, r3, #1
 8007578:	b2db      	uxtb	r3, r3
 800757a:	2b00      	cmp	r3, #0
 800757c:	d011      	beq.n	80075a2 <NoteTransaction+0x5e>
 800757e:	495d      	ldr	r1, [pc, #372]	; (80076f4 <NoteTransaction+0x1b0>)
 8007580:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007582:	f7f9 fd5d 	bl	8001040 <strcmp>
 8007586:	4603      	mov	r3, r0
 8007588:	2b00      	cmp	r3, #0
 800758a:	d10a      	bne.n	80075a2 <NoteTransaction+0x5e>
        J *body = NoteUserAgent();
 800758c:	f000 f982 	bl	8007894 <NoteUserAgent>
 8007590:	62b8      	str	r0, [r7, #40]	; 0x28
        if (body != NULL) {
 8007592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007594:	2b00      	cmp	r3, #0
 8007596:	d004      	beq.n	80075a2 <NoteTransaction+0x5e>
            JAddItemToObject(req, "body", body);
 8007598:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800759a:	4955      	ldr	r1, [pc, #340]	; (80076f0 <NoteTransaction+0x1ac>)
 800759c:	6878      	ldr	r0, [r7, #4]
 800759e:	f7fc ff7d 	bl	800449c <JAddItemToObject>
        }
    }
#endif

    // Determine whether or not a response will be expected, by virtue of "cmd" being present
    bool noResponseExpected = (reqType[0] == '\0' && cmdType[0] != '\0');
 80075a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075a4:	781b      	ldrb	r3, [r3, #0]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d105      	bne.n	80075b6 <NoteTransaction+0x72>
 80075aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ac:	781b      	ldrb	r3, [r3, #0]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d001      	beq.n	80075b6 <NoteTransaction+0x72>
 80075b2:	2301      	movs	r3, #1
 80075b4:	e000      	b.n	80075b8 <NoteTransaction+0x74>
 80075b6:	2300      	movs	r3, #0
 80075b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80075bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80075c0:	f003 0301 	and.w	r3, r3, #1
 80075c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // If a reset of the module is required for any reason, do it now.
    // We must do this before acquiring lock.
    if (resetRequired) {
 80075c8:	4b4b      	ldr	r3, [pc, #300]	; (80076f8 <NoteTransaction+0x1b4>)
 80075ca:	781b      	ldrb	r3, [r3, #0]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d009      	beq.n	80075e4 <NoteTransaction+0xa0>
        if (!NoteReset()) {
 80075d0:	f000 f8a8 	bl	8007724 <NoteReset>
 80075d4:	4603      	mov	r3, r0
 80075d6:	f083 0301 	eor.w	r3, r3, #1
 80075da:	b2db      	uxtb	r3, r3
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d001      	beq.n	80075e4 <NoteTransaction+0xa0>
            return NULL;
 80075e0:	2300      	movs	r3, #0
 80075e2:	e07c      	b.n	80076de <NoteTransaction+0x19a>
        }
    }

    // Lock
    _LockNote();
 80075e4:	f7fe fdec 	bl	80061c0 <NoteLockNote>

    // Serialize the JSON requet
    char *json = JPrintUnformatted(req);
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f7fc f945 	bl	8003878 <JPrintUnformatted>
 80075ee:	6238      	str	r0, [r7, #32]
    if (json == NULL) {
 80075f0:	6a3b      	ldr	r3, [r7, #32]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d107      	bne.n	8007606 <NoteTransaction+0xc2>
        J *rsp = errDoc(ERRSTR("can't convert to JSON",c_bad));
 80075f6:	4841      	ldr	r0, [pc, #260]	; (80076fc <NoteTransaction+0x1b8>)
 80075f8:	f7ff fee4 	bl	80073c4 <errDoc>
 80075fc:	6138      	str	r0, [r7, #16]
        _UnlockNote();
 80075fe:	f7fe fded 	bl	80061dc <NoteUnlockNote>
        return rsp;
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	e06b      	b.n	80076de <NoteTransaction+0x19a>
    }

    if (suppressShowTransactions == 0) {
 8007606:	4b3e      	ldr	r3, [pc, #248]	; (8007700 <NoteTransaction+0x1bc>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d102      	bne.n	8007614 <NoteTransaction+0xd0>
        _Debugln(json);
 800760e:	6a38      	ldr	r0, [r7, #32]
 8007610:	f7fe fd4c 	bl	80060ac <NoteDebugln>
    }

    // Pertform the transaction
    char *responseJSON;
    const char *errStr;
    if (noResponseExpected) {
 8007614:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007618:	2b00      	cmp	r3, #0
 800761a:	d005      	beq.n	8007628 <NoteTransaction+0xe4>
        errStr = _Transaction(json, NULL);
 800761c:	2100      	movs	r1, #0
 800761e:	6a38      	ldr	r0, [r7, #32]
 8007620:	f7fe fea4 	bl	800636c <NoteJSONTransaction>
 8007624:	6378      	str	r0, [r7, #52]	; 0x34
 8007626:	e006      	b.n	8007636 <NoteTransaction+0xf2>
    } else {
        errStr = _Transaction(json, &responseJSON);
 8007628:	f107 030c 	add.w	r3, r7, #12
 800762c:	4619      	mov	r1, r3
 800762e:	6a38      	ldr	r0, [r7, #32]
 8007630:	f7fe fe9c 	bl	800636c <NoteJSONTransaction>
 8007634:	6378      	str	r0, [r7, #52]	; 0x34
    }

    // Free the json
    JFree(json);
 8007636:	6a38      	ldr	r0, [r7, #32]
 8007638:	f7fb f926 	bl	8002888 <JFree>

    // If error, queue up a reset
    if (errStr != NULL) {
 800763c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800763e:	2b00      	cmp	r3, #0
 8007640:	d009      	beq.n	8007656 <NoteTransaction+0x112>
        NoteResetRequired();
 8007642:	f000 f863 	bl	800770c <NoteResetRequired>
        J *rsp = errDoc(errStr);
 8007646:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007648:	f7ff febc 	bl	80073c4 <errDoc>
 800764c:	6178      	str	r0, [r7, #20]
        _UnlockNote();
 800764e:	f7fe fdc5 	bl	80061dc <NoteUnlockNote>
        return rsp;
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	e043      	b.n	80076de <NoteTransaction+0x19a>
    }

    // Exit with a blank object (with no err field) if no response expected
    if (noResponseExpected) {
 8007656:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800765a:	2b00      	cmp	r3, #0
 800765c:	d005      	beq.n	800766a <NoteTransaction+0x126>
        _UnlockNote();
 800765e:	f7fe fdbd 	bl	80061dc <NoteUnlockNote>
        return JCreateObject();
 8007662:	f7fd f878 	bl	8004756 <JCreateObject>
 8007666:	4603      	mov	r3, r0
 8007668:	e039      	b.n	80076de <NoteTransaction+0x19a>
    }

    // Parse the reply from the card on the input stream
    J *rspdoc = JParse(responseJSON);
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	4618      	mov	r0, r3
 800766e:	f7fc f891 	bl	8003794 <JParse>
 8007672:	61f8      	str	r0, [r7, #28]
    if (rspdoc == NULL) {
 8007674:	69fb      	ldr	r3, [r7, #28]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d112      	bne.n	80076a0 <NoteTransaction+0x15c>
        _Debug("invalid JSON: ");
 800767a:	4822      	ldr	r0, [pc, #136]	; (8007704 <NoteTransaction+0x1c0>)
 800767c:	f7fe fd28 	bl	80060d0 <NoteDebug>
        _Debug(responseJSON);
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	4618      	mov	r0, r3
 8007684:	f7fe fd24 	bl	80060d0 <NoteDebug>
        _Free(responseJSON);
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	4618      	mov	r0, r3
 800768c:	f7fe fd6a 	bl	8006164 <NoteFree>
        J *rsp = errDoc(ERRSTR("unrecognized response from card {io}",c_iobad));
 8007690:	481d      	ldr	r0, [pc, #116]	; (8007708 <NoteTransaction+0x1c4>)
 8007692:	f7ff fe97 	bl	80073c4 <errDoc>
 8007696:	61b8      	str	r0, [r7, #24]
        _UnlockNote();
 8007698:	f7fe fda0 	bl	80061dc <NoteUnlockNote>
        return rsp;
 800769c:	69bb      	ldr	r3, [r7, #24]
 800769e:	e01e      	b.n	80076de <NoteTransaction+0x19a>
    }

    // Debug
    if (suppressShowTransactions == 0) {
 80076a0:	4b17      	ldr	r3, [pc, #92]	; (8007700 <NoteTransaction+0x1bc>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d113      	bne.n	80076d0 <NoteTransaction+0x18c>
        if (responseJSON[strlen(responseJSON)-1] == '\n') {
 80076a8:	68fc      	ldr	r4, [r7, #12]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	4618      	mov	r0, r3
 80076ae:	f7f9 fcd1 	bl	8001054 <strlen>
 80076b2:	4603      	mov	r3, r0
 80076b4:	3b01      	subs	r3, #1
 80076b6:	4423      	add	r3, r4
 80076b8:	781b      	ldrb	r3, [r3, #0]
 80076ba:	2b0a      	cmp	r3, #10
 80076bc:	d104      	bne.n	80076c8 <NoteTransaction+0x184>
            _Debug(responseJSON);
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	4618      	mov	r0, r3
 80076c2:	f7fe fd05 	bl	80060d0 <NoteDebug>
 80076c6:	e003      	b.n	80076d0 <NoteTransaction+0x18c>
        } else {
            _Debugln(responseJSON);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	4618      	mov	r0, r3
 80076cc:	f7fe fcee 	bl	80060ac <NoteDebugln>
        }
    }

    // Discard the buffer now that it's parsed
    _Free(responseJSON);
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	4618      	mov	r0, r3
 80076d4:	f7fe fd46 	bl	8006164 <NoteFree>

    // Unlock
    _UnlockNote();
 80076d8:	f7fe fd80 	bl	80061dc <NoteUnlockNote>

    // Done
    return rspdoc;
 80076dc:	69fb      	ldr	r3, [r7, #28]

}
 80076de:	4618      	mov	r0, r3
 80076e0:	373c      	adds	r7, #60	; 0x3c
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd90      	pop	{r4, r7, pc}
 80076e6:	bf00      	nop
 80076e8:	08022bb8 	.word	0x08022bb8
 80076ec:	08022bbc 	.word	0x08022bbc
 80076f0:	08022bc0 	.word	0x08022bc0
 80076f4:	08022bc8 	.word	0x08022bc8
 80076f8:	20000034 	.word	0x20000034
 80076fc:	08022bd0 	.word	0x08022bd0
 8007700:	20000324 	.word	0x20000324
 8007704:	08022be8 	.word	0x08022be8
 8007708:	08022bf8 	.word	0x08022bf8

0800770c <NoteResetRequired>:
    @brief  Mark that a reset will be required before doing further I/O on
            a given port.
*/
/**************************************************************************/
void NoteResetRequired()
{
 800770c:	b480      	push	{r7}
 800770e:	af00      	add	r7, sp, #0
    resetRequired = true;
 8007710:	4b03      	ldr	r3, [pc, #12]	; (8007720 <NoteResetRequired+0x14>)
 8007712:	2201      	movs	r2, #1
 8007714:	701a      	strb	r2, [r3, #0]
}
 8007716:	bf00      	nop
 8007718:	46bd      	mov	sp, r7
 800771a:	bc80      	pop	{r7}
 800771c:	4770      	bx	lr
 800771e:	bf00      	nop
 8007720:	20000034 	.word	0x20000034

08007724 <NoteReset>:
            anything fails.
    @returns a boolean. `true` if the reset was successful, `false`, if not.
*/
/**************************************************************************/
bool NoteReset()
{
 8007724:	b580      	push	{r7, lr}
 8007726:	af00      	add	r7, sp, #0
    _LockNote();
 8007728:	f7fe fd4a 	bl	80061c0 <NoteLockNote>
    resetRequired = !_Reset();
 800772c:	f7fe fe0e 	bl	800634c <NoteHardReset>
 8007730:	4603      	mov	r3, r0
 8007732:	2b00      	cmp	r3, #0
 8007734:	bf14      	ite	ne
 8007736:	2301      	movne	r3, #1
 8007738:	2300      	moveq	r3, #0
 800773a:	b2db      	uxtb	r3, r3
 800773c:	f083 0301 	eor.w	r3, r3, #1
 8007740:	b2db      	uxtb	r3, r3
 8007742:	f003 0301 	and.w	r3, r3, #1
 8007746:	b2da      	uxtb	r2, r3
 8007748:	4b09      	ldr	r3, [pc, #36]	; (8007770 <NoteReset+0x4c>)
 800774a:	701a      	strb	r2, [r3, #0]
    _UnlockNote();
 800774c:	f7fe fd46 	bl	80061dc <NoteUnlockNote>
    return !resetRequired;
 8007750:	4b07      	ldr	r3, [pc, #28]	; (8007770 <NoteReset+0x4c>)
 8007752:	781b      	ldrb	r3, [r3, #0]
 8007754:	2b00      	cmp	r3, #0
 8007756:	bf14      	ite	ne
 8007758:	2301      	movne	r3, #1
 800775a:	2300      	moveq	r3, #0
 800775c:	b2db      	uxtb	r3, r3
 800775e:	f083 0301 	eor.w	r3, r3, #1
 8007762:	b2db      	uxtb	r3, r3
 8007764:	f003 0301 	and.w	r3, r3, #1
 8007768:	b2db      	uxtb	r3, r3
}
 800776a:	4618      	mov	r0, r3
 800776c:	bd80      	pop	{r7, pc}
 800776e:	bf00      	nop
 8007770:	20000034 	.word	0x20000034

08007774 <strlcpy>:
#if defined(_MSC_VER)
size_t strlcpy(char *dst, const char *src, size_t siz)
#else
__attribute__((weak)) size_t strlcpy(char *dst, const char *src, size_t siz)
#endif
{
 8007774:	b480      	push	{r7}
 8007776:	b089      	sub	sp, #36	; 0x24
 8007778:	af00      	add	r7, sp, #0
 800777a:	60f8      	str	r0, [r7, #12]
 800777c:	60b9      	str	r1, [r7, #8]
 800777e:	607a      	str	r2, [r7, #4]
    char *d = dst;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	61fb      	str	r3, [r7, #28]
    const char *s = src;
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	61bb      	str	r3, [r7, #24]
    size_t n = siz;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	617b      	str	r3, [r7, #20]

    /* Copy as many bytes as will fit */
    if (n != 0) {
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d013      	beq.n	80077ba <strlcpy+0x46>
        while (--n != 0) {
 8007792:	e00a      	b.n	80077aa <strlcpy+0x36>
            if ((*d++ = *s++) == '\0') {
 8007794:	69ba      	ldr	r2, [r7, #24]
 8007796:	1c53      	adds	r3, r2, #1
 8007798:	61bb      	str	r3, [r7, #24]
 800779a:	69fb      	ldr	r3, [r7, #28]
 800779c:	1c59      	adds	r1, r3, #1
 800779e:	61f9      	str	r1, [r7, #28]
 80077a0:	7812      	ldrb	r2, [r2, #0]
 80077a2:	701a      	strb	r2, [r3, #0]
 80077a4:	781b      	ldrb	r3, [r3, #0]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d006      	beq.n	80077b8 <strlcpy+0x44>
        while (--n != 0) {
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	3b01      	subs	r3, #1
 80077ae:	617b      	str	r3, [r7, #20]
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d1ee      	bne.n	8007794 <strlcpy+0x20>
 80077b6:	e000      	b.n	80077ba <strlcpy+0x46>
                break;
 80077b8:	bf00      	nop
            }
        }
    }

    /* Not enough room in dst, add NUL and traverse rest of src */
    if (n == 0) {
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d10c      	bne.n	80077da <strlcpy+0x66>
        if (siz != 0) {
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d002      	beq.n	80077cc <strlcpy+0x58>
            *d = '\0';    /* NUL-terminate dst */
 80077c6:	69fb      	ldr	r3, [r7, #28]
 80077c8:	2200      	movs	r2, #0
 80077ca:	701a      	strb	r2, [r3, #0]
        }
        while (*s++)
 80077cc:	bf00      	nop
 80077ce:	69bb      	ldr	r3, [r7, #24]
 80077d0:	1c5a      	adds	r2, r3, #1
 80077d2:	61ba      	str	r2, [r7, #24]
 80077d4:	781b      	ldrb	r3, [r3, #0]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1f9      	bne.n	80077ce <strlcpy+0x5a>
            ;
    }

    return(s - src - 1);    /* count does not include NUL */
 80077da:	69ba      	ldr	r2, [r7, #24]
 80077dc:	68bb      	ldr	r3, [r7, #8]
 80077de:	1ad3      	subs	r3, r2, r3
 80077e0:	3b01      	subs	r3, #1
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3724      	adds	r7, #36	; 0x24
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bc80      	pop	{r7}
 80077ea:	4770      	bx	lr

080077ec <strlcat>:
#if defined(_MSC_VER)
size_t strlcat(char *dst, const char *src, size_t siz)
#else
__attribute__((weak)) size_t strlcat(char *dst, const char *src, size_t siz)
#endif
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b088      	sub	sp, #32
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	60f8      	str	r0, [r7, #12]
 80077f4:	60b9      	str	r1, [r7, #8]
 80077f6:	607a      	str	r2, [r7, #4]
    char *d = dst;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	61fb      	str	r3, [r7, #28]
    const char *s = src;
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	61bb      	str	r3, [r7, #24]
    size_t n = siz;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	617b      	str	r3, [r7, #20]
    size_t dlen;

    /* Find the end of dst and adjust bytes left but don't go past end */
    while (n-- != 0 && *d != '\0') {
 8007804:	e002      	b.n	800780c <strlcat+0x20>
        d++;
 8007806:	69fb      	ldr	r3, [r7, #28]
 8007808:	3301      	adds	r3, #1
 800780a:	61fb      	str	r3, [r7, #28]
    while (n-- != 0 && *d != '\0') {
 800780c:	697b      	ldr	r3, [r7, #20]
 800780e:	1e5a      	subs	r2, r3, #1
 8007810:	617a      	str	r2, [r7, #20]
 8007812:	2b00      	cmp	r3, #0
 8007814:	d003      	beq.n	800781e <strlcat+0x32>
 8007816:	69fb      	ldr	r3, [r7, #28]
 8007818:	781b      	ldrb	r3, [r3, #0]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d1f3      	bne.n	8007806 <strlcat+0x1a>
    }
    dlen = d - dst;
 800781e:	69fa      	ldr	r2, [r7, #28]
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	1ad3      	subs	r3, r2, r3
 8007824:	613b      	str	r3, [r7, #16]
    n = siz - dlen;
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	693b      	ldr	r3, [r7, #16]
 800782a:	1ad3      	subs	r3, r2, r3
 800782c:	617b      	str	r3, [r7, #20]

    if (n == 0) {
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d115      	bne.n	8007860 <strlcat+0x74>
        return(dlen + strlen(s));
 8007834:	69b8      	ldr	r0, [r7, #24]
 8007836:	f7f9 fc0d 	bl	8001054 <strlen>
 800783a:	4602      	mov	r2, r0
 800783c:	693b      	ldr	r3, [r7, #16]
 800783e:	4413      	add	r3, r2
 8007840:	e01b      	b.n	800787a <strlcat+0x8e>
    }
    while (*s != '\0') {
        if (n != 1) {
 8007842:	697b      	ldr	r3, [r7, #20]
 8007844:	2b01      	cmp	r3, #1
 8007846:	d008      	beq.n	800785a <strlcat+0x6e>
            *d++ = *s;
 8007848:	69fb      	ldr	r3, [r7, #28]
 800784a:	1c5a      	adds	r2, r3, #1
 800784c:	61fa      	str	r2, [r7, #28]
 800784e:	69ba      	ldr	r2, [r7, #24]
 8007850:	7812      	ldrb	r2, [r2, #0]
 8007852:	701a      	strb	r2, [r3, #0]
            n--;
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	3b01      	subs	r3, #1
 8007858:	617b      	str	r3, [r7, #20]
        }
        s++;
 800785a:	69bb      	ldr	r3, [r7, #24]
 800785c:	3301      	adds	r3, #1
 800785e:	61bb      	str	r3, [r7, #24]
    while (*s != '\0') {
 8007860:	69bb      	ldr	r3, [r7, #24]
 8007862:	781b      	ldrb	r3, [r3, #0]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d1ec      	bne.n	8007842 <strlcat+0x56>
    }
    *d = '\0';
 8007868:	69fb      	ldr	r3, [r7, #28]
 800786a:	2200      	movs	r2, #0
 800786c:	701a      	strb	r2, [r3, #0]

    return(dlen + (s - src));    /* count does not include NUL */
 800786e:	69ba      	ldr	r2, [r7, #24]
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	1ad3      	subs	r3, r2, r3
 8007874:	461a      	mov	r2, r3
 8007876:	693b      	ldr	r3, [r7, #16]
 8007878:	4413      	add	r3, r2
}
 800787a:	4618      	mov	r0, r3
 800787c:	3720      	adds	r7, #32
 800787e:	46bd      	mov	sp, r7
 8007880:	bd80      	pop	{r7, pc}

08007882 <NoteUserAgentUpdate>:
#if defined(_MSC_VER)
void NoteUserAgentUpdate(J *ua)
#else
__attribute__((weak)) void NoteUserAgentUpdate(J *ua)
#endif
{
 8007882:	b480      	push	{r7}
 8007884:	b083      	sub	sp, #12
 8007886:	af00      	add	r7, sp, #0
 8007888:	6078      	str	r0, [r7, #4]
	((void)ua);	// avoid compiler warning
}
 800788a:	bf00      	nop
 800788c:	370c      	adds	r7, #12
 800788e:	46bd      	mov	sp, r7
 8007890:	bc80      	pop	{r7}
 8007892:	4770      	bx	lr

08007894 <NoteUserAgent>:
#if defined(_MSC_VER)
J *NoteUserAgent()
#else
__attribute__((weak)) J *NoteUserAgent()
#endif
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b082      	sub	sp, #8
 8007898:	af00      	add	r7, sp, #0

    J *ua = JCreateObject();
 800789a:	f7fc ff5c 	bl	8004756 <JCreateObject>
 800789e:	6078      	str	r0, [r7, #4]
    if (ua == NULL) {
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d101      	bne.n	80078aa <NoteUserAgent+0x16>
        return ua;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	e08b      	b.n	80079c2 <NoteUserAgent+0x12e>
#elif defined(__IAR_SYSTEMS_ICC__)
    char *compiler = "iar" PLUS " " STRINIFY(__VER__);
#elif defined(__clang__)
    char *compiler = "clang" PLUS " " __VERSION__;
#elif defined(__GNUC__)
    char *compiler = "gcc" PLUS " " __VERSION__;
 80078aa:	4b48      	ldr	r3, [pc, #288]	; (80079cc <NoteUserAgent+0x138>)
 80078ac:	603b      	str	r3, [r7, #0]
#elif defined(ARDUINO_ARCH_STM32U5)
    n_cpu_name = "stm32u5";
#elif defined(ARDUINO_ARCH_STM32)
    n_cpu_name = "stm32";
#else
    n_cpu_name = "";
 80078ae:	4b48      	ldr	r3, [pc, #288]	; (80079d0 <NoteUserAgent+0x13c>)
 80078b0:	4a48      	ldr	r2, [pc, #288]	; (80079d4 <NoteUserAgent+0x140>)
 80078b2:	601a      	str	r2, [r3, #0]
#endif

    JAddStringToObject(ua, "agent", n_agent);
 80078b4:	4b48      	ldr	r3, [pc, #288]	; (80079d8 <NoteUserAgent+0x144>)
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	461a      	mov	r2, r3
 80078ba:	4948      	ldr	r1, [pc, #288]	; (80079dc <NoteUserAgent+0x148>)
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f7fc fe39 	bl	8004534 <JAddStringToObject>
    JAddStringToObject(ua, "compiler", compiler);
 80078c2:	683a      	ldr	r2, [r7, #0]
 80078c4:	4946      	ldr	r1, [pc, #280]	; (80079e0 <NoteUserAgent+0x14c>)
 80078c6:	6878      	ldr	r0, [r7, #4]
 80078c8:	f7fc fe34 	bl	8004534 <JAddStringToObject>
    JAddStringToObject(ua, "req_interface", NoteActiveInterface());
 80078cc:	f7fe fc94 	bl	80061f8 <NoteActiveInterface>
 80078d0:	4603      	mov	r3, r0
 80078d2:	461a      	mov	r2, r3
 80078d4:	4943      	ldr	r1, [pc, #268]	; (80079e4 <NoteUserAgent+0x150>)
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f7fc fe2c 	bl	8004534 <JAddStringToObject>

    if (n_cpu_mem != 0) {
 80078dc:	4b42      	ldr	r3, [pc, #264]	; (80079e8 <NoteUserAgent+0x154>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d00a      	beq.n	80078fa <NoteUserAgent+0x66>
        JAddNumberToObject(ua, "cpu_mem", n_cpu_mem);
 80078e4:	4b40      	ldr	r3, [pc, #256]	; (80079e8 <NoteUserAgent+0x154>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4618      	mov	r0, r3
 80078ea:	f7f9 fd0d 	bl	8001308 <__aeabi_i2d>
 80078ee:	4602      	mov	r2, r0
 80078f0:	460b      	mov	r3, r1
 80078f2:	493e      	ldr	r1, [pc, #248]	; (80079ec <NoteUserAgent+0x158>)
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f7fc fdfe 	bl	80044f6 <JAddNumberToObject>
    }
    if (n_cpu_mhz != 0) {
 80078fa:	4b3d      	ldr	r3, [pc, #244]	; (80079f0 <NoteUserAgent+0x15c>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d00a      	beq.n	8007918 <NoteUserAgent+0x84>
        JAddNumberToObject(ua, "cpu_mhz", n_cpu_mhz);
 8007902:	4b3b      	ldr	r3, [pc, #236]	; (80079f0 <NoteUserAgent+0x15c>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4618      	mov	r0, r3
 8007908:	f7f9 fcfe 	bl	8001308 <__aeabi_i2d>
 800790c:	4602      	mov	r2, r0
 800790e:	460b      	mov	r3, r1
 8007910:	4938      	ldr	r1, [pc, #224]	; (80079f4 <NoteUserAgent+0x160>)
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f7fc fdef 	bl	80044f6 <JAddNumberToObject>
    }
    if (n_cpu_cores != 0) {
 8007918:	4b37      	ldr	r3, [pc, #220]	; (80079f8 <NoteUserAgent+0x164>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d00a      	beq.n	8007936 <NoteUserAgent+0xa2>
        JAddNumberToObject(ua, "cpu_cores", n_cpu_cores);
 8007920:	4b35      	ldr	r3, [pc, #212]	; (80079f8 <NoteUserAgent+0x164>)
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4618      	mov	r0, r3
 8007926:	f7f9 fcef 	bl	8001308 <__aeabi_i2d>
 800792a:	4602      	mov	r2, r0
 800792c:	460b      	mov	r3, r1
 800792e:	4933      	ldr	r1, [pc, #204]	; (80079fc <NoteUserAgent+0x168>)
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f7fc fde0 	bl	80044f6 <JAddNumberToObject>
    }
    if (n_cpu_vendor != NULL) {
 8007936:	4b32      	ldr	r3, [pc, #200]	; (8007a00 <NoteUserAgent+0x16c>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	2b00      	cmp	r3, #0
 800793c:	d006      	beq.n	800794c <NoteUserAgent+0xb8>
        JAddStringToObject(ua, "cpu_vendor", n_cpu_vendor);
 800793e:	4b30      	ldr	r3, [pc, #192]	; (8007a00 <NoteUserAgent+0x16c>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	461a      	mov	r2, r3
 8007944:	492f      	ldr	r1, [pc, #188]	; (8007a04 <NoteUserAgent+0x170>)
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f7fc fdf4 	bl	8004534 <JAddStringToObject>
    }
    if (n_cpu_name != NULL) {
 800794c:	4b20      	ldr	r3, [pc, #128]	; (80079d0 <NoteUserAgent+0x13c>)
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d006      	beq.n	8007962 <NoteUserAgent+0xce>
        JAddStringToObject(ua, "cpu_name", n_cpu_name);
 8007954:	4b1e      	ldr	r3, [pc, #120]	; (80079d0 <NoteUserAgent+0x13c>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	461a      	mov	r2, r3
 800795a:	492b      	ldr	r1, [pc, #172]	; (8007a08 <NoteUserAgent+0x174>)
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f7fc fde9 	bl	8004534 <JAddStringToObject>
    }

    if (n_os_name != NULL) {
 8007962:	4b2a      	ldr	r3, [pc, #168]	; (8007a0c <NoteUserAgent+0x178>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d006      	beq.n	8007978 <NoteUserAgent+0xe4>
        JAddStringToObject(ua, "os_name", n_os_name);
 800796a:	4b28      	ldr	r3, [pc, #160]	; (8007a0c <NoteUserAgent+0x178>)
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	461a      	mov	r2, r3
 8007970:	4927      	ldr	r1, [pc, #156]	; (8007a10 <NoteUserAgent+0x17c>)
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f7fc fdde 	bl	8004534 <JAddStringToObject>
    }
    if (n_os_platform != NULL) {
 8007978:	4b26      	ldr	r3, [pc, #152]	; (8007a14 <NoteUserAgent+0x180>)
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d006      	beq.n	800798e <NoteUserAgent+0xfa>
        JAddStringToObject(ua, "os_platform", n_os_platform);
 8007980:	4b24      	ldr	r3, [pc, #144]	; (8007a14 <NoteUserAgent+0x180>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	461a      	mov	r2, r3
 8007986:	4924      	ldr	r1, [pc, #144]	; (8007a18 <NoteUserAgent+0x184>)
 8007988:	6878      	ldr	r0, [r7, #4]
 800798a:	f7fc fdd3 	bl	8004534 <JAddStringToObject>
    }
    if (n_os_family != NULL) {
 800798e:	4b23      	ldr	r3, [pc, #140]	; (8007a1c <NoteUserAgent+0x188>)
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d006      	beq.n	80079a4 <NoteUserAgent+0x110>
        JAddStringToObject(ua, "os_family", n_os_family);
 8007996:	4b21      	ldr	r3, [pc, #132]	; (8007a1c <NoteUserAgent+0x188>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	461a      	mov	r2, r3
 800799c:	4920      	ldr	r1, [pc, #128]	; (8007a20 <NoteUserAgent+0x18c>)
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f7fc fdc8 	bl	8004534 <JAddStringToObject>
    }
    if (n_os_version != NULL) {
 80079a4:	4b1f      	ldr	r3, [pc, #124]	; (8007a24 <NoteUserAgent+0x190>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d006      	beq.n	80079ba <NoteUserAgent+0x126>
        JAddStringToObject(ua, "os_version", n_os_version);
 80079ac:	4b1d      	ldr	r3, [pc, #116]	; (8007a24 <NoteUserAgent+0x190>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	461a      	mov	r2, r3
 80079b2:	491d      	ldr	r1, [pc, #116]	; (8007a28 <NoteUserAgent+0x194>)
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f7fc fdbd 	bl	8004534 <JAddStringToObject>
    }

    // Add more data to the UA from a higher level
    NoteUserAgentUpdate(ua);
 80079ba:	6878      	ldr	r0, [r7, #4]
 80079bc:	f7ff ff61 	bl	8007882 <NoteUserAgentUpdate>

    return ua;
 80079c0:	687b      	ldr	r3, [r7, #4]

}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3708      	adds	r7, #8
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}
 80079ca:	bf00      	nop
 80079cc:	08022c28 	.word	0x08022c28
 80079d0:	20000348 	.word	0x20000348
 80079d4:	08022c48 	.word	0x08022c48
 80079d8:	20000038 	.word	0x20000038
 80079dc:	08022c4c 	.word	0x08022c4c
 80079e0:	08022c54 	.word	0x08022c54
 80079e4:	08022c60 	.word	0x08022c60
 80079e8:	20000338 	.word	0x20000338
 80079ec:	08022c70 	.word	0x08022c70
 80079f0:	2000033c 	.word	0x2000033c
 80079f4:	08022c78 	.word	0x08022c78
 80079f8:	20000340 	.word	0x20000340
 80079fc:	08022c80 	.word	0x08022c80
 8007a00:	20000344 	.word	0x20000344
 8007a04:	08022c8c 	.word	0x08022c8c
 8007a08:	08022c98 	.word	0x08022c98
 8007a0c:	20000328 	.word	0x20000328
 8007a10:	08022ca4 	.word	0x08022ca4
 8007a14:	2000032c 	.word	0x2000032c
 8007a18:	08022cac 	.word	0x08022cac
 8007a1c:	20000330 	.word	0x20000330
 8007a20:	08022cb8 	.word	0x08022cb8
 8007a24:	20000334 	.word	0x20000334
 8007a28:	08022cc4 	.word	0x08022cc4

08007a2c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8007a2c:	b480      	push	{r7}
 8007a2e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8007a30:	f3bf 8f4f 	dsb	sy
}
 8007a34:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8007a36:	4b06      	ldr	r3, [pc, #24]	; (8007a50 <__NVIC_SystemReset+0x24>)
 8007a38:	68db      	ldr	r3, [r3, #12]
 8007a3a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8007a3e:	4904      	ldr	r1, [pc, #16]	; (8007a50 <__NVIC_SystemReset+0x24>)
 8007a40:	4b04      	ldr	r3, [pc, #16]	; (8007a54 <__NVIC_SystemReset+0x28>)
 8007a42:	4313      	orrs	r3, r2
 8007a44:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8007a46:	f3bf 8f4f 	dsb	sy
}
 8007a4a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8007a4c:	bf00      	nop
 8007a4e:	e7fd      	b.n	8007a4c <__NVIC_SystemReset+0x20>
 8007a50:	e000ed00 	.word	0xe000ed00
 8007a54:	05fa0004 	.word	0x05fa0004

08007a58 <appSetCoreState>:
void sensorGatewayRequestFailure(bool wasTX, const char *why);
void showReceivedTime(char *msg, uint32_t beginSecs, uint32_t endSecs);

// Set the current application state, potentially from an ISR
void appSetCoreState(States_t newState)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b082      	sub	sp, #8
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	4603      	mov	r3, r0
 8007a60:	71fb      	strb	r3, [r7, #7]
#ifdef TRACE_STATE
    APP_PRINTF("SET %d\r\n", newState);
#endif

    // Set the application-level state for the next time we're scheduled
    CurrentStateCore = newState;
 8007a62:	4a07      	ldr	r2, [pc, #28]	; (8007a80 <appSetCoreState+0x28>)
 8007a64:	79fb      	ldrb	r3, [r7, #7]
 8007a66:	7013      	strb	r3, [r2, #0]

    // Wake up the scheduler
    if (newState != LOWPOWER) {
 8007a68:	79fb      	ldrb	r3, [r7, #7]
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d003      	beq.n	8007a76 <appSetCoreState+0x1e>
        UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_Sparrow_Process), CFG_SEQ_Prio_0);
 8007a6e:	2100      	movs	r1, #0
 8007a70:	2001      	movs	r0, #1
 8007a72:	f019 fd3d 	bl	80214f0 <UTIL_SEQ_SetTask>
    }

}
 8007a76:	bf00      	nop
 8007a78:	3708      	adds	r7, #8
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bd80      	pop	{r7, pc}
 8007a7e:	bf00      	nop
 8007a80:	2000003c 	.word	0x2000003c

08007a84 <appTraceWakeup>:

// Wake up the main task for timer processing
void appTraceWakeup()
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	af00      	add	r7, sp, #0
    TraceEventOccurred = true;
 8007a88:	4b04      	ldr	r3, [pc, #16]	; (8007a9c <appTraceWakeup+0x18>)
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	701a      	strb	r2, [r3, #0]
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_Sparrow_Process), CFG_SEQ_Prio_0);
 8007a8e:	2100      	movs	r1, #0
 8007a90:	2001      	movs	r0, #1
 8007a92:	f019 fd2d 	bl	80214f0 <UTIL_SEQ_SetTask>
}
 8007a96:	bf00      	nop
 8007a98:	bd80      	pop	{r7, pc}
 8007a9a:	bf00      	nop
 8007a9c:	2000034f 	.word	0x2000034f

08007aa0 <appTimerWakeup>:

// Wake up the main task for timer processing
void appTimerWakeup()
{
 8007aa0:	b580      	push	{r7, lr}
 8007aa2:	af00      	add	r7, sp, #0
    TimerEventOccurred = true;
 8007aa4:	4b04      	ldr	r3, [pc, #16]	; (8007ab8 <appTimerWakeup+0x18>)
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	701a      	strb	r2, [r3, #0]
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_Sparrow_Process), CFG_SEQ_Prio_0);
 8007aaa:	2100      	movs	r1, #0
 8007aac:	2001      	movs	r0, #1
 8007aae:	f019 fd1f 	bl	80214f0 <UTIL_SEQ_SetTask>
}
 8007ab2:	bf00      	nop
 8007ab4:	bd80      	pop	{r7, pc}
 8007ab6:	bf00      	nop
 8007ab8:	2000034e 	.word	0x2000034e

08007abc <appButtonWakeup>:

// Wake up the main task for button processing
void appButtonWakeup()
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	af00      	add	r7, sp, #0
    ButtonEventOccurred = true;
 8007ac0:	4b04      	ldr	r3, [pc, #16]	; (8007ad4 <appButtonWakeup+0x18>)
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	701a      	strb	r2, [r3, #0]
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_Sparrow_Process), CFG_SEQ_Prio_0);
 8007ac6:	2100      	movs	r1, #0
 8007ac8:	2001      	movs	r0, #1
 8007aca:	f019 fd11 	bl	80214f0 <UTIL_SEQ_SetTask>
}
 8007ace:	bf00      	nop
 8007ad0:	bd80      	pop	{r7, pc}
 8007ad2:	bf00      	nop
 8007ad4:	2000034d 	.word	0x2000034d

08007ad8 <freeMessageToSendBuffer>:

// Free the send buffer
void freeMessageToSendBuffer(void)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	af00      	add	r7, sp, #0

    // Free the previously-allocated buffer
    if (messageToSendDataDealloc) {
 8007adc:	4b0f      	ldr	r3, [pc, #60]	; (8007b1c <freeMessageToSendBuffer+0x44>)
 8007ade:	781b      	ldrb	r3, [r3, #0]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d00c      	beq.n	8007afe <freeMessageToSendBuffer+0x26>
        memset(messageToSendData, '?', messageToSendDataLen);
 8007ae4:	4b0e      	ldr	r3, [pc, #56]	; (8007b20 <freeMessageToSendBuffer+0x48>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	4a0e      	ldr	r2, [pc, #56]	; (8007b24 <freeMessageToSendBuffer+0x4c>)
 8007aea:	6812      	ldr	r2, [r2, #0]
 8007aec:	213f      	movs	r1, #63	; 0x3f
 8007aee:	4618      	mov	r0, r3
 8007af0:	f01a fb20 	bl	8022134 <memset>
        free(messageToSendData);
 8007af4:	4b0a      	ldr	r3, [pc, #40]	; (8007b20 <freeMessageToSendBuffer+0x48>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4618      	mov	r0, r3
 8007afa:	f01a faf7 	bl	80220ec <free>
    }
    messageToSendData = NULL;
 8007afe:	4b08      	ldr	r3, [pc, #32]	; (8007b20 <freeMessageToSendBuffer+0x48>)
 8007b00:	2200      	movs	r2, #0
 8007b02:	601a      	str	r2, [r3, #0]
    messageToSendDataLen = 0;
 8007b04:	4b07      	ldr	r3, [pc, #28]	; (8007b24 <freeMessageToSendBuffer+0x4c>)
 8007b06:	2200      	movs	r2, #0
 8007b08:	601a      	str	r2, [r3, #0]
    messageToSendDataDealloc = false;
 8007b0a:	4b04      	ldr	r3, [pc, #16]	; (8007b1c <freeMessageToSendBuffer+0x44>)
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	701a      	strb	r2, [r3, #0]
    messageToSendAcknowledgedLen = 0;
 8007b10:	4b05      	ldr	r3, [pc, #20]	; (8007b28 <freeMessageToSendBuffer+0x50>)
 8007b12:	2200      	movs	r2, #0
 8007b14:	601a      	str	r2, [r3, #0]

}
 8007b16:	bf00      	nop
 8007b18:	bd80      	pop	{r7, pc}
 8007b1a:	bf00      	nop
 8007b1c:	20001a78 	.word	0x20001a78
 8007b20:	2000187c 	.word	0x2000187c
 8007b24:	20001974 	.word	0x20001974
 8007b28:	20001a64 	.word	0x20001a64

08007b2c <sendToPeer>:
// the data should be deallocated (freed) at the end of message transmission. If this
// is false, it is up to the caller to know when is the appropriate time to deallocate
// the "message" buffer.
void sendToPeer(bool useTW, uint8_t flags, int8_t rssi, int8_t snr, uint8_t *toAddress, uint32_t requestID,
                uint8_t *message, uint32_t length, bool dealloc)
{
 8007b2c:	b590      	push	{r4, r7, lr}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	4604      	mov	r4, r0
 8007b34:	4608      	mov	r0, r1
 8007b36:	4611      	mov	r1, r2
 8007b38:	461a      	mov	r2, r3
 8007b3a:	4623      	mov	r3, r4
 8007b3c:	71fb      	strb	r3, [r7, #7]
 8007b3e:	4603      	mov	r3, r0
 8007b40:	71bb      	strb	r3, [r7, #6]
 8007b42:	460b      	mov	r3, r1
 8007b44:	717b      	strb	r3, [r7, #5]
 8007b46:	4613      	mov	r3, r2
 8007b48:	713b      	strb	r3, [r7, #4]

    // Initialize for a multi-chunk transfer
    freeMessageToSendBuffer();
 8007b4a:	f7ff ffc5 	bl	8007ad8 <freeMessageToSendBuffer>
    messageToSendData = message;
 8007b4e:	4a11      	ldr	r2, [pc, #68]	; (8007b94 <sendToPeer+0x68>)
 8007b50:	6a3b      	ldr	r3, [r7, #32]
 8007b52:	6013      	str	r3, [r2, #0]
    messageToSendDataLen = length;
 8007b54:	4a10      	ldr	r2, [pc, #64]	; (8007b98 <sendToPeer+0x6c>)
 8007b56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b58:	6013      	str	r3, [r2, #0]
    messageToSendDataDealloc = dealloc;
 8007b5a:	4a10      	ldr	r2, [pc, #64]	; (8007b9c <sendToPeer+0x70>)
 8007b5c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007b60:	7013      	strb	r3, [r2, #0]
    messageToSendAcknowledgedLen = 0;
 8007b62:	4b0f      	ldr	r3, [pc, #60]	; (8007ba0 <sendToPeer+0x74>)
 8007b64:	2200      	movs	r2, #0
 8007b66:	601a      	str	r2, [r3, #0]
    messageToSendRequestID = requestID;
 8007b68:	4a0e      	ldr	r2, [pc, #56]	; (8007ba4 <sendToPeer+0x78>)
 8007b6a:	69fb      	ldr	r3, [r7, #28]
 8007b6c:	6013      	str	r3, [r2, #0]
    messageToSendFlags = flags;
 8007b6e:	4a0e      	ldr	r2, [pc, #56]	; (8007ba8 <sendToPeer+0x7c>)
 8007b70:	79bb      	ldrb	r3, [r7, #6]
 8007b72:	7013      	strb	r3, [r2, #0]
    messageToSendRSSI = rssi;
 8007b74:	797a      	ldrb	r2, [r7, #5]
 8007b76:	4b0d      	ldr	r3, [pc, #52]	; (8007bac <sendToPeer+0x80>)
 8007b78:	701a      	strb	r2, [r3, #0]
    messageToSendSNR = snr;
 8007b7a:	793a      	ldrb	r2, [r7, #4]
 8007b7c:	4b0c      	ldr	r3, [pc, #48]	; (8007bb0 <sendToPeer+0x84>)
 8007b7e:	701a      	strb	r2, [r3, #0]

    // Send the next chunk
    sendMessageToPeer(useTW, toAddress);
 8007b80:	79fb      	ldrb	r3, [r7, #7]
 8007b82:	69b9      	ldr	r1, [r7, #24]
 8007b84:	4618      	mov	r0, r3
 8007b86:	f000 f815 	bl	8007bb4 <sendMessageToPeer>

}
 8007b8a:	bf00      	nop
 8007b8c:	370c      	adds	r7, #12
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd90      	pop	{r4, r7, pc}
 8007b92:	bf00      	nop
 8007b94:	2000187c 	.word	0x2000187c
 8007b98:	20001974 	.word	0x20001974
 8007b9c:	20001a78 	.word	0x20001a78
 8007ba0:	20001a64 	.word	0x20001a64
 8007ba4:	20001884 	.word	0x20001884
 8007ba8:	20001970 	.word	0x20001970
 8007bac:	20001878 	.word	0x20001878
 8007bb0:	20001968 	.word	0x20001968

08007bb4 <sendMessageToPeer>:

// Send the next message in sequence to the peer.  If key is NULL, it is looked up.
void sendMessageToPeer(bool useTW, uint8_t *toAddress)
{
 8007bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007bb6:	b099      	sub	sp, #100	; 0x64
 8007bb8:	af06      	add	r7, sp, #24
 8007bba:	4603      	mov	r3, r0
 8007bbc:	6039      	str	r1, [r7, #0]
 8007bbe:	71fb      	strb	r3, [r7, #7]

    // Format the header for the next chunk
    sentMessageCarrier.Version = MESSAGE_VERSION;
 8007bc0:	4b82      	ldr	r3, [pc, #520]	; (8007dcc <sendMessageToPeer+0x218>)
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	701a      	strb	r2, [r3, #0]
    sentMessageCarrier.Algorithm = ((messageToSendFlags & MESSAGE_FLAG_BEACON) != 0) ? MESSAGE_ALG_CLEAR : MESSAGE_ALG_CTR;
 8007bc6:	4b82      	ldr	r3, [pc, #520]	; (8007dd0 <sendMessageToPeer+0x21c>)
 8007bc8:	781b      	ldrb	r3, [r3, #0]
 8007bca:	f003 0302 	and.w	r3, r3, #2
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	bf0c      	ite	eq
 8007bd2:	2301      	moveq	r3, #1
 8007bd4:	2300      	movne	r3, #0
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	461a      	mov	r2, r3
 8007bda:	4b7c      	ldr	r3, [pc, #496]	; (8007dcc <sendMessageToPeer+0x218>)
 8007bdc:	705a      	strb	r2, [r3, #1]
    sentMessage.Signature = MESSAGE_SIGNATURE;
 8007bde:	4b7d      	ldr	r3, [pc, #500]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007be0:	2200      	movs	r2, #0
 8007be2:	f062 0252 	orn	r2, r2, #82	; 0x52
 8007be6:	701a      	strb	r2, [r3, #0]
 8007be8:	2200      	movs	r2, #0
 8007bea:	f062 0252 	orn	r2, r2, #82	; 0x52
 8007bee:	705a      	strb	r2, [r3, #1]
    sentMessage.Millivolts = batteryMillivolts;
 8007bf0:	4b79      	ldr	r3, [pc, #484]	; (8007dd8 <sendMessageToPeer+0x224>)
 8007bf2:	881a      	ldrh	r2, [r3, #0]
 8007bf4:	4b77      	ldr	r3, [pc, #476]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007bf6:	805a      	strh	r2, [r3, #2]
    sentMessage.TXP = atpPowerLevel();
 8007bf8:	f003 feb0 	bl	800b95c <atpPowerLevel>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	461a      	mov	r2, r3
 8007c00:	4b74      	ldr	r3, [pc, #464]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007c02:	719a      	strb	r2, [r3, #6]
    sentMessage.LTP = atpLowestPowerLevel();
 8007c04:	f003 fe86 	bl	800b914 <atpLowestPowerLevel>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	4b71      	ldr	r3, [pc, #452]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007c0e:	71da      	strb	r2, [r3, #7]
    sentMessage.RSSI = messageToSendRSSI;
 8007c10:	4b72      	ldr	r3, [pc, #456]	; (8007ddc <sendMessageToPeer+0x228>)
 8007c12:	781b      	ldrb	r3, [r3, #0]
 8007c14:	b25a      	sxtb	r2, r3
 8007c16:	4b6f      	ldr	r3, [pc, #444]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007c18:	711a      	strb	r2, [r3, #4]
    sentMessage.SNR = messageToSendSNR;
 8007c1a:	4b71      	ldr	r3, [pc, #452]	; (8007de0 <sendMessageToPeer+0x22c>)
 8007c1c:	781b      	ldrb	r3, [r3, #0]
 8007c1e:	b25a      	sxtb	r2, r3
 8007c20:	4b6c      	ldr	r3, [pc, #432]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007c22:	715a      	strb	r2, [r3, #5]
    sentMessage.Flags = messageToSendFlags;
 8007c24:	4b6a      	ldr	r3, [pc, #424]	; (8007dd0 <sendMessageToPeer+0x21c>)
 8007c26:	781a      	ldrb	r2, [r3, #0]
 8007c28:	4b6a      	ldr	r3, [pc, #424]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007c2a:	721a      	strb	r2, [r3, #8]
    sentMessage.RequestID = messageToSendRequestID;
 8007c2c:	4b6d      	ldr	r3, [pc, #436]	; (8007de4 <sendMessageToPeer+0x230>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	4a68      	ldr	r2, [pc, #416]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007c32:	f8c2 3012 	str.w	r3, [r2, #18]
    uint32_t left = messageToSendDataLen - messageToSendAcknowledgedLen;
 8007c36:	4b6c      	ldr	r3, [pc, #432]	; (8007de8 <sendMessageToPeer+0x234>)
 8007c38:	681a      	ldr	r2, [r3, #0]
 8007c3a:	4b6c      	ldr	r3, [pc, #432]	; (8007dec <sendMessageToPeer+0x238>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	1ad3      	subs	r3, r2, r3
 8007c40:	647b      	str	r3, [r7, #68]	; 0x44
    if (messageToSendAcknowledgedLen > messageToSendDataLen) {
 8007c42:	4b6a      	ldr	r3, [pc, #424]	; (8007dec <sendMessageToPeer+0x238>)
 8007c44:	681a      	ldr	r2, [r3, #0]
 8007c46:	4b68      	ldr	r3, [pc, #416]	; (8007de8 <sendMessageToPeer+0x234>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d901      	bls.n	8007c52 <sendMessageToPeer+0x9e>
        left = 0;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	647b      	str	r3, [r7, #68]	; 0x44
    }
    sentMessage.Offset = messageToSendAcknowledgedLen;
 8007c52:	4b66      	ldr	r3, [pc, #408]	; (8007dec <sendMessageToPeer+0x238>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a5f      	ldr	r2, [pc, #380]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007c58:	f8c2 300a 	str.w	r3, [r2, #10]
    sentMessage.Len = (left <= MESSAGE_MAX_BODY) ? (uint16_t) left : MESSAGE_MAX_BODY;
 8007c5c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c5e:	2bb6      	cmp	r3, #182	; 0xb6
 8007c60:	d802      	bhi.n	8007c68 <sendMessageToPeer+0xb4>
 8007c62:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007c64:	b2db      	uxtb	r3, r3
 8007c66:	e000      	b.n	8007c6a <sendMessageToPeer+0xb6>
 8007c68:	23b6      	movs	r3, #182	; 0xb6
 8007c6a:	4a5a      	ldr	r2, [pc, #360]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007c6c:	7253      	strb	r3, [r2, #9]
    sentMessage.TotalLen = messageToSendDataLen;
 8007c6e:	4b5e      	ldr	r3, [pc, #376]	; (8007de8 <sendMessageToPeer+0x234>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a58      	ldr	r2, [pc, #352]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007c74:	f8c2 300e 	str.w	r3, [r2, #14]
    memcpy(sentMessageCarrier.Sender, ourAddress, sizeof(sentMessageCarrier.Sender));
 8007c78:	4b54      	ldr	r3, [pc, #336]	; (8007dcc <sendMessageToPeer+0x218>)
 8007c7a:	4a5d      	ldr	r2, [pc, #372]	; (8007df0 <sendMessageToPeer+0x23c>)
 8007c7c:	3304      	adds	r3, #4
 8007c7e:	6810      	ldr	r0, [r2, #0]
 8007c80:	6851      	ldr	r1, [r2, #4]
 8007c82:	6892      	ldr	r2, [r2, #8]
 8007c84:	6018      	str	r0, [r3, #0]
 8007c86:	6059      	str	r1, [r3, #4]
 8007c88:	609a      	str	r2, [r3, #8]
    memcpy(sentMessageCarrier.Receiver, toAddress, sizeof(sentMessageCarrier.Receiver));
 8007c8a:	4b50      	ldr	r3, [pc, #320]	; (8007dcc <sendMessageToPeer+0x218>)
 8007c8c:	683a      	ldr	r2, [r7, #0]
 8007c8e:	3310      	adds	r3, #16
 8007c90:	6810      	ldr	r0, [r2, #0]
 8007c92:	6851      	ldr	r1, [r2, #4]
 8007c94:	6892      	ldr	r2, [r2, #8]
 8007c96:	6018      	str	r0, [r3, #0]
 8007c98:	6059      	str	r1, [r3, #4]
 8007c9a:	609a      	str	r2, [r3, #8]
    if (sentMessage.Len) {
 8007c9c:	4b4d      	ldr	r3, [pc, #308]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007c9e:	7a5b      	ldrb	r3, [r3, #9]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d00a      	beq.n	8007cba <sendMessageToPeer+0x106>
        memcpy(sentMessage.Body, &messageToSendData[messageToSendAcknowledgedLen], sentMessage.Len);
 8007ca4:	4b53      	ldr	r3, [pc, #332]	; (8007df4 <sendMessageToPeer+0x240>)
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	4b50      	ldr	r3, [pc, #320]	; (8007dec <sendMessageToPeer+0x238>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4413      	add	r3, r2
 8007cae:	4a49      	ldr	r2, [pc, #292]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007cb0:	7a52      	ldrb	r2, [r2, #9]
 8007cb2:	4619      	mov	r1, r3
 8007cb4:	4850      	ldr	r0, [pc, #320]	; (8007df8 <sendMessageToPeer+0x244>)
 8007cb6:	f01a fa2f 	bl	8022118 <memcpy>
    }

    const char *m1 = "sending (";
 8007cba:	4b50      	ldr	r3, [pc, #320]	; (8007dfc <sendMessageToPeer+0x248>)
 8007cbc:	643b      	str	r3, [r7, #64]	; 0x40
    DEBUG_VARIABLE(m1);
    if ((messageToSendFlags & MESSAGE_FLAG_ACK)) {
 8007cbe:	4b44      	ldr	r3, [pc, #272]	; (8007dd0 <sendMessageToPeer+0x21c>)
 8007cc0:	781b      	ldrb	r3, [r3, #0]
 8007cc2:	f003 0301 	and.w	r3, r3, #1
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d002      	beq.n	8007cd0 <sendMessageToPeer+0x11c>
        m1 = "sending ACK";
 8007cca:	4b4d      	ldr	r3, [pc, #308]	; (8007e00 <sendMessageToPeer+0x24c>)
 8007ccc:	643b      	str	r3, [r7, #64]	; 0x40
 8007cce:	e007      	b.n	8007ce0 <sendMessageToPeer+0x12c>
    } else if ((messageToSendFlags & MESSAGE_FLAG_BEACON)) {
 8007cd0:	4b3f      	ldr	r3, [pc, #252]	; (8007dd0 <sendMessageToPeer+0x21c>)
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	f003 0302 	and.w	r3, r3, #2
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d001      	beq.n	8007ce0 <sendMessageToPeer+0x12c>
        m1 = "sending BEACON";
 8007cdc:	4b49      	ldr	r3, [pc, #292]	; (8007e04 <sendMessageToPeer+0x250>)
 8007cde:	643b      	str	r3, [r7, #64]	; 0x40
    }
    APP_PRINTF("%s %s (%d/%d) at txp:%d\r\n", tracePeer(), m1, sentMessage.Len, messageToSendDataLen, atpPowerLevel());
 8007ce0:	f007 ff52 	bl	800fb88 <tracePeer>
 8007ce4:	4605      	mov	r5, r0
 8007ce6:	4b3b      	ldr	r3, [pc, #236]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007ce8:	7a5b      	ldrb	r3, [r3, #9]
 8007cea:	461e      	mov	r6, r3
 8007cec:	4b3e      	ldr	r3, [pc, #248]	; (8007de8 <sendMessageToPeer+0x234>)
 8007cee:	681c      	ldr	r4, [r3, #0]
 8007cf0:	f003 fe34 	bl	800b95c <atpPowerLevel>
 8007cf4:	4603      	mov	r3, r0
 8007cf6:	9304      	str	r3, [sp, #16]
 8007cf8:	9403      	str	r4, [sp, #12]
 8007cfa:	9602      	str	r6, [sp, #8]
 8007cfc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007cfe:	9301      	str	r3, [sp, #4]
 8007d00:	9500      	str	r5, [sp, #0]
 8007d02:	4b41      	ldr	r3, [pc, #260]	; (8007e08 <sendMessageToPeer+0x254>)
 8007d04:	2200      	movs	r2, #0
 8007d06:	2100      	movs	r1, #0
 8007d08:	2001      	movs	r0, #1
 8007d0a:	f018 ffe1 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>

    // Compute message length of actual message
    uint16_t wireMessageLen = sizeof(sentMessage);
 8007d0e:	23d0      	movs	r3, #208	; 0xd0
 8007d10:	877b      	strh	r3, [r7, #58]	; 0x3a
    wireMessageLen -= sizeof(sentMessage.Padding);
 8007d12:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007d14:	3b04      	subs	r3, #4
 8007d16:	877b      	strh	r3, [r7, #58]	; 0x3a
    wireMessageLen -= sizeof(sentMessage.Body);
 8007d18:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007d1a:	3bb6      	subs	r3, #182	; 0xb6
 8007d1c:	877b      	strh	r3, [r7, #58]	; 0x3a
    wireMessageLen += sentMessage.Len;
 8007d1e:	4b2d      	ldr	r3, [pc, #180]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007d20:	7a5b      	ldrb	r3, [r3, #9]
 8007d22:	b29a      	uxth	r2, r3
 8007d24:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007d26:	4413      	add	r3, r2
 8007d28:	877b      	strh	r3, [r7, #58]	; 0x3a
    uint16_t padRequired = (wireMessageLen % AES_PAD_BYTES) == 0 ? 0 : AES_PAD_BYTES - (wireMessageLen % AES_PAD_BYTES);
 8007d2a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007d2c:	f003 0303 	and.w	r3, r3, #3
 8007d30:	b29b      	uxth	r3, r3
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d007      	beq.n	8007d46 <sendMessageToPeer+0x192>
 8007d36:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8007d38:	f003 0303 	and.w	r3, r3, #3
 8007d3c:	b29b      	uxth	r3, r3
 8007d3e:	f1c3 0304 	rsb	r3, r3, #4
 8007d42:	b29b      	uxth	r3, r3
 8007d44:	e000      	b.n	8007d48 <sendMessageToPeer+0x194>
 8007d46:	2300      	movs	r3, #0
 8007d48:	873b      	strh	r3, [r7, #56]	; 0x38
    sentMessageCarrier.MessageLen = wireMessageLen + padRequired;
 8007d4a:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8007d4c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007d4e:	4413      	add	r3, r2
 8007d50:	b29a      	uxth	r2, r3
 8007d52:	4b1e      	ldr	r3, [pc, #120]	; (8007dcc <sendMessageToPeer+0x218>)
 8007d54:	805a      	strh	r2, [r3, #2]
    sentMessageCarrierLen = sizeof(sentMessageCarrier);
 8007d56:	4b2d      	ldr	r3, [pc, #180]	; (8007e0c <sendMessageToPeer+0x258>)
 8007d58:	22ec      	movs	r2, #236	; 0xec
 8007d5a:	801a      	strh	r2, [r3, #0]
    sentMessageCarrierLen -= sizeof(sentMessageCarrier.Message);
 8007d5c:	4b2b      	ldr	r3, [pc, #172]	; (8007e0c <sendMessageToPeer+0x258>)
 8007d5e:	881b      	ldrh	r3, [r3, #0]
 8007d60:	3bd0      	subs	r3, #208	; 0xd0
 8007d62:	b29a      	uxth	r2, r3
 8007d64:	4b29      	ldr	r3, [pc, #164]	; (8007e0c <sendMessageToPeer+0x258>)
 8007d66:	801a      	strh	r2, [r3, #0]
    sentMessageCarrierLen += sentMessageCarrier.MessageLen;
 8007d68:	4b18      	ldr	r3, [pc, #96]	; (8007dcc <sendMessageToPeer+0x218>)
 8007d6a:	885b      	ldrh	r3, [r3, #2]
 8007d6c:	b29a      	uxth	r2, r3
 8007d6e:	4b27      	ldr	r3, [pc, #156]	; (8007e0c <sendMessageToPeer+0x258>)
 8007d70:	881b      	ldrh	r3, [r3, #0]
 8007d72:	4413      	add	r3, r2
 8007d74:	b29a      	uxth	r2, r3
 8007d76:	4b25      	ldr	r3, [pc, #148]	; (8007e0c <sendMessageToPeer+0x258>)
 8007d78:	801a      	strh	r2, [r3, #0]
    // Pad the body with data to fill out to AES block size
    for (int i=0; i<padRequired; i++) {
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d7e:	e00d      	b.n	8007d9c <sendMessageToPeer+0x1e8>
        sentMessage.Body[sentMessage.Len+i] = i;
 8007d80:	4b14      	ldr	r3, [pc, #80]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007d82:	7a5b      	ldrb	r3, [r3, #9]
 8007d84:	461a      	mov	r2, r3
 8007d86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d88:	4413      	add	r3, r2
 8007d8a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007d8c:	b2d1      	uxtb	r1, r2
 8007d8e:	4a11      	ldr	r2, [pc, #68]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007d90:	4413      	add	r3, r2
 8007d92:	460a      	mov	r2, r1
 8007d94:	759a      	strb	r2, [r3, #22]
    for (int i=0; i<padRequired; i++) {
 8007d96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d98:	3301      	adds	r3, #1
 8007d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d9c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007d9e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007da0:	429a      	cmp	r2, r3
 8007da2:	dbed      	blt.n	8007d80 <sendMessageToPeer+0x1cc>
    }

    // See if encryption is necessary
    if (sentMessageCarrier.Algorithm == MESSAGE_ALG_CLEAR) {
 8007da4:	4b09      	ldr	r3, [pc, #36]	; (8007dcc <sendMessageToPeer+0x218>)
 8007da6:	785b      	ldrb	r3, [r3, #1]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d108      	bne.n	8007dbe <sendMessageToPeer+0x20a>

        sentMessageCarrier.Message = sentMessage;
 8007dac:	4b07      	ldr	r3, [pc, #28]	; (8007dcc <sendMessageToPeer+0x218>)
 8007dae:	4a09      	ldr	r2, [pc, #36]	; (8007dd4 <sendMessageToPeer+0x220>)
 8007db0:	331c      	adds	r3, #28
 8007db2:	4611      	mov	r1, r2
 8007db4:	22d0      	movs	r2, #208	; 0xd0
 8007db6:	4618      	mov	r0, r3
 8007db8:	f01a f9ae 	bl	8022118 <memcpy>
 8007dbc:	e06e      	b.n	8007e9c <sendMessageToPeer+0x2e8>

    } else {

        // Always use the sensor's key when encrypting
        uint8_t key[AES_KEY_BYTES];
        uint8_t *sensorAddress = appIsGateway ? sentMessageCarrier.Receiver : sentMessageCarrier.Sender;
 8007dbe:	4b14      	ldr	r3, [pc, #80]	; (8007e10 <sendMessageToPeer+0x25c>)
 8007dc0:	781b      	ldrb	r3, [r3, #0]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d028      	beq.n	8007e18 <sendMessageToPeer+0x264>
 8007dc6:	4b13      	ldr	r3, [pc, #76]	; (8007e14 <sendMessageToPeer+0x260>)
 8007dc8:	e027      	b.n	8007e1a <sendMessageToPeer+0x266>
 8007dca:	bf00      	nop
 8007dcc:	20001978 	.word	0x20001978
 8007dd0:	20001970 	.word	0x20001970
 8007dd4:	20001894 	.word	0x20001894
 8007dd8:	200003d6 	.word	0x200003d6
 8007ddc:	20001878 	.word	0x20001878
 8007de0:	20001968 	.word	0x20001968
 8007de4:	20001884 	.word	0x20001884
 8007de8:	20001974 	.word	0x20001974
 8007dec:	20001a64 	.word	0x20001a64
 8007df0:	20001888 	.word	0x20001888
 8007df4:	2000187c 	.word	0x2000187c
 8007df8:	200018aa 	.word	0x200018aa
 8007dfc:	08022cd0 	.word	0x08022cd0
 8007e00:	08022cdc 	.word	0x08022cdc
 8007e04:	08022ce8 	.word	0x08022ce8
 8007e08:	08022cf8 	.word	0x08022cf8
 8007e0c:	20001b4c 	.word	0x20001b4c
 8007e10:	20000aaf 	.word	0x20000aaf
 8007e14:	20001988 	.word	0x20001988
 8007e18:	4b4c      	ldr	r3, [pc, #304]	; (8007f4c <sendMessageToPeer+0x398>)
 8007e1a:	637b      	str	r3, [r7, #52]	; 0x34
        if (!flashConfigFindPeerByAddress(sensorAddress, NULL, key, NULL)) {
 8007e1c:	f107 020c 	add.w	r2, r7, #12
 8007e20:	2300      	movs	r3, #0
 8007e22:	2100      	movs	r1, #0
 8007e24:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007e26:	f004 fca7 	bl	800c778 <flashConfigFindPeerByAddress>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	f083 0301 	eor.w	r3, r3, #1
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d00f      	beq.n	8007e56 <sendMessageToPeer+0x2a2>
            APP_PRINTF("can't find the sensor's key\r\n");
 8007e36:	4b46      	ldr	r3, [pc, #280]	; (8007f50 <sendMessageToPeer+0x39c>)
 8007e38:	2200      	movs	r2, #0
 8007e3a:	2100      	movs	r1, #0
 8007e3c:	2001      	movs	r0, #1
 8007e3e:	f018 ff47 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            memcpy(key, invalidKey, sizeof(key));
 8007e42:	4b44      	ldr	r3, [pc, #272]	; (8007f54 <sendMessageToPeer+0x3a0>)
 8007e44:	f107 040c 	add.w	r4, r7, #12
 8007e48:	461d      	mov	r5, r3
 8007e4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007e4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007e4e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007e52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        }
        APP_PRINTF("\r\n");
#endif

        // Encrypt the data
        bool success = MX_AES_CTR_Encrypt(key, (uint8_t *)&sentMessage, sentMessageCarrier.MessageLen, (uint8_t *)&sentMessageCarrier.Message);
 8007e56:	4b40      	ldr	r3, [pc, #256]	; (8007f58 <sendMessageToPeer+0x3a4>)
 8007e58:	885b      	ldrh	r3, [r3, #2]
 8007e5a:	b29a      	uxth	r2, r3
 8007e5c:	f107 000c 	add.w	r0, r7, #12
 8007e60:	4b3e      	ldr	r3, [pc, #248]	; (8007f5c <sendMessageToPeer+0x3a8>)
 8007e62:	493f      	ldr	r1, [pc, #252]	; (8007f60 <sendMessageToPeer+0x3ac>)
 8007e64:	f009 f8ea 	bl	801103c <MX_AES_CTR_Encrypt>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        memcpy(key, invalidKey, sizeof(key));
 8007e6e:	4b39      	ldr	r3, [pc, #228]	; (8007f54 <sendMessageToPeer+0x3a0>)
 8007e70:	f107 040c 	add.w	r4, r7, #12
 8007e74:	461d      	mov	r5, r3
 8007e76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007e78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007e7a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8007e7e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        if (!success) {
 8007e82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007e86:	f083 0301 	eor.w	r3, r3, #1
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d005      	beq.n	8007e9c <sendMessageToPeer+0x2e8>
            APP_PRINTF("encryption error\r\n");
 8007e90:	4b34      	ldr	r3, [pc, #208]	; (8007f64 <sendMessageToPeer+0x3b0>)
 8007e92:	2200      	movs	r2, #0
 8007e94:	2100      	movs	r1, #0
 8007e96:	2001      	movs	r0, #1
 8007e98:	f018 ff1a 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        }

    }

    // If this is the gateway, just send it
    if (!useTW) {
 8007e9c:	79fb      	ldrb	r3, [r7, #7]
 8007e9e:	f083 0301 	eor.w	r3, r3, #1
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d006      	beq.n	8007eb6 <sendMessageToPeer+0x302>
        // We've had some issues in which the sensor has not put itself into
        // receive mode quickly enough, and our reply got there too soon.
        // This gives some breathing room.  Note that we don't need
        // to do this if we're using LBT because the LBT delay is sufficient.
        if (RADIO_TURNAROUND_ALLOWANCE_MS != 0) {
            HAL_Delay(RADIO_TURNAROUND_ALLOWANCE_MS);
 8007ea8:	f240 20ee 	movw	r0, #750	; 0x2ee
 8007eac:	f00a fe65 	bl	8012b7a <HAL_Delay>
        }

        // Send the packet now
        lbtTalk();
 8007eb0:	f000 fa8a 	bl	80083c8 <lbtTalk>

        return;
 8007eb4:	e047      	b.n	8007f46 <sendMessageToPeer+0x392>
    }

    // Compute the next slot
    uint32_t sleepSecs = appNextTransmitWindowDueSecs();
 8007eb6:	f000 f921 	bl	80080fc <appNextTransmitWindowDueSecs>
 8007eba:	62f8      	str	r0, [r7, #44]	; 0x2c
    APP_PRINTF("%s waiting %ds to transmit (slot %ds-%ds in %ds window)\r\n",
 8007ebc:	f007 fe64 	bl	800fb88 <tracePeer>
 8007ec0:	4602      	mov	r2, r0
 8007ec2:	4b29      	ldr	r3, [pc, #164]	; (8007f68 <sendMessageToPeer+0x3b4>)
 8007ec4:	881b      	ldrh	r3, [r3, #0]
 8007ec6:	4619      	mov	r1, r3
 8007ec8:	4b28      	ldr	r3, [pc, #160]	; (8007f6c <sendMessageToPeer+0x3b8>)
 8007eca:	881b      	ldrh	r3, [r3, #0]
 8007ecc:	4618      	mov	r0, r3
 8007ece:	4b28      	ldr	r3, [pc, #160]	; (8007f70 <sendMessageToPeer+0x3bc>)
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	9304      	str	r3, [sp, #16]
 8007ed4:	9003      	str	r0, [sp, #12]
 8007ed6:	9102      	str	r1, [sp, #8]
 8007ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eda:	9301      	str	r3, [sp, #4]
 8007edc:	9200      	str	r2, [sp, #0]
 8007ede:	4b25      	ldr	r3, [pc, #148]	; (8007f74 <sendMessageToPeer+0x3c0>)
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	2100      	movs	r1, #0
 8007ee4:	2001      	movs	r0, #1
 8007ee6:	f018 fef3 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
               tracePeer(), sleepSecs, TWSlotBeginsSecs, TWSlotEndsSecs, TWModulusSecs);

    // Schedule the timer for the next open transmit window
    ledIndicateTransmitInProgress(false);
 8007eea:	2000      	movs	r0, #0
 8007eec:	f005 feb0 	bl	800dc50 <ledIndicateTransmitInProgress>
    ledIndicateReceiveInProgress(true);
 8007ef0:	2001      	movs	r0, #1
 8007ef2:	f005 fe89 	bl	800dc08 <ledIndicateReceiveInProgress>
    HAL_Delay(100);
 8007ef6:	2064      	movs	r0, #100	; 0x64
 8007ef8:	f00a fe3f 	bl	8012b7a <HAL_Delay>
    ledIndicateReceiveInProgress(false);
 8007efc:	2000      	movs	r0, #0
 8007efe:	f005 fe83 	bl	800dc08 <ledIndicateReceiveInProgress>
    ledIndicateTransmitInProgress(true);
 8007f02:	2001      	movs	r0, #1
 8007f04:	f005 fea4 	bl	800dc50 <ledIndicateTransmitInProgress>
    HAL_Delay(100);
 8007f08:	2064      	movs	r0, #100	; 0x64
 8007f0a:	f00a fe36 	bl	8012b7a <HAL_Delay>
    ledIndicateTransmitInProgress(false);
 8007f0e:	2000      	movs	r0, #0
 8007f10:	f005 fe9e 	bl	800dc50 <ledIndicateTransmitInProgress>
    UTIL_TIMER_Create(&twSleepTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, twOpenEvent, NULL);
 8007f14:	2300      	movs	r3, #0
 8007f16:	9300      	str	r3, [sp, #0]
 8007f18:	4b17      	ldr	r3, [pc, #92]	; (8007f78 <sendMessageToPeer+0x3c4>)
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8007f20:	4816      	ldr	r0, [pc, #88]	; (8007f7c <sendMessageToPeer+0x3c8>)
 8007f22:	f019 fb65 	bl	80215f0 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&twSleepTimer, (sleepSecs*1000)+1);
 8007f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007f2c:	fb02 f303 	mul.w	r3, r2, r3
 8007f30:	3301      	adds	r3, #1
 8007f32:	4619      	mov	r1, r3
 8007f34:	4811      	ldr	r0, [pc, #68]	; (8007f7c <sendMessageToPeer+0x3c8>)
 8007f36:	f019 fc6f 	bl	8021818 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&twSleepTimer);
 8007f3a:	4810      	ldr	r0, [pc, #64]	; (8007f7c <sendMessageToPeer+0x3c8>)
 8007f3c:	f019 fb8e 	bl	802165c <UTIL_TIMER_Start>

    // Wait
    appSetCoreState(LOWPOWER);
 8007f40:	2001      	movs	r0, #1
 8007f42:	f7ff fd89 	bl	8007a58 <appSetCoreState>

}
 8007f46:	374c      	adds	r7, #76	; 0x4c
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f4c:	2000197c 	.word	0x2000197c
 8007f50:	08022d14 	.word	0x08022d14
 8007f54:	20000384 	.word	0x20000384
 8007f58:	20001978 	.word	0x20001978
 8007f5c:	20001994 	.word	0x20001994
 8007f60:	20001894 	.word	0x20001894
 8007f64:	08022d34 	.word	0x08022d34
 8007f68:	200003e2 	.word	0x200003e2
 8007f6c:	200003e6 	.word	0x200003e6
 8007f70:	200003dc 	.word	0x200003dc
 8007f74:	08022d48 	.word	0x08022d48
 8007f78:	08008081 	.word	0x08008081
 8007f7c:	200003ec 	.word	0x200003ec

08007f80 <appReceivedMessageStats>:

// Get stats relating to last wire message received, both from our perspective and the remote perspective
void appReceivedMessageStats(int8_t *gtxdb, int8_t *grssi, int8_t *grsnr, int8_t *stxdb, int8_t *srssi, int8_t *srsnr)
{
 8007f80:	b480      	push	{r7}
 8007f82:	b085      	sub	sp, #20
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	60f8      	str	r0, [r7, #12]
 8007f88:	60b9      	str	r1, [r7, #8]
 8007f8a:	607a      	str	r2, [r7, #4]
 8007f8c:	603b      	str	r3, [r7, #0]
    *stxdb = wireReceived.TXP;
 8007f8e:	4b11      	ldr	r3, [pc, #68]	; (8007fd4 <appReceivedMessageStats+0x54>)
 8007f90:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	701a      	strb	r2, [r3, #0]
    *srssi = wireReceived.RSSI;
 8007f98:	4b0e      	ldr	r3, [pc, #56]	; (8007fd4 <appReceivedMessageStats+0x54>)
 8007f9a:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8007f9e:	69bb      	ldr	r3, [r7, #24]
 8007fa0:	701a      	strb	r2, [r3, #0]
    *srsnr = wireReceived.SNR;
 8007fa2:	4b0c      	ldr	r3, [pc, #48]	; (8007fd4 <appReceivedMessageStats+0x54>)
 8007fa4:	f993 2005 	ldrsb.w	r2, [r3, #5]
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	701a      	strb	r2, [r3, #0]
    *gtxdb = wireTransmitDb;
 8007fac:	4b0a      	ldr	r3, [pc, #40]	; (8007fd8 <appReceivedMessageStats+0x58>)
 8007fae:	f993 2000 	ldrsb.w	r2, [r3]
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	701a      	strb	r2, [r3, #0]
    *grssi = wireReceiveRSSI;
 8007fb6:	4b09      	ldr	r3, [pc, #36]	; (8007fdc <appReceivedMessageStats+0x5c>)
 8007fb8:	f993 2000 	ldrsb.w	r2, [r3]
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	701a      	strb	r2, [r3, #0]
    *grsnr = wireReceiveSNR;
 8007fc0:	4b07      	ldr	r3, [pc, #28]	; (8007fe0 <appReceivedMessageStats+0x60>)
 8007fc2:	f993 2000 	ldrsb.w	r2, [r3]
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	701a      	strb	r2, [r3, #0]
}
 8007fca:	bf00      	nop
 8007fcc:	3714      	adds	r7, #20
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	bc80      	pop	{r7}
 8007fd2:	4770      	bx	lr
 8007fd4:	20001a7c 	.word	0x20001a7c
 8007fd8:	20000d33 	.word	0x20000d33
 8007fdc:	20000d31 	.word	0x20000d31
 8007fe0:	20000d32 	.word	0x20000d32

08007fe4 <appSendBeaconToGateway>:

// Send a beacon for sensor pairing
void appSendBeaconToGateway()
{
 8007fe4:	b580      	push	{r7, lr}
 8007fe6:	b08a      	sub	sp, #40	; 0x28
 8007fe8:	af06      	add	r7, sp, #24

    // Set sensor response state
    response.sendingRequest = true;
 8007fea:	4b1f      	ldr	r3, [pc, #124]	; (8008068 <appSendBeaconToGateway+0x84>)
 8007fec:	2201      	movs	r2, #1
 8007fee:	701a      	strb	r2, [r3, #0]
    response.receivingResponse = false;
 8007ff0:	4b1d      	ldr	r3, [pc, #116]	; (8008068 <appSendBeaconToGateway+0x84>)
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	705a      	strb	r2, [r3, #1]

    // The request ID is the decryption algorithm to be used, and the body is the key
    uint32_t requestID = MESSAGE_ALG_CTR;
 8007ff6:	2301      	movs	r3, #1
 8007ff8:	60bb      	str	r3, [r7, #8]
    uint32_t length = AES_KEY_BYTES;
 8007ffa:	2320      	movs	r3, #32
 8007ffc:	607b      	str	r3, [r7, #4]
    MX_RNG_Init();
 8007ffe:	f009 f8d3 	bl	80111a8 <MX_RNG_Init>
    for (int i=0; i<length; i++) {
 8008002:	2300      	movs	r3, #0
 8008004:	60fb      	str	r3, [r7, #12]
 8008006:	e00b      	b.n	8008020 <appSendBeaconToGateway+0x3c>
        beaconKey[i] = MX_RNG_Get();
 8008008:	f009 f8e4 	bl	80111d4 <MX_RNG_Get>
 800800c:	4603      	mov	r3, r0
 800800e:	b2d9      	uxtb	r1, r3
 8008010:	4a16      	ldr	r2, [pc, #88]	; (800806c <appSendBeaconToGateway+0x88>)
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	4413      	add	r3, r2
 8008016:	460a      	mov	r2, r1
 8008018:	701a      	strb	r2, [r3, #0]
    for (int i=0; i<length; i++) {
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	3301      	adds	r3, #1
 800801e:	60fb      	str	r3, [r7, #12]
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	687a      	ldr	r2, [r7, #4]
 8008024:	429a      	cmp	r2, r3
 8008026:	d8ef      	bhi.n	8008008 <appSendBeaconToGateway+0x24>
    }
    MX_RNG_DeInit();
 8008028:	f009 f8ea 	bl	8011200 <MX_RNG_DeInit>

    // Assign the next request ID, which is used to determine packet loss
    traceSetID("BE", wildcardAddress, requestID);
 800802c:	68ba      	ldr	r2, [r7, #8]
 800802e:	4910      	ldr	r1, [pc, #64]	; (8008070 <appSendBeaconToGateway+0x8c>)
 8008030:	4810      	ldr	r0, [pc, #64]	; (8008074 <appSendBeaconToGateway+0x90>)
 8008032:	f007 fdb3 	bl	800fb9c <traceSetID>

    // Send it
    sendToPeer(false, MESSAGE_FLAG_BEACON, wireReceiveRSSI, wireReceiveSNR, wildcardAddress, requestID,
 8008036:	4b10      	ldr	r3, [pc, #64]	; (8008078 <appSendBeaconToGateway+0x94>)
 8008038:	f993 2000 	ldrsb.w	r2, [r3]
 800803c:	4b0f      	ldr	r3, [pc, #60]	; (800807c <appSendBeaconToGateway+0x98>)
 800803e:	f993 1000 	ldrsb.w	r1, [r3]
 8008042:	2300      	movs	r3, #0
 8008044:	9304      	str	r3, [sp, #16]
 8008046:	2320      	movs	r3, #32
 8008048:	9303      	str	r3, [sp, #12]
 800804a:	4b08      	ldr	r3, [pc, #32]	; (800806c <appSendBeaconToGateway+0x88>)
 800804c:	9302      	str	r3, [sp, #8]
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	9301      	str	r3, [sp, #4]
 8008052:	4b07      	ldr	r3, [pc, #28]	; (8008070 <appSendBeaconToGateway+0x8c>)
 8008054:	9300      	str	r3, [sp, #0]
 8008056:	460b      	mov	r3, r1
 8008058:	2102      	movs	r1, #2
 800805a:	2000      	movs	r0, #0
 800805c:	f7ff fd66 	bl	8007b2c <sendToPeer>
               beaconKey, sizeof(beaconKey), false);

}
 8008060:	bf00      	nop
 8008062:	3710      	adds	r7, #16
 8008064:	46bd      	mov	sp, r7
 8008066:	bd80      	pop	{r7, pc}
 8008068:	20000a48 	.word	0x20000a48
 800806c:	20001858 	.word	0x20001858
 8008070:	20000354 	.word	0x20000354
 8008074:	08022d84 	.word	0x08022d84
 8008078:	20000d31 	.word	0x20000d31
 800807c:	20000d32 	.word	0x20000d32

08008080 <twOpenEvent>:

// Process the timed event
void twOpenEvent(void *context)
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b082      	sub	sp, #8
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
    appSetCoreState(TW_OPEN);
 8008088:	2007      	movs	r0, #7
 800808a:	f7ff fce5 	bl	8007a58 <appSetCoreState>
}
 800808e:	bf00      	nop
 8008090:	3708      	adds	r7, #8
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}

08008096 <twMinimumModulusSecs>:

// Compute the minimum modulus allowed
uint32_t twMinimumModulusSecs()
{
 8008096:	b480      	push	{r7}
 8008098:	b083      	sub	sp, #12
 800809a:	af00      	add	r7, sp, #0
    uint32_t minmod = 0;
 800809c:	2300      	movs	r3, #0
 800809e:	607b      	str	r3, [r7, #4]
    if (TW_LBT_PERIOD_MS != 0) {
        minmod = ((TW_LBT_PERIOD_MS*2)/1000)+1;
 80080a0:	2303      	movs	r3, #3
 80080a2:	607b      	str	r3, [r7, #4]
    }
    minmod += RADIO_TIME_WINDOW_SECS;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	3311      	adds	r3, #17
 80080a8:	607b      	str	r3, [r7, #4]
    return minmod;
 80080aa:	687b      	ldr	r3, [r7, #4]
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	370c      	adds	r7, #12
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bc80      	pop	{r7}
 80080b4:	4770      	bx	lr
	...

080080b8 <appTransmitWindowWaitMaxSecs>:

// Compute the worst-case expected wait for a transmit window to occur
uint32_t appTransmitWindowWaitMaxSecs()
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	af00      	add	r7, sp, #0
    // Modulus hasn't been received yet, use a very liberal timeout
    if (!NoteTimeValidST()) {
 80080bc:	f7fd fc98 	bl	80059f0 <NoteTimeValidST>
 80080c0:	4603      	mov	r3, r0
 80080c2:	f083 0301 	eor.w	r3, r3, #1
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d002      	beq.n	80080d2 <appTransmitWindowWaitMaxSecs+0x1a>
        return 600;
 80080cc:	f44f 7316 	mov.w	r3, #600	; 0x258
 80080d0:	e010      	b.n	80080f4 <appTransmitWindowWaitMaxSecs+0x3c>
    }
    // Use modulus
    if (TWModulusSecs < twMinimumModulusSecs()) {
 80080d2:	f7ff ffe0 	bl	8008096 <twMinimumModulusSecs>
 80080d6:	4602      	mov	r2, r0
 80080d8:	4b07      	ldr	r3, [pc, #28]	; (80080f8 <appTransmitWindowWaitMaxSecs+0x40>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	429a      	cmp	r2, r3
 80080de:	d904      	bls.n	80080ea <appTransmitWindowWaitMaxSecs+0x32>
        TWModulusSecs = twMinimumModulusSecs();
 80080e0:	f7ff ffd9 	bl	8008096 <twMinimumModulusSecs>
 80080e4:	4603      	mov	r3, r0
 80080e6:	4a04      	ldr	r2, [pc, #16]	; (80080f8 <appTransmitWindowWaitMaxSecs+0x40>)
 80080e8:	6013      	str	r3, [r2, #0]
    }
    return TWModulusSecs * 3;
 80080ea:	4b03      	ldr	r3, [pc, #12]	; (80080f8 <appTransmitWindowWaitMaxSecs+0x40>)
 80080ec:	681a      	ldr	r2, [r3, #0]
 80080ee:	4613      	mov	r3, r2
 80080f0:	005b      	lsls	r3, r3, #1
 80080f2:	4413      	add	r3, r2
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	bd80      	pop	{r7, pc}
 80080f8:	200003dc 	.word	0x200003dc

080080fc <appNextTransmitWindowDueSecs>:

// Compute the next transmit window and its expiration
uint32_t appNextTransmitWindowDueSecs()
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b088      	sub	sp, #32
 8008100:	af02      	add	r7, sp, #8
    uint32_t now = NoteTimeST();
 8008102:	f7fd fcff 	bl	8005b04 <NoteTimeST>
 8008106:	6138      	str	r0, [r7, #16]

    // Make sure the modulus and other params are within range
    if (!NoteTimeValidST() && !MX_DBG_Active() && twSlotBeginsTime == 0) {
 8008108:	f7fd fc72 	bl	80059f0 <NoteTimeValidST>
 800810c:	4603      	mov	r3, r0
 800810e:	f083 0301 	eor.w	r3, r3, #1
 8008112:	b2db      	uxtb	r3, r3
 8008114:	2b00      	cmp	r3, #0
 8008116:	d034      	beq.n	8008182 <appNextTransmitWindowDueSecs+0x86>
 8008118:	f008 f996 	bl	8010448 <MX_DBG_Active>
 800811c:	4603      	mov	r3, r0
 800811e:	f083 0301 	eor.w	r3, r3, #1
 8008122:	b2db      	uxtb	r3, r3
 8008124:	2b00      	cmp	r3, #0
 8008126:	d02c      	beq.n	8008182 <appNextTransmitWindowDueSecs+0x86>
 8008128:	4b78      	ldr	r3, [pc, #480]	; (800830c <appNextTransmitWindowDueSecs+0x210>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d128      	bne.n	8008182 <appNextTransmitWindowDueSecs+0x86>

        // If the time is not valid, it means that we don't have a slot assigned yet.
        // When all devices awaken after a power failure, they'll all appear in slot 0
        // and collide.  This algorithm potentially steps into successive slots, but
        // it helps the startup case immensely.
        MX_RNG_Init();
 8008130:	f009 f83a 	bl	80111a8 <MX_RNG_Init>
        TWModulusSecs = twMinimumModulusSecs();
 8008134:	f7ff ffaf 	bl	8008096 <twMinimumModulusSecs>
 8008138:	4603      	mov	r3, r0
 800813a:	4a75      	ldr	r2, [pc, #468]	; (8008310 <appNextTransmitWindowDueSecs+0x214>)
 800813c:	6013      	str	r3, [r2, #0]
        twSlotBeginsTime = now + (MX_RNG_Get() % 180);
 800813e:	f009 f849 	bl	80111d4 <MX_RNG_Get>
 8008142:	4602      	mov	r2, r0
 8008144:	0893      	lsrs	r3, r2, #2
 8008146:	4973      	ldr	r1, [pc, #460]	; (8008314 <appNextTransmitWindowDueSecs+0x218>)
 8008148:	fba1 1303 	umull	r1, r3, r1, r3
 800814c:	089b      	lsrs	r3, r3, #2
 800814e:	21b4      	movs	r1, #180	; 0xb4
 8008150:	fb01 f303 	mul.w	r3, r1, r3
 8008154:	1ad3      	subs	r3, r2, r3
 8008156:	693a      	ldr	r2, [r7, #16]
 8008158:	4413      	add	r3, r2
 800815a:	4a6c      	ldr	r2, [pc, #432]	; (800830c <appNextTransmitWindowDueSecs+0x210>)
 800815c:	6013      	str	r3, [r2, #0]
        twSlotExpiresTime = twSlotBeginsTime + 120;
 800815e:	4b6b      	ldr	r3, [pc, #428]	; (800830c <appNextTransmitWindowDueSecs+0x210>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	3378      	adds	r3, #120	; 0x78
 8008164:	4a6c      	ldr	r2, [pc, #432]	; (8008318 <appNextTransmitWindowDueSecs+0x21c>)
 8008166:	6013      	str	r3, [r2, #0]
        MX_RNG_DeInit();
 8008168:	f009 f84a 	bl	8011200 <MX_RNG_DeInit>
        APP_PRINTF("%s (using random time window until assigned by gateway)\r\n", tracePeer());
 800816c:	f007 fd0c 	bl	800fb88 <tracePeer>
 8008170:	4603      	mov	r3, r0
 8008172:	9300      	str	r3, [sp, #0]
 8008174:	4b69      	ldr	r3, [pc, #420]	; (800831c <appNextTransmitWindowDueSecs+0x220>)
 8008176:	2200      	movs	r2, #0
 8008178:	2100      	movs	r1, #0
 800817a:	2001      	movs	r0, #1
 800817c:	f018 fda8 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 8008180:	e027      	b.n	80081d2 <appNextTransmitWindowDueSecs+0xd6>

    } else {

        // Keep things within legal bounds so that we can transmit
        if (TWModulusSecs < twMinimumModulusSecs()) {
 8008182:	f7ff ff88 	bl	8008096 <twMinimumModulusSecs>
 8008186:	4602      	mov	r2, r0
 8008188:	4b61      	ldr	r3, [pc, #388]	; (8008310 <appNextTransmitWindowDueSecs+0x214>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	429a      	cmp	r2, r3
 800818e:	d904      	bls.n	800819a <appNextTransmitWindowDueSecs+0x9e>
            TWModulusSecs = twMinimumModulusSecs();
 8008190:	f7ff ff81 	bl	8008096 <twMinimumModulusSecs>
 8008194:	4603      	mov	r3, r0
 8008196:	4a5e      	ldr	r2, [pc, #376]	; (8008310 <appNextTransmitWindowDueSecs+0x214>)
 8008198:	6013      	str	r3, [r2, #0]
        }
        if (TWSlotBeginsSecs >= TWModulusSecs) {
 800819a:	4b61      	ldr	r3, [pc, #388]	; (8008320 <appNextTransmitWindowDueSecs+0x224>)
 800819c:	881b      	ldrh	r3, [r3, #0]
 800819e:	461a      	mov	r2, r3
 80081a0:	4b5b      	ldr	r3, [pc, #364]	; (8008310 <appNextTransmitWindowDueSecs+0x214>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d302      	bcc.n	80081ae <appNextTransmitWindowDueSecs+0xb2>
            TWSlotBeginsSecs = 0;
 80081a8:	4b5d      	ldr	r3, [pc, #372]	; (8008320 <appNextTransmitWindowDueSecs+0x224>)
 80081aa:	2200      	movs	r2, #0
 80081ac:	801a      	strh	r2, [r3, #0]
        }
        if (TWSlotEndsSecs >= TWModulusSecs || TWSlotEndsSecs <= TWSlotBeginsSecs) {
 80081ae:	4b5d      	ldr	r3, [pc, #372]	; (8008324 <appNextTransmitWindowDueSecs+0x228>)
 80081b0:	881b      	ldrh	r3, [r3, #0]
 80081b2:	461a      	mov	r2, r3
 80081b4:	4b56      	ldr	r3, [pc, #344]	; (8008310 <appNextTransmitWindowDueSecs+0x214>)
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	429a      	cmp	r2, r3
 80081ba:	d205      	bcs.n	80081c8 <appNextTransmitWindowDueSecs+0xcc>
 80081bc:	4b59      	ldr	r3, [pc, #356]	; (8008324 <appNextTransmitWindowDueSecs+0x228>)
 80081be:	881a      	ldrh	r2, [r3, #0]
 80081c0:	4b57      	ldr	r3, [pc, #348]	; (8008320 <appNextTransmitWindowDueSecs+0x224>)
 80081c2:	881b      	ldrh	r3, [r3, #0]
 80081c4:	429a      	cmp	r2, r3
 80081c6:	d804      	bhi.n	80081d2 <appNextTransmitWindowDueSecs+0xd6>
            TWSlotEndsSecs = TWModulusSecs;
 80081c8:	4b51      	ldr	r3, [pc, #324]	; (8008310 <appNextTransmitWindowDueSecs+0x214>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	b29a      	uxth	r2, r3
 80081ce:	4b55      	ldr	r3, [pc, #340]	; (8008324 <appNextTransmitWindowDueSecs+0x228>)
 80081d0:	801a      	strh	r2, [r3, #0]
        }

    }

    // Compute number of seconds until the next period
    if (!NoteTimeValidST()) {
 80081d2:	f7fd fc0d 	bl	80059f0 <NoteTimeValidST>
 80081d6:	4603      	mov	r3, r0
 80081d8:	f083 0301 	eor.w	r3, r3, #1
 80081dc:	b2db      	uxtb	r3, r3
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d016      	beq.n	8008210 <appNextTransmitWindowDueSecs+0x114>

        TWSlotBeginsSecs = 0;
 80081e2:	4b4f      	ldr	r3, [pc, #316]	; (8008320 <appNextTransmitWindowDueSecs+0x224>)
 80081e4:	2200      	movs	r2, #0
 80081e6:	801a      	strh	r2, [r3, #0]
        TWSlotEndsSecs = TWModulusSecs;
 80081e8:	4b49      	ldr	r3, [pc, #292]	; (8008310 <appNextTransmitWindowDueSecs+0x214>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	b29a      	uxth	r2, r3
 80081ee:	4b4d      	ldr	r3, [pc, #308]	; (8008324 <appNextTransmitWindowDueSecs+0x228>)
 80081f0:	801a      	strh	r2, [r3, #0]
        twSlotBeginsTime = now;
 80081f2:	4a46      	ldr	r2, [pc, #280]	; (800830c <appNextTransmitWindowDueSecs+0x210>)
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	6013      	str	r3, [r2, #0]
        twSlotExpiresTime = twSlotBeginsTime + TWSlotEndsSecs;
 80081f8:	4b4a      	ldr	r3, [pc, #296]	; (8008324 <appNextTransmitWindowDueSecs+0x228>)
 80081fa:	881b      	ldrh	r3, [r3, #0]
 80081fc:	461a      	mov	r2, r3
 80081fe:	4b43      	ldr	r3, [pc, #268]	; (800830c <appNextTransmitWindowDueSecs+0x210>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4413      	add	r3, r2
 8008204:	4a44      	ldr	r2, [pc, #272]	; (8008318 <appNextTransmitWindowDueSecs+0x21c>)
 8008206:	6013      	str	r3, [r2, #0]
        twSlotExpiresTimeWasValid = false;
 8008208:	4b47      	ldr	r3, [pc, #284]	; (8008328 <appNextTransmitWindowDueSecs+0x22c>)
 800820a:	2200      	movs	r2, #0
 800820c:	701a      	strb	r2, [r3, #0]
 800820e:	e06c      	b.n	80082ea <appNextTransmitWindowDueSecs+0x1ee>
#endif

        // Without an offset, all modules everywhere would be aligned to Unix epoch time 0.
        // This changes the calculations such that all modules for a given gateway are aligned
        // to a random value associated with that gateway.
        uint32_t windowRelativeNowTime = now - TWModulusOffsetSecs;
 8008210:	4b46      	ldr	r3, [pc, #280]	; (800832c <appNextTransmitWindowDueSecs+0x230>)
 8008212:	881b      	ldrh	r3, [r3, #0]
 8008214:	461a      	mov	r2, r3
 8008216:	693b      	ldr	r3, [r7, #16]
 8008218:	1a9b      	subs	r3, r3, r2
 800821a:	60fb      	str	r3, [r7, #12]

        // Compute the number of seconds until the prev and next slot, modulus those secs
        uint32_t thisWindowBeginTime = (windowRelativeNowTime / TWModulusSecs) * TWModulusSecs;
 800821c:	4b3c      	ldr	r3, [pc, #240]	; (8008310 <appNextTransmitWindowDueSecs+0x214>)
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	68fa      	ldr	r2, [r7, #12]
 8008222:	fbb2 f3f3 	udiv	r3, r2, r3
 8008226:	4a3a      	ldr	r2, [pc, #232]	; (8008310 <appNextTransmitWindowDueSecs+0x214>)
 8008228:	6812      	ldr	r2, [r2, #0]
 800822a:	fb02 f303 	mul.w	r3, r2, r3
 800822e:	60bb      	str	r3, [r7, #8]
        uint32_t nextWindowBeginTime = ((windowRelativeNowTime / TWModulusSecs) + 1) * TWModulusSecs;
 8008230:	4b37      	ldr	r3, [pc, #220]	; (8008310 <appNextTransmitWindowDueSecs+0x214>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	68fa      	ldr	r2, [r7, #12]
 8008236:	fbb2 f3f3 	udiv	r3, r2, r3
 800823a:	3301      	adds	r3, #1
 800823c:	4a34      	ldr	r2, [pc, #208]	; (8008310 <appNextTransmitWindowDueSecs+0x214>)
 800823e:	6812      	ldr	r2, [r2, #0]
 8008240:	fb02 f303 	mul.w	r3, r2, r3
 8008244:	607b      	str	r3, [r7, #4]

        // Adjust the slot begin based upon whether or not we've been encountering errors by
        // scheduling within the slot.  If there are multiple sensors that are misaligned because of
        // the dynamic change of modulus, this helps get them moving again by adjusting one
        // of them to get them out of sync.
        uint16_t slotBeginsSecs = TWSlotBeginsSecs;
 8008246:	4b36      	ldr	r3, [pc, #216]	; (8008320 <appNextTransmitWindowDueSecs+0x224>)
 8008248:	881b      	ldrh	r3, [r3, #0]
 800824a:	82fb      	strh	r3, [r7, #22]
        if (TWSlotBeginsTweak) {
 800824c:	4b38      	ldr	r3, [pc, #224]	; (8008330 <appNextTransmitWindowDueSecs+0x234>)
 800824e:	781b      	ldrb	r3, [r3, #0]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d00f      	beq.n	8008274 <appNextTransmitWindowDueSecs+0x178>
            TWSlotBeginsTweak = false;
 8008254:	4b36      	ldr	r3, [pc, #216]	; (8008330 <appNextTransmitWindowDueSecs+0x234>)
 8008256:	2200      	movs	r2, #0
 8008258:	701a      	strb	r2, [r3, #0]
            slotBeginsSecs += (TWSlotEndsSecs - TWSlotBeginsSecs) / 2;
 800825a:	4b32      	ldr	r3, [pc, #200]	; (8008324 <appNextTransmitWindowDueSecs+0x228>)
 800825c:	881b      	ldrh	r3, [r3, #0]
 800825e:	461a      	mov	r2, r3
 8008260:	4b2f      	ldr	r3, [pc, #188]	; (8008320 <appNextTransmitWindowDueSecs+0x224>)
 8008262:	881b      	ldrh	r3, [r3, #0]
 8008264:	1ad3      	subs	r3, r2, r3
 8008266:	0fda      	lsrs	r2, r3, #31
 8008268:	4413      	add	r3, r2
 800826a:	105b      	asrs	r3, r3, #1
 800826c:	b29a      	uxth	r2, r3
 800826e:	8afb      	ldrh	r3, [r7, #22]
 8008270:	4413      	add	r3, r2
 8008272:	82fb      	strh	r3, [r7, #22]
        }

        // If we're within the first 3 seconds of the current slot, the time is NOW
        if (windowRelativeNowTime < thisWindowBeginTime + (slotBeginsSecs + 3)) {
 8008274:	8afa      	ldrh	r2, [r7, #22]
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	4413      	add	r3, r2
 800827a:	3303      	adds	r3, #3
 800827c:	68fa      	ldr	r2, [r7, #12]
 800827e:	429a      	cmp	r2, r3
 8008280:	d214      	bcs.n	80082ac <appNextTransmitWindowDueSecs+0x1b0>
            twSlotBeginsTime = now + ((thisWindowBeginTime + slotBeginsSecs) - windowRelativeNowTime);
 8008282:	8afa      	ldrh	r2, [r7, #22]
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	441a      	add	r2, r3
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	1ad2      	subs	r2, r2, r3
 800828c:	693b      	ldr	r3, [r7, #16]
 800828e:	4413      	add	r3, r2
 8008290:	4a1e      	ldr	r2, [pc, #120]	; (800830c <appNextTransmitWindowDueSecs+0x210>)
 8008292:	6013      	str	r3, [r2, #0]
            twSlotExpiresTime = now + ((thisWindowBeginTime + TWSlotEndsSecs) - windowRelativeNowTime);
 8008294:	4b23      	ldr	r3, [pc, #140]	; (8008324 <appNextTransmitWindowDueSecs+0x228>)
 8008296:	881b      	ldrh	r3, [r3, #0]
 8008298:	461a      	mov	r2, r3
 800829a:	68bb      	ldr	r3, [r7, #8]
 800829c:	441a      	add	r2, r3
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	1ad2      	subs	r2, r2, r3
 80082a2:	693b      	ldr	r3, [r7, #16]
 80082a4:	4413      	add	r3, r2
 80082a6:	4a1c      	ldr	r2, [pc, #112]	; (8008318 <appNextTransmitWindowDueSecs+0x21c>)
 80082a8:	6013      	str	r3, [r2, #0]
 80082aa:	e013      	b.n	80082d4 <appNextTransmitWindowDueSecs+0x1d8>
#ifdef TW_TRACE
            APP_PRINTF("%s absolute now:%d THIS slotBegin:%d slotEnd:%d\r\n",
                       tracePeer(), now, twSlotBeginsTime, twSlotExpiresTime);
#endif
        } else {
            twSlotBeginsTime = now + ((nextWindowBeginTime + slotBeginsSecs) - windowRelativeNowTime);
 80082ac:	8afa      	ldrh	r2, [r7, #22]
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	441a      	add	r2, r3
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	1ad2      	subs	r2, r2, r3
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	4413      	add	r3, r2
 80082ba:	4a14      	ldr	r2, [pc, #80]	; (800830c <appNextTransmitWindowDueSecs+0x210>)
 80082bc:	6013      	str	r3, [r2, #0]
            twSlotExpiresTime = now + ((nextWindowBeginTime + TWSlotEndsSecs) - windowRelativeNowTime);
 80082be:	4b19      	ldr	r3, [pc, #100]	; (8008324 <appNextTransmitWindowDueSecs+0x228>)
 80082c0:	881b      	ldrh	r3, [r3, #0]
 80082c2:	461a      	mov	r2, r3
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	441a      	add	r2, r3
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	1ad2      	subs	r2, r2, r3
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	4413      	add	r3, r2
 80082d0:	4a11      	ldr	r2, [pc, #68]	; (8008318 <appNextTransmitWindowDueSecs+0x21c>)
 80082d2:	6013      	str	r3, [r2, #0]
            APP_PRINTF("%s absolute now:%d next slotBegin:%d slotEnd:%d\r\n",
                       tracePeer(), now, twSlotBeginsTime, twSlotExpiresTime);
#endif
        }

        if (twSlotBeginsTime < now) {
 80082d4:	4b0d      	ldr	r3, [pc, #52]	; (800830c <appNextTransmitWindowDueSecs+0x210>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	693a      	ldr	r2, [r7, #16]
 80082da:	429a      	cmp	r2, r3
 80082dc:	d902      	bls.n	80082e4 <appNextTransmitWindowDueSecs+0x1e8>
            twSlotBeginsTime = now;
 80082de:	4a0b      	ldr	r2, [pc, #44]	; (800830c <appNextTransmitWindowDueSecs+0x210>)
 80082e0:	693b      	ldr	r3, [r7, #16]
 80082e2:	6013      	str	r3, [r2, #0]
        }
        twSlotExpiresTimeWasValid = false;
 80082e4:	4b10      	ldr	r3, [pc, #64]	; (8008328 <appNextTransmitWindowDueSecs+0x22c>)
 80082e6:	2200      	movs	r2, #0
 80082e8:	701a      	strb	r2, [r3, #0]

    }

    // If an override for a manual ping, do it now
    if (twForceIgnore) {
 80082ea:	4b12      	ldr	r3, [pc, #72]	; (8008334 <appNextTransmitWindowDueSecs+0x238>)
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d004      	beq.n	80082fc <appNextTransmitWindowDueSecs+0x200>
        twForceIgnore = false;
 80082f2:	4b10      	ldr	r3, [pc, #64]	; (8008334 <appNextTransmitWindowDueSecs+0x238>)
 80082f4:	2200      	movs	r2, #0
 80082f6:	701a      	strb	r2, [r3, #0]
        return 1;
 80082f8:	2301      	movs	r3, #1
 80082fa:	e003      	b.n	8008304 <appNextTransmitWindowDueSecs+0x208>
    }


    // Done
    return (twSlotBeginsTime - now);
 80082fc:	4b03      	ldr	r3, [pc, #12]	; (800830c <appNextTransmitWindowDueSecs+0x210>)
 80082fe:	681a      	ldr	r2, [r3, #0]
 8008300:	693b      	ldr	r3, [r7, #16]
 8008302:	1ad3      	subs	r3, r2, r3

}
 8008304:	4618      	mov	r0, r3
 8008306:	3718      	adds	r7, #24
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}
 800830c:	2000196c 	.word	0x2000196c
 8008310:	200003dc 	.word	0x200003dc
 8008314:	16c16c17 	.word	0x16c16c17
 8008318:	20001964 	.word	0x20001964
 800831c:	08022d88 	.word	0x08022d88
 8008320:	200003e2 	.word	0x200003e2
 8008324:	200003e6 	.word	0x200003e6
 8008328:	20001a68 	.word	0x20001a68
 800832c:	200003e0 	.word	0x200003e0
 8008330:	200003e4 	.word	0x200003e4
 8008334:	200003ea 	.word	0x200003ea

08008338 <lbtListenBeforeTalk>:

// Listen if the number of LBT retries hasn't exceeded a crazy number
bool lbtListenBeforeTalk()
{
 8008338:	b580      	push	{r7, lr}
 800833a:	af00      	add	r7, sp, #0

    // If retries are exhausted, give up and let caller deal with it
    if (twLBTRetriesRemaining == 0 || TWListenBeforeTalkMs == 0) {
 800833c:	4b1d      	ldr	r3, [pc, #116]	; (80083b4 <lbtListenBeforeTalk+0x7c>)
 800833e:	881b      	ldrh	r3, [r3, #0]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d003      	beq.n	800834c <lbtListenBeforeTalk+0x14>
 8008344:	4b1c      	ldr	r3, [pc, #112]	; (80083b8 <lbtListenBeforeTalk+0x80>)
 8008346:	881b      	ldrh	r3, [r3, #0]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d104      	bne.n	8008356 <lbtListenBeforeTalk+0x1e>
        ListenPhaseBeforeTalk = false;
 800834c:	4b1b      	ldr	r3, [pc, #108]	; (80083bc <lbtListenBeforeTalk+0x84>)
 800834e:	2200      	movs	r2, #0
 8008350:	701a      	strb	r2, [r3, #0]
        return false;
 8008352:	2300      	movs	r3, #0
 8008354:	e02c      	b.n	80083b0 <lbtListenBeforeTalk+0x78>
    }
    twLBTRetriesRemaining--;
 8008356:	4b17      	ldr	r3, [pc, #92]	; (80083b4 <lbtListenBeforeTalk+0x7c>)
 8008358:	881b      	ldrh	r3, [r3, #0]
 800835a:	3b01      	subs	r3, #1
 800835c:	b29a      	uxth	r2, r3
 800835e:	4b15      	ldr	r3, [pc, #84]	; (80083b4 <lbtListenBeforeTalk+0x7c>)
 8008360:	801a      	strh	r2, [r3, #0]

    // Listen before talk
    memset(&wireReceivedCarrier, 0, sizeof(wireReceivedCarrier));
 8008362:	22ec      	movs	r2, #236	; 0xec
 8008364:	2100      	movs	r1, #0
 8008366:	4816      	ldr	r0, [pc, #88]	; (80083c0 <lbtListenBeforeTalk+0x88>)
 8008368:	f019 fee4 	bl	8022134 <memset>
    memset(&wireReceived, 0, sizeof(wireReceived));
 800836c:	22d0      	movs	r2, #208	; 0xd0
 800836e:	2100      	movs	r1, #0
 8008370:	4814      	ldr	r0, [pc, #80]	; (80083c4 <lbtListenBeforeTalk+0x8c>)
 8008372:	f019 fedf 	bl	8022134 <memset>
    ledIndicateReceiveInProgress(true);
 8008376:	2001      	movs	r0, #1
 8008378:	f005 fc46 	bl	800dc08 <ledIndicateReceiveInProgress>
    ledIndicateTransmitInProgress(true);
 800837c:	2001      	movs	r0, #1
 800837e:	f005 fc67 	bl	800dc50 <ledIndicateTransmitInProgress>
    radioSetChannel();
 8008382:	f006 fbe1 	bl	800eb48 <radioSetChannel>
    ListenPhaseBeforeTalk = true;
 8008386:	4b0d      	ldr	r3, [pc, #52]	; (80083bc <lbtListenBeforeTalk+0x84>)
 8008388:	2201      	movs	r2, #1
 800838a:	701a      	strb	r2, [r3, #0]
    if (TWListenBeforeTalkMs < TW_LBT_PERIOD_MS) {
 800838c:	4b0a      	ldr	r3, [pc, #40]	; (80083b8 <lbtListenBeforeTalk+0x80>)
 800838e:	881b      	ldrh	r3, [r3, #0]
 8008390:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008394:	d203      	bcs.n	800839e <lbtListenBeforeTalk+0x66>
        TWListenBeforeTalkMs = TW_LBT_PERIOD_MS;
 8008396:	4b08      	ldr	r3, [pc, #32]	; (80083b8 <lbtListenBeforeTalk+0x80>)
 8008398:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800839c:	801a      	strh	r2, [r3, #0]
    }
    radioRx(TWListenBeforeTalkMs);
 800839e:	4b06      	ldr	r3, [pc, #24]	; (80083b8 <lbtListenBeforeTalk+0x80>)
 80083a0:	881b      	ldrh	r3, [r3, #0]
 80083a2:	4618      	mov	r0, r3
 80083a4:	f006 fbea 	bl	800eb7c <radioRx>
    appSetCoreState(LOWPOWER);
 80083a8:	2001      	movs	r0, #1
 80083aa:	f7ff fb55 	bl	8007a58 <appSetCoreState>

    return true;
 80083ae:	2301      	movs	r3, #1

}
 80083b0:	4618      	mov	r0, r3
 80083b2:	bd80      	pop	{r7, pc}
 80083b4:	20001764 	.word	0x20001764
 80083b8:	200003e8 	.word	0x200003e8
 80083bc:	2000034c 	.word	0x2000034c
 80083c0:	2000176c 	.word	0x2000176c
 80083c4:	20001a7c 	.word	0x20001a7c

080083c8 <lbtTalk>:

// Talk after a successful listen
void lbtTalk()
{
 80083c8:	b580      	push	{r7, lr}
 80083ca:	af00      	add	r7, sp, #0
#if TRANSMIT_SIZE_TEST
    APP_PRINTF("%s send(%d)\r\n", tracePeer(), sentMessageCarrierLen);
#endif
    ledIndicateTransmitInProgress(true);
 80083cc:	2001      	movs	r0, #1
 80083ce:	f005 fc3f 	bl	800dc50 <ledIndicateTransmitInProgress>
    if (!appIsGateway) {
 80083d2:	4b12      	ldr	r3, [pc, #72]	; (800841c <lbtTalk+0x54>)
 80083d4:	781b      	ldrb	r3, [r3, #0]
 80083d6:	f083 0301 	eor.w	r3, r3, #1
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d001      	beq.n	80083e4 <lbtTalk+0x1c>
        atpGatewayMessageSent();
 80083e0:	f003 fa6c 	bl	800b8bc <atpGatewayMessageSent>
    }
    radioSetChannel();
 80083e4:	f006 fbb0 	bl	800eb48 <radioSetChannel>
    HAL_Delay(radioWakeupRequiredMs());
 80083e8:	f006 fbbc 	bl	800eb64 <radioWakeupRequiredMs>
 80083ec:	4603      	mov	r3, r0
 80083ee:	4618      	mov	r0, r3
 80083f0:	f00a fbc3 	bl	8012b7a <HAL_Delay>
    sentMessageMs = TIMER_IF_GetTimeMs();
 80083f4:	f00a fb2e 	bl	8012a54 <TIMER_IF_GetTimeMs>
 80083f8:	4602      	mov	r2, r0
 80083fa:	460b      	mov	r3, r1
 80083fc:	4908      	ldr	r1, [pc, #32]	; (8008420 <lbtTalk+0x58>)
 80083fe:	e9c1 2300 	strd	r2, r3, [r1]
    radioTx((uint8_t *)&sentMessageCarrier, sentMessageCarrierLen);
 8008402:	4b08      	ldr	r3, [pc, #32]	; (8008424 <lbtTalk+0x5c>)
 8008404:	881b      	ldrh	r3, [r3, #0]
 8008406:	b2db      	uxtb	r3, r3
 8008408:	4619      	mov	r1, r3
 800840a:	4807      	ldr	r0, [pc, #28]	; (8008428 <lbtTalk+0x60>)
 800840c:	f006 fbcc 	bl	800eba8 <radioTx>
    appSetCoreState(LOWPOWER);
 8008410:	2001      	movs	r0, #1
 8008412:	f7ff fb21 	bl	8007a58 <appSetCoreState>
}
 8008416:	bf00      	nop
 8008418:	bd80      	pop	{r7, pc}
 800841a:	bf00      	nop
 800841c:	20000aaf 	.word	0x20000aaf
 8008420:	20001a70 	.word	0x20001a70
 8008424:	20001b4c 	.word	0x20001b4c
 8008428:	20001978 	.word	0x20001978

0800842c <sensorSendReqToGateway>:
    twForceIgnore = true;
}

// Send a request to the gateway
void sensorSendReqToGateway(J *req, bool responseRequested)
{
 800842c:	b590      	push	{r4, r7, lr}
 800842e:	b087      	sub	sp, #28
 8008430:	af02      	add	r7, sp, #8
 8008432:	6078      	str	r0, [r7, #4]
 8008434:	460b      	mov	r3, r1
 8008436:	70fb      	strb	r3, [r7, #3]

    // Show the request ID
    APP_PRINTF("%s %s\r\n", tracePeer(), JGetString(req, "req"));
 8008438:	f007 fba6 	bl	800fb88 <tracePeer>
 800843c:	4604      	mov	r4, r0
 800843e:	4916      	ldr	r1, [pc, #88]	; (8008498 <sensorSendReqToGateway+0x6c>)
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f7fc fa21 	bl	8004888 <JGetString>
 8008446:	4603      	mov	r3, r0
 8008448:	9301      	str	r3, [sp, #4]
 800844a:	9400      	str	r4, [sp, #0]
 800844c:	4b13      	ldr	r3, [pc, #76]	; (800849c <sensorSendReqToGateway+0x70>)
 800844e:	2200      	movs	r2, #0
 8008450:	2100      	movs	r1, #0
 8008452:	2001      	movs	r0, #1
 8008454:	f018 fc3c 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>

    // Convert it to JSON and send it
    uint8_t *reqJSON = (uint8_t *) JConvertToJSONString(req);
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f7fb fa0d 	bl	8003878 <JPrintUnformatted>
 800845e:	60f8      	str	r0, [r7, #12]
    uint32_t reqJSONLen = strlen((char *)reqJSON);
 8008460:	68f8      	ldr	r0, [r7, #12]
 8008462:	f7f8 fdf7 	bl	8001054 <strlen>
 8008466:	60b8      	str	r0, [r7, #8]

    // Delete the request now that it's converted
    JDelete(req);
 8008468:	6878      	ldr	r0, [r7, #4]
 800846a:	f7fa fa2c 	bl	80028c6 <JDelete>

    // Send it to the gateway
    if (reqJSON == NULL) {
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d106      	bne.n	8008482 <sensorSendReqToGateway+0x56>
        sensorSendToGateway(false, NULL, 0, false);
 8008474:	2300      	movs	r3, #0
 8008476:	2200      	movs	r2, #0
 8008478:	2100      	movs	r1, #0
 800847a:	2000      	movs	r0, #0
 800847c:	f000 f810 	bl	80084a0 <sensorSendToGateway>
    } else {
        sensorSendToGateway(responseRequested, reqJSON, reqJSONLen, true);
    }

}
 8008480:	e005      	b.n	800848e <sensorSendReqToGateway+0x62>
        sensorSendToGateway(responseRequested, reqJSON, reqJSONLen, true);
 8008482:	78f8      	ldrb	r0, [r7, #3]
 8008484:	2301      	movs	r3, #1
 8008486:	68ba      	ldr	r2, [r7, #8]
 8008488:	68f9      	ldr	r1, [r7, #12]
 800848a:	f000 f809 	bl	80084a0 <sensorSendToGateway>
}
 800848e:	bf00      	nop
 8008490:	3714      	adds	r7, #20
 8008492:	46bd      	mov	sp, r7
 8008494:	bd90      	pop	{r4, r7, pc}
 8008496:	bf00      	nop
 8008498:	08022dc4 	.word	0x08022dc4
 800849c:	08022dc8 	.word	0x08022dc8

080084a0 <sensorSendToGateway>:

// Send a message to the gateway
void sensorSendToGateway(bool responseRequested, uint8_t *message, uint32_t length, bool dealloc)
{
 80084a0:	b580      	push	{r7, lr}
 80084a2:	b08c      	sub	sp, #48	; 0x30
 80084a4:	af06      	add	r7, sp, #24
 80084a6:	60b9      	str	r1, [r7, #8]
 80084a8:	607a      	str	r2, [r7, #4]
 80084aa:	461a      	mov	r2, r3
 80084ac:	4603      	mov	r3, r0
 80084ae:	73fb      	strb	r3, [r7, #15]
 80084b0:	4613      	mov	r3, r2
 80084b2:	73bb      	strb	r3, [r7, #14]

    // Update local voltage (which may be time-consuming so we do it before I/O)
#if (CURRENT_BOARD != BOARD_NUCLEO)
    batteryMillivolts = (uint16_t) (MX_ADC_A0_Voltage() * 1000.0);
 80084b4:	f008 fcce 	bl	8010e54 <MX_ADC_A0_Voltage>
 80084b8:	f04f 0200 	mov.w	r2, #0
 80084bc:	4b29      	ldr	r3, [pc, #164]	; (8008564 <sensorSendToGateway+0xc4>)
 80084be:	f7f8 ff8d 	bl	80013dc <__aeabi_dmul>
 80084c2:	4602      	mov	r2, r0
 80084c4:	460b      	mov	r3, r1
 80084c6:	4610      	mov	r0, r2
 80084c8:	4619      	mov	r1, r3
 80084ca:	f7f9 fa5f 	bl	800198c <__aeabi_d2uiz>
 80084ce:	4603      	mov	r3, r0
 80084d0:	b29a      	uxth	r2, r3
 80084d2:	4b25      	ldr	r3, [pc, #148]	; (8008568 <sensorSendToGateway+0xc8>)
 80084d4:	801a      	strh	r2, [r3, #0]
#endif

    // Initialize retries
    sensorSendRetriesRemaining = GATEWAY_REQUEST_FAILURE_RETRIES;
 80084d6:	4b25      	ldr	r3, [pc, #148]	; (800856c <sensorSendToGateway+0xcc>)
 80084d8:	2205      	movs	r2, #5
 80084da:	601a      	str	r2, [r3, #0]

    // Set sensor response state
    response.sendingRequest = true;
 80084dc:	4b24      	ldr	r3, [pc, #144]	; (8008570 <sensorSendToGateway+0xd0>)
 80084de:	2201      	movs	r2, #1
 80084e0:	701a      	strb	r2, [r3, #0]
    response.receivingResponse = false;
 80084e2:	4b23      	ldr	r3, [pc, #140]	; (8008570 <sensorSendToGateway+0xd0>)
 80084e4:	2200      	movs	r2, #0
 80084e6:	705a      	strb	r2, [r3, #1]
    response.responseRequired = responseRequested;
 80084e8:	4a21      	ldr	r2, [pc, #132]	; (8008570 <sensorSendToGateway+0xd0>)
 80084ea:	7bfb      	ldrb	r3, [r7, #15]
 80084ec:	7093      	strb	r3, [r2, #2]

    // Notify the sensor scheduler that we are sending a request
    schedSendingRequest(responseRequested);
 80084ee:	7bfb      	ldrb	r3, [r7, #15]
 80084f0:	4618      	mov	r0, r3
 80084f2:	f006 fd9f 	bl	800f034 <schedSendingRequest>

    // Assign the next request ID, which is used to determine packet loss
    uint32_t requestID = ++LastRequestID;
 80084f6:	4b1f      	ldr	r3, [pc, #124]	; (8008574 <sensorSendToGateway+0xd4>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	3301      	adds	r3, #1
 80084fc:	4a1d      	ldr	r2, [pc, #116]	; (8008574 <sensorSendToGateway+0xd4>)
 80084fe:	6013      	str	r3, [r2, #0]
 8008500:	4b1c      	ldr	r3, [pc, #112]	; (8008574 <sensorSendToGateway+0xd4>)
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	617b      	str	r3, [r7, #20]
    traceSetID("to", gatewayAddress, requestID);
 8008506:	697a      	ldr	r2, [r7, #20]
 8008508:	491b      	ldr	r1, [pc, #108]	; (8008578 <sensorSendToGateway+0xd8>)
 800850a:	481c      	ldr	r0, [pc, #112]	; (800857c <sensorSendToGateway+0xdc>)
 800850c:	f007 fb46 	bl	800fb9c <traceSetID>

    // Send it
    APP_PRINTF("%s sensor sending request (%d)\r\n", tracePeer(), length);
 8008510:	f007 fb3a 	bl	800fb88 <tracePeer>
 8008514:	4602      	mov	r2, r0
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	9301      	str	r3, [sp, #4]
 800851a:	9200      	str	r2, [sp, #0]
 800851c:	4b18      	ldr	r3, [pc, #96]	; (8008580 <sensorSendToGateway+0xe0>)
 800851e:	2200      	movs	r2, #0
 8008520:	2100      	movs	r1, #0
 8008522:	2001      	movs	r0, #1
 8008524:	f018 fbd4 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    sendToPeer(true, responseRequested ? MESSAGE_FLAG_RESPONSE : 0,
 8008528:	7bfb      	ldrb	r3, [r7, #15]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d001      	beq.n	8008532 <sensorSendToGateway+0x92>
 800852e:	2104      	movs	r1, #4
 8008530:	e000      	b.n	8008534 <sensorSendToGateway+0x94>
 8008532:	2100      	movs	r1, #0
 8008534:	4b13      	ldr	r3, [pc, #76]	; (8008584 <sensorSendToGateway+0xe4>)
 8008536:	f993 2000 	ldrsb.w	r2, [r3]
 800853a:	4b13      	ldr	r3, [pc, #76]	; (8008588 <sensorSendToGateway+0xe8>)
 800853c:	f993 0000 	ldrsb.w	r0, [r3]
 8008540:	7bbb      	ldrb	r3, [r7, #14]
 8008542:	9304      	str	r3, [sp, #16]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	9303      	str	r3, [sp, #12]
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	9302      	str	r3, [sp, #8]
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	9301      	str	r3, [sp, #4]
 8008550:	4b09      	ldr	r3, [pc, #36]	; (8008578 <sensorSendToGateway+0xd8>)
 8008552:	9300      	str	r3, [sp, #0]
 8008554:	4603      	mov	r3, r0
 8008556:	2001      	movs	r0, #1
 8008558:	f7ff fae8 	bl	8007b2c <sendToPeer>
               wireReceiveRSSI, wireReceiveSNR, gatewayAddress,
               requestID, message, length, dealloc);

}
 800855c:	bf00      	nop
 800855e:	3718      	adds	r7, #24
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}
 8008564:	408f4000 	.word	0x408f4000
 8008568:	200003d6 	.word	0x200003d6
 800856c:	20001768 	.word	0x20001768
 8008570:	20000a48 	.word	0x20000a48
 8008574:	20000350 	.word	0x20000350
 8008578:	20000378 	.word	0x20000378
 800857c:	08022dd0 	.word	0x08022dd0
 8008580:	08022dd4 	.word	0x08022dd4
 8008584:	20000d31 	.word	0x20000d31
 8008588:	20000d32 	.word	0x20000d32

0800858c <sensorResendToGateway>:

// Re-send a message to the gateway
bool sensorResendToGateway()
{
 800858c:	b590      	push	{r4, r7, lr}
 800858e:	b08b      	sub	sp, #44	; 0x2c
 8008590:	af06      	add	r7, sp, #24

    // Exit if we've exhausted retries
    if (sensorSendRetriesRemaining == 0) {
 8008592:	4b36      	ldr	r3, [pc, #216]	; (800866c <sensorResendToGateway+0xe0>)
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d101      	bne.n	800859e <sensorResendToGateway+0x12>
        return false;
 800859a:	2300      	movs	r3, #0
 800859c:	e062      	b.n	8008664 <sensorResendToGateway+0xd8>
    }
    sensorSendRetriesRemaining--;
 800859e:	4b33      	ldr	r3, [pc, #204]	; (800866c <sensorResendToGateway+0xe0>)
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	3b01      	subs	r3, #1
 80085a4:	4a31      	ldr	r2, [pc, #196]	; (800866c <sensorResendToGateway+0xe0>)
 80085a6:	6013      	str	r3, [r2, #0]

    // Set sensor response state
    bool responseRequested = (messageToSendFlags & MESSAGE_FLAG_RESPONSE) != 0;
 80085a8:	4b31      	ldr	r3, [pc, #196]	; (8008670 <sensorResendToGateway+0xe4>)
 80085aa:	781b      	ldrb	r3, [r3, #0]
 80085ac:	f003 0304 	and.w	r3, r3, #4
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	bf14      	ite	ne
 80085b4:	2301      	movne	r3, #1
 80085b6:	2300      	moveq	r3, #0
 80085b8:	73fb      	strb	r3, [r7, #15]
    response.responseRequired = responseRequested;
 80085ba:	4a2e      	ldr	r2, [pc, #184]	; (8008674 <sensorResendToGateway+0xe8>)
 80085bc:	7bfb      	ldrb	r3, [r7, #15]
 80085be:	7093      	strb	r3, [r2, #2]
    response.sendingRequest = true;
 80085c0:	4b2c      	ldr	r3, [pc, #176]	; (8008674 <sensorResendToGateway+0xe8>)
 80085c2:	2201      	movs	r2, #1
 80085c4:	701a      	strb	r2, [r3, #0]
    response.receivingResponse = false;
 80085c6:	4b2b      	ldr	r3, [pc, #172]	; (8008674 <sensorResendToGateway+0xe8>)
 80085c8:	2200      	movs	r2, #0
 80085ca:	705a      	strb	r2, [r3, #1]

    // Notify the sensor scheduler that we are sending a request
    schedSendingRequest(responseRequested);
 80085cc:	7bfb      	ldrb	r3, [r7, #15]
 80085ce:	4618      	mov	r0, r3
 80085d0:	f006 fd30 	bl	800f034 <schedSendingRequest>

    // Assign the next request ID, which is used to determine packet loss
    traceSetID("to", gatewayAddress, LastRequestID);
 80085d4:	4b28      	ldr	r3, [pc, #160]	; (8008678 <sensorResendToGateway+0xec>)
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	461a      	mov	r2, r3
 80085da:	4928      	ldr	r1, [pc, #160]	; (800867c <sensorResendToGateway+0xf0>)
 80085dc:	4828      	ldr	r0, [pc, #160]	; (8008680 <sensorResendToGateway+0xf4>)
 80085de:	f007 fadd 	bl	800fb9c <traceSetID>

    // Take back possession of this buffer so it isn't freed on entry to sendToPeer()
    uint8_t *sendData = messageToSendData;
 80085e2:	4b28      	ldr	r3, [pc, #160]	; (8008684 <sensorResendToGateway+0xf8>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	60bb      	str	r3, [r7, #8]
    uint32_t sendDataLen = messageToSendDataLen;
 80085e8:	4b27      	ldr	r3, [pc, #156]	; (8008688 <sensorResendToGateway+0xfc>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	607b      	str	r3, [r7, #4]
    bool sendDataDealloc = messageToSendDataDealloc;
 80085ee:	4b27      	ldr	r3, [pc, #156]	; (800868c <sensorResendToGateway+0x100>)
 80085f0:	781b      	ldrb	r3, [r3, #0]
 80085f2:	70fb      	strb	r3, [r7, #3]
    messageToSendData = NULL;
 80085f4:	4b23      	ldr	r3, [pc, #140]	; (8008684 <sensorResendToGateway+0xf8>)
 80085f6:	2200      	movs	r2, #0
 80085f8:	601a      	str	r2, [r3, #0]
    messageToSendDataLen = 0;
 80085fa:	4b23      	ldr	r3, [pc, #140]	; (8008688 <sensorResendToGateway+0xfc>)
 80085fc:	2200      	movs	r2, #0
 80085fe:	601a      	str	r2, [r3, #0]
    messageToSendDataDealloc = false;
 8008600:	4b22      	ldr	r3, [pc, #136]	; (800868c <sensorResendToGateway+0x100>)
 8008602:	2200      	movs	r2, #0
 8008604:	701a      	strb	r2, [r3, #0]

    // Before giving up, don't use the transmit window.  This is to prevent a case in
    // which this sensor's tw is invalidly synchronized with a different sensor's tw and
    // thus they repeatedly talk over one another.
    TWSlotBeginsTweak = (sensorSendRetriesRemaining <= (GATEWAY_REQUEST_FAILURE_RETRIES/2));
 8008606:	4b19      	ldr	r3, [pc, #100]	; (800866c <sensorResendToGateway+0xe0>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	2b02      	cmp	r3, #2
 800860c:	bf94      	ite	ls
 800860e:	2301      	movls	r3, #1
 8008610:	2300      	movhi	r3, #0
 8008612:	b2da      	uxtb	r2, r3
 8008614:	4b1e      	ldr	r3, [pc, #120]	; (8008690 <sensorResendToGateway+0x104>)
 8008616:	701a      	strb	r2, [r3, #0]

    // Send it
    APP_PRINTF("%s sensor re-sending request (retries remaining: %d)\r\n", tracePeer(), sensorSendRetriesRemaining);
 8008618:	f007 fab6 	bl	800fb88 <tracePeer>
 800861c:	4602      	mov	r2, r0
 800861e:	4b13      	ldr	r3, [pc, #76]	; (800866c <sensorResendToGateway+0xe0>)
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	9301      	str	r3, [sp, #4]
 8008624:	9200      	str	r2, [sp, #0]
 8008626:	4b1b      	ldr	r3, [pc, #108]	; (8008694 <sensorResendToGateway+0x108>)
 8008628:	2200      	movs	r2, #0
 800862a:	2100      	movs	r1, #0
 800862c:	2001      	movs	r0, #1
 800862e:	f018 fb4f 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    sendToPeer(true, messageToSendFlags,
 8008632:	4b0f      	ldr	r3, [pc, #60]	; (8008670 <sensorResendToGateway+0xe4>)
 8008634:	7819      	ldrb	r1, [r3, #0]
 8008636:	4b18      	ldr	r3, [pc, #96]	; (8008698 <sensorResendToGateway+0x10c>)
 8008638:	f993 0000 	ldrsb.w	r0, [r3]
 800863c:	4b17      	ldr	r3, [pc, #92]	; (800869c <sensorResendToGateway+0x110>)
 800863e:	f993 4000 	ldrsb.w	r4, [r3]
 8008642:	4b0d      	ldr	r3, [pc, #52]	; (8008678 <sensorResendToGateway+0xec>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	78fa      	ldrb	r2, [r7, #3]
 8008648:	9204      	str	r2, [sp, #16]
 800864a:	687a      	ldr	r2, [r7, #4]
 800864c:	9203      	str	r2, [sp, #12]
 800864e:	68ba      	ldr	r2, [r7, #8]
 8008650:	9202      	str	r2, [sp, #8]
 8008652:	9301      	str	r3, [sp, #4]
 8008654:	4b09      	ldr	r3, [pc, #36]	; (800867c <sensorResendToGateway+0xf0>)
 8008656:	9300      	str	r3, [sp, #0]
 8008658:	4623      	mov	r3, r4
 800865a:	4602      	mov	r2, r0
 800865c:	2001      	movs	r0, #1
 800865e:	f7ff fa65 	bl	8007b2c <sendToPeer>
               wireReceiveRSSI, wireReceiveSNR, gatewayAddress,
               LastRequestID, sendData, sendDataLen, sendDataDealloc);

    // Indicate that we're retrying
    return true;
 8008662:	2301      	movs	r3, #1

}
 8008664:	4618      	mov	r0, r3
 8008666:	3714      	adds	r7, #20
 8008668:	46bd      	mov	sp, r7
 800866a:	bd90      	pop	{r4, r7, pc}
 800866c:	20001768 	.word	0x20001768
 8008670:	20001970 	.word	0x20001970
 8008674:	20000a48 	.word	0x20000a48
 8008678:	20000350 	.word	0x20000350
 800867c:	20000378 	.word	0x20000378
 8008680:	08022dd0 	.word	0x08022dd0
 8008684:	2000187c 	.word	0x2000187c
 8008688:	20001974 	.word	0x20001974
 800868c:	20001a78 	.word	0x20001a78
 8008690:	200003e4 	.word	0x200003e4
 8008694:	08022df8 	.word	0x08022df8
 8008698:	20000d31 	.word	0x20000d31
 800869c:	20000d32 	.word	0x20000d32

080086a0 <sendTimeout>:

// See if there's a timeout on send
bool sendTimeout()
{
 80086a0:	b5b0      	push	{r4, r5, r7, lr}
 80086a2:	af00      	add	r7, sp, #0
    if ((TIMER_IF_GetTimeMs() - sentMessageMs) > 10000) {
 80086a4:	f00a f9d6 	bl	8012a54 <TIMER_IF_GetTimeMs>
 80086a8:	4b08      	ldr	r3, [pc, #32]	; (80086cc <sendTimeout+0x2c>)
 80086aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ae:	1a84      	subs	r4, r0, r2
 80086b0:	eb61 0503 	sbc.w	r5, r1, r3
 80086b4:	f242 7210 	movw	r2, #10000	; 0x2710
 80086b8:	f04f 0300 	mov.w	r3, #0
 80086bc:	42a2      	cmp	r2, r4
 80086be:	41ab      	sbcs	r3, r5
 80086c0:	da01      	bge.n	80086c6 <sendTimeout+0x26>
        return true;
 80086c2:	2301      	movs	r3, #1
 80086c4:	e000      	b.n	80086c8 <sendTimeout+0x28>
    }
    return false;
 80086c6:	2300      	movs	r3, #0
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	bdb0      	pop	{r4, r5, r7, pc}
 80086cc:	20001a70 	.word	0x20001a70

080086d0 <processSensorRequest>:

// Process a request from a gateway
void processSensorRequest(requestState *request, bool respond)
{
 80086d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80086d2:	b08f      	sub	sp, #60	; 0x3c
 80086d4:	af06      	add	r7, sp, #24
 80086d6:	6078      	str	r0, [r7, #4]
 80086d8:	460b      	mov	r3, r1
 80086da:	70fb      	strb	r3, [r7, #3]

    // Free the existing buffer and initialize for sending the message back
    uint8_t *reqJSON = request->data;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086e0:	61fb      	str	r3, [r7, #28]
    uint32_t reqJSONLen = request->dataTotalLen;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e6:	61bb      	str	r3, [r7, #24]
    request->data = NULL;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2200      	movs	r2, #0
 80086ec:	635a      	str	r2, [r3, #52]	; 0x34
    request->dataTotalLen = 0;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2200      	movs	r2, #0
 80086f2:	639a      	str	r2, [r3, #56]	; 0x38
    request->dataAcknowledgedLen = 0;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2200      	movs	r2, #0
 80086f8:	63da      	str	r2, [r3, #60]	; 0x3c

    // Process the request if we haven't successfully processed it before and if no response is required
    if (!respond && request->lastProcessedRequestID != 0 && request->currentRequestID == request->lastProcessedRequestID) {
 80086fa:	78fb      	ldrb	r3, [r7, #3]
 80086fc:	f083 0301 	eor.w	r3, r3, #1
 8008700:	b2db      	uxtb	r3, r3
 8008702:	2b00      	cmp	r3, #0
 8008704:	d01c      	beq.n	8008740 <processSensorRequest+0x70>
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800870a:	2b00      	cmp	r3, #0
 800870c:	d018      	beq.n	8008740 <processSensorRequest+0x70>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	6a1a      	ldr	r2, [r3, #32]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008716:	429a      	cmp	r2, r3
 8008718:	d112      	bne.n	8008740 <processSensorRequest+0x70>
        APP_PRINTF("%s *** ignoring duplicate request ***\r\n", tracePeer());
 800871a:	f007 fa35 	bl	800fb88 <tracePeer>
 800871e:	4603      	mov	r3, r0
 8008720:	9300      	str	r3, [sp, #0]
 8008722:	4b50      	ldr	r3, [pc, #320]	; (8008864 <processSensorRequest+0x194>)
 8008724:	2200      	movs	r2, #0
 8008726:	2100      	movs	r1, #0
 8008728:	2001      	movs	r0, #1
 800872a:	f018 fad1 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        memset(reqJSON, '?', reqJSONLen);
 800872e:	69ba      	ldr	r2, [r7, #24]
 8008730:	213f      	movs	r1, #63	; 0x3f
 8008732:	69f8      	ldr	r0, [r7, #28]
 8008734:	f019 fcfe 	bl	8022134 <memset>
        free(reqJSON);
 8008738:	69f8      	ldr	r0, [r7, #28]
 800873a:	f019 fcd7 	bl	80220ec <free>
 800873e:	e041      	b.n	80087c4 <processSensorRequest+0xf4>
    } else {
        uint8_t *rspData;
        uint32_t rspDataLen;
        bool success = gatewayProcessSensorRequest(request->sensorAddress, reqJSON, reqJSONLen, &rspData, &rspDataLen);
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	f103 0014 	add.w	r0, r3, #20
 8008746:	f107 0210 	add.w	r2, r7, #16
 800874a:	f107 030c 	add.w	r3, r7, #12
 800874e:	9300      	str	r3, [sp, #0]
 8008750:	4613      	mov	r3, r2
 8008752:	69ba      	ldr	r2, [r7, #24]
 8008754:	69f9      	ldr	r1, [r7, #28]
 8008756:	f004 f99b 	bl	800ca90 <gatewayProcessSensorRequest>
 800875a:	4603      	mov	r3, r0
 800875c:	75fb      	strb	r3, [r7, #23]
        memset(reqJSON, '?', reqJSONLen);
 800875e:	69ba      	ldr	r2, [r7, #24]
 8008760:	213f      	movs	r1, #63	; 0x3f
 8008762:	69f8      	ldr	r0, [r7, #28]
 8008764:	f019 fce6 	bl	8022134 <memset>
        free(reqJSON);
 8008768:	69f8      	ldr	r0, [r7, #28]
 800876a:	f019 fcbf 	bl	80220ec <free>
        if (success) {
 800876e:	7dfb      	ldrb	r3, [r7, #23]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d027      	beq.n	80087c4 <processSensorRequest+0xf4>

            // Bump request statistics
            request->requestsProcessed++;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008778:	1c5a      	adds	r2, r3, #1
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	62da      	str	r2, [r3, #44]	; 0x2c
            if (request->lastProcessedRequestID != 0 && request->currentRequestID > request->lastProcessedRequestID) {
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008782:	2b00      	cmp	r3, #0
 8008784:	d010      	beq.n	80087a8 <processSensorRequest+0xd8>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a1a      	ldr	r2, [r3, #32]
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878e:	429a      	cmp	r2, r3
 8008790:	d90a      	bls.n	80087a8 <processSensorRequest+0xd8>
                request->requestsLost += (request->currentRequestID - request->lastProcessedRequestID) - 1;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6a19      	ldr	r1, [r3, #32]
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800879e:	1acb      	subs	r3, r1, r3
 80087a0:	4413      	add	r3, r2
 80087a2:	1e5a      	subs	r2, r3, #1
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	631a      	str	r2, [r3, #48]	; 0x30
            }

            // Set things up for response processing
            request->lastProcessedRequestIDForAck = request->lastProcessedRequestID;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	629a      	str	r2, [r3, #40]	; 0x28
            request->lastProcessedRequestID = request->currentRequestID;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6a1a      	ldr	r2, [r3, #32]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	625a      	str	r2, [r3, #36]	; 0x24
            request->data = rspData;
 80087b8:	693a      	ldr	r2, [r7, #16]
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	635a      	str	r2, [r3, #52]	; 0x34
            request->dataTotalLen = rspDataLen;
 80087be:	68fa      	ldr	r2, [r7, #12]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	639a      	str	r2, [r3, #56]	; 0x38

        }
    }

    // Transmit the response to the sensor if one was requested
    if (respond) {
 80087c4:	78fb      	ldrb	r3, [r7, #3]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d020      	beq.n	800880c <processSensorRequest+0x13c>

        // Send response.  Note that we will retain responsibility for deallocation
        request->receivingRequest = false;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2200      	movs	r2, #0
 80087ce:	701a      	strb	r2, [r3, #0]
        request->sendingResponse = true;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2201      	movs	r2, #1
 80087d4:	705a      	strb	r2, [r3, #1]
        sendToPeer(false, 0, request->gatewayRSSI, request->gatewaySNR,
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	f993 4003 	ldrsb.w	r4, [r3, #3]
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f993 5004 	ldrsb.w	r5, [r3, #4]
                   request->sensorAddress, request->currentRequestID,
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	3314      	adds	r3, #20
        sendToPeer(false, 0, request->gatewayRSSI, request->gatewaySNR,
 80087e6:	687a      	ldr	r2, [r7, #4]
 80087e8:	6a12      	ldr	r2, [r2, #32]
 80087ea:	6879      	ldr	r1, [r7, #4]
 80087ec:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80087f2:	2600      	movs	r6, #0
 80087f4:	9604      	str	r6, [sp, #16]
 80087f6:	9003      	str	r0, [sp, #12]
 80087f8:	9102      	str	r1, [sp, #8]
 80087fa:	9201      	str	r2, [sp, #4]
 80087fc:	9300      	str	r3, [sp, #0]
 80087fe:	462b      	mov	r3, r5
 8008800:	4622      	mov	r2, r4
 8008802:	2100      	movs	r1, #0
 8008804:	2000      	movs	r0, #0
 8008806:	f7ff f991 	bl	8007b2c <sendToPeer>
        gatewayHousekeeping(forceSensorRefresh, cachedSensors);
        forceSensorRefresh = false;

    }

}
 800880a:	e026      	b.n	800885a <processSensorRequest+0x18a>
        request->receivingRequest = false;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2200      	movs	r2, #0
 8008810:	701a      	strb	r2, [r3, #0]
        request->sendingResponse = false;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	705a      	strb	r2, [r3, #1]
        if (request->data != NULL) {
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800881c:	2b00      	cmp	r3, #0
 800881e:	d00f      	beq.n	8008840 <processSensorRequest+0x170>
            memset(request->data, '?', request->dataTotalLen);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008828:	461a      	mov	r2, r3
 800882a:	213f      	movs	r1, #63	; 0x3f
 800882c:	f019 fc82 	bl	8022134 <memset>
            free(request->data);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008834:	4618      	mov	r0, r3
 8008836:	f019 fc59 	bl	80220ec <free>
            request->data = NULL;
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	2200      	movs	r2, #0
 800883e:	635a      	str	r2, [r3, #52]	; 0x34
        gatewayWaitForAnySensorMessage();
 8008840:	f000 f84e 	bl	80088e0 <gatewayWaitForAnySensorMessage>
        gatewayHousekeeping(forceSensorRefresh, cachedSensors);
 8008844:	4b08      	ldr	r3, [pc, #32]	; (8008868 <processSensorRequest+0x198>)
 8008846:	781b      	ldrb	r3, [r3, #0]
 8008848:	4a08      	ldr	r2, [pc, #32]	; (800886c <processSensorRequest+0x19c>)
 800884a:	7812      	ldrb	r2, [r2, #0]
 800884c:	4611      	mov	r1, r2
 800884e:	4618      	mov	r0, r3
 8008850:	f004 f9e8 	bl	800cc24 <gatewayHousekeeping>
        forceSensorRefresh = false;
 8008854:	4b04      	ldr	r3, [pc, #16]	; (8008868 <processSensorRequest+0x198>)
 8008856:	2200      	movs	r2, #0
 8008858:	701a      	strb	r2, [r3, #0]
}
 800885a:	bf00      	nop
 800885c:	3724      	adds	r7, #36	; 0x24
 800885e:	46bd      	mov	sp, r7
 8008860:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008862:	bf00      	nop
 8008864:	08022e30 	.word	0x08022e30
 8008868:	20000a45 	.word	0x20000a45
 800886c:	20000a44 	.word	0x20000a44

08008870 <gatewayWaitForSensorMessage>:

// Wait for a message from a specific sensor
void gatewayWaitForSensorMessage()
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b082      	sub	sp, #8
 8008874:	af02      	add	r7, sp, #8
    memset(&wireReceivedCarrier, 0, sizeof(wireReceivedCarrier));
 8008876:	22ec      	movs	r2, #236	; 0xec
 8008878:	2100      	movs	r1, #0
 800887a:	4814      	ldr	r0, [pc, #80]	; (80088cc <gatewayWaitForSensorMessage+0x5c>)
 800887c:	f019 fc5a 	bl	8022134 <memset>
    memset(&wireReceived, 0, sizeof(wireReceived));
 8008880:	22d0      	movs	r2, #208	; 0xd0
 8008882:	2100      	movs	r1, #0
 8008884:	4812      	ldr	r0, [pc, #72]	; (80088d0 <gatewayWaitForSensorMessage+0x60>)
 8008886:	f019 fc55 	bl	8022134 <memset>
    ledIndicateReceiveInProgress(true);
 800888a:	2001      	movs	r0, #1
 800888c:	f005 f9bc 	bl	800dc08 <ledIndicateReceiveInProgress>
    radioSetChannel();
 8008890:	f006 f95a 	bl	800eb48 <radioSetChannel>
    wireReceiveTimeoutMs = SOLICITED_COMMS_RX_TIMEOUT_VALUE;
 8008894:	4b0f      	ldr	r3, [pc, #60]	; (80088d4 <gatewayWaitForSensorMessage+0x64>)
 8008896:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800889a:	601a      	str	r2, [r3, #0]
    ListenPhaseBeforeTalk = false;
 800889c:	4b0e      	ldr	r3, [pc, #56]	; (80088d8 <gatewayWaitForSensorMessage+0x68>)
 800889e:	2200      	movs	r2, #0
 80088a0:	701a      	strb	r2, [r3, #0]
    radioRx(wireReceiveTimeoutMs);
 80088a2:	4b0c      	ldr	r3, [pc, #48]	; (80088d4 <gatewayWaitForSensorMessage+0x64>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	4618      	mov	r0, r3
 80088a8:	f006 f968 	bl	800eb7c <radioRx>
    APP_PRINTF("%s waiting for message from a specific sensor\r\n", tracePeer());
 80088ac:	f007 f96c 	bl	800fb88 <tracePeer>
 80088b0:	4603      	mov	r3, r0
 80088b2:	9300      	str	r3, [sp, #0]
 80088b4:	4b09      	ldr	r3, [pc, #36]	; (80088dc <gatewayWaitForSensorMessage+0x6c>)
 80088b6:	2200      	movs	r2, #0
 80088b8:	2100      	movs	r1, #0
 80088ba:	2001      	movs	r0, #1
 80088bc:	f018 fa08 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    appSetCoreState(LOWPOWER);
 80088c0:	2001      	movs	r0, #1
 80088c2:	f7ff f8c9 	bl	8007a58 <appSetCoreState>
}
 80088c6:	bf00      	nop
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bd80      	pop	{r7, pc}
 80088cc:	2000176c 	.word	0x2000176c
 80088d0:	20001a7c 	.word	0x20001a7c
 80088d4:	20001b50 	.word	0x20001b50
 80088d8:	2000034c 	.word	0x2000034c
 80088dc:	08022e58 	.word	0x08022e58

080088e0 <gatewayWaitForAnySensorMessage>:

// Wait for a message from any sensor
void gatewayWaitForAnySensorMessage()
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	af00      	add	r7, sp, #0
    memset(&wireReceivedCarrier, 0, sizeof(wireReceivedCarrier));
 80088e4:	22ec      	movs	r2, #236	; 0xec
 80088e6:	2100      	movs	r1, #0
 80088e8:	4813      	ldr	r0, [pc, #76]	; (8008938 <gatewayWaitForAnySensorMessage+0x58>)
 80088ea:	f019 fc23 	bl	8022134 <memset>
    memset(&wireReceived, 0, sizeof(wireReceived));
 80088ee:	22d0      	movs	r2, #208	; 0xd0
 80088f0:	2100      	movs	r1, #0
 80088f2:	4812      	ldr	r0, [pc, #72]	; (800893c <gatewayWaitForAnySensorMessage+0x5c>)
 80088f4:	f019 fc1e 	bl	8022134 <memset>
    ledIndicateReceiveInProgress(true);
 80088f8:	2001      	movs	r0, #1
 80088fa:	f005 f985 	bl	800dc08 <ledIndicateReceiveInProgress>
    radioSetChannel();
 80088fe:	f006 f923 	bl	800eb48 <radioSetChannel>
    wireReceiveTimeoutMs = UNSOLICITED_RX_TIMEOUT_VALUE;
 8008902:	4b0f      	ldr	r3, [pc, #60]	; (8008940 <gatewayWaitForAnySensorMessage+0x60>)
 8008904:	4a0f      	ldr	r2, [pc, #60]	; (8008944 <gatewayWaitForAnySensorMessage+0x64>)
 8008906:	601a      	str	r2, [r3, #0]
    ListenPhaseBeforeTalk = false;
 8008908:	4b0f      	ldr	r3, [pc, #60]	; (8008948 <gatewayWaitForAnySensorMessage+0x68>)
 800890a:	2200      	movs	r2, #0
 800890c:	701a      	strb	r2, [r3, #0]
    radioRx(wireReceiveTimeoutMs);
 800890e:	4b0c      	ldr	r3, [pc, #48]	; (8008940 <gatewayWaitForAnySensorMessage+0x60>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4618      	mov	r0, r3
 8008914:	f006 f932 	bl	800eb7c <radioRx>
    showReceivedTime("rx", 0, 0);
 8008918:	2200      	movs	r2, #0
 800891a:	2100      	movs	r1, #0
 800891c:	480b      	ldr	r0, [pc, #44]	; (800894c <gatewayWaitForAnySensorMessage+0x6c>)
 800891e:	f001 fac3 	bl	8009ea8 <showReceivedTime>
    APP_PRINTF("\r\n");
 8008922:	4b0b      	ldr	r3, [pc, #44]	; (8008950 <gatewayWaitForAnySensorMessage+0x70>)
 8008924:	2200      	movs	r2, #0
 8008926:	2100      	movs	r1, #0
 8008928:	2001      	movs	r0, #1
 800892a:	f018 f9d1 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    appSetCoreState(LOWPOWER);
 800892e:	2001      	movs	r0, #1
 8008930:	f7ff f892 	bl	8007a58 <appSetCoreState>
}
 8008934:	bf00      	nop
 8008936:	bd80      	pop	{r7, pc}
 8008938:	2000176c 	.word	0x2000176c
 800893c:	20001a7c 	.word	0x20001a7c
 8008940:	20001b50 	.word	0x20001b50
 8008944:	000493e0 	.word	0x000493e0
 8008948:	2000034c 	.word	0x2000034c
 800894c:	08022e88 	.word	0x08022e88
 8008950:	08022e8c 	.word	0x08022e8c

08008954 <sensorWaitForGatewayMessage>:

// Begin a receive on gateway
void sensorWaitForGatewayMessage()
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b082      	sub	sp, #8
 8008958:	af02      	add	r7, sp, #8
    memset(&wireReceivedCarrier, 0, sizeof(wireReceivedCarrier));
 800895a:	22ec      	movs	r2, #236	; 0xec
 800895c:	2100      	movs	r1, #0
 800895e:	4814      	ldr	r0, [pc, #80]	; (80089b0 <sensorWaitForGatewayMessage+0x5c>)
 8008960:	f019 fbe8 	bl	8022134 <memset>
    memset(&wireReceived, 0, sizeof(wireReceived));
 8008964:	22d0      	movs	r2, #208	; 0xd0
 8008966:	2100      	movs	r1, #0
 8008968:	4812      	ldr	r0, [pc, #72]	; (80089b4 <sensorWaitForGatewayMessage+0x60>)
 800896a:	f019 fbe3 	bl	8022134 <memset>
    ledIndicateReceiveInProgress(true);
 800896e:	2001      	movs	r0, #1
 8008970:	f005 f94a 	bl	800dc08 <ledIndicateReceiveInProgress>
    radioSetChannel();
 8008974:	f006 f8e8 	bl	800eb48 <radioSetChannel>
    wireReceiveTimeoutMs = SOLICITED_COMMS_RX_TIMEOUT_VALUE;
 8008978:	4b0f      	ldr	r3, [pc, #60]	; (80089b8 <sensorWaitForGatewayMessage+0x64>)
 800897a:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800897e:	601a      	str	r2, [r3, #0]
    ListenPhaseBeforeTalk = false;
 8008980:	4b0e      	ldr	r3, [pc, #56]	; (80089bc <sensorWaitForGatewayMessage+0x68>)
 8008982:	2200      	movs	r2, #0
 8008984:	701a      	strb	r2, [r3, #0]
    radioRx(wireReceiveTimeoutMs);
 8008986:	4b0c      	ldr	r3, [pc, #48]	; (80089b8 <sensorWaitForGatewayMessage+0x64>)
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4618      	mov	r0, r3
 800898c:	f006 f8f6 	bl	800eb7c <radioRx>
    APP_PRINTF("%s waiting for message from gateway\r\n", tracePeer());
 8008990:	f007 f8fa 	bl	800fb88 <tracePeer>
 8008994:	4603      	mov	r3, r0
 8008996:	9300      	str	r3, [sp, #0]
 8008998:	4b09      	ldr	r3, [pc, #36]	; (80089c0 <sensorWaitForGatewayMessage+0x6c>)
 800899a:	2200      	movs	r2, #0
 800899c:	2100      	movs	r1, #0
 800899e:	2001      	movs	r0, #1
 80089a0:	f018 f996 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    appSetCoreState(LOWPOWER);
 80089a4:	2001      	movs	r0, #1
 80089a6:	f7ff f857 	bl	8007a58 <appSetCoreState>
}
 80089aa:	bf00      	nop
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}
 80089b0:	2000176c 	.word	0x2000176c
 80089b4:	20001a7c 	.word	0x20001a7c
 80089b8:	20001b50 	.word	0x20001b50
 80089bc:	2000034c 	.word	0x2000034c
 80089c0:	08022e90 	.word	0x08022e90

080089c4 <sensorWaitForGatewayResponse>:

// Begin a receive on gateway, waiting for a response which may take a while
void sensorWaitForGatewayResponse()
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b082      	sub	sp, #8
 80089c8:	af02      	add	r7, sp, #8
    memset(&wireReceivedCarrier, 0, sizeof(wireReceivedCarrier));
 80089ca:	22ec      	movs	r2, #236	; 0xec
 80089cc:	2100      	movs	r1, #0
 80089ce:	4814      	ldr	r0, [pc, #80]	; (8008a20 <sensorWaitForGatewayResponse+0x5c>)
 80089d0:	f019 fbb0 	bl	8022134 <memset>
    memset(&wireReceived, 0, sizeof(wireReceived));
 80089d4:	22d0      	movs	r2, #208	; 0xd0
 80089d6:	2100      	movs	r1, #0
 80089d8:	4812      	ldr	r0, [pc, #72]	; (8008a24 <sensorWaitForGatewayResponse+0x60>)
 80089da:	f019 fbab 	bl	8022134 <memset>
    ledIndicateReceiveInProgress(true);
 80089de:	2001      	movs	r0, #1
 80089e0:	f005 f912 	bl	800dc08 <ledIndicateReceiveInProgress>
    radioSetChannel();
 80089e4:	f006 f8b0 	bl	800eb48 <radioSetChannel>
    wireReceiveTimeoutMs = SOLICITED_PROCESSING_RX_TIMEOUT_VALUE;
 80089e8:	4b0f      	ldr	r3, [pc, #60]	; (8008a28 <sensorWaitForGatewayResponse+0x64>)
 80089ea:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80089ee:	601a      	str	r2, [r3, #0]
    ListenPhaseBeforeTalk = false;
 80089f0:	4b0e      	ldr	r3, [pc, #56]	; (8008a2c <sensorWaitForGatewayResponse+0x68>)
 80089f2:	2200      	movs	r2, #0
 80089f4:	701a      	strb	r2, [r3, #0]
    radioRx(wireReceiveTimeoutMs);
 80089f6:	4b0c      	ldr	r3, [pc, #48]	; (8008a28 <sensorWaitForGatewayResponse+0x64>)
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	4618      	mov	r0, r3
 80089fc:	f006 f8be 	bl	800eb7c <radioRx>
    APP_PRINTF("%s waiting for response from gateway\r\n", tracePeer());
 8008a00:	f007 f8c2 	bl	800fb88 <tracePeer>
 8008a04:	4603      	mov	r3, r0
 8008a06:	9300      	str	r3, [sp, #0]
 8008a08:	4b09      	ldr	r3, [pc, #36]	; (8008a30 <sensorWaitForGatewayResponse+0x6c>)
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	2100      	movs	r1, #0
 8008a0e:	2001      	movs	r0, #1
 8008a10:	f018 f95e 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    appSetCoreState(LOWPOWER);
 8008a14:	2001      	movs	r0, #1
 8008a16:	f7ff f81f 	bl	8007a58 <appSetCoreState>
}
 8008a1a:	bf00      	nop
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	bd80      	pop	{r7, pc}
 8008a20:	2000176c 	.word	0x2000176c
 8008a24:	20001a7c 	.word	0x20001a7c
 8008a28:	20001b50 	.word	0x20001b50
 8008a2c:	2000034c 	.word	0x2000034c
 8008a30:	08022eb8 	.word	0x08022eb8

08008a34 <restartReceive>:

// Restart the receive with the specified timeout
void restartReceive(uint32_t timeoutMs)
{
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b082      	sub	sp, #8
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
    memset(&wireReceivedCarrier, 0, sizeof(wireReceivedCarrier));
 8008a3c:	22ec      	movs	r2, #236	; 0xec
 8008a3e:	2100      	movs	r1, #0
 8008a40:	4812      	ldr	r0, [pc, #72]	; (8008a8c <restartReceive+0x58>)
 8008a42:	f019 fb77 	bl	8022134 <memset>
    memset(&wireReceived, 0, sizeof(wireReceived));
 8008a46:	22d0      	movs	r2, #208	; 0xd0
 8008a48:	2100      	movs	r1, #0
 8008a4a:	4811      	ldr	r0, [pc, #68]	; (8008a90 <restartReceive+0x5c>)
 8008a4c:	f019 fb72 	bl	8022134 <memset>
    ledIndicateReceiveInProgress(true);
 8008a50:	2001      	movs	r0, #1
 8008a52:	f005 f8d9 	bl	800dc08 <ledIndicateReceiveInProgress>
    radioSetChannel();
 8008a56:	f006 f877 	bl	800eb48 <radioSetChannel>
    ListenPhaseBeforeTalk = false;
 8008a5a:	4b0e      	ldr	r3, [pc, #56]	; (8008a94 <restartReceive+0x60>)
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	701a      	strb	r2, [r3, #0]
    radioRx(timeoutMs);
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f006 f88b 	bl	800eb7c <radioRx>
    showReceivedTime("restarting rx", 0, 0);
 8008a66:	2200      	movs	r2, #0
 8008a68:	2100      	movs	r1, #0
 8008a6a:	480b      	ldr	r0, [pc, #44]	; (8008a98 <restartReceive+0x64>)
 8008a6c:	f001 fa1c 	bl	8009ea8 <showReceivedTime>
    APP_PRINTF("\r\n");
 8008a70:	4b0a      	ldr	r3, [pc, #40]	; (8008a9c <restartReceive+0x68>)
 8008a72:	2200      	movs	r2, #0
 8008a74:	2100      	movs	r1, #0
 8008a76:	2001      	movs	r0, #1
 8008a78:	f018 f92a 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    appSetCoreState(LOWPOWER);
 8008a7c:	2001      	movs	r0, #1
 8008a7e:	f7fe ffeb 	bl	8007a58 <appSetCoreState>
    return;
 8008a82:	bf00      	nop
}
 8008a84:	3708      	adds	r7, #8
 8008a86:	46bd      	mov	sp, r7
 8008a88:	bd80      	pop	{r7, pc}
 8008a8a:	bf00      	nop
 8008a8c:	2000176c 	.word	0x2000176c
 8008a90:	20001a7c 	.word	0x20001a7c
 8008a94:	2000034c 	.word	0x2000034c
 8008a98:	08022ee0 	.word	0x08022ee0
 8008a9c:	08022e8c 	.word	0x08022e8c

08008aa0 <appSensorInit>:

// Initialize sensor
void appSensorInit()
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	af00      	add	r7, sp, #0
    // Initialize the scheduler
    schedInit();
 8008aa4:	f006 f8d2 	bl	800ec4c <schedInit>
}
 8008aa8:	bf00      	nop
 8008aaa:	bd80      	pop	{r7, pc}

08008aac <sensorCoreIdle>:

// Set sensor task in a low power core state
void sensorCoreIdle()
{
 8008aac:	b580      	push	{r7, lr}
 8008aae:	af00      	add	r7, sp, #0
    appSetCoreState(LOWPOWER);
 8008ab0:	2001      	movs	r0, #1
 8008ab2:	f7fe ffd1 	bl	8007a58 <appSetCoreState>
}
 8008ab6:	bf00      	nop
 8008ab8:	bd80      	pop	{r7, pc}
	...

08008abc <appSensorProcess>:

// Application state machine for Sensor
void appSensorProcess()
{
 8008abc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008abe:	b08d      	sub	sp, #52	; 0x34
 8008ac0:	af04      	add	r7, sp, #16
#ifdef TRACE_STATE
    APP_PRINTF("ENTER %d\r\n", CurrentStateCore);
#endif

    // Default for the identity of the subject of tracing
    traceSetID("", NULL, 0);
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	2100      	movs	r1, #0
 8008ac6:	48b8      	ldr	r0, [pc, #736]	; (8008da8 <appSensorProcess+0x2ec>)
 8008ac8:	f007 f868 	bl	800fb9c <traceSetID>

    // Process sub-states that may have caused wakeup
    if (ButtonEventOccurred) {
 8008acc:	4bb7      	ldr	r3, [pc, #732]	; (8008dac <appSensorProcess+0x2f0>)
 8008ace:	781b      	ldrb	r3, [r3, #0]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d014      	beq.n	8008afe <appSensorProcess+0x42>
        ButtonEventOccurred = false;
 8008ad4:	4bb5      	ldr	r3, [pc, #724]	; (8008dac <appSensorProcess+0x2f0>)
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	701a      	strb	r2, [r3, #0]
        appProcessButton();
 8008ada:	f001 fdd9 	bl	800a690 <appProcessButton>
        if (!appIsGateway && ledIsPairInProgress()) {
 8008ade:	4bb4      	ldr	r3, [pc, #720]	; (8008db0 <appSensorProcess+0x2f4>)
 8008ae0:	781b      	ldrb	r3, [r3, #0]
 8008ae2:	f083 0301 	eor.w	r3, r3, #1
 8008ae6:	b2db      	uxtb	r3, r3
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d008      	beq.n	8008afe <appSensorProcess+0x42>
 8008aec:	f005 f806 	bl	800dafc <ledIsPairInProgress>
 8008af0:	4603      	mov	r3, r0
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d003      	beq.n	8008afe <appSensorProcess+0x42>
            ledSet();
 8008af6:	f004 ff7b 	bl	800d9f0 <ledSet>
            sensorPoll();
 8008afa:	f006 ff7d 	bl	800f9f8 <sensorPoll>
        }
    }
    if (TimerEventOccurred) {
 8008afe:	4bad      	ldr	r3, [pc, #692]	; (8008db4 <appSensorProcess+0x2f8>)
 8008b00:	781b      	ldrb	r3, [r3, #0]
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d004      	beq.n	8008b10 <appSensorProcess+0x54>
        TimerEventOccurred = false;
 8008b06:	4bab      	ldr	r3, [pc, #684]	; (8008db4 <appSensorProcess+0x2f8>)
 8008b08:	2200      	movs	r2, #0
 8008b0a:	701a      	strb	r2, [r3, #0]
        sensorPoll();
 8008b0c:	f006 ff74 	bl	800f9f8 <sensorPoll>
    }
    if (TraceEventOccurred) {
 8008b10:	4ba9      	ldr	r3, [pc, #676]	; (8008db8 <appSensorProcess+0x2fc>)
 8008b12:	781b      	ldrb	r3, [r3, #0]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d004      	beq.n	8008b22 <appSensorProcess+0x66>
        TraceEventOccurred = false;
 8008b18:	4ba7      	ldr	r3, [pc, #668]	; (8008db8 <appSensorProcess+0x2fc>)
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	701a      	strb	r2, [r3, #0]
        traceInput();
 8008b1e:	f007 f903 	bl	800fd28 <traceInput>
    }

    // Exit if not yet paired
    if (!ledIsPairInProgress() && memcmp(gatewayAddress, invalidAddress, sizeof(gatewayAddress)) == 0) {
 8008b22:	f004 ffeb 	bl	800dafc <ledIsPairInProgress>
 8008b26:	4603      	mov	r3, r0
 8008b28:	f083 0301 	eor.w	r3, r3, #1
 8008b2c:	b2db      	uxtb	r3, r3
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d027      	beq.n	8008b82 <appSensorProcess+0xc6>
 8008b32:	220c      	movs	r2, #12
 8008b34:	49a1      	ldr	r1, [pc, #644]	; (8008dbc <appSensorProcess+0x300>)
 8008b36:	48a2      	ldr	r0, [pc, #648]	; (8008dc0 <appSensorProcess+0x304>)
 8008b38:	f019 fae0 	bl	80220fc <memcmp>
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d11f      	bne.n	8008b82 <appSensorProcess+0xc6>
        APP_PRINTF("%s not currently paired with a gateway\r\n", tracePeer());
 8008b42:	f007 f821 	bl	800fb88 <tracePeer>
 8008b46:	4603      	mov	r3, r0
 8008b48:	9300      	str	r3, [sp, #0]
 8008b4a:	4b9e      	ldr	r3, [pc, #632]	; (8008dc4 <appSensorProcess+0x308>)
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	2100      	movs	r1, #0
 8008b50:	2001      	movs	r0, #1
 8008b52:	f018 f8bd 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        ledReset();
 8008b56:	f004 ff63 	bl	800da20 <ledReset>
        for (int i=0; i<5; i++) {
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	61fb      	str	r3, [r7, #28]
 8008b5e:	e007      	b.n	8008b70 <appSensorProcess+0xb4>
            ledWalk();
 8008b60:	f004 ff7c 	bl	800da5c <ledWalk>
            HAL_Delay(50);
 8008b64:	2032      	movs	r0, #50	; 0x32
 8008b66:	f00a f808 	bl	8012b7a <HAL_Delay>
        for (int i=0; i<5; i++) {
 8008b6a:	69fb      	ldr	r3, [r7, #28]
 8008b6c:	3301      	adds	r3, #1
 8008b6e:	61fb      	str	r3, [r7, #28]
 8008b70:	69fb      	ldr	r3, [r7, #28]
 8008b72:	2b04      	cmp	r3, #4
 8008b74:	ddf4      	ble.n	8008b60 <appSensorProcess+0xa4>
        }
        ledReset();
 8008b76:	f004 ff53 	bl	800da20 <ledReset>
        sensorCoreIdle();
 8008b7a:	f7ff ff97 	bl	8008aac <sensorCoreIdle>
#ifdef TRACE_STATE
        APP_PRINTF("EXIT %d\r\n", CurrentStateCore);
#endif
        return;
 8008b7e:	f000 bc08 	b.w	8009392 <appSensorProcess+0x8d6>
    }

    // Dispatch based upon state
    switch (CurrentStateCore) {
 8008b82:	4b91      	ldr	r3, [pc, #580]	; (8008dc8 <appSensorProcess+0x30c>)
 8008b84:	781b      	ldrb	r3, [r3, #0]
 8008b86:	3b02      	subs	r3, #2
 8008b88:	2b05      	cmp	r3, #5
 8008b8a:	f200 83fb 	bhi.w	8009384 <appSensorProcess+0x8c8>
 8008b8e:	a201      	add	r2, pc, #4	; (adr r2, 8008b94 <appSensorProcess+0xd8>)
 8008b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b94:	08008bf9 	.word	0x08008bf9
 8008b98:	080092e9 	.word	0x080092e9
 8008b9c:	08009355 	.word	0x08009355
 8008ba0:	080091e5 	.word	0x080091e5
 8008ba4:	0800937b 	.word	0x0800937b
 8008ba8:	08008bad 	.word	0x08008bad

    case TW_OPEN:
        if (NoteTimeST() >= twSlotExpiresTime) {
 8008bac:	f7fc ffaa 	bl	8005b04 <NoteTimeST>
 8008bb0:	4602      	mov	r2, r0
 8008bb2:	4b86      	ldr	r3, [pc, #536]	; (8008dcc <appSensorProcess+0x310>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	429a      	cmp	r2, r3
 8008bb8:	d30e      	bcc.n	8008bd8 <appSensorProcess+0x11c>
            APP_PRINTF("%s *** transmit window expired ***\r\n", tracePeer());
 8008bba:	f006 ffe5 	bl	800fb88 <tracePeer>
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	9300      	str	r3, [sp, #0]
 8008bc2:	4b83      	ldr	r3, [pc, #524]	; (8008dd0 <appSensorProcess+0x314>)
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	2100      	movs	r1, #0
 8008bc8:	2001      	movs	r0, #1
 8008bca:	f018 f881 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            schedRequestResponseTimeout();
 8008bce:	f006 fb51 	bl	800f274 <schedRequestResponseTimeout>
            sensorCoreIdle();
 8008bd2:	f7ff ff6b 	bl	8008aac <sensorCoreIdle>
            break;
 8008bd6:	e3dc      	b.n	8009392 <appSensorProcess+0x8d6>
        }
        twLBTRetriesRemaining = twLBTRetries;
 8008bd8:	4b7e      	ldr	r3, [pc, #504]	; (8008dd4 <appSensorProcess+0x318>)
 8008bda:	881a      	ldrh	r2, [r3, #0]
 8008bdc:	4b7e      	ldr	r3, [pc, #504]	; (8008dd8 <appSensorProcess+0x31c>)
 8008bde:	801a      	strh	r2, [r3, #0]
        if (!lbtListenBeforeTalk()) {
 8008be0:	f7ff fbaa 	bl	8008338 <lbtListenBeforeTalk>
 8008be4:	4603      	mov	r3, r0
 8008be6:	f083 0301 	eor.w	r3, r3, #1
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	f000 83cb 	beq.w	8009388 <appSensorProcess+0x8cc>
            lbtTalk();
 8008bf2:	f7ff fbe9 	bl	80083c8 <lbtTalk>
            break;
 8008bf6:	e3cc      	b.n	8009392 <appSensorProcess+0x8d6>

    case RX: {

        // If we've successfully received something while we're in an LBT 'listening'
        // phase, it means that we need to try again until there is nobody speaking.
        if (ListenPhaseBeforeTalk) {
 8008bf8:	4b78      	ldr	r3, [pc, #480]	; (8008ddc <appSensorProcess+0x320>)
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d014      	beq.n	8008c2a <appSensorProcess+0x16e>
            if (lbtListenBeforeTalk()) {
 8008c00:	f7ff fb9a 	bl	8008338 <lbtListenBeforeTalk>
 8008c04:	4603      	mov	r3, r0
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	f040 83c0 	bne.w	800938c <appSensorProcess+0x8d0>
                break;
            }
            APP_PRINTF("%s *** busy and transmit retries expired ***\r\n", tracePeer());
 8008c0c:	f006 ffbc 	bl	800fb88 <tracePeer>
 8008c10:	4603      	mov	r3, r0
 8008c12:	9300      	str	r3, [sp, #0]
 8008c14:	4b72      	ldr	r3, [pc, #456]	; (8008de0 <appSensorProcess+0x324>)
 8008c16:	2200      	movs	r2, #0
 8008c18:	2100      	movs	r1, #0
 8008c1a:	2001      	movs	r0, #1
 8008c1c:	f018 f858 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            schedRequestResponseTimeout();
 8008c20:	f006 fb28 	bl	800f274 <schedRequestResponseTimeout>
            sensorCoreIdle();
 8008c24:	f7ff ff42 	bl	8008aac <sensorCoreIdle>
            break;
 8008c28:	e3b3      	b.n	8009392 <appSensorProcess+0x8d6>
        }

        // Decrypt and validate the received message, ignoring it if invalid
        if (!validateReceivedMessage()) {
 8008c2a:	f001 fa93 	bl	800a154 <validateReceivedMessage>
 8008c2e:	4603      	mov	r3, r0
 8008c30:	f083 0301 	eor.w	r3, r3, #1
 8008c34:	b2db      	uxtb	r3, r3
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d00f      	beq.n	8008c5a <appSensorProcess+0x19e>
            if (sendTimeout()) {
 8008c3a:	f7ff fd31 	bl	80086a0 <sendTimeout>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d004      	beq.n	8008c4e <appSensorProcess+0x192>
                sendMessageToPeer(false, gatewayAddress);
 8008c44:	495e      	ldr	r1, [pc, #376]	; (8008dc0 <appSensorProcess+0x304>)
 8008c46:	2000      	movs	r0, #0
 8008c48:	f7fe ffb4 	bl	8007bb4 <sendMessageToPeer>
            } else {
                restartReceive(wireReceiveTimeoutMs);
            }
            break;
 8008c4c:	e3a1      	b.n	8009392 <appSensorProcess+0x8d6>
                restartReceive(wireReceiveTimeoutMs);
 8008c4e:	4b65      	ldr	r3, [pc, #404]	; (8008de4 <appSensorProcess+0x328>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	4618      	mov	r0, r3
 8008c54:	f7ff feee 	bl	8008a34 <restartReceive>
            break;
 8008c58:	e39b      	b.n	8009392 <appSensorProcess+0x8d6>
        }
        traceSetID("fm", wireReceivedCarrier.Sender, wireReceived.RequestID);
 8008c5a:	4b63      	ldr	r3, [pc, #396]	; (8008de8 <appSensorProcess+0x32c>)
 8008c5c:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8008c60:	461a      	mov	r2, r3
 8008c62:	4962      	ldr	r1, [pc, #392]	; (8008dec <appSensorProcess+0x330>)
 8008c64:	4862      	ldr	r0, [pc, #392]	; (8008df0 <appSensorProcess+0x334>)
 8008c66:	f006 ff99 	bl	800fb9c <traceSetID>

        // If this is a beacon ACK, set the gateway address and turn off beacon mode
        if (ledIsPairInProgress()) {
 8008c6a:	f004 ff47 	bl	800dafc <ledIsPairInProgress>
 8008c6e:	4603      	mov	r3, r0
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d036      	beq.n	8008ce2 <appSensorProcess+0x226>
            if ((wireReceived.Flags & (MESSAGE_FLAG_BEACON|MESSAGE_FLAG_ACK)) == (MESSAGE_FLAG_BEACON|MESSAGE_FLAG_ACK)) {
 8008c74:	4b5c      	ldr	r3, [pc, #368]	; (8008de8 <appSensorProcess+0x32c>)
 8008c76:	7a1b      	ldrb	r3, [r3, #8]
 8008c78:	f003 0303 	and.w	r3, r3, #3
 8008c7c:	2b03      	cmp	r3, #3
 8008c7e:	d130      	bne.n	8008ce2 <appSensorProcess+0x226>
                memcpy(gatewayAddress, wireReceivedCarrier.Sender, sizeof(gatewayAddress));
 8008c80:	4b4f      	ldr	r3, [pc, #316]	; (8008dc0 <appSensorProcess+0x304>)
 8008c82:	4a5c      	ldr	r2, [pc, #368]	; (8008df4 <appSensorProcess+0x338>)
 8008c84:	3204      	adds	r2, #4
 8008c86:	6810      	ldr	r0, [r2, #0]
 8008c88:	6851      	ldr	r1, [r2, #4]
 8008c8a:	6892      	ldr	r2, [r2, #8]
 8008c8c:	c307      	stmia	r3!, {r0, r1, r2}
                flashConfigUpdatePeer(PEER_TYPE_SENSOR|PEER_TYPE_SELF, ourAddress, beaconKey);
 8008c8e:	4a5a      	ldr	r2, [pc, #360]	; (8008df8 <appSensorProcess+0x33c>)
 8008c90:	495a      	ldr	r1, [pc, #360]	; (8008dfc <appSensorProcess+0x340>)
 8008c92:	2005      	movs	r0, #5
 8008c94:	f003 fe18 	bl	800c8c8 <flashConfigUpdatePeer>
                for (int i=0; i<AES_KEY_BYTES; i++) {
                    APP_PRINTF("%02x", beaconKey[i]);
                }
                APP_PRINTF("\r\n");
#endif
                flashConfigUpdatePeer(PEER_TYPE_GATEWAY, gatewayAddress, invalidKey);
 8008c98:	4a59      	ldr	r2, [pc, #356]	; (8008e00 <appSensorProcess+0x344>)
 8008c9a:	4949      	ldr	r1, [pc, #292]	; (8008dc0 <appSensorProcess+0x304>)
 8008c9c:	2002      	movs	r0, #2
 8008c9e:	f003 fe13 	bl	800c8c8 <flashConfigUpdatePeer>
                memcpy(beaconKey, invalidKey, sizeof(beaconKey));
 8008ca2:	4a55      	ldr	r2, [pc, #340]	; (8008df8 <appSensorProcess+0x33c>)
 8008ca4:	4b56      	ldr	r3, [pc, #344]	; (8008e00 <appSensorProcess+0x344>)
 8008ca6:	4614      	mov	r4, r2
 8008ca8:	461d      	mov	r5, r3
 8008caa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008cac:	6020      	str	r0, [r4, #0]
 8008cae:	6061      	str	r1, [r4, #4]
 8008cb0:	60a2      	str	r2, [r4, #8]
 8008cb2:	60e3      	str	r3, [r4, #12]
 8008cb4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008cb6:	6120      	str	r0, [r4, #16]
 8008cb8:	6161      	str	r1, [r4, #20]
 8008cba:	61a2      	str	r2, [r4, #24]
 8008cbc:	61e3      	str	r3, [r4, #28]
                APP_PRINTF("%s received beacon pairing ACK: paired\r\n", tracePeer());
 8008cbe:	f006 ff63 	bl	800fb88 <tracePeer>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	9300      	str	r3, [sp, #0]
 8008cc6:	4b4f      	ldr	r3, [pc, #316]	; (8008e04 <appSensorProcess+0x348>)
 8008cc8:	2200      	movs	r2, #0
 8008cca:	2100      	movs	r1, #0
 8008ccc:	2001      	movs	r0, #1
 8008cce:	f017 ffff 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                ledIndicatePairInProgress(false);
 8008cd2:	2000      	movs	r0, #0
 8008cd4:	f004 ff5c 	bl	800db90 <ledIndicatePairInProgress>
                ledIndicateAck(2);
 8008cd8:	2002      	movs	r0, #2
 8008cda:	f004 ffdb 	bl	800dc94 <ledIndicateAck>
                // This restart isn't strictly necessary, but it's good
                // to get everything into a known state with a fresh start.
#ifdef KEEP_ALIVE_WHEN_PAIRED
                sensorCoreIdle();
#else
                NVIC_SystemReset();
 8008cde:	f7fe fea5 	bl	8007a2c <__NVIC_SystemReset>
                break;
            }
        }

        // Error if the sender is not the gateway we're paired with
        if (memcmp(gatewayAddress, wireReceivedCarrier.Sender, sizeof(gatewayAddress)) != 0) {
 8008ce2:	220c      	movs	r2, #12
 8008ce4:	4941      	ldr	r1, [pc, #260]	; (8008dec <appSensorProcess+0x330>)
 8008ce6:	4836      	ldr	r0, [pc, #216]	; (8008dc0 <appSensorProcess+0x304>)
 8008ce8:	f019 fa08 	bl	80220fc <memcmp>
 8008cec:	4603      	mov	r3, r0
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d019      	beq.n	8008d26 <appSensorProcess+0x26a>
            APP_PRINTF("%s message received by sensor from wrong gateway\r\n", tracePeer());
 8008cf2:	f006 ff49 	bl	800fb88 <tracePeer>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	9300      	str	r3, [sp, #0]
 8008cfa:	4b43      	ldr	r3, [pc, #268]	; (8008e08 <appSensorProcess+0x34c>)
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	2100      	movs	r1, #0
 8008d00:	2001      	movs	r0, #1
 8008d02:	f017 ffe5 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            if (sendTimeout()) {
 8008d06:	f7ff fccb 	bl	80086a0 <sendTimeout>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d004      	beq.n	8008d1a <appSensorProcess+0x25e>
                sendMessageToPeer(false, gatewayAddress);
 8008d10:	492b      	ldr	r1, [pc, #172]	; (8008dc0 <appSensorProcess+0x304>)
 8008d12:	2000      	movs	r0, #0
 8008d14:	f7fe ff4e 	bl	8007bb4 <sendMessageToPeer>
            } else {
                restartReceive(wireReceiveTimeoutMs);
            }
            break;
 8008d18:	e33b      	b.n	8009392 <appSensorProcess+0x8d6>
                restartReceive(wireReceiveTimeoutMs);
 8008d1a:	4b32      	ldr	r3, [pc, #200]	; (8008de4 <appSensorProcess+0x328>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	4618      	mov	r0, r3
 8008d20:	f7ff fe88 	bl	8008a34 <restartReceive>
            break;
 8008d24:	e335      	b.n	8009392 <appSensorProcess+0x8d6>
        }

        // We're sending a request to the gateway and we get an ack on a chunk
        if ((wireReceived.Flags & MESSAGE_FLAG_ACK) != 0) {
 8008d26:	4b30      	ldr	r3, [pc, #192]	; (8008de8 <appSensorProcess+0x32c>)
 8008d28:	7a1b      	ldrb	r3, [r3, #8]
 8008d2a:	f003 0301 	and.w	r3, r3, #1
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	f000 819a 	beq.w	8009068 <appSensorProcess+0x5ac>
            APP_PRINTF("%s ack received\r\n", tracePeer());
 8008d34:	f006 ff28 	bl	800fb88 <tracePeer>
 8008d38:	4603      	mov	r3, r0
 8008d3a:	9300      	str	r3, [sp, #0]
 8008d3c:	4b33      	ldr	r3, [pc, #204]	; (8008e0c <appSensorProcess+0x350>)
 8008d3e:	2200      	movs	r2, #0
 8008d40:	2100      	movs	r1, #0
 8008d42:	2001      	movs	r0, #1
 8008d44:	f017 ffc4 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>

            // Extract and set the sensor time
            if (wireReceived.Len >= sizeof(gatewayAckBody)-SENSOR_NAME_MAX) {
 8008d48:	4b27      	ldr	r3, [pc, #156]	; (8008de8 <appSensorProcess+0x32c>)
 8008d4a:	7a5b      	ldrb	r3, [r3, #9]
 8008d4c:	2b1c      	cmp	r3, #28
 8008d4e:	f240 8133 	bls.w	8008fb8 <appSensorProcess+0x4fc>
                gatewayAckBody *body = (gatewayAckBody *)wireReceived.Body;
 8008d52:	4b2f      	ldr	r3, [pc, #188]	; (8008e10 <appSensorProcess+0x354>)
 8008d54:	60fb      	str	r3, [r7, #12]

                // Extract sensor name
                uint32_t sensorNameLen = wireReceived.Len - (sizeof(gatewayAckBody)-SENSOR_NAME_MAX);
 8008d56:	4b24      	ldr	r3, [pc, #144]	; (8008de8 <appSensorProcess+0x32c>)
 8008d58:	7a5b      	ldrb	r3, [r3, #9]
 8008d5a:	3b1d      	subs	r3, #29
 8008d5c:	60bb      	str	r3, [r7, #8]
                if (sensorNameLen == 0) {
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d103      	bne.n	8008d6c <appSensorProcess+0x2b0>
                    sensorName[0] = '\0';
 8008d64:	4b2b      	ldr	r3, [pc, #172]	; (8008e14 <appSensorProcess+0x358>)
 8008d66:	2200      	movs	r2, #0
 8008d68:	701a      	strb	r2, [r3, #0]
 8008d6a:	e068      	b.n	8008e3e <appSensorProcess+0x382>
                } else {
                    memcpy(sensorName, body->Name, sizeof(sensorName));
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	331d      	adds	r3, #29
 8008d70:	4a28      	ldr	r2, [pc, #160]	; (8008e14 <appSensorProcess+0x358>)
 8008d72:	461c      	mov	r4, r3
 8008d74:	4616      	mov	r6, r2
 8008d76:	f104 0c30 	add.w	ip, r4, #48	; 0x30
 8008d7a:	4635      	mov	r5, r6
 8008d7c:	4623      	mov	r3, r4
 8008d7e:	6818      	ldr	r0, [r3, #0]
 8008d80:	6859      	ldr	r1, [r3, #4]
 8008d82:	689a      	ldr	r2, [r3, #8]
 8008d84:	68db      	ldr	r3, [r3, #12]
 8008d86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008d88:	3410      	adds	r4, #16
 8008d8a:	3610      	adds	r6, #16
 8008d8c:	4564      	cmp	r4, ip
 8008d8e:	d1f4      	bne.n	8008d7a <appSensorProcess+0x2be>
 8008d90:	4632      	mov	r2, r6
 8008d92:	4623      	mov	r3, r4
 8008d94:	881b      	ldrh	r3, [r3, #0]
 8008d96:	8013      	strh	r3, [r2, #0]
                    sensorName[sensorNameLen-1] = '\0';
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	3b01      	subs	r3, #1
 8008d9c:	4a1d      	ldr	r2, [pc, #116]	; (8008e14 <appSensorProcess+0x358>)
 8008d9e:	2100      	movs	r1, #0
 8008da0:	54d1      	strb	r1, [r2, r3]
                    for (int i=0; i<sensorNameLen-1; i++) {
 8008da2:	2300      	movs	r3, #0
 8008da4:	61bb      	str	r3, [r7, #24]
 8008da6:	e045      	b.n	8008e34 <appSensorProcess+0x378>
 8008da8:	08022ef0 	.word	0x08022ef0
 8008dac:	2000034d 	.word	0x2000034d
 8008db0:	20000aaf 	.word	0x20000aaf
 8008db4:	2000034e 	.word	0x2000034e
 8008db8:	2000034f 	.word	0x2000034f
 8008dbc:	20000360 	.word	0x20000360
 8008dc0:	20000378 	.word	0x20000378
 8008dc4:	08022ef4 	.word	0x08022ef4
 8008dc8:	2000003c 	.word	0x2000003c
 8008dcc:	20001964 	.word	0x20001964
 8008dd0:	08022f20 	.word	0x08022f20
 8008dd4:	2000003e 	.word	0x2000003e
 8008dd8:	20001764 	.word	0x20001764
 8008ddc:	2000034c 	.word	0x2000034c
 8008de0:	08022f48 	.word	0x08022f48
 8008de4:	20001b50 	.word	0x20001b50
 8008de8:	20001a7c 	.word	0x20001a7c
 8008dec:	20001770 	.word	0x20001770
 8008df0:	08022f78 	.word	0x08022f78
 8008df4:	2000176c 	.word	0x2000176c
 8008df8:	20001858 	.word	0x20001858
 8008dfc:	20001888 	.word	0x20001888
 8008e00:	20000384 	.word	0x20000384
 8008e04:	08022f7c 	.word	0x08022f7c
 8008e08:	08022fa8 	.word	0x08022fa8
 8008e0c:	08022fdc 	.word	0x08022fdc
 8008e10:	20001a92 	.word	0x20001a92
 8008e14:	200003a4 	.word	0x200003a4
                        if (sensorName[i] < ' ') {
 8008e18:	4a7f      	ldr	r2, [pc, #508]	; (8009018 <appSensorProcess+0x55c>)
 8008e1a:	69bb      	ldr	r3, [r7, #24]
 8008e1c:	4413      	add	r3, r2
 8008e1e:	781b      	ldrb	r3, [r3, #0]
 8008e20:	2b1f      	cmp	r3, #31
 8008e22:	d804      	bhi.n	8008e2e <appSensorProcess+0x372>
                            sensorName[i] = '?';
 8008e24:	4a7c      	ldr	r2, [pc, #496]	; (8009018 <appSensorProcess+0x55c>)
 8008e26:	69bb      	ldr	r3, [r7, #24]
 8008e28:	4413      	add	r3, r2
 8008e2a:	223f      	movs	r2, #63	; 0x3f
 8008e2c:	701a      	strb	r2, [r3, #0]
                    for (int i=0; i<sensorNameLen-1; i++) {
 8008e2e:	69bb      	ldr	r3, [r7, #24]
 8008e30:	3301      	adds	r3, #1
 8008e32:	61bb      	str	r3, [r7, #24]
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	1e5a      	subs	r2, r3, #1
 8008e38:	69bb      	ldr	r3, [r7, #24]
 8008e3a:	429a      	cmp	r2, r3
 8008e3c:	d8ec      	bhi.n	8008e18 <appSensorProcess+0x35c>
                    }
                }

                // If the gateway's boot time has changed, then restart just as a
                // way of resetting the world remotely.
                if (body->BootTime != 0) {
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	691b      	ldr	r3, [r3, #16]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d00f      	beq.n	8008e66 <appSensorProcess+0x3aa>
                    if (gatewayBootTime != 0 && body->BootTime != gatewayBootTime) {
 8008e46:	4b75      	ldr	r3, [pc, #468]	; (800901c <appSensorProcess+0x560>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d007      	beq.n	8008e5e <appSensorProcess+0x3a2>
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	691a      	ldr	r2, [r3, #16]
 8008e52:	4b72      	ldr	r3, [pc, #456]	; (800901c <appSensorProcess+0x560>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d001      	beq.n	8008e5e <appSensorProcess+0x3a2>
                        NVIC_SystemReset();
 8008e5a:	f7fe fde7 	bl	8007a2c <__NVIC_SystemReset>
                    }
                    gatewayBootTime = body->BootTime;
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	691b      	ldr	r3, [r3, #16]
 8008e62:	4a6e      	ldr	r2, [pc, #440]	; (800901c <appSensorProcess+0x560>)
 8008e64:	6013      	str	r3, [r2, #0]
                }

                // Extract the gateway's date/time and set it locally
                char zone[4];
                zone[0] = body->ZoneName[0];
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	7e9b      	ldrb	r3, [r3, #26]
 8008e6a:	713b      	strb	r3, [r7, #4]
                zone[1] = body->ZoneName[1];
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	7edb      	ldrb	r3, [r3, #27]
 8008e70:	717b      	strb	r3, [r7, #5]
                zone[2] = body->ZoneName[2];
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	7f1b      	ldrb	r3, [r3, #28]
 8008e76:	71bb      	strb	r3, [r7, #6]
                zone[3] = '\0';
 8008e78:	2300      	movs	r3, #0
 8008e7a:	71fb      	strb	r3, [r7, #7]
                NoteTimeSet(body->Time, body->ZoneOffsetMins, zone, NULL, NULL);
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	6958      	ldr	r0, [r3, #20]
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8008e86:	b21b      	sxth	r3, r3
 8008e88:	4619      	mov	r1, r3
 8008e8a:	1d3a      	adds	r2, r7, #4
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	9300      	str	r3, [sp, #0]
 8008e90:	2300      	movs	r3, #0
 8008e92:	f7fc fdd1 	bl	8005a38 <NoteTimeSet>

                // Trace
                if (TWModulusSecs != body->TWModulusSecs) {
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	681a      	ldr	r2, [r3, #0]
 8008e9a:	4b61      	ldr	r3, [pc, #388]	; (8009020 <appSensorProcess+0x564>)
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	429a      	cmp	r2, r3
 8008ea0:	d00f      	beq.n	8008ec2 <appSensorProcess+0x406>
                    APP_PRINTF("%s TWModulusSecs: from %d to %d\r\n", tracePeer(), TWModulusSecs, body->TWModulusSecs);
 8008ea2:	f006 fe71 	bl	800fb88 <tracePeer>
 8008ea6:	4601      	mov	r1, r0
 8008ea8:	4b5d      	ldr	r3, [pc, #372]	; (8009020 <appSensorProcess+0x564>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	68fa      	ldr	r2, [r7, #12]
 8008eae:	6812      	ldr	r2, [r2, #0]
 8008eb0:	9202      	str	r2, [sp, #8]
 8008eb2:	9301      	str	r3, [sp, #4]
 8008eb4:	9100      	str	r1, [sp, #0]
 8008eb6:	4b5b      	ldr	r3, [pc, #364]	; (8009024 <appSensorProcess+0x568>)
 8008eb8:	2200      	movs	r2, #0
 8008eba:	2100      	movs	r1, #0
 8008ebc:	2001      	movs	r0, #1
 8008ebe:	f017 ff07 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                }
                if (TWModulusOffsetSecs != body->TWModulusOffsetSecs) {
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	889b      	ldrh	r3, [r3, #4]
 8008ec6:	b29a      	uxth	r2, r3
 8008ec8:	4b57      	ldr	r3, [pc, #348]	; (8009028 <appSensorProcess+0x56c>)
 8008eca:	881b      	ldrh	r3, [r3, #0]
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	d011      	beq.n	8008ef4 <appSensorProcess+0x438>
                    APP_PRINTF("%s TWModulusOffsetSecs: from %d to %d\r\n", tracePeer(), TWModulusOffsetSecs, body->TWModulusOffsetSecs);
 8008ed0:	f006 fe5a 	bl	800fb88 <tracePeer>
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	4b54      	ldr	r3, [pc, #336]	; (8009028 <appSensorProcess+0x56c>)
 8008ed8:	881b      	ldrh	r3, [r3, #0]
 8008eda:	4619      	mov	r1, r3
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	889b      	ldrh	r3, [r3, #4]
 8008ee0:	b29b      	uxth	r3, r3
 8008ee2:	9302      	str	r3, [sp, #8]
 8008ee4:	9101      	str	r1, [sp, #4]
 8008ee6:	9200      	str	r2, [sp, #0]
 8008ee8:	4b50      	ldr	r3, [pc, #320]	; (800902c <appSensorProcess+0x570>)
 8008eea:	2200      	movs	r2, #0
 8008eec:	2100      	movs	r1, #0
 8008eee:	2001      	movs	r0, #1
 8008ef0:	f017 feee 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                }
                if (TWSlotBeginsSecs != body->TWSlotBeginsSecs) {
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	88db      	ldrh	r3, [r3, #6]
 8008ef8:	b29a      	uxth	r2, r3
 8008efa:	4b4d      	ldr	r3, [pc, #308]	; (8009030 <appSensorProcess+0x574>)
 8008efc:	881b      	ldrh	r3, [r3, #0]
 8008efe:	429a      	cmp	r2, r3
 8008f00:	d011      	beq.n	8008f26 <appSensorProcess+0x46a>
                    APP_PRINTF("%s TWSlotBeginsSecs: from %d to %d\r\n", tracePeer(), TWSlotBeginsSecs, body->TWSlotBeginsSecs);
 8008f02:	f006 fe41 	bl	800fb88 <tracePeer>
 8008f06:	4602      	mov	r2, r0
 8008f08:	4b49      	ldr	r3, [pc, #292]	; (8009030 <appSensorProcess+0x574>)
 8008f0a:	881b      	ldrh	r3, [r3, #0]
 8008f0c:	4619      	mov	r1, r3
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	88db      	ldrh	r3, [r3, #6]
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	9302      	str	r3, [sp, #8]
 8008f16:	9101      	str	r1, [sp, #4]
 8008f18:	9200      	str	r2, [sp, #0]
 8008f1a:	4b46      	ldr	r3, [pc, #280]	; (8009034 <appSensorProcess+0x578>)
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	2100      	movs	r1, #0
 8008f20:	2001      	movs	r0, #1
 8008f22:	f017 fed5 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                }
                if (TWSlotEndsSecs != body->TWSlotEndsSecs) {
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	891b      	ldrh	r3, [r3, #8]
 8008f2a:	b29a      	uxth	r2, r3
 8008f2c:	4b42      	ldr	r3, [pc, #264]	; (8009038 <appSensorProcess+0x57c>)
 8008f2e:	881b      	ldrh	r3, [r3, #0]
 8008f30:	429a      	cmp	r2, r3
 8008f32:	d011      	beq.n	8008f58 <appSensorProcess+0x49c>
                    APP_PRINTF("%s TWSlotEndsSecs: from %d to %d\r\n", tracePeer(), TWSlotEndsSecs, body->TWSlotEndsSecs);
 8008f34:	f006 fe28 	bl	800fb88 <tracePeer>
 8008f38:	4602      	mov	r2, r0
 8008f3a:	4b3f      	ldr	r3, [pc, #252]	; (8009038 <appSensorProcess+0x57c>)
 8008f3c:	881b      	ldrh	r3, [r3, #0]
 8008f3e:	4619      	mov	r1, r3
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	891b      	ldrh	r3, [r3, #8]
 8008f44:	b29b      	uxth	r3, r3
 8008f46:	9302      	str	r3, [sp, #8]
 8008f48:	9101      	str	r1, [sp, #4]
 8008f4a:	9200      	str	r2, [sp, #0]
 8008f4c:	4b3b      	ldr	r3, [pc, #236]	; (800903c <appSensorProcess+0x580>)
 8008f4e:	2200      	movs	r2, #0
 8008f50:	2100      	movs	r1, #0
 8008f52:	2001      	movs	r0, #1
 8008f54:	f017 febc 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                }

                // Set the time window parameters
                TWModulusSecs = body->TWModulusSecs;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	4a30      	ldr	r2, [pc, #192]	; (8009020 <appSensorProcess+0x564>)
 8008f5e:	6013      	str	r3, [r2, #0]
                TWModulusOffsetSecs = body->TWModulusOffsetSecs;
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	889b      	ldrh	r3, [r3, #4]
 8008f64:	b29a      	uxth	r2, r3
 8008f66:	4b30      	ldr	r3, [pc, #192]	; (8009028 <appSensorProcess+0x56c>)
 8008f68:	801a      	strh	r2, [r3, #0]
                TWSlotBeginsSecs = body->TWSlotBeginsSecs;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	88db      	ldrh	r3, [r3, #6]
 8008f6e:	b29a      	uxth	r2, r3
 8008f70:	4b2f      	ldr	r3, [pc, #188]	; (8009030 <appSensorProcess+0x574>)
 8008f72:	801a      	strh	r2, [r3, #0]
                TWSlotEndsSecs = body->TWSlotEndsSecs;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	891b      	ldrh	r3, [r3, #8]
 8008f78:	b29a      	uxth	r2, r3
 8008f7a:	4b2f      	ldr	r3, [pc, #188]	; (8009038 <appSensorProcess+0x57c>)
 8008f7c:	801a      	strh	r2, [r3, #0]
                TWListenBeforeTalkMs = body->TWListenBeforeTalkMs;
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	895b      	ldrh	r3, [r3, #10]
 8008f82:	b29a      	uxth	r2, r3
 8008f84:	4b2e      	ldr	r3, [pc, #184]	; (8009040 <appSensorProcess+0x584>)
 8008f86:	801a      	strh	r2, [r3, #0]

                // Adapt the transmit power parameters based what gateway sees
                if (wireReceived.RSSI != 0 || wireReceived.SNR != 0) {
 8008f88:	4b2e      	ldr	r3, [pc, #184]	; (8009044 <appSensorProcess+0x588>)
 8008f8a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d104      	bne.n	8008f9c <appSensorProcess+0x4e0>
 8008f92:	4b2c      	ldr	r3, [pc, #176]	; (8009044 <appSensorProcess+0x588>)
 8008f94:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d00d      	beq.n	8008fb8 <appSensorProcess+0x4fc>
                    atpGatewayMessageReceived(wireReceived.RSSI, wireReceived.SNR,  // the gateway's view of our signal
 8008f9c:	4b29      	ldr	r3, [pc, #164]	; (8009044 <appSensorProcess+0x588>)
 8008f9e:	f993 0004 	ldrsb.w	r0, [r3, #4]
 8008fa2:	4b28      	ldr	r3, [pc, #160]	; (8009044 <appSensorProcess+0x588>)
 8008fa4:	f993 1005 	ldrsb.w	r1, [r3, #5]
 8008fa8:	4b27      	ldr	r3, [pc, #156]	; (8009048 <appSensorProcess+0x58c>)
 8008faa:	f993 2000 	ldrsb.w	r2, [r3]
 8008fae:	4b27      	ldr	r3, [pc, #156]	; (800904c <appSensorProcess+0x590>)
 8008fb0:	f993 3000 	ldrsb.w	r3, [r3]
 8008fb4:	f001 ff6c 	bl	800ae90 <atpGatewayMessageReceived>
                }

            }

            // Send the next chunk of the request
            messageToSendAcknowledgedLen += sentMessage.Len;
 8008fb8:	4b25      	ldr	r3, [pc, #148]	; (8009050 <appSensorProcess+0x594>)
 8008fba:	7a5b      	ldrb	r3, [r3, #9]
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	4b25      	ldr	r3, [pc, #148]	; (8009054 <appSensorProcess+0x598>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	4413      	add	r3, r2
 8008fc4:	4a23      	ldr	r2, [pc, #140]	; (8009054 <appSensorProcess+0x598>)
 8008fc6:	6013      	str	r3, [r2, #0]
            if (messageToSendAcknowledgedLen < messageToSendDataLen) {
 8008fc8:	4b22      	ldr	r3, [pc, #136]	; (8009054 <appSensorProcess+0x598>)
 8008fca:	681a      	ldr	r2, [r3, #0]
 8008fcc:	4b22      	ldr	r3, [pc, #136]	; (8009058 <appSensorProcess+0x59c>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	429a      	cmp	r2, r3
 8008fd2:	d204      	bcs.n	8008fde <appSensorProcess+0x522>
                sendMessageToPeer(false, gatewayAddress);
 8008fd4:	4921      	ldr	r1, [pc, #132]	; (800905c <appSensorProcess+0x5a0>)
 8008fd6:	2000      	movs	r0, #0
 8008fd8:	f7fe fdec 	bl	8007bb4 <sendMessageToPeer>
                break;
 8008fdc:	e1d9      	b.n	8009392 <appSensorProcess+0x8d6>
            }

            // If a response is coming, wait for that response from the gateway
            schedRequestCompleted();
 8008fde:	f006 f88f 	bl	800f100 <schedRequestCompleted>
            response.sendingRequest = false;
 8008fe2:	4b1f      	ldr	r3, [pc, #124]	; (8009060 <appSensorProcess+0x5a4>)
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	701a      	strb	r2, [r3, #0]
            response.receivingResponse = false;
 8008fe8:	4b1d      	ldr	r3, [pc, #116]	; (8009060 <appSensorProcess+0x5a4>)
 8008fea:	2200      	movs	r2, #0
 8008fec:	705a      	strb	r2, [r3, #1]
            if (response.responseRequired) {
 8008fee:	4b1c      	ldr	r3, [pc, #112]	; (8009060 <appSensorProcess+0x5a4>)
 8008ff0:	789b      	ldrb	r3, [r3, #2]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d002      	beq.n	8008ffc <appSensorProcess+0x540>
                sensorWaitForGatewayResponse();
 8008ff6:	f7ff fce5 	bl	80089c4 <sensorWaitForGatewayResponse>
            } else {
                APP_PRINTF("%s received final ACK: request completed\r\n", tracePeer());
                sensorCoreIdle();
            }
            break;
 8008ffa:	e1ca      	b.n	8009392 <appSensorProcess+0x8d6>
                APP_PRINTF("%s received final ACK: request completed\r\n", tracePeer());
 8008ffc:	f006 fdc4 	bl	800fb88 <tracePeer>
 8009000:	4603      	mov	r3, r0
 8009002:	9300      	str	r3, [sp, #0]
 8009004:	4b17      	ldr	r3, [pc, #92]	; (8009064 <appSensorProcess+0x5a8>)
 8009006:	2200      	movs	r2, #0
 8009008:	2100      	movs	r1, #0
 800900a:	2001      	movs	r0, #1
 800900c:	f017 fe60 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                sensorCoreIdle();
 8009010:	f7ff fd4c 	bl	8008aac <sensorCoreIdle>
            break;
 8009014:	e1bd      	b.n	8009392 <appSensorProcess+0x8d6>
 8009016:	bf00      	nop
 8009018:	200003a4 	.word	0x200003a4
 800901c:	20000ab8 	.word	0x20000ab8
 8009020:	200003dc 	.word	0x200003dc
 8009024:	08022ff0 	.word	0x08022ff0
 8009028:	200003e0 	.word	0x200003e0
 800902c:	08023014 	.word	0x08023014
 8009030:	200003e2 	.word	0x200003e2
 8009034:	0802303c 	.word	0x0802303c
 8009038:	200003e6 	.word	0x200003e6
 800903c:	08023064 	.word	0x08023064
 8009040:	200003e8 	.word	0x200003e8
 8009044:	20001a7c 	.word	0x20001a7c
 8009048:	20000d31 	.word	0x20000d31
 800904c:	20000d32 	.word	0x20000d32
 8009050:	20001894 	.word	0x20001894
 8009054:	20001a64 	.word	0x20001a64
 8009058:	20001974 	.word	0x20001974
 800905c:	20000378 	.word	0x20000378
 8009060:	20000a48 	.word	0x20000a48
 8009064:	08023088 	.word	0x08023088
        }

        // If this is the first chunk of the response, allocate the receive buffer.  Note that
        // we are careful to allocate 1 byte more than TotalLen because after the response is
        // received we will need to convert it to a null-terminated string so we can parse it.
        if (wireReceived.Offset == 0 || wireReceived.RequestID != response.requestID) {
 8009068:	4ba5      	ldr	r3, [pc, #660]	; (8009300 <appSensorProcess+0x844>)
 800906a:	f8d3 300a 	ldr.w	r3, [r3, #10]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d006      	beq.n	8009080 <appSensorProcess+0x5c4>
 8009072:	4ba3      	ldr	r3, [pc, #652]	; (8009300 <appSensorProcess+0x844>)
 8009074:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8009078:	4ba2      	ldr	r3, [pc, #648]	; (8009304 <appSensorProcess+0x848>)
 800907a:	685b      	ldr	r3, [r3, #4]
 800907c:	429a      	cmp	r2, r3
 800907e:	d03b      	beq.n	80090f8 <appSensorProcess+0x63c>
            if (response.data != NULL) {
 8009080:	4ba0      	ldr	r3, [pc, #640]	; (8009304 <appSensorProcess+0x848>)
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	2b00      	cmp	r3, #0
 8009086:	d00f      	beq.n	80090a8 <appSensorProcess+0x5ec>
                memset(response.data, '?', response.dataTotalLen);
 8009088:	4b9e      	ldr	r3, [pc, #632]	; (8009304 <appSensorProcess+0x848>)
 800908a:	689b      	ldr	r3, [r3, #8]
 800908c:	4a9d      	ldr	r2, [pc, #628]	; (8009304 <appSensorProcess+0x848>)
 800908e:	68d2      	ldr	r2, [r2, #12]
 8009090:	213f      	movs	r1, #63	; 0x3f
 8009092:	4618      	mov	r0, r3
 8009094:	f019 f84e 	bl	8022134 <memset>
                free(response.data);
 8009098:	4b9a      	ldr	r3, [pc, #616]	; (8009304 <appSensorProcess+0x848>)
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	4618      	mov	r0, r3
 800909e:	f019 f825 	bl	80220ec <free>
                response.data = NULL;
 80090a2:	4b98      	ldr	r3, [pc, #608]	; (8009304 <appSensorProcess+0x848>)
 80090a4:	2200      	movs	r2, #0
 80090a6:	609a      	str	r2, [r3, #8]
            }
            APP_PRINTF("%s now receiving response from gateway\r\n", tracePeer());
 80090a8:	f006 fd6e 	bl	800fb88 <tracePeer>
 80090ac:	4603      	mov	r3, r0
 80090ae:	9300      	str	r3, [sp, #0]
 80090b0:	4b95      	ldr	r3, [pc, #596]	; (8009308 <appSensorProcess+0x84c>)
 80090b2:	2200      	movs	r2, #0
 80090b4:	2100      	movs	r1, #0
 80090b6:	2001      	movs	r0, #1
 80090b8:	f017 fe0a 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            response.receivingResponse = true;
 80090bc:	4b91      	ldr	r3, [pc, #580]	; (8009304 <appSensorProcess+0x848>)
 80090be:	2201      	movs	r2, #1
 80090c0:	705a      	strb	r2, [r3, #1]
            response.sendingRequest = false;
 80090c2:	4b90      	ldr	r3, [pc, #576]	; (8009304 <appSensorProcess+0x848>)
 80090c4:	2200      	movs	r2, #0
 80090c6:	701a      	strb	r2, [r3, #0]
            response.data = (uint8_t *) malloc(wireReceived.TotalLen+1);
 80090c8:	4b8d      	ldr	r3, [pc, #564]	; (8009300 <appSensorProcess+0x844>)
 80090ca:	f8d3 300e 	ldr.w	r3, [r3, #14]
 80090ce:	3301      	adds	r3, #1
 80090d0:	4618      	mov	r0, r3
 80090d2:	f019 f803 	bl	80220dc <malloc>
 80090d6:	4603      	mov	r3, r0
 80090d8:	461a      	mov	r2, r3
 80090da:	4b8a      	ldr	r3, [pc, #552]	; (8009304 <appSensorProcess+0x848>)
 80090dc:	609a      	str	r2, [r3, #8]
            response.dataTotalLen = wireReceived.TotalLen;
 80090de:	4b88      	ldr	r3, [pc, #544]	; (8009300 <appSensorProcess+0x844>)
 80090e0:	f8d3 300e 	ldr.w	r3, [r3, #14]
 80090e4:	4a87      	ldr	r2, [pc, #540]	; (8009304 <appSensorProcess+0x848>)
 80090e6:	60d3      	str	r3, [r2, #12]
            response.dataAcknowledgedLen = 0;
 80090e8:	4b86      	ldr	r3, [pc, #536]	; (8009304 <appSensorProcess+0x848>)
 80090ea:	2200      	movs	r2, #0
 80090ec:	611a      	str	r2, [r3, #16]
            response.requestID = wireReceived.RequestID;
 80090ee:	4b84      	ldr	r3, [pc, #528]	; (8009300 <appSensorProcess+0x844>)
 80090f0:	f8d3 3012 	ldr.w	r3, [r3, #18]
 80090f4:	4a83      	ldr	r2, [pc, #524]	; (8009304 <appSensorProcess+0x848>)
 80090f6:	6053      	str	r3, [r2, #4]
        }

        // If this is a duplicate, skip it
        if (wireReceived.Offset+wireReceived.Len == response.dataAcknowledgedLen) {
 80090f8:	4b81      	ldr	r3, [pc, #516]	; (8009300 <appSensorProcess+0x844>)
 80090fa:	f8d3 300a 	ldr.w	r3, [r3, #10]
 80090fe:	4a80      	ldr	r2, [pc, #512]	; (8009300 <appSensorProcess+0x844>)
 8009100:	7a52      	ldrb	r2, [r2, #9]
 8009102:	441a      	add	r2, r3
 8009104:	4b7f      	ldr	r3, [pc, #508]	; (8009304 <appSensorProcess+0x848>)
 8009106:	691b      	ldr	r3, [r3, #16]
 8009108:	429a      	cmp	r2, r3
 800910a:	d10a      	bne.n	8009122 <appSensorProcess+0x666>

            APP_PRINTF("%s *** re-acking duplicate message ***\r\n", tracePeer());
 800910c:	f006 fd3c 	bl	800fb88 <tracePeer>
 8009110:	4603      	mov	r3, r0
 8009112:	9300      	str	r3, [sp, #0]
 8009114:	4b7d      	ldr	r3, [pc, #500]	; (800930c <appSensorProcess+0x850>)
 8009116:	2200      	movs	r2, #0
 8009118:	2100      	movs	r1, #0
 800911a:	2001      	movs	r0, #1
 800911c:	f017 fdd8 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 8009120:	e04f      	b.n	80091c2 <appSensorProcess+0x706>

        } else {

            // If we're not synchronized on where within the response the transfer is, error
            if (wireReceived.Offset != response.dataAcknowledgedLen) {
 8009122:	4b77      	ldr	r3, [pc, #476]	; (8009300 <appSensorProcess+0x844>)
 8009124:	f8d3 200a 	ldr.w	r2, [r3, #10]
 8009128:	4b76      	ldr	r3, [pc, #472]	; (8009304 <appSensorProcess+0x848>)
 800912a:	691b      	ldr	r3, [r3, #16]
 800912c:	429a      	cmp	r2, r3
 800912e:	d015      	beq.n	800915c <appSensorProcess+0x6a0>
                APP_PRINTF("%s *** message has wrong offset *** (%d/%d)\r\n",
 8009130:	f006 fd2a 	bl	800fb88 <tracePeer>
 8009134:	4601      	mov	r1, r0
 8009136:	4b72      	ldr	r3, [pc, #456]	; (8009300 <appSensorProcess+0x844>)
 8009138:	f8d3 300a 	ldr.w	r3, [r3, #10]
 800913c:	4a71      	ldr	r2, [pc, #452]	; (8009304 <appSensorProcess+0x848>)
 800913e:	6912      	ldr	r2, [r2, #16]
 8009140:	9202      	str	r2, [sp, #8]
 8009142:	9301      	str	r3, [sp, #4]
 8009144:	9100      	str	r1, [sp, #0]
 8009146:	4b72      	ldr	r3, [pc, #456]	; (8009310 <appSensorProcess+0x854>)
 8009148:	2200      	movs	r2, #0
 800914a:	2100      	movs	r1, #0
 800914c:	2001      	movs	r0, #1
 800914e:	f017 fdbf 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                           tracePeer(), wireReceived.Offset, response.dataAcknowledgedLen);
                schedRequestResponseTimeout();
 8009152:	f006 f88f 	bl	800f274 <schedRequestResponseTimeout>
                sensorCoreIdle();
 8009156:	f7ff fca9 	bl	8008aac <sensorCoreIdle>
                break;
 800915a:	e11a      	b.n	8009392 <appSensorProcess+0x8d6>
            }
            if (wireReceived.Offset+wireReceived.Len > response.dataTotalLen) {
 800915c:	4b68      	ldr	r3, [pc, #416]	; (8009300 <appSensorProcess+0x844>)
 800915e:	f8d3 300a 	ldr.w	r3, [r3, #10]
 8009162:	4a67      	ldr	r2, [pc, #412]	; (8009300 <appSensorProcess+0x844>)
 8009164:	7a52      	ldrb	r2, [r2, #9]
 8009166:	441a      	add	r2, r3
 8009168:	4b66      	ldr	r3, [pc, #408]	; (8009304 <appSensorProcess+0x848>)
 800916a:	68db      	ldr	r3, [r3, #12]
 800916c:	429a      	cmp	r2, r3
 800916e:	d90e      	bls.n	800918e <appSensorProcess+0x6d2>
                APP_PRINTF("%s *** message has wrong length ***\r\n", tracePeer());
 8009170:	f006 fd0a 	bl	800fb88 <tracePeer>
 8009174:	4603      	mov	r3, r0
 8009176:	9300      	str	r3, [sp, #0]
 8009178:	4b66      	ldr	r3, [pc, #408]	; (8009314 <appSensorProcess+0x858>)
 800917a:	2200      	movs	r2, #0
 800917c:	2100      	movs	r1, #0
 800917e:	2001      	movs	r0, #1
 8009180:	f017 fda6 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                schedRequestResponseTimeout();
 8009184:	f006 f876 	bl	800f274 <schedRequestResponseTimeout>
                sensorCoreIdle();
 8009188:	f7ff fc90 	bl	8008aac <sensorCoreIdle>
                break;
 800918c:	e101      	b.n	8009392 <appSensorProcess+0x8d6>
            }

            // Append the successfully received data to the response buffer
            if (response.data != NULL && wireReceived.Len > 0) {
 800918e:	4b5d      	ldr	r3, [pc, #372]	; (8009304 <appSensorProcess+0x848>)
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d015      	beq.n	80091c2 <appSensorProcess+0x706>
 8009196:	4b5a      	ldr	r3, [pc, #360]	; (8009300 <appSensorProcess+0x844>)
 8009198:	7a5b      	ldrb	r3, [r3, #9]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d011      	beq.n	80091c2 <appSensorProcess+0x706>
                memcpy(&response.data[response.dataAcknowledgedLen], wireReceived.Body, wireReceived.Len);
 800919e:	4b59      	ldr	r3, [pc, #356]	; (8009304 <appSensorProcess+0x848>)
 80091a0:	689a      	ldr	r2, [r3, #8]
 80091a2:	4b58      	ldr	r3, [pc, #352]	; (8009304 <appSensorProcess+0x848>)
 80091a4:	691b      	ldr	r3, [r3, #16]
 80091a6:	4413      	add	r3, r2
 80091a8:	4a55      	ldr	r2, [pc, #340]	; (8009300 <appSensorProcess+0x844>)
 80091aa:	7a52      	ldrb	r2, [r2, #9]
 80091ac:	495a      	ldr	r1, [pc, #360]	; (8009318 <appSensorProcess+0x85c>)
 80091ae:	4618      	mov	r0, r3
 80091b0:	f018 ffb2 	bl	8022118 <memcpy>
                response.dataAcknowledgedLen += wireReceived.Len;
 80091b4:	4b53      	ldr	r3, [pc, #332]	; (8009304 <appSensorProcess+0x848>)
 80091b6:	691b      	ldr	r3, [r3, #16]
 80091b8:	4a51      	ldr	r2, [pc, #324]	; (8009300 <appSensorProcess+0x844>)
 80091ba:	7a52      	ldrb	r2, [r2, #9]
 80091bc:	4413      	add	r3, r2
 80091be:	4a51      	ldr	r2, [pc, #324]	; (8009304 <appSensorProcess+0x848>)
 80091c0:	6113      	str	r3, [r2, #16]
            }

        }

        // We can no longer retry this request because we're about to free the message buffer
        sensorSendRetriesRemaining = 0;
 80091c2:	4b56      	ldr	r3, [pc, #344]	; (800931c <appSensorProcess+0x860>)
 80091c4:	2200      	movs	r2, #0
 80091c6:	601a      	str	r2, [r3, #0]

        // Ack this received packet
        messageToSendRequestID = response.requestID;
 80091c8:	4b4e      	ldr	r3, [pc, #312]	; (8009304 <appSensorProcess+0x848>)
 80091ca:	685b      	ldr	r3, [r3, #4]
 80091cc:	4a54      	ldr	r2, [pc, #336]	; (8009320 <appSensorProcess+0x864>)
 80091ce:	6013      	str	r3, [r2, #0]
        messageToSendFlags = MESSAGE_FLAG_ACK;
 80091d0:	4b54      	ldr	r3, [pc, #336]	; (8009324 <appSensorProcess+0x868>)
 80091d2:	2201      	movs	r2, #1
 80091d4:	701a      	strb	r2, [r3, #0]
        freeMessageToSendBuffer();
 80091d6:	f7fe fc7f 	bl	8007ad8 <freeMessageToSendBuffer>
        sendMessageToPeer(false, gatewayAddress);
 80091da:	4953      	ldr	r1, [pc, #332]	; (8009328 <appSensorProcess+0x86c>)
 80091dc:	2000      	movs	r0, #0
 80091de:	f7fe fce9 	bl	8007bb4 <sendMessageToPeer>
        break;
 80091e2:	e0d6      	b.n	8009392 <appSensorProcess+0x8d6>
    }

    case TX: {

        // Process the gateway response when it's completely received
        traceSetID("to", sentMessageCarrier.Receiver, sentMessage.RequestID);
 80091e4:	4b51      	ldr	r3, [pc, #324]	; (800932c <appSensorProcess+0x870>)
 80091e6:	f8d3 3012 	ldr.w	r3, [r3, #18]
 80091ea:	461a      	mov	r2, r3
 80091ec:	4950      	ldr	r1, [pc, #320]	; (8009330 <appSensorProcess+0x874>)
 80091ee:	4851      	ldr	r0, [pc, #324]	; (8009334 <appSensorProcess+0x878>)
 80091f0:	f006 fcd4 	bl	800fb9c <traceSetID>
        if (response.receivingResponse && response.dataAcknowledgedLen == response.dataTotalLen) {
 80091f4:	4b43      	ldr	r3, [pc, #268]	; (8009304 <appSensorProcess+0x848>)
 80091f6:	785b      	ldrb	r3, [r3, #1]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d062      	beq.n	80092c2 <appSensorProcess+0x806>
 80091fc:	4b41      	ldr	r3, [pc, #260]	; (8009304 <appSensorProcess+0x848>)
 80091fe:	691a      	ldr	r2, [r3, #16]
 8009200:	4b40      	ldr	r3, [pc, #256]	; (8009304 <appSensorProcess+0x848>)
 8009202:	68db      	ldr	r3, [r3, #12]
 8009204:	429a      	cmp	r2, r3
 8009206:	d15c      	bne.n	80092c2 <appSensorProcess+0x806>
            response.sendingRequest = false;
 8009208:	4b3e      	ldr	r3, [pc, #248]	; (8009304 <appSensorProcess+0x848>)
 800920a:	2200      	movs	r2, #0
 800920c:	701a      	strb	r2, [r3, #0]
            response.receivingResponse = false;
 800920e:	4b3d      	ldr	r3, [pc, #244]	; (8009304 <appSensorProcess+0x848>)
 8009210:	2200      	movs	r2, #0
 8009212:	705a      	strb	r2, [r3, #1]

            // Convert it to a null-terminated string and parse it.  Note that we had explicitly
            // allocated this buffer 1 byte larger than we had needed explicitly for this purpose.
            response.data[response.dataTotalLen] = '\0';
 8009214:	4b3b      	ldr	r3, [pc, #236]	; (8009304 <appSensorProcess+0x848>)
 8009216:	689a      	ldr	r2, [r3, #8]
 8009218:	4b3a      	ldr	r3, [pc, #232]	; (8009304 <appSensorProcess+0x848>)
 800921a:	68db      	ldr	r3, [r3, #12]
 800921c:	4413      	add	r3, r2
 800921e:	2200      	movs	r2, #0
 8009220:	701a      	strb	r2, [r3, #0]
            J *rsp = JConvertFromJSONString((const char *)response.data);
 8009222:	4b38      	ldr	r3, [pc, #224]	; (8009304 <appSensorProcess+0x848>)
 8009224:	689b      	ldr	r3, [r3, #8]
 8009226:	4618      	mov	r0, r3
 8009228:	f7fa fab4 	bl	8003794 <JParse>
 800922c:	6178      	str	r0, [r7, #20]
            if (rsp == NULL) {
 800922e:	697b      	ldr	r3, [r7, #20]
 8009230:	2b00      	cmp	r3, #0
 8009232:	d10d      	bne.n	8009250 <appSensorProcess+0x794>
                APP_PRINTF("%s *** sensor response isn't valid JSON *** (%d)\r\n", tracePeer(), response.dataTotalLen);
 8009234:	f006 fca8 	bl	800fb88 <tracePeer>
 8009238:	4602      	mov	r2, r0
 800923a:	4b32      	ldr	r3, [pc, #200]	; (8009304 <appSensorProcess+0x848>)
 800923c:	68db      	ldr	r3, [r3, #12]
 800923e:	9301      	str	r3, [sp, #4]
 8009240:	9200      	str	r2, [sp, #0]
 8009242:	4b3d      	ldr	r3, [pc, #244]	; (8009338 <appSensorProcess+0x87c>)
 8009244:	2200      	movs	r2, #0
 8009246:	2100      	movs	r1, #0
 8009248:	2001      	movs	r0, #1
 800924a:	f017 fd41 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800924e:	e035      	b.n	80092bc <appSensorProcess+0x800>
            } else {
                schedResponseCompleted(rsp);
 8009250:	6978      	ldr	r0, [r7, #20]
 8009252:	f005 ffaf 	bl	800f1b4 <schedResponseCompleted>
                JDelete(rsp);
 8009256:	6978      	ldr	r0, [r7, #20]
 8009258:	f7f9 fb35 	bl	80028c6 <JDelete>
                if (twSlotExpiresTimeWasValid && NoteTimeValidST()) {
 800925c:	4b37      	ldr	r3, [pc, #220]	; (800933c <appSensorProcess+0x880>)
 800925e:	781b      	ldrb	r3, [r3, #0]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d02b      	beq.n	80092bc <appSensorProcess+0x800>
 8009264:	f7fc fbc4 	bl	80059f0 <NoteTimeValidST>
 8009268:	4603      	mov	r3, r0
 800926a:	2b00      	cmp	r3, #0
 800926c:	d026      	beq.n	80092bc <appSensorProcess+0x800>
                    uint32_t now = NoteTimeST();
 800926e:	f7fc fc49 	bl	8005b04 <NoteTimeST>
 8009272:	6138      	str	r0, [r7, #16]
                    if (now > twSlotExpiresTime) {
 8009274:	4b32      	ldr	r3, [pc, #200]	; (8009340 <appSensorProcess+0x884>)
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	693a      	ldr	r2, [r7, #16]
 800927a:	429a      	cmp	r2, r3
 800927c:	d90f      	bls.n	800929e <appSensorProcess+0x7e2>
                        APP_PRINTF("%s *** sensor used too much time (%d)\r\n", tracePeer(), now-twSlotExpiresTime);
 800927e:	f006 fc83 	bl	800fb88 <tracePeer>
 8009282:	4601      	mov	r1, r0
 8009284:	4b2e      	ldr	r3, [pc, #184]	; (8009340 <appSensorProcess+0x884>)
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	693a      	ldr	r2, [r7, #16]
 800928a:	1ad3      	subs	r3, r2, r3
 800928c:	9301      	str	r3, [sp, #4]
 800928e:	9100      	str	r1, [sp, #0]
 8009290:	4b2c      	ldr	r3, [pc, #176]	; (8009344 <appSensorProcess+0x888>)
 8009292:	2200      	movs	r2, #0
 8009294:	2100      	movs	r1, #0
 8009296:	2001      	movs	r0, #1
 8009298:	f017 fd1a 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800929c:	e00e      	b.n	80092bc <appSensorProcess+0x800>
                    } else {
                        APP_PRINTF("%s sensor completed with time to spare (%d)\r\n", tracePeer(), twSlotExpiresTime-now);
 800929e:	f006 fc73 	bl	800fb88 <tracePeer>
 80092a2:	4601      	mov	r1, r0
 80092a4:	4b26      	ldr	r3, [pc, #152]	; (8009340 <appSensorProcess+0x884>)
 80092a6:	681a      	ldr	r2, [r3, #0]
 80092a8:	693b      	ldr	r3, [r7, #16]
 80092aa:	1ad3      	subs	r3, r2, r3
 80092ac:	9301      	str	r3, [sp, #4]
 80092ae:	9100      	str	r1, [sp, #0]
 80092b0:	4b25      	ldr	r3, [pc, #148]	; (8009348 <appSensorProcess+0x88c>)
 80092b2:	2200      	movs	r2, #0
 80092b4:	2100      	movs	r1, #0
 80092b6:	2001      	movs	r0, #1
 80092b8:	f017 fd0a 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                    }
                }
            }

            // Go idle
            sensorCoreIdle();
 80092bc:	f7ff fbf6 	bl	8008aac <sensorCoreIdle>
            break;
 80092c0:	e067      	b.n	8009392 <appSensorProcess+0x8d6>
        }

        // We're done when our request is fully acknowledged
        if (response.sendingRequest && response.dataAcknowledgedLen == response.dataTotalLen) {
 80092c2:	4b10      	ldr	r3, [pc, #64]	; (8009304 <appSensorProcess+0x848>)
 80092c4:	781b      	ldrb	r3, [r3, #0]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d00b      	beq.n	80092e2 <appSensorProcess+0x826>
 80092ca:	4b0e      	ldr	r3, [pc, #56]	; (8009304 <appSensorProcess+0x848>)
 80092cc:	691a      	ldr	r2, [r3, #16]
 80092ce:	4b0d      	ldr	r3, [pc, #52]	; (8009304 <appSensorProcess+0x848>)
 80092d0:	68db      	ldr	r3, [r3, #12]
 80092d2:	429a      	cmp	r2, r3
 80092d4:	d105      	bne.n	80092e2 <appSensorProcess+0x826>
            response.sendingRequest = false;
 80092d6:	4b0b      	ldr	r3, [pc, #44]	; (8009304 <appSensorProcess+0x848>)
 80092d8:	2200      	movs	r2, #0
 80092da:	701a      	strb	r2, [r3, #0]
            response.receivingResponse = false;
 80092dc:	4b09      	ldr	r3, [pc, #36]	; (8009304 <appSensorProcess+0x848>)
 80092de:	2200      	movs	r2, #0
 80092e0:	705a      	strb	r2, [r3, #1]
        }

        // Wait for the next chunk from the gateway
        sensorWaitForGatewayMessage();
 80092e2:	f7ff fb37 	bl	8008954 <sensorWaitForGatewayMessage>
        break;
 80092e6:	e054      	b.n	8009392 <appSensorProcess+0x8d6>
    }

    case RX_TIMEOUT:

        // If in LBT mode, this means the channel is clear and we can now transmit freely
        if (ListenPhaseBeforeTalk) {
 80092e8:	4b18      	ldr	r3, [pc, #96]	; (800934c <appSensorProcess+0x890>)
 80092ea:	781b      	ldrb	r3, [r3, #0]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d002      	beq.n	80092f6 <appSensorProcess+0x83a>
            lbtTalk();
 80092f0:	f7ff f86a 	bl	80083c8 <lbtTalk>
            break;
 80092f4:	e04d      	b.n	8009392 <appSensorProcess+0x8d6>
        }

        // We expected either an ACK or response data and failed to receive it
        sensorGatewayRequestFailure(false, "*** no gateway response ***");
 80092f6:	4916      	ldr	r1, [pc, #88]	; (8009350 <appSensorProcess+0x894>)
 80092f8:	2000      	movs	r0, #0
 80092fa:	f000 f855 	bl	80093a8 <sensorGatewayRequestFailure>
        break;
 80092fe:	e048      	b.n	8009392 <appSensorProcess+0x8d6>
 8009300:	20001a7c 	.word	0x20001a7c
 8009304:	20000a48 	.word	0x20000a48
 8009308:	080230b4 	.word	0x080230b4
 800930c:	080230e0 	.word	0x080230e0
 8009310:	0802310c 	.word	0x0802310c
 8009314:	0802313c 	.word	0x0802313c
 8009318:	20001a92 	.word	0x20001a92
 800931c:	20001768 	.word	0x20001768
 8009320:	20001884 	.word	0x20001884
 8009324:	20001970 	.word	0x20001970
 8009328:	20000378 	.word	0x20000378
 800932c:	20001894 	.word	0x20001894
 8009330:	20001988 	.word	0x20001988
 8009334:	08022dd0 	.word	0x08022dd0
 8009338:	08023164 	.word	0x08023164
 800933c:	20001a68 	.word	0x20001a68
 8009340:	20001964 	.word	0x20001964
 8009344:	08023198 	.word	0x08023198
 8009348:	080231c0 	.word	0x080231c0
 800934c:	2000034c 	.word	0x2000034c
 8009350:	080231f0 	.word	0x080231f0

    case RX_ERROR:

        // If in LBT mode, this means the channel is busy and we couldn't successfully receive,
        // so we should either retry the listen or give up.
        if (ListenPhaseBeforeTalk) {
 8009354:	4b10      	ldr	r3, [pc, #64]	; (8009398 <appSensorProcess+0x8dc>)
 8009356:	781b      	ldrb	r3, [r3, #0]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d009      	beq.n	8009370 <appSensorProcess+0x8b4>
            if (lbtListenBeforeTalk()) {
 800935c:	f7fe ffec 	bl	8008338 <lbtListenBeforeTalk>
 8009360:	4603      	mov	r3, r0
 8009362:	2b00      	cmp	r3, #0
 8009364:	d114      	bne.n	8009390 <appSensorProcess+0x8d4>
                break;
            }
            sensorGatewayRequestFailure(false, "*** can't transmit because channel is busy ***");
 8009366:	490d      	ldr	r1, [pc, #52]	; (800939c <appSensorProcess+0x8e0>)
 8009368:	2000      	movs	r0, #0
 800936a:	f000 f81d 	bl	80093a8 <sensorGatewayRequestFailure>
            break;
 800936e:	e010      	b.n	8009392 <appSensorProcess+0x8d6>
        }

        // Abandon hope of receiving the ACk or response data
        sensorGatewayRequestFailure(false, "*** error receiving from gateway ***");
 8009370:	490b      	ldr	r1, [pc, #44]	; (80093a0 <appSensorProcess+0x8e4>)
 8009372:	2000      	movs	r0, #0
 8009374:	f000 f818 	bl	80093a8 <sensorGatewayRequestFailure>
        break;
 8009378:	e00b      	b.n	8009392 <appSensorProcess+0x8d6>

    case TX_TIMEOUT:
        sensorGatewayRequestFailure(true, "*** can't transmit to gateway ***");
 800937a:	490a      	ldr	r1, [pc, #40]	; (80093a4 <appSensorProcess+0x8e8>)
 800937c:	2001      	movs	r0, #1
 800937e:	f000 f813 	bl	80093a8 <sensorGatewayRequestFailure>
        break;
 8009382:	e006      	b.n	8009392 <appSensorProcess+0x8d6>

    case LOWPOWER:
    default:
        break;
 8009384:	bf00      	nop
 8009386:	e004      	b.n	8009392 <appSensorProcess+0x8d6>
        break;
 8009388:	bf00      	nop
 800938a:	e002      	b.n	8009392 <appSensorProcess+0x8d6>
                break;
 800938c:	bf00      	nop
 800938e:	e000      	b.n	8009392 <appSensorProcess+0x8d6>
                break;
 8009390:	bf00      	nop

#ifdef TRACE_STATE
    APP_PRINTF("EXIT %d\r\n", CurrentStateCore);
#endif

}
 8009392:	3724      	adds	r7, #36	; 0x24
 8009394:	46bd      	mov	sp, r7
 8009396:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009398:	2000034c 	.word	0x2000034c
 800939c:	0802320c 	.word	0x0802320c
 80093a0:	0802323c 	.word	0x0802323c
 80093a4:	08023264 	.word	0x08023264

080093a8 <sensorGatewayRequestFailure>:

// Handle the case of known failure of transmit or receive to a gateway having failed
void sensorGatewayRequestFailure(bool wasTX, const char *why)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b084      	sub	sp, #16
 80093ac:	af02      	add	r7, sp, #8
 80093ae:	4603      	mov	r3, r0
 80093b0:	6039      	str	r1, [r7, #0]
 80093b2:	71fb      	strb	r3, [r7, #7]

    // Indicate failure
    if (wasTX) {
 80093b4:	79fb      	ldrb	r3, [r7, #7]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d007      	beq.n	80093ca <sensorGatewayRequestFailure+0x22>
        traceSetID("to", gatewayAddress, LastRequestID);
 80093ba:	4b1b      	ldr	r3, [pc, #108]	; (8009428 <sensorGatewayRequestFailure+0x80>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	461a      	mov	r2, r3
 80093c0:	491a      	ldr	r1, [pc, #104]	; (800942c <sensorGatewayRequestFailure+0x84>)
 80093c2:	481b      	ldr	r0, [pc, #108]	; (8009430 <sensorGatewayRequestFailure+0x88>)
 80093c4:	f006 fbea 	bl	800fb9c <traceSetID>
 80093c8:	e006      	b.n	80093d8 <sensorGatewayRequestFailure+0x30>
    } else {
        traceSetID("fm", gatewayAddress, LastRequestID);
 80093ca:	4b17      	ldr	r3, [pc, #92]	; (8009428 <sensorGatewayRequestFailure+0x80>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	461a      	mov	r2, r3
 80093d0:	4916      	ldr	r1, [pc, #88]	; (800942c <sensorGatewayRequestFailure+0x84>)
 80093d2:	4818      	ldr	r0, [pc, #96]	; (8009434 <sensorGatewayRequestFailure+0x8c>)
 80093d4:	f006 fbe2 	bl	800fb9c <traceSetID>
    }
    APP_PRINTF("%s %s\r\n", tracePeer(), why);
 80093d8:	f006 fbd6 	bl	800fb88 <tracePeer>
 80093dc:	4602      	mov	r2, r0
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	9301      	str	r3, [sp, #4]
 80093e2:	9200      	str	r2, [sp, #0]
 80093e4:	4b14      	ldr	r3, [pc, #80]	; (8009438 <sensorGatewayRequestFailure+0x90>)
 80093e6:	2200      	movs	r2, #0
 80093e8:	2100      	movs	r1, #0
 80093ea:	2001      	movs	r0, #1
 80093ec:	f017 fc70 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>

    // Indicate to the ATP subsystem that we lost a message
    // 2021-04-19 move to this side of ResendToGateway so that we take every failure into account
    // so that we are much more accurately responsive to losses, as opposed to suppressing the
    // failures at the "boundary" that might happen as often as every other message.
    atpGatewayMessageLost();
 80093f0:	f002 fa00 	bl	800b7f4 <atpGatewayMessageLost>

    // If we can retry, do so during the next transmit window
    if (sensorResendToGateway()) {
 80093f4:	f7ff f8ca 	bl	800858c <sensorResendToGateway>
 80093f8:	4603      	mov	r3, r0
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d110      	bne.n	8009420 <sensorGatewayRequestFailure+0x78>
        return;
    }

    // Free the message buffer
    freeMessageToSendBuffer();
 80093fe:	f7fe fb6b 	bl	8007ad8 <freeMessageToSendBuffer>

    // Abort with a lost message indication
    memset(&wireReceivedCarrier, 0, sizeof(wireReceivedCarrier));
 8009402:	22ec      	movs	r2, #236	; 0xec
 8009404:	2100      	movs	r1, #0
 8009406:	480d      	ldr	r0, [pc, #52]	; (800943c <sensorGatewayRequestFailure+0x94>)
 8009408:	f018 fe94 	bl	8022134 <memset>
    memset(&wireReceived, 0, sizeof(wireReceived));
 800940c:	22d0      	movs	r2, #208	; 0xd0
 800940e:	2100      	movs	r1, #0
 8009410:	480b      	ldr	r0, [pc, #44]	; (8009440 <sensorGatewayRequestFailure+0x98>)
 8009412:	f018 fe8f 	bl	8022134 <memset>
    schedRequestResponseTimeout();
 8009416:	f005 ff2d 	bl	800f274 <schedRequestResponseTimeout>
    sensorCoreIdle();
 800941a:	f7ff fb47 	bl	8008aac <sensorCoreIdle>
 800941e:	e000      	b.n	8009422 <sensorGatewayRequestFailure+0x7a>
        return;
 8009420:	bf00      	nop

}
 8009422:	3708      	adds	r7, #8
 8009424:	46bd      	mov	sp, r7
 8009426:	bd80      	pop	{r7, pc}
 8009428:	20000350 	.word	0x20000350
 800942c:	20000378 	.word	0x20000378
 8009430:	08022dd0 	.word	0x08022dd0
 8009434:	08022f78 	.word	0x08022f78
 8009438:	08022dc8 	.word	0x08022dc8
 800943c:	2000176c 	.word	0x2000176c
 8009440:	20001a7c 	.word	0x20001a7c

08009444 <appGatewayInit>:

// Initialize gateway state machine
void appGatewayInit()
{
 8009444:	b580      	push	{r7, lr}
 8009446:	af00      	add	r7, sp, #0
    gatewayHousekeeping(false, cachedSensors);
 8009448:	4b04      	ldr	r3, [pc, #16]	; (800945c <appGatewayInit+0x18>)
 800944a:	781b      	ldrb	r3, [r3, #0]
 800944c:	4619      	mov	r1, r3
 800944e:	2000      	movs	r0, #0
 8009450:	f003 fbe8 	bl	800cc24 <gatewayHousekeeping>
    gatewayWaitForAnySensorMessage();
 8009454:	f7ff fa44 	bl	80088e0 <gatewayWaitForAnySensorMessage>
}
 8009458:	bf00      	nop
 800945a:	bd80      	pop	{r7, pc}
 800945c:	20000a44 	.word	0x20000a44

08009460 <appGatewayProcess>:

// Application state machine for Gateway
void appGatewayProcess()
{
 8009460:	b5b0      	push	{r4, r5, r7, lr}
 8009462:	b0aa      	sub	sp, #168	; 0xa8
 8009464:	af04      	add	r7, sp, #16
#ifdef TRACE_STATE
    APP_PRINTF("ENTER %d\r\n", CurrentStateCore);
#endif

    // Set identity of the 'subject' of our work to 'unknown'
    traceSetID("", ourAddress, 0);
 8009466:	2200      	movs	r2, #0
 8009468:	4978      	ldr	r1, [pc, #480]	; (800964c <appGatewayProcess+0x1ec>)
 800946a:	4879      	ldr	r0, [pc, #484]	; (8009650 <appGatewayProcess+0x1f0>)
 800946c:	f006 fb96 	bl	800fb9c <traceSetID>

    // Process sub-states that may have caused wakeup
    if (ButtonEventOccurred) {
 8009470:	4b78      	ldr	r3, [pc, #480]	; (8009654 <appGatewayProcess+0x1f4>)
 8009472:	781b      	ldrb	r3, [r3, #0]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d004      	beq.n	8009482 <appGatewayProcess+0x22>
        ButtonEventOccurred = false;
 8009478:	4b76      	ldr	r3, [pc, #472]	; (8009654 <appGatewayProcess+0x1f4>)
 800947a:	2200      	movs	r2, #0
 800947c:	701a      	strb	r2, [r3, #0]
        appProcessButton();
 800947e:	f001 f907 	bl	800a690 <appProcessButton>
    }
    if (TraceEventOccurred) {
 8009482:	4b75      	ldr	r3, [pc, #468]	; (8009658 <appGatewayProcess+0x1f8>)
 8009484:	781b      	ldrb	r3, [r3, #0]
 8009486:	2b00      	cmp	r3, #0
 8009488:	d00c      	beq.n	80094a4 <appGatewayProcess+0x44>
        TraceEventOccurred = false;
 800948a:	4b73      	ldr	r3, [pc, #460]	; (8009658 <appGatewayProcess+0x1f8>)
 800948c:	2200      	movs	r2, #0
 800948e:	701a      	strb	r2, [r3, #0]
        traceInput();
 8009490:	f006 fc4a 	bl	800fd28 <traceInput>
        gatewayHousekeeping(forceSensorRefresh, cachedSensors);
 8009494:	4b71      	ldr	r3, [pc, #452]	; (800965c <appGatewayProcess+0x1fc>)
 8009496:	781b      	ldrb	r3, [r3, #0]
 8009498:	4a71      	ldr	r2, [pc, #452]	; (8009660 <appGatewayProcess+0x200>)
 800949a:	7812      	ldrb	r2, [r2, #0]
 800949c:	4611      	mov	r1, r2
 800949e:	4618      	mov	r0, r3
 80094a0:	f003 fbc0 	bl	800cc24 <gatewayHousekeeping>
    }

    // Dispatch based upon state
    switch (CurrentStateCore) {
 80094a4:	4b6f      	ldr	r3, [pc, #444]	; (8009664 <appGatewayProcess+0x204>)
 80094a6:	781b      	ldrb	r3, [r3, #0]
 80094a8:	3b02      	subs	r3, #2
 80094aa:	2b05      	cmp	r3, #5
 80094ac:	f200 84d3 	bhi.w	8009e56 <appGatewayProcess+0x9f6>
 80094b0:	a201      	add	r2, pc, #4	; (adr r2, 80094b8 <appGatewayProcess+0x58>)
 80094b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094b6:	bf00      	nop
 80094b8:	080094ed 	.word	0x080094ed
 80094bc:	08009d8f 	.word	0x08009d8f
 80094c0:	08009dd1 	.word	0x08009dd1
 80094c4:	08009c59 	.word	0x08009c59
 80094c8:	08009e2d 	.word	0x08009e2d
 80094cc:	080094d1 	.word	0x080094d1

    case TW_OPEN:
        APP_PRINTF("%s *** INVALID STATE FOR GATEWAY ***\r\n", tracePeer());
 80094d0:	f006 fb5a 	bl	800fb88 <tracePeer>
 80094d4:	4603      	mov	r3, r0
 80094d6:	9300      	str	r3, [sp, #0]
 80094d8:	4b63      	ldr	r3, [pc, #396]	; (8009668 <appGatewayProcess+0x208>)
 80094da:	2200      	movs	r2, #0
 80094dc:	2100      	movs	r1, #0
 80094de:	2001      	movs	r0, #1
 80094e0:	f017 fbf6 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        gatewayWaitForAnySensorMessage();
 80094e4:	f7ff f9fc 	bl	80088e0 <gatewayWaitForAnySensorMessage>
        break;
 80094e8:	f000 bcba 	b.w	8009e60 <appGatewayProcess+0xa00>

    case RX: {

        // If we've successfully received something while we're in an LBT 'listening'
        // phase, it means that we need to try again until there is nobody speaking.
        if (ListenPhaseBeforeTalk) {
 80094ec:	4b5f      	ldr	r3, [pc, #380]	; (800966c <appGatewayProcess+0x20c>)
 80094ee:	781b      	ldrb	r3, [r3, #0]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d013      	beq.n	800951c <appGatewayProcess+0xbc>
            if (lbtListenBeforeTalk()) {
 80094f4:	f7fe ff20 	bl	8008338 <lbtListenBeforeTalk>
 80094f8:	4603      	mov	r3, r0
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	f040 84ad 	bne.w	8009e5a <appGatewayProcess+0x9fa>
                break;
            }
            APP_PRINTF("%s *** busy and transmit retries expired ***\r\n", tracePeer());
 8009500:	f006 fb42 	bl	800fb88 <tracePeer>
 8009504:	4603      	mov	r3, r0
 8009506:	9300      	str	r3, [sp, #0]
 8009508:	4b59      	ldr	r3, [pc, #356]	; (8009670 <appGatewayProcess+0x210>)
 800950a:	2200      	movs	r2, #0
 800950c:	2100      	movs	r1, #0
 800950e:	2001      	movs	r0, #1
 8009510:	f017 fbde 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            gatewayWaitForAnySensorMessage();
 8009514:	f7ff f9e4 	bl	80088e0 <gatewayWaitForAnySensorMessage>
            break;
 8009518:	f000 bca2 	b.w	8009e60 <appGatewayProcess+0xa00>
        }

        // Decrypt and validate the received message, ignoring it if invalid
        if (!validateReceivedMessage()) {
 800951c:	f000 fe1a 	bl	800a154 <validateReceivedMessage>
 8009520:	4603      	mov	r3, r0
 8009522:	f083 0301 	eor.w	r3, r3, #1
 8009526:	b2db      	uxtb	r3, r3
 8009528:	2b00      	cmp	r3, #0
 800952a:	d006      	beq.n	800953a <appGatewayProcess+0xda>
            restartReceive(wireReceiveTimeoutMs);
 800952c:	4b51      	ldr	r3, [pc, #324]	; (8009674 <appGatewayProcess+0x214>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4618      	mov	r0, r3
 8009532:	f7ff fa7f 	bl	8008a34 <restartReceive>
            break;
 8009536:	f000 bc93 	b.w	8009e60 <appGatewayProcess+0xa00>
        }
        traceSetID("fm", wireReceivedCarrier.Sender, wireReceived.RequestID);
 800953a:	4b4f      	ldr	r3, [pc, #316]	; (8009678 <appGatewayProcess+0x218>)
 800953c:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8009540:	461a      	mov	r2, r3
 8009542:	494e      	ldr	r1, [pc, #312]	; (800967c <appGatewayProcess+0x21c>)
 8009544:	484e      	ldr	r0, [pc, #312]	; (8009680 <appGatewayProcess+0x220>)
 8009546:	f006 fb29 	bl	800fb9c <traceSetID>

        // If this request is from a different sensor than last time, clear stats
        if (memcmp(lastReceivedSensorAddress, wireReceivedCarrier.Sender, sizeof(wireReceivedCarrier.Sender)) != 0) {
 800954a:	220c      	movs	r2, #12
 800954c:	494b      	ldr	r1, [pc, #300]	; (800967c <appGatewayProcess+0x21c>)
 800954e:	484d      	ldr	r0, [pc, #308]	; (8009684 <appGatewayProcess+0x224>)
 8009550:	f018 fdd4 	bl	80220fc <memcmp>
 8009554:	4603      	mov	r3, r0
 8009556:	2b00      	cmp	r3, #0
 8009558:	d008      	beq.n	800956c <appGatewayProcess+0x10c>
            memcpy(lastReceivedSensorAddress, wireReceivedCarrier.Sender, sizeof(lastReceivedSensorAddress));
 800955a:	4b4a      	ldr	r3, [pc, #296]	; (8009684 <appGatewayProcess+0x224>)
 800955c:	4a4a      	ldr	r2, [pc, #296]	; (8009688 <appGatewayProcess+0x228>)
 800955e:	3204      	adds	r2, #4
 8009560:	6810      	ldr	r0, [r2, #0]
 8009562:	6851      	ldr	r1, [r2, #4]
 8009564:	6892      	ldr	r2, [r2, #8]
 8009566:	c307      	stmia	r3!, {r0, r1, r2}
            radioSetTxPowerUnknown();
 8009568:	f005 fb38 	bl	800ebdc <radioSetTxPowerUnknown>
        }

        // Find the sensor that is sending to us, and bubble it down to the 0th entry of the cache
        requestState foundRequest;
        int found = -1;
 800956c:	f04f 33ff 	mov.w	r3, #4294967295
 8009570:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
        for (int i=0; i<cachedSensors; i++) {
 8009574:	2300      	movs	r3, #0
 8009576:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800957a:	e02a      	b.n	80095d2 <appGatewayProcess+0x172>
            if (memcmp(requestCache[i].sensorAddress, wireReceivedCarrier.Sender, sizeof(wireReceivedCarrier.Sender)) == 0) {
 800957c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8009580:	019b      	lsls	r3, r3, #6
 8009582:	3310      	adds	r3, #16
 8009584:	4a41      	ldr	r2, [pc, #260]	; (800968c <appGatewayProcess+0x22c>)
 8009586:	4413      	add	r3, r2
 8009588:	3304      	adds	r3, #4
 800958a:	220c      	movs	r2, #12
 800958c:	493b      	ldr	r1, [pc, #236]	; (800967c <appGatewayProcess+0x21c>)
 800958e:	4618      	mov	r0, r3
 8009590:	f018 fdb4 	bl	80220fc <memcmp>
 8009594:	4603      	mov	r3, r0
 8009596:	2b00      	cmp	r3, #0
 8009598:	d116      	bne.n	80095c8 <appGatewayProcess+0x168>
                foundRequest = requestCache[i];
 800959a:	4a3c      	ldr	r2, [pc, #240]	; (800968c <appGatewayProcess+0x22c>)
 800959c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80095a0:	019b      	lsls	r3, r3, #6
 80095a2:	4413      	add	r3, r2
 80095a4:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80095a8:	461d      	mov	r5, r3
 80095aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80095ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80095ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80095b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80095b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80095b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80095b6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80095ba:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                found = i;
 80095be:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80095c2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
                break;
 80095c6:	e00b      	b.n	80095e0 <appGatewayProcess+0x180>
        for (int i=0; i<cachedSensors; i++) {
 80095c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80095cc:	3301      	adds	r3, #1
 80095ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80095d2:	4b23      	ldr	r3, [pc, #140]	; (8009660 <appGatewayProcess+0x200>)
 80095d4:	781b      	ldrb	r3, [r3, #0]
 80095d6:	461a      	mov	r2, r3
 80095d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80095dc:	4293      	cmp	r3, r2
 80095de:	dbcd      	blt.n	800957c <appGatewayProcess+0x11c>
            }
        }
        if (found == -1) {
 80095e0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80095e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095e8:	d12a      	bne.n	8009640 <appGatewayProcess+0x1e0>
            if (cachedSensors < MAX_CACHED_SENSORS) {
 80095ea:	4b1d      	ldr	r3, [pc, #116]	; (8009660 <appGatewayProcess+0x200>)
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	2b18      	cmp	r3, #24
 80095f0:	d805      	bhi.n	80095fe <appGatewayProcess+0x19e>
                cachedSensors++;
 80095f2:	4b1b      	ldr	r3, [pc, #108]	; (8009660 <appGatewayProcess+0x200>)
 80095f4:	781b      	ldrb	r3, [r3, #0]
 80095f6:	3301      	adds	r3, #1
 80095f8:	b2da      	uxtb	r2, r3
 80095fa:	4b19      	ldr	r3, [pc, #100]	; (8009660 <appGatewayProcess+0x200>)
 80095fc:	701a      	strb	r2, [r3, #0]
            }
            memset(&foundRequest, 0, sizeof(requestState));
 80095fe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8009602:	2240      	movs	r2, #64	; 0x40
 8009604:	2100      	movs	r1, #0
 8009606:	4618      	mov	r0, r3
 8009608:	f018 fd94 	bl	8022134 <memset>
            memcpy(foundRequest.sensorAddress, wireReceivedCarrier.Sender, sizeof(wireReceivedCarrier.Sender));
 800960c:	4a1e      	ldr	r2, [pc, #120]	; (8009688 <appGatewayProcess+0x228>)
 800960e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8009612:	3204      	adds	r2, #4
 8009614:	6810      	ldr	r0, [r2, #0]
 8009616:	6851      	ldr	r1, [r2, #4]
 8009618:	6892      	ldr	r2, [r2, #8]
 800961a:	c307      	stmia	r3!, {r0, r1, r2}
            APP_PRINTF("%s *** new sensor being cached ***\r\n", tracePeer());
 800961c:	f006 fab4 	bl	800fb88 <tracePeer>
 8009620:	4603      	mov	r3, r0
 8009622:	9300      	str	r3, [sp, #0]
 8009624:	4b1a      	ldr	r3, [pc, #104]	; (8009690 <appGatewayProcess+0x230>)
 8009626:	2200      	movs	r2, #0
 8009628:	2100      	movs	r1, #0
 800962a:	2001      	movs	r0, #1
 800962c:	f017 fb50 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            found = cachedSensors-1;
 8009630:	4b0b      	ldr	r3, [pc, #44]	; (8009660 <appGatewayProcess+0x200>)
 8009632:	781b      	ldrb	r3, [r3, #0]
 8009634:	3b01      	subs	r3, #1
 8009636:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
            forceSensorRefresh = true;
 800963a:	4b08      	ldr	r3, [pc, #32]	; (800965c <appGatewayProcess+0x1fc>)
 800963c:	2201      	movs	r2, #1
 800963e:	701a      	strb	r2, [r3, #0]
        }
        for (int i=cachedSensors-1; i>0; --i) {
 8009640:	4b07      	ldr	r3, [pc, #28]	; (8009660 <appGatewayProcess+0x200>)
 8009642:	781b      	ldrb	r3, [r3, #0]
 8009644:	3b01      	subs	r3, #1
 8009646:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800964a:	e045      	b.n	80096d8 <appGatewayProcess+0x278>
 800964c:	20001888 	.word	0x20001888
 8009650:	08022ef0 	.word	0x08022ef0
 8009654:	2000034d 	.word	0x2000034d
 8009658:	2000034f 	.word	0x2000034f
 800965c:	20000a45 	.word	0x20000a45
 8009660:	20000a44 	.word	0x20000a44
 8009664:	2000003c 	.word	0x2000003c
 8009668:	08023288 	.word	0x08023288
 800966c:	2000034c 	.word	0x2000034c
 8009670:	08022f48 	.word	0x08022f48
 8009674:	20001b50 	.word	0x20001b50
 8009678:	20001a7c 	.word	0x20001a7c
 800967c:	20001770 	.word	0x20001770
 8009680:	08022f78 	.word	0x08022f78
 8009684:	2000036c 	.word	0x2000036c
 8009688:	2000176c 	.word	0x2000176c
 800968c:	20000404 	.word	0x20000404
 8009690:	080232b0 	.word	0x080232b0
            if (i <= found) {
 8009694:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8009698:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800969c:	429a      	cmp	r2, r3
 800969e:	dc16      	bgt.n	80096ce <appGatewayProcess+0x26e>
                requestCache[i] = requestCache[i-1];
 80096a0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80096a4:	3b01      	subs	r3, #1
 80096a6:	49bd      	ldr	r1, [pc, #756]	; (800999c <appGatewayProcess+0x53c>)
 80096a8:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80096ac:	0192      	lsls	r2, r2, #6
 80096ae:	4411      	add	r1, r2
 80096b0:	4aba      	ldr	r2, [pc, #744]	; (800999c <appGatewayProcess+0x53c>)
 80096b2:	019b      	lsls	r3, r3, #6
 80096b4:	4413      	add	r3, r2
 80096b6:	460c      	mov	r4, r1
 80096b8:	461d      	mov	r5, r3
 80096ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80096bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80096be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80096c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80096c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80096c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80096c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80096ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        for (int i=cachedSensors-1; i>0; --i) {
 80096ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80096d2:	3b01      	subs	r3, #1
 80096d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80096d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80096dc:	2b00      	cmp	r3, #0
 80096de:	dcd9      	bgt.n	8009694 <appGatewayProcess+0x234>
            }
        }
        requestCache[0] = foundRequest;
 80096e0:	4bae      	ldr	r3, [pc, #696]	; (800999c <appGatewayProcess+0x53c>)
 80096e2:	461d      	mov	r5, r3
 80096e4:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80096e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80096ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80096ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80096ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80096f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80096f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80096f4:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80096f8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
        requestState *request = &requestCache[0];
 80096fc:	4ba7      	ldr	r3, [pc, #668]	; (800999c <appGatewayProcess+0x53c>)
 80096fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
        request->lastReceivedTime = NoteTimeST();
 8009702:	f7fc f9ff 	bl	8005b04 <NoteTimeST>
 8009706:	4602      	mov	r2, r0
 8009708:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800970c:	611a      	str	r2, [r3, #16]
        traceSetID("fm", request->sensorAddress, request->currentRequestID);
 800970e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009712:	f103 0114 	add.w	r1, r3, #20
 8009716:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800971a:	6a1b      	ldr	r3, [r3, #32]
 800971c:	461a      	mov	r2, r3
 800971e:	48a0      	ldr	r0, [pc, #640]	; (80099a0 <appGatewayProcess+0x540>)
 8009720:	f006 fa3c 	bl	800fb9c <traceSetID>
        APP_PRINTF("%s rcv txp:%d rssi:%d snr:%d\r\n", tracePeer(), wireReceived.TXP, wireReceived.RSSI, wireReceived.SNR);
 8009724:	f006 fa30 	bl	800fb88 <tracePeer>
 8009728:	4603      	mov	r3, r0
 800972a:	4a9e      	ldr	r2, [pc, #632]	; (80099a4 <appGatewayProcess+0x544>)
 800972c:	f992 2006 	ldrsb.w	r2, [r2, #6]
 8009730:	4611      	mov	r1, r2
 8009732:	4a9c      	ldr	r2, [pc, #624]	; (80099a4 <appGatewayProcess+0x544>)
 8009734:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8009738:	4610      	mov	r0, r2
 800973a:	4a9a      	ldr	r2, [pc, #616]	; (80099a4 <appGatewayProcess+0x544>)
 800973c:	f992 2005 	ldrsb.w	r2, [r2, #5]
 8009740:	9203      	str	r2, [sp, #12]
 8009742:	9002      	str	r0, [sp, #8]
 8009744:	9101      	str	r1, [sp, #4]
 8009746:	9300      	str	r3, [sp, #0]
 8009748:	4b97      	ldr	r3, [pc, #604]	; (80099a8 <appGatewayProcess+0x548>)
 800974a:	2200      	movs	r2, #0
 800974c:	2100      	movs	r1, #0
 800974e:	2001      	movs	r0, #1
 8009750:	f017 fabe 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>

        // Remember the radio stats
        if (wireReceiveSignalValid && (wireReceiveRSSI != 0 || wireReceiveSNR != 0)) {
 8009754:	4b95      	ldr	r3, [pc, #596]	; (80099ac <appGatewayProcess+0x54c>)
 8009756:	781b      	ldrb	r3, [r3, #0]
 8009758:	2b00      	cmp	r3, #0
 800975a:	d015      	beq.n	8009788 <appGatewayProcess+0x328>
 800975c:	4b94      	ldr	r3, [pc, #592]	; (80099b0 <appGatewayProcess+0x550>)
 800975e:	f993 3000 	ldrsb.w	r3, [r3]
 8009762:	2b00      	cmp	r3, #0
 8009764:	d104      	bne.n	8009770 <appGatewayProcess+0x310>
 8009766:	4b93      	ldr	r3, [pc, #588]	; (80099b4 <appGatewayProcess+0x554>)
 8009768:	f993 3000 	ldrsb.w	r3, [r3]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d00b      	beq.n	8009788 <appGatewayProcess+0x328>
            request->gatewayRSSI = wireReceiveRSSI;
 8009770:	4b8f      	ldr	r3, [pc, #572]	; (80099b0 <appGatewayProcess+0x550>)
 8009772:	f993 2000 	ldrsb.w	r2, [r3]
 8009776:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800977a:	70da      	strb	r2, [r3, #3]
            request->gatewaySNR = wireReceiveSNR;
 800977c:	4b8d      	ldr	r3, [pc, #564]	; (80099b4 <appGatewayProcess+0x554>)
 800977e:	f993 2000 	ldrsb.w	r2, [r3]
 8009782:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009786:	711a      	strb	r2, [r3, #4]
        }
        request->sensorRSSI = wireReceived.RSSI;
 8009788:	4b86      	ldr	r3, [pc, #536]	; (80099a4 <appGatewayProcess+0x544>)
 800978a:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800978e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009792:	715a      	strb	r2, [r3, #5]
        request->sensorSNR = wireReceived.SNR;
 8009794:	4b83      	ldr	r3, [pc, #524]	; (80099a4 <appGatewayProcess+0x544>)
 8009796:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800979a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800979e:	719a      	strb	r2, [r3, #6]
        request->sensorTXP = wireReceived.TXP;
 80097a0:	4b80      	ldr	r3, [pc, #512]	; (80099a4 <appGatewayProcess+0x544>)
 80097a2:	f993 2006 	ldrsb.w	r2, [r3, #6]
 80097a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80097aa:	71da      	strb	r2, [r3, #7]
        request->sensorLTP = wireReceived.LTP;
 80097ac:	4b7d      	ldr	r3, [pc, #500]	; (80099a4 <appGatewayProcess+0x544>)
 80097ae:	f993 2007 	ldrsb.w	r2, [r3, #7]
 80097b2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80097b6:	721a      	strb	r2, [r3, #8]
        request->sensorMv = wireReceived.Millivolts;
 80097b8:	4b7a      	ldr	r3, [pc, #488]	; (80099a4 <appGatewayProcess+0x544>)
 80097ba:	885b      	ldrh	r3, [r3, #2]
 80097bc:	b29a      	uxth	r2, r3
 80097be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80097c2:	815a      	strh	r2, [r3, #10]

        // Notify atp subsystem of the power of the last message received
        atpMatchPowerLevel(wireReceived.TXP);
 80097c4:	4b77      	ldr	r3, [pc, #476]	; (80099a4 <appGatewayProcess+0x544>)
 80097c6:	f993 3006 	ldrsb.w	r3, [r3, #6]
 80097ca:	4618      	mov	r0, r3
 80097cc:	f002 f8b2 	bl	800b934 <atpMatchPowerLevel>

        // Display time of receipt
        showReceivedTime((wireReceived.Flags & MESSAGE_FLAG_ACK) != 0 ? "rcv ack" : "rcv msg",
 80097d0:	4b74      	ldr	r3, [pc, #464]	; (80099a4 <appGatewayProcess+0x544>)
 80097d2:	7a1b      	ldrb	r3, [r3, #8]
 80097d4:	f003 0301 	and.w	r3, r3, #1
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d001      	beq.n	80097e0 <appGatewayProcess+0x380>
 80097dc:	4876      	ldr	r0, [pc, #472]	; (80099b8 <appGatewayProcess+0x558>)
 80097de:	e000      	b.n	80097e2 <appGatewayProcess+0x382>
 80097e0:	4876      	ldr	r0, [pc, #472]	; (80099bc <appGatewayProcess+0x55c>)
                         request->twSlotBeginsSecs, request->twSlotEndsSecs);
 80097e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80097e6:	899b      	ldrh	r3, [r3, #12]
        showReceivedTime((wireReceived.Flags & MESSAGE_FLAG_ACK) != 0 ? "rcv ack" : "rcv msg",
 80097e8:	4619      	mov	r1, r3
                         request->twSlotBeginsSecs, request->twSlotEndsSecs);
 80097ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80097ee:	89db      	ldrh	r3, [r3, #14]
        showReceivedTime((wireReceived.Flags & MESSAGE_FLAG_ACK) != 0 ? "rcv ack" : "rcv msg",
 80097f0:	461a      	mov	r2, r3
 80097f2:	f000 fb59 	bl	8009ea8 <showReceivedTime>

        // We're sending a response back to the sensor and we get an ack on a chunk
        if ((wireReceived.Flags & MESSAGE_FLAG_ACK) != 0) {
 80097f6:	4b6b      	ldr	r3, [pc, #428]	; (80099a4 <appGatewayProcess+0x544>)
 80097f8:	7a1b      	ldrb	r3, [r3, #8]
 80097fa:	f003 0301 	and.w	r3, r3, #1
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d04c      	beq.n	800989c <appGatewayProcess+0x43c>

            // Send the next chunk of the response
            if (request->dataAcknowledgedLen < request->dataTotalLen) {
 8009802:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009806:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009808:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800980c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800980e:	429a      	cmp	r2, r3
 8009810:	d220      	bcs.n	8009854 <appGatewayProcess+0x3f4>
                freeMessageToSendBuffer();
 8009812:	f7fe f961 	bl	8007ad8 <freeMessageToSendBuffer>
                messageToSendData = request->data;
 8009816:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800981a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800981c:	4a68      	ldr	r2, [pc, #416]	; (80099c0 <appGatewayProcess+0x560>)
 800981e:	6013      	str	r3, [r2, #0]
                messageToSendDataLen = request->dataTotalLen;
 8009820:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009824:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009826:	4a67      	ldr	r2, [pc, #412]	; (80099c4 <appGatewayProcess+0x564>)
 8009828:	6013      	str	r3, [r2, #0]
                messageToSendAcknowledgedLen = request->dataAcknowledgedLen;
 800982a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800982e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009830:	4a65      	ldr	r2, [pc, #404]	; (80099c8 <appGatewayProcess+0x568>)
 8009832:	6013      	str	r3, [r2, #0]
                messageToSendRequestID = request->currentRequestID;
 8009834:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009838:	6a1b      	ldr	r3, [r3, #32]
 800983a:	4a64      	ldr	r2, [pc, #400]	; (80099cc <appGatewayProcess+0x56c>)
 800983c:	6013      	str	r3, [r2, #0]
                messageToSendFlags = 0;
 800983e:	4b64      	ldr	r3, [pc, #400]	; (80099d0 <appGatewayProcess+0x570>)
 8009840:	2200      	movs	r2, #0
 8009842:	701a      	strb	r2, [r3, #0]
                sendMessageToPeer(false, request->sensorAddress);
 8009844:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009848:	3314      	adds	r3, #20
 800984a:	4619      	mov	r1, r3
 800984c:	2000      	movs	r0, #0
 800984e:	f7fe f9b1 	bl	8007bb4 <sendMessageToPeer>
                break;
 8009852:	e305      	b.n	8009e60 <appGatewayProcess+0xa00>
            }

            // Done sending the final response chunk
            if (request->data != NULL) {
 8009854:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800985a:	2b00      	cmp	r3, #0
 800985c:	d013      	beq.n	8009886 <appGatewayProcess+0x426>
                memset(request->data, '?', request->dataTotalLen);
 800985e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009862:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8009864:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800986a:	461a      	mov	r2, r3
 800986c:	213f      	movs	r1, #63	; 0x3f
 800986e:	f018 fc61 	bl	8022134 <memset>
                free(request->data);
 8009872:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009876:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009878:	4618      	mov	r0, r3
 800987a:	f018 fc37 	bl	80220ec <free>
                request->data = NULL;
 800987e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009882:	2200      	movs	r2, #0
 8009884:	635a      	str	r2, [r3, #52]	; 0x34
            }

            // Wait for next incoming message from anyone
            request->receivingRequest = false;
 8009886:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800988a:	2200      	movs	r2, #0
 800988c:	701a      	strb	r2, [r3, #0]
            request->sendingResponse = false;
 800988e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009892:	2200      	movs	r2, #0
 8009894:	705a      	strb	r2, [r3, #1]
            gatewayWaitForAnySensorMessage();
 8009896:	f7ff f823 	bl	80088e0 <gatewayWaitForAnySensorMessage>
            break;
 800989a:	e2e1      	b.n	8009e60 <appGatewayProcess+0xa00>

        }

        // If this is the first chunk of the message, allocate the receive buffer
        if (wireReceived.Offset == 0 || wireReceived.RequestID != request->currentRequestID) {
 800989c:	4b41      	ldr	r3, [pc, #260]	; (80099a4 <appGatewayProcess+0x544>)
 800989e:	f8d3 300a 	ldr.w	r3, [r3, #10]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d007      	beq.n	80098b6 <appGatewayProcess+0x456>
 80098a6:	4b3f      	ldr	r3, [pc, #252]	; (80099a4 <appGatewayProcess+0x544>)
 80098a8:	f8d3 2012 	ldr.w	r2, [r3, #18]
 80098ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80098b0:	6a1b      	ldr	r3, [r3, #32]
 80098b2:	429a      	cmp	r2, r3
 80098b4:	d05c      	beq.n	8009970 <appGatewayProcess+0x510>
            if (request->data != NULL) {
 80098b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80098ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d013      	beq.n	80098e8 <appGatewayProcess+0x488>
                memset(request->data, '?', request->dataTotalLen);
 80098c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80098c4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80098c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80098ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098cc:	461a      	mov	r2, r3
 80098ce:	213f      	movs	r1, #63	; 0x3f
 80098d0:	f018 fc30 	bl	8022134 <memset>
                free(request->data);
 80098d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80098d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098da:	4618      	mov	r0, r3
 80098dc:	f018 fc06 	bl	80220ec <free>
                request->data = NULL;
 80098e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80098e4:	2200      	movs	r2, #0
 80098e6:	635a      	str	r2, [r3, #52]	; 0x34
            }
            request->receivingRequest = true;
 80098e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80098ec:	2201      	movs	r2, #1
 80098ee:	701a      	strb	r2, [r3, #0]
            request->sendingResponse = false;
 80098f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80098f4:	2200      	movs	r2, #0
 80098f6:	705a      	strb	r2, [r3, #1]
            request->responseRequired = (wireReceived.Flags & MESSAGE_FLAG_RESPONSE) != 0;
 80098f8:	4b2a      	ldr	r3, [pc, #168]	; (80099a4 <appGatewayProcess+0x544>)
 80098fa:	7a1b      	ldrb	r3, [r3, #8]
 80098fc:	f003 0304 	and.w	r3, r3, #4
 8009900:	2b00      	cmp	r3, #0
 8009902:	bf14      	ite	ne
 8009904:	2301      	movne	r3, #1
 8009906:	2300      	moveq	r3, #0
 8009908:	b2da      	uxtb	r2, r3
 800990a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800990e:	709a      	strb	r2, [r3, #2]
            request->data = (uint8_t *) malloc(wireReceived.TotalLen);
 8009910:	4b24      	ldr	r3, [pc, #144]	; (80099a4 <appGatewayProcess+0x544>)
 8009912:	f8d3 300e 	ldr.w	r3, [r3, #14]
 8009916:	4618      	mov	r0, r3
 8009918:	f018 fbe0 	bl	80220dc <malloc>
 800991c:	4603      	mov	r3, r0
 800991e:	461a      	mov	r2, r3
 8009920:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009924:	635a      	str	r2, [r3, #52]	; 0x34
            request->dataTotalLen = wireReceived.TotalLen;
 8009926:	4b1f      	ldr	r3, [pc, #124]	; (80099a4 <appGatewayProcess+0x544>)
 8009928:	f8d3 200e 	ldr.w	r2, [r3, #14]
 800992c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009930:	639a      	str	r2, [r3, #56]	; 0x38
            request->dataAcknowledgedLen = 0;
 8009932:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009936:	2200      	movs	r2, #0
 8009938:	63da      	str	r2, [r3, #60]	; 0x3c
            request->currentRequestID = wireReceived.RequestID;
 800993a:	4b1a      	ldr	r3, [pc, #104]	; (80099a4 <appGatewayProcess+0x544>)
 800993c:	f8d3 2012 	ldr.w	r2, [r3, #18]
 8009940:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009944:	621a      	str	r2, [r3, #32]
            traceSetID("fm", request->sensorAddress, request->currentRequestID);
 8009946:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800994a:	f103 0114 	add.w	r1, r3, #20
 800994e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009952:	6a1b      	ldr	r3, [r3, #32]
 8009954:	461a      	mov	r2, r3
 8009956:	4812      	ldr	r0, [pc, #72]	; (80099a0 <appGatewayProcess+0x540>)
 8009958:	f006 f920 	bl	800fb9c <traceSetID>
            APP_PRINTF("%s now receiving request from sensor\r\n", tracePeer());
 800995c:	f006 f914 	bl	800fb88 <tracePeer>
 8009960:	4603      	mov	r3, r0
 8009962:	9300      	str	r3, [sp, #0]
 8009964:	4b1b      	ldr	r3, [pc, #108]	; (80099d4 <appGatewayProcess+0x574>)
 8009966:	2200      	movs	r2, #0
 8009968:	2100      	movs	r1, #0
 800996a:	2001      	movs	r0, #1
 800996c:	f017 f9b0 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        }

        // If this is a duplicate, skip it
        if (wireReceived.Offset+wireReceived.Len == request->dataAcknowledgedLen) {
 8009970:	4b0c      	ldr	r3, [pc, #48]	; (80099a4 <appGatewayProcess+0x544>)
 8009972:	f8d3 300a 	ldr.w	r3, [r3, #10]
 8009976:	4a0b      	ldr	r2, [pc, #44]	; (80099a4 <appGatewayProcess+0x544>)
 8009978:	7a52      	ldrb	r2, [r2, #9]
 800997a:	441a      	add	r2, r3
 800997c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009982:	429a      	cmp	r2, r3
 8009984:	d12a      	bne.n	80099dc <appGatewayProcess+0x57c>

            APP_PRINTF("%s *** re-acking duplicate message ***\r\n", tracePeer());
 8009986:	f006 f8ff 	bl	800fb88 <tracePeer>
 800998a:	4603      	mov	r3, r0
 800998c:	9300      	str	r3, [sp, #0]
 800998e:	4b12      	ldr	r3, [pc, #72]	; (80099d8 <appGatewayProcess+0x578>)
 8009990:	2200      	movs	r2, #0
 8009992:	2100      	movs	r1, #0
 8009994:	2001      	movs	r0, #1
 8009996:	f017 f99b 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800999a:	e07b      	b.n	8009a94 <appGatewayProcess+0x634>
 800999c:	20000404 	.word	0x20000404
 80099a0:	08022f78 	.word	0x08022f78
 80099a4:	20001a7c 	.word	0x20001a7c
 80099a8:	080232d8 	.word	0x080232d8
 80099ac:	20000d30 	.word	0x20000d30
 80099b0:	20000d31 	.word	0x20000d31
 80099b4:	20000d32 	.word	0x20000d32
 80099b8:	080232f8 	.word	0x080232f8
 80099bc:	08023300 	.word	0x08023300
 80099c0:	2000187c 	.word	0x2000187c
 80099c4:	20001974 	.word	0x20001974
 80099c8:	20001a64 	.word	0x20001a64
 80099cc:	20001884 	.word	0x20001884
 80099d0:	20001970 	.word	0x20001970
 80099d4:	08023308 	.word	0x08023308
 80099d8:	080230e0 	.word	0x080230e0

        } else {

            // If we're not synchronized on where within the request the transfer is, error
            if (wireReceived.Offset != request->dataAcknowledgedLen) {
 80099dc:	4ba3      	ldr	r3, [pc, #652]	; (8009c6c <appGatewayProcess+0x80c>)
 80099de:	f8d3 200a 	ldr.w	r2, [r3, #10]
 80099e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80099e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099e8:	429a      	cmp	r2, r3
 80099ea:	d014      	beq.n	8009a16 <appGatewayProcess+0x5b6>
                APP_PRINTF("%s *** message has wrong offset *** (%d/%d)\r\n", tracePeer(),
 80099ec:	f006 f8cc 	bl	800fb88 <tracePeer>
 80099f0:	4601      	mov	r1, r0
 80099f2:	4b9e      	ldr	r3, [pc, #632]	; (8009c6c <appGatewayProcess+0x80c>)
 80099f4:	f8d3 300a 	ldr.w	r3, [r3, #10]
 80099f8:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80099fc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80099fe:	9202      	str	r2, [sp, #8]
 8009a00:	9301      	str	r3, [sp, #4]
 8009a02:	9100      	str	r1, [sp, #0]
 8009a04:	4b9a      	ldr	r3, [pc, #616]	; (8009c70 <appGatewayProcess+0x810>)
 8009a06:	2200      	movs	r2, #0
 8009a08:	2100      	movs	r1, #0
 8009a0a:	2001      	movs	r0, #1
 8009a0c:	f017 f960 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                           wireReceived.Offset, request->dataAcknowledgedLen);
                gatewayWaitForAnySensorMessage();
 8009a10:	f7fe ff66 	bl	80088e0 <gatewayWaitForAnySensorMessage>
                break;
 8009a14:	e224      	b.n	8009e60 <appGatewayProcess+0xa00>
            }
            if (wireReceived.Offset+wireReceived.Len > request->dataTotalLen) {
 8009a16:	4b95      	ldr	r3, [pc, #596]	; (8009c6c <appGatewayProcess+0x80c>)
 8009a18:	f8d3 300a 	ldr.w	r3, [r3, #10]
 8009a1c:	4a93      	ldr	r2, [pc, #588]	; (8009c6c <appGatewayProcess+0x80c>)
 8009a1e:	7a52      	ldrb	r2, [r2, #9]
 8009a20:	441a      	add	r2, r3
 8009a22:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009a26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	d914      	bls.n	8009a56 <appGatewayProcess+0x5f6>
                request->receivingRequest = true;
 8009a2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009a30:	2201      	movs	r2, #1
 8009a32:	701a      	strb	r2, [r3, #0]
                request->sendingResponse = false;
 8009a34:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009a38:	2200      	movs	r2, #0
 8009a3a:	705a      	strb	r2, [r3, #1]
                APP_PRINTF("%s *** message has wrong length ***\r\n", tracePeer());
 8009a3c:	f006 f8a4 	bl	800fb88 <tracePeer>
 8009a40:	4603      	mov	r3, r0
 8009a42:	9300      	str	r3, [sp, #0]
 8009a44:	4b8b      	ldr	r3, [pc, #556]	; (8009c74 <appGatewayProcess+0x814>)
 8009a46:	2200      	movs	r2, #0
 8009a48:	2100      	movs	r1, #0
 8009a4a:	2001      	movs	r0, #1
 8009a4c:	f017 f940 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                gatewayWaitForAnySensorMessage();
 8009a50:	f7fe ff46 	bl	80088e0 <gatewayWaitForAnySensorMessage>
                break;
 8009a54:	e204      	b.n	8009e60 <appGatewayProcess+0xa00>
            }

            // Append the successfully received data to the request buffer
            if (request->data != NULL && wireReceived.Len > 0) {
 8009a56:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d019      	beq.n	8009a94 <appGatewayProcess+0x634>
 8009a60:	4b82      	ldr	r3, [pc, #520]	; (8009c6c <appGatewayProcess+0x80c>)
 8009a62:	7a5b      	ldrb	r3, [r3, #9]
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d015      	beq.n	8009a94 <appGatewayProcess+0x634>
                memcpy(&request->data[request->dataAcknowledgedLen], wireReceived.Body, wireReceived.Len);
 8009a68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009a6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a6e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009a72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a74:	4413      	add	r3, r2
 8009a76:	4a7d      	ldr	r2, [pc, #500]	; (8009c6c <appGatewayProcess+0x80c>)
 8009a78:	7a52      	ldrb	r2, [r2, #9]
 8009a7a:	497f      	ldr	r1, [pc, #508]	; (8009c78 <appGatewayProcess+0x818>)
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	f018 fb4b 	bl	8022118 <memcpy>
                request->dataAcknowledgedLen += wireReceived.Len;
 8009a82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009a86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a88:	4a78      	ldr	r2, [pc, #480]	; (8009c6c <appGatewayProcess+0x80c>)
 8009a8a:	7a52      	ldrb	r2, [r2, #9]
 8009a8c:	441a      	add	r2, r3
 8009a8e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009a92:	63da      	str	r2, [r3, #60]	; 0x3c
            }

        }

        // If this was a beacon, we're completing a peering request
        if ((wireReceived.Flags & MESSAGE_FLAG_BEACON) != 0) {
 8009a94:	4b75      	ldr	r3, [pc, #468]	; (8009c6c <appGatewayProcess+0x80c>)
 8009a96:	7a1b      	ldrb	r3, [r3, #8]
 8009a98:	f003 0302 	and.w	r3, r3, #2
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d04b      	beq.n	8009b38 <appGatewayProcess+0x6d8>

            // Verify that it's a supported algorithm
            if (wireReceived.RequestID != MESSAGE_ALG_CTR) {
 8009aa0:	4b72      	ldr	r3, [pc, #456]	; (8009c6c <appGatewayProcess+0x80c>)
 8009aa2:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8009aa6:	2b01      	cmp	r3, #1
 8009aa8:	d00c      	beq.n	8009ac4 <appGatewayProcess+0x664>
                APP_PRINTF("%s *** beacon message has wrong encryption type ***\r\n", tracePeer());
 8009aaa:	f006 f86d 	bl	800fb88 <tracePeer>
 8009aae:	4603      	mov	r3, r0
 8009ab0:	9300      	str	r3, [sp, #0]
 8009ab2:	4b72      	ldr	r3, [pc, #456]	; (8009c7c <appGatewayProcess+0x81c>)
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	2100      	movs	r1, #0
 8009ab8:	2001      	movs	r0, #1
 8009aba:	f017 f909 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                gatewayWaitForAnySensorMessage();
 8009abe:	f7fe ff0f 	bl	80088e0 <gatewayWaitForAnySensorMessage>
                break;
 8009ac2:	e1cd      	b.n	8009e60 <appGatewayProcess+0xa00>
            }

            // Update the key and algorithm for this peer in flash
            flashConfigUpdatePeer(PEER_TYPE_SENSOR, request->sensorAddress, wireReceived.Body);
 8009ac4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009ac8:	3314      	adds	r3, #20
 8009aca:	4a6b      	ldr	r2, [pc, #428]	; (8009c78 <appGatewayProcess+0x818>)
 8009acc:	4619      	mov	r1, r3
 8009ace:	2004      	movs	r0, #4
 8009ad0:	f002 fefa 	bl	800c8c8 <flashConfigUpdatePeer>
            APP_PRINTF("%s *** beacon: updated sensor key\r\n", tracePeer());
 8009ad4:	f006 f858 	bl	800fb88 <tracePeer>
 8009ad8:	4603      	mov	r3, r0
 8009ada:	9300      	str	r3, [sp, #0]
 8009adc:	4b68      	ldr	r3, [pc, #416]	; (8009c80 <appGatewayProcess+0x820>)
 8009ade:	2200      	movs	r2, #0
 8009ae0:	2100      	movs	r1, #0
 8009ae2:	2001      	movs	r0, #1
 8009ae4:	f017 f8f4 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            }
            APP_PRINTF("\r\n");
#endif

            // Notify the notecard and notehub that we've peered with this sensor
            J *req = NoteNewCommand("hub.log");
 8009ae8:	4866      	ldr	r0, [pc, #408]	; (8009c84 <appGatewayProcess+0x824>)
 8009aea:	f7fd fccb 	bl	8007484 <NoteNewCommand>
 8009aee:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
            if (req != NULL) {
 8009af2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d01e      	beq.n	8009b38 <appGatewayProcess+0x6d8>
                JAddStringToObject(req, "method", "sensor-provision");
 8009afa:	4a63      	ldr	r2, [pc, #396]	; (8009c88 <appGatewayProcess+0x828>)
 8009afc:	4963      	ldr	r1, [pc, #396]	; (8009c8c <appGatewayProcess+0x82c>)
 8009afe:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8009b02:	f7fa fd17 	bl	8004534 <JAddStringToObject>
                char saddr[40];
                utilAddressToText(request->sensorAddress, saddr, sizeof(saddr));
 8009b06:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b0a:	3314      	adds	r3, #20
 8009b0c:	1d39      	adds	r1, r7, #4
 8009b0e:	2228      	movs	r2, #40	; 0x28
 8009b10:	4618      	mov	r0, r3
 8009b12:	f006 fbba 	bl	801028a <utilAddressToText>
                JAddStringToObject(req, "text", saddr);
 8009b16:	1d3b      	adds	r3, r7, #4
 8009b18:	461a      	mov	r2, r3
 8009b1a:	495d      	ldr	r1, [pc, #372]	; (8009c90 <appGatewayProcess+0x830>)
 8009b1c:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8009b20:	f7fa fd08 	bl	8004534 <JAddStringToObject>
                JAddBoolToObject(req, "sync", true);
 8009b24:	2201      	movs	r2, #1
 8009b26:	495b      	ldr	r1, [pc, #364]	; (8009c94 <appGatewayProcess+0x834>)
 8009b28:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8009b2c:	f7fa fcc6 	bl	80044bc <JAddBoolToObject>
                NoteRequest(req);
 8009b30:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8009b34:	f7fd fcbe 	bl	80074b4 <NoteRequest>
        // Prepare the body
        static gatewayAckBody body = {0};
        char *zone;
        int offset;
        char name[SENSOR_NAME_MAX];
        flashConfigFindPeerByAddress(request->sensorAddress, NULL, NULL, name);
 8009b38:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b3c:	f103 0014 	add.w	r0, r3, #20
 8009b40:	1d3b      	adds	r3, r7, #4
 8009b42:	2200      	movs	r2, #0
 8009b44:	2100      	movs	r1, #0
 8009b46:	f002 fe17 	bl	800c778 <flashConfigFindPeerByAddress>
        extractNameComponents(name, body.Name, NULL, 0);
 8009b4a:	1d38      	adds	r0, r7, #4
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	2200      	movs	r2, #0
 8009b50:	4951      	ldr	r1, [pc, #324]	; (8009c98 <appGatewayProcess+0x838>)
 8009b52:	f006 fbc2 	bl	80102da <extractNameComponents>
        body.LastProcessedRequestID = request->lastProcessedRequestIDForAck;
 8009b56:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b5c:	4a4f      	ldr	r2, [pc, #316]	; (8009c9c <appGatewayProcess+0x83c>)
 8009b5e:	60d3      	str	r3, [r2, #12]
        twRefresh();
 8009b60:	f000 fbec 	bl	800a33c <twRefresh>
        body.TWModulusSecs = TWModulusSecs;
 8009b64:	4b4e      	ldr	r3, [pc, #312]	; (8009ca0 <appGatewayProcess+0x840>)
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	4a4c      	ldr	r2, [pc, #304]	; (8009c9c <appGatewayProcess+0x83c>)
 8009b6a:	6013      	str	r3, [r2, #0]
        body.TWModulusOffsetSecs = TWModulusOffsetSecs;
 8009b6c:	4b4d      	ldr	r3, [pc, #308]	; (8009ca4 <appGatewayProcess+0x844>)
 8009b6e:	881a      	ldrh	r2, [r3, #0]
 8009b70:	4b4a      	ldr	r3, [pc, #296]	; (8009c9c <appGatewayProcess+0x83c>)
 8009b72:	809a      	strh	r2, [r3, #4]
        body.TWSlotBeginsSecs = request->twSlotBeginsSecs;
 8009b74:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b78:	899a      	ldrh	r2, [r3, #12]
 8009b7a:	4b48      	ldr	r3, [pc, #288]	; (8009c9c <appGatewayProcess+0x83c>)
 8009b7c:	80da      	strh	r2, [r3, #6]
        body.TWSlotEndsSecs = request->twSlotEndsSecs;
 8009b7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009b82:	89da      	ldrh	r2, [r3, #14]
 8009b84:	4b45      	ldr	r3, [pc, #276]	; (8009c9c <appGatewayProcess+0x83c>)
 8009b86:	811a      	strh	r2, [r3, #8]
        body.TWListenBeforeTalkMs = TWListenBeforeTalkMs;
 8009b88:	4b47      	ldr	r3, [pc, #284]	; (8009ca8 <appGatewayProcess+0x848>)
 8009b8a:	881a      	ldrh	r2, [r3, #0]
 8009b8c:	4b43      	ldr	r3, [pc, #268]	; (8009c9c <appGatewayProcess+0x83c>)
 8009b8e:	815a      	strh	r2, [r3, #10]
#if REBOOT_SENSORS_WHEN_GATEWAY_REBOOTS
        body.BootTime = gatewayBootTime;
 8009b90:	4b46      	ldr	r3, [pc, #280]	; (8009cac <appGatewayProcess+0x84c>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4a41      	ldr	r2, [pc, #260]	; (8009c9c <appGatewayProcess+0x83c>)
 8009b96:	6113      	str	r3, [r2, #16]
#else
        body.BootTime = 0;
#endif
        NoteRegion(NULL, NULL, &zone, &offset);
 8009b98:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8009b9c:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 8009ba0:	2100      	movs	r1, #0
 8009ba2:	2000      	movs	r0, #0
 8009ba4:	f7fc f8d6 	bl	8005d54 <NoteRegion>
        body.ZoneOffsetMins = offset;
 8009ba8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009baa:	b21a      	sxth	r2, r3
 8009bac:	4b3b      	ldr	r3, [pc, #236]	; (8009c9c <appGatewayProcess+0x83c>)
 8009bae:	831a      	strh	r2, [r3, #24]
        body.ZoneName[0] = zone[0];
 8009bb0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009bb2:	781a      	ldrb	r2, [r3, #0]
 8009bb4:	4b39      	ldr	r3, [pc, #228]	; (8009c9c <appGatewayProcess+0x83c>)
 8009bb6:	769a      	strb	r2, [r3, #26]
        body.ZoneName[1] = zone[1];
 8009bb8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009bba:	3301      	adds	r3, #1
 8009bbc:	781a      	ldrb	r2, [r3, #0]
 8009bbe:	4b37      	ldr	r3, [pc, #220]	; (8009c9c <appGatewayProcess+0x83c>)
 8009bc0:	76da      	strb	r2, [r3, #27]
        body.ZoneName[2] = zone[2];
 8009bc2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009bc4:	3302      	adds	r3, #2
 8009bc6:	781a      	ldrb	r2, [r3, #0]
 8009bc8:	4b34      	ldr	r3, [pc, #208]	; (8009c9c <appGatewayProcess+0x83c>)
 8009bca:	771a      	strb	r2, [r3, #28]
        // Set the time to be our current time plus an offset of the transmit window,
        // so that we are as close as possible to synchronized times.  There is also
        // unfortunately a "transit time" for is message to be AES-encrypted and
        // transmitted over the wire (given the slow LoRa wire speed), so an
        // additional adjustment is made.  (This was measured empically.)
        body.Time = NoteTimeST();
 8009bcc:	f7fb ff9a 	bl	8005b04 <NoteTimeST>
 8009bd0:	4603      	mov	r3, r0
 8009bd2:	4a32      	ldr	r2, [pc, #200]	; (8009c9c <appGatewayProcess+0x83c>)
 8009bd4:	6153      	str	r3, [r2, #20]
        body.Time += 4;                 // Estimated transit time from gateway to sensor
 8009bd6:	4b31      	ldr	r3, [pc, #196]	; (8009c9c <appGatewayProcess+0x83c>)
 8009bd8:	695b      	ldr	r3, [r3, #20]
 8009bda:	3304      	adds	r3, #4
 8009bdc:	4a2f      	ldr	r2, [pc, #188]	; (8009c9c <appGatewayProcess+0x83c>)
 8009bde:	6153      	str	r3, [r2, #20]
        if (TW_LBT_PERIOD_MS != 0) {    // Delay in transmitting when window is opened
            body.Time += (TW_LBT_PERIOD_MS/1000)+1;
 8009be0:	4b2e      	ldr	r3, [pc, #184]	; (8009c9c <appGatewayProcess+0x83c>)
 8009be2:	695b      	ldr	r3, [r3, #20]
 8009be4:	3302      	adds	r3, #2
 8009be6:	4a2d      	ldr	r2, [pc, #180]	; (8009c9c <appGatewayProcess+0x83c>)
 8009be8:	6153      	str	r3, [r2, #20]
        }

        // Make sure that the send buffer is deallocated
        freeMessageToSendBuffer();
 8009bea:	f7fd ff75 	bl	8007ad8 <freeMessageToSendBuffer>

        // Set the length to what's necessary to transmit the name, using the
        // assumption that the name is always at the very end of the structure.
        messageToSendDataLen = sizeof(body);
 8009bee:	4b30      	ldr	r3, [pc, #192]	; (8009cb0 <appGatewayProcess+0x850>)
 8009bf0:	224f      	movs	r2, #79	; 0x4f
 8009bf2:	601a      	str	r2, [r3, #0]
        messageToSendDataLen -= SENSOR_NAME_MAX;
 8009bf4:	4b2e      	ldr	r3, [pc, #184]	; (8009cb0 <appGatewayProcess+0x850>)
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	3b32      	subs	r3, #50	; 0x32
 8009bfa:	4a2d      	ldr	r2, [pc, #180]	; (8009cb0 <appGatewayProcess+0x850>)
 8009bfc:	6013      	str	r3, [r2, #0]
        messageToSendDataLen += strlen(body.Name)+1;
 8009bfe:	4826      	ldr	r0, [pc, #152]	; (8009c98 <appGatewayProcess+0x838>)
 8009c00:	f7f7 fa28 	bl	8001054 <strlen>
 8009c04:	4602      	mov	r2, r0
 8009c06:	4b2a      	ldr	r3, [pc, #168]	; (8009cb0 <appGatewayProcess+0x850>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	3301      	adds	r3, #1
 8009c0e:	4a28      	ldr	r2, [pc, #160]	; (8009cb0 <appGatewayProcess+0x850>)
 8009c10:	6013      	str	r3, [r2, #0]

        // Ack this received packet with the current gateway time
        messageToSendRequestID = request->currentRequestID;
 8009c12:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009c16:	6a1b      	ldr	r3, [r3, #32]
 8009c18:	4a26      	ldr	r2, [pc, #152]	; (8009cb4 <appGatewayProcess+0x854>)
 8009c1a:	6013      	str	r3, [r2, #0]
        messageToSendFlags = MESSAGE_FLAG_ACK;
 8009c1c:	4b26      	ldr	r3, [pc, #152]	; (8009cb8 <appGatewayProcess+0x858>)
 8009c1e:	2201      	movs	r2, #1
 8009c20:	701a      	strb	r2, [r3, #0]
        if ((wireReceived.Flags & MESSAGE_FLAG_BEACON) != 0) {
 8009c22:	4b12      	ldr	r3, [pc, #72]	; (8009c6c <appGatewayProcess+0x80c>)
 8009c24:	7a1b      	ldrb	r3, [r3, #8]
 8009c26:	f003 0302 	and.w	r3, r3, #2
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d006      	beq.n	8009c3c <appGatewayProcess+0x7dc>
            messageToSendFlags |= MESSAGE_FLAG_BEACON;
 8009c2e:	4b22      	ldr	r3, [pc, #136]	; (8009cb8 <appGatewayProcess+0x858>)
 8009c30:	781b      	ldrb	r3, [r3, #0]
 8009c32:	f043 0302 	orr.w	r3, r3, #2
 8009c36:	b2da      	uxtb	r2, r3
 8009c38:	4b1f      	ldr	r3, [pc, #124]	; (8009cb8 <appGatewayProcess+0x858>)
 8009c3a:	701a      	strb	r2, [r3, #0]
        }
        messageToSendData = (uint8_t *) &body;
 8009c3c:	4b1f      	ldr	r3, [pc, #124]	; (8009cbc <appGatewayProcess+0x85c>)
 8009c3e:	4a17      	ldr	r2, [pc, #92]	; (8009c9c <appGatewayProcess+0x83c>)
 8009c40:	601a      	str	r2, [r3, #0]
        messageToSendAcknowledgedLen = 0;
 8009c42:	4b1f      	ldr	r3, [pc, #124]	; (8009cc0 <appGatewayProcess+0x860>)
 8009c44:	2200      	movs	r2, #0
 8009c46:	601a      	str	r2, [r3, #0]
        sendMessageToPeer(false, request->sensorAddress);
 8009c48:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009c4c:	3314      	adds	r3, #20
 8009c4e:	4619      	mov	r1, r3
 8009c50:	2000      	movs	r0, #0
 8009c52:	f7fd ffaf 	bl	8007bb4 <sendMessageToPeer>
        break;
 8009c56:	e103      	b.n	8009e60 <appGatewayProcess+0xa00>
    }

    case TX: {

        // If we just sent a beacon response, we're done.
        if ((messageToSendFlags & MESSAGE_FLAG_BEACON) != 0) {
 8009c58:	4b17      	ldr	r3, [pc, #92]	; (8009cb8 <appGatewayProcess+0x858>)
 8009c5a:	781b      	ldrb	r3, [r3, #0]
 8009c5c:	f003 0302 	and.w	r3, r3, #2
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d02f      	beq.n	8009cc4 <appGatewayProcess+0x864>
            gatewayWaitForSensorMessage();
 8009c64:	f7fe fe04 	bl	8008870 <gatewayWaitForSensorMessage>
            break;
 8009c68:	e0fa      	b.n	8009e60 <appGatewayProcess+0xa00>
 8009c6a:	bf00      	nop
 8009c6c:	20001a7c 	.word	0x20001a7c
 8009c70:	0802310c 	.word	0x0802310c
 8009c74:	0802313c 	.word	0x0802313c
 8009c78:	20001a92 	.word	0x20001a92
 8009c7c:	08023330 	.word	0x08023330
 8009c80:	08023368 	.word	0x08023368
 8009c84:	0802338c 	.word	0x0802338c
 8009c88:	08023394 	.word	0x08023394
 8009c8c:	080233a8 	.word	0x080233a8
 8009c90:	080233b0 	.word	0x080233b0
 8009c94:	080233b8 	.word	0x080233b8
 8009c98:	20000a7d 	.word	0x20000a7d
 8009c9c:	20000a60 	.word	0x20000a60
 8009ca0:	200003dc 	.word	0x200003dc
 8009ca4:	200003e0 	.word	0x200003e0
 8009ca8:	200003e8 	.word	0x200003e8
 8009cac:	20000ab8 	.word	0x20000ab8
 8009cb0:	20001974 	.word	0x20001974
 8009cb4:	20001884 	.word	0x20001884
 8009cb8:	20001970 	.word	0x20001970
 8009cbc:	2000187c 	.word	0x2000187c
 8009cc0:	20001a64 	.word	0x20001a64
        }

        // The last received message is the one most recent in the cache
        requestState *request = &requestCache[0];
 8009cc4:	4b68      	ldr	r3, [pc, #416]	; (8009e68 <appGatewayProcess+0xa08>)
 8009cc6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        traceSetID("to", request->sensorAddress, request->currentRequestID);
 8009cca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009cce:	f103 0114 	add.w	r1, r3, #20
 8009cd2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009cd6:	6a1b      	ldr	r3, [r3, #32]
 8009cd8:	461a      	mov	r2, r3
 8009cda:	4864      	ldr	r0, [pc, #400]	; (8009e6c <appGatewayProcess+0xa0c>)
 8009cdc:	f005 ff5e 	bl	800fb9c <traceSetID>
        if (memcmp(sentMessageCarrier.Receiver, request->sensorAddress, sizeof(request->sensorAddress)) != 0) {
 8009ce0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009ce4:	3314      	adds	r3, #20
 8009ce6:	220c      	movs	r2, #12
 8009ce8:	4619      	mov	r1, r3
 8009cea:	4861      	ldr	r0, [pc, #388]	; (8009e70 <appGatewayProcess+0xa10>)
 8009cec:	f018 fa06 	bl	80220fc <memcmp>
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d009      	beq.n	8009d0a <appGatewayProcess+0x8aa>
            APP_PRINTF("%s $$$ WRONG SENDER $$$\r\n", tracePeer());
 8009cf6:	f005 ff47 	bl	800fb88 <tracePeer>
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	9300      	str	r3, [sp, #0]
 8009cfe:	4b5d      	ldr	r3, [pc, #372]	; (8009e74 <appGatewayProcess+0xa14>)
 8009d00:	2200      	movs	r2, #0
 8009d02:	2100      	movs	r1, #0
 8009d04:	2001      	movs	r0, #1
 8009d06:	f016 ffe3 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        }

        // Process the sensor request when it's completely received
        if (request->receivingRequest) {
 8009d0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d0e:	781b      	ldrb	r3, [r3, #0]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d018      	beq.n	8009d46 <appGatewayProcess+0x8e6>
            if (request->dataAcknowledgedLen == request->dataTotalLen) {
 8009d14:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d18:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009d1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d20:	429a      	cmp	r2, r3
 8009d22:	d110      	bne.n	8009d46 <appGatewayProcess+0x8e6>
                request->receivingRequest = false;
 8009d24:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d28:	2200      	movs	r2, #0
 8009d2a:	701a      	strb	r2, [r3, #0]
                request->sendingResponse = false;
 8009d2c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d30:	2200      	movs	r2, #0
 8009d32:	705a      	strb	r2, [r3, #1]
                processSensorRequest(request, request->responseRequired);
 8009d34:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d38:	789b      	ldrb	r3, [r3, #2]
 8009d3a:	4619      	mov	r1, r3
 8009d3c:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8009d40:	f7fe fcc6 	bl	80086d0 <processSensorRequest>
                break;
 8009d44:	e08c      	b.n	8009e60 <appGatewayProcess+0xa00>
            }
        }

        // We're done when our response is fully acknowledged
        if (request->sendingResponse) {
 8009d46:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d4a:	785b      	ldrb	r3, [r3, #1]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d01b      	beq.n	8009d88 <appGatewayProcess+0x928>
            request->dataAcknowledgedLen += sentMessage.Len;
 8009d50:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d56:	4a48      	ldr	r2, [pc, #288]	; (8009e78 <appGatewayProcess+0xa18>)
 8009d58:	7a52      	ldrb	r2, [r2, #9]
 8009d5a:	441a      	add	r2, r3
 8009d5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d60:	63da      	str	r2, [r3, #60]	; 0x3c
            if (request->dataAcknowledgedLen >= sentMessage.TotalLen) {
 8009d62:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d66:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009d68:	4b43      	ldr	r3, [pc, #268]	; (8009e78 <appGatewayProcess+0xa18>)
 8009d6a:	f8d3 300e 	ldr.w	r3, [r3, #14]
 8009d6e:	429a      	cmp	r2, r3
 8009d70:	d30a      	bcc.n	8009d88 <appGatewayProcess+0x928>
                request->receivingRequest = false;
 8009d72:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d76:	2200      	movs	r2, #0
 8009d78:	701a      	strb	r2, [r3, #0]
                request->sendingResponse = false;
 8009d7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d7e:	2200      	movs	r2, #0
 8009d80:	705a      	strb	r2, [r3, #1]
                gatewayWaitForSensorMessage();
 8009d82:	f7fe fd75 	bl	8008870 <gatewayWaitForSensorMessage>
                break;
 8009d86:	e06b      	b.n	8009e60 <appGatewayProcess+0xa00>
            }
        }

        // Wait for the next chunk from the sensor
        gatewayWaitForSensorMessage();
 8009d88:	f7fe fd72 	bl	8008870 <gatewayWaitForSensorMessage>
        break;
 8009d8c:	e068      	b.n	8009e60 <appGatewayProcess+0xa00>
    }

        // Expected wait
    case RX_TIMEOUT:
        if (ListenPhaseBeforeTalk) {
 8009d8e:	4b3b      	ldr	r3, [pc, #236]	; (8009e7c <appGatewayProcess+0xa1c>)
 8009d90:	781b      	ldrb	r3, [r3, #0]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d002      	beq.n	8009d9c <appGatewayProcess+0x93c>
            lbtTalk();
 8009d96:	f7fe fb17 	bl	80083c8 <lbtTalk>
            break;
 8009d9a:	e061      	b.n	8009e60 <appGatewayProcess+0xa00>
        }
        traceSetID("fm", wireReceivedCarrier.Sender, wireReceivedCarrier.Message.RequestID);
 8009d9c:	4b38      	ldr	r3, [pc, #224]	; (8009e80 <appGatewayProcess+0xa20>)
 8009d9e:	f8d3 302e 	ldr.w	r3, [r3, #46]	; 0x2e
 8009da2:	461a      	mov	r2, r3
 8009da4:	4937      	ldr	r1, [pc, #220]	; (8009e84 <appGatewayProcess+0xa24>)
 8009da6:	4838      	ldr	r0, [pc, #224]	; (8009e88 <appGatewayProcess+0xa28>)
 8009da8:	f005 fef8 	bl	800fb9c <traceSetID>
        if (wireReceiveTimeoutMs != UNSOLICITED_RX_TIMEOUT_VALUE) {
 8009dac:	4b37      	ldr	r3, [pc, #220]	; (8009e8c <appGatewayProcess+0xa2c>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	4a37      	ldr	r2, [pc, #220]	; (8009e90 <appGatewayProcess+0xa30>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d009      	beq.n	8009dca <appGatewayProcess+0x96a>
            APP_PRINTF("%s *** no response from sensor ***\r\n", tracePeer());
 8009db6:	f005 fee7 	bl	800fb88 <tracePeer>
 8009dba:	4603      	mov	r3, r0
 8009dbc:	9300      	str	r3, [sp, #0]
 8009dbe:	4b35      	ldr	r3, [pc, #212]	; (8009e94 <appGatewayProcess+0xa34>)
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	2100      	movs	r1, #0
 8009dc4:	2001      	movs	r0, #1
 8009dc6:	f016 ff83 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        }
        gatewayWaitForAnySensorMessage();
 8009dca:	f7fe fd89 	bl	80088e0 <gatewayWaitForAnySensorMessage>
        break;
 8009dce:	e047      	b.n	8009e60 <appGatewayProcess+0xa00>

    case RX_ERROR:
        memset(&wireReceivedCarrier, 0, sizeof(wireReceivedCarrier));
 8009dd0:	22ec      	movs	r2, #236	; 0xec
 8009dd2:	2100      	movs	r1, #0
 8009dd4:	482a      	ldr	r0, [pc, #168]	; (8009e80 <appGatewayProcess+0xa20>)
 8009dd6:	f018 f9ad 	bl	8022134 <memset>
        memset(&wireReceived, 0, sizeof(wireReceived));
 8009dda:	22d0      	movs	r2, #208	; 0xd0
 8009ddc:	2100      	movs	r1, #0
 8009dde:	482e      	ldr	r0, [pc, #184]	; (8009e98 <appGatewayProcess+0xa38>)
 8009de0:	f018 f9a8 	bl	8022134 <memset>
        traceSetID("fm", wireReceivedCarrier.Sender, wireReceivedCarrier.Message.RequestID);
 8009de4:	4b26      	ldr	r3, [pc, #152]	; (8009e80 <appGatewayProcess+0xa20>)
 8009de6:	f8d3 302e 	ldr.w	r3, [r3, #46]	; 0x2e
 8009dea:	461a      	mov	r2, r3
 8009dec:	4925      	ldr	r1, [pc, #148]	; (8009e84 <appGatewayProcess+0xa24>)
 8009dee:	4826      	ldr	r0, [pc, #152]	; (8009e88 <appGatewayProcess+0xa28>)
 8009df0:	f005 fed4 	bl	800fb9c <traceSetID>

        // If in LBT mode, this means the channel is busy and we couldn't successfully receive,
        // so we should either retry the listen or give up.
        if (ListenPhaseBeforeTalk) {
 8009df4:	4b21      	ldr	r3, [pc, #132]	; (8009e7c <appGatewayProcess+0xa1c>)
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d00c      	beq.n	8009e16 <appGatewayProcess+0x9b6>
            if (lbtListenBeforeTalk()) {
 8009dfc:	f7fe fa9c 	bl	8008338 <lbtListenBeforeTalk>
 8009e00:	4603      	mov	r3, r0
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d12b      	bne.n	8009e5e <appGatewayProcess+0x9fe>
                break;
            }
            showReceivedTime("*** rx error and transmit retries expired ***", 0, 0);
 8009e06:	2200      	movs	r2, #0
 8009e08:	2100      	movs	r1, #0
 8009e0a:	4824      	ldr	r0, [pc, #144]	; (8009e9c <appGatewayProcess+0xa3c>)
 8009e0c:	f000 f84c 	bl	8009ea8 <showReceivedTime>
            sensorCoreIdle();
 8009e10:	f7fe fe4c 	bl	8008aac <sensorCoreIdle>
            break;
 8009e14:	e024      	b.n	8009e60 <appGatewayProcess+0xa00>
        }
        showReceivedTime("*** error receiving from sensor ***", 0, 0);
 8009e16:	2200      	movs	r2, #0
 8009e18:	2100      	movs	r1, #0
 8009e1a:	4821      	ldr	r0, [pc, #132]	; (8009ea0 <appGatewayProcess+0xa40>)
 8009e1c:	f000 f844 	bl	8009ea8 <showReceivedTime>
        restartReceive(wireReceiveTimeoutMs);
 8009e20:	4b1a      	ldr	r3, [pc, #104]	; (8009e8c <appGatewayProcess+0xa2c>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	4618      	mov	r0, r3
 8009e26:	f7fe fe05 	bl	8008a34 <restartReceive>
        break;
 8009e2a:	e019      	b.n	8009e60 <appGatewayProcess+0xa00>

    case TX_TIMEOUT:
        traceSetID("to", sentMessageCarrier.Receiver, sentMessage.RequestID);
 8009e2c:	4b12      	ldr	r3, [pc, #72]	; (8009e78 <appGatewayProcess+0xa18>)
 8009e2e:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8009e32:	461a      	mov	r2, r3
 8009e34:	490e      	ldr	r1, [pc, #56]	; (8009e70 <appGatewayProcess+0xa10>)
 8009e36:	480d      	ldr	r0, [pc, #52]	; (8009e6c <appGatewayProcess+0xa0c>)
 8009e38:	f005 feb0 	bl	800fb9c <traceSetID>
        APP_PRINTF("%s *** can't transmit to sensor ***\r\n", tracePeer());
 8009e3c:	f005 fea4 	bl	800fb88 <tracePeer>
 8009e40:	4603      	mov	r3, r0
 8009e42:	9300      	str	r3, [sp, #0]
 8009e44:	4b17      	ldr	r3, [pc, #92]	; (8009ea4 <appGatewayProcess+0xa44>)
 8009e46:	2200      	movs	r2, #0
 8009e48:	2100      	movs	r1, #0
 8009e4a:	2001      	movs	r0, #1
 8009e4c:	f016 ff40 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        gatewayWaitForAnySensorMessage();
 8009e50:	f7fe fd46 	bl	80088e0 <gatewayWaitForAnySensorMessage>
        break;
 8009e54:	e004      	b.n	8009e60 <appGatewayProcess+0xa00>

    case LOWPOWER:
    default:
        break;
 8009e56:	bf00      	nop
 8009e58:	e002      	b.n	8009e60 <appGatewayProcess+0xa00>
                break;
 8009e5a:	bf00      	nop
 8009e5c:	e000      	b.n	8009e60 <appGatewayProcess+0xa00>
                break;
 8009e5e:	bf00      	nop

#ifdef TRACE_STATE
    APP_PRINTF("EXIT %d\r\n", CurrentStateCore);
#endif

}
 8009e60:	bf00      	nop
 8009e62:	3798      	adds	r7, #152	; 0x98
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bdb0      	pop	{r4, r5, r7, pc}
 8009e68:	20000404 	.word	0x20000404
 8009e6c:	08022dd0 	.word	0x08022dd0
 8009e70:	20001988 	.word	0x20001988
 8009e74:	080233c0 	.word	0x080233c0
 8009e78:	20001894 	.word	0x20001894
 8009e7c:	2000034c 	.word	0x2000034c
 8009e80:	2000176c 	.word	0x2000176c
 8009e84:	20001770 	.word	0x20001770
 8009e88:	08022f78 	.word	0x08022f78
 8009e8c:	20001b50 	.word	0x20001b50
 8009e90:	000493e0 	.word	0x000493e0
 8009e94:	080233dc 	.word	0x080233dc
 8009e98:	20001a7c 	.word	0x20001a7c
 8009e9c:	08023404 	.word	0x08023404
 8009ea0:	08023434 	.word	0x08023434
 8009ea4:	08023458 	.word	0x08023458

08009ea8 <showReceivedTime>:

// Show the time that a message was received, as well as when it SHOULD have been received
void showReceivedTime(char *msg, uint32_t beginSecs, uint32_t endSecs)
{
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b0a6      	sub	sp, #152	; 0x98
 8009eac:	af06      	add	r7, sp, #24
 8009eae:	60f8      	str	r0, [r7, #12]
 8009eb0:	60b9      	str	r1, [r7, #8]
 8009eb2:	607a      	str	r2, [r7, #4]
    uint32_t now = NoteTimeST();
 8009eb4:	f7fb fe26 	bl	8005b04 <NoteTimeST>
 8009eb8:	6778      	str	r0, [r7, #116]	; 0x74
    uint32_t modSecs = (TWModulusSecs == 0 ? twMinimumModulusSecs() : TWModulusSecs);
 8009eba:	4b97      	ldr	r3, [pc, #604]	; (800a118 <showReceivedTime+0x270>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d103      	bne.n	8009eca <showReceivedTime+0x22>
 8009ec2:	f7fe f8e8 	bl	8008096 <twMinimumModulusSecs>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	e001      	b.n	8009ece <showReceivedTime+0x26>
 8009eca:	4b93      	ldr	r3, [pc, #588]	; (800a118 <showReceivedTime+0x270>)
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	673b      	str	r3, [r7, #112]	; 0x70
    uint32_t slotSecs = twMinimumModulusSecs();
 8009ed0:	f7fe f8e1 	bl	8008096 <twMinimumModulusSecs>
 8009ed4:	66f8      	str	r0, [r7, #108]	; 0x6c
    uint32_t windowRelativeNowTime = now - TWModulusOffsetSecs;
 8009ed6:	4b91      	ldr	r3, [pc, #580]	; (800a11c <showReceivedTime+0x274>)
 8009ed8:	881b      	ldrh	r3, [r3, #0]
 8009eda:	461a      	mov	r2, r3
 8009edc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009ede:	1a9b      	subs	r3, r3, r2
 8009ee0:	66bb      	str	r3, [r7, #104]	; 0x68
    uint32_t thisWindowBeginTime = (windowRelativeNowTime / modSecs) * modSecs;
 8009ee2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009ee4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009ee6:	fbb2 f2f3 	udiv	r2, r2, r3
 8009eea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009eec:	fb02 f303 	mul.w	r3, r2, r3
 8009ef0:	667b      	str	r3, [r7, #100]	; 0x64
    uint32_t nextWindowBeginTime = ((windowRelativeNowTime / modSecs) + 1) * modSecs;
 8009ef2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009ef4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009efa:	1c5a      	adds	r2, r3, #1
 8009efc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009efe:	fb02 f303 	mul.w	r3, r2, r3
 8009f02:	663b      	str	r3, [r7, #96]	; 0x60
    uint32_t thisSlotNumber = (windowRelativeNowTime - thisWindowBeginTime) / slotSecs;
 8009f04:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009f06:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f08:	1ad2      	subs	r2, r2, r3
 8009f0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f10:	65fb      	str	r3, [r7, #92]	; 0x5c
    uint32_t thisSlotOffset = (windowRelativeNowTime - thisWindowBeginTime) % slotSecs;
 8009f12:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009f14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009f16:	1ad3      	subs	r3, r2, r3
 8009f18:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009f1a:	fbb3 f2f2 	udiv	r2, r3, r2
 8009f1e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8009f20:	fb01 f202 	mul.w	r2, r1, r2
 8009f24:	1a9b      	subs	r3, r3, r2
 8009f26:	65bb      	str	r3, [r7, #88]	; 0x58
    uint32_t thisSlotBeginTime = (thisSlotNumber * slotSecs) + thisWindowBeginTime;
 8009f28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f2a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009f2c:	fb02 f303 	mul.w	r3, r2, r3
 8009f30:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009f32:	4413      	add	r3, r2
 8009f34:	657b      	str	r3, [r7, #84]	; 0x54
    uint32_t nextSlotBeginTime = thisSlotBeginTime + slotSecs;
 8009f36:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009f38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f3a:	4413      	add	r3, r2
 8009f3c:	653b      	str	r3, [r7, #80]	; 0x50
    uint32_t sensorSlotNumber = beginSecs / slotSecs;
 8009f3e:	68ba      	ldr	r2, [r7, #8]
 8009f40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f46:	64fb      	str	r3, [r7, #76]	; 0x4c
    uint32_t sensorSlotBeginTime = thisWindowBeginTime + beginSecs;
 8009f48:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009f4a:	68bb      	ldr	r3, [r7, #8]
 8009f4c:	4413      	add	r3, r2
 8009f4e:	64bb      	str	r3, [r7, #72]	; 0x48
    uint32_t sensorSlotEndTime = thisWindowBeginTime + endSecs;
 8009f50:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	4413      	add	r3, r2
 8009f56:	647b      	str	r3, [r7, #68]	; 0x44
    DEBUG_VARIABLE(nextWindowBeginTime);
    DEBUG_VARIABLE(thisSlotOffset);
    DEBUG_VARIABLE(nextSlotBeginTime);
    DEBUG_VARIABLE(sensorSlotEndTime);
    APP_PRINTF("%s %s", tracePeer(), msg);
 8009f58:	f005 fe16 	bl	800fb88 <tracePeer>
 8009f5c:	4602      	mov	r2, r0
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	9301      	str	r3, [sp, #4]
 8009f62:	9200      	str	r2, [sp, #0]
 8009f64:	4b6e      	ldr	r3, [pc, #440]	; (800a120 <showReceivedTime+0x278>)
 8009f66:	2200      	movs	r2, #0
 8009f68:	2100      	movs	r1, #0
 8009f6a:	2001      	movs	r0, #1
 8009f6c:	f016 feb0 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    if (appIsGateway && NoteTimeValidST() && thisWindowBeginTime > gatewayBootTime) {
 8009f70:	4b6c      	ldr	r3, [pc, #432]	; (800a124 <showReceivedTime+0x27c>)
 8009f72:	781b      	ldrb	r3, [r3, #0]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	f000 80c1 	beq.w	800a0fc <showReceivedTime+0x254>
 8009f7a:	f7fb fd39 	bl	80059f0 <NoteTimeValidST>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	f000 80bb 	beq.w	800a0fc <showReceivedTime+0x254>
 8009f86:	4b68      	ldr	r3, [pc, #416]	; (800a128 <showReceivedTime+0x280>)
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009f8c:	429a      	cmp	r2, r3
 8009f8e:	f240 80b5 	bls.w	800a0fc <showReceivedTime+0x254>
        APP_PRINTF(" window:%d-%d", thisWindowBeginTime-gatewayBootTime, nextWindowBeginTime-gatewayBootTime);
 8009f92:	4b65      	ldr	r3, [pc, #404]	; (800a128 <showReceivedTime+0x280>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009f98:	1ad3      	subs	r3, r2, r3
 8009f9a:	4a63      	ldr	r2, [pc, #396]	; (800a128 <showReceivedTime+0x280>)
 8009f9c:	6812      	ldr	r2, [r2, #0]
 8009f9e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8009fa0:	1a8a      	subs	r2, r1, r2
 8009fa2:	9201      	str	r2, [sp, #4]
 8009fa4:	9300      	str	r3, [sp, #0]
 8009fa6:	4b61      	ldr	r3, [pc, #388]	; (800a12c <showReceivedTime+0x284>)
 8009fa8:	2200      	movs	r2, #0
 8009faa:	2100      	movs	r1, #0
 8009fac:	2001      	movs	r0, #1
 8009fae:	f016 fe8f 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        APP_PRINTF(" slot#%d/%d(", thisSlotNumber, modSecs/slotSecs);
 8009fb2:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8009fb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009fb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fba:	9301      	str	r3, [sp, #4]
 8009fbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009fbe:	9300      	str	r3, [sp, #0]
 8009fc0:	4b5b      	ldr	r3, [pc, #364]	; (800a130 <showReceivedTime+0x288>)
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	2100      	movs	r1, #0
 8009fc6:	2001      	movs	r0, #1
 8009fc8:	f016 fe82 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        char slotOwner[SENSOR_NAME_MAX];
        strlcpy(slotOwner, "+++ UNKNOWN +++", sizeof(slotOwner));
 8009fcc:	f107 0310 	add.w	r3, r7, #16
 8009fd0:	2232      	movs	r2, #50	; 0x32
 8009fd2:	4958      	ldr	r1, [pc, #352]	; (800a134 <showReceivedTime+0x28c>)
 8009fd4:	4618      	mov	r0, r3
 8009fd6:	f7fd fbcd 	bl	8007774 <strlcpy>
        for (int i=0; i<cachedSensors; i++) {
 8009fda:	2300      	movs	r3, #0
 8009fdc:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009fde:	e01a      	b.n	800a016 <showReceivedTime+0x16e>
            if ((thisSlotBeginTime-thisWindowBeginTime) == requestCache[i].twSlotBeginsSecs) {
 8009fe0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009fe2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009fe4:	1ad3      	subs	r3, r2, r3
 8009fe6:	4954      	ldr	r1, [pc, #336]	; (800a138 <showReceivedTime+0x290>)
 8009fe8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009fea:	0192      	lsls	r2, r2, #6
 8009fec:	440a      	add	r2, r1
 8009fee:	320c      	adds	r2, #12
 8009ff0:	8812      	ldrh	r2, [r2, #0]
 8009ff2:	4293      	cmp	r3, r2
 8009ff4:	d10c      	bne.n	800a010 <showReceivedTime+0x168>
                flashConfigFindPeerByAddress(requestCache[i].sensorAddress, NULL, NULL, slotOwner);
 8009ff6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009ff8:	019b      	lsls	r3, r3, #6
 8009ffa:	3310      	adds	r3, #16
 8009ffc:	4a4e      	ldr	r2, [pc, #312]	; (800a138 <showReceivedTime+0x290>)
 8009ffe:	4413      	add	r3, r2
 800a000:	1d18      	adds	r0, r3, #4
 800a002:	f107 0310 	add.w	r3, r7, #16
 800a006:	2200      	movs	r2, #0
 800a008:	2100      	movs	r1, #0
 800a00a:	f002 fbb5 	bl	800c778 <flashConfigFindPeerByAddress>
                break;
 800a00e:	e008      	b.n	800a022 <showReceivedTime+0x17a>
        for (int i=0; i<cachedSensors; i++) {
 800a010:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a012:	3301      	adds	r3, #1
 800a014:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a016:	4b49      	ldr	r3, [pc, #292]	; (800a13c <showReceivedTime+0x294>)
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	461a      	mov	r2, r3
 800a01c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a01e:	4293      	cmp	r3, r2
 800a020:	dbde      	blt.n	8009fe0 <showReceivedTime+0x138>
            }
        }
        APP_PRINTF("%s)=%d%%%d:%d-%d", slotOwner, thisSlotOffset, slotSecs,
 800a022:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a024:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a026:	1ad3      	subs	r3, r2, r3
 800a028:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a02a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a02c:	1a8a      	subs	r2, r1, r2
 800a02e:	9204      	str	r2, [sp, #16]
 800a030:	9303      	str	r3, [sp, #12]
 800a032:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a034:	9302      	str	r3, [sp, #8]
 800a036:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a038:	9301      	str	r3, [sp, #4]
 800a03a:	f107 0310 	add.w	r3, r7, #16
 800a03e:	9300      	str	r3, [sp, #0]
 800a040:	4b3f      	ldr	r3, [pc, #252]	; (800a140 <showReceivedTime+0x298>)
 800a042:	2200      	movs	r2, #0
 800a044:	2100      	movs	r1, #0
 800a046:	2001      	movs	r0, #1
 800a048:	f016 fe42 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                   thisSlotBeginTime-thisWindowBeginTime, nextSlotBeginTime-thisWindowBeginTime);
        if (endSecs > 0) {
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d054      	beq.n	800a0fc <showReceivedTime+0x254>
            APP_PRINTF("sensor#%d(", sensorSlotNumber);
 800a052:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a054:	9300      	str	r3, [sp, #0]
 800a056:	4b3b      	ldr	r3, [pc, #236]	; (800a144 <showReceivedTime+0x29c>)
 800a058:	2200      	movs	r2, #0
 800a05a:	2100      	movs	r1, #0
 800a05c:	2001      	movs	r0, #1
 800a05e:	f016 fe37 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            strlcpy(slotOwner, "+++ UNKNOWN +++", sizeof(slotOwner));
 800a062:	f107 0310 	add.w	r3, r7, #16
 800a066:	2232      	movs	r2, #50	; 0x32
 800a068:	4932      	ldr	r1, [pc, #200]	; (800a134 <showReceivedTime+0x28c>)
 800a06a:	4618      	mov	r0, r3
 800a06c:	f7fd fb82 	bl	8007774 <strlcpy>
            for (int i=0; i<cachedSensors; i++) {
 800a070:	2300      	movs	r3, #0
 800a072:	67bb      	str	r3, [r7, #120]	; 0x78
 800a074:	e019      	b.n	800a0aa <showReceivedTime+0x202>
                if (beginSecs == requestCache[i].twSlotBeginsSecs) {
 800a076:	4a30      	ldr	r2, [pc, #192]	; (800a138 <showReceivedTime+0x290>)
 800a078:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a07a:	019b      	lsls	r3, r3, #6
 800a07c:	4413      	add	r3, r2
 800a07e:	330c      	adds	r3, #12
 800a080:	881b      	ldrh	r3, [r3, #0]
 800a082:	461a      	mov	r2, r3
 800a084:	68bb      	ldr	r3, [r7, #8]
 800a086:	4293      	cmp	r3, r2
 800a088:	d10c      	bne.n	800a0a4 <showReceivedTime+0x1fc>
                    flashConfigFindPeerByAddress(requestCache[i].sensorAddress, NULL, NULL, slotOwner);
 800a08a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a08c:	019b      	lsls	r3, r3, #6
 800a08e:	3310      	adds	r3, #16
 800a090:	4a29      	ldr	r2, [pc, #164]	; (800a138 <showReceivedTime+0x290>)
 800a092:	4413      	add	r3, r2
 800a094:	1d18      	adds	r0, r3, #4
 800a096:	f107 0310 	add.w	r3, r7, #16
 800a09a:	2200      	movs	r2, #0
 800a09c:	2100      	movs	r1, #0
 800a09e:	f002 fb6b 	bl	800c778 <flashConfigFindPeerByAddress>
                    break;
 800a0a2:	e008      	b.n	800a0b6 <showReceivedTime+0x20e>
            for (int i=0; i<cachedSensors; i++) {
 800a0a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a0a6:	3301      	adds	r3, #1
 800a0a8:	67bb      	str	r3, [r7, #120]	; 0x78
 800a0aa:	4b24      	ldr	r3, [pc, #144]	; (800a13c <showReceivedTime+0x294>)
 800a0ac:	781b      	ldrb	r3, [r3, #0]
 800a0ae:	461a      	mov	r2, r3
 800a0b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a0b2:	4293      	cmp	r3, r2
 800a0b4:	dbdf      	blt.n	800a076 <showReceivedTime+0x1ce>
                }
            }
            APP_PRINTF("%s)=%d:%d-%d", slotOwner, endSecs-beginSecs,
 800a0b6:	687a      	ldr	r2, [r7, #4]
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	1ad3      	subs	r3, r2, r3
 800a0bc:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a0be:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a0c0:	1a8a      	subs	r2, r1, r2
 800a0c2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800a0c4:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800a0c6:	1a41      	subs	r1, r0, r1
 800a0c8:	9103      	str	r1, [sp, #12]
 800a0ca:	9202      	str	r2, [sp, #8]
 800a0cc:	9301      	str	r3, [sp, #4]
 800a0ce:	f107 0310 	add.w	r3, r7, #16
 800a0d2:	9300      	str	r3, [sp, #0]
 800a0d4:	4b1c      	ldr	r3, [pc, #112]	; (800a148 <showReceivedTime+0x2a0>)
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	2100      	movs	r1, #0
 800a0da:	2001      	movs	r0, #1
 800a0dc:	f016 fdf8 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                       sensorSlotBeginTime-thisWindowBeginTime, sensorSlotEndTime-thisWindowBeginTime);
            if (thisSlotBeginTime != sensorSlotBeginTime || thisSlotNumber != sensorSlotNumber) {
 800a0e0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a0e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a0e4:	429a      	cmp	r2, r3
 800a0e6:	d103      	bne.n	800a0f0 <showReceivedTime+0x248>
 800a0e8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a0ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0ec:	429a      	cmp	r2, r3
 800a0ee:	d005      	beq.n	800a0fc <showReceivedTime+0x254>
                APP_PRINTF(" +++ WRONG SLOT +++");
 800a0f0:	4b16      	ldr	r3, [pc, #88]	; (800a14c <showReceivedTime+0x2a4>)
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	2100      	movs	r1, #0
 800a0f6:	2001      	movs	r0, #1
 800a0f8:	f016 fdea 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            }
        }
    }
    APP_PRINTF("\r\n");
 800a0fc:	4b14      	ldr	r3, [pc, #80]	; (800a150 <showReceivedTime+0x2a8>)
 800a0fe:	2200      	movs	r2, #0
 800a100:	2100      	movs	r1, #0
 800a102:	2001      	movs	r0, #1
 800a104:	f016 fde4 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    HAL_Delay(5);   // Flush output before sleep
 800a108:	2005      	movs	r0, #5
 800a10a:	f008 fd36 	bl	8012b7a <HAL_Delay>
}
 800a10e:	bf00      	nop
 800a110:	3780      	adds	r7, #128	; 0x80
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}
 800a116:	bf00      	nop
 800a118:	200003dc 	.word	0x200003dc
 800a11c:	200003e0 	.word	0x200003e0
 800a120:	08023480 	.word	0x08023480
 800a124:	20000aaf 	.word	0x20000aaf
 800a128:	20000ab8 	.word	0x20000ab8
 800a12c:	08023488 	.word	0x08023488
 800a130:	08023498 	.word	0x08023498
 800a134:	080234a8 	.word	0x080234a8
 800a138:	20000404 	.word	0x20000404
 800a13c:	20000a44 	.word	0x20000a44
 800a140:	080234b8 	.word	0x080234b8
 800a144:	080234cc 	.word	0x080234cc
 800a148:	080234d8 	.word	0x080234d8
 800a14c:	080234e8 	.word	0x080234e8
 800a150:	08022e8c 	.word	0x08022e8c

0800a154 <validateReceivedMessage>:

// Validate the received message, making sure that it's for us, and setting wireReceiveMessageError
bool validateReceivedMessage()
{
 800a154:	b5b0      	push	{r4, r5, r7, lr}
 800a156:	b08c      	sub	sp, #48	; 0x30
 800a158:	af02      	add	r7, sp, #8

    // Clear the message because it's not yet decrypted
    traceSetID("fm", 0, 0);
 800a15a:	2200      	movs	r2, #0
 800a15c:	2100      	movs	r1, #0
 800a15e:	4866      	ldr	r0, [pc, #408]	; (800a2f8 <validateReceivedMessage+0x1a4>)
 800a160:	f005 fd1c 	bl	800fb9c <traceSetID>

    // Exit if not the right protocol version
    if (wireReceivedCarrier.Version != MESSAGE_VERSION) {
 800a164:	4b65      	ldr	r3, [pc, #404]	; (800a2fc <validateReceivedMessage+0x1a8>)
 800a166:	781b      	ldrb	r3, [r3, #0]
 800a168:	2b01      	cmp	r3, #1
 800a16a:	d00b      	beq.n	800a184 <validateReceivedMessage+0x30>
        APP_PRINTF("%s invalid protocol version\r\n", tracePeer());
 800a16c:	f005 fd0c 	bl	800fb88 <tracePeer>
 800a170:	4603      	mov	r3, r0
 800a172:	9300      	str	r3, [sp, #0]
 800a174:	4b62      	ldr	r3, [pc, #392]	; (800a300 <validateReceivedMessage+0x1ac>)
 800a176:	2200      	movs	r2, #0
 800a178:	2100      	movs	r1, #0
 800a17a:	2001      	movs	r0, #1
 800a17c:	f016 fda8 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return false;
 800a180:	2300      	movs	r3, #0
 800a182:	e0b4      	b.n	800a2ee <validateReceivedMessage+0x19a>
    }

    // Exit if not intended for us
    if (appIsGateway && ledIsPairInProgress() && memcmp(wildcardAddress, wireReceivedCarrier.Receiver, sizeof(ourAddress)) == 0) {
 800a184:	4b5f      	ldr	r3, [pc, #380]	; (800a304 <validateReceivedMessage+0x1b0>)
 800a186:	781b      	ldrb	r3, [r3, #0]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d017      	beq.n	800a1bc <validateReceivedMessage+0x68>
 800a18c:	f003 fcb6 	bl	800dafc <ledIsPairInProgress>
 800a190:	4603      	mov	r3, r0
 800a192:	2b00      	cmp	r3, #0
 800a194:	d012      	beq.n	800a1bc <validateReceivedMessage+0x68>
 800a196:	220c      	movs	r2, #12
 800a198:	495b      	ldr	r1, [pc, #364]	; (800a308 <validateReceivedMessage+0x1b4>)
 800a19a:	485c      	ldr	r0, [pc, #368]	; (800a30c <validateReceivedMessage+0x1b8>)
 800a19c:	f017 ffae 	bl	80220fc <memcmp>
 800a1a0:	4603      	mov	r3, r0
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d10a      	bne.n	800a1bc <validateReceivedMessage+0x68>
        APP_PRINTF("%s received pairing beacon\r\n", tracePeer());
 800a1a6:	f005 fcef 	bl	800fb88 <tracePeer>
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	9300      	str	r3, [sp, #0]
 800a1ae:	4b58      	ldr	r3, [pc, #352]	; (800a310 <validateReceivedMessage+0x1bc>)
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	2100      	movs	r1, #0
 800a1b4:	2001      	movs	r0, #1
 800a1b6:	f016 fd8b 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800a1ba:	e013      	b.n	800a1e4 <validateReceivedMessage+0x90>
    }  else {
        if (memcmp(ourAddress, wireReceivedCarrier.Receiver, sizeof(ourAddress)) != 0) {
 800a1bc:	220c      	movs	r2, #12
 800a1be:	4952      	ldr	r1, [pc, #328]	; (800a308 <validateReceivedMessage+0x1b4>)
 800a1c0:	4854      	ldr	r0, [pc, #336]	; (800a314 <validateReceivedMessage+0x1c0>)
 800a1c2:	f017 ff9b 	bl	80220fc <memcmp>
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d00b      	beq.n	800a1e4 <validateReceivedMessage+0x90>
            APP_PRINTF("%s message not intended for us\r\n", tracePeer());
 800a1cc:	f005 fcdc 	bl	800fb88 <tracePeer>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	9300      	str	r3, [sp, #0]
 800a1d4:	4b50      	ldr	r3, [pc, #320]	; (800a318 <validateReceivedMessage+0x1c4>)
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	2100      	movs	r1, #0
 800a1da:	2001      	movs	r0, #1
 800a1dc:	f016 fd78 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            return false;
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	e084      	b.n	800a2ee <validateReceivedMessage+0x19a>
        }
    }

    // If it's cleartext, we're done
    if (wireReceivedCarrier.Algorithm == MESSAGE_ALG_CLEAR) {
 800a1e4:	4b45      	ldr	r3, [pc, #276]	; (800a2fc <validateReceivedMessage+0x1a8>)
 800a1e6:	785b      	ldrb	r3, [r3, #1]
 800a1e8:	2b00      	cmp	r3, #0
 800a1ea:	d11a      	bne.n	800a222 <validateReceivedMessage+0xce>
        if (wireReceivedCarrier.MessageLen > sizeof(wireReceived)) {
 800a1ec:	4b43      	ldr	r3, [pc, #268]	; (800a2fc <validateReceivedMessage+0x1a8>)
 800a1ee:	885b      	ldrh	r3, [r3, #2]
 800a1f0:	b29b      	uxth	r3, r3
 800a1f2:	2bd0      	cmp	r3, #208	; 0xd0
 800a1f4:	d90b      	bls.n	800a20e <validateReceivedMessage+0xba>
            APP_PRINTF("%s cleartext message has incorrect length\r\n", tracePeer());
 800a1f6:	f005 fcc7 	bl	800fb88 <tracePeer>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	9300      	str	r3, [sp, #0]
 800a1fe:	4b47      	ldr	r3, [pc, #284]	; (800a31c <validateReceivedMessage+0x1c8>)
 800a200:	2200      	movs	r2, #0
 800a202:	2100      	movs	r1, #0
 800a204:	2001      	movs	r0, #1
 800a206:	f016 fd63 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            return false;
 800a20a:	2300      	movs	r3, #0
 800a20c:	e06f      	b.n	800a2ee <validateReceivedMessage+0x19a>
        }
        memcpy((uint8_t *)&wireReceived, (uint8_t *)&wireReceivedCarrier.Message, wireReceivedCarrier.MessageLen);
 800a20e:	4b3b      	ldr	r3, [pc, #236]	; (800a2fc <validateReceivedMessage+0x1a8>)
 800a210:	885b      	ldrh	r3, [r3, #2]
 800a212:	b29b      	uxth	r3, r3
 800a214:	461a      	mov	r2, r3
 800a216:	4942      	ldr	r1, [pc, #264]	; (800a320 <validateReceivedMessage+0x1cc>)
 800a218:	4842      	ldr	r0, [pc, #264]	; (800a324 <validateReceivedMessage+0x1d0>)
 800a21a:	f017 ff7d 	bl	8022118 <memcpy>
        return true;
 800a21e:	2301      	movs	r3, #1
 800a220:	e065      	b.n	800a2ee <validateReceivedMessage+0x19a>
    }

    // Exit if not a supported crypto version
    if (wireReceivedCarrier.Algorithm != MESSAGE_ALG_CTR) {
 800a222:	4b36      	ldr	r3, [pc, #216]	; (800a2fc <validateReceivedMessage+0x1a8>)
 800a224:	785b      	ldrb	r3, [r3, #1]
 800a226:	2b01      	cmp	r3, #1
 800a228:	d00b      	beq.n	800a242 <validateReceivedMessage+0xee>
        APP_PRINTF("%s unsupported encryption type\r\n", tracePeer());
 800a22a:	f005 fcad 	bl	800fb88 <tracePeer>
 800a22e:	4603      	mov	r3, r0
 800a230:	9300      	str	r3, [sp, #0]
 800a232:	4b3d      	ldr	r3, [pc, #244]	; (800a328 <validateReceivedMessage+0x1d4>)
 800a234:	2200      	movs	r2, #0
 800a236:	2100      	movs	r1, #0
 800a238:	2001      	movs	r0, #1
 800a23a:	f016 fd49 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return false;
 800a23e:	2300      	movs	r3, #0
 800a240:	e055      	b.n	800a2ee <validateReceivedMessage+0x19a>
    }

    // Always use the sensor's key when decrypting
    uint8_t key[AES_KEY_BYTES];
    uint8_t *sensorAddress = appIsGateway ? wireReceivedCarrier.Sender : wireReceivedCarrier.Receiver;
 800a242:	4b30      	ldr	r3, [pc, #192]	; (800a304 <validateReceivedMessage+0x1b0>)
 800a244:	781b      	ldrb	r3, [r3, #0]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d001      	beq.n	800a24e <validateReceivedMessage+0xfa>
 800a24a:	4b38      	ldr	r3, [pc, #224]	; (800a32c <validateReceivedMessage+0x1d8>)
 800a24c:	e000      	b.n	800a250 <validateReceivedMessage+0xfc>
 800a24e:	4b2e      	ldr	r3, [pc, #184]	; (800a308 <validateReceivedMessage+0x1b4>)
 800a250:	623b      	str	r3, [r7, #32]
    if (!flashConfigFindPeerByAddress(sensorAddress, NULL, key, NULL)) {
 800a252:	463a      	mov	r2, r7
 800a254:	2300      	movs	r3, #0
 800a256:	2100      	movs	r1, #0
 800a258:	6a38      	ldr	r0, [r7, #32]
 800a25a:	f002 fa8d 	bl	800c778 <flashConfigFindPeerByAddress>
 800a25e:	4603      	mov	r3, r0
 800a260:	f083 0301 	eor.w	r3, r3, #1
 800a264:	b2db      	uxtb	r3, r3
 800a266:	2b00      	cmp	r3, #0
 800a268:	d00b      	beq.n	800a282 <validateReceivedMessage+0x12e>
        APP_PRINTF("%s can't find the sensor's key\r\n", tracePeer());
 800a26a:	f005 fc8d 	bl	800fb88 <tracePeer>
 800a26e:	4603      	mov	r3, r0
 800a270:	9300      	str	r3, [sp, #0]
 800a272:	4b2f      	ldr	r3, [pc, #188]	; (800a330 <validateReceivedMessage+0x1dc>)
 800a274:	2200      	movs	r2, #0
 800a276:	2100      	movs	r1, #0
 800a278:	2001      	movs	r0, #1
 800a27a:	f016 fd29 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return false;
 800a27e:	2300      	movs	r3, #0
 800a280:	e035      	b.n	800a2ee <validateReceivedMessage+0x19a>
    }
    APP_PRINTF("\r\n");
#endif

    // Decrypt it
    bool success = MX_AES_CTR_Decrypt(key, (uint8_t *)&wireReceivedCarrier.Message, wireReceivedCarrier.MessageLen, (uint8_t *)&wireReceived);
 800a282:	4b1e      	ldr	r3, [pc, #120]	; (800a2fc <validateReceivedMessage+0x1a8>)
 800a284:	885b      	ldrh	r3, [r3, #2]
 800a286:	b29a      	uxth	r2, r3
 800a288:	4638      	mov	r0, r7
 800a28a:	4b26      	ldr	r3, [pc, #152]	; (800a324 <validateReceivedMessage+0x1d0>)
 800a28c:	4924      	ldr	r1, [pc, #144]	; (800a320 <validateReceivedMessage+0x1cc>)
 800a28e:	f006 ff13 	bl	80110b8 <MX_AES_CTR_Decrypt>
 800a292:	4603      	mov	r3, r0
 800a294:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    memcpy(key, invalidKey, sizeof(key));
 800a298:	4b26      	ldr	r3, [pc, #152]	; (800a334 <validateReceivedMessage+0x1e0>)
 800a29a:	463c      	mov	r4, r7
 800a29c:	461d      	mov	r5, r3
 800a29e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a2a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a2a2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800a2a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    if (success && wireReceived.Signature != MESSAGE_SIGNATURE) {
 800a2aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d009      	beq.n	800a2c6 <validateReceivedMessage+0x172>
 800a2b2:	4b1c      	ldr	r3, [pc, #112]	; (800a324 <validateReceivedMessage+0x1d0>)
 800a2b4:	881b      	ldrh	r3, [r3, #0]
 800a2b6:	b29b      	uxth	r3, r3
 800a2b8:	f64a 52ad 	movw	r2, #44461	; 0xadad
 800a2bc:	4293      	cmp	r3, r2
 800a2be:	d002      	beq.n	800a2c6 <validateReceivedMessage+0x172>
        success = false;
 800a2c0:	2300      	movs	r3, #0
 800a2c2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    // Fail if can't decrypt
    if (!success) {
 800a2c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a2ca:	f083 0301 	eor.w	r3, r3, #1
 800a2ce:	b2db      	uxtb	r3, r3
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d00b      	beq.n	800a2ec <validateReceivedMessage+0x198>
        APP_PRINTF("%s can't decrypt received message\r\n", tracePeer());
 800a2d4:	f005 fc58 	bl	800fb88 <tracePeer>
 800a2d8:	4603      	mov	r3, r0
 800a2da:	9300      	str	r3, [sp, #0]
 800a2dc:	4b16      	ldr	r3, [pc, #88]	; (800a338 <validateReceivedMessage+0x1e4>)
 800a2de:	2200      	movs	r2, #0
 800a2e0:	2100      	movs	r1, #0
 800a2e2:	2001      	movs	r0, #1
 800a2e4:	f016 fcf4 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return false;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	e000      	b.n	800a2ee <validateReceivedMessage+0x19a>
    }

    // Successful message reception
    return true;
 800a2ec:	2301      	movs	r3, #1

}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3728      	adds	r7, #40	; 0x28
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bdb0      	pop	{r4, r5, r7, pc}
 800a2f6:	bf00      	nop
 800a2f8:	08022f78 	.word	0x08022f78
 800a2fc:	2000176c 	.word	0x2000176c
 800a300:	080234fc 	.word	0x080234fc
 800a304:	20000aaf 	.word	0x20000aaf
 800a308:	2000177c 	.word	0x2000177c
 800a30c:	20000354 	.word	0x20000354
 800a310:	0802351c 	.word	0x0802351c
 800a314:	20001888 	.word	0x20001888
 800a318:	0802353c 	.word	0x0802353c
 800a31c:	08023560 	.word	0x08023560
 800a320:	20001788 	.word	0x20001788
 800a324:	20001a7c 	.word	0x20001a7c
 800a328:	0802358c 	.word	0x0802358c
 800a32c:	20001770 	.word	0x20001770
 800a330:	080235b0 	.word	0x080235b0
 800a334:	20000384 	.word	0x20000384
 800a338:	080235d4 	.word	0x080235d4

0800a33c <twRefresh>:

// Use the request cache to re-compute the time window parameters, based on the
// devices that we consider "active"
void twRefresh()
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b094      	sub	sp, #80	; 0x50
 800a340:	af04      	add	r7, sp, #16

    // Count the active sensors
    uint32_t inactiveTime = NoteTimeST() - TW_ACTIVE_SECS;
 800a342:	f7fb fbdf 	bl	8005b04 <NoteTimeST>
 800a346:	4603      	mov	r3, r0
 800a348:	f5a3 33a8 	sub.w	r3, r3, #86016	; 0x15000
 800a34c:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800a350:	62fb      	str	r3, [r7, #44]	; 0x2c
    uint32_t activeSensors = 0;
 800a352:	2300      	movs	r3, #0
 800a354:	63fb      	str	r3, [r7, #60]	; 0x3c
    for (int i=0; i<cachedSensors; i++) {
 800a356:	2300      	movs	r3, #0
 800a358:	63bb      	str	r3, [r7, #56]	; 0x38
 800a35a:	e020      	b.n	800a39e <twRefresh+0x62>
        if (memcmp(requestCache[i].sensorAddress, gatewayAddress, ADDRESS_LEN) == 0) {
 800a35c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a35e:	019b      	lsls	r3, r3, #6
 800a360:	3310      	adds	r3, #16
 800a362:	4a6c      	ldr	r2, [pc, #432]	; (800a514 <twRefresh+0x1d8>)
 800a364:	4413      	add	r3, r2
 800a366:	3304      	adds	r3, #4
 800a368:	220c      	movs	r2, #12
 800a36a:	496b      	ldr	r1, [pc, #428]	; (800a518 <twRefresh+0x1dc>)
 800a36c:	4618      	mov	r0, r3
 800a36e:	f017 fec5 	bl	80220fc <memcmp>
 800a372:	4603      	mov	r3, r0
 800a374:	2b00      	cmp	r3, #0
 800a376:	d00c      	beq.n	800a392 <twRefresh+0x56>
            continue;
        }
        if (requestCache[i].lastReceivedTime < inactiveTime) {
 800a378:	4a66      	ldr	r2, [pc, #408]	; (800a514 <twRefresh+0x1d8>)
 800a37a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a37c:	019b      	lsls	r3, r3, #6
 800a37e:	4413      	add	r3, r2
 800a380:	3310      	adds	r3, #16
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a386:	429a      	cmp	r2, r3
 800a388:	d805      	bhi.n	800a396 <twRefresh+0x5a>
            continue;
        }
        activeSensors++;
 800a38a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a38c:	3301      	adds	r3, #1
 800a38e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a390:	e002      	b.n	800a398 <twRefresh+0x5c>
            continue;
 800a392:	bf00      	nop
 800a394:	e000      	b.n	800a398 <twRefresh+0x5c>
            continue;
 800a396:	bf00      	nop
    for (int i=0; i<cachedSensors; i++) {
 800a398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a39a:	3301      	adds	r3, #1
 800a39c:	63bb      	str	r3, [r7, #56]	; 0x38
 800a39e:	4b5f      	ldr	r3, [pc, #380]	; (800a51c <twRefresh+0x1e0>)
 800a3a0:	781b      	ldrb	r3, [r3, #0]
 800a3a2:	461a      	mov	r2, r3
 800a3a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	dbd8      	blt.n	800a35c <twRefresh+0x20>
    }

    // Only reassign slots if we change active sensors
    if (twLastActiveSensors == activeSensors) {
 800a3aa:	4b5d      	ldr	r3, [pc, #372]	; (800a520 <twRefresh+0x1e4>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a3b0:	429a      	cmp	r2, r3
 800a3b2:	f000 80aa 	beq.w	800a50a <twRefresh+0x1ce>
        return;
    }
    twLastActiveSensors = activeSensors;
 800a3b6:	4a5a      	ldr	r2, [pc, #360]	; (800a520 <twRefresh+0x1e4>)
 800a3b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3ba:	6013      	str	r3, [r2, #0]

    // Force the database to be updated
    APP_PRINTF("%s **** active sensors changed to %d ****\r\n", tracePeer(), activeSensors);
 800a3bc:	f005 fbe4 	bl	800fb88 <tracePeer>
 800a3c0:	4602      	mov	r2, r0
 800a3c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3c4:	9301      	str	r3, [sp, #4]
 800a3c6:	9200      	str	r2, [sp, #0]
 800a3c8:	4b56      	ldr	r3, [pc, #344]	; (800a524 <twRefresh+0x1e8>)
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	2100      	movs	r1, #0
 800a3ce:	2001      	movs	r0, #1
 800a3d0:	f016 fc7e 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    forceSensorRefresh = true;
 800a3d4:	4b54      	ldr	r3, [pc, #336]	; (800a528 <twRefresh+0x1ec>)
 800a3d6:	2201      	movs	r2, #1
 800a3d8:	701a      	strb	r2, [r3, #0]

    // Update active sensors and modulus, assigning a modulus offset to keep us from
    // interfering with other local gateways
    TWModulusSecs = activeSensors * twMinimumModulusSecs();
 800a3da:	f7fd fe5c 	bl	8008096 <twMinimumModulusSecs>
 800a3de:	4602      	mov	r2, r0
 800a3e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3e2:	fb03 f302 	mul.w	r3, r3, r2
 800a3e6:	4a51      	ldr	r2, [pc, #324]	; (800a52c <twRefresh+0x1f0>)
 800a3e8:	6013      	str	r3, [r2, #0]
    MX_RNG_Init();
 800a3ea:	f006 fedd 	bl	80111a8 <MX_RNG_Init>
    TWModulusOffsetSecs = MX_RNG_Get() % 123;
 800a3ee:	f006 fef1 	bl	80111d4 <MX_RNG_Get>
 800a3f2:	4601      	mov	r1, r0
 800a3f4:	4b4e      	ldr	r3, [pc, #312]	; (800a530 <twRefresh+0x1f4>)
 800a3f6:	fba3 2301 	umull	r2, r3, r3, r1
 800a3fa:	1aca      	subs	r2, r1, r3
 800a3fc:	0852      	lsrs	r2, r2, #1
 800a3fe:	4413      	add	r3, r2
 800a400:	099a      	lsrs	r2, r3, #6
 800a402:	4613      	mov	r3, r2
 800a404:	015b      	lsls	r3, r3, #5
 800a406:	1a9b      	subs	r3, r3, r2
 800a408:	009b      	lsls	r3, r3, #2
 800a40a:	1a9b      	subs	r3, r3, r2
 800a40c:	1aca      	subs	r2, r1, r3
 800a40e:	b292      	uxth	r2, r2
 800a410:	4b48      	ldr	r3, [pc, #288]	; (800a534 <twRefresh+0x1f8>)
 800a412:	801a      	strh	r2, [r3, #0]
    MX_RNG_DeInit();
 800a414:	f006 fef4 	bl	8011200 <MX_RNG_DeInit>
    TWListenBeforeTalkMs = TW_LBT_PERIOD_MS;
 800a418:	4b47      	ldr	r3, [pc, #284]	; (800a538 <twRefresh+0x1fc>)
 800a41a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a41e:	801a      	strh	r2, [r3, #0]

    // Re-assign slots to active sensors
    uint32_t slotBeginsSecs = 0;
 800a420:	2300      	movs	r3, #0
 800a422:	637b      	str	r3, [r7, #52]	; 0x34
    for (int i=0; i<cachedSensors; i++) {
 800a424:	2300      	movs	r3, #0
 800a426:	633b      	str	r3, [r7, #48]	; 0x30
 800a428:	e068      	b.n	800a4fc <twRefresh+0x1c0>
        requestCache[i].twSlotBeginsSecs = 0;
 800a42a:	4a3a      	ldr	r2, [pc, #232]	; (800a514 <twRefresh+0x1d8>)
 800a42c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a42e:	019b      	lsls	r3, r3, #6
 800a430:	4413      	add	r3, r2
 800a432:	330c      	adds	r3, #12
 800a434:	2200      	movs	r2, #0
 800a436:	801a      	strh	r2, [r3, #0]
        if (memcmp(requestCache[i].sensorAddress, gatewayAddress, ADDRESS_LEN) == 0) {
 800a438:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a43a:	019b      	lsls	r3, r3, #6
 800a43c:	3310      	adds	r3, #16
 800a43e:	4a35      	ldr	r2, [pc, #212]	; (800a514 <twRefresh+0x1d8>)
 800a440:	4413      	add	r3, r2
 800a442:	3304      	adds	r3, #4
 800a444:	220c      	movs	r2, #12
 800a446:	4934      	ldr	r1, [pc, #208]	; (800a518 <twRefresh+0x1dc>)
 800a448:	4618      	mov	r0, r3
 800a44a:	f017 fe57 	bl	80220fc <memcmp>
 800a44e:	4603      	mov	r3, r0
 800a450:	2b00      	cmp	r3, #0
 800a452:	d04d      	beq.n	800a4f0 <twRefresh+0x1b4>
            continue;
        }
        if (requestCache[i].lastReceivedTime < inactiveTime) {
 800a454:	4a2f      	ldr	r2, [pc, #188]	; (800a514 <twRefresh+0x1d8>)
 800a456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a458:	019b      	lsls	r3, r3, #6
 800a45a:	4413      	add	r3, r2
 800a45c:	3310      	adds	r3, #16
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a462:	429a      	cmp	r2, r3
 800a464:	d846      	bhi.n	800a4f4 <twRefresh+0x1b8>
            continue;
        }

        // Update the slot
        requestCache[i].twSlotBeginsSecs = slotBeginsSecs;
 800a466:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a468:	b299      	uxth	r1, r3
 800a46a:	4a2a      	ldr	r2, [pc, #168]	; (800a514 <twRefresh+0x1d8>)
 800a46c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a46e:	019b      	lsls	r3, r3, #6
 800a470:	4413      	add	r3, r2
 800a472:	330c      	adds	r3, #12
 800a474:	460a      	mov	r2, r1
 800a476:	801a      	strh	r2, [r3, #0]
        requestCache[i].twSlotEndsSecs = slotBeginsSecs + twMinimumModulusSecs();
 800a478:	f7fd fe0d 	bl	8008096 <twMinimumModulusSecs>
 800a47c:	4603      	mov	r3, r0
 800a47e:	b29a      	uxth	r2, r3
 800a480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a482:	b29b      	uxth	r3, r3
 800a484:	4413      	add	r3, r2
 800a486:	b299      	uxth	r1, r3
 800a488:	4a22      	ldr	r2, [pc, #136]	; (800a514 <twRefresh+0x1d8>)
 800a48a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a48c:	019b      	lsls	r3, r3, #6
 800a48e:	4413      	add	r3, r2
 800a490:	330e      	adds	r3, #14
 800a492:	460a      	mov	r2, r1
 800a494:	801a      	strh	r2, [r3, #0]
        slotBeginsSecs += twMinimumModulusSecs();
 800a496:	f7fd fdfe 	bl	8008096 <twMinimumModulusSecs>
 800a49a:	4602      	mov	r2, r0
 800a49c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a49e:	4413      	add	r3, r2
 800a4a0:	637b      	str	r3, [r7, #52]	; 0x34

        // Display the slot assignment
        char msg[40];
        utilAddressToText(requestCache[i].sensorAddress, msg, sizeof(msg));
 800a4a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4a4:	019b      	lsls	r3, r3, #6
 800a4a6:	3310      	adds	r3, #16
 800a4a8:	4a1a      	ldr	r2, [pc, #104]	; (800a514 <twRefresh+0x1d8>)
 800a4aa:	4413      	add	r3, r2
 800a4ac:	3304      	adds	r3, #4
 800a4ae:	1d39      	adds	r1, r7, #4
 800a4b0:	2228      	movs	r2, #40	; 0x28
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	f005 fee9 	bl	801028a <utilAddressToText>
        APP_PRINTF("%s %s assigned slot %d-%d\r\n", tracePeer(), msg, requestCache[i].twSlotBeginsSecs, requestCache[i].twSlotEndsSecs);
 800a4b8:	f005 fb66 	bl	800fb88 <tracePeer>
 800a4bc:	4602      	mov	r2, r0
 800a4be:	4915      	ldr	r1, [pc, #84]	; (800a514 <twRefresh+0x1d8>)
 800a4c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4c2:	019b      	lsls	r3, r3, #6
 800a4c4:	440b      	add	r3, r1
 800a4c6:	330c      	adds	r3, #12
 800a4c8:	881b      	ldrh	r3, [r3, #0]
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	4911      	ldr	r1, [pc, #68]	; (800a514 <twRefresh+0x1d8>)
 800a4ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4d0:	019b      	lsls	r3, r3, #6
 800a4d2:	440b      	add	r3, r1
 800a4d4:	330e      	adds	r3, #14
 800a4d6:	881b      	ldrh	r3, [r3, #0]
 800a4d8:	9303      	str	r3, [sp, #12]
 800a4da:	9002      	str	r0, [sp, #8]
 800a4dc:	1d3b      	adds	r3, r7, #4
 800a4de:	9301      	str	r3, [sp, #4]
 800a4e0:	9200      	str	r2, [sp, #0]
 800a4e2:	4b16      	ldr	r3, [pc, #88]	; (800a53c <twRefresh+0x200>)
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	2100      	movs	r1, #0
 800a4e8:	2001      	movs	r0, #1
 800a4ea:	f016 fbf1 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800a4ee:	e002      	b.n	800a4f6 <twRefresh+0x1ba>
            continue;
 800a4f0:	bf00      	nop
 800a4f2:	e000      	b.n	800a4f6 <twRefresh+0x1ba>
            continue;
 800a4f4:	bf00      	nop
    for (int i=0; i<cachedSensors; i++) {
 800a4f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	633b      	str	r3, [r7, #48]	; 0x30
 800a4fc:	4b07      	ldr	r3, [pc, #28]	; (800a51c <twRefresh+0x1e0>)
 800a4fe:	781b      	ldrb	r3, [r3, #0]
 800a500:	461a      	mov	r2, r3
 800a502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a504:	4293      	cmp	r3, r2
 800a506:	db90      	blt.n	800a42a <twRefresh+0xee>
 800a508:	e000      	b.n	800a50c <twRefresh+0x1d0>
        return;
 800a50a:	bf00      	nop

    }

}
 800a50c:	3740      	adds	r7, #64	; 0x40
 800a50e:	46bd      	mov	sp, r7
 800a510:	bd80      	pop	{r7, pc}
 800a512:	bf00      	nop
 800a514:	20000404 	.word	0x20000404
 800a518:	20000378 	.word	0x20000378
 800a51c:	20000a44 	.word	0x20000a44
 800a520:	200003d8 	.word	0x200003d8
 800a524:	080235f8 	.word	0x080235f8
 800a528:	20000a45 	.word	0x20000a45
 800a52c:	200003dc 	.word	0x200003dc
 800a530:	0a6810a7 	.word	0x0a6810a7
 800a534:	200003e0 	.word	0x200003e0
 800a538:	200003e8 	.word	0x200003e8
 800a53c:	08023624 	.word	0x08023624

0800a540 <appSensorCacheEntryResetStats>:

// Clear request info in a cache entry
void appSensorCacheEntryResetStats(uint32_t index)
{
 800a540:	b480      	push	{r7}
 800a542:	b083      	sub	sp, #12
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
    requestCache[index].requestsProcessed = 0;
 800a548:	4a09      	ldr	r2, [pc, #36]	; (800a570 <appSensorCacheEntryResetStats+0x30>)
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	019b      	lsls	r3, r3, #6
 800a54e:	4413      	add	r3, r2
 800a550:	332c      	adds	r3, #44	; 0x2c
 800a552:	2200      	movs	r2, #0
 800a554:	601a      	str	r2, [r3, #0]
    requestCache[index].requestsLost = 0;
 800a556:	4a06      	ldr	r2, [pc, #24]	; (800a570 <appSensorCacheEntryResetStats+0x30>)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	019b      	lsls	r3, r3, #6
 800a55c:	4413      	add	r3, r2
 800a55e:	3330      	adds	r3, #48	; 0x30
 800a560:	2200      	movs	r2, #0
 800a562:	601a      	str	r2, [r3, #0]
}
 800a564:	bf00      	nop
 800a566:	370c      	adds	r7, #12
 800a568:	46bd      	mov	sp, r7
 800a56a:	bc80      	pop	{r7}
 800a56c:	4770      	bx	lr
 800a56e:	bf00      	nop
 800a570:	20000404 	.word	0x20000404

0800a574 <appSensorCacheEntry>:
                         int8_t *gatewayRSSI, int8_t *gatewaySNR,
                         int8_t *sensorRSSI, int8_t *sensorSNR,
                         int8_t *sensorTXP, int8_t *sensorLTP, uint16_t *sensorMv,
                         uint32_t *lastReceivedTime,
                         uint32_t *requestsProcessed, uint32_t *requestsLost)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b084      	sub	sp, #16
 800a578:	af00      	add	r7, sp, #0
 800a57a:	60f8      	str	r0, [r7, #12]
 800a57c:	60b9      	str	r1, [r7, #8]
 800a57e:	607a      	str	r2, [r7, #4]
 800a580:	603b      	str	r3, [r7, #0]

    // Out of range
    if (i >= cachedSensors) {
 800a582:	4b40      	ldr	r3, [pc, #256]	; (800a684 <appSensorCacheEntry+0x110>)
 800a584:	781b      	ldrb	r3, [r3, #0]
 800a586:	461a      	mov	r2, r3
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	4293      	cmp	r3, r2
 800a58c:	d301      	bcc.n	800a592 <appSensorCacheEntry+0x1e>
        return false;
 800a58e:	2300      	movs	r3, #0
 800a590:	e074      	b.n	800a67c <appSensorCacheEntry+0x108>
    }

    // Skim off entries that should be ignored
    if (memcmp(requestCache[i].sensorAddress, gatewayAddress, ADDRESS_LEN) == 0) {
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	019b      	lsls	r3, r3, #6
 800a596:	3310      	adds	r3, #16
 800a598:	4a3b      	ldr	r2, [pc, #236]	; (800a688 <appSensorCacheEntry+0x114>)
 800a59a:	4413      	add	r3, r2
 800a59c:	3304      	adds	r3, #4
 800a59e:	220c      	movs	r2, #12
 800a5a0:	493a      	ldr	r1, [pc, #232]	; (800a68c <appSensorCacheEntry+0x118>)
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f017 fdaa 	bl	80220fc <memcmp>
 800a5a8:	4603      	mov	r3, r0
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d101      	bne.n	800a5b2 <appSensorCacheEntry+0x3e>
        return false;
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	e064      	b.n	800a67c <appSensorCacheEntry+0x108>
    }

    // Return the info
    if (address != NULL) {
 800a5b2:	68bb      	ldr	r3, [r7, #8]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d00a      	beq.n	800a5ce <appSensorCacheEntry+0x5a>
        memcpy(address, requestCache[i].sensorAddress, ADDRESS_LEN);
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	019b      	lsls	r3, r3, #6
 800a5bc:	3310      	adds	r3, #16
 800a5be:	4a32      	ldr	r2, [pc, #200]	; (800a688 <appSensorCacheEntry+0x114>)
 800a5c0:	4413      	add	r3, r2
 800a5c2:	3304      	adds	r3, #4
 800a5c4:	220c      	movs	r2, #12
 800a5c6:	4619      	mov	r1, r3
 800a5c8:	68b8      	ldr	r0, [r7, #8]
 800a5ca:	f017 fda5 	bl	8022118 <memcpy>
    }
    *gatewayRSSI = requestCache[i].gatewayRSSI;
 800a5ce:	4a2e      	ldr	r2, [pc, #184]	; (800a688 <appSensorCacheEntry+0x114>)
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	019b      	lsls	r3, r3, #6
 800a5d4:	4413      	add	r3, r2
 800a5d6:	3303      	adds	r3, #3
 800a5d8:	f993 2000 	ldrsb.w	r2, [r3]
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	701a      	strb	r2, [r3, #0]
    *gatewaySNR = requestCache[i].gatewaySNR;
 800a5e0:	4a29      	ldr	r2, [pc, #164]	; (800a688 <appSensorCacheEntry+0x114>)
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	019b      	lsls	r3, r3, #6
 800a5e6:	4413      	add	r3, r2
 800a5e8:	3304      	adds	r3, #4
 800a5ea:	f993 2000 	ldrsb.w	r2, [r3]
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	701a      	strb	r2, [r3, #0]
    *sensorRSSI = requestCache[i].sensorRSSI;
 800a5f2:	4a25      	ldr	r2, [pc, #148]	; (800a688 <appSensorCacheEntry+0x114>)
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	019b      	lsls	r3, r3, #6
 800a5f8:	4413      	add	r3, r2
 800a5fa:	3305      	adds	r3, #5
 800a5fc:	f993 2000 	ldrsb.w	r2, [r3]
 800a600:	69bb      	ldr	r3, [r7, #24]
 800a602:	701a      	strb	r2, [r3, #0]
    *sensorSNR = requestCache[i].sensorSNR;
 800a604:	4a20      	ldr	r2, [pc, #128]	; (800a688 <appSensorCacheEntry+0x114>)
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	019b      	lsls	r3, r3, #6
 800a60a:	4413      	add	r3, r2
 800a60c:	3306      	adds	r3, #6
 800a60e:	f993 2000 	ldrsb.w	r2, [r3]
 800a612:	69fb      	ldr	r3, [r7, #28]
 800a614:	701a      	strb	r2, [r3, #0]
    *sensorTXP = requestCache[i].sensorTXP;
 800a616:	4a1c      	ldr	r2, [pc, #112]	; (800a688 <appSensorCacheEntry+0x114>)
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	019b      	lsls	r3, r3, #6
 800a61c:	4413      	add	r3, r2
 800a61e:	3307      	adds	r3, #7
 800a620:	f993 2000 	ldrsb.w	r2, [r3]
 800a624:	6a3b      	ldr	r3, [r7, #32]
 800a626:	701a      	strb	r2, [r3, #0]
    *sensorLTP = requestCache[i].sensorLTP;
 800a628:	4a17      	ldr	r2, [pc, #92]	; (800a688 <appSensorCacheEntry+0x114>)
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	019b      	lsls	r3, r3, #6
 800a62e:	4413      	add	r3, r2
 800a630:	3308      	adds	r3, #8
 800a632:	f993 2000 	ldrsb.w	r2, [r3]
 800a636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a638:	701a      	strb	r2, [r3, #0]
    *sensorMv = requestCache[i].sensorMv;
 800a63a:	4a13      	ldr	r2, [pc, #76]	; (800a688 <appSensorCacheEntry+0x114>)
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	019b      	lsls	r3, r3, #6
 800a640:	4413      	add	r3, r2
 800a642:	330a      	adds	r3, #10
 800a644:	881a      	ldrh	r2, [r3, #0]
 800a646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a648:	801a      	strh	r2, [r3, #0]
    *lastReceivedTime = requestCache[i].lastReceivedTime;
 800a64a:	4a0f      	ldr	r2, [pc, #60]	; (800a688 <appSensorCacheEntry+0x114>)
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	019b      	lsls	r3, r3, #6
 800a650:	4413      	add	r3, r2
 800a652:	3310      	adds	r3, #16
 800a654:	681a      	ldr	r2, [r3, #0]
 800a656:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a658:	601a      	str	r2, [r3, #0]
    *requestsProcessed = requestCache[i].requestsProcessed;
 800a65a:	4a0b      	ldr	r2, [pc, #44]	; (800a688 <appSensorCacheEntry+0x114>)
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	019b      	lsls	r3, r3, #6
 800a660:	4413      	add	r3, r2
 800a662:	332c      	adds	r3, #44	; 0x2c
 800a664:	681a      	ldr	r2, [r3, #0]
 800a666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a668:	601a      	str	r2, [r3, #0]
    *requestsLost = requestCache[i].requestsLost;
 800a66a:	4a07      	ldr	r2, [pc, #28]	; (800a688 <appSensorCacheEntry+0x114>)
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	019b      	lsls	r3, r3, #6
 800a670:	4413      	add	r3, r2
 800a672:	3330      	adds	r3, #48	; 0x30
 800a674:	681a      	ldr	r2, [r3, #0]
 800a676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a678:	601a      	str	r2, [r3, #0]

    // Done
    return true;
 800a67a:	2301      	movs	r3, #1

}
 800a67c:	4618      	mov	r0, r3
 800a67e:	3710      	adds	r7, #16
 800a680:	46bd      	mov	sp, r7
 800a682:	bd80      	pop	{r7, pc}
 800a684:	20000a44 	.word	0x20000a44
 800a688:	20000404 	.word	0x20000404
 800a68c:	20000378 	.word	0x20000378

0800a690 <appProcessButton>:

// See if we are being asked to do something related to a button
bool appProcessButton()
{
 800a690:	b580      	push	{r7, lr}
 800a692:	af00      	add	r7, sp, #0

    switch (ledButtonCheck()) {
 800a694:	f003 fb1c 	bl	800dcd0 <ledButtonCheck>
 800a698:	4603      	mov	r3, r0
 800a69a:	2b03      	cmp	r3, #3
 800a69c:	d006      	beq.n	800a6ac <appProcessButton+0x1c>
 800a69e:	2b03      	cmp	r3, #3
 800a6a0:	dc49      	bgt.n	800a736 <appProcessButton+0xa6>
 800a6a2:	2b01      	cmp	r3, #1
 800a6a4:	d006      	beq.n	800a6b4 <appProcessButton+0x24>
 800a6a6:	2b02      	cmp	r3, #2
 800a6a8:	d02c      	beq.n	800a704 <appProcessButton+0x74>
 800a6aa:	e044      	b.n	800a736 <appProcessButton+0xa6>

    case BUTTON_HELD:
        flashConfigFactoryReset();
 800a6ac:	f001 ffd4 	bl	800c658 <flashConfigFactoryReset>
        return true;
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	e041      	b.n	800a738 <appProcessButton+0xa8>

    case BUTTON_PRESSED:
        // Single tap on gateway always toggles pairing
        if (ledIsPairInProgress() && !ledIsPairMandatory()) {
 800a6b4:	f003 fa22 	bl	800dafc <ledIsPairInProgress>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d00b      	beq.n	800a6d6 <appProcessButton+0x46>
 800a6be:	f003 fa09 	bl	800dad4 <ledIsPairMandatory>
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	f083 0301 	eor.w	r3, r3, #1
 800a6c8:	b2db      	uxtb	r3, r3
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d003      	beq.n	800a6d6 <appProcessButton+0x46>
            ledIndicatePairInProgress(false);
 800a6ce:	2000      	movs	r0, #0
 800a6d0:	f003 fa5e 	bl	800db90 <ledIndicatePairInProgress>
 800a6d4:	e014      	b.n	800a700 <appProcessButton+0x70>
        } else {
            if (appIsGateway) {
 800a6d6:	4b19      	ldr	r3, [pc, #100]	; (800a73c <appProcessButton+0xac>)
 800a6d8:	781b      	ldrb	r3, [r3, #0]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d003      	beq.n	800a6e6 <appProcessButton+0x56>
                ledIndicatePairInProgress(true);
 800a6de:	2001      	movs	r0, #1
 800a6e0:	f003 fa56 	bl	800db90 <ledIndicatePairInProgress>
 800a6e4:	e00c      	b.n	800a700 <appProcessButton+0x70>
                appSendLoRaPacketSizeTestPing();
#else
                // If we're not yet paired, a single button
                // press will initiate pairing.  Otherwise,
                // send the button-press to a sensor app.
                if (ledIsPairMandatory()) {
 800a6e6:	f003 f9f5 	bl	800dad4 <ledIsPairMandatory>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d003      	beq.n	800a6f8 <appProcessButton+0x68>
                    ledIndicatePairInProgress(true);
 800a6f0:	2001      	movs	r0, #1
 800a6f2:	f003 fa4d 	bl	800db90 <ledIndicatePairInProgress>
 800a6f6:	e003      	b.n	800a700 <appProcessButton+0x70>
                } else {
                    schedDispatchISR(BUTTON1_Pin);
 800a6f8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800a6fc:	f004 fb78 	bl	800edf0 <schedDispatchISR>
                }
#endif
            }
        }
        return true;
 800a700:	2301      	movs	r3, #1
 800a702:	e019      	b.n	800a738 <appProcessButton+0xa8>

    case BUTTON_HOLD_ABORTED:
        if (ledIsPairInProgress() && !ledIsPairMandatory()) {
 800a704:	f003 f9fa 	bl	800dafc <ledIsPairInProgress>
 800a708:	4603      	mov	r3, r0
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d00b      	beq.n	800a726 <appProcessButton+0x96>
 800a70e:	f003 f9e1 	bl	800dad4 <ledIsPairMandatory>
 800a712:	4603      	mov	r3, r0
 800a714:	f083 0301 	eor.w	r3, r3, #1
 800a718:	b2db      	uxtb	r3, r3
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d003      	beq.n	800a726 <appProcessButton+0x96>
            ledIndicatePairInProgress(false);
 800a71e:	2000      	movs	r0, #0
 800a720:	f003 fa36 	bl	800db90 <ledIndicatePairInProgress>
 800a724:	e005      	b.n	800a732 <appProcessButton+0xa2>
        } else {
            if (appIsGateway) {
 800a726:	4b05      	ldr	r3, [pc, #20]	; (800a73c <appProcessButton+0xac>)
 800a728:	781b      	ldrb	r3, [r3, #0]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d001      	beq.n	800a732 <appProcessButton+0xa2>
                appEnterSoftAP();
 800a72e:	f000 fb21 	bl	800ad74 <appEnterSoftAP>
                    sensorPoll();
                }
#endif
            }
        }
        return true;
 800a732:	2301      	movs	r3, #1
 800a734:	e000      	b.n	800a738 <appProcessButton+0xa8>

    }

    return false;
 800a736:	2300      	movs	r3, #0

}
 800a738:	4618      	mov	r0, r3
 800a73a:	bd80      	pop	{r7, pc}
 800a73c:	20000aaf 	.word	0x20000aaf

0800a740 <appFirmwareVersion>:
void ioInit(void);
void unpack32(uint8_t *p, uint32_t value);

// Get the version of the image
const char *appFirmwareVersion()
{
 800a740:	b480      	push	{r7}
 800a742:	af00      	add	r7, sp, #0
    return __DATE__ " " __TIME__;
 800a744:	4b02      	ldr	r3, [pc, #8]	; (800a750 <appFirmwareVersion+0x10>)
}
 800a746:	4618      	mov	r0, r3
 800a748:	46bd      	mov	sp, r7
 800a74a:	bc80      	pop	{r7}
 800a74c:	4770      	bx	lr
 800a74e:	bf00      	nop
 800a750:	08023640 	.word	0x08023640

0800a754 <MX_AppMain>:

// Main app processing loop
void MX_AppMain(void)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b084      	sub	sp, #16
 800a758:	af02      	add	r7, sp, #8

    // Initialize GPIOs
    ioInit();
 800a75a:	f000 f9a5 	bl	800aaa8 <ioInit>

    // Determine our own device address
    memset(ourAddress, 0, sizeof(ourAddress));
 800a75e:	220c      	movs	r2, #12
 800a760:	2100      	movs	r1, #0
 800a762:	486e      	ldr	r0, [pc, #440]	; (800a91c <MX_AppMain+0x1c8>)
 800a764:	f017 fce6 	bl	8022134 <memset>
    unpack32(&ourAddress[0], HAL_GetUIDw0());
 800a768:	f008 fc7c 	bl	8013064 <HAL_GetUIDw0>
 800a76c:	4603      	mov	r3, r0
 800a76e:	4619      	mov	r1, r3
 800a770:	486a      	ldr	r0, [pc, #424]	; (800a91c <MX_AppMain+0x1c8>)
 800a772:	f000 fa9b 	bl	800acac <unpack32>
    unpack32(&ourAddress[4], HAL_GetUIDw1());
 800a776:	f008 fc7f 	bl	8013078 <HAL_GetUIDw1>
 800a77a:	4603      	mov	r3, r0
 800a77c:	4619      	mov	r1, r3
 800a77e:	4868      	ldr	r0, [pc, #416]	; (800a920 <MX_AppMain+0x1cc>)
 800a780:	f000 fa94 	bl	800acac <unpack32>
    unpack32(&ourAddress[8], HAL_GetUIDw2());
 800a784:	f008 fc82 	bl	801308c <HAL_GetUIDw2>
 800a788:	4603      	mov	r3, r0
 800a78a:	4619      	mov	r1, r3
 800a78c:	4865      	ldr	r0, [pc, #404]	; (800a924 <MX_AppMain+0x1d0>)
 800a78e:	f000 fa8d 	bl	800acac <unpack32>
    utilAddressToText(ourAddress, ourAddressText, sizeof(ourAddressText));
 800a792:	2224      	movs	r2, #36	; 0x24
 800a794:	4964      	ldr	r1, [pc, #400]	; (800a928 <MX_AppMain+0x1d4>)
 800a796:	4861      	ldr	r0, [pc, #388]	; (800a91c <MX_AppMain+0x1c8>)
 800a798:	f005 fd77 	bl	801028a <utilAddressToText>

    // Banner
    APP_PRINTF("\r\n");
 800a79c:	4b63      	ldr	r3, [pc, #396]	; (800a92c <MX_AppMain+0x1d8>)
 800a79e:	2200      	movs	r2, #0
 800a7a0:	2100      	movs	r1, #0
 800a7a2:	2001      	movs	r0, #1
 800a7a4:	f016 fa94 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("===================\r\n");
 800a7a8:	4b61      	ldr	r3, [pc, #388]	; (800a930 <MX_AppMain+0x1dc>)
 800a7aa:	2200      	movs	r2, #0
 800a7ac:	2100      	movs	r1, #0
 800a7ae:	2001      	movs	r0, #1
 800a7b0:	f016 fa8e 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("===== SPARROW =====\r\n");
 800a7b4:	4b5f      	ldr	r3, [pc, #380]	; (800a934 <MX_AppMain+0x1e0>)
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	2100      	movs	r1, #0
 800a7ba:	2001      	movs	r0, #1
 800a7bc:	f016 fa88 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("===================\r\n");
 800a7c0:	4b5b      	ldr	r3, [pc, #364]	; (800a930 <MX_AppMain+0x1dc>)
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	2100      	movs	r1, #0
 800a7c6:	2001      	movs	r0, #1
 800a7c8:	f016 fa82 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("%s\r\n", appFirmwareVersion());
 800a7cc:	f7ff ffb8 	bl	800a740 <appFirmwareVersion>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	9300      	str	r3, [sp, #0]
 800a7d4:	4b58      	ldr	r3, [pc, #352]	; (800a938 <MX_AppMain+0x1e4>)
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	2100      	movs	r1, #0
 800a7da:	2001      	movs	r0, #1
 800a7dc:	f016 fa78 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("%s\r\n", ourAddressText);
 800a7e0:	4b51      	ldr	r3, [pc, #324]	; (800a928 <MX_AppMain+0x1d4>)
 800a7e2:	9300      	str	r3, [sp, #0]
 800a7e4:	4b54      	ldr	r3, [pc, #336]	; (800a938 <MX_AppMain+0x1e4>)
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	2100      	movs	r1, #0
 800a7ea:	2001      	movs	r0, #1
 800a7ec:	f016 fa70 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    SKU = SKU_CORE;
 800a7f0:	4b52      	ldr	r3, [pc, #328]	; (800a93c <MX_AppMain+0x1e8>)
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	601a      	str	r2, [r3, #0]

    // Remember the time when we were booted
    appBootMs = TIMER_IF_GetTimeMs();
 800a7f6:	f008 f92d 	bl	8012a54 <TIMER_IF_GetTimeMs>
 800a7fa:	4602      	mov	r2, r0
 800a7fc:	460b      	mov	r3, r1
 800a7fe:	4950      	ldr	r1, [pc, #320]	; (800a940 <MX_AppMain+0x1ec>)
 800a800:	e9c1 2300 	strd	r2, r3, [r1]

    // Initialize the Notecard
    appIsGateway = noteInit();
 800a804:	f003 fb26 	bl	800de54 <noteInit>
 800a808:	4603      	mov	r3, r0
 800a80a:	461a      	mov	r2, r3
 800a80c:	4b4d      	ldr	r3, [pc, #308]	; (800a944 <MX_AppMain+0x1f0>)
 800a80e:	701a      	strb	r2, [r3, #0]

    // Conditionally enable or disable trace
    if (appIsGateway) {
 800a810:	4b4c      	ldr	r3, [pc, #304]	; (800a944 <MX_AppMain+0x1f0>)
 800a812:	781b      	ldrb	r3, [r3, #0]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d002      	beq.n	800a81e <MX_AppMain+0xca>
        MX_DBG_Enable();
 800a818:	f005 ff28 	bl	801066c <MX_DBG_Enable>
 800a81c:	e01f      	b.n	800a85e <MX_AppMain+0x10a>
    } else {
        if (!buttonHeldAtBoot && !MX_DBG_Active()) {
 800a81e:	4b4a      	ldr	r3, [pc, #296]	; (800a948 <MX_AppMain+0x1f4>)
 800a820:	781b      	ldrb	r3, [r3, #0]
 800a822:	f083 0301 	eor.w	r3, r3, #1
 800a826:	b2db      	uxtb	r3, r3
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d010      	beq.n	800a84e <MX_AppMain+0xfa>
 800a82c:	f005 fe0c 	bl	8010448 <MX_DBG_Active>
 800a830:	4603      	mov	r3, r0
 800a832:	f083 0301 	eor.w	r3, r3, #1
 800a836:	b2db      	uxtb	r3, r3
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d008      	beq.n	800a84e <MX_AppMain+0xfa>
            APP_PRINTF("CONSOLE TRACE DISABLED\r\n");
 800a83c:	4b43      	ldr	r3, [pc, #268]	; (800a94c <MX_AppMain+0x1f8>)
 800a83e:	2200      	movs	r2, #0
 800a840:	2100      	movs	r1, #0
 800a842:	2001      	movs	r0, #1
 800a844:	f016 fa44 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            MX_DBG_Disable();
 800a848:	f005 feee 	bl	8010628 <MX_DBG_Disable>
 800a84c:	e007      	b.n	800a85e <MX_AppMain+0x10a>
        } else {
            MX_DBG_Enable();
 800a84e:	f005 ff0d 	bl	801066c <MX_DBG_Enable>
            APP_PRINTF("CONSOLE TRACE ENABLED\r\n");
 800a852:	4b3f      	ldr	r3, [pc, #252]	; (800a950 <MX_AppMain+0x1fc>)
 800a854:	2200      	movs	r2, #0
 800a856:	2100      	movs	r1, #0
 800a858:	2001      	movs	r0, #1
 800a85a:	f016 fa39 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        }
    }

    // On the gateway, prep for flash DFU
    if (appIsGateway) {
 800a85e:	4b39      	ldr	r3, [pc, #228]	; (800a944 <MX_AppMain+0x1f0>)
 800a860:	781b      	ldrb	r3, [r3, #0]
 800a862:	2b00      	cmp	r3, #0
 800a864:	d001      	beq.n	800a86a <MX_AppMain+0x116>
        flashDFUInit();
 800a866:	f001 fce9 	bl	800c23c <flashDFUInit>
    }

    // Send setup parameters to the Notecard and load config
    if (appIsGateway) {
 800a86a:	4b36      	ldr	r3, [pc, #216]	; (800a944 <MX_AppMain+0x1f0>)
 800a86c:	781b      	ldrb	r3, [r3, #0]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d003      	beq.n	800a87a <MX_AppMain+0x126>
        noteSetup();
 800a872:	f003 fb31 	bl	800ded8 <noteSetup>
        gatewaySetEnvVarDefaults();
 800a876:	f002 ffa7 	bl	800d7c8 <gatewaySetEnvVarDefaults>
    }

    // Blink LED until the time is available, because the sensors depend
    // upon the fact thst the gateway knows what time it is.
    if (appIsGateway) {
 800a87a:	4b32      	ldr	r3, [pc, #200]	; (800a944 <MX_AppMain+0x1f0>)
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d03f      	beq.n	800a902 <MX_AppMain+0x1ae>
        ledReset();
 800a882:	f003 f8cd 	bl	800da20 <ledReset>
        while ( !NoteTimeValidST() || !gatewayEnvVarsLoaded() ) {
 800a886:	e00c      	b.n	800a8a2 <MX_AppMain+0x14e>
            if (ledButtonCheck() == BUTTON_HELD) {
 800a888:	f003 fa22 	bl	800dcd0 <ledButtonCheck>
 800a88c:	4603      	mov	r3, r0
 800a88e:	2b03      	cmp	r3, #3
 800a890:	d101      	bne.n	800a896 <MX_AppMain+0x142>
                flashConfigFactoryReset();
 800a892:	f001 fee1 	bl	800c658 <flashConfigFactoryReset>
            }
            ledWalk();
 800a896:	f003 f8e1 	bl	800da5c <ledWalk>
            HAL_Delay(750);
 800a89a:	f240 20ee 	movw	r0, #750	; 0x2ee
 800a89e:	f008 f96c 	bl	8012b7a <HAL_Delay>
        while ( !NoteTimeValidST() || !gatewayEnvVarsLoaded() ) {
 800a8a2:	f7fb f8a5 	bl	80059f0 <NoteTimeValidST>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	f083 0301 	eor.w	r3, r3, #1
 800a8ac:	b2db      	uxtb	r3, r3
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d1ea      	bne.n	800a888 <MX_AppMain+0x134>
 800a8b2:	f002 f9a5 	bl	800cc00 <gatewayEnvVarsLoaded>
 800a8b6:	4603      	mov	r3, r0
 800a8b8:	f083 0301 	eor.w	r3, r3, #1
 800a8bc:	b2db      	uxtb	r3, r3
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d1e2      	bne.n	800a888 <MX_AppMain+0x134>
        }
        for (int i=0; i<60 && !NoteRegion(NULL, NULL, NULL, NULL); i++) {
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	607b      	str	r3, [r7, #4]
 800a8c6:	e008      	b.n	800a8da <MX_AppMain+0x186>
            ledWalk();
 800a8c8:	f003 f8c8 	bl	800da5c <ledWalk>
            HAL_Delay(500);
 800a8cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800a8d0:	f008 f953 	bl	8012b7a <HAL_Delay>
        for (int i=0; i<60 && !NoteRegion(NULL, NULL, NULL, NULL); i++) {
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	607b      	str	r3, [r7, #4]
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2b3b      	cmp	r3, #59	; 0x3b
 800a8de:	dc0b      	bgt.n	800a8f8 <MX_AppMain+0x1a4>
 800a8e0:	2300      	movs	r3, #0
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	2100      	movs	r1, #0
 800a8e6:	2000      	movs	r0, #0
 800a8e8:	f7fb fa34 	bl	8005d54 <NoteRegion>
 800a8ec:	4603      	mov	r3, r0
 800a8ee:	f083 0301 	eor.w	r3, r3, #1
 800a8f2:	b2db      	uxtb	r3, r3
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d1e7      	bne.n	800a8c8 <MX_AppMain+0x174>
        }
        gatewayBootTime = NoteTimeST();
 800a8f8:	f7fb f904 	bl	8005b04 <NoteTimeST>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	4a15      	ldr	r2, [pc, #84]	; (800a954 <MX_AppMain+0x200>)
 800a900:	6013      	str	r3, [r2, #0]
    }
    ledReset();
 800a902:	f003 f88d 	bl	800da20 <ledReset>

    // Initialize the radio
    radioInit();
 800a906:	f003 ffd1 	bl	800e8ac <radioInit>

    // Load configuration from flash and start the main task
    flashConfigLoad();
 800a90a:	f001 fdf3 	bl	800c4f4 <flashConfigLoad>
    registerApp();
 800a90e:	f000 f9ed 	bl	800acec <registerApp>

    // Loop, processing tasks registered with the sequencer
    while (true) {
        UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800a912:	f04f 30ff 	mov.w	r0, #4294967295
 800a916:	f016 fce5 	bl	80212e4 <UTIL_SEQ_Run>
 800a91a:	e7fa      	b.n	800a912 <MX_AppMain+0x1be>
 800a91c:	20001888 	.word	0x20001888
 800a920:	2000188c 	.word	0x2000188c
 800a924:	20001890 	.word	0x20001890
 800a928:	20001740 	.word	0x20001740
 800a92c:	08023658 	.word	0x08023658
 800a930:	0802365c 	.word	0x0802365c
 800a934:	08023674 	.word	0x08023674
 800a938:	0802368c 	.word	0x0802368c
 800a93c:	20000ac0 	.word	0x20000ac0
 800a940:	20000ab0 	.word	0x20000ab0
 800a944:	20000aaf 	.word	0x20000aaf
 800a948:	20000abc 	.word	0x20000abc
 800a94c:	08023694 	.word	0x08023694
 800a950:	080236b0 	.word	0x080236b0
 800a954:	20000ab8 	.word	0x20000ab8

0800a958 <MX_AppISR>:

}

// ISR for interrupts to be processed by the app
void MX_AppISR(uint16_t GPIO_Pin)
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b082      	sub	sp, #8
 800a95c:	af00      	add	r7, sp, #0
 800a95e:	4603      	mov	r3, r0
 800a960:	80fb      	strh	r3, [r7, #6]

    // If the debug terminal pressed a button, wake up
    if (GPIO_Pin == 0) {
 800a962:	88fb      	ldrh	r3, [r7, #6]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d102      	bne.n	800a96e <MX_AppISR+0x16>
        appTraceWakeup();
 800a968:	f7fd f88c 	bl	8007a84 <appTraceWakeup>
        return;
 800a96c:	e015      	b.n	800a99a <MX_AppISR+0x42>
    // Do special processing of button pin, because we
    // do checking for HOLD and other things.  Once
    // we determine that it's not a hold, we will
    // send the interrupt to sensors through a
    // different but compatible path.
    if ((GPIO_Pin & BUTTON1_Pin) != 0) {
 800a96e:	88fb      	ldrh	r3, [r7, #6]
 800a970:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a974:	2b00      	cmp	r3, #0
 800a976:	d005      	beq.n	800a984 <MX_AppISR+0x2c>
        GPIO_Pin &= ~BUTTON1_Pin;
 800a978:	88fb      	ldrh	r3, [r7, #6]
 800a97a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a97e:	80fb      	strh	r3, [r7, #6]
        appButtonWakeup();
 800a980:	f7fd f89c 	bl	8007abc <appButtonWakeup>
    }

    // Dispatch the interrupts to all sensors
    if (!appIsGateway) {
 800a984:	4b06      	ldr	r3, [pc, #24]	; (800a9a0 <MX_AppISR+0x48>)
 800a986:	781b      	ldrb	r3, [r3, #0]
 800a988:	f083 0301 	eor.w	r3, r3, #1
 800a98c:	b2db      	uxtb	r3, r3
 800a98e:	2b00      	cmp	r3, #0
 800a990:	d003      	beq.n	800a99a <MX_AppISR+0x42>
        schedDispatchISR(GPIO_Pin);
 800a992:	88fb      	ldrh	r3, [r7, #6]
 800a994:	4618      	mov	r0, r3
 800a996:	f004 fa2b 	bl	800edf0 <schedDispatchISR>
    }

}
 800a99a:	3708      	adds	r7, #8
 800a99c:	46bd      	mov	sp, r7
 800a99e:	bd80      	pop	{r7, pc}
 800a9a0:	20000aaf 	.word	0x20000aaf

0800a9a4 <pinstate>:

// Get the digital state of a GPIO, leaving it in analog mode
int pinstate(void *portv, uint16_t pin)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b08a      	sub	sp, #40	; 0x28
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	460b      	mov	r3, r1
 800a9ae:	807b      	strh	r3, [r7, #2]
    GPIO_TypeDef *port = (GPIO_TypeDef *) portv;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitTypeDef  gpio_init_structure = {0};
 800a9b4:	f107 030c 	add.w	r3, r7, #12
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	601a      	str	r2, [r3, #0]
 800a9bc:	605a      	str	r2, [r3, #4]
 800a9be:	609a      	str	r2, [r3, #8]
 800a9c0:	60da      	str	r2, [r3, #12]
 800a9c2:	611a      	str	r2, [r3, #16]
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_PULLUP;
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800a9cc:	2302      	movs	r3, #2
 800a9ce:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Pin = pin;
 800a9d0:	887b      	ldrh	r3, [r7, #2]
 800a9d2:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(port, &gpio_init_structure);
 800a9d4:	f107 030c 	add.w	r3, r7, #12
 800a9d8:	4619      	mov	r1, r3
 800a9da:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a9dc:	f00c fd1a 	bl	8017414 <HAL_GPIO_Init>
    bool pulledHigh = (GPIO_PIN_SET == HAL_GPIO_ReadPin(port, pin));
 800a9e0:	887b      	ldrh	r3, [r7, #2]
 800a9e2:	4619      	mov	r1, r3
 800a9e4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a9e6:	f00c ff43 	bl	8017870 <HAL_GPIO_ReadPin>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	2b01      	cmp	r3, #1
 800a9ee:	bf0c      	ite	eq
 800a9f0:	2301      	moveq	r3, #1
 800a9f2:	2300      	movne	r3, #0
 800a9f4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_PULLDOWN;
 800a9fc:	2302      	movs	r3, #2
 800a9fe:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800aa00:	2302      	movs	r3, #2
 800aa02:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Pin = pin;
 800aa04:	887b      	ldrh	r3, [r7, #2]
 800aa06:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(port, &gpio_init_structure);
 800aa08:	f107 030c 	add.w	r3, r7, #12
 800aa0c:	4619      	mov	r1, r3
 800aa0e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aa10:	f00c fd00 	bl	8017414 <HAL_GPIO_Init>
    bool pulledLow = (GPIO_PIN_RESET == HAL_GPIO_ReadPin(port, pin));
 800aa14:	887b      	ldrh	r3, [r7, #2]
 800aa16:	4619      	mov	r1, r3
 800aa18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aa1a:	f00c ff29 	bl	8017870 <HAL_GPIO_ReadPin>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	bf0c      	ite	eq
 800aa24:	2301      	moveq	r3, #1
 800aa26:	2300      	movne	r3, #0
 800aa28:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800aa30:	2300      	movs	r3, #0
 800aa32:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800aa34:	2302      	movs	r3, #2
 800aa36:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Pin = pin;
 800aa38:	887b      	ldrh	r3, [r7, #2]
 800aa3a:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(port, &gpio_init_structure);
 800aa3c:	f107 030c 	add.w	r3, r7, #12
 800aa40:	4619      	mov	r1, r3
 800aa42:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aa44:	f00c fce6 	bl	8017414 <HAL_GPIO_Init>
    bool high = (GPIO_PIN_SET == HAL_GPIO_ReadPin(port, pin));
 800aa48:	887b      	ldrh	r3, [r7, #2]
 800aa4a:	4619      	mov	r1, r3
 800aa4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aa4e:	f00c ff0f 	bl	8017870 <HAL_GPIO_ReadPin>
 800aa52:	4603      	mov	r3, r0
 800aa54:	2b01      	cmp	r3, #1
 800aa56:	bf0c      	ite	eq
 800aa58:	2301      	moveq	r3, #1
 800aa5a:	2300      	movne	r3, #0
 800aa5c:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    gpio_init_structure.Mode = GPIO_MODE_ANALOG;
 800aa60:	2303      	movs	r3, #3
 800aa62:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800aa64:	2300      	movs	r3, #0
 800aa66:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_LOW;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Pin = pin;
 800aa6c:	887b      	ldrh	r3, [r7, #2]
 800aa6e:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(port, &gpio_init_structure);
 800aa70:	f107 030c 	add.w	r3, r7, #12
 800aa74:	4619      	mov	r1, r3
 800aa76:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800aa78:	f00c fccc 	bl	8017414 <HAL_GPIO_Init>
    if (pulledHigh && pulledLow) {
 800aa7c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d005      	beq.n	800aa90 <pinstate+0xec>
 800aa84:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d001      	beq.n	800aa90 <pinstate+0xec>
        return PINSTATE_FLOAT;
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	e006      	b.n	800aa9e <pinstate+0xfa>
    }
    return (high ? PINSTATE_HIGH : PINSTATE_LOW);
 800aa90:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d001      	beq.n	800aa9c <pinstate+0xf8>
 800aa98:	2301      	movs	r3, #1
 800aa9a:	e000      	b.n	800aa9e <pinstate+0xfa>
 800aa9c:	2302      	movs	r3, #2
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	3728      	adds	r7, #40	; 0x28
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	bd80      	pop	{r7, pc}
	...

0800aaa8 <ioInit>:

// Initialize app hardware I/O
void ioInit(void)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b08a      	sub	sp, #40	; 0x28
 800aaac:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef  gpio_init_structure = {0};
 800aaae:	1d3b      	adds	r3, r7, #4
 800aab0:	2200      	movs	r2, #0
 800aab2:	601a      	str	r2, [r3, #0]
 800aab4:	605a      	str	r2, [r3, #4]
 800aab6:	609a      	str	r2, [r3, #8]
 800aab8:	60da      	str	r2, [r3, #12]
 800aaba:	611a      	str	r2, [r3, #16]
    // an invalid switch combination they aren't a constant current draw on the system.
    // This switch design methodology allows for a selection of any of 9 unique
    // frequency plans based on the switches.  We have chosen what we view to be the
    // the most common plans globally, but the developer can feel free to reassign
    // these as is appropriate for their product or market.
    uint32_t freq = 915000000;
 800aabc:	4b6f      	ldr	r3, [pc, #444]	; (800ac7c <ioInit+0x1d4>)
 800aabe:	627b      	str	r3, [r7, #36]	; 0x24
#if (CURRENT_BOARD != BOARD_NUCLEO)
    gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 800aac0:	2301      	movs	r3, #1
 800aac2:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800aac4:	2300      	movs	r3, #0
 800aac6:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_LOW;
 800aac8:	2300      	movs	r3, #0
 800aaca:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pin = LED_RED_Pin;
 800aacc:	2301      	movs	r3, #1
 800aace:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(LED_RED_GPIO_Port, &gpio_init_structure);
 800aad0:	1d3b      	adds	r3, r7, #4
 800aad2:	4619      	mov	r1, r3
 800aad4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800aad8:	f00c fc9c 	bl	8017414 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 800aadc:	2201      	movs	r2, #1
 800aade:	2101      	movs	r1, #1
 800aae0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800aae4:	f00c fedb 	bl	801789e <HAL_GPIO_WritePin>
    int gpio0 = pinstate(RFSEL_1_GPIO_Port, RFSEL_1_Pin);
 800aae8:	2120      	movs	r1, #32
 800aaea:	4865      	ldr	r0, [pc, #404]	; (800ac80 <ioInit+0x1d8>)
 800aaec:	f7ff ff5a 	bl	800a9a4 <pinstate>
 800aaf0:	61f8      	str	r0, [r7, #28]
    int gpio1 = pinstate(RFSEL_0_GPIO_Port, RFSEL_0_Pin);
 800aaf2:	2108      	movs	r1, #8
 800aaf4:	4862      	ldr	r0, [pc, #392]	; (800ac80 <ioInit+0x1d8>)
 800aaf6:	f7ff ff55 	bl	800a9a4 <pinstate>
 800aafa:	61b8      	str	r0, [r7, #24]
    if (gpio0 == PINSTATE_FLOAT && gpio1 == PINSTATE_FLOAT) {
 800aafc:	69fb      	ldr	r3, [r7, #28]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d105      	bne.n	800ab0e <ioInit+0x66>
 800ab02:	69bb      	ldr	r3, [r7, #24]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d102      	bne.n	800ab0e <ioInit+0x66>
        // 0 OFF OFF OFF OFF
        freq = 915000000;   // US915
 800ab08:	4b5c      	ldr	r3, [pc, #368]	; (800ac7c <ioInit+0x1d4>)
 800ab0a:	627b      	str	r3, [r7, #36]	; 0x24
 800ab0c:	e046      	b.n	800ab9c <ioInit+0xf4>
    } else if (gpio0 == PINSTATE_HIGH && gpio1 == PINSTATE_FLOAT) {
 800ab0e:	69fb      	ldr	r3, [r7, #28]
 800ab10:	2b01      	cmp	r3, #1
 800ab12:	d105      	bne.n	800ab20 <ioInit+0x78>
 800ab14:	69bb      	ldr	r3, [r7, #24]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d102      	bne.n	800ab20 <ioInit+0x78>
        // 1  ON OFF OFF OFF
        freq = 923000000;   // AS923
 800ab1a:	4b5a      	ldr	r3, [pc, #360]	; (800ac84 <ioInit+0x1dc>)
 800ab1c:	627b      	str	r3, [r7, #36]	; 0x24
 800ab1e:	e03d      	b.n	800ab9c <ioInit+0xf4>
    } else if (gpio0 == PINSTATE_LOW && gpio1 == PINSTATE_FLOAT) {
 800ab20:	69fb      	ldr	r3, [r7, #28]
 800ab22:	2b02      	cmp	r3, #2
 800ab24:	d105      	bne.n	800ab32 <ioInit+0x8a>
 800ab26:	69bb      	ldr	r3, [r7, #24]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d102      	bne.n	800ab32 <ioInit+0x8a>
        // 2 OFF  ON OFF OFF
        freq = 920000000;   // KR920
 800ab2c:	4b56      	ldr	r3, [pc, #344]	; (800ac88 <ioInit+0x1e0>)
 800ab2e:	627b      	str	r3, [r7, #36]	; 0x24
 800ab30:	e034      	b.n	800ab9c <ioInit+0xf4>
    } else if (gpio0 == PINSTATE_FLOAT && gpio1 == PINSTATE_HIGH) {
 800ab32:	69fb      	ldr	r3, [r7, #28]
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	d105      	bne.n	800ab44 <ioInit+0x9c>
 800ab38:	69bb      	ldr	r3, [r7, #24]
 800ab3a:	2b01      	cmp	r3, #1
 800ab3c:	d102      	bne.n	800ab44 <ioInit+0x9c>
        // 3 OFF OFF  ON OFF
        freq = 865000000;   // IN865
 800ab3e:	4b53      	ldr	r3, [pc, #332]	; (800ac8c <ioInit+0x1e4>)
 800ab40:	627b      	str	r3, [r7, #36]	; 0x24
 800ab42:	e02b      	b.n	800ab9c <ioInit+0xf4>
    } else if (gpio0 == PINSTATE_HIGH && gpio1 == PINSTATE_HIGH) {
 800ab44:	69fb      	ldr	r3, [r7, #28]
 800ab46:	2b01      	cmp	r3, #1
 800ab48:	d105      	bne.n	800ab56 <ioInit+0xae>
 800ab4a:	69bb      	ldr	r3, [r7, #24]
 800ab4c:	2b01      	cmp	r3, #1
 800ab4e:	d102      	bne.n	800ab56 <ioInit+0xae>
        // 4 ON OFF  ON OFF
        freq = 868000000;   // EU868
 800ab50:	4b4f      	ldr	r3, [pc, #316]	; (800ac90 <ioInit+0x1e8>)
 800ab52:	627b      	str	r3, [r7, #36]	; 0x24
 800ab54:	e022      	b.n	800ab9c <ioInit+0xf4>
    } else if (gpio0 == PINSTATE_LOW && gpio1 == PINSTATE_HIGH) {
 800ab56:	69fb      	ldr	r3, [r7, #28]
 800ab58:	2b02      	cmp	r3, #2
 800ab5a:	d105      	bne.n	800ab68 <ioInit+0xc0>
 800ab5c:	69bb      	ldr	r3, [r7, #24]
 800ab5e:	2b01      	cmp	r3, #1
 800ab60:	d102      	bne.n	800ab68 <ioInit+0xc0>
        // 5 OFF  ON  ON OFF
        freq = 864000000;   // RU864
 800ab62:	4b4c      	ldr	r3, [pc, #304]	; (800ac94 <ioInit+0x1ec>)
 800ab64:	627b      	str	r3, [r7, #36]	; 0x24
 800ab66:	e019      	b.n	800ab9c <ioInit+0xf4>
    } else if (gpio0 == PINSTATE_FLOAT && gpio1 == PINSTATE_LOW) {
 800ab68:	69fb      	ldr	r3, [r7, #28]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d105      	bne.n	800ab7a <ioInit+0xd2>
 800ab6e:	69bb      	ldr	r3, [r7, #24]
 800ab70:	2b02      	cmp	r3, #2
 800ab72:	d102      	bne.n	800ab7a <ioInit+0xd2>
        // 6 OFF OFF OFF  ON
        freq = 915000000;   // AU915
 800ab74:	4b41      	ldr	r3, [pc, #260]	; (800ac7c <ioInit+0x1d4>)
 800ab76:	627b      	str	r3, [r7, #36]	; 0x24
 800ab78:	e010      	b.n	800ab9c <ioInit+0xf4>
    } else if (gpio0 == PINSTATE_HIGH && gpio1 == PINSTATE_LOW) {
 800ab7a:	69fb      	ldr	r3, [r7, #28]
 800ab7c:	2b01      	cmp	r3, #1
 800ab7e:	d105      	bne.n	800ab8c <ioInit+0xe4>
 800ab80:	69bb      	ldr	r3, [r7, #24]
 800ab82:	2b02      	cmp	r3, #2
 800ab84:	d102      	bne.n	800ab8c <ioInit+0xe4>
        // 7 ON OFF OFF  ON
        freq = 470000000;   // CN470
 800ab86:	4b44      	ldr	r3, [pc, #272]	; (800ac98 <ioInit+0x1f0>)
 800ab88:	627b      	str	r3, [r7, #36]	; 0x24
 800ab8a:	e007      	b.n	800ab9c <ioInit+0xf4>
//        freq = 779000000;   // CN779
    } else if (gpio0 == PINSTATE_LOW && gpio1 == PINSTATE_LOW) {
 800ab8c:	69fb      	ldr	r3, [r7, #28]
 800ab8e:	2b02      	cmp	r3, #2
 800ab90:	d104      	bne.n	800ab9c <ioInit+0xf4>
 800ab92:	69bb      	ldr	r3, [r7, #24]
 800ab94:	2b02      	cmp	r3, #2
 800ab96:	d101      	bne.n	800ab9c <ioInit+0xf4>
        // 8 OFF  ON OFF  ON
        freq = 433000000;   // EU433
 800ab98:	4b40      	ldr	r3, [pc, #256]	; (800ac9c <ioInit+0x1f4>)
 800ab9a:	627b      	str	r3, [r7, #36]	; 0x24
    }
    radioSetRFFrequency(freq);
 800ab9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ab9e:	f003 ffc5 	bl	800eb2c <radioSetRFFrequency>
    APP_PRINTF("*** rfsel %s %s %dMHz ***\r\n", s0, s1, (freq/1000000));
#endif
#endif

    // Init LEDs
    gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 800aba2:	2301      	movs	r3, #1
 800aba4:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800aba6:	2300      	movs	r3, #0
 800aba8:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_LOW;
 800abaa:	2300      	movs	r3, #0
 800abac:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pin = LED_BLUE_Pin;
 800abae:	2302      	movs	r3, #2
 800abb0:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(LED_BLUE_GPIO_Port, &gpio_init_structure);
 800abb2:	1d3b      	adds	r3, r7, #4
 800abb4:	4619      	mov	r1, r3
 800abb6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800abba:	f00c fc2b 	bl	8017414 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 800abbe:	2201      	movs	r2, #1
 800abc0:	2102      	movs	r1, #2
 800abc2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800abc6:	f00c fe6a 	bl	801789e <HAL_GPIO_WritePin>
    gpio_init_structure.Pin = LED_GREEN_Pin;
 800abca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800abce:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(LED_GREEN_GPIO_Port, &gpio_init_structure);
 800abd0:	1d3b      	adds	r3, r7, #4
 800abd2:	4619      	mov	r1, r3
 800abd4:	482a      	ldr	r0, [pc, #168]	; (800ac80 <ioInit+0x1d8>)
 800abd6:	f00c fc1d 	bl	8017414 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 800abda:	2201      	movs	r2, #1
 800abdc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800abe0:	4827      	ldr	r0, [pc, #156]	; (800ac80 <ioInit+0x1d8>)
 800abe2:	f00c fe5c 	bl	801789e <HAL_GPIO_WritePin>
    gpio_init_structure.Pin = LED_RED_Pin;
 800abe6:	2301      	movs	r3, #1
 800abe8:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(LED_RED_GPIO_Port, &gpio_init_structure);
 800abea:	1d3b      	adds	r3, r7, #4
 800abec:	4619      	mov	r1, r3
 800abee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800abf2:	f00c fc0f 	bl	8017414 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 800abf6:	2201      	movs	r2, #1
 800abf8:	2101      	movs	r1, #1
 800abfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800abfe:	f00c fe4e 	bl	801789e <HAL_GPIO_WritePin>

    // Init button, and determine whether or not it was held down at boot
    gpio_init_structure.Pin = BUTTON1_Pin;
 800ac02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ac06:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING_FALLING;
 800ac08:	4b25      	ldr	r3, [pc, #148]	; (800aca0 <ioInit+0x1f8>)
 800ac0a:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800ac0c:	2302      	movs	r3, #2
 800ac0e:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Pull = BUTTON1_ACTIVE_HIGH ? GPIO_PULLDOWN : GPIO_PULLUP;
 800ac10:	2301      	movs	r3, #1
 800ac12:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(BUTTON1_GPIO_Port, &gpio_init_structure);
 800ac14:	1d3b      	adds	r3, r7, #4
 800ac16:	4619      	mov	r1, r3
 800ac18:	4822      	ldr	r0, [pc, #136]	; (800aca4 <ioInit+0x1fc>)
 800ac1a:	f00c fbfb 	bl	8017414 <HAL_GPIO_Init>
    for (int i=0; i<250; i++) {
 800ac1e:	2300      	movs	r3, #0
 800ac20:	623b      	str	r3, [r7, #32]
 800ac22:	e019      	b.n	800ac58 <ioInit+0x1b0>
        HAL_Delay(1);
 800ac24:	2001      	movs	r0, #1
 800ac26:	f007 ffa8 	bl	8012b7a <HAL_Delay>
        buttonHeldAtBoot = (HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin) == (BUTTON1_ACTIVE_HIGH ? GPIO_PIN_SET : GPIO_PIN_RESET));
 800ac2a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ac2e:	481d      	ldr	r0, [pc, #116]	; (800aca4 <ioInit+0x1fc>)
 800ac30:	f00c fe1e 	bl	8017870 <HAL_GPIO_ReadPin>
 800ac34:	4603      	mov	r3, r0
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	bf0c      	ite	eq
 800ac3a:	2301      	moveq	r3, #1
 800ac3c:	2300      	movne	r3, #0
 800ac3e:	b2da      	uxtb	r2, r3
 800ac40:	4b19      	ldr	r3, [pc, #100]	; (800aca8 <ioInit+0x200>)
 800ac42:	701a      	strb	r2, [r3, #0]
        if (!buttonHeldAtBoot) {
 800ac44:	4b18      	ldr	r3, [pc, #96]	; (800aca8 <ioInit+0x200>)
 800ac46:	781b      	ldrb	r3, [r3, #0]
 800ac48:	f083 0301 	eor.w	r3, r3, #1
 800ac4c:	b2db      	uxtb	r3, r3
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d106      	bne.n	800ac60 <ioInit+0x1b8>
    for (int i=0; i<250; i++) {
 800ac52:	6a3b      	ldr	r3, [r7, #32]
 800ac54:	3301      	adds	r3, #1
 800ac56:	623b      	str	r3, [r7, #32]
 800ac58:	6a3b      	ldr	r3, [r7, #32]
 800ac5a:	2bf9      	cmp	r3, #249	; 0xf9
 800ac5c:	dde2      	ble.n	800ac24 <ioInit+0x17c>
 800ac5e:	e000      	b.n	800ac62 <ioInit+0x1ba>
            break;
 800ac60:	bf00      	nop
        }
    }
    HAL_NVIC_SetPriority(BUTTON1_EXTI_IRQn, BUTTONx_IT_PRIORITY, 0x00);
 800ac62:	2200      	movs	r2, #0
 800ac64:	210f      	movs	r1, #15
 800ac66:	2029      	movs	r0, #41	; 0x29
 800ac68:	f009 fc8b 	bl	8014582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(BUTTON1_EXTI_IRQn);
 800ac6c:	2029      	movs	r0, #41	; 0x29
 800ac6e:	f009 fca2 	bl	80145b6 <HAL_NVIC_EnableIRQ>

}
 800ac72:	bf00      	nop
 800ac74:	3728      	adds	r7, #40	; 0x28
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}
 800ac7a:	bf00      	nop
 800ac7c:	3689cac0 	.word	0x3689cac0
 800ac80:	48000400 	.word	0x48000400
 800ac84:	3703dcc0 	.word	0x3703dcc0
 800ac88:	36d61600 	.word	0x36d61600
 800ac8c:	338eda40 	.word	0x338eda40
 800ac90:	33bca100 	.word	0x33bca100
 800ac94:	337f9800 	.word	0x337f9800
 800ac98:	1c03a180 	.word	0x1c03a180
 800ac9c:	19cf0e40 	.word	0x19cf0e40
 800aca0:	10310000 	.word	0x10310000
 800aca4:	48000800 	.word	0x48000800
 800aca8:	20000abc 	.word	0x20000abc

0800acac <unpack32>:

// Unpack bytes into a buffer, LSB to MSB
void unpack32(uint8_t *p, uint32_t value)
{
 800acac:	b480      	push	{r7}
 800acae:	b083      	sub	sp, #12
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
 800acb4:	6039      	str	r1, [r7, #0]
    p[0] = (value >> 0) & 0xff;
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	b2da      	uxtb	r2, r3
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	701a      	strb	r2, [r3, #0]
    p[1] = (value >> 8) & 0xff;
 800acbe:	683b      	ldr	r3, [r7, #0]
 800acc0:	0a1a      	lsrs	r2, r3, #8
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	3301      	adds	r3, #1
 800acc6:	b2d2      	uxtb	r2, r2
 800acc8:	701a      	strb	r2, [r3, #0]
    p[2] = (value >> 16) & 0xff;
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	0c1a      	lsrs	r2, r3, #16
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	3302      	adds	r3, #2
 800acd2:	b2d2      	uxtb	r2, r2
 800acd4:	701a      	strb	r2, [r3, #0]
    p[3] = (value >> 24) & 0xff;
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	0e1a      	lsrs	r2, r3, #24
 800acda:	687b      	ldr	r3, [r7, #4]
 800acdc:	3303      	adds	r3, #3
 800acde:	b2d2      	uxtb	r2, r2
 800ace0:	701a      	strb	r2, [r3, #0]
}
 800ace2:	bf00      	nop
 800ace4:	370c      	adds	r7, #12
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bc80      	pop	{r7}
 800acea:	4770      	bx	lr

0800acec <registerApp>:

// Register the app as a util task
void registerApp(void)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	af00      	add	r7, sp, #0

    // Determine the gateway address
    if (appIsGateway) {
 800acf0:	4b1a      	ldr	r3, [pc, #104]	; (800ad5c <registerApp+0x70>)
 800acf2:	781b      	ldrb	r3, [r3, #0]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d008      	beq.n	800ad0a <registerApp+0x1e>
        memcpy(gatewayAddress, ourAddress, ADDRESS_LEN);
 800acf8:	4b19      	ldr	r3, [pc, #100]	; (800ad60 <registerApp+0x74>)
 800acfa:	4a1a      	ldr	r2, [pc, #104]	; (800ad64 <registerApp+0x78>)
 800acfc:	6810      	ldr	r0, [r2, #0]
 800acfe:	6851      	ldr	r1, [r2, #4]
 800ad00:	6892      	ldr	r2, [r2, #8]
 800ad02:	6018      	str	r0, [r3, #0]
 800ad04:	6059      	str	r1, [r3, #4]
 800ad06:	609a      	str	r2, [r3, #8]
 800ad08:	e013      	b.n	800ad32 <registerApp+0x46>
    } else {
        if (!flashConfigFindPeerByType(PEER_TYPE_GATEWAY, gatewayAddress, NULL, NULL)) {
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	4914      	ldr	r1, [pc, #80]	; (800ad60 <registerApp+0x74>)
 800ad10:	2002      	movs	r0, #2
 800ad12:	f001 fcd1 	bl	800c6b8 <flashConfigFindPeerByType>
 800ad16:	4603      	mov	r3, r0
 800ad18:	f083 0301 	eor.w	r3, r3, #1
 800ad1c:	b2db      	uxtb	r3, r3
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d007      	beq.n	800ad32 <registerApp+0x46>
            memcpy(gatewayAddress, invalidAddress, sizeof(gatewayAddress));
 800ad22:	4b0f      	ldr	r3, [pc, #60]	; (800ad60 <registerApp+0x74>)
 800ad24:	4a10      	ldr	r2, [pc, #64]	; (800ad68 <registerApp+0x7c>)
 800ad26:	6810      	ldr	r0, [r2, #0]
 800ad28:	6851      	ldr	r1, [r2, #4]
 800ad2a:	6892      	ldr	r2, [r2, #8]
 800ad2c:	6018      	str	r0, [r3, #0]
 800ad2e:	6059      	str	r1, [r3, #4]
 800ad30:	609a      	str	r2, [r3, #8]
        }
    }

    // Initialize the primary task
    if (appIsGateway) {
 800ad32:	4b0a      	ldr	r3, [pc, #40]	; (800ad5c <registerApp+0x70>)
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d007      	beq.n	800ad4a <registerApp+0x5e>
        appGatewayInit();
 800ad3a:	f7fe fb83 	bl	8009444 <appGatewayInit>
        UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_Sparrow_Process), UTIL_SEQ_RFU, appGatewayProcess);
 800ad3e:	4a0b      	ldr	r2, [pc, #44]	; (800ad6c <registerApp+0x80>)
 800ad40:	2100      	movs	r1, #0
 800ad42:	2001      	movs	r0, #1
 800ad44:	f016 fbb2 	bl	80214ac <UTIL_SEQ_RegTask>
    } else {
        appSensorInit();
        UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_Sparrow_Process), UTIL_SEQ_RFU, appSensorProcess);
    }

}
 800ad48:	e006      	b.n	800ad58 <registerApp+0x6c>
        appSensorInit();
 800ad4a:	f7fd fea9 	bl	8008aa0 <appSensorInit>
        UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_Sparrow_Process), UTIL_SEQ_RFU, appSensorProcess);
 800ad4e:	4a08      	ldr	r2, [pc, #32]	; (800ad70 <registerApp+0x84>)
 800ad50:	2100      	movs	r1, #0
 800ad52:	2001      	movs	r0, #1
 800ad54:	f016 fbaa 	bl	80214ac <UTIL_SEQ_RegTask>
}
 800ad58:	bf00      	nop
 800ad5a:	bd80      	pop	{r7, pc}
 800ad5c:	20000aaf 	.word	0x20000aaf
 800ad60:	20000378 	.word	0x20000378
 800ad64:	20001888 	.word	0x20001888
 800ad68:	20000360 	.word	0x20000360
 800ad6c:	08009461 	.word	0x08009461
 800ad70:	08008abd 	.word	0x08008abd

0800ad74 <appEnterSoftAP>:

// Enter SoftAP mode, and wait here until we're no longer in that mode
void appEnterSoftAP(void)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b084      	sub	sp, #16
 800ad78:	af00      	add	r7, sp, #0

    // Get the card status
    J *rsp = NoteRequestResponse(NoteNewRequest("card.status"));
 800ad7a:	483b      	ldr	r0, [pc, #236]	; (800ae68 <appEnterSoftAP+0xf4>)
 800ad7c:	f7fc fb6a 	bl	8007454 <NoteNewRequest>
 800ad80:	4603      	mov	r3, r0
 800ad82:	4618      	mov	r0, r3
 800ad84:	f7fc fbc0 	bl	8007508 <NoteRequestResponse>
 800ad88:	60f8      	str	r0, [r7, #12]
    if (rsp == NULL) {
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d065      	beq.n	800ae5c <appEnterSoftAP+0xe8>
        return;
    }
    if (NoteResponseError(rsp)) {
 800ad90:	4936      	ldr	r1, [pc, #216]	; (800ae6c <appEnterSoftAP+0xf8>)
 800ad92:	68f8      	ldr	r0, [r7, #12]
 800ad94:	f7f9 fe7b 	bl	8004a8e <JIsNullString>
 800ad98:	4603      	mov	r3, r0
 800ad9a:	f083 0301 	eor.w	r3, r3, #1
 800ad9e:	b2db      	uxtb	r3, r3
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d003      	beq.n	800adac <appEnterSoftAP+0x38>
        NoteDeleteResponse(rsp);
 800ada4:	68f8      	ldr	r0, [r7, #12]
 800ada6:	f7f7 fd8e 	bl	80028c6 <JDelete>
        return;
 800adaa:	e05a      	b.n	800ae62 <appEnterSoftAP+0xee>
    }

    // If it's not a wifi Notecard, we're done
    if (!JGetBool(rsp, "wifi")) {
 800adac:	4930      	ldr	r1, [pc, #192]	; (800ae70 <appEnterSoftAP+0xfc>)
 800adae:	68f8      	ldr	r0, [r7, #12]
 800adb0:	f7f9 fe44 	bl	8004a3c <JGetBool>
 800adb4:	4603      	mov	r3, r0
 800adb6:	f083 0301 	eor.w	r3, r3, #1
 800adba:	b2db      	uxtb	r3, r3
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d003      	beq.n	800adc8 <appEnterSoftAP+0x54>
        NoteDeleteResponse(rsp);
 800adc0:	68f8      	ldr	r0, [r7, #12]
 800adc2:	f7f7 fd80 	bl	80028c6 <JDelete>
        return;
 800adc6:	e04c      	b.n	800ae62 <appEnterSoftAP+0xee>
    }

    // Done with the response
    NoteDeleteResponse(rsp);
 800adc8:	68f8      	ldr	r0, [r7, #12]
 800adca:	f7f7 fd7c 	bl	80028c6 <JDelete>

    // Enter SoftAP mode
    J *req = NoteNewRequest("card.wifi");
 800adce:	4829      	ldr	r0, [pc, #164]	; (800ae74 <appEnterSoftAP+0x100>)
 800add0:	f7fc fb40 	bl	8007454 <NoteNewRequest>
 800add4:	60b8      	str	r0, [r7, #8]
    if (req == NULL) {
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d041      	beq.n	800ae60 <appEnterSoftAP+0xec>
        return;
    }
    JAddBoolToObject(req, "start", true);
 800addc:	2201      	movs	r2, #1
 800adde:	4926      	ldr	r1, [pc, #152]	; (800ae78 <appEnterSoftAP+0x104>)
 800ade0:	68b8      	ldr	r0, [r7, #8]
 800ade2:	f7f9 fb6b 	bl	80044bc <JAddBoolToObject>
    NoteRequest(req);
 800ade6:	68b8      	ldr	r0, [r7, #8]
 800ade8:	f7fc fb64 	bl	80074b4 <NoteRequest>

    // Now, stay in this mode for so long as we're
    // in SoftAP mode.
    ledReset();
 800adec:	f002 fe18 	bl	800da20 <ledReset>
    while (true) {
        HAL_Delay(750);
 800adf0:	f240 20ee 	movw	r0, #750	; 0x2ee
 800adf4:	f007 fec1 	bl	8012b7a <HAL_Delay>
        ledWalk();
 800adf8:	f002 fe30 	bl	800da5c <ledWalk>
        J *rsp = NoteRequestResponse(NoteNewRequest("card.wifi"));
 800adfc:	481d      	ldr	r0, [pc, #116]	; (800ae74 <appEnterSoftAP+0x100>)
 800adfe:	f7fc fb29 	bl	8007454 <NoteNewRequest>
 800ae02:	4603      	mov	r3, r0
 800ae04:	4618      	mov	r0, r3
 800ae06:	f7fc fb7f 	bl	8007508 <NoteRequestResponse>
 800ae0a:	6078      	str	r0, [r7, #4]
        if (rsp == NULL) {
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d103      	bne.n	800ae1a <appEnterSoftAP+0xa6>
            NoteDeleteResponse(rsp);
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	f7f7 fd57 	bl	80028c6 <JDelete>
            break;
 800ae18:	e01d      	b.n	800ae56 <appEnterSoftAP+0xe2>
        }
        // If we can't talk to the Notecard during the brief moment
        // that it is rebooting into SoftAP mode, loop.
        if (NoteResponseError(rsp)) {
 800ae1a:	4914      	ldr	r1, [pc, #80]	; (800ae6c <appEnterSoftAP+0xf8>)
 800ae1c:	6878      	ldr	r0, [r7, #4]
 800ae1e:	f7f9 fe36 	bl	8004a8e <JIsNullString>
 800ae22:	4603      	mov	r3, r0
 800ae24:	f083 0301 	eor.w	r3, r3, #1
 800ae28:	b2db      	uxtb	r3, r3
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d003      	beq.n	800ae36 <appEnterSoftAP+0xc2>
            NoteDeleteResponse(rsp);
 800ae2e:	6878      	ldr	r0, [r7, #4]
 800ae30:	f7f7 fd49 	bl	80028c6 <JDelete>
            continue;
 800ae34:	e00e      	b.n	800ae54 <appEnterSoftAP+0xe0>
        }
        // If we're still in softAP mode, loop
        if (JGetBool(rsp, "start")) {
 800ae36:	4910      	ldr	r1, [pc, #64]	; (800ae78 <appEnterSoftAP+0x104>)
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f7f9 fdff 	bl	8004a3c <JGetBool>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d003      	beq.n	800ae4c <appEnterSoftAP+0xd8>
            NoteDeleteResponse(rsp);
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	f7f7 fd3e 	bl	80028c6 <JDelete>
            continue;
 800ae4a:	e003      	b.n	800ae54 <appEnterSoftAP+0xe0>
        }
        // We're out of softAP mode
        NoteDeleteResponse(rsp);
 800ae4c:	6878      	ldr	r0, [r7, #4]
 800ae4e:	f7f7 fd3a 	bl	80028c6 <JDelete>
        break;
 800ae52:	e000      	b.n	800ae56 <appEnterSoftAP+0xe2>
    while (true) {
 800ae54:	e7cc      	b.n	800adf0 <appEnterSoftAP+0x7c>
    }
    ledReset();
 800ae56:	f002 fde3 	bl	800da20 <ledReset>
 800ae5a:	e002      	b.n	800ae62 <appEnterSoftAP+0xee>
        return;
 800ae5c:	bf00      	nop
 800ae5e:	e000      	b.n	800ae62 <appEnterSoftAP+0xee>
        return;
 800ae60:	bf00      	nop

    // We're back with a functioning Notecard

}
 800ae62:	3710      	adds	r7, #16
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd80      	pop	{r7, pc}
 800ae68:	080236c8 	.word	0x080236c8
 800ae6c:	080236d4 	.word	0x080236d4
 800ae70:	080236d8 	.word	0x080236d8
 800ae74:	080236e0 	.word	0x080236e0
 800ae78:	080236ec 	.word	0x080236ec

0800ae7c <appSKU>:
    SKU = sku;
}

// Get the SKU
int appSKU(void)
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	af00      	add	r7, sp, #0
    return SKU;
 800ae80:	4b02      	ldr	r3, [pc, #8]	; (800ae8c <appSKU+0x10>)
 800ae82:	681b      	ldr	r3, [r3, #0]
}
 800ae84:	4618      	mov	r0, r3
 800ae86:	46bd      	mov	sp, r7
 800ae88:	bc80      	pop	{r7}
 800ae8a:	4770      	bx	lr
 800ae8c:	20000ac0 	.word	0x20000ac0

0800ae90 <atpGatewayMessageReceived>:
bool powerLevelIsLossy(int level);

// Received a gateway message, so adjust TXP.  Note that rssi and snr passed-in are
// the gateway's view of OUR signal strength (because the gateway is the Receiver in RSSI).
void atpGatewayMessageReceived(int8_t rssi, int8_t snr, int8_t rssiGateway, int8_t snrGateway)
{
 800ae90:	b590      	push	{r4, r7, lr}
 800ae92:	b085      	sub	sp, #20
 800ae94:	af02      	add	r7, sp, #8
 800ae96:	4604      	mov	r4, r0
 800ae98:	4608      	mov	r0, r1
 800ae9a:	4611      	mov	r1, r2
 800ae9c:	461a      	mov	r2, r3
 800ae9e:	4623      	mov	r3, r4
 800aea0:	71fb      	strb	r3, [r7, #7]
 800aea2:	4603      	mov	r3, r0
 800aea4:	71bb      	strb	r3, [r7, #6]
 800aea6:	460b      	mov	r3, r1
 800aea8:	717b      	strb	r3, [r7, #5]
 800aeaa:	4613      	mov	r3, r2
 800aeac:	713b      	strb	r3, [r7, #4]

    // Buffer the new sample
    if (pastSamples < SAMPLES) {
 800aeae:	4b1e      	ldr	r3, [pc, #120]	; (800af28 <atpGatewayMessageReceived+0x98>)
 800aeb0:	781b      	ldrb	r3, [r3, #0]
 800aeb2:	2b02      	cmp	r3, #2
 800aeb4:	d81b      	bhi.n	800aeee <atpGatewayMessageReceived+0x5e>

        // Insufficient samples to make decisions based on samples
        pastRSSI[pastSamples] = rssi;
 800aeb6:	4b1c      	ldr	r3, [pc, #112]	; (800af28 <atpGatewayMessageReceived+0x98>)
 800aeb8:	781b      	ldrb	r3, [r3, #0]
 800aeba:	4619      	mov	r1, r3
 800aebc:	4a1b      	ldr	r2, [pc, #108]	; (800af2c <atpGatewayMessageReceived+0x9c>)
 800aebe:	79fb      	ldrb	r3, [r7, #7]
 800aec0:	5453      	strb	r3, [r2, r1]
        pastSNR[pastSamples] = snr;
 800aec2:	4b19      	ldr	r3, [pc, #100]	; (800af28 <atpGatewayMessageReceived+0x98>)
 800aec4:	781b      	ldrb	r3, [r3, #0]
 800aec6:	4619      	mov	r1, r3
 800aec8:	4a19      	ldr	r2, [pc, #100]	; (800af30 <atpGatewayMessageReceived+0xa0>)
 800aeca:	79bb      	ldrb	r3, [r7, #6]
 800aecc:	5453      	strb	r3, [r2, r1]
        pastSamples++;
 800aece:	4b16      	ldr	r3, [pc, #88]	; (800af28 <atpGatewayMessageReceived+0x98>)
 800aed0:	781b      	ldrb	r3, [r3, #0]
 800aed2:	3301      	adds	r3, #1
 800aed4:	b2da      	uxtb	r2, r3
 800aed6:	4b14      	ldr	r3, [pc, #80]	; (800af28 <atpGatewayMessageReceived+0x98>)
 800aed8:	701a      	strb	r2, [r3, #0]
        APP_PRINTF("ATP: buffered sample %d\r\n", pastSamples);
 800aeda:	4b13      	ldr	r3, [pc, #76]	; (800af28 <atpGatewayMessageReceived+0x98>)
 800aedc:	781b      	ldrb	r3, [r3, #0]
 800aede:	9300      	str	r3, [sp, #0]
 800aee0:	4b14      	ldr	r3, [pc, #80]	; (800af34 <atpGatewayMessageReceived+0xa4>)
 800aee2:	2200      	movs	r2, #0
 800aee4:	2100      	movs	r1, #0
 800aee6:	2001      	movs	r0, #1
 800aee8:	f015 fef2 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800aeec:	e00f      	b.n	800af0e <atpGatewayMessageReceived+0x7e>
 800aeee:	4b0f      	ldr	r3, [pc, #60]	; (800af2c <atpGatewayMessageReceived+0x9c>)
 800aef0:	881b      	ldrh	r3, [r3, #0]

    } else {

        // Enough samples to make decisions
        memmove(&pastRSSI[1], &pastRSSI[0], sizeof(pastRSSI)-sizeof(pastRSSI[0]));
 800aef2:	4a0e      	ldr	r2, [pc, #56]	; (800af2c <atpGatewayMessageReceived+0x9c>)
 800aef4:	f8a2 3001 	strh.w	r3, [r2, #1]
        pastRSSI[0] = rssi;
 800aef8:	4a0c      	ldr	r2, [pc, #48]	; (800af2c <atpGatewayMessageReceived+0x9c>)
 800aefa:	79fb      	ldrb	r3, [r7, #7]
 800aefc:	7013      	strb	r3, [r2, #0]
 800aefe:	4b0c      	ldr	r3, [pc, #48]	; (800af30 <atpGatewayMessageReceived+0xa0>)
 800af00:	881b      	ldrh	r3, [r3, #0]
        memmove(&pastSNR[1], &pastSNR[0], sizeof(pastSNR)-sizeof(pastSNR[0]));
 800af02:	4a0b      	ldr	r2, [pc, #44]	; (800af30 <atpGatewayMessageReceived+0xa0>)
 800af04:	f8a2 3001 	strh.w	r3, [r2, #1]
        pastSNR[0] = snr;
 800af08:	4a09      	ldr	r2, [pc, #36]	; (800af30 <atpGatewayMessageReceived+0xa0>)
 800af0a:	79bb      	ldrb	r3, [r7, #6]
 800af0c:	7013      	strb	r3, [r2, #0]

    }

    // Update the tx power
    atpUpdate(true, rssi, snr);
 800af0e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800af12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af16:	4619      	mov	r1, r3
 800af18:	2001      	movs	r0, #1
 800af1a:	f000 f80d 	bl	800af38 <atpUpdate>

}
 800af1e:	bf00      	nop
 800af20:	370c      	adds	r7, #12
 800af22:	46bd      	mov	sp, r7
 800af24:	bd90      	pop	{r4, r7, pc}
 800af26:	bf00      	nop
 800af28:	20000ca4 	.word	0x20000ca4
 800af2c:	20000ca8 	.word	0x20000ca8
 800af30:	20000cac 	.word	0x20000cac
 800af34:	080236f4 	.word	0x080236f4

0800af38 <atpUpdate>:

// Update the transmit power based on current knowledge
void atpUpdate(bool useSignal, int8_t rssi, int8_t snr)
{
 800af38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af3c:	b0dd      	sub	sp, #372	; 0x174
 800af3e:	af06      	add	r7, sp, #24
 800af40:	4606      	mov	r6, r0
 800af42:	4608      	mov	r0, r1
 800af44:	4611      	mov	r1, r2
 800af46:	f107 030f 	add.w	r3, r7, #15
 800af4a:	4632      	mov	r2, r6
 800af4c:	701a      	strb	r2, [r3, #0]
 800af4e:	f107 030e 	add.w	r3, r7, #14
 800af52:	4602      	mov	r2, r0
 800af54:	701a      	strb	r2, [r3, #0]
 800af56:	f107 030d 	add.w	r3, r7, #13
 800af5a:	460a      	mov	r2, r1
 800af5c:	701a      	strb	r2, [r3, #0]
    bool mustIncreaseTxPower = false;
 800af5e:	2300      	movs	r3, #0
 800af60:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
    bool mustNotDecreaseTxPower = false;
 800af64:	2300      	movs	r3, #0
 800af66:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
    bool shouldIncreaseTxPower = false;
 800af6a:	2300      	movs	r3, #0
 800af6c:	f887 3156 	strb.w	r3, [r7, #342]	; 0x156
    bool shouldTryDecreasingTxPower = false;
 800af70:	2300      	movs	r3, #0
 800af72:	f887 3155 	strb.w	r3, [r7, #341]	; 0x155
    int8_t decreasePowerLevelByDb = 1;
 800af76:	2301      	movs	r3, #1
 800af78:	f887 3154 	strb.w	r3, [r7, #340]	; 0x154

    // At certain intervals, if we're at the top power level, reset all parameters and
    // try ATP from scratch.  This is to correct for the fact that during the first several
    // days of a system's operation people tend to be messing with it, and sometimes there
    // is an extended outage wherein all the sensors' levels incrementally climb to the top.
    bool resetATPState = false;
 800af7c:	2300      	movs	r3, #0
 800af7e:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
    static int64_t prevMs = 0;
    int64_t elapsedSinceBootMs = TIMER_IF_GetTimeMs() - appBootMs;
 800af82:	f007 fd67 	bl	8012a54 <TIMER_IF_GetTimeMs>
 800af86:	4bb4      	ldr	r3, [pc, #720]	; (800b258 <atpUpdate+0x320>)
 800af88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af8c:	ebb0 0a02 	subs.w	sl, r0, r2
 800af90:	eb61 0b03 	sbc.w	fp, r1, r3
 800af94:	e9c7 ab4c 	strd	sl, fp, [r7, #304]	; 0x130
    if (currentLevel == (RBO_LEVELS-1)) {
 800af98:	4bb0      	ldr	r3, [pc, #704]	; (800b25c <atpUpdate+0x324>)
 800af9a:	f993 3000 	ldrsb.w	r3, [r3]
 800af9e:	2b27      	cmp	r3, #39	; 0x27
 800afa0:	d14f      	bne.n	800b042 <atpUpdate+0x10a>
        int64_t thresholdMs;
        int64_t ms1Day = 1000LL * 60LL * 60LL * 24LL;
 800afa2:	a3ab      	add	r3, pc, #684	; (adr r3, 800b250 <atpUpdate+0x318>)
 800afa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afa8:	e9c7 234a 	strd	r2, r3, [r7, #296]	; 0x128

        thresholdMs = 3 * ms1Day;
 800afac:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 800afb0:	4602      	mov	r2, r0
 800afb2:	460b      	mov	r3, r1
 800afb4:	1896      	adds	r6, r2, r2
 800afb6:	603e      	str	r6, [r7, #0]
 800afb8:	415b      	adcs	r3, r3
 800afba:	607b      	str	r3, [r7, #4]
 800afbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800afc0:	1814      	adds	r4, r2, r0
 800afc2:	eb43 0501 	adc.w	r5, r3, r1
 800afc6:	e9c7 4548 	strd	r4, r5, [r7, #288]	; 0x120
        if (prevMs < thresholdMs && elapsedSinceBootMs > thresholdMs) {
 800afca:	4ba5      	ldr	r3, [pc, #660]	; (800b260 <atpUpdate+0x328>)
 800afcc:	e9d3 0100 	ldrd	r0, r1, [r3]
 800afd0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 800afd4:	4290      	cmp	r0, r2
 800afd6:	eb71 0303 	sbcs.w	r3, r1, r3
 800afda:	da0a      	bge.n	800aff2 <atpUpdate+0xba>
 800afdc:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 800afe0:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 800afe4:	4290      	cmp	r0, r2
 800afe6:	eb71 0303 	sbcs.w	r3, r1, r3
 800afea:	da02      	bge.n	800aff2 <atpUpdate+0xba>
            resetATPState = true;
 800afec:	2301      	movs	r3, #1
 800afee:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        }

        thresholdMs = 7 * ms1Day;
 800aff2:	e9d7 454a 	ldrd	r4, r5, [r7, #296]	; 0x128
 800aff6:	4622      	mov	r2, r4
 800aff8:	462b      	mov	r3, r5
 800affa:	f04f 0000 	mov.w	r0, #0
 800affe:	f04f 0100 	mov.w	r1, #0
 800b002:	00d9      	lsls	r1, r3, #3
 800b004:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b008:	00d0      	lsls	r0, r2, #3
 800b00a:	4602      	mov	r2, r0
 800b00c:	460b      	mov	r3, r1
 800b00e:	ebb2 0804 	subs.w	r8, r2, r4
 800b012:	eb63 0905 	sbc.w	r9, r3, r5
 800b016:	e9c7 8948 	strd	r8, r9, [r7, #288]	; 0x120
        if (prevMs < thresholdMs && elapsedSinceBootMs > thresholdMs) {
 800b01a:	4b91      	ldr	r3, [pc, #580]	; (800b260 <atpUpdate+0x328>)
 800b01c:	e9d3 0100 	ldrd	r0, r1, [r3]
 800b020:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 800b024:	4290      	cmp	r0, r2
 800b026:	eb71 0303 	sbcs.w	r3, r1, r3
 800b02a:	da0a      	bge.n	800b042 <atpUpdate+0x10a>
 800b02c:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 800b030:	e9d7 0148 	ldrd	r0, r1, [r7, #288]	; 0x120
 800b034:	4290      	cmp	r0, r2
 800b036:	eb71 0303 	sbcs.w	r3, r1, r3
 800b03a:	da02      	bge.n	800b042 <atpUpdate+0x10a>
            resetATPState = true;
 800b03c:	2301      	movs	r3, #1
 800b03e:	f887 3153 	strb.w	r3, [r7, #339]	; 0x153
        }

    }
    prevMs = elapsedSinceBootMs;
 800b042:	4987      	ldr	r1, [pc, #540]	; (800b260 <atpUpdate+0x328>)
 800b044:	e9d7 234c 	ldrd	r2, r3, [r7, #304]	; 0x130
 800b048:	e9c1 2300 	strd	r2, r3, [r1]

    if (resetATPState) {
 800b04c:	f897 3153 	ldrb.w	r3, [r7, #339]	; 0x153
 800b050:	2b00      	cmp	r3, #0
 800b052:	d021      	beq.n	800b098 <atpUpdate+0x160>
        currentLevel = initialLevel;
 800b054:	4b81      	ldr	r3, [pc, #516]	; (800b25c <atpUpdate+0x324>)
 800b056:	220d      	movs	r2, #13
 800b058:	701a      	strb	r2, [r3, #0]
        lowestLevel = initialLevel;
 800b05a:	4b82      	ldr	r3, [pc, #520]	; (800b264 <atpUpdate+0x32c>)
 800b05c:	220d      	movs	r2, #13
 800b05e:	701a      	strb	r2, [r3, #0]
        pastSamples = 0;
 800b060:	4b81      	ldr	r3, [pc, #516]	; (800b268 <atpUpdate+0x330>)
 800b062:	2200      	movs	r2, #0
 800b064:	701a      	strb	r2, [r3, #0]
        memset(packetsSent, 0, sizeof(packetsSent));
 800b066:	22a0      	movs	r2, #160	; 0xa0
 800b068:	2100      	movs	r1, #0
 800b06a:	4880      	ldr	r0, [pc, #512]	; (800b26c <atpUpdate+0x334>)
 800b06c:	f017 f862 	bl	8022134 <memset>
        memset(packetsLost, 0, sizeof(packetsLost));
 800b070:	22a0      	movs	r2, #160	; 0xa0
 800b072:	2100      	movs	r1, #0
 800b074:	487e      	ldr	r0, [pc, #504]	; (800b270 <atpUpdate+0x338>)
 800b076:	f017 f85d 	bl	8022134 <memset>
        memset(failResets, 0, sizeof(failResets));
 800b07a:	22a0      	movs	r2, #160	; 0xa0
 800b07c:	2100      	movs	r1, #0
 800b07e:	487d      	ldr	r0, [pc, #500]	; (800b274 <atpUpdate+0x33c>)
 800b080:	f017 f858 	bl	8022134 <memset>
        APP_PRINTF("ATP: state reset to %ddb so that we may try again\r\n", currentLevel);
 800b084:	4b75      	ldr	r3, [pc, #468]	; (800b25c <atpUpdate+0x324>)
 800b086:	f993 3000 	ldrsb.w	r3, [r3]
 800b08a:	9300      	str	r3, [sp, #0]
 800b08c:	4b7a      	ldr	r3, [pc, #488]	; (800b278 <atpUpdate+0x340>)
 800b08e:	2200      	movs	r2, #0
 800b090:	2100      	movs	r1, #0
 800b092:	2001      	movs	r0, #1
 800b094:	f015 fe1c 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    // all sensors will ratchet their way up to the maximum power because of the sustained loss.
    // This code ensures that after the gateway comes back, and after we've then sent a number
    // of successful packets, that we will once again start reconsidering a decrease in
    // power level.  (The rule of thumb should be that the longer the gateway is offline,
    // the longer it will take to get the sensors to settle back down to a good power level.)
    if (currentLevel > 0
 800b098:	4b70      	ldr	r3, [pc, #448]	; (800b25c <atpUpdate+0x324>)
 800b09a:	f993 3000 	ldrsb.w	r3, [r3]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	dd55      	ble.n	800b14e <atpUpdate+0x216>
            && packetsSent[currentLevel] > NUM_PACKETS_MINIMUM_FOR_SUCCESS_CALC
 800b0a2:	4b6e      	ldr	r3, [pc, #440]	; (800b25c <atpUpdate+0x324>)
 800b0a4:	f993 3000 	ldrsb.w	r3, [r3]
 800b0a8:	461a      	mov	r2, r3
 800b0aa:	4b70      	ldr	r3, [pc, #448]	; (800b26c <atpUpdate+0x334>)
 800b0ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0b0:	2b19      	cmp	r3, #25
 800b0b2:	d94c      	bls.n	800b14e <atpUpdate+0x216>
            && failResets[currentLevel-1] < ALLOWED_FAIL_RESETS) {
 800b0b4:	4b69      	ldr	r3, [pc, #420]	; (800b25c <atpUpdate+0x324>)
 800b0b6:	f993 3000 	ldrsb.w	r3, [r3]
 800b0ba:	3b01      	subs	r3, #1
 800b0bc:	4a6d      	ldr	r2, [pc, #436]	; (800b274 <atpUpdate+0x33c>)
 800b0be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0c2:	2b01      	cmp	r3, #1
 800b0c4:	d843      	bhi.n	800b14e <atpUpdate+0x216>
        if (((packetsLost[currentLevel]*100)/packetsSent[currentLevel]) < RECONSIDER_DECREASE_IF_FAIL_PCT_LESS_THAN) {
 800b0c6:	4b65      	ldr	r3, [pc, #404]	; (800b25c <atpUpdate+0x324>)
 800b0c8:	f993 3000 	ldrsb.w	r3, [r3]
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	4b68      	ldr	r3, [pc, #416]	; (800b270 <atpUpdate+0x338>)
 800b0d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0d4:	2264      	movs	r2, #100	; 0x64
 800b0d6:	fb02 f203 	mul.w	r2, r2, r3
 800b0da:	4b60      	ldr	r3, [pc, #384]	; (800b25c <atpUpdate+0x324>)
 800b0dc:	f993 3000 	ldrsb.w	r3, [r3]
 800b0e0:	4619      	mov	r1, r3
 800b0e2:	4b62      	ldr	r3, [pc, #392]	; (800b26c <atpUpdate+0x334>)
 800b0e4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b0e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b0ec:	2b04      	cmp	r3, #4
 800b0ee:	d82e      	bhi.n	800b14e <atpUpdate+0x216>
            if (packetsLost[currentLevel-1] > DONT_DECREASE_POWER_IF_PRIOR_LOSS_EXCEEDS) {
 800b0f0:	4b5a      	ldr	r3, [pc, #360]	; (800b25c <atpUpdate+0x324>)
 800b0f2:	f993 3000 	ldrsb.w	r3, [r3]
 800b0f6:	3b01      	subs	r3, #1
 800b0f8:	4a5d      	ldr	r2, [pc, #372]	; (800b270 <atpUpdate+0x338>)
 800b0fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b0fe:	2b05      	cmp	r3, #5
 800b100:	d925      	bls.n	800b14e <atpUpdate+0x216>
                packetsSent[currentLevel-1] = 0;
 800b102:	4b56      	ldr	r3, [pc, #344]	; (800b25c <atpUpdate+0x324>)
 800b104:	f993 3000 	ldrsb.w	r3, [r3]
 800b108:	3b01      	subs	r3, #1
 800b10a:	4a58      	ldr	r2, [pc, #352]	; (800b26c <atpUpdate+0x334>)
 800b10c:	2100      	movs	r1, #0
 800b10e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                packetsLost[currentLevel-1] = 0;
 800b112:	4b52      	ldr	r3, [pc, #328]	; (800b25c <atpUpdate+0x324>)
 800b114:	f993 3000 	ldrsb.w	r3, [r3]
 800b118:	3b01      	subs	r3, #1
 800b11a:	4a55      	ldr	r2, [pc, #340]	; (800b270 <atpUpdate+0x338>)
 800b11c:	2100      	movs	r1, #0
 800b11e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                failResets[currentLevel-1]++;
 800b122:	4b4e      	ldr	r3, [pc, #312]	; (800b25c <atpUpdate+0x324>)
 800b124:	f993 3000 	ldrsb.w	r3, [r3]
 800b128:	3b01      	subs	r3, #1
 800b12a:	4a52      	ldr	r2, [pc, #328]	; (800b274 <atpUpdate+0x33c>)
 800b12c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b130:	3201      	adds	r2, #1
 800b132:	4950      	ldr	r1, [pc, #320]	; (800b274 <atpUpdate+0x33c>)
 800b134:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                APP_PRINTF("ATP: resetting %ddb level because of low fail pct at current level\r\n", (currentLevel-1)+RBO_MIN);
 800b138:	4b48      	ldr	r3, [pc, #288]	; (800b25c <atpUpdate+0x324>)
 800b13a:	f993 3000 	ldrsb.w	r3, [r3]
 800b13e:	3b12      	subs	r3, #18
 800b140:	9300      	str	r3, [sp, #0]
 800b142:	4b4e      	ldr	r3, [pc, #312]	; (800b27c <atpUpdate+0x344>)
 800b144:	2200      	movs	r2, #0
 800b146:	2100      	movs	r1, #0
 800b148:	2001      	movs	r0, #1
 800b14a:	f015 fdc1 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        }
    }

    // If the instantaneous SNR as perceived by the gateway is too low, it is
    // nothing but danger.  If this is an anomaly it will be corrected later.
    if (useSignal && snr < INCREASE_POWER_IF_QUALITY_BELOW) {
 800b14e:	f107 030f 	add.w	r3, r7, #15
 800b152:	781b      	ldrb	r3, [r3, #0]
 800b154:	2b00      	cmp	r3, #0
 800b156:	d014      	beq.n	800b182 <atpUpdate+0x24a>
 800b158:	f107 030d 	add.w	r3, r7, #13
 800b15c:	f993 3000 	ldrsb.w	r3, [r3]
 800b160:	f113 0f14 	cmn.w	r3, #20
 800b164:	da0d      	bge.n	800b182 <atpUpdate+0x24a>
        mustIncreaseTxPower = true;
 800b166:	2301      	movs	r3, #1
 800b168:	f887 3157 	strb.w	r3, [r7, #343]	; 0x157
        APP_PRINTF("ATP: must increase power because snr is %ddb\r\n", snr);
 800b16c:	f107 030d 	add.w	r3, r7, #13
 800b170:	f993 3000 	ldrsb.w	r3, [r3]
 800b174:	9300      	str	r3, [sp, #0]
 800b176:	4b42      	ldr	r3, [pc, #264]	; (800b280 <atpUpdate+0x348>)
 800b178:	2200      	movs	r2, #0
 800b17a:	2100      	movs	r1, #0
 800b17c:	2001      	movs	r0, #1
 800b17e:	f015 fda7 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    }

    // Add it to samples
    int32_t averageRSSI = 0;
 800b182:	2300      	movs	r3, #0
 800b184:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
    int32_t averageSNR = 0;
 800b188:	2300      	movs	r3, #0
 800b18a:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
    if (pastSamples >= SAMPLES) {
 800b18e:	4b36      	ldr	r3, [pc, #216]	; (800b268 <atpUpdate+0x330>)
 800b190:	781b      	ldrb	r3, [r3, #0]
 800b192:	2b02      	cmp	r3, #2
 800b194:	f240 8132 	bls.w	800b3fc <atpUpdate+0x4c4>

        // Compute the average of recents
        for (int i=0; i<SAMPLES; i++) {
 800b198:	2300      	movs	r3, #0
 800b19a:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800b19e:	e01c      	b.n	800b1da <atpUpdate+0x2a2>
            averageRSSI += pastRSSI[i];
 800b1a0:	4a38      	ldr	r2, [pc, #224]	; (800b284 <atpUpdate+0x34c>)
 800b1a2:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800b1a6:	4413      	add	r3, r2
 800b1a8:	f993 3000 	ldrsb.w	r3, [r3]
 800b1ac:	461a      	mov	r2, r3
 800b1ae:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800b1b2:	4413      	add	r3, r2
 800b1b4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
            averageSNR += pastSNR[i];
 800b1b8:	4a33      	ldr	r2, [pc, #204]	; (800b288 <atpUpdate+0x350>)
 800b1ba:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800b1be:	4413      	add	r3, r2
 800b1c0:	f993 3000 	ldrsb.w	r3, [r3]
 800b1c4:	461a      	mov	r2, r3
 800b1c6:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800b1ca:	4413      	add	r3, r2
 800b1cc:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
        for (int i=0; i<SAMPLES; i++) {
 800b1d0:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800b1d4:	3301      	adds	r3, #1
 800b1d6:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800b1da:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800b1de:	2b02      	cmp	r3, #2
 800b1e0:	ddde      	ble.n	800b1a0 <atpUpdate+0x268>
        }
        averageRSSI /= SAMPLES;
 800b1e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800b1e6:	4a29      	ldr	r2, [pc, #164]	; (800b28c <atpUpdate+0x354>)
 800b1e8:	fb82 1203 	smull	r1, r2, r2, r3
 800b1ec:	17db      	asrs	r3, r3, #31
 800b1ee:	1ad3      	subs	r3, r2, r3
 800b1f0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
        averageSNR /= SAMPLES;
 800b1f4:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800b1f8:	4a24      	ldr	r2, [pc, #144]	; (800b28c <atpUpdate+0x354>)
 800b1fa:	fb82 1203 	smull	r1, r2, r2, r3
 800b1fe:	17db      	asrs	r3, r3, #31
 800b200:	1ad3      	subs	r3, r2, r3
 800b202:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148

        // Make decisions
        if (averageSNR < INCREASE_POWER_IF_QUALITY_BELOW) {
 800b206:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800b20a:	f113 0f14 	cmn.w	r3, #20
 800b20e:	da0c      	bge.n	800b22a <atpUpdate+0x2f2>
            shouldIncreaseTxPower = true;
 800b210:	2301      	movs	r3, #1
 800b212:	f887 3156 	strb.w	r3, [r7, #342]	; 0x156
            APP_PRINTF("ATP: would increase power because avg snr is %ddb\r\n", averageSNR);
 800b216:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800b21a:	9300      	str	r3, [sp, #0]
 800b21c:	4b1c      	ldr	r3, [pc, #112]	; (800b290 <atpUpdate+0x358>)
 800b21e:	2200      	movs	r2, #0
 800b220:	2100      	movs	r1, #0
 800b222:	2001      	movs	r0, #1
 800b224:	f015 fd54 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800b228:	e0e8      	b.n	800b3fc <atpUpdate+0x4c4>
        } else if (averageRSSI < INCREASE_POWER_IF_SIGNAL_BELOW) {
 800b22a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800b22e:	f113 0f78 	cmn.w	r3, #120	; 0x78
 800b232:	da31      	bge.n	800b298 <atpUpdate+0x360>
            shouldIncreaseTxPower = true;
 800b234:	2301      	movs	r3, #1
 800b236:	f887 3156 	strb.w	r3, [r7, #342]	; 0x156
            APP_PRINTF("ATP: would increase power because avg rssi is %ddb\r\n", averageRSSI);
 800b23a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800b23e:	9300      	str	r3, [sp, #0]
 800b240:	4b14      	ldr	r3, [pc, #80]	; (800b294 <atpUpdate+0x35c>)
 800b242:	2200      	movs	r2, #0
 800b244:	2100      	movs	r1, #0
 800b246:	2001      	movs	r0, #1
 800b248:	f015 fd42 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800b24c:	e0d6      	b.n	800b3fc <atpUpdate+0x4c4>
 800b24e:	bf00      	nop
 800b250:	05265c00 	.word	0x05265c00
 800b254:	00000000 	.word	0x00000000
 800b258:	20000ab0 	.word	0x20000ab0
 800b25c:	20000040 	.word	0x20000040
 800b260:	20000cb0 	.word	0x20000cb0
 800b264:	20000041 	.word	0x20000041
 800b268:	20000ca4 	.word	0x20000ca4
 800b26c:	20000ac4 	.word	0x20000ac4
 800b270:	20000b64 	.word	0x20000b64
 800b274:	20000c04 	.word	0x20000c04
 800b278:	08023710 	.word	0x08023710
 800b27c:	08023744 	.word	0x08023744
 800b280:	0802378c 	.word	0x0802378c
 800b284:	20000ca8 	.word	0x20000ca8
 800b288:	20000cac 	.word	0x20000cac
 800b28c:	55555556 	.word	0x55555556
 800b290:	080237bc 	.word	0x080237bc
 800b294:	080237f0 	.word	0x080237f0
        } else if (averageRSSI > DECREASE_POWER_IF_SIGNAL_ABOVE) {
 800b298:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800b29c:	f113 0f63 	cmn.w	r3, #99	; 0x63
 800b2a0:	f2c0 80ac 	blt.w	800b3fc <atpUpdate+0x4c4>

            // Attempt to decrease power by a big step
            shouldTryDecreasingTxPower = true;
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	f887 3155 	strb.w	r3, [r7, #341]	; 0x155
            decreasePowerLevelByDb += 2 * ((averageRSSI - DECREASE_POWER_IF_SIGNAL_ABOVE) / 10);
 800b2aa:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800b2ae:	3364      	adds	r3, #100	; 0x64
 800b2b0:	4ab9      	ldr	r2, [pc, #740]	; (800b598 <atpUpdate+0x660>)
 800b2b2:	fb82 1203 	smull	r1, r2, r2, r3
 800b2b6:	1092      	asrs	r2, r2, #2
 800b2b8:	17db      	asrs	r3, r3, #31
 800b2ba:	1ad3      	subs	r3, r2, r3
 800b2bc:	b2db      	uxtb	r3, r3
 800b2be:	005b      	lsls	r3, r3, #1
 800b2c0:	b2da      	uxtb	r2, r3
 800b2c2:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800b2c6:	4413      	add	r3, r2
 800b2c8:	b2db      	uxtb	r3, r3
 800b2ca:	f887 3154 	strb.w	r3, [r7, #340]	; 0x154
            if (decreasePowerLevelByDb > currentLevel) {
 800b2ce:	4bb3      	ldr	r3, [pc, #716]	; (800b59c <atpUpdate+0x664>)
 800b2d0:	f993 3000 	ldrsb.w	r3, [r3]
 800b2d4:	f997 2154 	ldrsb.w	r2, [r7, #340]	; 0x154
 800b2d8:	429a      	cmp	r2, r3
 800b2da:	dd0d      	ble.n	800b2f8 <atpUpdate+0x3c0>
                decreasePowerLevelByDb = currentLevel;
 800b2dc:	4baf      	ldr	r3, [pc, #700]	; (800b59c <atpUpdate+0x664>)
 800b2de:	781b      	ldrb	r3, [r3, #0]
 800b2e0:	f887 3154 	strb.w	r3, [r7, #340]	; 0x154
                APP_PRINTF("ATP: would decrease power but it's already bottomed-out at %ddb\r\n", decreasePowerLevelByDb);
 800b2e4:	f997 3154 	ldrsb.w	r3, [r7, #340]	; 0x154
 800b2e8:	9300      	str	r3, [sp, #0]
 800b2ea:	4bad      	ldr	r3, [pc, #692]	; (800b5a0 <atpUpdate+0x668>)
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	2100      	movs	r1, #0
 800b2f0:	2001      	movs	r0, #1
 800b2f2:	f015 fced 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800b2f6:	e00b      	b.n	800b310 <atpUpdate+0x3d8>
            } else {
                APP_PRINTF("ATP: should decrease power by %ddb because avg rssi is %ddb\r\n", decreasePowerLevelByDb, averageRSSI);
 800b2f8:	f997 3154 	ldrsb.w	r3, [r7, #340]	; 0x154
 800b2fc:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800b300:	9201      	str	r2, [sp, #4]
 800b302:	9300      	str	r3, [sp, #0]
 800b304:	4ba7      	ldr	r3, [pc, #668]	; (800b5a4 <atpUpdate+0x66c>)
 800b306:	2200      	movs	r2, #0
 800b308:	2100      	movs	r1, #0
 800b30a:	2001      	movs	r0, #1
 800b30c:	f015 fce0 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            }

            // If that step would cause loss, try a single step
            if (powerLevelIsLossy(currentLevel-decreasePowerLevelByDb)) {
 800b310:	4ba2      	ldr	r3, [pc, #648]	; (800b59c <atpUpdate+0x664>)
 800b312:	f993 3000 	ldrsb.w	r3, [r3]
 800b316:	461a      	mov	r2, r3
 800b318:	f997 3154 	ldrsb.w	r3, [r7, #340]	; 0x154
 800b31c:	1ad3      	subs	r3, r2, r3
 800b31e:	4618      	mov	r0, r3
 800b320:	f000 fa30 	bl	800b784 <powerLevelIsLossy>
 800b324:	4603      	mov	r3, r0
 800b326:	2b00      	cmp	r3, #0
 800b328:	d068      	beq.n	800b3fc <atpUpdate+0x4c4>
                APP_PRINTF("ATP: can't decrease power that much because %d/%d lost\r\n",
 800b32a:	4b9c      	ldr	r3, [pc, #624]	; (800b59c <atpUpdate+0x664>)
 800b32c:	f993 3000 	ldrsb.w	r3, [r3]
 800b330:	461a      	mov	r2, r3
 800b332:	f997 3154 	ldrsb.w	r3, [r7, #340]	; 0x154
 800b336:	1ad3      	subs	r3, r2, r3
 800b338:	4a9b      	ldr	r2, [pc, #620]	; (800b5a8 <atpUpdate+0x670>)
 800b33a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b33e:	4a97      	ldr	r2, [pc, #604]	; (800b59c <atpUpdate+0x664>)
 800b340:	f992 2000 	ldrsb.w	r2, [r2]
 800b344:	4611      	mov	r1, r2
 800b346:	f997 2154 	ldrsb.w	r2, [r7, #340]	; 0x154
 800b34a:	1a8a      	subs	r2, r1, r2
 800b34c:	4997      	ldr	r1, [pc, #604]	; (800b5ac <atpUpdate+0x674>)
 800b34e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b352:	9201      	str	r2, [sp, #4]
 800b354:	9300      	str	r3, [sp, #0]
 800b356:	4b96      	ldr	r3, [pc, #600]	; (800b5b0 <atpUpdate+0x678>)
 800b358:	2200      	movs	r2, #0
 800b35a:	2100      	movs	r1, #0
 800b35c:	2001      	movs	r0, #1
 800b35e:	f015 fcb7 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                           packetsLost[currentLevel-decreasePowerLevelByDb],
                           packetsSent[currentLevel-decreasePowerLevelByDb]);
                decreasePowerLevelByDb = 1;
 800b362:	2301      	movs	r3, #1
 800b364:	f887 3154 	strb.w	r3, [r7, #340]	; 0x154
                if (decreasePowerLevelByDb > currentLevel) {
 800b368:	4b8c      	ldr	r3, [pc, #560]	; (800b59c <atpUpdate+0x664>)
 800b36a:	f993 3000 	ldrsb.w	r3, [r3]
 800b36e:	f997 2154 	ldrsb.w	r2, [r7, #340]	; 0x154
 800b372:	429a      	cmp	r2, r3
 800b374:	dd0d      	ble.n	800b392 <atpUpdate+0x45a>
                    decreasePowerLevelByDb = currentLevel;
 800b376:	4b89      	ldr	r3, [pc, #548]	; (800b59c <atpUpdate+0x664>)
 800b378:	781b      	ldrb	r3, [r3, #0]
 800b37a:	f887 3154 	strb.w	r3, [r7, #340]	; 0x154
                    APP_PRINTF("ATP: would decrease power but it's already bottomed-out at %ddb\r\n", averageRSSI);
 800b37e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800b382:	9300      	str	r3, [sp, #0]
 800b384:	4b86      	ldr	r3, [pc, #536]	; (800b5a0 <atpUpdate+0x668>)
 800b386:	2200      	movs	r2, #0
 800b388:	2100      	movs	r1, #0
 800b38a:	2001      	movs	r0, #1
 800b38c:	f015 fca0 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800b390:	e008      	b.n	800b3a4 <atpUpdate+0x46c>
                } else {
                    APP_PRINTF("ATP: trying to decrease power by %ddb\r\n", decreasePowerLevelByDb);
 800b392:	f997 3154 	ldrsb.w	r3, [r7, #340]	; 0x154
 800b396:	9300      	str	r3, [sp, #0]
 800b398:	4b86      	ldr	r3, [pc, #536]	; (800b5b4 <atpUpdate+0x67c>)
 800b39a:	2200      	movs	r2, #0
 800b39c:	2100      	movs	r1, #0
 800b39e:	2001      	movs	r0, #1
 800b3a0:	f015 fc96 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                }

                // If that step would cause loss, give up
                if (powerLevelIsLossy(currentLevel-decreasePowerLevelByDb)) {
 800b3a4:	4b7d      	ldr	r3, [pc, #500]	; (800b59c <atpUpdate+0x664>)
 800b3a6:	f993 3000 	ldrsb.w	r3, [r3]
 800b3aa:	461a      	mov	r2, r3
 800b3ac:	f997 3154 	ldrsb.w	r3, [r7, #340]	; 0x154
 800b3b0:	1ad3      	subs	r3, r2, r3
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f000 f9e6 	bl	800b784 <powerLevelIsLossy>
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d01e      	beq.n	800b3fc <atpUpdate+0x4c4>
                    APP_PRINTF("ATP: can't decrease power at all because %d/%d lost\r\n",
 800b3be:	4b77      	ldr	r3, [pc, #476]	; (800b59c <atpUpdate+0x664>)
 800b3c0:	f993 3000 	ldrsb.w	r3, [r3]
 800b3c4:	461a      	mov	r2, r3
 800b3c6:	f997 3154 	ldrsb.w	r3, [r7, #340]	; 0x154
 800b3ca:	1ad3      	subs	r3, r2, r3
 800b3cc:	4a76      	ldr	r2, [pc, #472]	; (800b5a8 <atpUpdate+0x670>)
 800b3ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b3d2:	4a72      	ldr	r2, [pc, #456]	; (800b59c <atpUpdate+0x664>)
 800b3d4:	f992 2000 	ldrsb.w	r2, [r2]
 800b3d8:	4611      	mov	r1, r2
 800b3da:	f997 2154 	ldrsb.w	r2, [r7, #340]	; 0x154
 800b3de:	1a8a      	subs	r2, r1, r2
 800b3e0:	4972      	ldr	r1, [pc, #456]	; (800b5ac <atpUpdate+0x674>)
 800b3e2:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800b3e6:	9201      	str	r2, [sp, #4]
 800b3e8:	9300      	str	r3, [sp, #0]
 800b3ea:	4b73      	ldr	r3, [pc, #460]	; (800b5b8 <atpUpdate+0x680>)
 800b3ec:	2200      	movs	r2, #0
 800b3ee:	2100      	movs	r1, #0
 800b3f0:	2001      	movs	r0, #1
 800b3f2:	f015 fc6d 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                               packetsLost[currentLevel-decreasePowerLevelByDb],
                               packetsSent[currentLevel-decreasePowerLevelByDb]);
                    shouldTryDecreasingTxPower = false;
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	f887 3155 	strb.w	r3, [r7, #341]	; 0x155

    }

    // Bump the level as appropriate
#if ATP_ENABLED
    if (currentLevel < (RBO_LEVELS-1) && (mustIncreaseTxPower || shouldIncreaseTxPower)) {
 800b3fc:	4b67      	ldr	r3, [pc, #412]	; (800b59c <atpUpdate+0x664>)
 800b3fe:	f993 3000 	ldrsb.w	r3, [r3]
 800b402:	2b26      	cmp	r3, #38	; 0x26
 800b404:	dc25      	bgt.n	800b452 <atpUpdate+0x51a>
 800b406:	f897 3157 	ldrb.w	r3, [r7, #343]	; 0x157
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d103      	bne.n	800b416 <atpUpdate+0x4de>
 800b40e:	f897 3156 	ldrb.w	r3, [r7, #342]	; 0x156
 800b412:	2b00      	cmp	r3, #0
 800b414:	d01d      	beq.n	800b452 <atpUpdate+0x51a>
        currentLevel++;
 800b416:	4b61      	ldr	r3, [pc, #388]	; (800b59c <atpUpdate+0x664>)
 800b418:	f993 3000 	ldrsb.w	r3, [r3]
 800b41c:	b2db      	uxtb	r3, r3
 800b41e:	3301      	adds	r3, #1
 800b420:	b2db      	uxtb	r3, r3
 800b422:	b25a      	sxtb	r2, r3
 800b424:	4b5d      	ldr	r3, [pc, #372]	; (800b59c <atpUpdate+0x664>)
 800b426:	701a      	strb	r2, [r3, #0]
        pastSamples = 0;
 800b428:	4b64      	ldr	r3, [pc, #400]	; (800b5bc <atpUpdate+0x684>)
 800b42a:	2200      	movs	r2, #0
 800b42c:	701a      	strb	r2, [r3, #0]
        radioSetTxPower(atpPowerLevel());
 800b42e:	f000 fa95 	bl	800b95c <atpPowerLevel>
 800b432:	4603      	mov	r3, r0
 800b434:	4618      	mov	r0, r3
 800b436:	f003 fbdd 	bl	800ebf4 <radioSetTxPower>
        APP_PRINTF("ATP: increased power to %d dBm\r\n", currentLevel+RBO_MIN);
 800b43a:	4b58      	ldr	r3, [pc, #352]	; (800b59c <atpUpdate+0x664>)
 800b43c:	f993 3000 	ldrsb.w	r3, [r3]
 800b440:	3b11      	subs	r3, #17
 800b442:	9300      	str	r3, [sp, #0]
 800b444:	4b5e      	ldr	r3, [pc, #376]	; (800b5c0 <atpUpdate+0x688>)
 800b446:	2200      	movs	r2, #0
 800b448:	2100      	movs	r1, #0
 800b44a:	2001      	movs	r0, #1
 800b44c:	f015 fc40 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800b450:	e177      	b.n	800b742 <atpUpdate+0x80a>
    } else if (currentLevel > 0 && !mustNotDecreaseTxPower && shouldTryDecreasingTxPower) {
 800b452:	4b52      	ldr	r3, [pc, #328]	; (800b59c <atpUpdate+0x664>)
 800b454:	f993 3000 	ldrsb.w	r3, [r3]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	dd47      	ble.n	800b4ec <atpUpdate+0x5b4>
 800b45c:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800b460:	f083 0301 	eor.w	r3, r3, #1
 800b464:	b2db      	uxtb	r3, r3
 800b466:	2b00      	cmp	r3, #0
 800b468:	d040      	beq.n	800b4ec <atpUpdate+0x5b4>
 800b46a:	f897 3155 	ldrb.w	r3, [r7, #341]	; 0x155
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d03c      	beq.n	800b4ec <atpUpdate+0x5b4>
        currentLevel -= decreasePowerLevelByDb;
 800b472:	4b4a      	ldr	r3, [pc, #296]	; (800b59c <atpUpdate+0x664>)
 800b474:	f993 3000 	ldrsb.w	r3, [r3]
 800b478:	b2da      	uxtb	r2, r3
 800b47a:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 800b47e:	1ad3      	subs	r3, r2, r3
 800b480:	b2db      	uxtb	r3, r3
 800b482:	b25a      	sxtb	r2, r3
 800b484:	4b45      	ldr	r3, [pc, #276]	; (800b59c <atpUpdate+0x664>)
 800b486:	701a      	strb	r2, [r3, #0]
        if (currentLevel < lowestLevel) {
 800b488:	4b44      	ldr	r3, [pc, #272]	; (800b59c <atpUpdate+0x664>)
 800b48a:	f993 2000 	ldrsb.w	r2, [r3]
 800b48e:	4b4d      	ldr	r3, [pc, #308]	; (800b5c4 <atpUpdate+0x68c>)
 800b490:	f993 3000 	ldrsb.w	r3, [r3]
 800b494:	429a      	cmp	r2, r3
 800b496:	da04      	bge.n	800b4a2 <atpUpdate+0x56a>
            lowestLevel = currentLevel;
 800b498:	4b40      	ldr	r3, [pc, #256]	; (800b59c <atpUpdate+0x664>)
 800b49a:	f993 2000 	ldrsb.w	r2, [r3]
 800b49e:	4b49      	ldr	r3, [pc, #292]	; (800b5c4 <atpUpdate+0x68c>)
 800b4a0:	701a      	strb	r2, [r3, #0]
        }
        pastSamples = 0;
 800b4a2:	4b46      	ldr	r3, [pc, #280]	; (800b5bc <atpUpdate+0x684>)
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	701a      	strb	r2, [r3, #0]
        radioSetTxPower(atpPowerLevel());
 800b4a8:	f000 fa58 	bl	800b95c <atpPowerLevel>
 800b4ac:	4603      	mov	r3, r0
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	f003 fba0 	bl	800ebf4 <radioSetTxPower>
        APP_PRINTF("ATP: decreased power to %d dbm (%d/%d lost at this level)\r\n",
 800b4b4:	4b39      	ldr	r3, [pc, #228]	; (800b59c <atpUpdate+0x664>)
 800b4b6:	f993 3000 	ldrsb.w	r3, [r3]
 800b4ba:	3b11      	subs	r3, #17
 800b4bc:	4a37      	ldr	r2, [pc, #220]	; (800b59c <atpUpdate+0x664>)
 800b4be:	f992 2000 	ldrsb.w	r2, [r2]
 800b4c2:	4611      	mov	r1, r2
 800b4c4:	4a38      	ldr	r2, [pc, #224]	; (800b5a8 <atpUpdate+0x670>)
 800b4c6:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800b4ca:	4934      	ldr	r1, [pc, #208]	; (800b59c <atpUpdate+0x664>)
 800b4cc:	f991 1000 	ldrsb.w	r1, [r1]
 800b4d0:	4608      	mov	r0, r1
 800b4d2:	4936      	ldr	r1, [pc, #216]	; (800b5ac <atpUpdate+0x674>)
 800b4d4:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800b4d8:	9102      	str	r1, [sp, #8]
 800b4da:	9201      	str	r2, [sp, #4]
 800b4dc:	9300      	str	r3, [sp, #0]
 800b4de:	4b3a      	ldr	r3, [pc, #232]	; (800b5c8 <atpUpdate+0x690>)
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	2100      	movs	r1, #0
 800b4e4:	2001      	movs	r0, #1
 800b4e6:	f015 fbf3 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800b4ea:	e12a      	b.n	800b742 <atpUpdate+0x80a>
                   currentLevel+RBO_MIN, packetsLost[currentLevel], packetsSent[currentLevel]);
    } else {

        // Display signal
        if (useSignal) {
 800b4ec:	f107 030f 	add.w	r3, r7, #15
 800b4f0:	781b      	ldrb	r3, [r3, #0]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d037      	beq.n	800b566 <atpUpdate+0x62e>
            if (averageRSSI != 0 || averageSNR != 0) {
 800b4f6:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800b4fa:	2b00      	cmp	r3, #0
 800b4fc:	d103      	bne.n	800b506 <atpUpdate+0x5ce>
 800b4fe:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800b502:	2b00      	cmp	r3, #0
 800b504:	d01a      	beq.n	800b53c <atpUpdate+0x604>
                APP_PRINTF("ATP: rssi/snr:%d/%d avg:%d/%d txp:%d\r\n", rssi, snr, averageRSSI, averageSNR, atpPowerLevel());
 800b506:	f107 030e 	add.w	r3, r7, #14
 800b50a:	f993 4000 	ldrsb.w	r4, [r3]
 800b50e:	f107 030d 	add.w	r3, r7, #13
 800b512:	f993 5000 	ldrsb.w	r5, [r3]
 800b516:	f000 fa21 	bl	800b95c <atpPowerLevel>
 800b51a:	4603      	mov	r3, r0
 800b51c:	9304      	str	r3, [sp, #16]
 800b51e:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800b522:	9303      	str	r3, [sp, #12]
 800b524:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800b528:	9302      	str	r3, [sp, #8]
 800b52a:	9501      	str	r5, [sp, #4]
 800b52c:	9400      	str	r4, [sp, #0]
 800b52e:	4b27      	ldr	r3, [pc, #156]	; (800b5cc <atpUpdate+0x694>)
 800b530:	2200      	movs	r2, #0
 800b532:	2100      	movs	r1, #0
 800b534:	2001      	movs	r0, #1
 800b536:	f015 fbcb 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800b53a:	e057      	b.n	800b5ec <atpUpdate+0x6b4>
            } else {
                APP_PRINTF("ATP: rssi/snr:%d/%d txp:%d\r\n", rssi, snr, atpPowerLevel());
 800b53c:	f107 030e 	add.w	r3, r7, #14
 800b540:	f993 4000 	ldrsb.w	r4, [r3]
 800b544:	f107 030d 	add.w	r3, r7, #13
 800b548:	f993 5000 	ldrsb.w	r5, [r3]
 800b54c:	f000 fa06 	bl	800b95c <atpPowerLevel>
 800b550:	4603      	mov	r3, r0
 800b552:	9302      	str	r3, [sp, #8]
 800b554:	9501      	str	r5, [sp, #4]
 800b556:	9400      	str	r4, [sp, #0]
 800b558:	4b1d      	ldr	r3, [pc, #116]	; (800b5d0 <atpUpdate+0x698>)
 800b55a:	2200      	movs	r2, #0
 800b55c:	2100      	movs	r1, #0
 800b55e:	2001      	movs	r0, #1
 800b560:	f015 fbb6 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800b564:	e042      	b.n	800b5ec <atpUpdate+0x6b4>
            }
        } else {
            if (averageRSSI != 0 || averageSNR != 0) {
 800b566:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d103      	bne.n	800b576 <atpUpdate+0x63e>
 800b56e:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800b572:	2b00      	cmp	r3, #0
 800b574:	d030      	beq.n	800b5d8 <atpUpdate+0x6a0>
                APP_PRINTF("ATP: avg:%d/%d txp:%d\r\n", averageRSSI, averageSNR, atpPowerLevel());
 800b576:	f000 f9f1 	bl	800b95c <atpPowerLevel>
 800b57a:	4603      	mov	r3, r0
 800b57c:	9302      	str	r3, [sp, #8]
 800b57e:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800b582:	9301      	str	r3, [sp, #4]
 800b584:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800b588:	9300      	str	r3, [sp, #0]
 800b58a:	4b12      	ldr	r3, [pc, #72]	; (800b5d4 <atpUpdate+0x69c>)
 800b58c:	2200      	movs	r2, #0
 800b58e:	2100      	movs	r1, #0
 800b590:	2001      	movs	r0, #1
 800b592:	f015 fb9d 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800b596:	e029      	b.n	800b5ec <atpUpdate+0x6b4>
 800b598:	66666667 	.word	0x66666667
 800b59c:	20000040 	.word	0x20000040
 800b5a0:	08023828 	.word	0x08023828
 800b5a4:	0802386c 	.word	0x0802386c
 800b5a8:	20000b64 	.word	0x20000b64
 800b5ac:	20000ac4 	.word	0x20000ac4
 800b5b0:	080238ac 	.word	0x080238ac
 800b5b4:	080238e8 	.word	0x080238e8
 800b5b8:	08023910 	.word	0x08023910
 800b5bc:	20000ca4 	.word	0x20000ca4
 800b5c0:	08023948 	.word	0x08023948
 800b5c4:	20000041 	.word	0x20000041
 800b5c8:	0802396c 	.word	0x0802396c
 800b5cc:	080239a8 	.word	0x080239a8
 800b5d0:	080239d0 	.word	0x080239d0
 800b5d4:	080239f0 	.word	0x080239f0
            } else {
                APP_PRINTF("ATP: txp:%d\r\n", atpPowerLevel());
 800b5d8:	f000 f9c0 	bl	800b95c <atpPowerLevel>
 800b5dc:	4603      	mov	r3, r0
 800b5de:	9300      	str	r3, [sp, #0]
 800b5e0:	4b5b      	ldr	r3, [pc, #364]	; (800b750 <atpUpdate+0x818>)
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	2100      	movs	r1, #0
 800b5e6:	2001      	movs	r0, #1
 800b5e8:	f015 fb72 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            }
        }

        // Display failure stats
        char msg[256] = {0};
 800b5ec:	f107 0310 	add.w	r3, r7, #16
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	601a      	str	r2, [r3, #0]
 800b5f4:	3304      	adds	r3, #4
 800b5f6:	22fc      	movs	r2, #252	; 0xfc
 800b5f8:	2100      	movs	r1, #0
 800b5fa:	4618      	mov	r0, r3
 800b5fc:	f016 fd9a 	bl	8022134 <memset>
        strlcat(msg, "ATP: ", sizeof(msg));
 800b600:	f107 0310 	add.w	r3, r7, #16
 800b604:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b608:	4952      	ldr	r1, [pc, #328]	; (800b754 <atpUpdate+0x81c>)
 800b60a:	4618      	mov	r0, r3
 800b60c:	f7fc f8ee 	bl	80077ec <strlcat>
        for (int i=0; i<RBO_LEVELS; i++) {
 800b610:	2300      	movs	r3, #0
 800b612:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800b616:	e085      	b.n	800b724 <atpUpdate+0x7ec>
            char this[16];
            if (i == lowestLevel) {
 800b618:	4b4f      	ldr	r3, [pc, #316]	; (800b758 <atpUpdate+0x820>)
 800b61a:	f993 3000 	ldrsb.w	r3, [r3]
 800b61e:	461a      	mov	r2, r3
 800b620:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800b624:	4293      	cmp	r3, r2
 800b626:	d107      	bne.n	800b638 <atpUpdate+0x700>
                strlcat(msg, "| ", sizeof(msg));
 800b628:	f107 0310 	add.w	r3, r7, #16
 800b62c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b630:	494a      	ldr	r1, [pc, #296]	; (800b75c <atpUpdate+0x824>)
 800b632:	4618      	mov	r0, r3
 800b634:	f7fc f8da 	bl	80077ec <strlcat>
            }
            if (i == currentLevel) {
 800b638:	4b49      	ldr	r3, [pc, #292]	; (800b760 <atpUpdate+0x828>)
 800b63a:	f993 3000 	ldrsb.w	r3, [r3]
 800b63e:	461a      	mov	r2, r3
 800b640:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800b644:	4293      	cmp	r3, r2
 800b646:	d107      	bne.n	800b658 <atpUpdate+0x720>
                strlcat(msg, "[", sizeof(msg));
 800b648:	f107 0310 	add.w	r3, r7, #16
 800b64c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b650:	4944      	ldr	r1, [pc, #272]	; (800b764 <atpUpdate+0x82c>)
 800b652:	4618      	mov	r0, r3
 800b654:	f7fc f8ca 	bl	80077ec <strlcat>
            }
            if (packetsSent[i] == 0) {
 800b658:	4a43      	ldr	r2, [pc, #268]	; (800b768 <atpUpdate+0x830>)
 800b65a:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800b65e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d108      	bne.n	800b678 <atpUpdate+0x740>
                strlcat(msg, "-", sizeof(msg));
 800b666:	f107 0310 	add.w	r3, r7, #16
 800b66a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b66e:	493f      	ldr	r1, [pc, #252]	; (800b76c <atpUpdate+0x834>)
 800b670:	4618      	mov	r0, r3
 800b672:	f7fc f8bb 	bl	80077ec <strlcat>
 800b676:	e038      	b.n	800b6ea <atpUpdate+0x7b2>
            } else {
                if (packetsLost[i] != 0) {
 800b678:	4a3d      	ldr	r2, [pc, #244]	; (800b770 <atpUpdate+0x838>)
 800b67a:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800b67e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b682:	2b00      	cmp	r3, #0
 800b684:	d01c      	beq.n	800b6c0 <atpUpdate+0x788>
                    JItoA(packetsLost[i], this);
 800b686:	4a3a      	ldr	r2, [pc, #232]	; (800b770 <atpUpdate+0x838>)
 800b688:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800b68c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b690:	461a      	mov	r2, r3
 800b692:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b696:	4619      	mov	r1, r3
 800b698:	4610      	mov	r0, r2
 800b69a:	f7f9 fa73 	bl	8004b84 <JItoA>
                    strlcat(msg, this, sizeof(msg));
 800b69e:	f507 7188 	add.w	r1, r7, #272	; 0x110
 800b6a2:	f107 0310 	add.w	r3, r7, #16
 800b6a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b6aa:	4618      	mov	r0, r3
 800b6ac:	f7fc f89e 	bl	80077ec <strlcat>
                    strlcat(msg, "/", sizeof(msg));
 800b6b0:	f107 0310 	add.w	r3, r7, #16
 800b6b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b6b8:	492e      	ldr	r1, [pc, #184]	; (800b774 <atpUpdate+0x83c>)
 800b6ba:	4618      	mov	r0, r3
 800b6bc:	f7fc f896 	bl	80077ec <strlcat>
                }
                JItoA(packetsSent[i], this);
 800b6c0:	4a29      	ldr	r2, [pc, #164]	; (800b768 <atpUpdate+0x830>)
 800b6c2:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800b6c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b6ca:	461a      	mov	r2, r3
 800b6cc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800b6d0:	4619      	mov	r1, r3
 800b6d2:	4610      	mov	r0, r2
 800b6d4:	f7f9 fa56 	bl	8004b84 <JItoA>
                strlcat(msg, this, sizeof(msg));
 800b6d8:	f507 7188 	add.w	r1, r7, #272	; 0x110
 800b6dc:	f107 0310 	add.w	r3, r7, #16
 800b6e0:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	f7fc f881 	bl	80077ec <strlcat>
            }
            if (i == currentLevel) {
 800b6ea:	4b1d      	ldr	r3, [pc, #116]	; (800b760 <atpUpdate+0x828>)
 800b6ec:	f993 3000 	ldrsb.w	r3, [r3]
 800b6f0:	461a      	mov	r2, r3
 800b6f2:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	d107      	bne.n	800b70a <atpUpdate+0x7d2>
                strlcat(msg, "]", sizeof(msg));
 800b6fa:	f107 0310 	add.w	r3, r7, #16
 800b6fe:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b702:	491d      	ldr	r1, [pc, #116]	; (800b778 <atpUpdate+0x840>)
 800b704:	4618      	mov	r0, r3
 800b706:	f7fc f871 	bl	80077ec <strlcat>
            }
            strlcat(msg, " ", sizeof(msg));
 800b70a:	f107 0310 	add.w	r3, r7, #16
 800b70e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b712:	491a      	ldr	r1, [pc, #104]	; (800b77c <atpUpdate+0x844>)
 800b714:	4618      	mov	r0, r3
 800b716:	f7fc f869 	bl	80077ec <strlcat>
        for (int i=0; i<RBO_LEVELS; i++) {
 800b71a:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800b71e:	3301      	adds	r3, #1
 800b720:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800b724:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800b728:	2b27      	cmp	r3, #39	; 0x27
 800b72a:	f77f af75 	ble.w	800b618 <atpUpdate+0x6e0>
        }
        APP_PRINTF("%s\r\n", msg);
 800b72e:	f107 0310 	add.w	r3, r7, #16
 800b732:	9300      	str	r3, [sp, #0]
 800b734:	4b12      	ldr	r3, [pc, #72]	; (800b780 <atpUpdate+0x848>)
 800b736:	2200      	movs	r2, #0
 800b738:	2100      	movs	r1, #0
 800b73a:	2001      	movs	r0, #1
 800b73c:	f015 fac8 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>

    }
#endif

}
 800b740:	bf00      	nop
 800b742:	bf00      	nop
 800b744:	f507 77ae 	add.w	r7, r7, #348	; 0x15c
 800b748:	46bd      	mov	sp, r7
 800b74a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b74e:	bf00      	nop
 800b750:	08023a08 	.word	0x08023a08
 800b754:	08023a18 	.word	0x08023a18
 800b758:	20000041 	.word	0x20000041
 800b75c:	08023a20 	.word	0x08023a20
 800b760:	20000040 	.word	0x20000040
 800b764:	08023a24 	.word	0x08023a24
 800b768:	20000ac4 	.word	0x20000ac4
 800b76c:	08023a28 	.word	0x08023a28
 800b770:	20000b64 	.word	0x20000b64
 800b774:	08023a2c 	.word	0x08023a2c
 800b778:	08023a30 	.word	0x08023a30
 800b77c:	08023a34 	.word	0x08023a34
 800b780:	08023a38 	.word	0x08023a38

0800b784 <powerLevelIsLossy>:

// Return TRUE if the previous level is a lossy power level
bool powerLevelIsLossy(int level)
{
 800b784:	b480      	push	{r7}
 800b786:	b083      	sub	sp, #12
 800b788:	af00      	add	r7, sp, #0
 800b78a:	6078      	str	r0, [r7, #4]

    // If we haven't sent any packets yet, it's fine to use it
    if (packetsSent[level] == 0) {
 800b78c:	4a17      	ldr	r2, [pc, #92]	; (800b7ec <powerLevelIsLossy+0x68>)
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d101      	bne.n	800b79c <powerLevelIsLossy+0x18>
        return false;
 800b798:	2300      	movs	r3, #0
 800b79a:	e021      	b.n	800b7e0 <powerLevelIsLossy+0x5c>
    }

    // If the sheer number lost is too high, don't use it
    if (packetsLost[level] > DONT_DECREASE_POWER_IF_PRIOR_LOSS_EXCEEDS) {
 800b79c:	4a14      	ldr	r2, [pc, #80]	; (800b7f0 <powerLevelIsLossy+0x6c>)
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7a4:	2b05      	cmp	r3, #5
 800b7a6:	d901      	bls.n	800b7ac <powerLevelIsLossy+0x28>
        return true;
 800b7a8:	2301      	movs	r3, #1
 800b7aa:	e019      	b.n	800b7e0 <powerLevelIsLossy+0x5c>
    }

    // If more than half the packets sent were lost, don't use it (but forgive a single loss)
    if (packetsLost[level] > 0) {
 800b7ac:	4a10      	ldr	r2, [pc, #64]	; (800b7f0 <powerLevelIsLossy+0x6c>)
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d012      	beq.n	800b7de <powerLevelIsLossy+0x5a>
        if ((100*(packetsLost[level]-1))/packetsSent[level] >= 50) {
 800b7b8:	4a0d      	ldr	r2, [pc, #52]	; (800b7f0 <powerLevelIsLossy+0x6c>)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7c0:	2264      	movs	r2, #100	; 0x64
 800b7c2:	fb02 f303 	mul.w	r3, r2, r3
 800b7c6:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 800b7ca:	4908      	ldr	r1, [pc, #32]	; (800b7ec <powerLevelIsLossy+0x68>)
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800b7d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7d6:	2b31      	cmp	r3, #49	; 0x31
 800b7d8:	d901      	bls.n	800b7de <powerLevelIsLossy+0x5a>
            return true;
 800b7da:	2301      	movs	r3, #1
 800b7dc:	e000      	b.n	800b7e0 <powerLevelIsLossy+0x5c>
        }
    }

    // Doesn't appear to be lossy
    return false;
 800b7de:	2300      	movs	r3, #0

}
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	370c      	adds	r7, #12
 800b7e4:	46bd      	mov	sp, r7
 800b7e6:	bc80      	pop	{r7}
 800b7e8:	4770      	bx	lr
 800b7ea:	bf00      	nop
 800b7ec:	20000ac4 	.word	0x20000ac4
 800b7f0:	20000b64 	.word	0x20000b64

0800b7f4 <atpGatewayMessageLost>:

// Record that we've failed to receive an ACK
void atpGatewayMessageLost()
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b084      	sub	sp, #16
 800b7f8:	af02      	add	r7, sp, #8

    // Bump the stat, which impacts txp decrease decisions
    packetsLost[currentLevel]++;
 800b7fa:	4b2b      	ldr	r3, [pc, #172]	; (800b8a8 <atpGatewayMessageLost+0xb4>)
 800b7fc:	f993 3000 	ldrsb.w	r3, [r3]
 800b800:	4a2a      	ldr	r2, [pc, #168]	; (800b8ac <atpGatewayMessageLost+0xb8>)
 800b802:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b806:	3201      	adds	r2, #1
 800b808:	4928      	ldr	r1, [pc, #160]	; (800b8ac <atpGatewayMessageLost+0xb8>)
 800b80a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

    // If we truly lost a message (which means multiple packets lost), take action
    // by increasing power.
#if ATP_ENABLED
    uint32_t lost = packetsLost[currentLevel];
 800b80e:	4b26      	ldr	r3, [pc, #152]	; (800b8a8 <atpGatewayMessageLost+0xb4>)
 800b810:	f993 3000 	ldrsb.w	r3, [r3]
 800b814:	461a      	mov	r2, r3
 800b816:	4b25      	ldr	r3, [pc, #148]	; (800b8ac <atpGatewayMessageLost+0xb8>)
 800b818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b81c:	603b      	str	r3, [r7, #0]
    if (lost == 1) {
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	2b01      	cmp	r3, #1
 800b822:	d10b      	bne.n	800b83c <atpGatewayMessageLost+0x48>
        APP_PRINTF("ATP: first packet lost at %d dBm\r\n", currentLevel+RBO_MIN);
 800b824:	4b20      	ldr	r3, [pc, #128]	; (800b8a8 <atpGatewayMessageLost+0xb4>)
 800b826:	f993 3000 	ldrsb.w	r3, [r3]
 800b82a:	3b11      	subs	r3, #17
 800b82c:	9300      	str	r3, [sp, #0]
 800b82e:	4b20      	ldr	r3, [pc, #128]	; (800b8b0 <atpGatewayMessageLost+0xbc>)
 800b830:	2200      	movs	r2, #0
 800b832:	2100      	movs	r1, #0
 800b834:	2001      	movs	r0, #1
 800b836:	f015 fa4b 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800b83a:	e02c      	b.n	800b896 <atpGatewayMessageLost+0xa2>
    } else {
        int8_t newLevel = currentLevel + INCREASE_POWER_INCREMENT;
 800b83c:	4b1a      	ldr	r3, [pc, #104]	; (800b8a8 <atpGatewayMessageLost+0xb4>)
 800b83e:	f993 3000 	ldrsb.w	r3, [r3]
 800b842:	b2db      	uxtb	r3, r3
 800b844:	3301      	adds	r3, #1
 800b846:	b2db      	uxtb	r3, r3
 800b848:	71fb      	strb	r3, [r7, #7]
        if (newLevel >= RBO_LEVELS) {
 800b84a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b84e:	2b27      	cmp	r3, #39	; 0x27
 800b850:	dd01      	ble.n	800b856 <atpGatewayMessageLost+0x62>
            newLevel = RBO_LEVELS-1;
 800b852:	2327      	movs	r3, #39	; 0x27
 800b854:	71fb      	strb	r3, [r7, #7]
        }
        if (currentLevel != newLevel) {
 800b856:	4b14      	ldr	r3, [pc, #80]	; (800b8a8 <atpGatewayMessageLost+0xb4>)
 800b858:	f993 3000 	ldrsb.w	r3, [r3]
 800b85c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800b860:	429a      	cmp	r2, r3
 800b862:	d018      	beq.n	800b896 <atpGatewayMessageLost+0xa2>
            currentLevel = newLevel;
 800b864:	4a10      	ldr	r2, [pc, #64]	; (800b8a8 <atpGatewayMessageLost+0xb4>)
 800b866:	79fb      	ldrb	r3, [r7, #7]
 800b868:	7013      	strb	r3, [r2, #0]
            pastSamples = 0;
 800b86a:	4b12      	ldr	r3, [pc, #72]	; (800b8b4 <atpGatewayMessageLost+0xc0>)
 800b86c:	2200      	movs	r2, #0
 800b86e:	701a      	strb	r2, [r3, #0]
            radioSetTxPower(atpPowerLevel());
 800b870:	f000 f874 	bl	800b95c <atpPowerLevel>
 800b874:	4603      	mov	r3, r0
 800b876:	4618      	mov	r0, r3
 800b878:	f003 f9bc 	bl	800ebf4 <radioSetTxPower>
            APP_PRINTF("ATP: increased power to %d dBm because %d lost\r\n", currentLevel+RBO_MIN, lost);
 800b87c:	4b0a      	ldr	r3, [pc, #40]	; (800b8a8 <atpGatewayMessageLost+0xb4>)
 800b87e:	f993 3000 	ldrsb.w	r3, [r3]
 800b882:	3b11      	subs	r3, #17
 800b884:	683a      	ldr	r2, [r7, #0]
 800b886:	9201      	str	r2, [sp, #4]
 800b888:	9300      	str	r3, [sp, #0]
 800b88a:	4b0b      	ldr	r3, [pc, #44]	; (800b8b8 <atpGatewayMessageLost+0xc4>)
 800b88c:	2200      	movs	r2, #0
 800b88e:	2100      	movs	r1, #0
 800b890:	2001      	movs	r0, #1
 800b892:	f015 fa1d 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        }
    }
#endif

    // Update the tx power
    atpUpdate(false, 0, 0);
 800b896:	2200      	movs	r2, #0
 800b898:	2100      	movs	r1, #0
 800b89a:	2000      	movs	r0, #0
 800b89c:	f7ff fb4c 	bl	800af38 <atpUpdate>

}
 800b8a0:	bf00      	nop
 800b8a2:	3708      	adds	r7, #8
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	bd80      	pop	{r7, pc}
 800b8a8:	20000040 	.word	0x20000040
 800b8ac:	20000b64 	.word	0x20000b64
 800b8b0:	08023a40 	.word	0x08023a40
 800b8b4:	20000ca4 	.word	0x20000ca4
 800b8b8:	08023a64 	.word	0x08023a64

0800b8bc <atpGatewayMessageSent>:

// Record that we've sent a message for which we expect an ACK
void atpGatewayMessageSent(void)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	af00      	add	r7, sp, #0

    // Bump the number of packets sent, resetting the
    // stats when we ultimately wrap the packet counter.
    if (++packetsSent[currentLevel] == 0) {
 800b8c0:	4b11      	ldr	r3, [pc, #68]	; (800b908 <atpGatewayMessageSent+0x4c>)
 800b8c2:	f993 3000 	ldrsb.w	r3, [r3]
 800b8c6:	4a11      	ldr	r2, [pc, #68]	; (800b90c <atpGatewayMessageSent+0x50>)
 800b8c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800b8cc:	3201      	adds	r2, #1
 800b8ce:	490f      	ldr	r1, [pc, #60]	; (800b90c <atpGatewayMessageSent+0x50>)
 800b8d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800b8d4:	4a0d      	ldr	r2, [pc, #52]	; (800b90c <atpGatewayMessageSent+0x50>)
 800b8d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d10f      	bne.n	800b8fe <atpGatewayMessageSent+0x42>
        packetsSent[currentLevel] = 1;
 800b8de:	4b0a      	ldr	r3, [pc, #40]	; (800b908 <atpGatewayMessageSent+0x4c>)
 800b8e0:	f993 3000 	ldrsb.w	r3, [r3]
 800b8e4:	4619      	mov	r1, r3
 800b8e6:	4b09      	ldr	r3, [pc, #36]	; (800b90c <atpGatewayMessageSent+0x50>)
 800b8e8:	2201      	movs	r2, #1
 800b8ea:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        packetsLost[currentLevel] = 0;
 800b8ee:	4b06      	ldr	r3, [pc, #24]	; (800b908 <atpGatewayMessageSent+0x4c>)
 800b8f0:	f993 3000 	ldrsb.w	r3, [r3]
 800b8f4:	4619      	mov	r1, r3
 800b8f6:	4b06      	ldr	r3, [pc, #24]	; (800b910 <atpGatewayMessageSent+0x54>)
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
    }

}
 800b8fe:	bf00      	nop
 800b900:	46bd      	mov	sp, r7
 800b902:	bc80      	pop	{r7}
 800b904:	4770      	bx	lr
 800b906:	bf00      	nop
 800b908:	20000040 	.word	0x20000040
 800b90c:	20000ac4 	.word	0x20000ac4
 800b910:	20000b64 	.word	0x20000b64

0800b914 <atpLowestPowerLevel>:

// Get the lowest power level attempted
int8_t atpLowestPowerLevel()
{
 800b914:	b480      	push	{r7}
 800b916:	af00      	add	r7, sp, #0
    return lowestLevel + RBO_MIN;
 800b918:	4b05      	ldr	r3, [pc, #20]	; (800b930 <atpLowestPowerLevel+0x1c>)
 800b91a:	f993 3000 	ldrsb.w	r3, [r3]
 800b91e:	b2db      	uxtb	r3, r3
 800b920:	3b11      	subs	r3, #17
 800b922:	b2db      	uxtb	r3, r3
 800b924:	b25b      	sxtb	r3, r3
}
 800b926:	4618      	mov	r0, r3
 800b928:	46bd      	mov	sp, r7
 800b92a:	bc80      	pop	{r7}
 800b92c:	4770      	bx	lr
 800b92e:	bf00      	nop
 800b930:	20000041 	.word	0x20000041

0800b934 <atpMatchPowerLevel>:

// Set the ATP power level to match the level of the last received message, which
// is most critical for devices that are very close to the gateway so that we
// don't overload their front-end.
void atpMatchPowerLevel(int level)
{
 800b934:	b580      	push	{r7, lr}
 800b936:	b082      	sub	sp, #8
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]

    // Match power level, or transmit at full power, depending upon preference
#if 1

    // Transmit at full power
    currentLevel = RBO_LEVELS - 1;
 800b93c:	4b06      	ldr	r3, [pc, #24]	; (800b958 <atpMatchPowerLevel+0x24>)
 800b93e:	2227      	movs	r2, #39	; 0x27
 800b940:	701a      	strb	r2, [r3, #0]
    }

#endif

    // Set the radio config at that level
    radioSetTxPower(atpPowerLevel());
 800b942:	f000 f80b 	bl	800b95c <atpPowerLevel>
 800b946:	4603      	mov	r3, r0
 800b948:	4618      	mov	r0, r3
 800b94a:	f003 f953 	bl	800ebf4 <radioSetTxPower>

}
 800b94e:	bf00      	nop
 800b950:	3708      	adds	r7, #8
 800b952:	46bd      	mov	sp, r7
 800b954:	bd80      	pop	{r7, pc}
 800b956:	bf00      	nop
 800b958:	20000040 	.word	0x20000040

0800b95c <atpPowerLevel>:
    currentLevel = RBO_LEVELS - 1;
}

// Get the current power level
int8_t atpPowerLevel()
{
 800b95c:	b480      	push	{r7}
 800b95e:	af00      	add	r7, sp, #0
#ifdef ATP_DISABLED_POWER_LEVEL
    return ATP_DISABLED_POWER_LEVEL;
#else
    return currentLevel + RBO_MIN;
 800b960:	4b05      	ldr	r3, [pc, #20]	; (800b978 <atpPowerLevel+0x1c>)
 800b962:	f993 3000 	ldrsb.w	r3, [r3]
 800b966:	b2db      	uxtb	r3, r3
 800b968:	3b11      	subs	r3, #17
 800b96a:	b2db      	uxtb	r3, r3
 800b96c:	b25b      	sxtb	r3, r3
#endif
}
 800b96e:	4618      	mov	r0, r3
 800b970:	46bd      	mov	sp, r7
 800b972:	bc80      	pop	{r7}
 800b974:	4770      	bx	lr
 800b976:	bf00      	nop
 800b978:	20000040 	.word	0x20000040

0800b97c <noteFirmwareUpdateIfAvailable>:
// the update isn't available, return false.  If the update was available but the update
// failed for whatever reason, return true.  (When true is returned, the hub mode must
// be restored by the caller.)  If the update was available and succeeded, then don't
// return from this call - just reboot.
bool noteFirmwareUpdateIfAvailable()
{
 800b97c:	b580      	push	{r7, lr}
 800b97e:	b0de      	sub	sp, #376	; 0x178
 800b980:	af04      	add	r7, sp, #16

    // Get flash programming parameters
    uint8_t *flashCodeActiveBase, *flashCodeDFUBase;
    uint32_t flashCodeMaxBytes, flashCodeMaxPages;
    flashCodeParams(&flashCodeActiveBase, &flashCodeDFUBase, &flashCodeMaxBytes, &flashCodeMaxPages);
 800b982:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800b986:	f507 7280 	add.w	r2, r7, #256	; 0x100
 800b98a:	f507 7182 	add.w	r1, r7, #260	; 0x104
 800b98e:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800b992:	f000 fb7f 	bl	800c094 <flashCodeParams>

    // Check status, and determine both if there is an image ready, and if the image is NEW.
    bool imageIsReady = false;
 800b996:	2300      	movs	r3, #0
 800b998:	f887 3167 	strb.w	r3, [r7, #359]	; 0x167
    bool imageIsSameAsCurrent = false;
 800b99c:	2300      	movs	r3, #0
 800b99e:	f887 3166 	strb.w	r3, [r7, #358]	; 0x166
    char imageMD5[NOTE_MD5_HASH_STRING_SIZE] = {0};
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b9a8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800b9ac:	221d      	movs	r2, #29
 800b9ae:	2100      	movs	r1, #0
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	f016 fbbf 	bl	8022134 <memset>
    char currentMD5[NOTE_MD5_HASH_STRING_SIZE] = {0};
 800b9b6:	2300      	movs	r3, #0
 800b9b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b9bc:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800b9c0:	221d      	movs	r2, #29
 800b9c2:	2100      	movs	r1, #0
 800b9c4:	4618      	mov	r0, r3
 800b9c6:	f016 fbb5 	bl	8022134 <memset>
    uint32_t imageLength = 0;
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
    J *rsp = NoteRequestResponse(NoteNewRequest("dfu.status"));
 800b9d0:	48d0      	ldr	r0, [pc, #832]	; (800bd14 <noteFirmwareUpdateIfAvailable+0x398>)
 800b9d2:	f7fb fd3f 	bl	8007454 <NoteNewRequest>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	4618      	mov	r0, r3
 800b9da:	f7fb fd95 	bl	8007508 <NoteRequestResponse>
 800b9de:	f8c7 0140 	str.w	r0, [r7, #320]	; 0x140
    if (rsp != NULL) {
 800b9e2:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d07b      	beq.n	800bae2 <noteFirmwareUpdateIfAvailable+0x166>
        if (strcmp(JGetString(rsp, "mode"), "ready") == 0) {
 800b9ea:	49cb      	ldr	r1, [pc, #812]	; (800bd18 <noteFirmwareUpdateIfAvailable+0x39c>)
 800b9ec:	f8d7 0140 	ldr.w	r0, [r7, #320]	; 0x140
 800b9f0:	f7f8 ff4a 	bl	8004888 <JGetString>
 800b9f4:	4603      	mov	r3, r0
 800b9f6:	49c9      	ldr	r1, [pc, #804]	; (800bd1c <noteFirmwareUpdateIfAvailable+0x3a0>)
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	f7f5 fb21 	bl	8001040 <strcmp>
 800b9fe:	4603      	mov	r3, r0
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d16a      	bne.n	800bada <noteFirmwareUpdateIfAvailable+0x15e>
            imageIsReady = true;
 800ba04:	2301      	movs	r3, #1
 800ba06:	f887 3167 	strb.w	r3, [r7, #359]	; 0x167
            J *body = JGetObjectItem(rsp, "body");
 800ba0a:	49c5      	ldr	r1, [pc, #788]	; (800bd20 <noteFirmwareUpdateIfAvailable+0x3a4>)
 800ba0c:	f8d7 0140 	ldr.w	r0, [r7, #320]	; 0x140
 800ba10:	f7f8 fca3 	bl	800435a <JGetObjectItem>
 800ba14:	f8c7 013c 	str.w	r0, [r7, #316]	; 0x13c
            if (body != NULL) {
 800ba18:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d05c      	beq.n	800bada <noteFirmwareUpdateIfAvailable+0x15e>
                imageLength = JGetInt(body, "length");
 800ba20:	49c0      	ldr	r1, [pc, #768]	; (800bd24 <noteFirmwareUpdateIfAvailable+0x3a8>)
 800ba22:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 800ba26:	f7f8 ffe5 	bl	80049f4 <JGetInt>
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
                if (imageLength > flashCodeMaxBytes) {
 800ba30:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800ba34:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 800ba38:	429a      	cmp	r2, r3
 800ba3a:	d907      	bls.n	800ba4c <noteFirmwareUpdateIfAvailable+0xd0>
                    APP_PRINTF("dfu: can't use image because it's too large\r\n");
 800ba3c:	4bba      	ldr	r3, [pc, #744]	; (800bd28 <noteFirmwareUpdateIfAvailable+0x3ac>)
 800ba3e:	2200      	movs	r2, #0
 800ba40:	2100      	movs	r1, #0
 800ba42:	2001      	movs	r0, #1
 800ba44:	f015 f944 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                    return false;
 800ba48:	2300      	movs	r3, #0
 800ba4a:	e2e5      	b.n	800c018 <noteFirmwareUpdateIfAvailable+0x69c>
                }
                strlcpy(imageMD5, JGetString(body, "md5"), sizeof(imageMD5));
 800ba4c:	49b7      	ldr	r1, [pc, #732]	; (800bd2c <noteFirmwareUpdateIfAvailable+0x3b0>)
 800ba4e:	f8d7 013c 	ldr.w	r0, [r7, #316]	; 0x13c
 800ba52:	f7f8 ff19 	bl	8004888 <JGetString>
 800ba56:	4601      	mov	r1, r0
 800ba58:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800ba5c:	2221      	movs	r2, #33	; 0x21
 800ba5e:	4618      	mov	r0, r3
 800ba60:	f7fb fe88 	bl	8007774 <strlcpy>
                uint32_t currentImageSize = MX_Image_Size();
 800ba64:	f005 fd32 	bl	80114cc <MX_Image_Size>
 800ba68:	f8c7 0138 	str.w	r0, [r7, #312]	; 0x138
                NoteMD5HashString(flashCodeActiveBase, currentImageSize, currentMD5, sizeof(currentMD5));
 800ba6c:	f8d7 0108 	ldr.w	r0, [r7, #264]	; 0x108
 800ba70:	f107 02b4 	add.w	r2, r7, #180	; 0xb4
 800ba74:	2321      	movs	r3, #33	; 0x21
 800ba76:	f8d7 1138 	ldr.w	r1, [r7, #312]	; 0x138
 800ba7a:	f7fb fc39 	bl	80072f0 <NoteMD5HashString>
                imageIsSameAsCurrent = (strcmp(currentMD5, imageMD5) == 0);
 800ba7e:	f107 02d8 	add.w	r2, r7, #216	; 0xd8
 800ba82:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800ba86:	4611      	mov	r1, r2
 800ba88:	4618      	mov	r0, r3
 800ba8a:	f7f5 fad9 	bl	8001040 <strcmp>
 800ba8e:	4603      	mov	r3, r0
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	bf0c      	ite	eq
 800ba94:	2301      	moveq	r3, #1
 800ba96:	2300      	movne	r3, #0
 800ba98:	f887 3166 	strb.w	r3, [r7, #358]	; 0x166
                if (imageIsSameAsCurrent) {
 800ba9c:	f897 3166 	ldrb.w	r3, [r7, #358]	; 0x166
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d014      	beq.n	800bace <noteFirmwareUpdateIfAvailable+0x152>
                    // Tell the notecard that the DFU is completed
#ifndef DFU_TESTING
                    J *req = NoteNewRequest("dfu.status");
 800baa4:	489b      	ldr	r0, [pc, #620]	; (800bd14 <noteFirmwareUpdateIfAvailable+0x398>)
 800baa6:	f7fb fcd5 	bl	8007454 <NoteNewRequest>
 800baaa:	f8c7 0134 	str.w	r0, [r7, #308]	; 0x134
                    if (req != NULL) {
 800baae:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d009      	beq.n	800baca <noteFirmwareUpdateIfAvailable+0x14e>
                        JAddBoolToObject(req, "stop", true);
 800bab6:	2201      	movs	r2, #1
 800bab8:	499d      	ldr	r1, [pc, #628]	; (800bd30 <noteFirmwareUpdateIfAvailable+0x3b4>)
 800baba:	f8d7 0134 	ldr.w	r0, [r7, #308]	; 0x134
 800babe:	f7f8 fcfd 	bl	80044bc <JAddBoolToObject>
                        NoteRequest(req);
 800bac2:	f8d7 0134 	ldr.w	r0, [r7, #308]	; 0x134
 800bac6:	f7fb fcf5 	bl	80074b4 <NoteRequest>
                    }
#endif
                    return false;
 800baca:	2300      	movs	r3, #0
 800bacc:	e2a4      	b.n	800c018 <noteFirmwareUpdateIfAvailable+0x69c>
                }
                APP_PRINTF("dfu: replacing current image because of MD5 mismatch\r\n");
 800bace:	4b99      	ldr	r3, [pc, #612]	; (800bd34 <noteFirmwareUpdateIfAvailable+0x3b8>)
 800bad0:	2200      	movs	r2, #0
 800bad2:	2100      	movs	r1, #0
 800bad4:	2001      	movs	r0, #1
 800bad6:	f015 f8fb 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            }
        }
        NoteDeleteResponse(rsp);
 800bada:	f8d7 0140 	ldr.w	r0, [r7, #320]	; 0x140
 800bade:	f7f6 fef2 	bl	80028c6 <JDelete>
    }

    // Exit if same version or no DFU to process
    if (!imageIsReady || imageIsSameAsCurrent || imageLength == 0) {
 800bae2:	f897 3167 	ldrb.w	r3, [r7, #359]	; 0x167
 800bae6:	f083 0301 	eor.w	r3, r3, #1
 800baea:	b2db      	uxtb	r3, r3
 800baec:	2b00      	cmp	r3, #0
 800baee:	d107      	bne.n	800bb00 <noteFirmwareUpdateIfAvailable+0x184>
 800baf0:	f897 3166 	ldrb.w	r3, [r7, #358]	; 0x166
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d103      	bne.n	800bb00 <noteFirmwareUpdateIfAvailable+0x184>
 800baf8:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d101      	bne.n	800bb04 <noteFirmwareUpdateIfAvailable+0x188>
        return false;
 800bb00:	2300      	movs	r3, #0
 800bb02:	e289      	b.n	800c018 <noteFirmwareUpdateIfAvailable+0x69c>
    }

    // Compute the number of pages that the image will take
    uint32_t flashCodePages = (imageLength / FLASH_PAGE_SIZE);
 800bb04:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800bb08:	0adb      	lsrs	r3, r3, #11
 800bb0a:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
    if ((imageLength % FLASH_PAGE_SIZE) != 0) {
 800bb0e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800bb12:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d004      	beq.n	800bb24 <noteFirmwareUpdateIfAvailable+0x1a8>
        flashCodePages++;
 800bb1a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800bb1e:	3301      	adds	r3, #1
 800bb20:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
    }

    // Enter DFU mode.  Note that the Notecard will automatically switch us back out of
    // DFU mode after 15m, so we don't leave the notecard in a bad state if we had a problem here.
    J *req = NoteNewRequest("hub.set");
 800bb24:	4884      	ldr	r0, [pc, #528]	; (800bd38 <noteFirmwareUpdateIfAvailable+0x3bc>)
 800bb26:	f7fb fc95 	bl	8007454 <NoteNewRequest>
 800bb2a:	f8c7 0130 	str.w	r0, [r7, #304]	; 0x130
    if (req == NULL) {
 800bb2e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d101      	bne.n	800bb3a <noteFirmwareUpdateIfAvailable+0x1be>
        return false;
 800bb36:	2300      	movs	r3, #0
 800bb38:	e26e      	b.n	800c018 <noteFirmwareUpdateIfAvailable+0x69c>
    }
    JAddStringToObject(req, "mode", "dfu");
 800bb3a:	4a80      	ldr	r2, [pc, #512]	; (800bd3c <noteFirmwareUpdateIfAvailable+0x3c0>)
 800bb3c:	4976      	ldr	r1, [pc, #472]	; (800bd18 <noteFirmwareUpdateIfAvailable+0x39c>)
 800bb3e:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 800bb42:	f7f8 fcf7 	bl	8004534 <JAddStringToObject>
    NoteRequest(req);
 800bb46:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 800bb4a:	f7fb fcb3 	bl	80074b4 <NoteRequest>

    // Wait until we have successfully entered the mode.  The fact that this loop isn't
    // just an infinitely loop is simply defensive programming.  If for some odd reason
    // we don't enter DFU mode, we'll eventually come back here on the next DFU poll.
    bool inDFUMode = false;
 800bb4e:	2300      	movs	r3, #0
 800bb50:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
    int beganDFUModeCheckTime = NoteTimeST();
 800bb54:	f7f9 ffd6 	bl	8005b04 <NoteTimeST>
 800bb58:	4603      	mov	r3, r0
 800bb5a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    while (!inDFUMode && NoteTimeST() < beganDFUModeCheckTime + (2*60)) {
 800bb5e:	e02c      	b.n	800bbba <noteFirmwareUpdateIfAvailable+0x23e>
        J *rsp = NoteRequestResponse(NoteNewRequest("dfu.get"));
 800bb60:	4877      	ldr	r0, [pc, #476]	; (800bd40 <noteFirmwareUpdateIfAvailable+0x3c4>)
 800bb62:	f7fb fc77 	bl	8007454 <NoteNewRequest>
 800bb66:	4603      	mov	r3, r0
 800bb68:	4618      	mov	r0, r3
 800bb6a:	f7fb fccd 	bl	8007508 <NoteRequestResponse>
 800bb6e:	f8c7 0128 	str.w	r0, [r7, #296]	; 0x128
        if (rsp != NULL) {
 800bb72:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d00e      	beq.n	800bb98 <noteFirmwareUpdateIfAvailable+0x21c>
            if (!NoteResponseError(rsp)) {
 800bb7a:	4972      	ldr	r1, [pc, #456]	; (800bd44 <noteFirmwareUpdateIfAvailable+0x3c8>)
 800bb7c:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800bb80:	f7f8 ff85 	bl	8004a8e <JIsNullString>
 800bb84:	4603      	mov	r3, r0
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d002      	beq.n	800bb90 <noteFirmwareUpdateIfAvailable+0x214>
                inDFUMode = true;
 800bb8a:	2301      	movs	r3, #1
 800bb8c:	f887 315b 	strb.w	r3, [r7, #347]	; 0x15b
            }
            NoteDeleteResponse(rsp);
 800bb90:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800bb94:	f7f6 fe97 	bl	80028c6 <JDelete>
        }
        if (!inDFUMode) {
 800bb98:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800bb9c:	f083 0301 	eor.w	r3, r3, #1
 800bba0:	b2db      	uxtb	r3, r3
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d009      	beq.n	800bbba <noteFirmwareUpdateIfAvailable+0x23e>
            APP_PRINTF("dfu: waiting for access to DFU image\r\n");
 800bba6:	4b68      	ldr	r3, [pc, #416]	; (800bd48 <noteFirmwareUpdateIfAvailable+0x3cc>)
 800bba8:	2200      	movs	r2, #0
 800bbaa:	2100      	movs	r1, #0
 800bbac:	2001      	movs	r0, #1
 800bbae:	f015 f88f 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            HAL_Delay(2500);
 800bbb2:	f640 10c4 	movw	r0, #2500	; 0x9c4
 800bbb6:	f006 ffe0 	bl	8012b7a <HAL_Delay>
    while (!inDFUMode && NoteTimeST() < beganDFUModeCheckTime + (2*60)) {
 800bbba:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800bbbe:	f083 0301 	eor.w	r3, r3, #1
 800bbc2:	b2db      	uxtb	r3, r3
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d007      	beq.n	800bbd8 <noteFirmwareUpdateIfAvailable+0x25c>
 800bbc8:	f7f9 ff9c 	bl	8005b04 <NoteTimeST>
 800bbcc:	4602      	mov	r2, r0
 800bbce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bbd2:	3378      	adds	r3, #120	; 0x78
 800bbd4:	429a      	cmp	r2, r3
 800bbd6:	d3c3      	bcc.n	800bb60 <noteFirmwareUpdateIfAvailable+0x1e4>
        }
    }

    // If we failed, leave DFU mode immediately
    if (!inDFUMode) {
 800bbd8:	f897 315b 	ldrb.w	r3, [r7, #347]	; 0x15b
 800bbdc:	f083 0301 	eor.w	r3, r3, #1
 800bbe0:	b2db      	uxtb	r3, r3
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d007      	beq.n	800bbf6 <noteFirmwareUpdateIfAvailable+0x27a>
        APP_PRINTF("dfu: timeout waiting for notecard to enter DFU mode\r\n");
 800bbe6:	4b59      	ldr	r3, [pc, #356]	; (800bd4c <noteFirmwareUpdateIfAvailable+0x3d0>)
 800bbe8:	2200      	movs	r2, #0
 800bbea:	2100      	movs	r1, #0
 800bbec:	2001      	movs	r0, #1
 800bbee:	f015 f86f 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return true;
 800bbf2:	2301      	movs	r3, #1
 800bbf4:	e210      	b.n	800c018 <noteFirmwareUpdateIfAvailable+0x69c>
    }

    // The image is ready.
    APP_PRINTF("dfu: beginning firmware update\r\n");
 800bbf6:	4b56      	ldr	r3, [pc, #344]	; (800bd50 <noteFirmwareUpdateIfAvailable+0x3d4>)
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	2100      	movs	r1, #0
 800bbfc:	2001      	movs	r0, #1
 800bbfe:	f015 f867 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>

    // Loop over received chunks.  The chunk size is arbitrary, so we'll use page size
    // just so that the flash programming code doesn't need to do any buffering.
    int offset = 0;
 800bc02:	2300      	movs	r3, #0
 800bc04:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
    int chunklen = FLASH_PAGE_SIZE;
 800bc08:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bc0c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
    int left = imageLength;
 800bc10:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800bc14:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
    NoteMD5Context md5Context;
    NoteMD5Init(&md5Context);
 800bc18:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800bc1c:	4618      	mov	r0, r3
 800bc1e:	f7fa fe35 	bl	800688c <NoteMD5Init>
    while (left) {
 800bc22:	e186      	b.n	800bf32 <noteFirmwareUpdateIfAvailable+0x5b6>

        // Read next chunk from card
        int thislen = chunklen;
 800bc24:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800bc28:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
        if (left < thislen) {
 800bc2c:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800bc30:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800bc34:	429a      	cmp	r2, r3
 800bc36:	da03      	bge.n	800bc40 <noteFirmwareUpdateIfAvailable+0x2c4>
            thislen = left;
 800bc38:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800bc3c:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
        }

        // If anywhere, this is the location of the highest probability of I/O error
        // on the I2C or serial bus, simply because of the amount of data being transferred.
        // As such, it's a conservative measure just to retry.
        char *payload = NULL;
 800bc40:	2300      	movs	r3, #0
 800bc42:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
        for (int retry=0; retry<5; retry++) {
 800bc46:	2300      	movs	r3, #0
 800bc48:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800bc4c:	e11d      	b.n	800be8a <noteFirmwareUpdateIfAvailable+0x50e>
            APP_PRINTF("dfu: reading chunk (offset:%d length:%d try:%d)\r\n", offset, thislen, retry+1);
 800bc4e:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800bc52:	3301      	adds	r3, #1
 800bc54:	9302      	str	r3, [sp, #8]
 800bc56:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800bc5a:	9301      	str	r3, [sp, #4]
 800bc5c:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800bc60:	9300      	str	r3, [sp, #0]
 800bc62:	4b3c      	ldr	r3, [pc, #240]	; (800bd54 <noteFirmwareUpdateIfAvailable+0x3d8>)
 800bc64:	2200      	movs	r2, #0
 800bc66:	2100      	movs	r1, #0
 800bc68:	2001      	movs	r0, #1
 800bc6a:	f015 f831 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            // Request the next chunk from the notecard
            J *req = NoteNewRequest("dfu.get");
 800bc6e:	4834      	ldr	r0, [pc, #208]	; (800bd40 <noteFirmwareUpdateIfAvailable+0x3c4>)
 800bc70:	f7fb fbf0 	bl	8007454 <NoteNewRequest>
 800bc74:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120
            if (req == NULL) {
 800bc78:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d107      	bne.n	800bc90 <noteFirmwareUpdateIfAvailable+0x314>
                APP_PRINTF("dfu: insufficient memory\r\n");
 800bc80:	4b35      	ldr	r3, [pc, #212]	; (800bd58 <noteFirmwareUpdateIfAvailable+0x3dc>)
 800bc82:	2200      	movs	r2, #0
 800bc84:	2100      	movs	r1, #0
 800bc86:	2001      	movs	r0, #1
 800bc88:	f015 f822 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                return true;
 800bc8c:	2301      	movs	r3, #1
 800bc8e:	e1c3      	b.n	800c018 <noteFirmwareUpdateIfAvailable+0x69c>
            }
            JAddNumberToObject(req, "offset", offset);
 800bc90:	f8d7 0154 	ldr.w	r0, [r7, #340]	; 0x154
 800bc94:	f7f5 fb38 	bl	8001308 <__aeabi_i2d>
 800bc98:	4602      	mov	r2, r0
 800bc9a:	460b      	mov	r3, r1
 800bc9c:	492f      	ldr	r1, [pc, #188]	; (800bd5c <noteFirmwareUpdateIfAvailable+0x3e0>)
 800bc9e:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 800bca2:	f7f8 fc28 	bl	80044f6 <JAddNumberToObject>
            JAddNumberToObject(req, "length", thislen);
 800bca6:	f8d7 014c 	ldr.w	r0, [r7, #332]	; 0x14c
 800bcaa:	f7f5 fb2d 	bl	8001308 <__aeabi_i2d>
 800bcae:	4602      	mov	r2, r0
 800bcb0:	460b      	mov	r3, r1
 800bcb2:	491c      	ldr	r1, [pc, #112]	; (800bd24 <noteFirmwareUpdateIfAvailable+0x3a8>)
 800bcb4:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 800bcb8:	f7f8 fc1d 	bl	80044f6 <JAddNumberToObject>
            J *rsp = NoteRequestResponse(req);
 800bcbc:	f8d7 0120 	ldr.w	r0, [r7, #288]	; 0x120
 800bcc0:	f7fb fc22 	bl	8007508 <NoteRequestResponse>
 800bcc4:	f8c7 011c 	str.w	r0, [r7, #284]	; 0x11c
            if (rsp == NULL) {
 800bcc8:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d107      	bne.n	800bce0 <noteFirmwareUpdateIfAvailable+0x364>
                APP_PRINTF("dfu: insufficient memory\r\n");
 800bcd0:	4b21      	ldr	r3, [pc, #132]	; (800bd58 <noteFirmwareUpdateIfAvailable+0x3dc>)
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	2100      	movs	r1, #0
 800bcd6:	2001      	movs	r0, #1
 800bcd8:	f014 fffa 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                return true;
 800bcdc:	2301      	movs	r3, #1
 800bcde:	e19b      	b.n	800c018 <noteFirmwareUpdateIfAvailable+0x69c>
            }
            if (NoteResponseError(rsp)) {
 800bce0:	4918      	ldr	r1, [pc, #96]	; (800bd44 <noteFirmwareUpdateIfAvailable+0x3c8>)
 800bce2:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800bce6:	f7f8 fed2 	bl	8004a8e <JIsNullString>
 800bcea:	4603      	mov	r3, r0
 800bcec:	f083 0301 	eor.w	r3, r3, #1
 800bcf0:	b2db      	uxtb	r3, r3
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	d036      	beq.n	800bd64 <noteFirmwareUpdateIfAvailable+0x3e8>

                APP_PRINTF("dfu: error on read: %s\r\n", JGetString(rsp, "err"));
 800bcf6:	4913      	ldr	r1, [pc, #76]	; (800bd44 <noteFirmwareUpdateIfAvailable+0x3c8>)
 800bcf8:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800bcfc:	f7f8 fdc4 	bl	8004888 <JGetString>
 800bd00:	4603      	mov	r3, r0
 800bd02:	9300      	str	r3, [sp, #0]
 800bd04:	4b16      	ldr	r3, [pc, #88]	; (800bd60 <noteFirmwareUpdateIfAvailable+0x3e4>)
 800bd06:	2200      	movs	r2, #0
 800bd08:	2100      	movs	r1, #0
 800bd0a:	2001      	movs	r0, #1
 800bd0c:	f014 ffe0 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800bd10:	e0b2      	b.n	800be78 <noteFirmwareUpdateIfAvailable+0x4fc>
 800bd12:	bf00      	nop
 800bd14:	08023a98 	.word	0x08023a98
 800bd18:	08023aa4 	.word	0x08023aa4
 800bd1c:	08023aac 	.word	0x08023aac
 800bd20:	08023ab4 	.word	0x08023ab4
 800bd24:	08023abc 	.word	0x08023abc
 800bd28:	08023ac4 	.word	0x08023ac4
 800bd2c:	08023af4 	.word	0x08023af4
 800bd30:	08023af8 	.word	0x08023af8
 800bd34:	08023b00 	.word	0x08023b00
 800bd38:	08023b38 	.word	0x08023b38
 800bd3c:	08023b40 	.word	0x08023b40
 800bd40:	08023b44 	.word	0x08023b44
 800bd44:	08023b4c 	.word	0x08023b4c
 800bd48:	08023b50 	.word	0x08023b50
 800bd4c:	08023b78 	.word	0x08023b78
 800bd50:	08023bb0 	.word	0x08023bb0
 800bd54:	08023bd4 	.word	0x08023bd4
 800bd58:	08023c08 	.word	0x08023c08
 800bd5c:	08023c24 	.word	0x08023c24
 800bd60:	08023c2c 	.word	0x08023c2c

            } else {

                char *payloadB64 = JGetString(rsp, "payload");
 800bd64:	49af      	ldr	r1, [pc, #700]	; (800c024 <noteFirmwareUpdateIfAvailable+0x6a8>)
 800bd66:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800bd6a:	f7f8 fd8d 	bl	8004888 <JGetString>
 800bd6e:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118
                if (payloadB64[0] == '\0') {
 800bd72:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800bd76:	781b      	ldrb	r3, [r3, #0]
 800bd78:	2b00      	cmp	r3, #0
 800bd7a:	d10b      	bne.n	800bd94 <noteFirmwareUpdateIfAvailable+0x418>
                    APP_PRINTF("dfu: no payload\r\n");
 800bd7c:	4baa      	ldr	r3, [pc, #680]	; (800c028 <noteFirmwareUpdateIfAvailable+0x6ac>)
 800bd7e:	2200      	movs	r2, #0
 800bd80:	2100      	movs	r1, #0
 800bd82:	2001      	movs	r0, #1
 800bd84:	f014 ffa4 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                    NoteDeleteResponse(rsp);
 800bd88:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800bd8c:	f7f6 fd9b 	bl	80028c6 <JDelete>
                    return true;
 800bd90:	2301      	movs	r3, #1
 800bd92:	e141      	b.n	800c018 <noteFirmwareUpdateIfAvailable+0x69c>
                }
                payload = (char *) malloc(JB64DecodeLen(payloadB64));
 800bd94:	f8d7 0118 	ldr.w	r0, [r7, #280]	; 0x118
 800bd98:	f7f6 fc0c 	bl	80025b4 <JB64DecodeLen>
 800bd9c:	4603      	mov	r3, r0
 800bd9e:	4618      	mov	r0, r3
 800bda0:	f016 f99c 	bl	80220dc <malloc>
 800bda4:	4603      	mov	r3, r0
 800bda6:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
                if (payload == NULL) {
 800bdaa:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d10b      	bne.n	800bdca <noteFirmwareUpdateIfAvailable+0x44e>
                    APP_PRINTF("dfu: can't allocate payload decode buffer\r\n");
 800bdb2:	4b9e      	ldr	r3, [pc, #632]	; (800c02c <noteFirmwareUpdateIfAvailable+0x6b0>)
 800bdb4:	2200      	movs	r2, #0
 800bdb6:	2100      	movs	r1, #0
 800bdb8:	2001      	movs	r0, #1
 800bdba:	f014 ff89 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                    NoteDeleteResponse(rsp);
 800bdbe:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800bdc2:	f7f6 fd80 	bl	80028c6 <JDelete>
                    return true;
 800bdc6:	2301      	movs	r3, #1
 800bdc8:	e126      	b.n	800c018 <noteFirmwareUpdateIfAvailable+0x69c>
                }
                int actuallen = JB64Decode(payload, payloadB64);
 800bdca:	f8d7 1118 	ldr.w	r1, [r7, #280]	; 0x118
 800bdce:	f8d7 0148 	ldr.w	r0, [r7, #328]	; 0x148
 800bdd2:	f7f6 fc13 	bl	80025fc <JB64Decode>
 800bdd6:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
                const char *expectedMD5 = JGetString(rsp, "status");;
 800bdda:	4995      	ldr	r1, [pc, #596]	; (800c030 <noteFirmwareUpdateIfAvailable+0x6b4>)
 800bddc:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800bde0:	f7f8 fd52 	bl	8004888 <JGetString>
 800bde4:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110
                char chunkMD5[NOTE_MD5_HASH_STRING_SIZE] = {0};
 800bde8:	1d3b      	adds	r3, r7, #4
 800bdea:	2200      	movs	r2, #0
 800bdec:	601a      	str	r2, [r3, #0]
 800bdee:	3304      	adds	r3, #4
 800bdf0:	221d      	movs	r2, #29
 800bdf2:	2100      	movs	r1, #0
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	f016 f99d 	bl	8022134 <memset>
                NoteMD5HashString((uint8_t *)payload, actuallen, chunkMD5, sizeof(chunkMD5));
 800bdfa:	f8d7 1114 	ldr.w	r1, [r7, #276]	; 0x114
 800bdfe:	1d3a      	adds	r2, r7, #4
 800be00:	2321      	movs	r3, #33	; 0x21
 800be02:	f8d7 0148 	ldr.w	r0, [r7, #328]	; 0x148
 800be06:	f7fb fa73 	bl	80072f0 <NoteMD5HashString>
                if (actuallen == thislen && strcmp(chunkMD5, expectedMD5) == 0) {
 800be0a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800be0e:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800be12:	429a      	cmp	r2, r3
 800be14:	d10d      	bne.n	800be32 <noteFirmwareUpdateIfAvailable+0x4b6>
 800be16:	1d3b      	adds	r3, r7, #4
 800be18:	f8d7 1110 	ldr.w	r1, [r7, #272]	; 0x110
 800be1c:	4618      	mov	r0, r3
 800be1e:	f7f5 f90f 	bl	8001040 <strcmp>
 800be22:	4603      	mov	r3, r0
 800be24:	2b00      	cmp	r3, #0
 800be26:	d104      	bne.n	800be32 <noteFirmwareUpdateIfAvailable+0x4b6>
                    NoteDeleteResponse(rsp);
 800be28:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800be2c:	f7f6 fd4b 	bl	80028c6 <JDelete>
 800be30:	e030      	b.n	800be94 <noteFirmwareUpdateIfAvailable+0x518>
                    break;
                }

                free(payload);
 800be32:	f8d7 0148 	ldr.w	r0, [r7, #328]	; 0x148
 800be36:	f016 f959 	bl	80220ec <free>
                payload = NULL;
 800be3a:	2300      	movs	r3, #0
 800be3c:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148

                if (thislen != actuallen) {
 800be40:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800be44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be48:	429a      	cmp	r2, r3
 800be4a:	d00c      	beq.n	800be66 <noteFirmwareUpdateIfAvailable+0x4ea>
                    APP_PRINTF("dfu: decoded data not the correct length (%d != actual %d)", thislen, actuallen);
 800be4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be50:	9301      	str	r3, [sp, #4]
 800be52:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800be56:	9300      	str	r3, [sp, #0]
 800be58:	4b76      	ldr	r3, [pc, #472]	; (800c034 <noteFirmwareUpdateIfAvailable+0x6b8>)
 800be5a:	2200      	movs	r2, #0
 800be5c:	2100      	movs	r1, #0
 800be5e:	2001      	movs	r0, #1
 800be60:	f014 ff36 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800be64:	e008      	b.n	800be78 <noteFirmwareUpdateIfAvailable+0x4fc>
                } else {
                    APP_PRINTF("dfu: %d-byte decoded data MD5 mismatch\r\n", actuallen);
 800be66:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800be6a:	9300      	str	r3, [sp, #0]
 800be6c:	4b72      	ldr	r3, [pc, #456]	; (800c038 <noteFirmwareUpdateIfAvailable+0x6bc>)
 800be6e:	2200      	movs	r2, #0
 800be70:	2100      	movs	r1, #0
 800be72:	2001      	movs	r0, #1
 800be74:	f014 ff2c 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                }

            }

            NoteDeleteResponse(rsp);
 800be78:	f8d7 011c 	ldr.w	r0, [r7, #284]	; 0x11c
 800be7c:	f7f6 fd23 	bl	80028c6 <JDelete>
        for (int retry=0; retry<5; retry++) {
 800be80:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800be84:	3301      	adds	r3, #1
 800be86:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800be8a:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800be8e:	2b04      	cmp	r3, #4
 800be90:	f77f aedd 	ble.w	800bc4e <noteFirmwareUpdateIfAvailable+0x2d2>

        }
        if (payload == NULL) {
 800be94:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d107      	bne.n	800beac <noteFirmwareUpdateIfAvailable+0x530>
            APP_PRINTF("dfu: unrecoverable error on read\r\n");
 800be9c:	4b67      	ldr	r3, [pc, #412]	; (800c03c <noteFirmwareUpdateIfAvailable+0x6c0>)
 800be9e:	2200      	movs	r2, #0
 800bea0:	2100      	movs	r1, #0
 800bea2:	2001      	movs	r0, #1
 800bea4:	f014 ff14 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            return true;
 800bea8:	2301      	movs	r3, #1
 800beaa:	e0b5      	b.n	800c018 <noteFirmwareUpdateIfAvailable+0x69c>
        }

        // MD5 the chunk
        NoteMD5Update(&md5Context, (uint8_t *)payload, thislen);
 800beac:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800beb0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800beb4:	f8d7 1148 	ldr.w	r1, [r7, #328]	; 0x148
 800beb8:	4618      	mov	r0, r3
 800beba:	f7fa fd0f 	bl	80068dc <NoteMD5Update>

        // Write the chunk
        bool success = flashWrite(&flashCodeDFUBase[offset], payload, thislen);
 800bebe:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800bec2:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800bec6:	4413      	add	r3, r2
 800bec8:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 800becc:	f8d7 1148 	ldr.w	r1, [r7, #328]	; 0x148
 800bed0:	4618      	mov	r0, r3
 800bed2:	f000 fa4b 	bl	800c36c <flashWrite>
 800bed6:	4603      	mov	r3, r0
 800bed8:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
        if (!success) {
 800bedc:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800bee0:	f083 0301 	eor.w	r3, r3, #1
 800bee4:	b2db      	uxtb	r3, r3
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	d005      	beq.n	800bef6 <noteFirmwareUpdateIfAvailable+0x57a>
            free(payload);
 800beea:	f8d7 0148 	ldr.w	r0, [r7, #328]	; 0x148
 800beee:	f016 f8fd 	bl	80220ec <free>
            return true;
 800bef2:	2301      	movs	r3, #1
 800bef4:	e090      	b.n	800c018 <noteFirmwareUpdateIfAvailable+0x69c>
        }

        // Move to next chunk
        free(payload);
 800bef6:	f8d7 0148 	ldr.w	r0, [r7, #328]	; 0x148
 800befa:	f016 f8f7 	bl	80220ec <free>
        APP_PRINTF("dfu: successfully transferred offset:%d len:%d\r\n", offset, thislen);
 800befe:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800bf02:	9301      	str	r3, [sp, #4]
 800bf04:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800bf08:	9300      	str	r3, [sp, #0]
 800bf0a:	4b4d      	ldr	r3, [pc, #308]	; (800c040 <noteFirmwareUpdateIfAvailable+0x6c4>)
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	2100      	movs	r1, #0
 800bf10:	2001      	movs	r0, #1
 800bf12:	f014 fedd 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        offset += thislen;
 800bf16:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 800bf1a:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800bf1e:	4413      	add	r3, r2
 800bf20:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
        left -= thislen;
 800bf24:	f8d7 2150 	ldr.w	r2, [r7, #336]	; 0x150
 800bf28:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 800bf2c:	1ad3      	subs	r3, r2, r3
 800bf2e:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
    while (left) {
 800bf32:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	f47f ae74 	bne.w	800bc24 <noteFirmwareUpdateIfAvailable+0x2a8>

    }

    // Exit DFU mode.  (Had we not done this, the Notecard exits DFU mode automatically after 15m.)
#ifndef DFU_TESTING
    req = NoteNewRequest("hub.set");
 800bf3c:	4841      	ldr	r0, [pc, #260]	; (800c044 <noteFirmwareUpdateIfAvailable+0x6c8>)
 800bf3e:	f7fb fa89 	bl	8007454 <NoteNewRequest>
 800bf42:	f8c7 0130 	str.w	r0, [r7, #304]	; 0x130
    if (req != NULL) {
 800bf46:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d009      	beq.n	800bf62 <noteFirmwareUpdateIfAvailable+0x5e6>
        JAddStringToObject(req, "mode", "dfu-completed");
 800bf4e:	4a3e      	ldr	r2, [pc, #248]	; (800c048 <noteFirmwareUpdateIfAvailable+0x6cc>)
 800bf50:	493e      	ldr	r1, [pc, #248]	; (800c04c <noteFirmwareUpdateIfAvailable+0x6d0>)
 800bf52:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 800bf56:	f7f8 faed 	bl	8004534 <JAddStringToObject>
        NoteRequest(req);
 800bf5a:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 800bf5e:	f7fb faa9 	bl	80074b4 <NoteRequest>
    }
#endif

    // Completed, so we now validate the MD5
    uint8_t md5Hash[NOTE_MD5_HASH_SIZE];
    NoteMD5Final(md5Hash, &md5Context);
 800bf62:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 800bf66:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800bf6a:	4611      	mov	r1, r2
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	f7fa fd27 	bl	80069c0 <NoteMD5Final>
    char md5HashString[NOTE_MD5_HASH_STRING_SIZE];
    NoteMD5HashToString(md5Hash, md5HashString, sizeof(md5HashString));
 800bf72:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800bf76:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800bf7a:	2221      	movs	r2, #33	; 0x21
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f7fb f9f2 	bl	8007366 <NoteMD5HashToString>
    APP_PRINTF("dfu:    MD5 of image: %s\r\n", imageMD5);
 800bf82:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800bf86:	9300      	str	r3, [sp, #0]
 800bf88:	4b31      	ldr	r3, [pc, #196]	; (800c050 <noteFirmwareUpdateIfAvailable+0x6d4>)
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	2100      	movs	r1, #0
 800bf8e:	2001      	movs	r0, #1
 800bf90:	f014 fe9e 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("dfu: MD5 of download: %s\r\n", md5HashString);
 800bf94:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800bf98:	9300      	str	r3, [sp, #0]
 800bf9a:	4b2e      	ldr	r3, [pc, #184]	; (800c054 <noteFirmwareUpdateIfAvailable+0x6d8>)
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	2100      	movs	r1, #0
 800bfa0:	2001      	movs	r0, #1
 800bfa2:	f014 fe95 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    if (strcmp(imageMD5, md5HashString) != 0) {
 800bfa6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800bfaa:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800bfae:	4611      	mov	r1, r2
 800bfb0:	4618      	mov	r0, r3
 800bfb2:	f7f5 f845 	bl	8001040 <strcmp>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d007      	beq.n	800bfcc <noteFirmwareUpdateIfAvailable+0x650>
        APP_PRINTF("MD5 MISMATCH - ABANDONING DFU\r\n");
 800bfbc:	4b26      	ldr	r3, [pc, #152]	; (800c058 <noteFirmwareUpdateIfAvailable+0x6dc>)
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	2100      	movs	r1, #0
 800bfc2:	2001      	movs	r0, #1
 800bfc4:	f014 fe84 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return true;
 800bfc8:	2301      	movs	r3, #1
 800bfca:	e025      	b.n	800c018 <noteFirmwareUpdateIfAvailable+0x69c>
    }

    // Clear out the DFU image
#ifndef DFU_TESTING
    req = NoteNewRequest("dfu.status");
 800bfcc:	4823      	ldr	r0, [pc, #140]	; (800c05c <noteFirmwareUpdateIfAvailable+0x6e0>)
 800bfce:	f7fb fa41 	bl	8007454 <NoteNewRequest>
 800bfd2:	f8c7 0130 	str.w	r0, [r7, #304]	; 0x130
    if (req != NULL) {
 800bfd6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d009      	beq.n	800bff2 <noteFirmwareUpdateIfAvailable+0x676>
        JAddBoolToObject(req, "stop", true);
 800bfde:	2201      	movs	r2, #1
 800bfe0:	491f      	ldr	r1, [pc, #124]	; (800c060 <noteFirmwareUpdateIfAvailable+0x6e4>)
 800bfe2:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 800bfe6:	f7f8 fa69 	bl	80044bc <JAddBoolToObject>
        NoteRequest(req);
 800bfea:	f8d7 0130 	ldr.w	r0, [r7, #304]	; 0x130
 800bfee:	f7fb fa61 	bl	80074b4 <NoteRequest>
    }
#endif

    // Jump to the DFU copying method
    APP_PRINTF("dfu: copy %d pages to active partition", flashCodePages);
 800bff2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 800bff6:	9300      	str	r3, [sp, #0]
 800bff8:	4b1a      	ldr	r3, [pc, #104]	; (800c064 <noteFirmwareUpdateIfAvailable+0x6e8>)
 800bffa:	2200      	movs	r2, #0
 800bffc:	2100      	movs	r1, #0
 800bffe:	2001      	movs	r0, #1
 800c000:	f014 fe66 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    dfuLoader(flashCodeActiveBase, flashCodeDFUBase, flashCodePages);
 800c004:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 800c008:	f8d7 1104 	ldr.w	r1, [r7, #260]	; 0x104
 800c00c:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 800c010:	4618      	mov	r0, r3
 800c012:	f7f4 fbf5 	bl	8000800 <dfuLoader>

    // (will not return here)
    return true;
 800c016:	2301      	movs	r3, #1

}
 800c018:	4618      	mov	r0, r3
 800c01a:	f507 77b4 	add.w	r7, r7, #360	; 0x168
 800c01e:	46bd      	mov	sp, r7
 800c020:	bd80      	pop	{r7, pc}
 800c022:	bf00      	nop
 800c024:	08023c48 	.word	0x08023c48
 800c028:	08023c50 	.word	0x08023c50
 800c02c:	08023c64 	.word	0x08023c64
 800c030:	08023c90 	.word	0x08023c90
 800c034:	08023c98 	.word	0x08023c98
 800c038:	08023cd4 	.word	0x08023cd4
 800c03c:	08023d00 	.word	0x08023d00
 800c040:	08023d24 	.word	0x08023d24
 800c044:	08023b38 	.word	0x08023b38
 800c048:	08023d58 	.word	0x08023d58
 800c04c:	08023aa4 	.word	0x08023aa4
 800c050:	08023d68 	.word	0x08023d68
 800c054:	08023d84 	.word	0x08023d84
 800c058:	08023da0 	.word	0x08023da0
 800c05c:	08023a98 	.word	0x08023a98
 800c060:	08023af8 	.word	0x08023af8
 800c064:	08023dc0 	.word	0x08023dc0

0800c068 <__NVIC_SystemReset>:
{
 800c068:	b480      	push	{r7}
 800c06a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800c06c:	f3bf 8f4f 	dsb	sy
}
 800c070:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800c072:	4b06      	ldr	r3, [pc, #24]	; (800c08c <__NVIC_SystemReset+0x24>)
 800c074:	68db      	ldr	r3, [r3, #12]
 800c076:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800c07a:	4904      	ldr	r1, [pc, #16]	; (800c08c <__NVIC_SystemReset+0x24>)
 800c07c:	4b04      	ldr	r3, [pc, #16]	; (800c090 <__NVIC_SystemReset+0x28>)
 800c07e:	4313      	orrs	r3, r2
 800c080:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800c082:	f3bf 8f4f 	dsb	sy
}
 800c086:	bf00      	nop
    __NOP();
 800c088:	bf00      	nop
 800c08a:	e7fd      	b.n	800c088 <__NVIC_SystemReset+0x20>
 800c08c:	e000ed00 	.word	0xe000ed00
 800c090:	05fa0004 	.word	0x05fa0004

0800c094 <flashCodeParams>:
uint32_t FLASH_Init(void);
bool FLASH_write_at(uint32_t address, uint64_t *pData, uint32_t datalen);

// Get DFU-related flash parameters
void flashCodeParams(uint8_t **activeBase, uint8_t **dfuBase, uint32_t *maxBytes, uint32_t *maxPages)
{
 800c094:	b480      	push	{r7}
 800c096:	b085      	sub	sp, #20
 800c098:	af00      	add	r7, sp, #0
 800c09a:	60f8      	str	r0, [r7, #12]
 800c09c:	60b9      	str	r1, [r7, #8]
 800c09e:	607a      	str	r2, [r7, #4]
 800c0a0:	603b      	str	r3, [r7, #0]
    *activeBase = (uint8_t *) FLASH_CODE_BASE;
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c0a8:	601a      	str	r2, [r3, #0]
    *dfuBase = (uint8_t *) FLASH_CODE_DFU_BASE;
 800c0aa:	4b14      	ldr	r3, [pc, #80]	; (800c0fc <flashCodeParams+0x68>)
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	029a      	lsls	r2, r3, #10
 800c0b0:	4b13      	ldr	r3, [pc, #76]	; (800c100 <flashCodeParams+0x6c>)
 800c0b2:	4013      	ands	r3, r2
 800c0b4:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800c0b8:	0b1b      	lsrs	r3, r3, #12
 800c0ba:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800c0be:	02db      	lsls	r3, r3, #11
 800c0c0:	461a      	mov	r2, r3
 800c0c2:	68bb      	ldr	r3, [r7, #8]
 800c0c4:	601a      	str	r2, [r3, #0]
    *maxBytes = FLASH_CODE_MAX_BYTES;
 800c0c6:	4b0d      	ldr	r3, [pc, #52]	; (800c0fc <flashCodeParams+0x68>)
 800c0c8:	681b      	ldr	r3, [r3, #0]
 800c0ca:	029a      	lsls	r2, r3, #10
 800c0cc:	4b0c      	ldr	r3, [pc, #48]	; (800c100 <flashCodeParams+0x6c>)
 800c0ce:	4013      	ands	r3, r2
 800c0d0:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800c0d4:	0b1b      	lsrs	r3, r3, #12
 800c0d6:	02da      	lsls	r2, r3, #11
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	601a      	str	r2, [r3, #0]
    *maxPages = FLASH_CODE_PAGES;
 800c0dc:	4b07      	ldr	r3, [pc, #28]	; (800c0fc <flashCodeParams+0x68>)
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	029a      	lsls	r2, r3, #10
 800c0e2:	4b07      	ldr	r3, [pc, #28]	; (800c100 <flashCodeParams+0x6c>)
 800c0e4:	4013      	ands	r3, r2
 800c0e6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800c0ea:	0b1a      	lsrs	r2, r3, #12
 800c0ec:	683b      	ldr	r3, [r7, #0]
 800c0ee:	601a      	str	r2, [r3, #0]
}
 800c0f0:	bf00      	nop
 800c0f2:	3714      	adds	r7, #20
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	bc80      	pop	{r7}
 800c0f8:	4770      	bx	lr
 800c0fa:	bf00      	nop
 800c0fc:	1fff75e0 	.word	0x1fff75e0
 800c100:	03fffc00 	.word	0x03fffc00

0800c104 <FLASH_Init>:

// Returns HAL status
uint32_t FLASH_Init()
{
 800c104:	b580      	push	{r7, lr}
 800c106:	b082      	sub	sp, #8
 800c108:	af00      	add	r7, sp, #0
    bool success = false;
 800c10a:	2300      	movs	r3, #0
 800c10c:	71fb      	strb	r3, [r7, #7]

    // Unlock the Program memory
    if (HAL_FLASH_Unlock() == HAL_OK) {
 800c10e:	f00a ffab 	bl	8017068 <HAL_FLASH_Unlock>
 800c112:	4603      	mov	r3, r0
 800c114:	2b00      	cmp	r3, #0
 800c116:	d11c      	bne.n	800c152 <FLASH_Init+0x4e>

        // Clear all FLASH flags
        __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 800c118:	4b13      	ldr	r3, [pc, #76]	; (800c168 <FLASH_Init+0x64>)
 800c11a:	699b      	ldr	r3, [r3, #24]
 800c11c:	4a12      	ldr	r2, [pc, #72]	; (800c168 <FLASH_Init+0x64>)
 800c11e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c122:	6193      	str	r3, [r2, #24]
 800c124:	4b10      	ldr	r3, [pc, #64]	; (800c168 <FLASH_Init+0x64>)
 800c126:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 800c12a:	611a      	str	r2, [r3, #16]
        __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP | FLASH_FLAG_PGSERR | FLASH_FLAG_WRPERR | FLASH_FLAG_OPTVERR);
 800c12c:	4b0e      	ldr	r3, [pc, #56]	; (800c168 <FLASH_Init+0x64>)
 800c12e:	f248 0291 	movw	r2, #32913	; 0x8091
 800c132:	611a      	str	r2, [r3, #16]

        // Re-lock the Program memory
        if (HAL_FLASH_Lock() == HAL_OK) {
 800c134:	f00a ffba 	bl	80170ac <HAL_FLASH_Lock>
 800c138:	4603      	mov	r3, r0
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d102      	bne.n	800c144 <FLASH_Init+0x40>
            success = true;
 800c13e:	2301      	movs	r3, #1
 800c140:	71fb      	strb	r3, [r7, #7]
 800c142:	e00c      	b.n	800c15e <FLASH_Init+0x5a>
        } else {
            APP_PRINTF("flash: init: failed to lock\r\n");
 800c144:	4b09      	ldr	r3, [pc, #36]	; (800c16c <FLASH_Init+0x68>)
 800c146:	2200      	movs	r2, #0
 800c148:	2100      	movs	r1, #0
 800c14a:	2001      	movs	r0, #1
 800c14c:	f014 fdc0 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800c150:	e005      	b.n	800c15e <FLASH_Init+0x5a>
        }

    } else {

        APP_PRINTF("flash: init: failed to unlock\r\n");
 800c152:	4b07      	ldr	r3, [pc, #28]	; (800c170 <FLASH_Init+0x6c>)
 800c154:	2200      	movs	r2, #0
 800c156:	2100      	movs	r1, #0
 800c158:	2001      	movs	r0, #1
 800c15a:	f014 fdb9 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>

    }

    // Done
    return success;
 800c15e:	79fb      	ldrb	r3, [r7, #7]

}
 800c160:	4618      	mov	r0, r3
 800c162:	3708      	adds	r7, #8
 800c164:	46bd      	mov	sp, r7
 800c166:	bd80      	pop	{r7, pc}
 800c168:	58004000 	.word	0x58004000
 800c16c:	08023de8 	.word	0x08023de8
 800c170:	08023e08 	.word	0x08023e08

0800c174 <FLASH_write_at>:
// address: destination address in flash memory
// pData: data to be written to flash. (Must be 8 byte aligned.)
// datalen   Number of bytes to be programmed.
// returns 0 (success) or -1 (failure)
bool FLASH_write_at(uint32_t address, uint64_t *pData, uint32_t datalen)
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b088      	sub	sp, #32
 800c178:	af00      	add	r7, sp, #0
 800c17a:	60f8      	str	r0, [r7, #12]
 800c17c:	60b9      	str	r1, [r7, #8]
 800c17e:	607a      	str	r2, [r7, #4]
    int i;
    bool success = false;
 800c180:	2300      	movs	r3, #0
 800c182:	76fb      	strb	r3, [r7, #27]
  __ASM volatile ("cpsid i" : : : "memory");
 800c184:	b672      	cpsid	i
}
 800c186:	bf00      	nop

    __disable_irq();

    for (i = 0; i < datalen; i += 8) {
 800c188:	2300      	movs	r3, #0
 800c18a:	61fb      	str	r3, [r7, #28]
 800c18c:	e01e      	b.n	800c1cc <FLASH_write_at+0x58>
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 800c18e:	69fa      	ldr	r2, [r7, #28]
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	18d1      	adds	r1, r2, r3
                              address + i,
                              *(pData + (i/8) )) != HAL_OK) {
 800c194:	69fb      	ldr	r3, [r7, #28]
 800c196:	2b00      	cmp	r3, #0
 800c198:	da00      	bge.n	800c19c <FLASH_write_at+0x28>
 800c19a:	3307      	adds	r3, #7
 800c19c:	10db      	asrs	r3, r3, #3
 800c19e:	00db      	lsls	r3, r3, #3
 800c1a0:	68ba      	ldr	r2, [r7, #8]
 800c1a2:	4413      	add	r3, r2
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD,
 800c1a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1a8:	2001      	movs	r0, #1
 800c1aa:	f00a ff19 	bl	8016fe0 <HAL_FLASH_Program>
 800c1ae:	4603      	mov	r3, r0
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d008      	beq.n	800c1c6 <FLASH_write_at+0x52>
  __ASM volatile ("cpsie i" : : : "memory");
 800c1b4:	b662      	cpsie	i
}
 800c1b6:	bf00      	nop
            __enable_irq();
            APP_PRINTF("flash: program error\r\n");
 800c1b8:	4b1e      	ldr	r3, [pc, #120]	; (800c234 <FLASH_write_at+0xc0>)
 800c1ba:	2200      	movs	r2, #0
 800c1bc:	2100      	movs	r1, #0
 800c1be:	2001      	movs	r0, #1
 800c1c0:	f014 fd86 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            break;
 800c1c4:	e006      	b.n	800c1d4 <FLASH_write_at+0x60>
    for (i = 0; i < datalen; i += 8) {
 800c1c6:	69fb      	ldr	r3, [r7, #28]
 800c1c8:	3308      	adds	r3, #8
 800c1ca:	61fb      	str	r3, [r7, #28]
 800c1cc:	69fb      	ldr	r3, [r7, #28]
 800c1ce:	687a      	ldr	r2, [r7, #4]
 800c1d0:	429a      	cmp	r2, r3
 800c1d2:	d8dc      	bhi.n	800c18e <FLASH_write_at+0x1a>
        }
    }

    // Memory check
    for (i = 0; i < datalen; i += 4) {
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	61fb      	str	r3, [r7, #28]
 800c1d8:	e020      	b.n	800c21c <FLASH_write_at+0xa8>
        uint32_t *dst = (uint32_t *)(address + i);
 800c1da:	69fa      	ldr	r2, [r7, #28]
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	4413      	add	r3, r2
 800c1e0:	617b      	str	r3, [r7, #20]
        uint32_t *src = ((uint32_t *) pData) + (i/4);
 800c1e2:	69fb      	ldr	r3, [r7, #28]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	da00      	bge.n	800c1ea <FLASH_write_at+0x76>
 800c1e8:	3303      	adds	r3, #3
 800c1ea:	109b      	asrs	r3, r3, #2
 800c1ec:	009b      	lsls	r3, r3, #2
 800c1ee:	68ba      	ldr	r2, [r7, #8]
 800c1f0:	4413      	add	r3, r2
 800c1f2:	613b      	str	r3, [r7, #16]
        if ( *dst != *src ) {
 800c1f4:	697b      	ldr	r3, [r7, #20]
 800c1f6:	681a      	ldr	r2, [r3, #0]
 800c1f8:	693b      	ldr	r3, [r7, #16]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	429a      	cmp	r2, r3
 800c1fe:	d008      	beq.n	800c212 <FLASH_write_at+0x9e>
  __ASM volatile ("cpsie i" : : : "memory");
 800c200:	b662      	cpsie	i
}
 800c202:	bf00      	nop
            __enable_irq();
            APP_PRINTF("flash: write failed\r\n");
 800c204:	4b0c      	ldr	r3, [pc, #48]	; (800c238 <FLASH_write_at+0xc4>)
 800c206:	2200      	movs	r2, #0
 800c208:	2100      	movs	r1, #0
 800c20a:	2001      	movs	r0, #1
 800c20c:	f014 fd60 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            break;
 800c210:	e008      	b.n	800c224 <FLASH_write_at+0xb0>
        }
        success = true;
 800c212:	2301      	movs	r3, #1
 800c214:	76fb      	strb	r3, [r7, #27]
    for (i = 0; i < datalen; i += 4) {
 800c216:	69fb      	ldr	r3, [r7, #28]
 800c218:	3304      	adds	r3, #4
 800c21a:	61fb      	str	r3, [r7, #28]
 800c21c:	69fb      	ldr	r3, [r7, #28]
 800c21e:	687a      	ldr	r2, [r7, #4]
 800c220:	429a      	cmp	r2, r3
 800c222:	d8da      	bhi.n	800c1da <FLASH_write_at+0x66>
  __ASM volatile ("cpsie i" : : : "memory");
 800c224:	b662      	cpsie	i
}
 800c226:	bf00      	nop
    }

    __enable_irq();
    return success;
 800c228:	7efb      	ldrb	r3, [r7, #27]
}
 800c22a:	4618      	mov	r0, r3
 800c22c:	3720      	adds	r7, #32
 800c22e:	46bd      	mov	sp, r7
 800c230:	bd80      	pop	{r7, pc}
 800c232:	bf00      	nop
 800c234:	08023e28 	.word	0x08023e28
 800c238:	08023e40 	.word	0x08023e40

0800c23c <flashDFUInit>:

// Perform startup duties
void flashDFUInit()
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	b082      	sub	sp, #8
 800c240:	af02      	add	r7, sp, #8
    APP_PRINTF("\r\n");
 800c242:	4b3f      	ldr	r3, [pc, #252]	; (800c340 <flashDFUInit+0x104>)
 800c244:	2200      	movs	r2, #0
 800c246:	2100      	movs	r1, #0
 800c248:	2001      	movs	r0, #1
 800c24a:	f014 fd41 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("flash:  peers: %d\r\n", MAX_PEERS);
 800c24e:	2396      	movs	r3, #150	; 0x96
 800c250:	9300      	str	r3, [sp, #0]
 800c252:	4b3c      	ldr	r3, [pc, #240]	; (800c344 <flashDFUInit+0x108>)
 800c254:	2200      	movs	r2, #0
 800c256:	2100      	movs	r1, #0
 800c258:	2001      	movs	r0, #1
 800c25a:	f014 fd39 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("       config: %d bytes\r\n", FLASH_MAX_USED_BYTES);
 800c25e:	f643 0348 	movw	r3, #14408	; 0x3848
 800c262:	9300      	str	r3, [sp, #0]
 800c264:	4b38      	ldr	r3, [pc, #224]	; (800c348 <flashDFUInit+0x10c>)
 800c266:	2200      	movs	r2, #0
 800c268:	2100      	movs	r1, #0
 800c26a:	2001      	movs	r0, #1
 800c26c:	f014 fd30 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("               %d spare\r\n", FLASH_CONFIG_BYTES-FLASH_MAX_USED_BYTES);
 800c270:	f44f 63f7 	mov.w	r3, #1976	; 0x7b8
 800c274:	9300      	str	r3, [sp, #0]
 800c276:	4b35      	ldr	r3, [pc, #212]	; (800c34c <flashDFUInit+0x110>)
 800c278:	2200      	movs	r2, #0
 800c27a:	2100      	movs	r1, #0
 800c27c:	2001      	movs	r0, #1
 800c27e:	f014 fd27 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("         code: %d bytes\r\n", MX_Image_Size());
 800c282:	f005 f923 	bl	80114cc <MX_Image_Size>
 800c286:	4603      	mov	r3, r0
 800c288:	9300      	str	r3, [sp, #0]
 800c28a:	4b31      	ldr	r3, [pc, #196]	; (800c350 <flashDFUInit+0x114>)
 800c28c:	2200      	movs	r2, #0
 800c28e:	2100      	movs	r1, #0
 800c290:	2001      	movs	r0, #1
 800c292:	f014 fd1d 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("               %d pages\r\n", MX_Image_Pages());
 800c296:	f005 f919 	bl	80114cc <MX_Image_Size>
 800c29a:	4603      	mov	r3, r0
 800c29c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d104      	bne.n	800c2ae <flashDFUInit+0x72>
 800c2a4:	f005 f912 	bl	80114cc <MX_Image_Size>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	0adb      	lsrs	r3, r3, #11
 800c2ac:	e004      	b.n	800c2b8 <flashDFUInit+0x7c>
 800c2ae:	f005 f90d 	bl	80114cc <MX_Image_Size>
 800c2b2:	4603      	mov	r3, r0
 800c2b4:	0adb      	lsrs	r3, r3, #11
 800c2b6:	3301      	adds	r3, #1
 800c2b8:	9300      	str	r3, [sp, #0]
 800c2ba:	4b26      	ldr	r3, [pc, #152]	; (800c354 <flashDFUInit+0x118>)
 800c2bc:	2200      	movs	r2, #0
 800c2be:	2100      	movs	r1, #0
 800c2c0:	2001      	movs	r0, #1
 800c2c2:	f014 fd05 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("          max: %d bytes\r\n", FLASH_CODE_MAX_BYTES);
 800c2c6:	4b24      	ldr	r3, [pc, #144]	; (800c358 <flashDFUInit+0x11c>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	029a      	lsls	r2, r3, #10
 800c2cc:	4b23      	ldr	r3, [pc, #140]	; (800c35c <flashDFUInit+0x120>)
 800c2ce:	4013      	ands	r3, r2
 800c2d0:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800c2d4:	0b1b      	lsrs	r3, r3, #12
 800c2d6:	02db      	lsls	r3, r3, #11
 800c2d8:	9300      	str	r3, [sp, #0]
 800c2da:	4b21      	ldr	r3, [pc, #132]	; (800c360 <flashDFUInit+0x124>)
 800c2dc:	2200      	movs	r2, #0
 800c2de:	2100      	movs	r1, #0
 800c2e0:	2001      	movs	r0, #1
 800c2e2:	f014 fcf5 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("               %d pages\r\n", FLASH_CODE_PAGES);
 800c2e6:	4b1c      	ldr	r3, [pc, #112]	; (800c358 <flashDFUInit+0x11c>)
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	029a      	lsls	r2, r3, #10
 800c2ec:	4b1b      	ldr	r3, [pc, #108]	; (800c35c <flashDFUInit+0x120>)
 800c2ee:	4013      	ands	r3, r2
 800c2f0:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800c2f4:	0b1b      	lsrs	r3, r3, #12
 800c2f6:	9300      	str	r3, [sp, #0]
 800c2f8:	4b16      	ldr	r3, [pc, #88]	; (800c354 <flashDFUInit+0x118>)
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	2100      	movs	r1, #0
 800c2fe:	2001      	movs	r0, #1
 800c300:	f014 fce6 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("mem:     heap: %d bytes\r\n", MX_Heap_Size(NULL));
 800c304:	2000      	movs	r0, #0
 800c306:	f005 f8ed 	bl	80114e4 <MX_Heap_Size>
 800c30a:	4603      	mov	r3, r0
 800c30c:	9300      	str	r3, [sp, #0]
 800c30e:	4b15      	ldr	r3, [pc, #84]	; (800c364 <flashDFUInit+0x128>)
 800c310:	2200      	movs	r2, #0
 800c312:	2100      	movs	r1, #0
 800c314:	2001      	movs	r0, #1
 800c316:	f014 fcdb 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("               %d actual\r\n", NoteMemAvailable());
 800c31a:	f7f9 fdd7 	bl	8005ecc <NoteMemAvailable>
 800c31e:	4603      	mov	r3, r0
 800c320:	9300      	str	r3, [sp, #0]
 800c322:	4b11      	ldr	r3, [pc, #68]	; (800c368 <flashDFUInit+0x12c>)
 800c324:	2200      	movs	r2, #0
 800c326:	2100      	movs	r1, #0
 800c328:	2001      	movs	r0, #1
 800c32a:	f014 fcd1 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    APP_PRINTF("\r\n");
 800c32e:	4b04      	ldr	r3, [pc, #16]	; (800c340 <flashDFUInit+0x104>)
 800c330:	2200      	movs	r2, #0
 800c332:	2100      	movs	r1, #0
 800c334:	2001      	movs	r0, #1
 800c336:	f014 fccb 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>

}
 800c33a:	bf00      	nop
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}
 800c340:	08023e58 	.word	0x08023e58
 800c344:	08023e5c 	.word	0x08023e5c
 800c348:	08023e70 	.word	0x08023e70
 800c34c:	08023e8c 	.word	0x08023e8c
 800c350:	08023ea8 	.word	0x08023ea8
 800c354:	08023ec4 	.word	0x08023ec4
 800c358:	1fff75e0 	.word	0x1fff75e0
 800c35c:	03fffc00 	.word	0x03fffc00
 800c360:	08023ee0 	.word	0x08023ee0
 800c364:	08023efc 	.word	0x08023efc
 800c368:	08023f18 	.word	0x08023f18

0800c36c <flashWrite>:

// Write to flash, returning true if success
bool flashWrite(uint8_t *flashDest, void *source, uint32_t bytes)
{
 800c36c:	b580      	push	{r7, lr}
 800c36e:	b090      	sub	sp, #64	; 0x40
 800c370:	af00      	add	r7, sp, #0
 800c372:	60f8      	str	r0, [r7, #12]
 800c374:	60b9      	str	r1, [r7, #8]
 800c376:	607a      	str	r2, [r7, #4]
    uint8_t *ramSource = source;
 800c378:	68bb      	ldr	r3, [r7, #8]
 800c37a:	63fb      	str	r3, [r7, #60]	; 0x3c
    bool success = true;
 800c37c:	2301      	movs	r3, #1
 800c37e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
    int remaining = bytes;
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	637b      	str	r3, [r7, #52]	; 0x34

    uint8_t *page_cache = malloc(FLASH_PAGE_SIZE);
 800c386:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800c38a:	f015 fea7 	bl	80220dc <malloc>
 800c38e:	4603      	mov	r3, r0
 800c390:	633b      	str	r3, [r7, #48]	; 0x30
    if (page_cache == NULL) {
 800c392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c394:	2b00      	cmp	r3, #0
 800c396:	d101      	bne.n	800c39c <flashWrite+0x30>
        return false;
 800c398:	2300      	movs	r3, #0
 800c39a:	e095      	b.n	800c4c8 <flashWrite+0x15c>
    }

    FLASH_Init();
 800c39c:	f7ff feb2 	bl	800c104 <FLASH_Init>

    do {
        uint32_t fl_addr = ROUND_DOWN((uint32_t)flashDest, FLASH_PAGE_SIZE);
 800c3a0:	68fb      	ldr	r3, [r7, #12]
 800c3a2:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800c3a6:	f023 0307 	bic.w	r3, r3, #7
 800c3aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        int fl_offset = (uint32_t)flashDest - fl_addr;
 800c3ac:	68fa      	ldr	r2, [r7, #12]
 800c3ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3b0:	1ad3      	subs	r3, r2, r3
 800c3b2:	62bb      	str	r3, [r7, #40]	; 0x28
        int len = GMIN(FLASH_PAGE_SIZE - fl_offset, bytes);
 800c3b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3b6:	f5c3 6200 	rsb	r2, r3, #2048	; 0x800
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	4293      	cmp	r3, r2
 800c3be:	bf28      	it	cs
 800c3c0:	4613      	movcs	r3, r2
 800c3c2:	627b      	str	r3, [r7, #36]	; 0x24

        // Load from the flash into the cache
        memcpy(page_cache, (void *) fl_addr, FLASH_PAGE_SIZE);
 800c3c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c3ca:	4619      	mov	r1, r3
 800c3cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c3ce:	f015 fea3 	bl	8022118 <memcpy>
        // Update the cache from the source
        memcpy((uint8_t *)page_cache + fl_offset, ramSource, len);
 800c3d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c3d6:	4413      	add	r3, r2
 800c3d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c3da:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800c3dc:	4618      	mov	r0, r3
 800c3de:	f015 fe9b 	bl	8022118 <memcpy>

        // Erase the page, and write the cache
        uint32_t PageError;
        FLASH_EraseInitTypeDef EraseInit = {0};
 800c3e2:	f107 0314 	add.w	r3, r7, #20
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	601a      	str	r2, [r3, #0]
 800c3ea:	605a      	str	r2, [r3, #4]
 800c3ec:	609a      	str	r2, [r3, #8]
        EraseInit.NbPages = 1;
 800c3ee:	2301      	movs	r3, #1
 800c3f0:	61fb      	str	r3, [r7, #28]
        EraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 800c3f2:	2302      	movs	r3, #2
 800c3f4:	617b      	str	r3, [r7, #20]
        EraseInit.Page = (fl_addr - FLASH_BASE) / FLASH_PAGE_SIZE;
 800c3f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3f8:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800c3fc:	0adb      	lsrs	r3, r3, #11
 800c3fe:	61bb      	str	r3, [r7, #24]
        if (HAL_FLASH_Unlock() != HAL_OK) {
 800c400:	f00a fe32 	bl	8017068 <HAL_FLASH_Unlock>
 800c404:	4603      	mov	r3, r0
 800c406:	2b00      	cmp	r3, #0
 800c408:	d005      	beq.n	800c416 <flashWrite+0xaa>
            APP_PRINTF("flash: error unlocking flash for Erase\r\n");
 800c40a:	4b31      	ldr	r3, [pc, #196]	; (800c4d0 <flashWrite+0x164>)
 800c40c:	2200      	movs	r2, #0
 800c40e:	2100      	movs	r1, #0
 800c410:	2001      	movs	r0, #1
 800c412:	f014 fc5d 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        }
        if (HAL_FLASHEx_Erase(&EraseInit, &PageError) != HAL_OK) {
 800c416:	f107 0220 	add.w	r2, r7, #32
 800c41a:	f107 0314 	add.w	r3, r7, #20
 800c41e:	4611      	mov	r1, r2
 800c420:	4618      	mov	r0, r3
 800c422:	f00a ff23 	bl	801726c <HAL_FLASHEx_Erase>
 800c426:	4603      	mov	r3, r0
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d009      	beq.n	800c440 <flashWrite+0xd4>
            APP_PRINTF("flash: hal erase error\r\n");
 800c42c:	4b29      	ldr	r3, [pc, #164]	; (800c4d4 <flashWrite+0x168>)
 800c42e:	2200      	movs	r2, #0
 800c430:	2100      	movs	r1, #0
 800c432:	2001      	movs	r0, #1
 800c434:	f014 fc4c 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            success = false;
 800c438:	2300      	movs	r3, #0
 800c43a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800c43e:	e036      	b.n	800c4ae <flashWrite+0x142>
        } else {
            if (!FLASH_write_at(fl_addr, (uint64_t *)page_cache, FLASH_PAGE_SIZE)) {
 800c440:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c444:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c446:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c448:	f7ff fe94 	bl	800c174 <FLASH_write_at>
 800c44c:	4603      	mov	r3, r0
 800c44e:	f083 0301 	eor.w	r3, r3, #1
 800c452:	b2db      	uxtb	r3, r3
 800c454:	2b00      	cmp	r3, #0
 800c456:	d01a      	beq.n	800c48e <flashWrite+0x122>
                APP_PRINTF("flash: retrying write error\r\n");
 800c458:	4b1f      	ldr	r3, [pc, #124]	; (800c4d8 <flashWrite+0x16c>)
 800c45a:	2200      	movs	r2, #0
 800c45c:	2100      	movs	r1, #0
 800c45e:	2001      	movs	r0, #1
 800c460:	f014 fc36 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                if (!FLASH_write_at(fl_addr, (uint64_t *)page_cache, FLASH_PAGE_SIZE)) {
 800c464:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c468:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c46a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c46c:	f7ff fe82 	bl	800c174 <FLASH_write_at>
 800c470:	4603      	mov	r3, r0
 800c472:	f083 0301 	eor.w	r3, r3, #1
 800c476:	b2db      	uxtb	r3, r3
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d008      	beq.n	800c48e <flashWrite+0x122>
                    APP_PRINTF("flash: unrecoverable write error\r\n");
 800c47c:	4b17      	ldr	r3, [pc, #92]	; (800c4dc <flashWrite+0x170>)
 800c47e:	2200      	movs	r2, #0
 800c480:	2100      	movs	r1, #0
 800c482:	2001      	movs	r0, #1
 800c484:	f014 fc24 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                    success = false;
 800c488:	2300      	movs	r3, #0
 800c48a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                }
            }
            if (success) {
 800c48e:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800c492:	2b00      	cmp	r3, #0
 800c494:	d00b      	beq.n	800c4ae <flashWrite+0x142>
                flashDest += len;
 800c496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c498:	68fa      	ldr	r2, [r7, #12]
 800c49a:	4413      	add	r3, r2
 800c49c:	60fb      	str	r3, [r7, #12]
                ramSource += len;
 800c49e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4a0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800c4a2:	4413      	add	r3, r2
 800c4a4:	63fb      	str	r3, [r7, #60]	; 0x3c
                remaining -= len;
 800c4a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c4a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4aa:	1ad3      	subs	r3, r2, r3
 800c4ac:	637b      	str	r3, [r7, #52]	; 0x34
            }
        }
    } while (success && (remaining > 0));
 800c4ae:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d003      	beq.n	800c4be <flashWrite+0x152>
 800c4b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	f73f af71 	bgt.w	800c3a0 <flashWrite+0x34>

    // Done
    free(page_cache);
 800c4be:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c4c0:	f015 fe14 	bl	80220ec <free>
    return success;
 800c4c4:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b

}
 800c4c8:	4618      	mov	r0, r3
 800c4ca:	3740      	adds	r7, #64	; 0x40
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	bd80      	pop	{r7, pc}
 800c4d0:	08023f34 	.word	0x08023f34
 800c4d4:	08023f60 	.word	0x08023f60
 800c4d8:	08023f7c 	.word	0x08023f7c
 800c4dc:	08023f9c 	.word	0x08023f9c

0800c4e0 <flashConfigPeers>:

// Get the number of peers
uint32_t flashConfigPeers()
{
 800c4e0:	b480      	push	{r7}
 800c4e2:	af00      	add	r7, sp, #0
    return config.peers;
 800c4e4:	4b02      	ldr	r3, [pc, #8]	; (800c4f0 <flashConfigPeers+0x10>)
 800c4e6:	685b      	ldr	r3, [r3, #4]
}
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	46bd      	mov	sp, r7
 800c4ec:	bc80      	pop	{r7}
 800c4ee:	4770      	bx	lr
 800c4f0:	20000cb8 	.word	0x20000cb8

0800c4f4 <flashConfigLoad>:

// Read peer config
void flashConfigLoad()
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	af00      	add	r7, sp, #0

    // Read the header
    memcpy(&config, (uint8_t *)FLASH_CONFIG_BASE_ADDRESS, sizeof(flashConfig));
 800c4f8:	4b28      	ldr	r3, [pc, #160]	; (800c59c <flashConfigLoad+0xa8>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	029a      	lsls	r2, r3, #10
 800c4fe:	4b28      	ldr	r3, [pc, #160]	; (800c5a0 <flashConfigLoad+0xac>)
 800c500:	4013      	ands	r3, r2
 800c502:	f103 63ff 	add.w	r3, r3, #133693440	; 0x7f80000
 800c506:	f503 23f8 	add.w	r3, r3, #507904	; 0x7c000
 800c50a:	2208      	movs	r2, #8
 800c50c:	4619      	mov	r1, r3
 800c50e:	4825      	ldr	r0, [pc, #148]	; (800c5a4 <flashConfigLoad+0xb0>)
 800c510:	f015 fe02 	bl	8022118 <memcpy>
    if (config.signature != FLASH_CONFIG_SIGNATURE) {
 800c514:	4b23      	ldr	r3, [pc, #140]	; (800c5a4 <flashConfigLoad+0xb0>)
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	4a23      	ldr	r2, [pc, #140]	; (800c5a8 <flashConfigLoad+0xb4>)
 800c51a:	4293      	cmp	r3, r2
 800c51c:	d005      	beq.n	800c52a <flashConfigLoad+0x36>
        config.signature = FLASH_CONFIG_SIGNATURE;
 800c51e:	4b21      	ldr	r3, [pc, #132]	; (800c5a4 <flashConfigLoad+0xb0>)
 800c520:	4a21      	ldr	r2, [pc, #132]	; (800c5a8 <flashConfigLoad+0xb4>)
 800c522:	601a      	str	r2, [r3, #0]
        config.peers = 0;
 800c524:	4b1f      	ldr	r3, [pc, #124]	; (800c5a4 <flashConfigLoad+0xb0>)
 800c526:	2200      	movs	r2, #0
 800c528:	605a      	str	r2, [r3, #4]
    }

    // Allocate peer buffer
    if (peer != NULL) {
 800c52a:	4b20      	ldr	r3, [pc, #128]	; (800c5ac <flashConfigLoad+0xb8>)
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d004      	beq.n	800c53c <flashConfigLoad+0x48>
        free(peer);
 800c532:	4b1e      	ldr	r3, [pc, #120]	; (800c5ac <flashConfigLoad+0xb8>)
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	4618      	mov	r0, r3
 800c538:	f015 fdd8 	bl	80220ec <free>
    }
    peer = (peerConfig *) malloc(config.peers * sizeof(peerConfig));
 800c53c:	4b19      	ldr	r3, [pc, #100]	; (800c5a4 <flashConfigLoad+0xb0>)
 800c53e:	685a      	ldr	r2, [r3, #4]
 800c540:	4613      	mov	r3, r2
 800c542:	005b      	lsls	r3, r3, #1
 800c544:	4413      	add	r3, r2
 800c546:	015b      	lsls	r3, r3, #5
 800c548:	4618      	mov	r0, r3
 800c54a:	f015 fdc7 	bl	80220dc <malloc>
 800c54e:	4603      	mov	r3, r0
 800c550:	461a      	mov	r2, r3
 800c552:	4b16      	ldr	r3, [pc, #88]	; (800c5ac <flashConfigLoad+0xb8>)
 800c554:	601a      	str	r2, [r3, #0]
    if (peer == NULL) {
 800c556:	4b15      	ldr	r3, [pc, #84]	; (800c5ac <flashConfigLoad+0xb8>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d109      	bne.n	800c572 <flashConfigLoad+0x7e>
        config.peers = 0;
 800c55e:	4b11      	ldr	r3, [pc, #68]	; (800c5a4 <flashConfigLoad+0xb0>)
 800c560:	2200      	movs	r2, #0
 800c562:	605a      	str	r2, [r3, #4]
        APP_PRINTF("*** can't allocate peers - peer table reset ***\r\n");
 800c564:	4b12      	ldr	r3, [pc, #72]	; (800c5b0 <flashConfigLoad+0xbc>)
 800c566:	2200      	movs	r2, #0
 800c568:	2100      	movs	r1, #0
 800c56a:	2001      	movs	r0, #1
 800c56c:	f014 fbb0 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return;
 800c570:	e012      	b.n	800c598 <flashConfigLoad+0xa4>
    }
    memcpy(peer, (uint8_t *)FLASH_PEER_TABLE_ADDRESS, config.peers * sizeof(peerConfig));
 800c572:	4b0e      	ldr	r3, [pc, #56]	; (800c5ac <flashConfigLoad+0xb8>)
 800c574:	6818      	ldr	r0, [r3, #0]
 800c576:	4b09      	ldr	r3, [pc, #36]	; (800c59c <flashConfigLoad+0xa8>)
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	029a      	lsls	r2, r3, #10
 800c57c:	4b08      	ldr	r3, [pc, #32]	; (800c5a0 <flashConfigLoad+0xac>)
 800c57e:	4013      	ands	r3, r2
 800c580:	4a0c      	ldr	r2, [pc, #48]	; (800c5b4 <flashConfigLoad+0xc0>)
 800c582:	441a      	add	r2, r3
 800c584:	4611      	mov	r1, r2
 800c586:	4b07      	ldr	r3, [pc, #28]	; (800c5a4 <flashConfigLoad+0xb0>)
 800c588:	685a      	ldr	r2, [r3, #4]
 800c58a:	4613      	mov	r3, r2
 800c58c:	005b      	lsls	r3, r3, #1
 800c58e:	4413      	add	r3, r2
 800c590:	015b      	lsls	r3, r3, #5
 800c592:	461a      	mov	r2, r3
 800c594:	f015 fdc0 	bl	8022118 <memcpy>

}
 800c598:	bd80      	pop	{r7, pc}
 800c59a:	bf00      	nop
 800c59c:	1fff75e0 	.word	0x1fff75e0
 800c5a0:	03fffc00 	.word	0x03fffc00
 800c5a4:	20000cb8 	.word	0x20000cb8
 800c5a8:	f00dd00d 	.word	0xf00dd00d
 800c5ac:	20000cc0 	.word	0x20000cc0
 800c5b0:	08023fc0 	.word	0x08023fc0
 800c5b4:	07ffc008 	.word	0x07ffc008

0800c5b8 <flashConfigUpdate>:

// Update the config
bool flashConfigUpdate()
{
 800c5b8:	b580      	push	{r7, lr}
 800c5ba:	af00      	add	r7, sp, #0

    // Update peer table
    if (!flashWrite((uint8_t *)FLASH_PEER_TABLE_ADDRESS, peer, config.peers * sizeof(peerConfig))) {
 800c5bc:	4b1f      	ldr	r3, [pc, #124]	; (800c63c <flashConfigUpdate+0x84>)
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	029a      	lsls	r2, r3, #10
 800c5c2:	4b1f      	ldr	r3, [pc, #124]	; (800c640 <flashConfigUpdate+0x88>)
 800c5c4:	4013      	ands	r3, r2
 800c5c6:	4a1f      	ldr	r2, [pc, #124]	; (800c644 <flashConfigUpdate+0x8c>)
 800c5c8:	441a      	add	r2, r3
 800c5ca:	4610      	mov	r0, r2
 800c5cc:	4b1e      	ldr	r3, [pc, #120]	; (800c648 <flashConfigUpdate+0x90>)
 800c5ce:	6819      	ldr	r1, [r3, #0]
 800c5d0:	4b1e      	ldr	r3, [pc, #120]	; (800c64c <flashConfigUpdate+0x94>)
 800c5d2:	685a      	ldr	r2, [r3, #4]
 800c5d4:	4613      	mov	r3, r2
 800c5d6:	005b      	lsls	r3, r3, #1
 800c5d8:	4413      	add	r3, r2
 800c5da:	015b      	lsls	r3, r3, #5
 800c5dc:	461a      	mov	r2, r3
 800c5de:	f7ff fec5 	bl	800c36c <flashWrite>
 800c5e2:	4603      	mov	r3, r0
 800c5e4:	f083 0301 	eor.w	r3, r3, #1
 800c5e8:	b2db      	uxtb	r3, r3
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d007      	beq.n	800c5fe <flashConfigUpdate+0x46>
        APP_PRINTF("*** can't write peers ***\r\n");
 800c5ee:	4b18      	ldr	r3, [pc, #96]	; (800c650 <flashConfigUpdate+0x98>)
 800c5f0:	2200      	movs	r2, #0
 800c5f2:	2100      	movs	r1, #0
 800c5f4:	2001      	movs	r0, #1
 800c5f6:	f014 fb6b 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return false;
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	e01c      	b.n	800c638 <flashConfigUpdate+0x80>
    }

    // Update header
    if (!flashWrite((uint8_t *)FLASH_CONFIG_BASE_ADDRESS, &config, sizeof(flashConfig))) {
 800c5fe:	4b0f      	ldr	r3, [pc, #60]	; (800c63c <flashConfigUpdate+0x84>)
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	029a      	lsls	r2, r3, #10
 800c604:	4b0e      	ldr	r3, [pc, #56]	; (800c640 <flashConfigUpdate+0x88>)
 800c606:	4013      	ands	r3, r2
 800c608:	f103 63ff 	add.w	r3, r3, #133693440	; 0x7f80000
 800c60c:	f503 23f8 	add.w	r3, r3, #507904	; 0x7c000
 800c610:	2208      	movs	r2, #8
 800c612:	490e      	ldr	r1, [pc, #56]	; (800c64c <flashConfigUpdate+0x94>)
 800c614:	4618      	mov	r0, r3
 800c616:	f7ff fea9 	bl	800c36c <flashWrite>
 800c61a:	4603      	mov	r3, r0
 800c61c:	f083 0301 	eor.w	r3, r3, #1
 800c620:	b2db      	uxtb	r3, r3
 800c622:	2b00      	cmp	r3, #0
 800c624:	d007      	beq.n	800c636 <flashConfigUpdate+0x7e>
        APP_PRINTF("*** can't write config ***\r\n");
 800c626:	4b0b      	ldr	r3, [pc, #44]	; (800c654 <flashConfigUpdate+0x9c>)
 800c628:	2200      	movs	r2, #0
 800c62a:	2100      	movs	r1, #0
 800c62c:	2001      	movs	r0, #1
 800c62e:	f014 fb4f 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return false;
 800c632:	2300      	movs	r3, #0
 800c634:	e000      	b.n	800c638 <flashConfigUpdate+0x80>
    }

    // Success
    return true;
 800c636:	2301      	movs	r3, #1

}
 800c638:	4618      	mov	r0, r3
 800c63a:	bd80      	pop	{r7, pc}
 800c63c:	1fff75e0 	.word	0x1fff75e0
 800c640:	03fffc00 	.word	0x03fffc00
 800c644:	07ffc008 	.word	0x07ffc008
 800c648:	20000cc0 	.word	0x20000cc0
 800c64c:	20000cb8 	.word	0x20000cb8
 800c650:	08023ff4 	.word	0x08023ff4
 800c654:	08024010 	.word	0x08024010

0800c658 <flashConfigFactoryReset>:

// Clear the config and restart
void flashConfigFactoryReset()
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	af00      	add	r7, sp, #0

    config.signature = 0;
 800c65c:	4b12      	ldr	r3, [pc, #72]	; (800c6a8 <flashConfigFactoryReset+0x50>)
 800c65e:	2200      	movs	r2, #0
 800c660:	601a      	str	r2, [r3, #0]
    config.peers = 0;
 800c662:	4b11      	ldr	r3, [pc, #68]	; (800c6a8 <flashConfigFactoryReset+0x50>)
 800c664:	2200      	movs	r2, #0
 800c666:	605a      	str	r2, [r3, #4]
    if (!flashWrite((uint8_t *)FLASH_CONFIG_BASE_ADDRESS, &config, sizeof(flashConfig))) {
 800c668:	4b10      	ldr	r3, [pc, #64]	; (800c6ac <flashConfigFactoryReset+0x54>)
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	029a      	lsls	r2, r3, #10
 800c66e:	4b10      	ldr	r3, [pc, #64]	; (800c6b0 <flashConfigFactoryReset+0x58>)
 800c670:	4013      	ands	r3, r2
 800c672:	f103 63ff 	add.w	r3, r3, #133693440	; 0x7f80000
 800c676:	f503 23f8 	add.w	r3, r3, #507904	; 0x7c000
 800c67a:	2208      	movs	r2, #8
 800c67c:	490a      	ldr	r1, [pc, #40]	; (800c6a8 <flashConfigFactoryReset+0x50>)
 800c67e:	4618      	mov	r0, r3
 800c680:	f7ff fe74 	bl	800c36c <flashWrite>
 800c684:	4603      	mov	r3, r0
 800c686:	f083 0301 	eor.w	r3, r3, #1
 800c68a:	b2db      	uxtb	r3, r3
 800c68c:	2b00      	cmp	r3, #0
 800c68e:	d005      	beq.n	800c69c <flashConfigFactoryReset+0x44>
        APP_PRINTF("*** can't reset config ***\r\n");
 800c690:	4b08      	ldr	r3, [pc, #32]	; (800c6b4 <flashConfigFactoryReset+0x5c>)
 800c692:	2200      	movs	r2, #0
 800c694:	2100      	movs	r1, #0
 800c696:	2001      	movs	r0, #1
 800c698:	f014 fb1a 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    }

    ledIndicateAck(3);
 800c69c:	2003      	movs	r0, #3
 800c69e:	f001 faf9 	bl	800dc94 <ledIndicateAck>

    NVIC_SystemReset();
 800c6a2:	f7ff fce1 	bl	800c068 <__NVIC_SystemReset>
 800c6a6:	bf00      	nop
 800c6a8:	20000cb8 	.word	0x20000cb8
 800c6ac:	1fff75e0 	.word	0x1fff75e0
 800c6b0:	03fffc00 	.word	0x03fffc00
 800c6b4:	08024030 	.word	0x08024030

0800c6b8 <flashConfigFindPeerByType>:

}

// Find a peer, returning true if found
bool flashConfigFindPeerByType(uint16_t peertype, uint8_t *retAddress, uint8_t *retKey, char *retName)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b086      	sub	sp, #24
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	60b9      	str	r1, [r7, #8]
 800c6c0:	607a      	str	r2, [r7, #4]
 800c6c2:	603b      	str	r3, [r7, #0]
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	81fb      	strh	r3, [r7, #14]
    for (int i=0; i<config.peers; i++) {
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	617b      	str	r3, [r7, #20]
 800c6cc:	e046      	b.n	800c75c <flashConfigFindPeerByType+0xa4>
        if ((peer[i].type & peertype) != 0) {
 800c6ce:	4b28      	ldr	r3, [pc, #160]	; (800c770 <flashConfigFindPeerByType+0xb8>)
 800c6d0:	6819      	ldr	r1, [r3, #0]
 800c6d2:	697a      	ldr	r2, [r7, #20]
 800c6d4:	4613      	mov	r3, r2
 800c6d6:	005b      	lsls	r3, r3, #1
 800c6d8:	4413      	add	r3, r2
 800c6da:	015b      	lsls	r3, r3, #5
 800c6dc:	440b      	add	r3, r1
 800c6de:	881b      	ldrh	r3, [r3, #0]
 800c6e0:	b29a      	uxth	r2, r3
 800c6e2:	89fb      	ldrh	r3, [r7, #14]
 800c6e4:	4013      	ands	r3, r2
 800c6e6:	b29b      	uxth	r3, r3
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d034      	beq.n	800c756 <flashConfigFindPeerByType+0x9e>
            if (retAddress != NULL) {
 800c6ec:	68bb      	ldr	r3, [r7, #8]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d00d      	beq.n	800c70e <flashConfigFindPeerByType+0x56>
                memcpy(retAddress, peer[i].address, ADDRESS_LEN);
 800c6f2:	4b1f      	ldr	r3, [pc, #124]	; (800c770 <flashConfigFindPeerByType+0xb8>)
 800c6f4:	6819      	ldr	r1, [r3, #0]
 800c6f6:	697a      	ldr	r2, [r7, #20]
 800c6f8:	4613      	mov	r3, r2
 800c6fa:	005b      	lsls	r3, r3, #1
 800c6fc:	4413      	add	r3, r2
 800c6fe:	015b      	lsls	r3, r3, #5
 800c700:	440b      	add	r3, r1
 800c702:	3302      	adds	r3, #2
 800c704:	220c      	movs	r2, #12
 800c706:	4619      	mov	r1, r3
 800c708:	68b8      	ldr	r0, [r7, #8]
 800c70a:	f015 fd05 	bl	8022118 <memcpy>
            }
            if (retKey != NULL) {
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	2b00      	cmp	r3, #0
 800c712:	d00d      	beq.n	800c730 <flashConfigFindPeerByType+0x78>
                memcpy(retKey, peer[i].key, AES_KEY_BYTES);
 800c714:	4b16      	ldr	r3, [pc, #88]	; (800c770 <flashConfigFindPeerByType+0xb8>)
 800c716:	6819      	ldr	r1, [r3, #0]
 800c718:	697a      	ldr	r2, [r7, #20]
 800c71a:	4613      	mov	r3, r2
 800c71c:	005b      	lsls	r3, r3, #1
 800c71e:	4413      	add	r3, r2
 800c720:	015b      	lsls	r3, r3, #5
 800c722:	440b      	add	r3, r1
 800c724:	3340      	adds	r3, #64	; 0x40
 800c726:	2220      	movs	r2, #32
 800c728:	4619      	mov	r1, r3
 800c72a:	6878      	ldr	r0, [r7, #4]
 800c72c:	f015 fcf4 	bl	8022118 <memcpy>
            }
            if (retName != NULL) {
 800c730:	683b      	ldr	r3, [r7, #0]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d00d      	beq.n	800c752 <flashConfigFindPeerByType+0x9a>
                memcpy(retName, peer[i].name, SENSOR_NAME_MAX);
 800c736:	4b0e      	ldr	r3, [pc, #56]	; (800c770 <flashConfigFindPeerByType+0xb8>)
 800c738:	6819      	ldr	r1, [r3, #0]
 800c73a:	697a      	ldr	r2, [r7, #20]
 800c73c:	4613      	mov	r3, r2
 800c73e:	005b      	lsls	r3, r3, #1
 800c740:	4413      	add	r3, r2
 800c742:	015b      	lsls	r3, r3, #5
 800c744:	440b      	add	r3, r1
 800c746:	330e      	adds	r3, #14
 800c748:	2232      	movs	r2, #50	; 0x32
 800c74a:	4619      	mov	r1, r3
 800c74c:	6838      	ldr	r0, [r7, #0]
 800c74e:	f015 fce3 	bl	8022118 <memcpy>
            }
            return true;
 800c752:	2301      	movs	r3, #1
 800c754:	e008      	b.n	800c768 <flashConfigFindPeerByType+0xb0>
    for (int i=0; i<config.peers; i++) {
 800c756:	697b      	ldr	r3, [r7, #20]
 800c758:	3301      	adds	r3, #1
 800c75a:	617b      	str	r3, [r7, #20]
 800c75c:	4b05      	ldr	r3, [pc, #20]	; (800c774 <flashConfigFindPeerByType+0xbc>)
 800c75e:	685a      	ldr	r2, [r3, #4]
 800c760:	697b      	ldr	r3, [r7, #20]
 800c762:	429a      	cmp	r2, r3
 800c764:	d8b3      	bhi.n	800c6ce <flashConfigFindPeerByType+0x16>
        }
    }
    return false;
 800c766:	2300      	movs	r3, #0
}
 800c768:	4618      	mov	r0, r3
 800c76a:	3718      	adds	r7, #24
 800c76c:	46bd      	mov	sp, r7
 800c76e:	bd80      	pop	{r7, pc}
 800c770:	20000cc0 	.word	0x20000cc0
 800c774:	20000cb8 	.word	0x20000cb8

0800c778 <flashConfigFindPeerByAddress>:

// Find a peer by Address, returning true if found
bool flashConfigFindPeerByAddress(uint8_t *address, uint16_t *retPeerType, uint8_t *retKey, char *retName)
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b086      	sub	sp, #24
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	60f8      	str	r0, [r7, #12]
 800c780:	60b9      	str	r1, [r7, #8]
 800c782:	607a      	str	r2, [r7, #4]
 800c784:	603b      	str	r3, [r7, #0]
    for (int i=0; i<config.peers; i++) {
 800c786:	2300      	movs	r3, #0
 800c788:	617b      	str	r3, [r7, #20]
 800c78a:	e040      	b.n	800c80e <flashConfigFindPeerByAddress+0x96>
        if (memcmp(address, peer[i].address, ADDRESS_LEN) == 0) {
 800c78c:	4b25      	ldr	r3, [pc, #148]	; (800c824 <flashConfigFindPeerByAddress+0xac>)
 800c78e:	6819      	ldr	r1, [r3, #0]
 800c790:	697a      	ldr	r2, [r7, #20]
 800c792:	4613      	mov	r3, r2
 800c794:	005b      	lsls	r3, r3, #1
 800c796:	4413      	add	r3, r2
 800c798:	015b      	lsls	r3, r3, #5
 800c79a:	440b      	add	r3, r1
 800c79c:	3302      	adds	r3, #2
 800c79e:	220c      	movs	r2, #12
 800c7a0:	4619      	mov	r1, r3
 800c7a2:	68f8      	ldr	r0, [r7, #12]
 800c7a4:	f015 fcaa 	bl	80220fc <memcmp>
 800c7a8:	4603      	mov	r3, r0
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d12c      	bne.n	800c808 <flashConfigFindPeerByAddress+0x90>
            if (retPeerType != NULL) {
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d005      	beq.n	800c7c0 <flashConfigFindPeerByAddress+0x48>
                *retPeerType = peer->type;
 800c7b4:	4b1b      	ldr	r3, [pc, #108]	; (800c824 <flashConfigFindPeerByAddress+0xac>)
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	881b      	ldrh	r3, [r3, #0]
 800c7ba:	b29a      	uxth	r2, r3
 800c7bc:	68bb      	ldr	r3, [r7, #8]
 800c7be:	801a      	strh	r2, [r3, #0]
            }
            if (retKey != NULL) {
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d00d      	beq.n	800c7e2 <flashConfigFindPeerByAddress+0x6a>
                memcpy(retKey, peer[i].key, AES_KEY_BYTES);
 800c7c6:	4b17      	ldr	r3, [pc, #92]	; (800c824 <flashConfigFindPeerByAddress+0xac>)
 800c7c8:	6819      	ldr	r1, [r3, #0]
 800c7ca:	697a      	ldr	r2, [r7, #20]
 800c7cc:	4613      	mov	r3, r2
 800c7ce:	005b      	lsls	r3, r3, #1
 800c7d0:	4413      	add	r3, r2
 800c7d2:	015b      	lsls	r3, r3, #5
 800c7d4:	440b      	add	r3, r1
 800c7d6:	3340      	adds	r3, #64	; 0x40
 800c7d8:	2220      	movs	r2, #32
 800c7da:	4619      	mov	r1, r3
 800c7dc:	6878      	ldr	r0, [r7, #4]
 800c7de:	f015 fc9b 	bl	8022118 <memcpy>
            }
            if (retName != NULL) {
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	2b00      	cmp	r3, #0
 800c7e6:	d00d      	beq.n	800c804 <flashConfigFindPeerByAddress+0x8c>
                memcpy(retName, peer[i].name, SENSOR_NAME_MAX);
 800c7e8:	4b0e      	ldr	r3, [pc, #56]	; (800c824 <flashConfigFindPeerByAddress+0xac>)
 800c7ea:	6819      	ldr	r1, [r3, #0]
 800c7ec:	697a      	ldr	r2, [r7, #20]
 800c7ee:	4613      	mov	r3, r2
 800c7f0:	005b      	lsls	r3, r3, #1
 800c7f2:	4413      	add	r3, r2
 800c7f4:	015b      	lsls	r3, r3, #5
 800c7f6:	440b      	add	r3, r1
 800c7f8:	330e      	adds	r3, #14
 800c7fa:	2232      	movs	r2, #50	; 0x32
 800c7fc:	4619      	mov	r1, r3
 800c7fe:	6838      	ldr	r0, [r7, #0]
 800c800:	f015 fc8a 	bl	8022118 <memcpy>
            }
            return true;
 800c804:	2301      	movs	r3, #1
 800c806:	e008      	b.n	800c81a <flashConfigFindPeerByAddress+0xa2>
    for (int i=0; i<config.peers; i++) {
 800c808:	697b      	ldr	r3, [r7, #20]
 800c80a:	3301      	adds	r3, #1
 800c80c:	617b      	str	r3, [r7, #20]
 800c80e:	4b06      	ldr	r3, [pc, #24]	; (800c828 <flashConfigFindPeerByAddress+0xb0>)
 800c810:	685a      	ldr	r2, [r3, #4]
 800c812:	697b      	ldr	r3, [r7, #20]
 800c814:	429a      	cmp	r2, r3
 800c816:	d8b9      	bhi.n	800c78c <flashConfigFindPeerByAddress+0x14>
        }
    }
    return false;
 800c818:	2300      	movs	r3, #0
}
 800c81a:	4618      	mov	r0, r3
 800c81c:	3718      	adds	r7, #24
 800c81e:	46bd      	mov	sp, r7
 800c820:	bd80      	pop	{r7, pc}
 800c822:	bf00      	nop
 800c824:	20000cc0 	.word	0x20000cc0
 800c828:	20000cb8 	.word	0x20000cb8

0800c82c <flashConfigUpdatePeerName>:

// Update the name of a sensor in-memory if the address matches at least the least significant bytes
// of the address specified, and return true if it is found and if it was changed.
bool flashConfigUpdatePeerName(uint8_t *address, uint8_t addressLen, char *name)
{
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b086      	sub	sp, #24
 800c830:	af00      	add	r7, sp, #0
 800c832:	60f8      	str	r0, [r7, #12]
 800c834:	460b      	mov	r3, r1
 800c836:	607a      	str	r2, [r7, #4]
 800c838:	72fb      	strb	r3, [r7, #11]
    for (int i=0; i<config.peers; i++) {
 800c83a:	2300      	movs	r3, #0
 800c83c:	617b      	str	r3, [r7, #20]
 800c83e:	e035      	b.n	800c8ac <flashConfigUpdatePeerName+0x80>
        if (memcmp(address, peer[i].address, addressLen) == 0) {
 800c840:	4b1f      	ldr	r3, [pc, #124]	; (800c8c0 <flashConfigUpdatePeerName+0x94>)
 800c842:	6819      	ldr	r1, [r3, #0]
 800c844:	697a      	ldr	r2, [r7, #20]
 800c846:	4613      	mov	r3, r2
 800c848:	005b      	lsls	r3, r3, #1
 800c84a:	4413      	add	r3, r2
 800c84c:	015b      	lsls	r3, r3, #5
 800c84e:	440b      	add	r3, r1
 800c850:	3302      	adds	r3, #2
 800c852:	7afa      	ldrb	r2, [r7, #11]
 800c854:	4619      	mov	r1, r3
 800c856:	68f8      	ldr	r0, [r7, #12]
 800c858:	f015 fc50 	bl	80220fc <memcmp>
 800c85c:	4603      	mov	r3, r0
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d121      	bne.n	800c8a6 <flashConfigUpdatePeerName+0x7a>
            if (strcmp(name, peer[i].name) == 0) {
 800c862:	4b17      	ldr	r3, [pc, #92]	; (800c8c0 <flashConfigUpdatePeerName+0x94>)
 800c864:	6819      	ldr	r1, [r3, #0]
 800c866:	697a      	ldr	r2, [r7, #20]
 800c868:	4613      	mov	r3, r2
 800c86a:	005b      	lsls	r3, r3, #1
 800c86c:	4413      	add	r3, r2
 800c86e:	015b      	lsls	r3, r3, #5
 800c870:	440b      	add	r3, r1
 800c872:	330e      	adds	r3, #14
 800c874:	4619      	mov	r1, r3
 800c876:	6878      	ldr	r0, [r7, #4]
 800c878:	f7f4 fbe2 	bl	8001040 <strcmp>
 800c87c:	4603      	mov	r3, r0
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d101      	bne.n	800c886 <flashConfigUpdatePeerName+0x5a>
                return false;
 800c882:	2300      	movs	r3, #0
 800c884:	e018      	b.n	800c8b8 <flashConfigUpdatePeerName+0x8c>
            }
            strlcpy(peer[i].name, name, sizeof(peer[i].name));
 800c886:	4b0e      	ldr	r3, [pc, #56]	; (800c8c0 <flashConfigUpdatePeerName+0x94>)
 800c888:	6819      	ldr	r1, [r3, #0]
 800c88a:	697a      	ldr	r2, [r7, #20]
 800c88c:	4613      	mov	r3, r2
 800c88e:	005b      	lsls	r3, r3, #1
 800c890:	4413      	add	r3, r2
 800c892:	015b      	lsls	r3, r3, #5
 800c894:	440b      	add	r3, r1
 800c896:	330e      	adds	r3, #14
 800c898:	2232      	movs	r2, #50	; 0x32
 800c89a:	6879      	ldr	r1, [r7, #4]
 800c89c:	4618      	mov	r0, r3
 800c89e:	f7fa ff69 	bl	8007774 <strlcpy>
            return true;
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	e008      	b.n	800c8b8 <flashConfigUpdatePeerName+0x8c>
    for (int i=0; i<config.peers; i++) {
 800c8a6:	697b      	ldr	r3, [r7, #20]
 800c8a8:	3301      	adds	r3, #1
 800c8aa:	617b      	str	r3, [r7, #20]
 800c8ac:	4b05      	ldr	r3, [pc, #20]	; (800c8c4 <flashConfigUpdatePeerName+0x98>)
 800c8ae:	685a      	ldr	r2, [r3, #4]
 800c8b0:	697b      	ldr	r3, [r7, #20]
 800c8b2:	429a      	cmp	r2, r3
 800c8b4:	d8c4      	bhi.n	800c840 <flashConfigUpdatePeerName+0x14>
        }
    }
    return false;
 800c8b6:	2300      	movs	r3, #0
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	3718      	adds	r7, #24
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}
 800c8c0:	20000cc0 	.word	0x20000cc0
 800c8c4:	20000cb8 	.word	0x20000cb8

0800c8c8 <flashConfigUpdatePeer>:

// Add a peer if it's not already there, and replace it if it's there
bool flashConfigUpdatePeer(uint16_t peertype, uint8_t *address, uint8_t *key)
{
 800c8c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c8ca:	b0a1      	sub	sp, #132	; 0x84
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	4603      	mov	r3, r0
 800c8d0:	60b9      	str	r1, [r7, #8]
 800c8d2:	607a      	str	r2, [r7, #4]
 800c8d4:	81fb      	strh	r3, [r7, #14]

    // Create a new entry
    peerConfig newEntry = {0};
 800c8d6:	f107 0310 	add.w	r3, r7, #16
 800c8da:	2260      	movs	r2, #96	; 0x60
 800c8dc:	2100      	movs	r1, #0
 800c8de:	4618      	mov	r0, r3
 800c8e0:	f015 fc28 	bl	8022134 <memset>
    newEntry.type = peertype;
 800c8e4:	89fb      	ldrh	r3, [r7, #14]
 800c8e6:	823b      	strh	r3, [r7, #16]
    memcpy(newEntry.address, address, sizeof(newEntry.address));
 800c8e8:	68ba      	ldr	r2, [r7, #8]
 800c8ea:	f107 0312 	add.w	r3, r7, #18
 800c8ee:	6810      	ldr	r0, [r2, #0]
 800c8f0:	6851      	ldr	r1, [r2, #4]
 800c8f2:	6892      	ldr	r2, [r2, #8]
 800c8f4:	6018      	str	r0, [r3, #0]
 800c8f6:	6059      	str	r1, [r3, #4]
 800c8f8:	609a      	str	r2, [r3, #8]
    memcpy(newEntry.key, key, sizeof(newEntry.key));
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	f107 0450 	add.w	r4, r7, #80	; 0x50
 800c900:	461d      	mov	r5, r3
 800c902:	6828      	ldr	r0, [r5, #0]
 800c904:	6869      	ldr	r1, [r5, #4]
 800c906:	68aa      	ldr	r2, [r5, #8]
 800c908:	68eb      	ldr	r3, [r5, #12]
 800c90a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c90c:	6928      	ldr	r0, [r5, #16]
 800c90e:	6969      	ldr	r1, [r5, #20]
 800c910:	69aa      	ldr	r2, [r5, #24]
 800c912:	69eb      	ldr	r3, [r5, #28]
 800c914:	c40f      	stmia	r4!, {r0, r1, r2, r3}

    // Find the peer
    peerConfig *entry = NULL;
 800c916:	2300      	movs	r3, #0
 800c918:	67fb      	str	r3, [r7, #124]	; 0x7c
    for (int i=0; i<config.peers; i++) {
 800c91a:	2300      	movs	r3, #0
 800c91c:	67bb      	str	r3, [r7, #120]	; 0x78
 800c91e:	e036      	b.n	800c98e <flashConfigUpdatePeer+0xc6>
        if (memcmp(address, peer[i].address, ADDRESS_LEN) == 0) {
 800c920:	4b58      	ldr	r3, [pc, #352]	; (800ca84 <flashConfigUpdatePeer+0x1bc>)
 800c922:	6819      	ldr	r1, [r3, #0]
 800c924:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c926:	4613      	mov	r3, r2
 800c928:	005b      	lsls	r3, r3, #1
 800c92a:	4413      	add	r3, r2
 800c92c:	015b      	lsls	r3, r3, #5
 800c92e:	440b      	add	r3, r1
 800c930:	3302      	adds	r3, #2
 800c932:	220c      	movs	r2, #12
 800c934:	4619      	mov	r1, r3
 800c936:	68b8      	ldr	r0, [r7, #8]
 800c938:	f015 fbe0 	bl	80220fc <memcmp>
 800c93c:	4603      	mov	r3, r0
 800c93e:	2b00      	cmp	r3, #0
 800c940:	d122      	bne.n	800c988 <flashConfigUpdatePeer+0xc0>
            entry = &peer[i];
 800c942:	4b50      	ldr	r3, [pc, #320]	; (800ca84 <flashConfigUpdatePeer+0x1bc>)
 800c944:	6819      	ldr	r1, [r3, #0]
 800c946:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800c948:	4613      	mov	r3, r2
 800c94a:	005b      	lsls	r3, r3, #1
 800c94c:	4413      	add	r3, r2
 800c94e:	015b      	lsls	r3, r3, #5
 800c950:	440b      	add	r3, r1
 800c952:	67fb      	str	r3, [r7, #124]	; 0x7c
            memcpy(newEntry.name, entry->name, sizeof(newEntry.name));
 800c954:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c956:	330e      	adds	r3, #14
 800c958:	f107 001e 	add.w	r0, r7, #30
 800c95c:	f103 0430 	add.w	r4, r3, #48	; 0x30
 800c960:	4602      	mov	r2, r0
 800c962:	4619      	mov	r1, r3
 800c964:	f8d1 c000 	ldr.w	ip, [r1]
 800c968:	684e      	ldr	r6, [r1, #4]
 800c96a:	688d      	ldr	r5, [r1, #8]
 800c96c:	68c9      	ldr	r1, [r1, #12]
 800c96e:	f8c2 c000 	str.w	ip, [r2]
 800c972:	6056      	str	r6, [r2, #4]
 800c974:	6095      	str	r5, [r2, #8]
 800c976:	60d1      	str	r1, [r2, #12]
 800c978:	3310      	adds	r3, #16
 800c97a:	3010      	adds	r0, #16
 800c97c:	42a3      	cmp	r3, r4
 800c97e:	d1ef      	bne.n	800c960 <flashConfigUpdatePeer+0x98>
 800c980:	4602      	mov	r2, r0
 800c982:	881b      	ldrh	r3, [r3, #0]
 800c984:	8013      	strh	r3, [r2, #0]
            break;
 800c986:	e007      	b.n	800c998 <flashConfigUpdatePeer+0xd0>
    for (int i=0; i<config.peers; i++) {
 800c988:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c98a:	3301      	adds	r3, #1
 800c98c:	67bb      	str	r3, [r7, #120]	; 0x78
 800c98e:	4b3e      	ldr	r3, [pc, #248]	; (800ca88 <flashConfigUpdatePeer+0x1c0>)
 800c990:	685a      	ldr	r2, [r3, #4]
 800c992:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c994:	429a      	cmp	r2, r3
 800c996:	d8c3      	bhi.n	800c920 <flashConfigUpdatePeer+0x58>
        }
    }

    // If not present, grow, else update if different
    bool update = false;
 800c998:	2300      	movs	r3, #0
 800c99a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    if (entry == NULL) {
 800c99e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d135      	bne.n	800ca10 <flashConfigUpdatePeer+0x148>
        peerConfig *new = (peerConfig *) malloc((config.peers+1) * sizeof(peerConfig));
 800c9a4:	4b38      	ldr	r3, [pc, #224]	; (800ca88 <flashConfigUpdatePeer+0x1c0>)
 800c9a6:	685b      	ldr	r3, [r3, #4]
 800c9a8:	1c5a      	adds	r2, r3, #1
 800c9aa:	4613      	mov	r3, r2
 800c9ac:	005b      	lsls	r3, r3, #1
 800c9ae:	4413      	add	r3, r2
 800c9b0:	015b      	lsls	r3, r3, #5
 800c9b2:	4618      	mov	r0, r3
 800c9b4:	f015 fb92 	bl	80220dc <malloc>
 800c9b8:	4603      	mov	r3, r0
 800c9ba:	673b      	str	r3, [r7, #112]	; 0x70
        if (new == NULL) {
 800c9bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d101      	bne.n	800c9c6 <flashConfigUpdatePeer+0xfe>
            return false;
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	e05a      	b.n	800ca7c <flashConfigUpdatePeer+0x1b4>
        }
        memcpy(new, peer, config.peers * sizeof(peerConfig));
 800c9c6:	4b2f      	ldr	r3, [pc, #188]	; (800ca84 <flashConfigUpdatePeer+0x1bc>)
 800c9c8:	6819      	ldr	r1, [r3, #0]
 800c9ca:	4b2f      	ldr	r3, [pc, #188]	; (800ca88 <flashConfigUpdatePeer+0x1c0>)
 800c9cc:	685a      	ldr	r2, [r3, #4]
 800c9ce:	4613      	mov	r3, r2
 800c9d0:	005b      	lsls	r3, r3, #1
 800c9d2:	4413      	add	r3, r2
 800c9d4:	015b      	lsls	r3, r3, #5
 800c9d6:	461a      	mov	r2, r3
 800c9d8:	6f38      	ldr	r0, [r7, #112]	; 0x70
 800c9da:	f015 fb9d 	bl	8022118 <memcpy>
        free(peer);
 800c9de:	4b29      	ldr	r3, [pc, #164]	; (800ca84 <flashConfigUpdatePeer+0x1bc>)
 800c9e0:	681b      	ldr	r3, [r3, #0]
 800c9e2:	4618      	mov	r0, r3
 800c9e4:	f015 fb82 	bl	80220ec <free>
        peer = new;
 800c9e8:	4a26      	ldr	r2, [pc, #152]	; (800ca84 <flashConfigUpdatePeer+0x1bc>)
 800c9ea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c9ec:	6013      	str	r3, [r2, #0]
        entry = &peer[config.peers++];
 800c9ee:	4b25      	ldr	r3, [pc, #148]	; (800ca84 <flashConfigUpdatePeer+0x1bc>)
 800c9f0:	6819      	ldr	r1, [r3, #0]
 800c9f2:	4b25      	ldr	r3, [pc, #148]	; (800ca88 <flashConfigUpdatePeer+0x1c0>)
 800c9f4:	685a      	ldr	r2, [r3, #4]
 800c9f6:	1c53      	adds	r3, r2, #1
 800c9f8:	4823      	ldr	r0, [pc, #140]	; (800ca88 <flashConfigUpdatePeer+0x1c0>)
 800c9fa:	6043      	str	r3, [r0, #4]
 800c9fc:	4613      	mov	r3, r2
 800c9fe:	005b      	lsls	r3, r3, #1
 800ca00:	4413      	add	r3, r2
 800ca02:	015b      	lsls	r3, r3, #5
 800ca04:	440b      	add	r3, r1
 800ca06:	67fb      	str	r3, [r7, #124]	; 0x7c
        update = true;
 800ca08:	2301      	movs	r3, #1
 800ca0a:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800ca0e:	e018      	b.n	800ca42 <flashConfigUpdatePeer+0x17a>
    } else {
        if (entry->type != newEntry.type) {
 800ca10:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ca12:	881b      	ldrh	r3, [r3, #0]
 800ca14:	b29a      	uxth	r2, r3
 800ca16:	8a3b      	ldrh	r3, [r7, #16]
 800ca18:	429a      	cmp	r2, r3
 800ca1a:	d002      	beq.n	800ca22 <flashConfigUpdatePeer+0x15a>
            update = true;
 800ca1c:	2301      	movs	r3, #1
 800ca1e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
        }
        if (memcmp(entry->key, newEntry.key, sizeof(newEntry.key)) != 0) {
 800ca22:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ca24:	f103 0040 	add.w	r0, r3, #64	; 0x40
 800ca28:	f107 0310 	add.w	r3, r7, #16
 800ca2c:	3340      	adds	r3, #64	; 0x40
 800ca2e:	2220      	movs	r2, #32
 800ca30:	4619      	mov	r1, r3
 800ca32:	f015 fb63 	bl	80220fc <memcmp>
 800ca36:	4603      	mov	r3, r0
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d002      	beq.n	800ca42 <flashConfigUpdatePeer+0x17a>
            update = true;
 800ca3c:	2301      	movs	r3, #1
 800ca3e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
        }
    }

    // Update if appropriate
    if (update) {
 800ca42:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d017      	beq.n	800ca7a <flashConfigUpdatePeer+0x1b2>
        memcpy(entry, &newEntry, sizeof(newEntry));
 800ca4a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	f107 0310 	add.w	r3, r7, #16
 800ca52:	2260      	movs	r2, #96	; 0x60
 800ca54:	4619      	mov	r1, r3
 800ca56:	f015 fb5f 	bl	8022118 <memcpy>
        if (!flashConfigUpdate()) {
 800ca5a:	f7ff fdad 	bl	800c5b8 <flashConfigUpdate>
 800ca5e:	4603      	mov	r3, r0
 800ca60:	f083 0301 	eor.w	r3, r3, #1
 800ca64:	b2db      	uxtb	r3, r3
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d007      	beq.n	800ca7a <flashConfigUpdatePeer+0x1b2>
            APP_PRINTF("*** can't update config ***\r\n");
 800ca6a:	4b08      	ldr	r3, [pc, #32]	; (800ca8c <flashConfigUpdatePeer+0x1c4>)
 800ca6c:	2200      	movs	r2, #0
 800ca6e:	2100      	movs	r1, #0
 800ca70:	2001      	movs	r0, #1
 800ca72:	f014 f92d 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            return false;
 800ca76:	2300      	movs	r3, #0
 800ca78:	e000      	b.n	800ca7c <flashConfigUpdatePeer+0x1b4>
        }
    }

    // Done
    return true;
 800ca7a:	2301      	movs	r3, #1

}
 800ca7c:	4618      	mov	r0, r3
 800ca7e:	3784      	adds	r7, #132	; 0x84
 800ca80:	46bd      	mov	sp, r7
 800ca82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ca84:	20000cc0 	.word	0x20000cc0
 800ca88:	20000cb8 	.word	0x20000cb8
 800ca8c:	08024050 	.word	0x08024050

0800ca90 <gatewayProcessSensorRequest>:
// Forwards
void gatewayUpdateEnvVar(const char *name, const char *value);

// Process the received message
bool gatewayProcessSensorRequest(uint8_t *sensorAddress, uint8_t *reqJSON, uint32_t reqJSONLen, uint8_t **rspJSON, uint32_t *rspJSONLen)
{
 800ca90:	b580      	push	{r7, lr}
 800ca92:	b0a8      	sub	sp, #160	; 0xa0
 800ca94:	af02      	add	r7, sp, #8
 800ca96:	60f8      	str	r0, [r7, #12]
 800ca98:	60b9      	str	r1, [r7, #8]
 800ca9a:	607a      	str	r2, [r7, #4]
 800ca9c:	603b      	str	r3, [r7, #0]

    // Marshal the JSON
    char *reqstr = JAllocString(reqJSON, reqJSONLen);
 800ca9e:	6879      	ldr	r1, [r7, #4]
 800caa0:	68b8      	ldr	r0, [r7, #8]
 800caa2:	f7f8 f91d 	bl	8004ce0 <JAllocString>
 800caa6:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    J *req = JConvertFromJSONString(reqstr);
 800caaa:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800caae:	f7f6 fe71 	bl	8003794 <JParse>
 800cab2:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    JFree(reqstr);
 800cab6:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 800caba:	f7f5 fee5 	bl	8002888 <JFree>
    J *rsp = NULL;
 800cabe:	2300      	movs	r3, #0
 800cac0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (req == NULL) {
 800cac4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d109      	bne.n	800cae0 <gatewayProcessSensorRequest+0x50>
        rsp = JCreateObject();
 800cacc:	f7f7 fe43 	bl	8004756 <JCreateObject>
 800cad0:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
        JAddStringToObject(rsp, "err", "unable to interpret JSON request");
 800cad4:	4a46      	ldr	r2, [pc, #280]	; (800cbf0 <gatewayProcessSensorRequest+0x160>)
 800cad6:	4947      	ldr	r1, [pc, #284]	; (800cbf4 <gatewayProcessSensorRequest+0x164>)
 800cad8:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800cadc:	f7f7 fd2a 	bl	8004534 <JAddStringToObject>
    }

    // Disallow certain requests
    if (rsp == NULL) {
 800cae0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d137      	bne.n	800cb58 <gatewayProcessSensorRequest+0xc8>
        char compositeName[SENSOR_NAME_MAX] = {0};
 800cae8:	2300      	movs	r3, #0
 800caea:	617b      	str	r3, [r7, #20]
 800caec:	f107 0318 	add.w	r3, r7, #24
 800caf0:	222e      	movs	r2, #46	; 0x2e
 800caf2:	2100      	movs	r1, #0
 800caf4:	4618      	mov	r0, r3
 800caf6:	f015 fb1d 	bl	8022134 <memset>
        char sensorName[SENSOR_NAME_MAX] = {0};
 800cafa:	2300      	movs	r3, #0
 800cafc:	64bb      	str	r3, [r7, #72]	; 0x48
 800cafe:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800cb02:	222e      	movs	r2, #46	; 0x2e
 800cb04:	2100      	movs	r1, #0
 800cb06:	4618      	mov	r0, r3
 800cb08:	f015 fb14 	bl	8022134 <memset>
        char sensorLocationOLC[16] = {0};
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800cb10:	f107 0380 	add.w	r3, r7, #128	; 0x80
 800cb14:	2200      	movs	r2, #0
 800cb16:	601a      	str	r2, [r3, #0]
 800cb18:	605a      	str	r2, [r3, #4]
 800cb1a:	609a      	str	r2, [r3, #8]
        if (flashConfigFindPeerByAddress(sensorAddress, NULL, NULL, compositeName)) {
 800cb1c:	f107 0314 	add.w	r3, r7, #20
 800cb20:	2200      	movs	r2, #0
 800cb22:	2100      	movs	r1, #0
 800cb24:	68f8      	ldr	r0, [r7, #12]
 800cb26:	f7ff fe27 	bl	800c778 <flashConfigFindPeerByAddress>
 800cb2a:	4603      	mov	r3, r0
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d008      	beq.n	800cb42 <gatewayProcessSensorRequest+0xb2>
            extractNameComponents(compositeName, sensorName, sensorLocationOLC, sizeof(sensorLocationOLC));
 800cb30:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 800cb34:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800cb38:	f107 0014 	add.w	r0, r7, #20
 800cb3c:	2310      	movs	r3, #16
 800cb3e:	f003 fbcc 	bl	80102da <extractNameComponents>
        }
        rsp = authRequest(sensorAddress, sensorName, sensorLocationOLC, req);
 800cb42:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 800cb46:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800cb4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800cb4e:	68f8      	ldr	r0, [r7, #12]
 800cb50:	f006 f868 	bl	8012c24 <authRequest>
 800cb54:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
    }

    // Perform the request
    if (rsp != NULL) {
 800cb58:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d008      	beq.n	800cb72 <gatewayProcessSensorRequest+0xe2>
        if (req != NULL) {
 800cb60:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800cb64:	2b00      	cmp	r3, #0
 800cb66:	d01a      	beq.n	800cb9e <gatewayProcessSensorRequest+0x10e>
            JDelete(req);
 800cb68:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800cb6c:	f7f5 feab 	bl	80028c6 <JDelete>
 800cb70:	e015      	b.n	800cb9e <gatewayProcessSensorRequest+0x10e>
        }
    } else {
        APP_PRINTF("%s processing sensor request:\r\n", tracePeer());
 800cb72:	f003 f809 	bl	800fb88 <tracePeer>
 800cb76:	4603      	mov	r3, r0
 800cb78:	9300      	str	r3, [sp, #0]
 800cb7a:	4b1f      	ldr	r3, [pc, #124]	; (800cbf8 <gatewayProcessSensorRequest+0x168>)
 800cb7c:	2200      	movs	r2, #0
 800cb7e:	2100      	movs	r1, #0
 800cb80:	2001      	movs	r0, #1
 800cb82:	f014 f8a5 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        rsp = NoteRequestResponse(req);
 800cb86:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800cb8a:	f7fa fcbd 	bl	8007508 <NoteRequestResponse>
 800cb8e:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
        if (rsp == NULL) {
 800cb92:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d101      	bne.n	800cb9e <gatewayProcessSensorRequest+0x10e>
            return false;
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	e023      	b.n	800cbe6 <gatewayProcessSensorRequest+0x156>
        }
    }

    // Send the response back to the sensor
    *rspJSON = (uint8_t *) JConvertToJSONString(rsp);
 800cb9e:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800cba2:	f7f6 fe69 	bl	8003878 <JPrintUnformatted>
 800cba6:	4602      	mov	r2, r0
 800cba8:	683b      	ldr	r3, [r7, #0]
 800cbaa:	601a      	str	r2, [r3, #0]
    JDelete(rsp);
 800cbac:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 800cbb0:	f7f5 fe89 	bl	80028c6 <JDelete>
    if (rspJSON == NULL) {
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d10b      	bne.n	800cbd2 <gatewayProcessSensorRequest+0x142>
        APP_PRINTF("%s processing sensor request: can't allocate response\r\n", tracePeer());
 800cbba:	f002 ffe5 	bl	800fb88 <tracePeer>
 800cbbe:	4603      	mov	r3, r0
 800cbc0:	9300      	str	r3, [sp, #0]
 800cbc2:	4b0e      	ldr	r3, [pc, #56]	; (800cbfc <gatewayProcessSensorRequest+0x16c>)
 800cbc4:	2200      	movs	r2, #0
 800cbc6:	2100      	movs	r1, #0
 800cbc8:	2001      	movs	r0, #1
 800cbca:	f014 f881 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return false;
 800cbce:	2300      	movs	r3, #0
 800cbd0:	e009      	b.n	800cbe6 <gatewayProcessSensorRequest+0x156>
    }
    *rspJSONLen = strlen((char *)*rspJSON);
 800cbd2:	683b      	ldr	r3, [r7, #0]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	4618      	mov	r0, r3
 800cbd8:	f7f4 fa3c 	bl	8001054 <strlen>
 800cbdc:	4602      	mov	r2, r0
 800cbde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800cbe2:	601a      	str	r2, [r3, #0]
    return true;
 800cbe4:	2301      	movs	r3, #1

}
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	3798      	adds	r7, #152	; 0x98
 800cbea:	46bd      	mov	sp, r7
 800cbec:	bd80      	pop	{r7, pc}
 800cbee:	bf00      	nop
 800cbf0:	08024070 	.word	0x08024070
 800cbf4:	08024094 	.word	0x08024094
 800cbf8:	08024098 	.word	0x08024098
 800cbfc:	080240b8 	.word	0x080240b8

0800cc00 <gatewayEnvVarsLoaded>:

// Return true if the env vars are loaded
bool gatewayEnvVarsLoaded()
{
 800cc00:	b580      	push	{r7, lr}
 800cc02:	af00      	add	r7, sp, #0
    if (envLastUpdateTime != 0) {
 800cc04:	4b06      	ldr	r3, [pc, #24]	; (800cc20 <gatewayEnvVarsLoaded+0x20>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d001      	beq.n	800cc10 <gatewayEnvVarsLoaded+0x10>
        return true;
 800cc0c:	2301      	movs	r3, #1
 800cc0e:	e004      	b.n	800cc1a <gatewayEnvVarsLoaded+0x1a>
    }
    return gatewayHousekeeping(false, 0);
 800cc10:	2100      	movs	r1, #0
 800cc12:	2000      	movs	r0, #0
 800cc14:	f000 f806 	bl	800cc24 <gatewayHousekeeping>
 800cc18:	4603      	mov	r3, r0
}
 800cc1a:	4618      	mov	r0, r3
 800cc1c:	bd80      	pop	{r7, pc}
 800cc1e:	bf00      	nop
 800cc20:	20000cc8 	.word	0x20000cc8

0800cc24 <gatewayHousekeeping>:

// Do periodic housekeeping related to the gateway
bool gatewayHousekeeping(bool sensorsChanged, uint32_t cachedSensors)
{
 800cc24:	b590      	push	{r4, r7, lr}
 800cc26:	f5ad 7d11 	sub.w	sp, sp, #580	; 0x244
 800cc2a:	af08      	add	r7, sp, #32
 800cc2c:	4602      	mov	r2, r0
 800cc2e:	463b      	mov	r3, r7
 800cc30:	6019      	str	r1, [r3, #0]
 800cc32:	1dfb      	adds	r3, r7, #7
 800cc34:	701a      	strb	r2, [r3, #0]
    uint32_t now = NoteTimeST();
 800cc36:	f7f8 ff65 	bl	8005b04 <NoteTimeST>
 800cc3a:	f8c7 01e0 	str.w	r0, [r7, #480]	; 0x1e0

    // If we've added peers since last time, we need to refresh the environment so that
    // we force the peer table to get the new name for the peer.
    if (envLastPeers != flashConfigPeers()) {
 800cc3e:	f7ff fc4f 	bl	800c4e0 <flashConfigPeers>
 800cc42:	4602      	mov	r2, r0
 800cc44:	4bc1      	ldr	r3, [pc, #772]	; (800cf4c <gatewayHousekeeping+0x328>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	429a      	cmp	r2, r3
 800cc4a:	d00a      	beq.n	800cc62 <gatewayHousekeeping+0x3e>
        envLastUpdateTime = 0;
 800cc4c:	4bc0      	ldr	r3, [pc, #768]	; (800cf50 <gatewayHousekeeping+0x32c>)
 800cc4e:	2200      	movs	r2, #0
 800cc50:	601a      	str	r2, [r3, #0]
        envLastModifiedTime = 0;
 800cc52:	4bc0      	ldr	r3, [pc, #768]	; (800cf54 <gatewayHousekeeping+0x330>)
 800cc54:	2200      	movs	r2, #0
 800cc56:	601a      	str	r2, [r3, #0]
        envLastPeers = flashConfigPeers();
 800cc58:	f7ff fc42 	bl	800c4e0 <flashConfigPeers>
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	4abb      	ldr	r2, [pc, #748]	; (800cf4c <gatewayHousekeeping+0x328>)
 800cc60:	6013      	str	r3, [r2, #0]
    }

    // See if we need to refresh the environment
    int mins = var_gateway_env_update_mins ? var_gateway_env_update_mins : DEFAULT_GATEWAY_ENV_UPDATE_MINS;
 800cc62:	4bbd      	ldr	r3, [pc, #756]	; (800cf58 <gatewayHousekeeping+0x334>)
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d002      	beq.n	800cc70 <gatewayHousekeeping+0x4c>
 800cc6a:	4bbb      	ldr	r3, [pc, #748]	; (800cf58 <gatewayHousekeeping+0x334>)
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	e000      	b.n	800cc72 <gatewayHousekeeping+0x4e>
 800cc70:	2305      	movs	r3, #5
 800cc72:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
    while (envLastUpdateTime == 0 || now >= envLastUpdateTime+(mins*60)) {
 800cc76:	e0a3      	b.n	800cdc0 <gatewayHousekeeping+0x19c>
        envLastUpdateTime = now;
 800cc78:	4ab5      	ldr	r2, [pc, #724]	; (800cf50 <gatewayHousekeeping+0x32c>)
 800cc7a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800cc7e:	6013      	str	r3, [r2, #0]

        // See if a firmware update is waiting for us.  If we return from this method with true, it
        // means that the update wasn't successfully completed and so we need to restore our modes.
        // A return with false means that no firmware update was available.
        if (noteFirmwareUpdateIfAvailable()) {
 800cc80:	f7fe fe7c 	bl	800b97c <noteFirmwareUpdateIfAvailable>
 800cc84:	4603      	mov	r3, r0
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d001      	beq.n	800cc8e <gatewayHousekeeping+0x6a>
            noteSetup();
 800cc8a:	f001 f925 	bl	800ded8 <noteSetup>
        }

        // See if env vars need to be checked
        bool refreshEnvVars = false;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
        J *rsp = NoteRequestResponse(NoteNewRequest("env.modified"));
 800cc94:	48b1      	ldr	r0, [pc, #708]	; (800cf5c <gatewayHousekeeping+0x338>)
 800cc96:	f7fa fbdd 	bl	8007454 <NoteNewRequest>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	4618      	mov	r0, r3
 800cc9e:	f7fa fc33 	bl	8007508 <NoteRequestResponse>
 800cca2:	f8c7 01d8 	str.w	r0, [r7, #472]	; 0x1d8
        if (rsp == NULL) {
 800cca6:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d106      	bne.n	800ccbc <gatewayHousekeeping+0x98>
            refreshEnvVars = true;
 800ccae:	2301      	movs	r3, #1
 800ccb0:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
            envLastUpdateTime = 0;
 800ccb4:	4ba6      	ldr	r3, [pc, #664]	; (800cf50 <gatewayHousekeeping+0x32c>)
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	601a      	str	r2, [r3, #0]
 800ccba:	e030      	b.n	800cd1e <gatewayHousekeeping+0xfa>
        } else {
            if (NoteResponseError(rsp)) {
 800ccbc:	49a8      	ldr	r1, [pc, #672]	; (800cf60 <gatewayHousekeeping+0x33c>)
 800ccbe:	f8d7 01d8 	ldr.w	r0, [r7, #472]	; 0x1d8
 800ccc2:	f7f7 fee4 	bl	8004a8e <JIsNullString>
 800ccc6:	4603      	mov	r3, r0
 800ccc8:	f083 0301 	eor.w	r3, r3, #1
 800cccc:	b2db      	uxtb	r3, r3
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d006      	beq.n	800cce0 <gatewayHousekeeping+0xbc>
                refreshEnvVars = true;
 800ccd2:	2301      	movs	r3, #1
 800ccd4:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
                envLastUpdateTime = 0;
 800ccd8:	4b9d      	ldr	r3, [pc, #628]	; (800cf50 <gatewayHousekeeping+0x32c>)
 800ccda:	2200      	movs	r2, #0
 800ccdc:	601a      	str	r2, [r3, #0]
 800ccde:	e01a      	b.n	800cd16 <gatewayHousekeeping+0xf2>
            } else {
                uint32_t modifiedTime = (uint32_t) JGetNumber(rsp, "time");
 800cce0:	49a0      	ldr	r1, [pc, #640]	; (800cf64 <gatewayHousekeeping+0x340>)
 800cce2:	f8d7 01d8 	ldr.w	r0, [r7, #472]	; 0x1d8
 800cce6:	f7f7 fe46 	bl	8004976 <JGetNumber>
 800ccea:	4602      	mov	r2, r0
 800ccec:	460b      	mov	r3, r1
 800ccee:	4610      	mov	r0, r2
 800ccf0:	4619      	mov	r1, r3
 800ccf2:	f7f4 fe4b 	bl	800198c <__aeabi_d2uiz>
 800ccf6:	4603      	mov	r3, r0
 800ccf8:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
                if (envLastModifiedTime != modifiedTime) {
 800ccfc:	4b95      	ldr	r3, [pc, #596]	; (800cf54 <gatewayHousekeeping+0x330>)
 800ccfe:	681b      	ldr	r3, [r3, #0]
 800cd00:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 800cd04:	429a      	cmp	r2, r3
 800cd06:	d006      	beq.n	800cd16 <gatewayHousekeeping+0xf2>
                    refreshEnvVars = true;
 800cd08:	2301      	movs	r3, #1
 800cd0a:	f887 321f 	strb.w	r3, [r7, #543]	; 0x21f
                    envLastModifiedTime = modifiedTime;
 800cd0e:	4a91      	ldr	r2, [pc, #580]	; (800cf54 <gatewayHousekeeping+0x330>)
 800cd10:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 800cd14:	6013      	str	r3, [r2, #0]
                }
            }
            NoteDeleteResponse(rsp);
 800cd16:	f8d7 01d8 	ldr.w	r0, [r7, #472]	; 0x1d8
 800cd1a:	f7f5 fdd4 	bl	80028c6 <JDelete>
        }
        if (!refreshEnvVars) {
 800cd1e:	f897 321f 	ldrb.w	r3, [r7, #543]	; 0x21f
 800cd22:	f083 0301 	eor.w	r3, r3, #1
 800cd26:	b2db      	uxtb	r3, r3
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d15e      	bne.n	800cdea <gatewayHousekeeping+0x1c6>
        }

        // Load the entire set of env vars, to minimize latency.  We need
        // to keep latency to a minimum because for every second we spend in
        // here, it's a second we don't have a receive outstanding.
        rsp = NoteRequestResponse(NoteNewRequest("env.get"));
 800cd2c:	488e      	ldr	r0, [pc, #568]	; (800cf68 <gatewayHousekeeping+0x344>)
 800cd2e:	f7fa fb91 	bl	8007454 <NoteNewRequest>
 800cd32:	4603      	mov	r3, r0
 800cd34:	4618      	mov	r0, r3
 800cd36:	f7fa fbe7 	bl	8007508 <NoteRequestResponse>
 800cd3a:	f8c7 01d8 	str.w	r0, [r7, #472]	; 0x1d8
        if (rsp == NULL) {
 800cd3e:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d103      	bne.n	800cd4e <gatewayHousekeeping+0x12a>
            envLastUpdateTime = 0;
 800cd46:	4b82      	ldr	r3, [pc, #520]	; (800cf50 <gatewayHousekeeping+0x32c>)
 800cd48:	2200      	movs	r2, #0
 800cd4a:	601a      	str	r2, [r3, #0]
            break;
 800cd4c:	e04e      	b.n	800cdec <gatewayHousekeeping+0x1c8>
        }

        // Get the body
        J *body = JDetachItemFromObject(rsp, "body");
 800cd4e:	4987      	ldr	r1, [pc, #540]	; (800cf6c <gatewayHousekeeping+0x348>)
 800cd50:	f8d7 01d8 	ldr.w	r0, [r7, #472]	; 0x1d8
 800cd54:	f7f7 fc5a 	bl	800460c <JDetachItemFromObject>
 800cd58:	f8c7 01d0 	str.w	r0, [r7, #464]	; 0x1d0
        NoteDeleteResponse(rsp);
 800cd5c:	f8d7 01d8 	ldr.w	r0, [r7, #472]	; 0x1d8
 800cd60:	f7f5 fdb1 	bl	80028c6 <JDelete>

        // Enumerate fields in the environment body
        J *field = NULL;
 800cd64:	2300      	movs	r3, #0
 800cd66:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
        JObjectForEach(field, body) {
 800cd6a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d003      	beq.n	800cd7a <gatewayHousekeeping+0x156>
 800cd72:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800cd76:	689b      	ldr	r3, [r3, #8]
 800cd78:	e000      	b.n	800cd7c <gatewayHousekeeping+0x158>
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 800cd80:	e016      	b.n	800cdb0 <gatewayHousekeeping+0x18c>
            char *value = JStringValue(field);
 800cd82:	f8d7 0218 	ldr.w	r0, [r7, #536]	; 0x218
 800cd86:	f7f7 fdcf 	bl	8004928 <JStringValue>
 800cd8a:	f8c7 01cc 	str.w	r0, [r7, #460]	; 0x1cc
            const char *name = JGetItemName(field);
 800cd8e:	f8d7 0218 	ldr.w	r0, [r7, #536]	; 0x218
 800cd92:	f7f7 fee3 	bl	8004b5c <JGetItemName>
 800cd96:	f8c7 01c8 	str.w	r0, [r7, #456]	; 0x1c8
            gatewayUpdateEnvVar(name, value);
 800cd9a:	f8d7 11cc 	ldr.w	r1, [r7, #460]	; 0x1cc
 800cd9e:	f8d7 01c8 	ldr.w	r0, [r7, #456]	; 0x1c8
 800cda2:	f000 fd2d 	bl	800d800 <gatewayUpdateEnvVar>
        JObjectForEach(field, body) {
 800cda6:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
 800cdb0:	f8d7 3218 	ldr.w	r3, [r7, #536]	; 0x218
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d1e4      	bne.n	800cd82 <gatewayHousekeeping+0x15e>

        }

        // Done with body, and done refreshing env vars as a batch
        JDelete(body);
 800cdb8:	f8d7 01d0 	ldr.w	r0, [r7, #464]	; 0x1d0
 800cdbc:	f7f5 fd83 	bl	80028c6 <JDelete>
    while (envLastUpdateTime == 0 || now >= envLastUpdateTime+(mins*60)) {
 800cdc0:	4b63      	ldr	r3, [pc, #396]	; (800cf50 <gatewayHousekeeping+0x32c>)
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	f43f af57 	beq.w	800cc78 <gatewayHousekeeping+0x54>
 800cdca:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800cdce:	4613      	mov	r3, r2
 800cdd0:	011b      	lsls	r3, r3, #4
 800cdd2:	1a9b      	subs	r3, r3, r2
 800cdd4:	009b      	lsls	r3, r3, #2
 800cdd6:	461a      	mov	r2, r3
 800cdd8:	4b5d      	ldr	r3, [pc, #372]	; (800cf50 <gatewayHousekeeping+0x32c>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	4413      	add	r3, r2
 800cdde:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 800cde2:	429a      	cmp	r2, r3
 800cde4:	f4bf af48 	bcs.w	800cc78 <gatewayHousekeeping+0x54>
 800cde8:	e000      	b.n	800cdec <gatewayHousekeeping+0x1c8>
            break;
 800cdea:	bf00      	nop

    }

    // Update the last reset time
    if (last_var_gateway_sensordb_reset_counts != 0
 800cdec:	4b60      	ldr	r3, [pc, #384]	; (800cf70 <gatewayHousekeeping+0x34c>)
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d00e      	beq.n	800ce12 <gatewayHousekeeping+0x1ee>
            && var_gateway_sensordb_reset_counts != 0
 800cdf4:	4b5f      	ldr	r3, [pc, #380]	; (800cf74 <gatewayHousekeeping+0x350>)
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d00a      	beq.n	800ce12 <gatewayHousekeeping+0x1ee>
            && last_var_gateway_sensordb_reset_counts != var_gateway_sensordb_reset_counts) {
 800cdfc:	4b5c      	ldr	r3, [pc, #368]	; (800cf70 <gatewayHousekeeping+0x34c>)
 800cdfe:	681a      	ldr	r2, [r3, #0]
 800ce00:	4b5c      	ldr	r3, [pc, #368]	; (800cf74 <gatewayHousekeeping+0x350>)
 800ce02:	681b      	ldr	r3, [r3, #0]
 800ce04:	429a      	cmp	r2, r3
 800ce06:	d004      	beq.n	800ce12 <gatewayHousekeeping+0x1ee>
        time_var_gateway_sensordb_reset_counts = NoteTimeST();
 800ce08:	f7f8 fe7c 	bl	8005b04 <NoteTimeST>
 800ce0c:	4603      	mov	r3, r0
 800ce0e:	4a5a      	ldr	r2, [pc, #360]	; (800cf78 <gatewayHousekeeping+0x354>)
 800ce10:	6013      	str	r3, [r2, #0]
    }
    last_var_gateway_sensordb_reset_counts = var_gateway_sensordb_reset_counts;
 800ce12:	4b58      	ldr	r3, [pc, #352]	; (800cf74 <gatewayHousekeeping+0x350>)
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	4a56      	ldr	r2, [pc, #344]	; (800cf70 <gatewayHousekeeping+0x34c>)
 800ce18:	6013      	str	r3, [r2, #0]

    // See if we need to refresh the db
    if (sensorsChanged) {
 800ce1a:	1dfb      	adds	r3, r7, #7
 800ce1c:	781b      	ldrb	r3, [r3, #0]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d002      	beq.n	800ce28 <gatewayHousekeeping+0x204>
        dbLastUpdateTime = 0;
 800ce22:	4b56      	ldr	r3, [pc, #344]	; (800cf7c <gatewayHousekeeping+0x358>)
 800ce24:	2200      	movs	r2, #0
 800ce26:	601a      	str	r2, [r3, #0]
    }
    mins = var_gateway_sensordb_update_mins ? var_gateway_sensordb_update_mins : DEFAULT_GATEWAY_SENSORDB_UPDATE_MINS;
 800ce28:	4b55      	ldr	r3, [pc, #340]	; (800cf80 <gatewayHousekeeping+0x35c>)
 800ce2a:	681b      	ldr	r3, [r3, #0]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d002      	beq.n	800ce36 <gatewayHousekeeping+0x212>
 800ce30:	4b53      	ldr	r3, [pc, #332]	; (800cf80 <gatewayHousekeeping+0x35c>)
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	e000      	b.n	800ce38 <gatewayHousekeeping+0x214>
 800ce36:	233c      	movs	r3, #60	; 0x3c
 800ce38:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
    if (dbLastUpdateTime == 0 || now >= dbLastUpdateTime+(mins*60)) {
 800ce3c:	4b4f      	ldr	r3, [pc, #316]	; (800cf7c <gatewayHousekeeping+0x358>)
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d00e      	beq.n	800ce62 <gatewayHousekeeping+0x23e>
 800ce44:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 800ce48:	4613      	mov	r3, r2
 800ce4a:	011b      	lsls	r3, r3, #4
 800ce4c:	1a9b      	subs	r3, r3, r2
 800ce4e:	009b      	lsls	r3, r3, #2
 800ce50:	461a      	mov	r2, r3
 800ce52:	4b4a      	ldr	r3, [pc, #296]	; (800cf7c <gatewayHousekeeping+0x358>)
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	4413      	add	r3, r2
 800ce58:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 800ce5c:	429a      	cmp	r2, r3
 800ce5e:	f0c0 8480 	bcc.w	800d762 <gatewayHousekeeping+0xb3e>
        dbLastUpdateTime = now;
 800ce62:	4a46      	ldr	r2, [pc, #280]	; (800cf7c <gatewayHousekeeping+0x358>)
 800ce64:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800ce68:	6013      	str	r3, [r2, #0]

        // Update from the config DB at most when we do a full sync with the service
        bool updateFromConfigDatabase = false;
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
        J *rsp = NoteRequestResponse(NoteNewRequest("hub.sync.status"));
 800ce70:	4844      	ldr	r0, [pc, #272]	; (800cf84 <gatewayHousekeeping+0x360>)
 800ce72:	f7fa faef 	bl	8007454 <NoteNewRequest>
 800ce76:	4603      	mov	r3, r0
 800ce78:	4618      	mov	r0, r3
 800ce7a:	f7fa fb45 	bl	8007508 <NoteRequestResponse>
 800ce7e:	f8c7 01c4 	str.w	r0, [r7, #452]	; 0x1c4
        if (rsp != NULL) {
 800ce82:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d024      	beq.n	800ced4 <gatewayHousekeeping+0x2b0>
            if (!NoteResponseError(rsp)) {
 800ce8a:	4935      	ldr	r1, [pc, #212]	; (800cf60 <gatewayHousekeeping+0x33c>)
 800ce8c:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 800ce90:	f7f7 fdfd 	bl	8004a8e <JIsNullString>
 800ce94:	4603      	mov	r3, r0
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d018      	beq.n	800cecc <gatewayHousekeeping+0x2a8>
                static JTIME lastSyncTime = 0;
                JTIME syncTime = JGetInt(rsp, "time");
 800ce9a:	4932      	ldr	r1, [pc, #200]	; (800cf64 <gatewayHousekeeping+0x340>)
 800ce9c:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 800cea0:	f7f7 fda8 	bl	80049f4 <JGetInt>
 800cea4:	4603      	mov	r3, r0
 800cea6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
                if (lastSyncTime == 0 || syncTime != lastSyncTime) {
 800ceaa:	4b37      	ldr	r3, [pc, #220]	; (800cf88 <gatewayHousekeeping+0x364>)
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	2b00      	cmp	r3, #0
 800ceb0:	d005      	beq.n	800cebe <gatewayHousekeeping+0x29a>
 800ceb2:	4b35      	ldr	r3, [pc, #212]	; (800cf88 <gatewayHousekeeping+0x364>)
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	f8d7 21c0 	ldr.w	r2, [r7, #448]	; 0x1c0
 800ceba:	429a      	cmp	r2, r3
 800cebc:	d006      	beq.n	800cecc <gatewayHousekeeping+0x2a8>
                    lastSyncTime = syncTime;
 800cebe:	4a32      	ldr	r2, [pc, #200]	; (800cf88 <gatewayHousekeeping+0x364>)
 800cec0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800cec4:	6013      	str	r3, [r2, #0]
                    updateFromConfigDatabase = true;
 800cec6:	2301      	movs	r3, #1
 800cec8:	f887 3217 	strb.w	r3, [r7, #535]	; 0x217
                }
            }
            NoteDeleteResponse(rsp);
 800cecc:	f8d7 01c4 	ldr.w	r0, [r7, #452]	; 0x1c4
 800ced0:	f7f5 fcf9 	bl	80028c6 <JDelete>
        }

        // Load the entire set of configuration notes, to minimize latency.  We need
        // to keep latency to a minimum because for every second we spend in here
        // it's a second we don't have a receive outstanding.
        if (updateFromConfigDatabase) {
 800ced4:	f897 3217 	ldrb.w	r3, [r7, #535]	; 0x217
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	f000 81aa 	beq.w	800d232 <gatewayHousekeeping+0x60e>
            J *req = NoteNewRequest("note.changes");
 800cede:	482b      	ldr	r0, [pc, #172]	; (800cf8c <gatewayHousekeeping+0x368>)
 800cee0:	f7fa fab8 	bl	8007454 <NoteNewRequest>
 800cee4:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
            JAddStringToObject(req, "file", CONFIGDB);
 800cee8:	4a29      	ldr	r2, [pc, #164]	; (800cf90 <gatewayHousekeeping+0x36c>)
 800ceea:	492a      	ldr	r1, [pc, #168]	; (800cf94 <gatewayHousekeeping+0x370>)
 800ceec:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 800cef0:	f7f7 fb20 	bl	8004534 <JAddStringToObject>
            NoteSuspendTransactionDebug();
 800cef4:	f7fa fa92 	bl	800741c <NoteSuspendTransactionDebug>
            J *rsp = NoteRequestResponse(req);
 800cef8:	f8d7 01bc 	ldr.w	r0, [r7, #444]	; 0x1bc
 800cefc:	f7fa fb04 	bl	8007508 <NoteRequestResponse>
 800cf00:	f8c7 01b8 	str.w	r0, [r7, #440]	; 0x1b8
            NoteResumeTransactionDebug();
 800cf04:	f7fa fa98 	bl	8007438 <NoteResumeTransactionDebug>
            if (rsp != NULL) {
 800cf08:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	f000 8190 	beq.w	800d232 <gatewayHousekeeping+0x60e>

                // Get the results
                J *notes = JDetachItemFromObject(rsp, "notes");
 800cf12:	4921      	ldr	r1, [pc, #132]	; (800cf98 <gatewayHousekeeping+0x374>)
 800cf14:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 800cf18:	f7f7 fb78 	bl	800460c <JDetachItemFromObject>
 800cf1c:	f8c7 01b4 	str.w	r0, [r7, #436]	; 0x1b4

                // We no longer need the response
                NoteDeleteResponse(rsp);
 800cf20:	f8d7 01b8 	ldr.w	r0, [r7, #440]	; 0x1b8
 800cf24:	f7f5 fccf 	bl	80028c6 <JDelete>

                // Enumerate notes within the results
                J *note = NULL;
 800cf28:	2300      	movs	r3, #0
 800cf2a:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
                bool updateConfig = false;
 800cf2e:	2300      	movs	r3, #0
 800cf30:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
                JObjectForEach(note, notes) {
 800cf34:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d003      	beq.n	800cf44 <gatewayHousekeeping+0x320>
 800cf3c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800cf40:	689b      	ldr	r3, [r3, #8]
 800cf42:	e000      	b.n	800cf46 <gatewayHousekeeping+0x322>
 800cf44:	2300      	movs	r3, #0
 800cf46:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 800cf4a:	e163      	b.n	800d214 <gatewayHousekeeping+0x5f0>
 800cf4c:	20000cd0 	.word	0x20000cd0
 800cf50:	20000cc8 	.word	0x20000cc8
 800cf54:	20000ccc 	.word	0x20000ccc
 800cf58:	20001b5c 	.word	0x20001b5c
 800cf5c:	080240f0 	.word	0x080240f0
 800cf60:	08024094 	.word	0x08024094
 800cf64:	08024100 	.word	0x08024100
 800cf68:	08024108 	.word	0x08024108
 800cf6c:	08024110 	.word	0x08024110
 800cf70:	20000cd4 	.word	0x20000cd4
 800cf74:	20001b58 	.word	0x20001b58
 800cf78:	20000cd8 	.word	0x20000cd8
 800cf7c:	20000cc4 	.word	0x20000cc4
 800cf80:	20001b60 	.word	0x20001b60
 800cf84:	08024118 	.word	0x08024118
 800cf88:	20000cdc 	.word	0x20000cdc
 800cf8c:	08024128 	.word	0x08024128
 800cf90:	08024138 	.word	0x08024138
 800cf94:	08024144 	.word	0x08024144
 800cf98:	0802414c 	.word	0x0802414c

                    // Get the sensor ID (in hex)
                    const char *sensorIDHex = JGetItemName(note);
 800cf9c:	f8d7 0210 	ldr.w	r0, [r7, #528]	; 0x210
 800cfa0:	f7f7 fddc 	bl	8004b5c <JGetItemName>
 800cfa4:	f8c7 01b0 	str.w	r0, [r7, #432]	; 0x1b0

                    // Get the sensor location (encoded in OLC format)
                    const char *bodyName = "";
 800cfa8:	4ba5      	ldr	r3, [pc, #660]	; (800d240 <gatewayHousekeeping+0x61c>)
 800cfaa:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
                    const char *bodyLoc = "";
 800cfae:	4ba4      	ldr	r3, [pc, #656]	; (800d240 <gatewayHousekeeping+0x61c>)
 800cfb0:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
                    J *body = JGetObject(note, "body");
 800cfb4:	49a3      	ldr	r1, [pc, #652]	; (800d244 <gatewayHousekeeping+0x620>)
 800cfb6:	f8d7 0210 	ldr.w	r0, [r7, #528]	; 0x210
 800cfba:	f7f7 fc93 	bl	80048e4 <JGetObject>
 800cfbe:	f8c7 01ac 	str.w	r0, [r7, #428]	; 0x1ac
                    if (body != NULL) {
 800cfc2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d00d      	beq.n	800cfe6 <gatewayHousekeeping+0x3c2>
                        bodyName = JGetString(body, "name");
 800cfca:	499f      	ldr	r1, [pc, #636]	; (800d248 <gatewayHousekeeping+0x624>)
 800cfcc:	f8d7 01ac 	ldr.w	r0, [r7, #428]	; 0x1ac
 800cfd0:	f7f7 fc5a 	bl	8004888 <JGetString>
 800cfd4:	f8c7 0208 	str.w	r0, [r7, #520]	; 0x208
                        bodyLoc = JGetString(body, "loc");
 800cfd8:	499c      	ldr	r1, [pc, #624]	; (800d24c <gatewayHousekeeping+0x628>)
 800cfda:	f8d7 01ac 	ldr.w	r0, [r7, #428]	; 0x1ac
 800cfde:	f7f7 fc53 	bl	8004888 <JGetString>
 800cfe2:	f8c7 0204 	str.w	r0, [r7, #516]	; 0x204
                    }

                    // Get the sensor name, and create a composite with the location
                    char sensorName[256];
                    strlcpy(sensorName, bodyName, sizeof(sensorName));
 800cfe6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800cfea:	f44f 7280 	mov.w	r2, #256	; 0x100
 800cfee:	f8d7 1208 	ldr.w	r1, [r7, #520]	; 0x208
 800cff2:	4618      	mov	r0, r3
 800cff4:	f7fa fbbe 	bl	8007774 <strlcpy>
                    if (bodyLoc[0] != '\0') {
 800cff8:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800cffc:	781b      	ldrb	r3, [r3, #0]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d018      	beq.n	800d034 <gatewayHousekeeping+0x410>
                        strlcat(sensorName, " [", sizeof(sensorName));
 800d002:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d006:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d00a:	4991      	ldr	r1, [pc, #580]	; (800d250 <gatewayHousekeeping+0x62c>)
 800d00c:	4618      	mov	r0, r3
 800d00e:	f7fa fbed 	bl	80077ec <strlcat>
                        strlcat(sensorName, bodyLoc, sizeof(sensorName));
 800d012:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d016:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d01a:	f8d7 1204 	ldr.w	r1, [r7, #516]	; 0x204
 800d01e:	4618      	mov	r0, r3
 800d020:	f7fa fbe4 	bl	80077ec <strlcat>
                        strlcat(sensorName, "]", sizeof(sensorName));
 800d024:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d028:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d02c:	4989      	ldr	r1, [pc, #548]	; (800d254 <gatewayHousekeeping+0x630>)
 800d02e:	4618      	mov	r0, r3
 800d030:	f7fa fbdc 	bl	80077ec <strlcat>
                    }

                    // Convert the sensor ID from hex to binary
                    bool validHex = true;
 800d034:	2301      	movs	r3, #1
 800d036:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203
                    uint8_t addrbuf[ADDRESS_LEN];
                    int addrlen = 0;
 800d03a:	2300      	movs	r3, #0
 800d03c:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
                    const char *p = sensorIDHex;
 800d040:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800d044:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
                    while (*p != '\0' && *(p+1) != '\0') {
 800d048:	e0aa      	b.n	800d1a0 <gatewayHousekeeping+0x57c>
                        char ch1 = *p++;
 800d04a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800d04e:	1c5a      	adds	r2, r3, #1
 800d050:	f8c7 21f8 	str.w	r2, [r7, #504]	; 0x1f8
 800d054:	781b      	ldrb	r3, [r3, #0]
 800d056:	f887 31ab 	strb.w	r3, [r7, #427]	; 0x1ab
                        char ch2 = *p++;
 800d05a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800d05e:	1c5a      	adds	r2, r3, #1
 800d060:	f8c7 21f8 	str.w	r2, [r7, #504]	; 0x1f8
 800d064:	781b      	ldrb	r3, [r3, #0]
 800d066:	f887 31aa 	strb.w	r3, [r7, #426]	; 0x1aa
                        uint8_t value = 0;
 800d06a:	2300      	movs	r3, #0
 800d06c:	f887 31f7 	strb.w	r3, [r7, #503]	; 0x1f7
                        if (ch1 >= '0' && ch1 <= '9') {
 800d070:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 800d074:	2b2f      	cmp	r3, #47	; 0x2f
 800d076:	d90f      	bls.n	800d098 <gatewayHousekeeping+0x474>
 800d078:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 800d07c:	2b39      	cmp	r3, #57	; 0x39
 800d07e:	d80b      	bhi.n	800d098 <gatewayHousekeeping+0x474>
                            value |= (ch1 - '0') << 4;
 800d080:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 800d084:	3b30      	subs	r3, #48	; 0x30
 800d086:	011b      	lsls	r3, r3, #4
 800d088:	b25a      	sxtb	r2, r3
 800d08a:	f997 31f7 	ldrsb.w	r3, [r7, #503]	; 0x1f7
 800d08e:	4313      	orrs	r3, r2
 800d090:	b25b      	sxtb	r3, r3
 800d092:	f887 31f7 	strb.w	r3, [r7, #503]	; 0x1f7
 800d096:	e02b      	b.n	800d0f0 <gatewayHousekeeping+0x4cc>
                        } else if (ch1 >= 'a' && ch1 <= 'f') {
 800d098:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 800d09c:	2b60      	cmp	r3, #96	; 0x60
 800d09e:	d90f      	bls.n	800d0c0 <gatewayHousekeeping+0x49c>
 800d0a0:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 800d0a4:	2b66      	cmp	r3, #102	; 0x66
 800d0a6:	d80b      	bhi.n	800d0c0 <gatewayHousekeeping+0x49c>
                            value |= ((ch1 - 'a') + 10) << 4;
 800d0a8:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 800d0ac:	3b57      	subs	r3, #87	; 0x57
 800d0ae:	011b      	lsls	r3, r3, #4
 800d0b0:	b25a      	sxtb	r2, r3
 800d0b2:	f997 31f7 	ldrsb.w	r3, [r7, #503]	; 0x1f7
 800d0b6:	4313      	orrs	r3, r2
 800d0b8:	b25b      	sxtb	r3, r3
 800d0ba:	f887 31f7 	strb.w	r3, [r7, #503]	; 0x1f7
 800d0be:	e017      	b.n	800d0f0 <gatewayHousekeeping+0x4cc>
                        } else if (ch1 >= 'A' && ch1 <= 'F') {
 800d0c0:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 800d0c4:	2b40      	cmp	r3, #64	; 0x40
 800d0c6:	d90f      	bls.n	800d0e8 <gatewayHousekeeping+0x4c4>
 800d0c8:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 800d0cc:	2b46      	cmp	r3, #70	; 0x46
 800d0ce:	d80b      	bhi.n	800d0e8 <gatewayHousekeeping+0x4c4>
                            value |= ((ch1 - 'A') + 10) << 4;
 800d0d0:	f897 31ab 	ldrb.w	r3, [r7, #427]	; 0x1ab
 800d0d4:	3b37      	subs	r3, #55	; 0x37
 800d0d6:	011b      	lsls	r3, r3, #4
 800d0d8:	b25a      	sxtb	r2, r3
 800d0da:	f997 31f7 	ldrsb.w	r3, [r7, #503]	; 0x1f7
 800d0de:	4313      	orrs	r3, r2
 800d0e0:	b25b      	sxtb	r3, r3
 800d0e2:	f887 31f7 	strb.w	r3, [r7, #503]	; 0x1f7
 800d0e6:	e003      	b.n	800d0f0 <gatewayHousekeeping+0x4cc>
                        } else {
                            validHex = false;
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203
                            break;
 800d0ee:	e063      	b.n	800d1b8 <gatewayHousekeeping+0x594>
                        }
                        if (ch2 >= '0' && ch2 <= '9') {
 800d0f0:	f897 31aa 	ldrb.w	r3, [r7, #426]	; 0x1aa
 800d0f4:	2b2f      	cmp	r3, #47	; 0x2f
 800d0f6:	d90f      	bls.n	800d118 <gatewayHousekeeping+0x4f4>
 800d0f8:	f897 31aa 	ldrb.w	r3, [r7, #426]	; 0x1aa
 800d0fc:	2b39      	cmp	r3, #57	; 0x39
 800d0fe:	d80b      	bhi.n	800d118 <gatewayHousekeeping+0x4f4>
                            value |= (ch2 - '0');
 800d100:	f897 31aa 	ldrb.w	r3, [r7, #426]	; 0x1aa
 800d104:	3b30      	subs	r3, #48	; 0x30
 800d106:	b2db      	uxtb	r3, r3
 800d108:	b25a      	sxtb	r2, r3
 800d10a:	f997 31f7 	ldrsb.w	r3, [r7, #503]	; 0x1f7
 800d10e:	4313      	orrs	r3, r2
 800d110:	b25b      	sxtb	r3, r3
 800d112:	f887 31f7 	strb.w	r3, [r7, #503]	; 0x1f7
 800d116:	e02b      	b.n	800d170 <gatewayHousekeeping+0x54c>
                        } else if (ch2 >= 'a' && ch2 <= 'f') {
 800d118:	f897 31aa 	ldrb.w	r3, [r7, #426]	; 0x1aa
 800d11c:	2b60      	cmp	r3, #96	; 0x60
 800d11e:	d90f      	bls.n	800d140 <gatewayHousekeeping+0x51c>
 800d120:	f897 31aa 	ldrb.w	r3, [r7, #426]	; 0x1aa
 800d124:	2b66      	cmp	r3, #102	; 0x66
 800d126:	d80b      	bhi.n	800d140 <gatewayHousekeeping+0x51c>
                            value |= ((ch2 - 'a') + 10);
 800d128:	f897 31aa 	ldrb.w	r3, [r7, #426]	; 0x1aa
 800d12c:	3b57      	subs	r3, #87	; 0x57
 800d12e:	b2db      	uxtb	r3, r3
 800d130:	b25a      	sxtb	r2, r3
 800d132:	f997 31f7 	ldrsb.w	r3, [r7, #503]	; 0x1f7
 800d136:	4313      	orrs	r3, r2
 800d138:	b25b      	sxtb	r3, r3
 800d13a:	f887 31f7 	strb.w	r3, [r7, #503]	; 0x1f7
 800d13e:	e017      	b.n	800d170 <gatewayHousekeeping+0x54c>
                        } else if (ch2 >= 'A' && ch2 <= 'F') {
 800d140:	f897 31aa 	ldrb.w	r3, [r7, #426]	; 0x1aa
 800d144:	2b40      	cmp	r3, #64	; 0x40
 800d146:	d90f      	bls.n	800d168 <gatewayHousekeeping+0x544>
 800d148:	f897 31aa 	ldrb.w	r3, [r7, #426]	; 0x1aa
 800d14c:	2b46      	cmp	r3, #70	; 0x46
 800d14e:	d80b      	bhi.n	800d168 <gatewayHousekeeping+0x544>
                            value |= ((ch2 - 'A') + 10);
 800d150:	f897 31aa 	ldrb.w	r3, [r7, #426]	; 0x1aa
 800d154:	3b37      	subs	r3, #55	; 0x37
 800d156:	b2db      	uxtb	r3, r3
 800d158:	b25a      	sxtb	r2, r3
 800d15a:	f997 31f7 	ldrsb.w	r3, [r7, #503]	; 0x1f7
 800d15e:	4313      	orrs	r3, r2
 800d160:	b25b      	sxtb	r3, r3
 800d162:	f887 31f7 	strb.w	r3, [r7, #503]	; 0x1f7
 800d166:	e003      	b.n	800d170 <gatewayHousekeeping+0x54c>
                        } else {
                            validHex = false;
 800d168:	2300      	movs	r3, #0
 800d16a:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203
                            break;
 800d16e:	e023      	b.n	800d1b8 <gatewayHousekeeping+0x594>
                        }
                        if (addrlen >= ADDRESS_LEN) {
 800d170:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d174:	2b0b      	cmp	r3, #11
 800d176:	dd03      	ble.n	800d180 <gatewayHousekeeping+0x55c>
                            validHex = false;
 800d178:	2300      	movs	r3, #0
 800d17a:	f887 3203 	strb.w	r3, [r7, #515]	; 0x203
                            break;
 800d17e:	e01b      	b.n	800d1b8 <gatewayHousekeeping+0x594>
                        }
                        addrlen++;
 800d180:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d184:	3301      	adds	r3, #1
 800d186:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
                        addrbuf[ADDRESS_LEN-addrlen] = value;
 800d18a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d18e:	f1c3 030c 	rsb	r3, r3, #12
 800d192:	f507 7208 	add.w	r2, r7, #544	; 0x220
 800d196:	4413      	add	r3, r2
 800d198:	f897 21f7 	ldrb.w	r2, [r7, #503]	; 0x1f7
 800d19c:	f803 2c98 	strb.w	r2, [r3, #-152]
                    while (*p != '\0' && *(p+1) != '\0') {
 800d1a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800d1a4:	781b      	ldrb	r3, [r3, #0]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d006      	beq.n	800d1b8 <gatewayHousekeeping+0x594>
 800d1aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800d1ae:	3301      	adds	r3, #1
 800d1b0:	781b      	ldrb	r3, [r3, #0]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	f47f af49 	bne.w	800d04a <gatewayHousekeeping+0x426>
                    }

                    // If valid hex and the length is at least 2 bytes, set the name
                    if (validHex && addrlen >= 2) {
 800d1b8:	f897 3203 	ldrb.w	r3, [r7, #515]	; 0x203
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d024      	beq.n	800d20a <gatewayHousekeeping+0x5e6>
 800d1c0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d1c4:	2b01      	cmp	r3, #1
 800d1c6:	dd20      	ble.n	800d20a <gatewayHousekeeping+0x5e6>
                        if (flashConfigUpdatePeerName(&addrbuf[ADDRESS_LEN-addrlen], addrlen, sensorName)) {
 800d1c8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800d1cc:	f1c3 030c 	rsb	r3, r3, #12
 800d1d0:	f507 72c4 	add.w	r2, r7, #392	; 0x188
 800d1d4:	4413      	add	r3, r2
 800d1d6:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 800d1da:	b2d1      	uxtb	r1, r2
 800d1dc:	f107 0268 	add.w	r2, r7, #104	; 0x68
 800d1e0:	4618      	mov	r0, r3
 800d1e2:	f7ff fb23 	bl	800c82c <flashConfigUpdatePeerName>
 800d1e6:	4603      	mov	r3, r0
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d00e      	beq.n	800d20a <gatewayHousekeeping+0x5e6>
                            APP_PRINTF("config: %s name updated to '%s'\r\n", sensorIDHex, sensorName);
 800d1ec:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d1f0:	9301      	str	r3, [sp, #4]
 800d1f2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800d1f6:	9300      	str	r3, [sp, #0]
 800d1f8:	4b17      	ldr	r3, [pc, #92]	; (800d258 <gatewayHousekeeping+0x634>)
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	2100      	movs	r1, #0
 800d1fe:	2001      	movs	r0, #1
 800d200:	f013 fd66 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                            updateConfig = true;
 800d204:	2301      	movs	r3, #1
 800d206:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
                JObjectForEach(note, notes) {
 800d20a:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 800d214:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 800d218:	2b00      	cmp	r3, #0
 800d21a:	f47f aebf 	bne.w	800cf9c <gatewayHousekeeping+0x378>
                    }

                }

                // Done with all configured notes
                JDelete(notes);
 800d21e:	f8d7 01b4 	ldr.w	r0, [r7, #436]	; 0x1b4
 800d222:	f7f5 fb50 	bl	80028c6 <JDelete>

                // Update the config if something changed
                if (updateConfig) {
 800d226:	f897 320f 	ldrb.w	r3, [r7, #527]	; 0x20f
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d001      	beq.n	800d232 <gatewayHousekeeping+0x60e>
                    flashConfigUpdate();
 800d22e:	f7ff f9c3 	bl	800c5b8 <flashConfigUpdate>
                }
            }
        }

        // Now, loop over all sensors, updating them
        uint32_t notesUpdated = 0;
 800d232:	2300      	movs	r3, #0
 800d234:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
        for (int i=0; i<cachedSensors; i++) {
 800d238:	2300      	movs	r3, #0
 800d23a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 800d23e:	e289      	b.n	800d754 <gatewayHousekeeping+0xb30>
 800d240:	08024154 	.word	0x08024154
 800d244:	08024110 	.word	0x08024110
 800d248:	08024158 	.word	0x08024158
 800d24c:	08024160 	.word	0x08024160
 800d250:	08024164 	.word	0x08024164
 800d254:	08024168 	.word	0x08024168
 800d258:	0802416c 	.word	0x0802416c
            // Get the info
            uint8_t sensorAddress[ADDRESS_LEN];
            uint16_t sensorMv;
            int8_t gatewayRSSI, gatewaySNR, sensorRSSI, sensorSNR, sensorTXP, sensorLTP;
            uint32_t lastReceivedTime, requestsProcessed, requestsLost;
            bool valid = appSensorCacheEntry(i, sensorAddress,
 800d25c:	f8d7 01ec 	ldr.w	r0, [r7, #492]	; 0x1ec
 800d260:	f507 74bc 	add.w	r4, r7, #376	; 0x178
 800d264:	f207 1279 	addw	r2, r7, #377	; 0x179
 800d268:	f507 71be 	add.w	r1, r7, #380	; 0x17c
 800d26c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 800d270:	9307      	str	r3, [sp, #28]
 800d272:	f507 73b6 	add.w	r3, r7, #364	; 0x16c
 800d276:	9306      	str	r3, [sp, #24]
 800d278:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 800d27c:	9305      	str	r3, [sp, #20]
 800d27e:	f507 73bd 	add.w	r3, r7, #378	; 0x17a
 800d282:	9304      	str	r3, [sp, #16]
 800d284:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 800d288:	9303      	str	r3, [sp, #12]
 800d28a:	f207 1375 	addw	r3, r7, #373	; 0x175
 800d28e:	9302      	str	r3, [sp, #8]
 800d290:	f507 73bb 	add.w	r3, r7, #374	; 0x176
 800d294:	9301      	str	r3, [sp, #4]
 800d296:	f207 1377 	addw	r3, r7, #375	; 0x177
 800d29a:	9300      	str	r3, [sp, #0]
 800d29c:	4623      	mov	r3, r4
 800d29e:	f7fd f969 	bl	800a574 <appSensorCacheEntry>
 800d2a2:	4603      	mov	r3, r0
 800d2a4:	f887 31a9 	strb.w	r3, [r7, #425]	; 0x1a9
                                             &gatewayRSSI, &gatewaySNR,
                                             &sensorRSSI, &sensorSNR,
                                             &sensorTXP, &sensorLTP, &sensorMv,
                                             &lastReceivedTime,
                                             &requestsProcessed, &requestsLost);
            if (!valid) {
 800d2a8:	f897 31a9 	ldrb.w	r3, [r7, #425]	; 0x1a9
 800d2ac:	f083 0301 	eor.w	r3, r3, #1
 800d2b0:	b2db      	uxtb	r3, r3
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	f040 8242 	bne.w	800d73c <gatewayHousekeeping+0xb18>
                continue;
            }

            // Load the record from the DB, creating the body if it doesn't exist
            J *req = NoteNewRequest("note.get");
 800d2b8:	4868      	ldr	r0, [pc, #416]	; (800d45c <gatewayHousekeeping+0x838>)
 800d2ba:	f7fa f8cb 	bl	8007454 <NoteNewRequest>
 800d2be:	f8c7 01a4 	str.w	r0, [r7, #420]	; 0x1a4
            if (req == NULL) {
 800d2c2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	f000 823a 	beq.w	800d740 <gatewayHousekeeping+0xb1c>
                continue;
            }
            char noteID[40];
            utilAddressToText(sensorAddress, noteID, sizeof(noteID));
 800d2cc:	f107 010c 	add.w	r1, r7, #12
 800d2d0:	f507 73be 	add.w	r3, r7, #380	; 0x17c
 800d2d4:	2228      	movs	r2, #40	; 0x28
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	f002 ffd7 	bl	801028a <utilAddressToText>
            JAddStringToObject(req, "note", noteID);
 800d2dc:	f107 030c 	add.w	r3, r7, #12
 800d2e0:	461a      	mov	r2, r3
 800d2e2:	495f      	ldr	r1, [pc, #380]	; (800d460 <gatewayHousekeeping+0x83c>)
 800d2e4:	f8d7 01a4 	ldr.w	r0, [r7, #420]	; 0x1a4
 800d2e8:	f7f7 f924 	bl	8004534 <JAddStringToObject>
            JAddStringToObject(req, "file", SENSORDB);
 800d2ec:	4a5d      	ldr	r2, [pc, #372]	; (800d464 <gatewayHousekeeping+0x840>)
 800d2ee:	495e      	ldr	r1, [pc, #376]	; (800d468 <gatewayHousekeeping+0x844>)
 800d2f0:	f8d7 01a4 	ldr.w	r0, [r7, #420]	; 0x1a4
 800d2f4:	f7f7 f91e 	bl	8004534 <JAddStringToObject>
            NoteSuspendTransactionDebug();
 800d2f8:	f7fa f890 	bl	800741c <NoteSuspendTransactionDebug>
            J *rsp = NoteRequestResponse(req);
 800d2fc:	f8d7 01a4 	ldr.w	r0, [r7, #420]	; 0x1a4
 800d300:	f7fa f902 	bl	8007508 <NoteRequestResponse>
 800d304:	f8c7 01a0 	str.w	r0, [r7, #416]	; 0x1a0
            NoteResumeTransactionDebug();
 800d308:	f7fa f896 	bl	8007438 <NoteResumeTransactionDebug>
            if (rsp == NULL) {
 800d30c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800d310:	2b00      	cmp	r3, #0
 800d312:	f000 8217 	beq.w	800d744 <gatewayHousekeeping+0xb20>
                continue;
            }
            J *body;
            bool updateRequired = false;
 800d316:	2300      	movs	r3, #0
 800d318:	f887 31e7 	strb.w	r3, [r7, #487]	; 0x1e7
            if (NoteResponseError(rsp)) {
 800d31c:	4953      	ldr	r1, [pc, #332]	; (800d46c <gatewayHousekeeping+0x848>)
 800d31e:	f8d7 01a0 	ldr.w	r0, [r7, #416]	; 0x1a0
 800d322:	f7f7 fbb4 	bl	8004a8e <JIsNullString>
 800d326:	4603      	mov	r3, r0
 800d328:	f083 0301 	eor.w	r3, r3, #1
 800d32c:	b2db      	uxtb	r3, r3
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d018      	beq.n	800d364 <gatewayHousekeeping+0x740>
                if (!NoteResponseErrorContains(rsp, "{note-noexist}")) {
 800d332:	4a4f      	ldr	r2, [pc, #316]	; (800d470 <gatewayHousekeeping+0x84c>)
 800d334:	494d      	ldr	r1, [pc, #308]	; (800d46c <gatewayHousekeeping+0x848>)
 800d336:	f8d7 01a0 	ldr.w	r0, [r7, #416]	; 0x1a0
 800d33a:	f7f7 fbd6 	bl	8004aea <JContainsString>
 800d33e:	4603      	mov	r3, r0
 800d340:	f083 0301 	eor.w	r3, r3, #1
 800d344:	b2db      	uxtb	r3, r3
 800d346:	2b00      	cmp	r3, #0
 800d348:	d004      	beq.n	800d354 <gatewayHousekeeping+0x730>
                    NoteDeleteResponse(rsp);
 800d34a:	f8d7 01a0 	ldr.w	r0, [r7, #416]	; 0x1a0
 800d34e:	f7f5 faba 	bl	80028c6 <JDelete>
                    continue;
 800d352:	e1fa      	b.n	800d74a <gatewayHousekeeping+0xb26>
                }
                body = JCreateObject();
 800d354:	f7f7 f9ff 	bl	8004756 <JCreateObject>
 800d358:	f8c7 01e8 	str.w	r0, [r7, #488]	; 0x1e8
                updateRequired = true;
 800d35c:	2301      	movs	r3, #1
 800d35e:	f887 31e7 	strb.w	r3, [r7, #487]	; 0x1e7
 800d362:	e011      	b.n	800d388 <gatewayHousekeeping+0x764>
            } else {
                body = JDetachItemFromObject(rsp, "body");
 800d364:	4943      	ldr	r1, [pc, #268]	; (800d474 <gatewayHousekeeping+0x850>)
 800d366:	f8d7 01a0 	ldr.w	r0, [r7, #416]	; 0x1a0
 800d36a:	f7f7 f94f 	bl	800460c <JDetachItemFromObject>
 800d36e:	f8c7 01e8 	str.w	r0, [r7, #488]	; 0x1e8
                if (body == NULL) {
 800d372:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800d376:	2b00      	cmp	r3, #0
 800d378:	d106      	bne.n	800d388 <gatewayHousekeeping+0x764>
                    body = JCreateObject();
 800d37a:	f7f7 f9ec 	bl	8004756 <JCreateObject>
 800d37e:	f8c7 01e8 	str.w	r0, [r7, #488]	; 0x1e8
                    updateRequired = true;
 800d382:	2301      	movs	r3, #1
 800d384:	f887 31e7 	strb.w	r3, [r7, #487]	; 0x1e7
                }
            }
            NoteDeleteResponse(rsp);
 800d388:	f8d7 01a0 	ldr.w	r0, [r7, #416]	; 0x1a0
 800d38c:	f7f5 fa9b 	bl	80028c6 <JDelete>

            // Update the name in the note if it has changed
            char sensorName[SENSOR_NAME_MAX];
            if (flashConfigFindPeerByAddress(sensorAddress, NULL, NULL, sensorName)) {
 800d390:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800d394:	f507 70be 	add.w	r0, r7, #380	; 0x17c
 800d398:	2200      	movs	r2, #0
 800d39a:	2100      	movs	r1, #0
 800d39c:	f7ff f9ec 	bl	800c778 <flashConfigFindPeerByAddress>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d026      	beq.n	800d3f4 <gatewayHousekeeping+0x7d0>
                char cleanName[SENSOR_NAME_MAX];
                extractNameComponents(sensorName, cleanName, NULL, 0);
 800d3a6:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800d3aa:	f107 0034 	add.w	r0, r7, #52	; 0x34
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	f002 ff92 	bl	80102da <extractNameComponents>
                if (strcmp(JGetString(body, SENSORDB_FIELD_NAME), cleanName) != 0) {
 800d3b6:	4930      	ldr	r1, [pc, #192]	; (800d478 <gatewayHousekeeping+0x854>)
 800d3b8:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d3bc:	f7f7 fa64 	bl	8004888 <JGetString>
 800d3c0:	4602      	mov	r2, r0
 800d3c2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d3c6:	4619      	mov	r1, r3
 800d3c8:	4610      	mov	r0, r2
 800d3ca:	f7f3 fe39 	bl	8001040 <strcmp>
 800d3ce:	4603      	mov	r3, r0
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d00f      	beq.n	800d3f4 <gatewayHousekeeping+0x7d0>
                    JDeleteItemFromObject(body, SENSORDB_FIELD_NAME);
 800d3d4:	4928      	ldr	r1, [pc, #160]	; (800d478 <gatewayHousekeeping+0x854>)
 800d3d6:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d3da:	f7f7 f92a 	bl	8004632 <JDeleteItemFromObject>
                    JAddStringToObject(body, SENSORDB_FIELD_NAME, cleanName);
 800d3de:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d3e2:	461a      	mov	r2, r3
 800d3e4:	4924      	ldr	r1, [pc, #144]	; (800d478 <gatewayHousekeeping+0x854>)
 800d3e6:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d3ea:	f7f7 f8a3 	bl	8004534 <JAddStringToObject>
                    updateRequired = true;
 800d3ee:	2301      	movs	r3, #1
 800d3f0:	f887 31e7 	strb.w	r3, [r7, #487]	; 0x1e7
                }
            }

            // Update error/success counts, or reset them
            if (var_gateway_sensordb_reset_counts != 0
 800d3f4:	4b21      	ldr	r3, [pc, #132]	; (800d47c <gatewayHousekeeping+0x858>)
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d049      	beq.n	800d490 <gatewayHousekeeping+0x86c>
                    && time_var_gateway_sensordb_reset_counts != 0
 800d3fc:	4b20      	ldr	r3, [pc, #128]	; (800d480 <gatewayHousekeeping+0x85c>)
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	2b00      	cmp	r3, #0
 800d402:	d045      	beq.n	800d490 <gatewayHousekeeping+0x86c>
                    && JGetInt(body, SENSORDB_FIELD_WHEN) < time_var_gateway_sensordb_reset_counts) {
 800d404:	491f      	ldr	r1, [pc, #124]	; (800d484 <gatewayHousekeeping+0x860>)
 800d406:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d40a:	f7f7 faf3 	bl	80049f4 <JGetInt>
 800d40e:	4603      	mov	r3, r0
 800d410:	461a      	mov	r2, r3
 800d412:	4b1b      	ldr	r3, [pc, #108]	; (800d480 <gatewayHousekeeping+0x85c>)
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	429a      	cmp	r2, r3
 800d418:	d23a      	bcs.n	800d490 <gatewayHousekeeping+0x86c>
                JDeleteItemFromObject(body, SENSORDB_FIELD_RECEIVED);
 800d41a:	491b      	ldr	r1, [pc, #108]	; (800d488 <gatewayHousekeeping+0x864>)
 800d41c:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d420:	f7f7 f907 	bl	8004632 <JDeleteItemFromObject>
                JAddNumberToObject(body, SENSORDB_FIELD_RECEIVED, 0);
 800d424:	f04f 0200 	mov.w	r2, #0
 800d428:	f04f 0300 	mov.w	r3, #0
 800d42c:	4916      	ldr	r1, [pc, #88]	; (800d488 <gatewayHousekeeping+0x864>)
 800d42e:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d432:	f7f7 f860 	bl	80044f6 <JAddNumberToObject>
                JDeleteItemFromObject(body, SENSORDB_FIELD_LOST);
 800d436:	4915      	ldr	r1, [pc, #84]	; (800d48c <gatewayHousekeeping+0x868>)
 800d438:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d43c:	f7f7 f8f9 	bl	8004632 <JDeleteItemFromObject>
                JAddNumberToObject(body, SENSORDB_FIELD_LOST, 0);
 800d440:	f04f 0200 	mov.w	r2, #0
 800d444:	f04f 0300 	mov.w	r3, #0
 800d448:	4910      	ldr	r1, [pc, #64]	; (800d48c <gatewayHousekeeping+0x868>)
 800d44a:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d44e:	f7f7 f852 	bl	80044f6 <JAddNumberToObject>
                updateRequired = true;
 800d452:	2301      	movs	r3, #1
 800d454:	f887 31e7 	strb.w	r3, [r7, #487]	; 0x1e7
 800d458:	e05f      	b.n	800d51a <gatewayHousekeeping+0x8f6>
 800d45a:	bf00      	nop
 800d45c:	08024190 	.word	0x08024190
 800d460:	0802419c 	.word	0x0802419c
 800d464:	080241a4 	.word	0x080241a4
 800d468:	08024144 	.word	0x08024144
 800d46c:	08024094 	.word	0x08024094
 800d470:	080241b0 	.word	0x080241b0
 800d474:	08024110 	.word	0x08024110
 800d478:	08024158 	.word	0x08024158
 800d47c:	20001b58 	.word	0x20001b58
 800d480:	20000cd8 	.word	0x20000cd8
 800d484:	080241c0 	.word	0x080241c0
 800d488:	080241c8 	.word	0x080241c8
 800d48c:	080241d4 	.word	0x080241d4
            } else if (requestsProcessed > 0 || requestsLost > 0) {
 800d490:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800d494:	2b00      	cmp	r3, #0
 800d496:	d103      	bne.n	800d4a0 <gatewayHousekeeping+0x87c>
 800d498:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d03c      	beq.n	800d51a <gatewayHousekeeping+0x8f6>
                requestsProcessed += JGetInt(body, SENSORDB_FIELD_RECEIVED);
 800d4a0:	49b6      	ldr	r1, [pc, #728]	; (800d77c <gatewayHousekeeping+0xb58>)
 800d4a2:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d4a6:	f7f7 faa5 	bl	80049f4 <JGetInt>
 800d4aa:	4603      	mov	r3, r0
 800d4ac:	461a      	mov	r2, r3
 800d4ae:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800d4b2:	4413      	add	r3, r2
 800d4b4:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
                JDeleteItemFromObject(body, SENSORDB_FIELD_RECEIVED);
 800d4b8:	49b0      	ldr	r1, [pc, #704]	; (800d77c <gatewayHousekeeping+0xb58>)
 800d4ba:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d4be:	f7f7 f8b8 	bl	8004632 <JDeleteItemFromObject>
                JAddNumberToObject(body, SENSORDB_FIELD_RECEIVED, requestsProcessed);
 800d4c2:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	f7f3 ff0e 	bl	80012e8 <__aeabi_ui2d>
 800d4cc:	4602      	mov	r2, r0
 800d4ce:	460b      	mov	r3, r1
 800d4d0:	49aa      	ldr	r1, [pc, #680]	; (800d77c <gatewayHousekeeping+0xb58>)
 800d4d2:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d4d6:	f7f7 f80e 	bl	80044f6 <JAddNumberToObject>
                requestsLost += JGetInt(body, SENSORDB_FIELD_LOST);
 800d4da:	49a9      	ldr	r1, [pc, #676]	; (800d780 <gatewayHousekeeping+0xb5c>)
 800d4dc:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d4e0:	f7f7 fa88 	bl	80049f4 <JGetInt>
 800d4e4:	4603      	mov	r3, r0
 800d4e6:	461a      	mov	r2, r3
 800d4e8:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800d4ec:	4413      	add	r3, r2
 800d4ee:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
                JDeleteItemFromObject(body, SENSORDB_FIELD_LOST);
 800d4f2:	49a3      	ldr	r1, [pc, #652]	; (800d780 <gatewayHousekeeping+0xb5c>)
 800d4f4:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d4f8:	f7f7 f89b 	bl	8004632 <JDeleteItemFromObject>
                JAddNumberToObject(body, SENSORDB_FIELD_LOST, requestsLost);
 800d4fc:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800d500:	4618      	mov	r0, r3
 800d502:	f7f3 fef1 	bl	80012e8 <__aeabi_ui2d>
 800d506:	4602      	mov	r2, r0
 800d508:	460b      	mov	r3, r1
 800d50a:	499d      	ldr	r1, [pc, #628]	; (800d780 <gatewayHousekeeping+0xb5c>)
 800d50c:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d510:	f7f6 fff1 	bl	80044f6 <JAddNumberToObject>
                updateRequired = true;
 800d514:	2301      	movs	r3, #1
 800d516:	f887 31e7 	strb.w	r3, [r7, #487]	; 0x1e7
            }

            // Update signal strength and quality
            if (lastReceivedTime != JGetInt(body, SENSORDB_FIELD_WHEN)) {
 800d51a:	499a      	ldr	r1, [pc, #616]	; (800d784 <gatewayHousekeeping+0xb60>)
 800d51c:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d520:	f7f7 fa68 	bl	80049f4 <JGetInt>
 800d524:	4603      	mov	r3, r0
 800d526:	f8d7 2170 	ldr.w	r2, [r7, #368]	; 0x170
 800d52a:	4293      	cmp	r3, r2
 800d52c:	f000 80af 	beq.w	800d68e <gatewayHousekeeping+0xa6a>
                JDeleteItemFromObject(body, SENSORDB_FIELD_WHEN);
 800d530:	4994      	ldr	r1, [pc, #592]	; (800d784 <gatewayHousekeeping+0xb60>)
 800d532:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d536:	f7f7 f87c 	bl	8004632 <JDeleteItemFromObject>
                JAddNumberToObject(body, SENSORDB_FIELD_WHEN, lastReceivedTime);
 800d53a:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 800d53e:	4618      	mov	r0, r3
 800d540:	f7f3 fed2 	bl	80012e8 <__aeabi_ui2d>
 800d544:	4602      	mov	r2, r0
 800d546:	460b      	mov	r3, r1
 800d548:	498e      	ldr	r1, [pc, #568]	; (800d784 <gatewayHousekeeping+0xb60>)
 800d54a:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d54e:	f7f6 ffd2 	bl	80044f6 <JAddNumberToObject>
                if (gatewayRSSI != 0 || gatewaySNR != 0) {
 800d552:	f997 3179 	ldrsb.w	r3, [r7, #377]	; 0x179
 800d556:	2b00      	cmp	r3, #0
 800d558:	d103      	bne.n	800d562 <gatewayHousekeeping+0x93e>
 800d55a:	f997 3178 	ldrsb.w	r3, [r7, #376]	; 0x178
 800d55e:	2b00      	cmp	r3, #0
 800d560:	d021      	beq.n	800d5a6 <gatewayHousekeeping+0x982>
                    JDeleteItemFromObject(body, SENSORDB_FIELD_GATEWAY_RSSI);
 800d562:	4989      	ldr	r1, [pc, #548]	; (800d788 <gatewayHousekeeping+0xb64>)
 800d564:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d568:	f7f7 f863 	bl	8004632 <JDeleteItemFromObject>
                    JAddNumberToObject(body, SENSORDB_FIELD_GATEWAY_RSSI, gatewayRSSI);
 800d56c:	f997 3179 	ldrsb.w	r3, [r7, #377]	; 0x179
 800d570:	4618      	mov	r0, r3
 800d572:	f7f3 fec9 	bl	8001308 <__aeabi_i2d>
 800d576:	4602      	mov	r2, r0
 800d578:	460b      	mov	r3, r1
 800d57a:	4983      	ldr	r1, [pc, #524]	; (800d788 <gatewayHousekeeping+0xb64>)
 800d57c:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d580:	f7f6 ffb9 	bl	80044f6 <JAddNumberToObject>
                    JDeleteItemFromObject(body, SENSORDB_FIELD_GATEWAY_SNR);
 800d584:	4981      	ldr	r1, [pc, #516]	; (800d78c <gatewayHousekeeping+0xb68>)
 800d586:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d58a:	f7f7 f852 	bl	8004632 <JDeleteItemFromObject>
                    JAddNumberToObject(body, SENSORDB_FIELD_GATEWAY_SNR, gatewaySNR);
 800d58e:	f997 3178 	ldrsb.w	r3, [r7, #376]	; 0x178
 800d592:	4618      	mov	r0, r3
 800d594:	f7f3 feb8 	bl	8001308 <__aeabi_i2d>
 800d598:	4602      	mov	r2, r0
 800d59a:	460b      	mov	r3, r1
 800d59c:	497b      	ldr	r1, [pc, #492]	; (800d78c <gatewayHousekeeping+0xb68>)
 800d59e:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d5a2:	f7f6 ffa8 	bl	80044f6 <JAddNumberToObject>
                }
                if (sensorRSSI != 0 || sensorSNR != 0) {
 800d5a6:	f997 3177 	ldrsb.w	r3, [r7, #375]	; 0x177
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d103      	bne.n	800d5b6 <gatewayHousekeeping+0x992>
 800d5ae:	f997 3176 	ldrsb.w	r3, [r7, #374]	; 0x176
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d021      	beq.n	800d5fa <gatewayHousekeeping+0x9d6>
                    JDeleteItemFromObject(body, SENSORDB_FIELD_SENSOR_RSSI);
 800d5b6:	4976      	ldr	r1, [pc, #472]	; (800d790 <gatewayHousekeeping+0xb6c>)
 800d5b8:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d5bc:	f7f7 f839 	bl	8004632 <JDeleteItemFromObject>
                    JAddNumberToObject(body, SENSORDB_FIELD_SENSOR_RSSI, sensorRSSI);
 800d5c0:	f997 3177 	ldrsb.w	r3, [r7, #375]	; 0x177
 800d5c4:	4618      	mov	r0, r3
 800d5c6:	f7f3 fe9f 	bl	8001308 <__aeabi_i2d>
 800d5ca:	4602      	mov	r2, r0
 800d5cc:	460b      	mov	r3, r1
 800d5ce:	4970      	ldr	r1, [pc, #448]	; (800d790 <gatewayHousekeeping+0xb6c>)
 800d5d0:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d5d4:	f7f6 ff8f 	bl	80044f6 <JAddNumberToObject>
                    JDeleteItemFromObject(body, SENSORDB_FIELD_SENSOR_SNR);
 800d5d8:	496e      	ldr	r1, [pc, #440]	; (800d794 <gatewayHousekeeping+0xb70>)
 800d5da:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d5de:	f7f7 f828 	bl	8004632 <JDeleteItemFromObject>
                    JAddNumberToObject(body, SENSORDB_FIELD_SENSOR_SNR, sensorSNR);
 800d5e2:	f997 3176 	ldrsb.w	r3, [r7, #374]	; 0x176
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	f7f3 fe8e 	bl	8001308 <__aeabi_i2d>
 800d5ec:	4602      	mov	r2, r0
 800d5ee:	460b      	mov	r3, r1
 800d5f0:	4968      	ldr	r1, [pc, #416]	; (800d794 <gatewayHousekeeping+0xb70>)
 800d5f2:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d5f6:	f7f6 ff7e 	bl	80044f6 <JAddNumberToObject>
                }
                JDeleteItemFromObject(body, SENSORDB_FIELD_SENSOR_TXP);
 800d5fa:	4967      	ldr	r1, [pc, #412]	; (800d798 <gatewayHousekeeping+0xb74>)
 800d5fc:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d600:	f7f7 f817 	bl	8004632 <JDeleteItemFromObject>
                JAddNumberToObject(body, SENSORDB_FIELD_SENSOR_TXP, sensorTXP);
 800d604:	f997 3175 	ldrsb.w	r3, [r7, #373]	; 0x175
 800d608:	4618      	mov	r0, r3
 800d60a:	f7f3 fe7d 	bl	8001308 <__aeabi_i2d>
 800d60e:	4602      	mov	r2, r0
 800d610:	460b      	mov	r3, r1
 800d612:	4961      	ldr	r1, [pc, #388]	; (800d798 <gatewayHousekeeping+0xb74>)
 800d614:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d618:	f7f6 ff6d 	bl	80044f6 <JAddNumberToObject>
                JDeleteItemFromObject(body, SENSORDB_FIELD_SENSOR_LTP);
 800d61c:	495f      	ldr	r1, [pc, #380]	; (800d79c <gatewayHousekeeping+0xb78>)
 800d61e:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d622:	f7f7 f806 	bl	8004632 <JDeleteItemFromObject>
                JAddNumberToObject(body, SENSORDB_FIELD_SENSOR_LTP, sensorLTP);
 800d626:	f997 3174 	ldrsb.w	r3, [r7, #372]	; 0x174
 800d62a:	4618      	mov	r0, r3
 800d62c:	f7f3 fe6c 	bl	8001308 <__aeabi_i2d>
 800d630:	4602      	mov	r2, r0
 800d632:	460b      	mov	r3, r1
 800d634:	4959      	ldr	r1, [pc, #356]	; (800d79c <gatewayHousekeeping+0xb78>)
 800d636:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d63a:	f7f6 ff5c 	bl	80044f6 <JAddNumberToObject>
                JNUMBER voltage = ((JNUMBER) sensorMv) / 1000;
 800d63e:	f8b7 317a 	ldrh.w	r3, [r7, #378]	; 0x17a
 800d642:	4618      	mov	r0, r3
 800d644:	f7f3 fe50 	bl	80012e8 <__aeabi_ui2d>
 800d648:	f04f 0200 	mov.w	r2, #0
 800d64c:	4b54      	ldr	r3, [pc, #336]	; (800d7a0 <gatewayHousekeeping+0xb7c>)
 800d64e:	f7f3 ffef 	bl	8001630 <__aeabi_ddiv>
 800d652:	4602      	mov	r2, r0
 800d654:	460b      	mov	r3, r1
 800d656:	e9c7 2366 	strd	r2, r3, [r7, #408]	; 0x198
                if (voltage != 0) {
 800d65a:	f04f 0200 	mov.w	r2, #0
 800d65e:	f04f 0300 	mov.w	r3, #0
 800d662:	e9d7 0166 	ldrd	r0, r1, [r7, #408]	; 0x198
 800d666:	f7f4 f921 	bl	80018ac <__aeabi_dcmpeq>
 800d66a:	4603      	mov	r3, r0
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d10b      	bne.n	800d688 <gatewayHousekeeping+0xa64>
                    JDeleteItemFromObject(body, SENSORDB_FIELD_VOLTAGE);
 800d670:	494c      	ldr	r1, [pc, #304]	; (800d7a4 <gatewayHousekeeping+0xb80>)
 800d672:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d676:	f7f6 ffdc 	bl	8004632 <JDeleteItemFromObject>
                    JAddNumberToObject(body, SENSORDB_FIELD_VOLTAGE, voltage);
 800d67a:	e9d7 2366 	ldrd	r2, r3, [r7, #408]	; 0x198
 800d67e:	4949      	ldr	r1, [pc, #292]	; (800d7a4 <gatewayHousekeeping+0xb80>)
 800d680:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d684:	f7f6 ff37 	bl	80044f6 <JAddNumberToObject>
                }
                updateRequired = true;
 800d688:	2301      	movs	r3, #1
 800d68a:	f887 31e7 	strb.w	r3, [r7, #487]	; 0x1e7
            }

            // If no update required, continue
            if (!updateRequired) {
 800d68e:	f897 31e7 	ldrb.w	r3, [r7, #487]	; 0x1e7
 800d692:	f083 0301 	eor.w	r3, r3, #1
 800d696:	b2db      	uxtb	r3, r3
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d004      	beq.n	800d6a6 <gatewayHousekeeping+0xa82>
                JDelete(body);
 800d69c:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d6a0:	f7f5 f911 	bl	80028c6 <JDelete>
                continue;
 800d6a4:	e051      	b.n	800d74a <gatewayHousekeeping+0xb26>
            }

            // Update the note
            req = NoteNewRequest("note.update");
 800d6a6:	4840      	ldr	r0, [pc, #256]	; (800d7a8 <gatewayHousekeeping+0xb84>)
 800d6a8:	f7f9 fed4 	bl	8007454 <NoteNewRequest>
 800d6ac:	f8c7 01a4 	str.w	r0, [r7, #420]	; 0x1a4
            if (req == NULL) {
 800d6b0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	d10a      	bne.n	800d6ce <gatewayHousekeeping+0xaaa>
                JDelete(body);
 800d6b8:	f8d7 01e8 	ldr.w	r0, [r7, #488]	; 0x1e8
 800d6bc:	f7f5 f903 	bl	80028c6 <JDelete>
                APP_PRINTF("sensordb update error\r\n");
 800d6c0:	4b3a      	ldr	r3, [pc, #232]	; (800d7ac <gatewayHousekeeping+0xb88>)
 800d6c2:	2200      	movs	r2, #0
 800d6c4:	2100      	movs	r1, #0
 800d6c6:	2001      	movs	r0, #1
 800d6c8:	f013 fb02 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                continue;
 800d6cc:	e03d      	b.n	800d74a <gatewayHousekeeping+0xb26>
            }
            JAddStringToObject(req, "note", noteID);
 800d6ce:	f107 030c 	add.w	r3, r7, #12
 800d6d2:	461a      	mov	r2, r3
 800d6d4:	4936      	ldr	r1, [pc, #216]	; (800d7b0 <gatewayHousekeeping+0xb8c>)
 800d6d6:	f8d7 01a4 	ldr.w	r0, [r7, #420]	; 0x1a4
 800d6da:	f7f6 ff2b 	bl	8004534 <JAddStringToObject>
            JAddStringToObject(req, "file", SENSORDB);
 800d6de:	4a35      	ldr	r2, [pc, #212]	; (800d7b4 <gatewayHousekeeping+0xb90>)
 800d6e0:	4935      	ldr	r1, [pc, #212]	; (800d7b8 <gatewayHousekeeping+0xb94>)
 800d6e2:	f8d7 01a4 	ldr.w	r0, [r7, #420]	; 0x1a4
 800d6e6:	f7f6 ff25 	bl	8004534 <JAddStringToObject>
            JAddItemToObject(req, "body", body);
 800d6ea:	f8d7 21e8 	ldr.w	r2, [r7, #488]	; 0x1e8
 800d6ee:	4933      	ldr	r1, [pc, #204]	; (800d7bc <gatewayHousekeeping+0xb98>)
 800d6f0:	f8d7 01a4 	ldr.w	r0, [r7, #420]	; 0x1a4
 800d6f4:	f7f6 fed2 	bl	800449c <JAddItemToObject>
            bool success = NoteRequest(req);
 800d6f8:	f8d7 01a4 	ldr.w	r0, [r7, #420]	; 0x1a4
 800d6fc:	f7f9 feda 	bl	80074b4 <NoteRequest>
 800d700:	4603      	mov	r3, r0
 800d702:	f887 3197 	strb.w	r3, [r7, #407]	; 0x197
            if (!success) {
 800d706:	f897 3197 	ldrb.w	r3, [r7, #407]	; 0x197
 800d70a:	f083 0301 	eor.w	r3, r3, #1
 800d70e:	b2db      	uxtb	r3, r3
 800d710:	2b00      	cmp	r3, #0
 800d712:	d119      	bne.n	800d748 <gatewayHousekeeping+0xb24>
                continue;
            }
            notesUpdated++;
 800d714:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800d718:	3301      	adds	r3, #1
 800d71a:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0

            // Now that we've updated the note, clear the stats in the cache
            appSensorCacheEntryResetStats(i);
 800d71e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800d722:	4618      	mov	r0, r3
 800d724:	f7fc ff0c 	bl	800a540 <appSensorCacheEntryResetStats>
            APP_PRINTF("sensordb updated %s\r\n", noteID);
 800d728:	f107 030c 	add.w	r3, r7, #12
 800d72c:	9300      	str	r3, [sp, #0]
 800d72e:	4b24      	ldr	r3, [pc, #144]	; (800d7c0 <gatewayHousekeeping+0xb9c>)
 800d730:	2200      	movs	r2, #0
 800d732:	2100      	movs	r1, #0
 800d734:	2001      	movs	r0, #1
 800d736:	f013 facb 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800d73a:	e006      	b.n	800d74a <gatewayHousekeeping+0xb26>
                continue;
 800d73c:	bf00      	nop
 800d73e:	e004      	b.n	800d74a <gatewayHousekeeping+0xb26>
                continue;
 800d740:	bf00      	nop
 800d742:	e002      	b.n	800d74a <gatewayHousekeeping+0xb26>
                continue;
 800d744:	bf00      	nop
 800d746:	e000      	b.n	800d74a <gatewayHousekeeping+0xb26>
                continue;
 800d748:	bf00      	nop
        for (int i=0; i<cachedSensors; i++) {
 800d74a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800d74e:	3301      	adds	r3, #1
 800d750:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 800d754:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 800d758:	463a      	mov	r2, r7
 800d75a:	6812      	ldr	r2, [r2, #0]
 800d75c:	429a      	cmp	r2, r3
 800d75e:	f63f ad7d 	bhi.w	800d25c <gatewayHousekeeping+0x638>
        }

    }

    // Return a flag as to whether or not env vars have been loaded
    return (envLastUpdateTime != 0);
 800d762:	4b18      	ldr	r3, [pc, #96]	; (800d7c4 <gatewayHousekeeping+0xba0>)
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	2b00      	cmp	r3, #0
 800d768:	bf14      	ite	ne
 800d76a:	2301      	movne	r3, #1
 800d76c:	2300      	moveq	r3, #0
 800d76e:	b2db      	uxtb	r3, r3

}
 800d770:	4618      	mov	r0, r3
 800d772:	f507 7709 	add.w	r7, r7, #548	; 0x224
 800d776:	46bd      	mov	sp, r7
 800d778:	bd90      	pop	{r4, r7, pc}
 800d77a:	bf00      	nop
 800d77c:	080241c8 	.word	0x080241c8
 800d780:	080241d4 	.word	0x080241d4
 800d784:	080241c0 	.word	0x080241c0
 800d788:	080241dc 	.word	0x080241dc
 800d78c:	080241ec 	.word	0x080241ec
 800d790:	080241f8 	.word	0x080241f8
 800d794:	08024204 	.word	0x08024204
 800d798:	08024210 	.word	0x08024210
 800d79c:	0802421c 	.word	0x0802421c
 800d7a0:	408f4000 	.word	0x408f4000
 800d7a4:	08024228 	.word	0x08024228
 800d7a8:	08024230 	.word	0x08024230
 800d7ac:	0802423c 	.word	0x0802423c
 800d7b0:	0802419c 	.word	0x0802419c
 800d7b4:	080241a4 	.word	0x080241a4
 800d7b8:	08024144 	.word	0x08024144
 800d7bc:	08024110 	.word	0x08024110
 800d7c0:	08024254 	.word	0x08024254
 800d7c4:	20000cc8 	.word	0x20000cc8

0800d7c8 <gatewaySetEnvVarDefaults>:

// Set defaults for env vars
void gatewaySetEnvVarDefaults()
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	af00      	add	r7, sp, #0
    NoteSetEnvDefaultInt(VAR_GATEWAY_ENV_UPDATE_MINS, DEFAULT_GATEWAY_ENV_UPDATE_MINS);
 800d7cc:	2105      	movs	r1, #5
 800d7ce:	4808      	ldr	r0, [pc, #32]	; (800d7f0 <gatewaySetEnvVarDefaults+0x28>)
 800d7d0:	f7f8 fb3c 	bl	8005e4c <NoteSetEnvDefaultInt>
    NoteSetEnvDefaultInt(VAR_PAIRING_BEACON_GATEWAY_TIMEOUT_MINS, DEFAULT_PAIRING_BEACON_GATEWAY_TIMEOUT_MINS);
 800d7d4:	213c      	movs	r1, #60	; 0x3c
 800d7d6:	4807      	ldr	r0, [pc, #28]	; (800d7f4 <gatewaySetEnvVarDefaults+0x2c>)
 800d7d8:	f7f8 fb38 	bl	8005e4c <NoteSetEnvDefaultInt>
    NoteSetEnvDefaultInt(VAR_GATEWAY_SENSORDB_UPDATE_MINS, DEFAULT_GATEWAY_SENSORDB_UPDATE_MINS);
 800d7dc:	213c      	movs	r1, #60	; 0x3c
 800d7de:	4806      	ldr	r0, [pc, #24]	; (800d7f8 <gatewaySetEnvVarDefaults+0x30>)
 800d7e0:	f7f8 fb34 	bl	8005e4c <NoteSetEnvDefaultInt>
    NoteSetEnvDefaultInt(VAR_GATEWAY_SENSORDB_RESET_COUNTS, DEFAULT_GATEWAY_SENSORDB_RESET_COUNTS);
 800d7e4:	2100      	movs	r1, #0
 800d7e6:	4805      	ldr	r0, [pc, #20]	; (800d7fc <gatewaySetEnvVarDefaults+0x34>)
 800d7e8:	f7f8 fb30 	bl	8005e4c <NoteSetEnvDefaultInt>
}
 800d7ec:	bf00      	nop
 800d7ee:	bd80      	pop	{r7, pc}
 800d7f0:	0802426c 	.word	0x0802426c
 800d7f4:	0802427c 	.word	0x0802427c
 800d7f8:	08024294 	.word	0x08024294
 800d7fc:	080242ac 	.word	0x080242ac

0800d800 <gatewayUpdateEnvVar>:

// Update local vars
void gatewayUpdateEnvVar(const char *name, const char *value)
{
 800d800:	b580      	push	{r7, lr}
 800d802:	b082      	sub	sp, #8
 800d804:	af00      	add	r7, sp, #0
 800d806:	6078      	str	r0, [r7, #4]
 800d808:	6039      	str	r1, [r7, #0]
    if (strcmp(VAR_GATEWAY_ENV_UPDATE_MINS, name) == 0) {
 800d80a:	6879      	ldr	r1, [r7, #4]
 800d80c:	481d      	ldr	r0, [pc, #116]	; (800d884 <gatewayUpdateEnvVar+0x84>)
 800d80e:	f7f3 fc17 	bl	8001040 <strcmp>
 800d812:	4603      	mov	r3, r0
 800d814:	2b00      	cmp	r3, #0
 800d816:	d106      	bne.n	800d826 <gatewayUpdateEnvVar+0x26>
        var_gateway_env_update_mins = JAtoI(value);
 800d818:	6838      	ldr	r0, [r7, #0]
 800d81a:	f7f7 fa1f 	bl	8004c5c <JAtoI>
 800d81e:	4603      	mov	r3, r0
 800d820:	461a      	mov	r2, r3
 800d822:	4b19      	ldr	r3, [pc, #100]	; (800d888 <gatewayUpdateEnvVar+0x88>)
 800d824:	601a      	str	r2, [r3, #0]
    }
    if (strcmp(VAR_PAIRING_BEACON_GATEWAY_TIMEOUT_MINS, name) == 0) {
 800d826:	6879      	ldr	r1, [r7, #4]
 800d828:	4818      	ldr	r0, [pc, #96]	; (800d88c <gatewayUpdateEnvVar+0x8c>)
 800d82a:	f7f3 fc09 	bl	8001040 <strcmp>
 800d82e:	4603      	mov	r3, r0
 800d830:	2b00      	cmp	r3, #0
 800d832:	d106      	bne.n	800d842 <gatewayUpdateEnvVar+0x42>
        var_gateway_pairing_timeout_mins = JAtoI(value);
 800d834:	6838      	ldr	r0, [r7, #0]
 800d836:	f7f7 fa11 	bl	8004c5c <JAtoI>
 800d83a:	4603      	mov	r3, r0
 800d83c:	461a      	mov	r2, r3
 800d83e:	4b14      	ldr	r3, [pc, #80]	; (800d890 <gatewayUpdateEnvVar+0x90>)
 800d840:	601a      	str	r2, [r3, #0]
    }
    if (strcmp(VAR_GATEWAY_SENSORDB_UPDATE_MINS, name) == 0) {
 800d842:	6879      	ldr	r1, [r7, #4]
 800d844:	4813      	ldr	r0, [pc, #76]	; (800d894 <gatewayUpdateEnvVar+0x94>)
 800d846:	f7f3 fbfb 	bl	8001040 <strcmp>
 800d84a:	4603      	mov	r3, r0
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d106      	bne.n	800d85e <gatewayUpdateEnvVar+0x5e>
        var_gateway_sensordb_update_mins = JAtoI(value);
 800d850:	6838      	ldr	r0, [r7, #0]
 800d852:	f7f7 fa03 	bl	8004c5c <JAtoI>
 800d856:	4603      	mov	r3, r0
 800d858:	461a      	mov	r2, r3
 800d85a:	4b0f      	ldr	r3, [pc, #60]	; (800d898 <gatewayUpdateEnvVar+0x98>)
 800d85c:	601a      	str	r2, [r3, #0]
    }
    if (strcmp(VAR_GATEWAY_SENSORDB_RESET_COUNTS, name) == 0) {
 800d85e:	6879      	ldr	r1, [r7, #4]
 800d860:	480e      	ldr	r0, [pc, #56]	; (800d89c <gatewayUpdateEnvVar+0x9c>)
 800d862:	f7f3 fbed 	bl	8001040 <strcmp>
 800d866:	4603      	mov	r3, r0
 800d868:	2b00      	cmp	r3, #0
 800d86a:	d106      	bne.n	800d87a <gatewayUpdateEnvVar+0x7a>
        var_gateway_sensordb_reset_counts = JAtoI(value);
 800d86c:	6838      	ldr	r0, [r7, #0]
 800d86e:	f7f7 f9f5 	bl	8004c5c <JAtoI>
 800d872:	4603      	mov	r3, r0
 800d874:	461a      	mov	r2, r3
 800d876:	4b0a      	ldr	r3, [pc, #40]	; (800d8a0 <gatewayUpdateEnvVar+0xa0>)
 800d878:	601a      	str	r2, [r3, #0]
    }
}
 800d87a:	bf00      	nop
 800d87c:	3708      	adds	r7, #8
 800d87e:	46bd      	mov	sp, r7
 800d880:	bd80      	pop	{r7, pc}
 800d882:	bf00      	nop
 800d884:	0802426c 	.word	0x0802426c
 800d888:	20001b5c 	.word	0x20001b5c
 800d88c:	0802427c 	.word	0x0802427c
 800d890:	20001b54 	.word	0x20001b54
 800d894:	08024294 	.word	0x08024294
 800d898:	20001b60 	.word	0x20001b60
 800d89c:	080242ac 	.word	0x080242ac
 800d8a0:	20001b58 	.word	0x20001b58

0800d8a4 <gatewayCmd>:

// Execute console command
void gatewayCmd(char *cmd)
{
 800d8a4:	b580      	push	{r7, lr}
 800d8a6:	b082      	sub	sp, #8
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
    if (strcmp(cmd, "refresh") == 0 || strcmp(cmd, "r") == 0) {
 800d8ac:	4923      	ldr	r1, [pc, #140]	; (800d93c <gatewayCmd+0x98>)
 800d8ae:	6878      	ldr	r0, [r7, #4]
 800d8b0:	f7f3 fbc6 	bl	8001040 <strcmp>
 800d8b4:	4603      	mov	r3, r0
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d006      	beq.n	800d8c8 <gatewayCmd+0x24>
 800d8ba:	4921      	ldr	r1, [pc, #132]	; (800d940 <gatewayCmd+0x9c>)
 800d8bc:	6878      	ldr	r0, [r7, #4]
 800d8be:	f7f3 fbbf 	bl	8001040 <strcmp>
 800d8c2:	4603      	mov	r3, r0
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d109      	bne.n	800d8dc <gatewayCmd+0x38>
        APP_PRINTF("REFRESH DB\r\n");
 800d8c8:	4b1e      	ldr	r3, [pc, #120]	; (800d944 <gatewayCmd+0xa0>)
 800d8ca:	2200      	movs	r2, #0
 800d8cc:	2100      	movs	r1, #0
 800d8ce:	2001      	movs	r0, #1
 800d8d0:	f013 f9fe 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        dbLastUpdateTime = 0;
 800d8d4:	4b1c      	ldr	r3, [pc, #112]	; (800d948 <gatewayCmd+0xa4>)
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	601a      	str	r2, [r3, #0]
 800d8da:	e02a      	b.n	800d932 <gatewayCmd+0x8e>
    } else if (strcmp(cmd, "counts") == 0 || strcmp(cmd, "count") == 0 || strcmp(cmd, "c") == 0) {
 800d8dc:	491b      	ldr	r1, [pc, #108]	; (800d94c <gatewayCmd+0xa8>)
 800d8de:	6878      	ldr	r0, [r7, #4]
 800d8e0:	f7f3 fbae 	bl	8001040 <strcmp>
 800d8e4:	4603      	mov	r3, r0
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d00d      	beq.n	800d906 <gatewayCmd+0x62>
 800d8ea:	4919      	ldr	r1, [pc, #100]	; (800d950 <gatewayCmd+0xac>)
 800d8ec:	6878      	ldr	r0, [r7, #4]
 800d8ee:	f7f3 fba7 	bl	8001040 <strcmp>
 800d8f2:	4603      	mov	r3, r0
 800d8f4:	2b00      	cmp	r3, #0
 800d8f6:	d006      	beq.n	800d906 <gatewayCmd+0x62>
 800d8f8:	4916      	ldr	r1, [pc, #88]	; (800d954 <gatewayCmd+0xb0>)
 800d8fa:	6878      	ldr	r0, [r7, #4]
 800d8fc:	f7f3 fba0 	bl	8001040 <strcmp>
 800d900:	4603      	mov	r3, r0
 800d902:	2b00      	cmp	r3, #0
 800d904:	d10e      	bne.n	800d924 <gatewayCmd+0x80>
        APP_PRINTF("RESET COUNTS\r\n");
 800d906:	4b14      	ldr	r3, [pc, #80]	; (800d958 <gatewayCmd+0xb4>)
 800d908:	2200      	movs	r2, #0
 800d90a:	2100      	movs	r1, #0
 800d90c:	2001      	movs	r0, #1
 800d90e:	f013 f9df 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        time_var_gateway_sensordb_reset_counts = NoteTimeST();
 800d912:	f7f8 f8f7 	bl	8005b04 <NoteTimeST>
 800d916:	4603      	mov	r3, r0
 800d918:	4a10      	ldr	r2, [pc, #64]	; (800d95c <gatewayCmd+0xb8>)
 800d91a:	6013      	str	r3, [r2, #0]
        dbLastUpdateTime = 0;
 800d91c:	4b0a      	ldr	r3, [pc, #40]	; (800d948 <gatewayCmd+0xa4>)
 800d91e:	2200      	movs	r2, #0
 800d920:	601a      	str	r2, [r3, #0]
 800d922:	e006      	b.n	800d932 <gatewayCmd+0x8e>
    } else {
        APP_PRINTF("??\r\n");
 800d924:	4b0e      	ldr	r3, [pc, #56]	; (800d960 <gatewayCmd+0xbc>)
 800d926:	2200      	movs	r2, #0
 800d928:	2100      	movs	r1, #0
 800d92a:	2001      	movs	r0, #1
 800d92c:	f013 f9d0 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    }
}
 800d930:	bf00      	nop
 800d932:	bf00      	nop
 800d934:	3708      	adds	r7, #8
 800d936:	46bd      	mov	sp, r7
 800d938:	bd80      	pop	{r7, pc}
 800d93a:	bf00      	nop
 800d93c:	080242c4 	.word	0x080242c4
 800d940:	080242cc 	.word	0x080242cc
 800d944:	080242d0 	.word	0x080242d0
 800d948:	20000cc4 	.word	0x20000cc4
 800d94c:	080242e0 	.word	0x080242e0
 800d950:	080242e8 	.word	0x080242e8
 800d954:	080242f0 	.word	0x080242f0
 800d958:	080242f4 	.word	0x080242f4
 800d95c:	20000cd8 	.word	0x20000cd8
 800d960:	08024304 	.word	0x08024304

0800d964 <ledDisabled>:
#define ledsEnabledMins 15
int64_t ledsEnabledMs = 0;

// Return TRUE if the LEDs should be suppressed for power reasons
bool ledDisabled()
{
 800d964:	b580      	push	{r7, lr}
 800d966:	b082      	sub	sp, #8
 800d968:	af00      	add	r7, sp, #0

#if !LED_ALWAYS

    // Never suppress if this is a gateway role
    if (appIsGateway) {
 800d96a:	4b1f      	ldr	r3, [pc, #124]	; (800d9e8 <ledDisabled+0x84>)
 800d96c:	781b      	ldrb	r3, [r3, #0]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d001      	beq.n	800d976 <ledDisabled+0x12>
        return false;
 800d972:	2300      	movs	r3, #0
 800d974:	e034      	b.n	800d9e0 <ledDisabled+0x7c>
    }

    // Exit if not yet paired
    if (ledIsPairInProgress() || ledIsPairMandatory()) {
 800d976:	f000 f8c1 	bl	800dafc <ledIsPairInProgress>
 800d97a:	4603      	mov	r3, r0
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d104      	bne.n	800d98a <ledDisabled+0x26>
 800d980:	f000 f8a8 	bl	800dad4 <ledIsPairMandatory>
 800d984:	4603      	mov	r3, r0
 800d986:	2b00      	cmp	r3, #0
 800d988:	d001      	beq.n	800d98e <ledDisabled+0x2a>
        return false;
 800d98a:	2300      	movs	r3, #0
 800d98c:	e028      	b.n	800d9e0 <ledDisabled+0x7c>
    }

    // Never suppress if we're in trace mode
    if (MX_DBG_Enabled()) {
 800d98e:	f002 fe57 	bl	8010640 <MX_DBG_Enabled>
 800d992:	4603      	mov	r3, r0
 800d994:	2b00      	cmp	r3, #0
 800d996:	d001      	beq.n	800d99c <ledDisabled+0x38>
        return false;
 800d998:	2300      	movs	r3, #0
 800d99a:	e021      	b.n	800d9e0 <ledDisabled+0x7c>
    }

    // Suppress if within the window
    if (ledsEnabledMs == 0) {
 800d99c:	4b13      	ldr	r3, [pc, #76]	; (800d9ec <ledDisabled+0x88>)
 800d99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9a2:	4313      	orrs	r3, r2
 800d9a4:	d106      	bne.n	800d9b4 <ledDisabled+0x50>
        ledsEnabledMs = TIMER_IF_GetTimeMs();
 800d9a6:	f005 f855 	bl	8012a54 <TIMER_IF_GetTimeMs>
 800d9aa:	4602      	mov	r2, r0
 800d9ac:	460b      	mov	r3, r1
 800d9ae:	490f      	ldr	r1, [pc, #60]	; (800d9ec <ledDisabled+0x88>)
 800d9b0:	e9c1 2300 	strd	r2, r3, [r1]
    }
    uint32_t ledDisableAtMs = ledsEnabledMs + (ledsEnabledMins * 60 * 1000);
 800d9b4:	4b0d      	ldr	r3, [pc, #52]	; (800d9ec <ledDisabled+0x88>)
 800d9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ba:	4613      	mov	r3, r2
 800d9bc:	f503 235b 	add.w	r3, r3, #897024	; 0xdb000
 800d9c0:	f503 633a 	add.w	r3, r3, #2976	; 0xba0
 800d9c4:	607b      	str	r3, [r7, #4]
    if (TIMER_IF_GetTimeMs() >= ledDisableAtMs) {
 800d9c6:	f005 f845 	bl	8012a54 <TIMER_IF_GetTimeMs>
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	461a      	mov	r2, r3
 800d9ce:	f04f 0300 	mov.w	r3, #0
 800d9d2:	4290      	cmp	r0, r2
 800d9d4:	eb71 0303 	sbcs.w	r3, r1, r3
 800d9d8:	db01      	blt.n	800d9de <ledDisabled+0x7a>
        return true;
 800d9da:	2301      	movs	r3, #1
 800d9dc:	e000      	b.n	800d9e0 <ledDisabled+0x7c>
    }

#endif

    // Allow them to be turned on/off
    return false;
 800d9de:	2300      	movs	r3, #0

}
 800d9e0:	4618      	mov	r0, r3
 800d9e2:	3708      	adds	r7, #8
 800d9e4:	46bd      	mov	sp, r7
 800d9e6:	bd80      	pop	{r7, pc}
 800d9e8:	20000aaf 	.word	0x20000aaf
 800d9ec:	20000cf0 	.word	0x20000cf0

0800d9f0 <ledSet>:

// Initialize the LEDs
void ledSet()
{
 800d9f0:	b580      	push	{r7, lr}
 800d9f2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 800d9f4:	2201      	movs	r2, #1
 800d9f6:	2102      	movs	r1, #2
 800d9f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800d9fc:	f009 ff4f 	bl	801789e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 800da00:	2201      	movs	r2, #1
 800da02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800da06:	4805      	ldr	r0, [pc, #20]	; (800da1c <ledSet+0x2c>)
 800da08:	f009 ff49 	bl	801789e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 800da0c:	2201      	movs	r2, #1
 800da0e:	2101      	movs	r1, #1
 800da10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800da14:	f009 ff43 	bl	801789e <HAL_GPIO_WritePin>
}
 800da18:	bf00      	nop
 800da1a:	bd80      	pop	{r7, pc}
 800da1c:	48000400 	.word	0x48000400

0800da20 <ledReset>:

// Initialize the LEDs
void ledReset()
{
 800da20:	b580      	push	{r7, lr}
 800da22:	af00      	add	r7, sp, #0
    walkState = 0;
 800da24:	4b0b      	ldr	r3, [pc, #44]	; (800da54 <ledReset+0x34>)
 800da26:	2200      	movs	r2, #0
 800da28:	601a      	str	r2, [r3, #0]
    HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 800da2a:	2200      	movs	r2, #0
 800da2c:	2102      	movs	r1, #2
 800da2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800da32:	f009 ff34 	bl	801789e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800da36:	2200      	movs	r2, #0
 800da38:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800da3c:	4806      	ldr	r0, [pc, #24]	; (800da58 <ledReset+0x38>)
 800da3e:	f009 ff2e 	bl	801789e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800da42:	2200      	movs	r2, #0
 800da44:	2101      	movs	r1, #1
 800da46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800da4a:	f009 ff28 	bl	801789e <HAL_GPIO_WritePin>
}
 800da4e:	bf00      	nop
 800da50:	bd80      	pop	{r7, pc}
 800da52:	bf00      	nop
 800da54:	20000ce0 	.word	0x20000ce0
 800da58:	48000400 	.word	0x48000400

0800da5c <ledWalk>:

// Begin an LED walk
void ledWalk()
{
 800da5c:	b580      	push	{r7, lr}
 800da5e:	b082      	sub	sp, #8
 800da60:	af00      	add	r7, sp, #0
    uint32_t c = (walkState++) % 4;
 800da62:	4b1a      	ldr	r3, [pc, #104]	; (800dacc <ledWalk+0x70>)
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	1c5a      	adds	r2, r3, #1
 800da68:	4918      	ldr	r1, [pc, #96]	; (800dacc <ledWalk+0x70>)
 800da6a:	600a      	str	r2, [r1, #0]
 800da6c:	f003 0303 	and.w	r3, r3, #3
 800da70:	607b      	str	r3, [r7, #4]
    HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, c == 0 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	2b00      	cmp	r3, #0
 800da76:	bf0c      	ite	eq
 800da78:	2301      	moveq	r3, #1
 800da7a:	2300      	movne	r3, #0
 800da7c:	b2db      	uxtb	r3, r3
 800da7e:	461a      	mov	r2, r3
 800da80:	2102      	movs	r1, #2
 800da82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800da86:	f009 ff0a 	bl	801789e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, c == 1 || c == 3 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	2b01      	cmp	r3, #1
 800da8e:	d002      	beq.n	800da96 <ledWalk+0x3a>
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	2b03      	cmp	r3, #3
 800da94:	d101      	bne.n	800da9a <ledWalk+0x3e>
 800da96:	2301      	movs	r3, #1
 800da98:	e000      	b.n	800da9c <ledWalk+0x40>
 800da9a:	2300      	movs	r3, #0
 800da9c:	b2db      	uxtb	r3, r3
 800da9e:	461a      	mov	r2, r3
 800daa0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800daa4:	480a      	ldr	r0, [pc, #40]	; (800dad0 <ledWalk+0x74>)
 800daa6:	f009 fefa 	bl	801789e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, c == 2 ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	2b02      	cmp	r3, #2
 800daae:	bf0c      	ite	eq
 800dab0:	2301      	moveq	r3, #1
 800dab2:	2300      	movne	r3, #0
 800dab4:	b2db      	uxtb	r3, r3
 800dab6:	461a      	mov	r2, r3
 800dab8:	2101      	movs	r1, #1
 800daba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dabe:	f009 feee 	bl	801789e <HAL_GPIO_WritePin>
}
 800dac2:	bf00      	nop
 800dac4:	3708      	adds	r7, #8
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}
 800daca:	bf00      	nop
 800dacc:	20000ce0 	.word	0x20000ce0
 800dad0:	48000400 	.word	0x48000400

0800dad4 <ledIsPairMandatory>:

// Is in progress?
bool ledIsPairMandatory()
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	af00      	add	r7, sp, #0
    return (memcmp(gatewayAddress, invalidAddress, sizeof(gatewayAddress)) == 0);
 800dad8:	220c      	movs	r2, #12
 800dada:	4906      	ldr	r1, [pc, #24]	; (800daf4 <ledIsPairMandatory+0x20>)
 800dadc:	4806      	ldr	r0, [pc, #24]	; (800daf8 <ledIsPairMandatory+0x24>)
 800dade:	f014 fb0d 	bl	80220fc <memcmp>
 800dae2:	4603      	mov	r3, r0
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	bf0c      	ite	eq
 800dae8:	2301      	moveq	r3, #1
 800daea:	2300      	movne	r3, #0
 800daec:	b2db      	uxtb	r3, r3
}
 800daee:	4618      	mov	r0, r3
 800daf0:	bd80      	pop	{r7, pc}
 800daf2:	bf00      	nop
 800daf4:	20000360 	.word	0x20000360
 800daf8:	20000378 	.word	0x20000378

0800dafc <ledIsPairInProgress>:

// Is in progress?
bool ledIsPairInProgress()
{
 800dafc:	b580      	push	{r7, lr}
 800dafe:	b082      	sub	sp, #8
 800db00:	af00      	add	r7, sp, #0

    // Time-out the pairing
    if (ledStatePairBeganTime > 0) {
 800db02:	4b1e      	ldr	r3, [pc, #120]	; (800db7c <ledIsPairInProgress+0x80>)
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	2b00      	cmp	r3, #0
 800db08:	d02a      	beq.n	800db60 <ledIsPairInProgress+0x64>
        if (!ledStatePairTimeWasValid && NoteTimeValidST()) {
 800db0a:	4b1d      	ldr	r3, [pc, #116]	; (800db80 <ledIsPairInProgress+0x84>)
 800db0c:	781b      	ldrb	r3, [r3, #0]
 800db0e:	f083 0301 	eor.w	r3, r3, #1
 800db12:	b2db      	uxtb	r3, r3
 800db14:	2b00      	cmp	r3, #0
 800db16:	d009      	beq.n	800db2c <ledIsPairInProgress+0x30>
 800db18:	f7f7 ff6a 	bl	80059f0 <NoteTimeValidST>
 800db1c:	4603      	mov	r3, r0
 800db1e:	2b00      	cmp	r3, #0
 800db20:	d004      	beq.n	800db2c <ledIsPairInProgress+0x30>
            ledStatePairBeganTime = NoteTimeST();
 800db22:	f7f7 ffef 	bl	8005b04 <NoteTimeST>
 800db26:	4603      	mov	r3, r0
 800db28:	4a14      	ldr	r2, [pc, #80]	; (800db7c <ledIsPairInProgress+0x80>)
 800db2a:	6013      	str	r3, [r2, #0]
        }
        uint32_t timeoutSecs = 60*(appIsGateway ? var_gateway_pairing_timeout_mins : PAIRING_BEACON_SENSOR_TIMEOUT_MINS);
 800db2c:	4b15      	ldr	r3, [pc, #84]	; (800db84 <ledIsPairInProgress+0x88>)
 800db2e:	781b      	ldrb	r3, [r3, #0]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d006      	beq.n	800db42 <ledIsPairInProgress+0x46>
 800db34:	4b14      	ldr	r3, [pc, #80]	; (800db88 <ledIsPairInProgress+0x8c>)
 800db36:	681a      	ldr	r2, [r3, #0]
 800db38:	4613      	mov	r3, r2
 800db3a:	011b      	lsls	r3, r3, #4
 800db3c:	1a9b      	subs	r3, r3, r2
 800db3e:	009b      	lsls	r3, r3, #2
 800db40:	e001      	b.n	800db46 <ledIsPairInProgress+0x4a>
 800db42:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800db46:	607b      	str	r3, [r7, #4]
        if (NoteTimeST() > ledStatePairBeganTime + timeoutSecs) {
 800db48:	f7f7 ffdc 	bl	8005b04 <NoteTimeST>
 800db4c:	4601      	mov	r1, r0
 800db4e:	4b0b      	ldr	r3, [pc, #44]	; (800db7c <ledIsPairInProgress+0x80>)
 800db50:	681a      	ldr	r2, [r3, #0]
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	4413      	add	r3, r2
 800db56:	4299      	cmp	r1, r3
 800db58:	d902      	bls.n	800db60 <ledIsPairInProgress+0x64>
            ledIndicatePairInProgress(false);
 800db5a:	2000      	movs	r0, #0
 800db5c:	f000 f818 	bl	800db90 <ledIndicatePairInProgress>
        }
    }

    // If gateway, the answer is simple
    if (appIsGateway) {
 800db60:	4b08      	ldr	r3, [pc, #32]	; (800db84 <ledIsPairInProgress+0x88>)
 800db62:	781b      	ldrb	r3, [r3, #0]
 800db64:	2b00      	cmp	r3, #0
 800db66:	d002      	beq.n	800db6e <ledIsPairInProgress+0x72>
        return ledStatePair;
 800db68:	4b08      	ldr	r3, [pc, #32]	; (800db8c <ledIsPairInProgress+0x90>)
 800db6a:	781b      	ldrb	r3, [r3, #0]
 800db6c:	e001      	b.n	800db72 <ledIsPairInProgress+0x76>
        ledIndicatePairInProgress(true);
    }
#endif

    // Done
    return ledStatePair;
 800db6e:	4b07      	ldr	r3, [pc, #28]	; (800db8c <ledIsPairInProgress+0x90>)
 800db70:	781b      	ldrb	r3, [r3, #0]

}
 800db72:	4618      	mov	r0, r3
 800db74:	3708      	adds	r7, #8
 800db76:	46bd      	mov	sp, r7
 800db78:	bd80      	pop	{r7, pc}
 800db7a:	bf00      	nop
 800db7c:	20000ce8 	.word	0x20000ce8
 800db80:	20000ce5 	.word	0x20000ce5
 800db84:	20000aaf 	.word	0x20000aaf
 800db88:	20001b54 	.word	0x20001b54
 800db8c:	20000ce4 	.word	0x20000ce4

0800db90 <ledIndicatePairInProgress>:

// Indicate that a pairing is in progress
void ledIndicatePairInProgress(bool on)
{
 800db90:	b580      	push	{r7, lr}
 800db92:	b084      	sub	sp, #16
 800db94:	af02      	add	r7, sp, #8
 800db96:	4603      	mov	r3, r0
 800db98:	71fb      	strb	r3, [r7, #7]
    ledStatePair = on;
 800db9a:	4a15      	ldr	r2, [pc, #84]	; (800dbf0 <ledIndicatePairInProgress+0x60>)
 800db9c:	79fb      	ldrb	r3, [r7, #7]
 800db9e:	7013      	strb	r3, [r2, #0]
    ledStatePairBeganTime = on ? NoteTimeST() : 0;
 800dba0:	79fb      	ldrb	r3, [r7, #7]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d003      	beq.n	800dbae <ledIndicatePairInProgress+0x1e>
 800dba6:	f7f7 ffad 	bl	8005b04 <NoteTimeST>
 800dbaa:	4603      	mov	r3, r0
 800dbac:	e000      	b.n	800dbb0 <ledIndicatePairInProgress+0x20>
 800dbae:	2300      	movs	r3, #0
 800dbb0:	4a10      	ldr	r2, [pc, #64]	; (800dbf4 <ledIndicatePairInProgress+0x64>)
 800dbb2:	6013      	str	r3, [r2, #0]
    ledStatePairTimeWasValid = NoteTimeValidST();
 800dbb4:	f7f7 ff1c 	bl	80059f0 <NoteTimeValidST>
 800dbb8:	4603      	mov	r3, r0
 800dbba:	461a      	mov	r2, r3
 800dbbc:	4b0e      	ldr	r3, [pc, #56]	; (800dbf8 <ledIndicatePairInProgress+0x68>)
 800dbbe:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800dbc0:	79fb      	ldrb	r3, [r7, #7]
 800dbc2:	461a      	mov	r2, r3
 800dbc4:	2102      	movs	r1, #2
 800dbc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dbca:	f009 fe68 	bl	801789e <HAL_GPIO_WritePin>
    APP_PRINTF("%s\r\n", on ? "pairing mode ON" : "pairing mode OFF");
 800dbce:	79fb      	ldrb	r3, [r7, #7]
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d001      	beq.n	800dbd8 <ledIndicatePairInProgress+0x48>
 800dbd4:	4b09      	ldr	r3, [pc, #36]	; (800dbfc <ledIndicatePairInProgress+0x6c>)
 800dbd6:	e000      	b.n	800dbda <ledIndicatePairInProgress+0x4a>
 800dbd8:	4b09      	ldr	r3, [pc, #36]	; (800dc00 <ledIndicatePairInProgress+0x70>)
 800dbda:	9300      	str	r3, [sp, #0]
 800dbdc:	4b09      	ldr	r3, [pc, #36]	; (800dc04 <ledIndicatePairInProgress+0x74>)
 800dbde:	2200      	movs	r2, #0
 800dbe0:	2100      	movs	r1, #0
 800dbe2:	2001      	movs	r0, #1
 800dbe4:	f013 f874 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
}
 800dbe8:	bf00      	nop
 800dbea:	3708      	adds	r7, #8
 800dbec:	46bd      	mov	sp, r7
 800dbee:	bd80      	pop	{r7, pc}
 800dbf0:	20000ce4 	.word	0x20000ce4
 800dbf4:	20000ce8 	.word	0x20000ce8
 800dbf8:	20000ce5 	.word	0x20000ce5
 800dbfc:	0802430c 	.word	0x0802430c
 800dc00:	0802431c 	.word	0x0802431c
 800dc04:	08024330 	.word	0x08024330

0800dc08 <ledIndicateReceiveInProgress>:
    return ledStateReceive;
}

// Indicate that a receive is in progress
void ledIndicateReceiveInProgress(bool on)
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b082      	sub	sp, #8
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	4603      	mov	r3, r0
 800dc10:	71fb      	strb	r3, [r7, #7]
    ledStateReceive = on;
 800dc12:	4a0d      	ldr	r2, [pc, #52]	; (800dc48 <ledIndicateReceiveInProgress+0x40>)
 800dc14:	79fb      	ldrb	r3, [r7, #7]
 800dc16:	7013      	strb	r3, [r2, #0]
    if (ledDisabled()) {
 800dc18:	f7ff fea4 	bl	800d964 <ledDisabled>
 800dc1c:	4603      	mov	r3, r0
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d006      	beq.n	800dc30 <ledIndicateReceiveInProgress+0x28>
        HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800dc22:	2200      	movs	r2, #0
 800dc24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800dc28:	4808      	ldr	r0, [pc, #32]	; (800dc4c <ledIndicateReceiveInProgress+0x44>)
 800dc2a:	f009 fe38 	bl	801789e <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}
 800dc2e:	e006      	b.n	800dc3e <ledIndicateReceiveInProgress+0x36>
        HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800dc30:	79fb      	ldrb	r3, [r7, #7]
 800dc32:	461a      	mov	r2, r3
 800dc34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800dc38:	4804      	ldr	r0, [pc, #16]	; (800dc4c <ledIndicateReceiveInProgress+0x44>)
 800dc3a:	f009 fe30 	bl	801789e <HAL_GPIO_WritePin>
}
 800dc3e:	bf00      	nop
 800dc40:	3708      	adds	r7, #8
 800dc42:	46bd      	mov	sp, r7
 800dc44:	bd80      	pop	{r7, pc}
 800dc46:	bf00      	nop
 800dc48:	20000cec 	.word	0x20000cec
 800dc4c:	48000400 	.word	0x48000400

0800dc50 <ledIndicateTransmitInProgress>:
    return ledStateTransmit;
}

// Indicate that a transmit is in progress
void ledIndicateTransmitInProgress(bool on)
{
 800dc50:	b580      	push	{r7, lr}
 800dc52:	b082      	sub	sp, #8
 800dc54:	af00      	add	r7, sp, #0
 800dc56:	4603      	mov	r3, r0
 800dc58:	71fb      	strb	r3, [r7, #7]
    ledStateTransmit = on;
 800dc5a:	4a0d      	ldr	r2, [pc, #52]	; (800dc90 <ledIndicateTransmitInProgress+0x40>)
 800dc5c:	79fb      	ldrb	r3, [r7, #7]
 800dc5e:	7013      	strb	r3, [r2, #0]
    if (ledDisabled()) {
 800dc60:	f7ff fe80 	bl	800d964 <ledDisabled>
 800dc64:	4603      	mov	r3, r0
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d006      	beq.n	800dc78 <ledIndicateTransmitInProgress+0x28>
        HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800dc6a:	2200      	movs	r2, #0
 800dc6c:	2101      	movs	r1, #1
 800dc6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dc72:	f009 fe14 	bl	801789e <HAL_GPIO_WritePin>
    } else {
        HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
}
 800dc76:	e006      	b.n	800dc86 <ledIndicateTransmitInProgress+0x36>
        HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800dc78:	79fb      	ldrb	r3, [r7, #7]
 800dc7a:	461a      	mov	r2, r3
 800dc7c:	2101      	movs	r1, #1
 800dc7e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dc82:	f009 fe0c 	bl	801789e <HAL_GPIO_WritePin>
}
 800dc86:	bf00      	nop
 800dc88:	3708      	adds	r7, #8
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	bd80      	pop	{r7, pc}
 800dc8e:	bf00      	nop
 800dc90:	20000ced 	.word	0x20000ced

0800dc94 <ledIndicateAck>:

// Indicate OK
void ledIndicateAck(int flashes)
{
 800dc94:	b580      	push	{r7, lr}
 800dc96:	b084      	sub	sp, #16
 800dc98:	af00      	add	r7, sp, #0
 800dc9a:	6078      	str	r0, [r7, #4]
    for (int i=0; i<flashes; i++) {
 800dc9c:	2300      	movs	r3, #0
 800dc9e:	60fb      	str	r3, [r7, #12]
 800dca0:	e00c      	b.n	800dcbc <ledIndicateAck+0x28>
        ledSet();
 800dca2:	f7ff fea5 	bl	800d9f0 <ledSet>
        HAL_Delay(250);
 800dca6:	20fa      	movs	r0, #250	; 0xfa
 800dca8:	f004 ff67 	bl	8012b7a <HAL_Delay>
        ledReset();
 800dcac:	f7ff feb8 	bl	800da20 <ledReset>
        HAL_Delay(250);
 800dcb0:	20fa      	movs	r0, #250	; 0xfa
 800dcb2:	f004 ff62 	bl	8012b7a <HAL_Delay>
    for (int i=0; i<flashes; i++) {
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	3301      	adds	r3, #1
 800dcba:	60fb      	str	r3, [r7, #12]
 800dcbc:	68fa      	ldr	r2, [r7, #12]
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	429a      	cmp	r2, r3
 800dcc2:	dbee      	blt.n	800dca2 <ledIndicateAck+0xe>
    }
}
 800dcc4:	bf00      	nop
 800dcc6:	bf00      	nop
 800dcc8:	3710      	adds	r7, #16
 800dcca:	46bd      	mov	sp, r7
 800dccc:	bd80      	pop	{r7, pc}
	...

0800dcd0 <ledButtonCheck>:

// Toggle LEDs with a pattern so long as a given button is being held down
uint16_t ledButtonCheck()
{
 800dcd0:	b580      	push	{r7, lr}
 800dcd2:	b088      	sub	sp, #32
 800dcd4:	af00      	add	r7, sp, #0

    // Exit if button isn't even being pressed
    if (HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin) == (BUTTON1_ACTIVE_HIGH ? GPIO_PIN_RESET : GPIO_PIN_SET)) {
 800dcd6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800dcda:	485b      	ldr	r0, [pc, #364]	; (800de48 <ledButtonCheck+0x178>)
 800dcdc:	f009 fdc8 	bl	8017870 <HAL_GPIO_ReadPin>
 800dce0:	4603      	mov	r3, r0
 800dce2:	2b01      	cmp	r3, #1
 800dce4:	d101      	bne.n	800dcea <ledButtonCheck+0x1a>
        return BUTTON_UNCHANGED;
 800dce6:	2300      	movs	r3, #0
 800dce8:	e0a9      	b.n	800de3e <ledButtonCheck+0x16e>
    }

    // Enable LEDs for some period of time after the button has been pressed
    ledsEnabledMs = TIMER_IF_GetTimeMs();
 800dcea:	f004 feb3 	bl	8012a54 <TIMER_IF_GetTimeMs>
 800dcee:	4602      	mov	r2, r0
 800dcf0:	460b      	mov	r3, r1
 800dcf2:	4956      	ldr	r1, [pc, #344]	; (800de4c <ledButtonCheck+0x17c>)
 800dcf4:	e9c1 2300 	strd	r2, r3, [r1]

    // Wait until released
    bool redWasOn = HAL_GPIO_ReadPin(LED_RED_GPIO_Port, LED_RED_Pin) != GPIO_PIN_RESET;
 800dcf8:	2101      	movs	r1, #1
 800dcfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dcfe:	f009 fdb7 	bl	8017870 <HAL_GPIO_ReadPin>
 800dd02:	4603      	mov	r3, r0
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	bf14      	ite	ne
 800dd08:	2301      	movne	r3, #1
 800dd0a:	2300      	moveq	r3, #0
 800dd0c:	74fb      	strb	r3, [r7, #19]
    bool greenWasOn = HAL_GPIO_ReadPin(LED_GREEN_GPIO_Port, LED_GREEN_Pin) != GPIO_PIN_RESET;
 800dd0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800dd12:	484f      	ldr	r0, [pc, #316]	; (800de50 <ledButtonCheck+0x180>)
 800dd14:	f009 fdac 	bl	8017870 <HAL_GPIO_ReadPin>
 800dd18:	4603      	mov	r3, r0
 800dd1a:	2b00      	cmp	r3, #0
 800dd1c:	bf14      	ite	ne
 800dd1e:	2301      	movne	r3, #1
 800dd20:	2300      	moveq	r3, #0
 800dd22:	74bb      	strb	r3, [r7, #18]
    bool blueWasOn = HAL_GPIO_ReadPin(LED_BLUE_GPIO_Port, LED_BLUE_Pin) != GPIO_PIN_RESET;
 800dd24:	2102      	movs	r1, #2
 800dd26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dd2a:	f009 fda1 	bl	8017870 <HAL_GPIO_ReadPin>
 800dd2e:	4603      	mov	r3, r0
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	bf14      	ite	ne
 800dd34:	2301      	movne	r3, #1
 800dd36:	2300      	moveq	r3, #0
 800dd38:	747b      	strb	r3, [r7, #17]
    int flashes = 0;
 800dd3a:	2300      	movs	r3, #0
 800dd3c:	61fb      	str	r3, [r7, #28]
    uint32_t beganSecs = NoteTimeST();
 800dd3e:	f7f7 fee1 	bl	8005b04 <NoteTimeST>
 800dd42:	60f8      	str	r0, [r7, #12]
    uint32_t expireSecs = 15;
 800dd44:	230f      	movs	r3, #15
 800dd46:	60bb      	str	r3, [r7, #8]
    uint32_t currentDelayMs = 750;
 800dd48:	f240 23ee 	movw	r3, #750	; 0x2ee
 800dd4c:	61bb      	str	r3, [r7, #24]
    uint32_t prevQuartile = 0;
 800dd4e:	2300      	movs	r3, #0
 800dd50:	617b      	str	r3, [r7, #20]
    while (NoteTimeST() < beganSecs+expireSecs) {
 800dd52:	e06b      	b.n	800de2c <ledButtonCheck+0x15c>
        if (HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin) == (BUTTON1_ACTIVE_HIGH ? GPIO_PIN_RESET : GPIO_PIN_SET)) {
 800dd54:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800dd58:	483b      	ldr	r0, [pc, #236]	; (800de48 <ledButtonCheck+0x178>)
 800dd5a:	f009 fd89 	bl	8017870 <HAL_GPIO_ReadPin>
 800dd5e:	4603      	mov	r3, r0
 800dd60:	2b01      	cmp	r3, #1
 800dd62:	d11b      	bne.n	800dd9c <ledButtonCheck+0xcc>
            HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, redWasOn ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800dd64:	7cfb      	ldrb	r3, [r7, #19]
 800dd66:	461a      	mov	r2, r3
 800dd68:	2101      	movs	r1, #1
 800dd6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dd6e:	f009 fd96 	bl	801789e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, greenWasOn ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800dd72:	7cbb      	ldrb	r3, [r7, #18]
 800dd74:	461a      	mov	r2, r3
 800dd76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800dd7a:	4835      	ldr	r0, [pc, #212]	; (800de50 <ledButtonCheck+0x180>)
 800dd7c:	f009 fd8f 	bl	801789e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, blueWasOn ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800dd80:	7c7b      	ldrb	r3, [r7, #17]
 800dd82:	461a      	mov	r2, r3
 800dd84:	2102      	movs	r1, #2
 800dd86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dd8a:	f009 fd88 	bl	801789e <HAL_GPIO_WritePin>
            return (flashes < 2) ? BUTTON_PRESSED : BUTTON_HOLD_ABORTED;
 800dd8e:	69fb      	ldr	r3, [r7, #28]
 800dd90:	2b01      	cmp	r3, #1
 800dd92:	dc01      	bgt.n	800dd98 <ledButtonCheck+0xc8>
 800dd94:	2301      	movs	r3, #1
 800dd96:	e052      	b.n	800de3e <ledButtonCheck+0x16e>
 800dd98:	2302      	movs	r3, #2
 800dd9a:	e050      	b.n	800de3e <ledButtonCheck+0x16e>
        }
        if (flashes >= 1) {
 800dd9c:	69fb      	ldr	r3, [r7, #28]
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	dd23      	ble.n	800ddea <ledButtonCheck+0x11a>
            HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, (flashes & 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800dda2:	69fb      	ldr	r3, [r7, #28]
 800dda4:	b2db      	uxtb	r3, r3
 800dda6:	f003 0301 	and.w	r3, r3, #1
 800ddaa:	b2db      	uxtb	r3, r3
 800ddac:	461a      	mov	r2, r3
 800ddae:	2101      	movs	r1, #1
 800ddb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ddb4:	f009 fd73 	bl	801789e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, (flashes & 1) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800ddb8:	69fb      	ldr	r3, [r7, #28]
 800ddba:	f003 0301 	and.w	r3, r3, #1
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	bf0c      	ite	eq
 800ddc2:	2301      	moveq	r3, #1
 800ddc4:	2300      	movne	r3, #0
 800ddc6:	b2db      	uxtb	r3, r3
 800ddc8:	461a      	mov	r2, r3
 800ddca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800ddce:	4820      	ldr	r0, [pc, #128]	; (800de50 <ledButtonCheck+0x180>)
 800ddd0:	f009 fd65 	bl	801789e <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, (flashes & 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800ddd4:	69fb      	ldr	r3, [r7, #28]
 800ddd6:	b2db      	uxtb	r3, r3
 800ddd8:	f003 0301 	and.w	r3, r3, #1
 800dddc:	b2db      	uxtb	r3, r3
 800ddde:	461a      	mov	r2, r3
 800dde0:	2102      	movs	r1, #2
 800dde2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800dde6:	f009 fd5a 	bl	801789e <HAL_GPIO_WritePin>
        }
        uint32_t elapsed = NoteTimeST() - beganSecs;
 800ddea:	f7f7 fe8b 	bl	8005b04 <NoteTimeST>
 800ddee:	4602      	mov	r2, r0
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	1ad3      	subs	r3, r2, r3
 800ddf4:	607b      	str	r3, [r7, #4]
        uint32_t quartile = elapsed / (expireSecs/4);
 800ddf6:	68bb      	ldr	r3, [r7, #8]
 800ddf8:	089b      	lsrs	r3, r3, #2
 800ddfa:	687a      	ldr	r2, [r7, #4]
 800ddfc:	fbb2 f3f3 	udiv	r3, r2, r3
 800de00:	603b      	str	r3, [r7, #0]
        if (prevQuartile != quartile) {
 800de02:	697a      	ldr	r2, [r7, #20]
 800de04:	683b      	ldr	r3, [r7, #0]
 800de06:	429a      	cmp	r2, r3
 800de08:	d00a      	beq.n	800de20 <ledButtonCheck+0x150>
            prevQuartile = quartile;
 800de0a:	683b      	ldr	r3, [r7, #0]
 800de0c:	617b      	str	r3, [r7, #20]
            currentDelayMs -= currentDelayMs < 250 ? 0 : 200;
 800de0e:	69bb      	ldr	r3, [r7, #24]
 800de10:	2bf9      	cmp	r3, #249	; 0xf9
 800de12:	d801      	bhi.n	800de18 <ledButtonCheck+0x148>
 800de14:	2300      	movs	r3, #0
 800de16:	e000      	b.n	800de1a <ledButtonCheck+0x14a>
 800de18:	23c8      	movs	r3, #200	; 0xc8
 800de1a:	69ba      	ldr	r2, [r7, #24]
 800de1c:	1ad3      	subs	r3, r2, r3
 800de1e:	61bb      	str	r3, [r7, #24]
        }
        HAL_Delay(currentDelayMs);
 800de20:	69b8      	ldr	r0, [r7, #24]
 800de22:	f004 feaa 	bl	8012b7a <HAL_Delay>
        flashes++;
 800de26:	69fb      	ldr	r3, [r7, #28]
 800de28:	3301      	adds	r3, #1
 800de2a:	61fb      	str	r3, [r7, #28]
    while (NoteTimeST() < beganSecs+expireSecs) {
 800de2c:	f7f7 fe6a 	bl	8005b04 <NoteTimeST>
 800de30:	4601      	mov	r1, r0
 800de32:	68fa      	ldr	r2, [r7, #12]
 800de34:	68bb      	ldr	r3, [r7, #8]
 800de36:	4413      	add	r3, r2
 800de38:	4299      	cmp	r1, r3
 800de3a:	d38b      	bcc.n	800dd54 <ledButtonCheck+0x84>
    }

    // Held down for a while
    return BUTTON_HELD;
 800de3c:	2303      	movs	r3, #3

}
 800de3e:	4618      	mov	r0, r3
 800de40:	3720      	adds	r7, #32
 800de42:	46bd      	mov	sp, r7
 800de44:	bd80      	pop	{r7, pc}
 800de46:	bf00      	nop
 800de48:	48000800 	.word	0x48000800
 800de4c:	20000cf0 	.word	0x20000cf0
 800de50:	48000400 	.word	0x48000400

0800de54 <noteInit>:
void noteBeginTransaction(void);
void noteEndTransaction(void);

// Initialize the note subsystem
bool noteInit()
{
 800de54:	b580      	push	{r7, lr}
 800de56:	b082      	sub	sp, #8
 800de58:	af02      	add	r7, sp, #8

    // Register callbacks with note-c subsystem that it needs for I/O, memory, timer
    NoteSetFn(malloc, free, noteDelay, noteMillis);
 800de5a:	4b16      	ldr	r3, [pc, #88]	; (800deb4 <noteInit+0x60>)
 800de5c:	4a16      	ldr	r2, [pc, #88]	; (800deb8 <noteInit+0x64>)
 800de5e:	4917      	ldr	r1, [pc, #92]	; (800debc <noteInit+0x68>)
 800de60:	4817      	ldr	r0, [pc, #92]	; (800dec0 <noteInit+0x6c>)
 800de62:	f7f8 f887 	bl	8005f74 <NoteSetFn>

    // On the gateway, register I2C
    NoteSetFnMutex(NULL, NULL, noteBeginTransaction, noteEndTransaction);
 800de66:	4b17      	ldr	r3, [pc, #92]	; (800dec4 <noteInit+0x70>)
 800de68:	4a17      	ldr	r2, [pc, #92]	; (800dec8 <noteInit+0x74>)
 800de6a:	2100      	movs	r1, #0
 800de6c:	2000      	movs	r0, #0
 800de6e:	f7f8 f8af 	bl	8005fd0 <NoteSetFnMutex>
    NoteSetFnI2C(NOTE_I2C_ADDR_DEFAULT, NOTE_I2C_MAX_DEFAULT, noteI2CReset, noteI2CTransmit, noteI2CReceive);
 800de72:	4b16      	ldr	r3, [pc, #88]	; (800decc <noteInit+0x78>)
 800de74:	9300      	str	r3, [sp, #0]
 800de76:	4b16      	ldr	r3, [pc, #88]	; (800ded0 <noteInit+0x7c>)
 800de78:	4a16      	ldr	r2, [pc, #88]	; (800ded4 <noteInit+0x80>)
 800de7a:	211e      	movs	r1, #30
 800de7c:	2017      	movs	r0, #23
 800de7e:	f7f8 f8c7 	bl	8006010 <NoteSetFnI2C>

    // Test to see if a notecard is present
    if (!NoteReset()) {
 800de82:	f7f9 fc4f 	bl	8007724 <NoteReset>
 800de86:	4603      	mov	r3, r0
 800de88:	f083 0301 	eor.w	r3, r3, #1
 800de8c:	b2db      	uxtb	r3, r3
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d00b      	beq.n	800deaa <noteInit+0x56>

        // Remove hooks and disable
        NoteSetFnMutex(NULL, NULL, NULL,NULL);
 800de92:	2300      	movs	r3, #0
 800de94:	2200      	movs	r2, #0
 800de96:	2100      	movs	r1, #0
 800de98:	2000      	movs	r0, #0
 800de9a:	f7f8 f899 	bl	8005fd0 <NoteSetFnMutex>
        NoteSetFnDisabled();
 800de9e:	f7f8 f8ef 	bl	8006080 <NoteSetFnDisabled>

        // Power-off I2C and deinitialize the pin
        MX_I2C2_DeInit();
 800dea2:	f003 f86f 	bl	8010f84 <MX_I2C2_DeInit>
        return false;
 800dea6:	2300      	movs	r3, #0
 800dea8:	e000      	b.n	800deac <noteInit+0x58>

    }

    // Success
    return true;
 800deaa:	2301      	movs	r3, #1

}
 800deac:	4618      	mov	r0, r3
 800deae:	46bd      	mov	sp, r7
 800deb0:	bd80      	pop	{r7, pc}
 800deb2:	bf00      	nop
 800deb4:	0800e0bf 	.word	0x0800e0bf
 800deb8:	0800e0a9 	.word	0x0800e0a9
 800debc:	080220ed 	.word	0x080220ed
 800dec0:	080220dd 	.word	0x080220dd
 800dec4:	0800e09d 	.word	0x0800e09d
 800dec8:	0800e091 	.word	0x0800e091
 800decc:	0800e19d 	.word	0x0800e19d
 800ded0:	0800e0ed 	.word	0x0800e0ed
 800ded4:	0800e0d1 	.word	0x0800e0d1

0800ded8 <noteSetup>:

// Setup the Notecard parameters
bool noteSetup()
{
 800ded8:	b580      	push	{r7, lr}
 800deda:	b088      	sub	sp, #32
 800dedc:	af00      	add	r7, sp, #0
    bool initialized = false;
 800dede:	2300      	movs	r3, #0
 800dee0:	77fb      	strb	r3, [r7, #31]

    // Set the essential info, retrying in case of I/O error during startup
    // simply because this is so essential
    for (int i=0; i<5; i++) {
 800dee2:	2300      	movs	r3, #0
 800dee4:	61bb      	str	r3, [r7, #24]
 800dee6:	e094      	b.n	800e012 <noteSetup+0x13a>

        // If the NOTECARD_PRODUCT_UID constant isn't set, wait for the user
        // to set productUID by interactively doing a hub.set.
        const char *productUID = NOTECARD_PRODUCT_UID;
 800dee8:	4b57      	ldr	r3, [pc, #348]	; (800e048 <noteSetup+0x170>)
 800deea:	617b      	str	r3, [r7, #20]
        bool messageDisplayed = false;
 800deec:	2300      	movs	r3, #0
 800deee:	74fb      	strb	r3, [r7, #19]
        while (NOTECARD_PRODUCT_UID[0] == '\0') {
 800def0:	e047      	b.n	800df82 <noteSetup+0xaa>
            NoteSuspendTransactionDebug();
 800def2:	f7f9 fa93 	bl	800741c <NoteSuspendTransactionDebug>
            J *rsp = NoteRequestResponse(NoteNewRequest("hub.get"));
 800def6:	4855      	ldr	r0, [pc, #340]	; (800e04c <noteSetup+0x174>)
 800def8:	f7f9 faac 	bl	8007454 <NoteNewRequest>
 800defc:	4603      	mov	r3, r0
 800defe:	4618      	mov	r0, r3
 800df00:	f7f9 fb02 	bl	8007508 <NoteRequestResponse>
 800df04:	60f8      	str	r0, [r7, #12]
            NoteResumeTransactionDebug();
 800df06:	f7f9 fa97 	bl	8007438 <NoteResumeTransactionDebug>
            if (rsp != NULL) {
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d038      	beq.n	800df82 <noteSetup+0xaa>
                if (JGetString(rsp, "product")[0] != '\0') {
 800df10:	494f      	ldr	r1, [pc, #316]	; (800e050 <noteSetup+0x178>)
 800df12:	68f8      	ldr	r0, [r7, #12]
 800df14:	f7f6 fcb8 	bl	8004888 <JGetString>
 800df18:	4603      	mov	r3, r0
 800df1a:	781b      	ldrb	r3, [r3, #0]
 800df1c:	2b00      	cmp	r3, #0
 800df1e:	d005      	beq.n	800df2c <noteSetup+0x54>
                    productUID = NULL;
 800df20:	2300      	movs	r3, #0
 800df22:	617b      	str	r3, [r7, #20]
                    NoteDeleteResponse(rsp);
 800df24:	68f8      	ldr	r0, [r7, #12]
 800df26:	f7f4 fcce 	bl	80028c6 <JDelete>
                    break;
 800df2a:	e02d      	b.n	800df88 <noteSetup+0xb0>
                }
                if (!messageDisplayed) {
 800df2c:	7cfb      	ldrb	r3, [r7, #19]
 800df2e:	f083 0301 	eor.w	r3, r3, #1
 800df32:	b2db      	uxtb	r3, r3
 800df34:	2b00      	cmp	r3, #0
 800df36:	d01a      	beq.n	800df6e <noteSetup+0x96>
                    APP_PRINTF("\r\n");
 800df38:	4b46      	ldr	r3, [pc, #280]	; (800e054 <noteSetup+0x17c>)
 800df3a:	2200      	movs	r2, #0
 800df3c:	2100      	movs	r1, #0
 800df3e:	2001      	movs	r0, #1
 800df40:	f012 fec6 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                    APP_PRINTF("Waiting for you to set product UID of this gateway using:\r\n");
 800df44:	4b44      	ldr	r3, [pc, #272]	; (800e058 <noteSetup+0x180>)
 800df46:	2200      	movs	r2, #0
 800df48:	2100      	movs	r1, #0
 800df4a:	2001      	movs	r0, #1
 800df4c:	f012 fec0 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                    APP_PRINTF("{\"req\":\"hub.set\",\"product\":\"your-notehub-project's-ProductID\"}\r\n");
 800df50:	4b42      	ldr	r3, [pc, #264]	; (800e05c <noteSetup+0x184>)
 800df52:	2200      	movs	r2, #0
 800df54:	2100      	movs	r1, #0
 800df56:	2001      	movs	r0, #1
 800df58:	f012 feba 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                    APP_PRINTF("\r\n");
 800df5c:	4b3d      	ldr	r3, [pc, #244]	; (800e054 <noteSetup+0x17c>)
 800df5e:	2200      	movs	r2, #0
 800df60:	2100      	movs	r1, #0
 800df62:	2001      	movs	r0, #1
 800df64:	f012 feb4 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                    messageDisplayed = true;
 800df68:	2301      	movs	r3, #1
 800df6a:	74fb      	strb	r3, [r7, #19]
 800df6c:	e005      	b.n	800df7a <noteSetup+0xa2>
                } else {
                    APP_PRINTF("^");
 800df6e:	4b3c      	ldr	r3, [pc, #240]	; (800e060 <noteSetup+0x188>)
 800df70:	2200      	movs	r2, #0
 800df72:	2100      	movs	r1, #0
 800df74:	2001      	movs	r0, #1
 800df76:	f012 feab 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                }
                HAL_Delay(2500);
 800df7a:	f640 10c4 	movw	r0, #2500	; 0x9c4
 800df7e:	f004 fdfc 	bl	8012b7a <HAL_Delay>
        while (NOTECARD_PRODUCT_UID[0] == '\0') {
 800df82:	2300      	movs	r3, #0
 800df84:	2b00      	cmp	r3, #0
 800df86:	d0b4      	beq.n	800def2 <noteSetup+0x1a>
            }
        }
        if (messageDisplayed) {
 800df88:	7cfb      	ldrb	r3, [r7, #19]
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d005      	beq.n	800df9a <noteSetup+0xc2>
            APP_PRINTF("\r\n");
 800df8e:	4b31      	ldr	r3, [pc, #196]	; (800e054 <noteSetup+0x17c>)
 800df90:	2200      	movs	r2, #0
 800df92:	2100      	movs	r1, #0
 800df94:	2001      	movs	r0, #1
 800df96:	f012 fe9b 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        }

        // Set the product UID and essential info
        J *req = NoteNewRequest("hub.set");
 800df9a:	4832      	ldr	r0, [pc, #200]	; (800e064 <noteSetup+0x18c>)
 800df9c:	f7f9 fa5a 	bl	8007454 <NoteNewRequest>
 800dfa0:	60b8      	str	r0, [r7, #8]
        if (req != NULL) {
 800dfa2:	68bb      	ldr	r3, [r7, #8]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d031      	beq.n	800e00c <noteSetup+0x134>
            if (productUID != NULL) {
 800dfa8:	697b      	ldr	r3, [r7, #20]
 800dfaa:	2b00      	cmp	r3, #0
 800dfac:	d004      	beq.n	800dfb8 <noteSetup+0xe0>
                JAddStringToObject(req, "product", productUID);
 800dfae:	697a      	ldr	r2, [r7, #20]
 800dfb0:	4927      	ldr	r1, [pc, #156]	; (800e050 <noteSetup+0x178>)
 800dfb2:	68b8      	ldr	r0, [r7, #8]
 800dfb4:	f7f6 fabe 	bl	8004534 <JAddStringToObject>
            }
            JAddStringToObject(req, "mode", NOTECARD_CONNECTION_MODE);
 800dfb8:	4a2b      	ldr	r2, [pc, #172]	; (800e068 <noteSetup+0x190>)
 800dfba:	492c      	ldr	r1, [pc, #176]	; (800e06c <noteSetup+0x194>)
 800dfbc:	68b8      	ldr	r0, [r7, #8]
 800dfbe:	f7f6 fab9 	bl	8004534 <JAddStringToObject>
            JAddNumberToObject(req, "outbound", NOTECARD_OUTBOUND_PERIOD_MINS);
 800dfc2:	f04f 0200 	mov.w	r2, #0
 800dfc6:	4b2a      	ldr	r3, [pc, #168]	; (800e070 <noteSetup+0x198>)
 800dfc8:	492a      	ldr	r1, [pc, #168]	; (800e074 <noteSetup+0x19c>)
 800dfca:	68b8      	ldr	r0, [r7, #8]
 800dfcc:	f7f6 fa93 	bl	80044f6 <JAddNumberToObject>
            JAddNumberToObject(req, "inbound", NOTECARD_INBOUND_PERIOD_MINS);
 800dfd0:	f04f 0200 	mov.w	r2, #0
 800dfd4:	4b28      	ldr	r3, [pc, #160]	; (800e078 <noteSetup+0x1a0>)
 800dfd6:	4929      	ldr	r1, [pc, #164]	; (800e07c <noteSetup+0x1a4>)
 800dfd8:	68b8      	ldr	r0, [r7, #8]
 800dfda:	f7f6 fa8c 	bl	80044f6 <JAddNumberToObject>
            JAddBoolToObject(req, "sync", NOTECARD_CONTINUOUS_SYNC);
 800dfde:	2201      	movs	r2, #1
 800dfe0:	4927      	ldr	r1, [pc, #156]	; (800e080 <noteSetup+0x1a8>)
 800dfe2:	68b8      	ldr	r0, [r7, #8]
 800dfe4:	f7f6 fa6a 	bl	80044bc <JAddBoolToObject>
            JAddBoolToObject(req, "align", true);
 800dfe8:	2201      	movs	r2, #1
 800dfea:	4926      	ldr	r1, [pc, #152]	; (800e084 <noteSetup+0x1ac>)
 800dfec:	68b8      	ldr	r0, [r7, #8]
 800dfee:	f7f6 fa65 	bl	80044bc <JAddBoolToObject>
            if (NoteRequest(req)) {
 800dff2:	68b8      	ldr	r0, [r7, #8]
 800dff4:	f7f9 fa5e 	bl	80074b4 <NoteRequest>
 800dff8:	4603      	mov	r3, r0
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d002      	beq.n	800e004 <noteSetup+0x12c>
                initialized = true;
 800dffe:	2301      	movs	r3, #1
 800e000:	77fb      	strb	r3, [r7, #31]
                break;
 800e002:	e00a      	b.n	800e01a <noteSetup+0x142>
            }
            HAL_Delay(1000);
 800e004:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800e008:	f004 fdb7 	bl	8012b7a <HAL_Delay>
    for (int i=0; i<5; i++) {
 800e00c:	69bb      	ldr	r3, [r7, #24]
 800e00e:	3301      	adds	r3, #1
 800e010:	61bb      	str	r3, [r7, #24]
 800e012:	69bb      	ldr	r3, [r7, #24]
 800e014:	2b04      	cmp	r3, #4
 800e016:	f77f af67 	ble.w	800dee8 <noteSetup+0x10>
    }

    // In order to completely close the loop with Notehub as to which version of our firmware is
    // currently running, make sure that the Notecard and thus the Notehub has the exact string
    // that is embedded within our image that indicates the firmware version.
    J *req = NoteNewRequest("dfu.status");
 800e01a:	481b      	ldr	r0, [pc, #108]	; (800e088 <noteSetup+0x1b0>)
 800e01c:	f7f9 fa1a 	bl	8007454 <NoteNewRequest>
 800e020:	6078      	str	r0, [r7, #4]
    if (req != NULL) {
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d00a      	beq.n	800e03e <noteSetup+0x166>
        JAddStringToObject(req, "version", appFirmwareVersion());
 800e028:	f7fc fb8a 	bl	800a740 <appFirmwareVersion>
 800e02c:	4603      	mov	r3, r0
 800e02e:	461a      	mov	r2, r3
 800e030:	4916      	ldr	r1, [pc, #88]	; (800e08c <noteSetup+0x1b4>)
 800e032:	6878      	ldr	r0, [r7, #4]
 800e034:	f7f6 fa7e 	bl	8004534 <JAddStringToObject>
        NoteRequest(req);
 800e038:	6878      	ldr	r0, [r7, #4]
 800e03a:	f7f9 fa3b 	bl	80074b4 <NoteRequest>
    }

    // Done
    return initialized;
 800e03e:	7ffb      	ldrb	r3, [r7, #31]

}
 800e040:	4618      	mov	r0, r3
 800e042:	3720      	adds	r7, #32
 800e044:	46bd      	mov	sp, r7
 800e046:	bd80      	pop	{r7, pc}
 800e048:	08024338 	.word	0x08024338
 800e04c:	0802433c 	.word	0x0802433c
 800e050:	08024344 	.word	0x08024344
 800e054:	0802434c 	.word	0x0802434c
 800e058:	08024350 	.word	0x08024350
 800e05c:	0802438c 	.word	0x0802438c
 800e060:	080243d0 	.word	0x080243d0
 800e064:	080243d4 	.word	0x080243d4
 800e068:	080243dc 	.word	0x080243dc
 800e06c:	080243e8 	.word	0x080243e8
 800e070:	402e0000 	.word	0x402e0000
 800e074:	080243f0 	.word	0x080243f0
 800e078:	40968000 	.word	0x40968000
 800e07c:	080243fc 	.word	0x080243fc
 800e080:	08024404 	.word	0x08024404
 800e084:	0802440c 	.word	0x0802440c
 800e088:	08024414 	.word	0x08024414
 800e08c:	08024420 	.word	0x08024420

0800e090 <noteBeginTransaction>:

// Begin a notecard transaction which may involve many I2C transactions
void noteBeginTransaction()
{
 800e090:	b580      	push	{r7, lr}
 800e092:	af00      	add	r7, sp, #0
    MX_I2C2_Init();
 800e094:	f002 ff1e 	bl	8010ed4 <MX_I2C2_Init>
}
 800e098:	bf00      	nop
 800e09a:	bd80      	pop	{r7, pc}

0800e09c <noteEndTransaction>:

// End a notecard transaction
void noteEndTransaction()
{
 800e09c:	b580      	push	{r7, lr}
 800e09e:	af00      	add	r7, sp, #0
    MX_I2C2_DeInit();
 800e0a0:	f002 ff70 	bl	8010f84 <MX_I2C2_DeInit>
}
 800e0a4:	bf00      	nop
 800e0a6:	bd80      	pop	{r7, pc}

0800e0a8 <noteDelay>:

// Arduino-like delay function
void noteDelay(uint32_t ms)
{
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	b082      	sub	sp, #8
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
    HAL_Delay(ms);
 800e0b0:	6878      	ldr	r0, [r7, #4]
 800e0b2:	f004 fd62 	bl	8012b7a <HAL_Delay>
}
 800e0b6:	bf00      	nop
 800e0b8:	3708      	adds	r7, #8
 800e0ba:	46bd      	mov	sp, r7
 800e0bc:	bd80      	pop	{r7, pc}

0800e0be <noteMillis>:

// Arduino-like millis() function
long unsigned int noteMillis()
{
 800e0be:	b580      	push	{r7, lr}
 800e0c0:	af00      	add	r7, sp, #0
    return (long unsigned int) TIMER_IF_GetTimeMs();
 800e0c2:	f004 fcc7 	bl	8012a54 <TIMER_IF_GetTimeMs>
 800e0c6:	4602      	mov	r2, r0
 800e0c8:	460b      	mov	r3, r1
 800e0ca:	4613      	mov	r3, r2
}
 800e0cc:	4618      	mov	r0, r3
 800e0ce:	bd80      	pop	{r7, pc}

0800e0d0 <noteI2CReset>:

// I2C reset procedure, called before any I/O and called again upon I/O error
bool noteI2CReset(uint16_t DevAddress)
{
 800e0d0:	b580      	push	{r7, lr}
 800e0d2:	b082      	sub	sp, #8
 800e0d4:	af00      	add	r7, sp, #0
 800e0d6:	4603      	mov	r3, r0
 800e0d8:	80fb      	strh	r3, [r7, #6]
    MX_I2C2_DeInit();
 800e0da:	f002 ff53 	bl	8010f84 <MX_I2C2_DeInit>
    MX_I2C2_Init();
 800e0de:	f002 fef9 	bl	8010ed4 <MX_I2C2_Init>
    return true;
 800e0e2:	2301      	movs	r3, #1
}
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	3708      	adds	r7, #8
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	bd80      	pop	{r7, pc}

0800e0ec <noteI2CTransmit>:

// Transmits in master mode an amount of data, in blocking mode.     The address
// is the actual address; the caller should have shifted it right so that the
// low bit is NOT the read/write bit. An error message is returned, else NULL if success.
const char *noteI2CTransmit(uint16_t DevAddress, uint8_t* pBuffer, uint16_t Size)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b08a      	sub	sp, #40	; 0x28
 800e0f0:	af02      	add	r7, sp, #8
 800e0f2:	4603      	mov	r3, r0
 800e0f4:	6039      	str	r1, [r7, #0]
 800e0f6:	80fb      	strh	r3, [r7, #6]
 800e0f8:	4613      	mov	r3, r2
 800e0fa:	80bb      	strh	r3, [r7, #4]
    char *errstr;
    int writelen = sizeof(uint8_t) + Size;
 800e0fc:	88bb      	ldrh	r3, [r7, #4]
 800e0fe:	3301      	adds	r3, #1
 800e100:	617b      	str	r3, [r7, #20]
    uint8_t *writebuf = malloc(writelen);
 800e102:	697b      	ldr	r3, [r7, #20]
 800e104:	4618      	mov	r0, r3
 800e106:	f013 ffe9 	bl	80220dc <malloc>
 800e10a:	4603      	mov	r3, r0
 800e10c:	613b      	str	r3, [r7, #16]
    if (writebuf == NULL) {
 800e10e:	693b      	ldr	r3, [r7, #16]
 800e110:	2b00      	cmp	r3, #0
 800e112:	d101      	bne.n	800e118 <noteI2CTransmit+0x2c>
        return "i2c: insufficient memory (write)";
 800e114:	4b1e      	ldr	r3, [pc, #120]	; (800e190 <noteI2CTransmit+0xa4>)
 800e116:	e037      	b.n	800e188 <noteI2CTransmit+0x9c>
    }

    // Retry so that we're resiliant in the context of customer designs that have unclean SDA/SCL signals
    writebuf[0] = Size;
 800e118:	88bb      	ldrh	r3, [r7, #4]
 800e11a:	b2da      	uxtb	r2, r3
 800e11c:	693b      	ldr	r3, [r7, #16]
 800e11e:	701a      	strb	r2, [r3, #0]
    memcpy(&writebuf[1], pBuffer, Size);
 800e120:	693b      	ldr	r3, [r7, #16]
 800e122:	3301      	adds	r3, #1
 800e124:	88ba      	ldrh	r2, [r7, #4]
 800e126:	6839      	ldr	r1, [r7, #0]
 800e128:	4618      	mov	r0, r3
 800e12a:	f013 fff5 	bl	8022118 <memcpy>
    errstr = "i2c: write error {io}";
 800e12e:	4b19      	ldr	r3, [pc, #100]	; (800e194 <noteI2CTransmit+0xa8>)
 800e130:	61fb      	str	r3, [r7, #28]
    for (int i=0; i<5; i++) {
 800e132:	2300      	movs	r3, #0
 800e134:	61bb      	str	r3, [r7, #24]
 800e136:	e018      	b.n	800e16a <noteI2CTransmit+0x7e>
        HAL_StatusTypeDef err_code = HAL_I2C_Master_Transmit(&hi2c2, DevAddress<<1, writebuf, writelen, 250);
 800e138:	88fb      	ldrh	r3, [r7, #6]
 800e13a:	005b      	lsls	r3, r3, #1
 800e13c:	b299      	uxth	r1, r3
 800e13e:	697b      	ldr	r3, [r7, #20]
 800e140:	b29b      	uxth	r3, r3
 800e142:	22fa      	movs	r2, #250	; 0xfa
 800e144:	9200      	str	r2, [sp, #0]
 800e146:	693a      	ldr	r2, [r7, #16]
 800e148:	4813      	ldr	r0, [pc, #76]	; (800e198 <noteI2CTransmit+0xac>)
 800e14a:	f009 fc7d 	bl	8017a48 <HAL_I2C_Master_Transmit>
 800e14e:	4603      	mov	r3, r0
 800e150:	73fb      	strb	r3, [r7, #15]
        if (err_code == HAL_OK) {
 800e152:	7bfb      	ldrb	r3, [r7, #15]
 800e154:	2b00      	cmp	r3, #0
 800e156:	d102      	bne.n	800e15e <noteI2CTransmit+0x72>
            errstr = NULL;
 800e158:	2300      	movs	r3, #0
 800e15a:	61fb      	str	r3, [r7, #28]
            break;
 800e15c:	e008      	b.n	800e170 <noteI2CTransmit+0x84>
        }
        HAL_Delay(100);
 800e15e:	2064      	movs	r0, #100	; 0x64
 800e160:	f004 fd0b 	bl	8012b7a <HAL_Delay>
    for (int i=0; i<5; i++) {
 800e164:	69bb      	ldr	r3, [r7, #24]
 800e166:	3301      	adds	r3, #1
 800e168:	61bb      	str	r3, [r7, #24]
 800e16a:	69bb      	ldr	r3, [r7, #24]
 800e16c:	2b04      	cmp	r3, #4
 800e16e:	dde3      	ble.n	800e138 <noteI2CTransmit+0x4c>
    }
    if (errstr != NULL) {
 800e170:	69fb      	ldr	r3, [r7, #28]
 800e172:	2b00      	cmp	r3, #0
 800e174:	d004      	beq.n	800e180 <noteI2CTransmit+0x94>
        free(writebuf);
 800e176:	6938      	ldr	r0, [r7, #16]
 800e178:	f013 ffb8 	bl	80220ec <free>
        return errstr;
 800e17c:	69fb      	ldr	r3, [r7, #28]
 800e17e:	e003      	b.n	800e188 <noteI2CTransmit+0x9c>
    }

    // Done
    free(writebuf);
 800e180:	6938      	ldr	r0, [r7, #16]
 800e182:	f013 ffb3 	bl	80220ec <free>
    return NULL;
 800e186:	2300      	movs	r3, #0

}
 800e188:	4618      	mov	r0, r3
 800e18a:	3720      	adds	r7, #32
 800e18c:	46bd      	mov	sp, r7
 800e18e:	bd80      	pop	{r7, pc}
 800e190:	08024428 	.word	0x08024428
 800e194:	0802444c 	.word	0x0802444c
 800e198:	20001dc8 	.word	0x20001dc8

0800e19c <noteI2CReceive>:

// Receives in master mode an amount of data in blocking mode. An error mesage returned, else NULL if success.
const char *noteI2CReceive(uint16_t DevAddress, uint8_t* pBuffer, uint16_t Size, uint32_t *available)
{
 800e19c:	b580      	push	{r7, lr}
 800e19e:	b08e      	sub	sp, #56	; 0x38
 800e1a0:	af02      	add	r7, sp, #8
 800e1a2:	60b9      	str	r1, [r7, #8]
 800e1a4:	607b      	str	r3, [r7, #4]
 800e1a6:	4603      	mov	r3, r0
 800e1a8:	81fb      	strh	r3, [r7, #14]
 800e1aa:	4613      	mov	r3, r2
 800e1ac:	81bb      	strh	r3, [r7, #12]
    const char *errstr;

    // Retry so that we're resiliant in the context of customer designs that have unclean SDA/SCL signals
    uint8_t hdr[2];
    hdr[0] = (uint8_t) 0;
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	743b      	strb	r3, [r7, #16]
    hdr[1] = (uint8_t) Size;
 800e1b2:	89bb      	ldrh	r3, [r7, #12]
 800e1b4:	b2db      	uxtb	r3, r3
 800e1b6:	747b      	strb	r3, [r7, #17]
    errstr = "i2c: write error {io}";
 800e1b8:	4b40      	ldr	r3, [pc, #256]	; (800e2bc <noteI2CReceive+0x120>)
 800e1ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (int i=0; i<5; i++) {
 800e1bc:	2300      	movs	r3, #0
 800e1be:	62bb      	str	r3, [r7, #40]	; 0x28
 800e1c0:	e01a      	b.n	800e1f8 <noteI2CReceive+0x5c>
        HAL_StatusTypeDef err_code = HAL_I2C_Master_Transmit(&hi2c2, DevAddress<<1, hdr, sizeof(hdr), 250);
 800e1c2:	89fb      	ldrh	r3, [r7, #14]
 800e1c4:	005b      	lsls	r3, r3, #1
 800e1c6:	b299      	uxth	r1, r3
 800e1c8:	f107 0210 	add.w	r2, r7, #16
 800e1cc:	23fa      	movs	r3, #250	; 0xfa
 800e1ce:	9300      	str	r3, [sp, #0]
 800e1d0:	2302      	movs	r3, #2
 800e1d2:	483b      	ldr	r0, [pc, #236]	; (800e2c0 <noteI2CReceive+0x124>)
 800e1d4:	f009 fc38 	bl	8017a48 <HAL_I2C_Master_Transmit>
 800e1d8:	4603      	mov	r3, r0
 800e1da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        if (err_code == HAL_OK) {
 800e1de:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d102      	bne.n	800e1ec <noteI2CReceive+0x50>
            errstr = NULL;
 800e1e6:	2300      	movs	r3, #0
 800e1e8:	62fb      	str	r3, [r7, #44]	; 0x2c
            break;
 800e1ea:	e008      	b.n	800e1fe <noteI2CReceive+0x62>
        }
        HAL_Delay(100);
 800e1ec:	2064      	movs	r0, #100	; 0x64
 800e1ee:	f004 fcc4 	bl	8012b7a <HAL_Delay>
    for (int i=0; i<5; i++) {
 800e1f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1f4:	3301      	adds	r3, #1
 800e1f6:	62bb      	str	r3, [r7, #40]	; 0x28
 800e1f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e1fa:	2b04      	cmp	r3, #4
 800e1fc:	dde1      	ble.n	800e1c2 <noteI2CReceive+0x26>
    }
    if (errstr != NULL) {
 800e1fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e200:	2b00      	cmp	r3, #0
 800e202:	d001      	beq.n	800e208 <noteI2CReceive+0x6c>
        return errstr;
 800e204:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e206:	e054      	b.n	800e2b2 <noteI2CReceive+0x116>
    }

    // Only receive if we successfully began transmission
    int readlen = Size + (sizeof(uint8_t)*2);
 800e208:	89bb      	ldrh	r3, [r7, #12]
 800e20a:	3302      	adds	r3, #2
 800e20c:	61fb      	str	r3, [r7, #28]
    uint8_t *readbuf = malloc(readlen);
 800e20e:	69fb      	ldr	r3, [r7, #28]
 800e210:	4618      	mov	r0, r3
 800e212:	f013 ff63 	bl	80220dc <malloc>
 800e216:	4603      	mov	r3, r0
 800e218:	61bb      	str	r3, [r7, #24]
    if (readbuf == NULL) {
 800e21a:	69bb      	ldr	r3, [r7, #24]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d101      	bne.n	800e224 <noteI2CReceive+0x88>
        return "i2c: insufficient memory (read)";
 800e220:	4b28      	ldr	r3, [pc, #160]	; (800e2c4 <noteI2CReceive+0x128>)
 800e222:	e046      	b.n	800e2b2 <noteI2CReceive+0x116>
    }

    // Retry so that we're resiliant in the context of customer designs that have unclean SDA/SCL signals
    errstr = "i2c: read error {io}";
 800e224:	4b28      	ldr	r3, [pc, #160]	; (800e2c8 <noteI2CReceive+0x12c>)
 800e226:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (int i=0; i<5; i++) {
 800e228:	2300      	movs	r3, #0
 800e22a:	627b      	str	r3, [r7, #36]	; 0x24
 800e22c:	e018      	b.n	800e260 <noteI2CReceive+0xc4>
        HAL_StatusTypeDef err_code = HAL_I2C_Master_Receive(&hi2c2, DevAddress<<1, readbuf, readlen, 10);
 800e22e:	89fb      	ldrh	r3, [r7, #14]
 800e230:	005b      	lsls	r3, r3, #1
 800e232:	b299      	uxth	r1, r3
 800e234:	69fb      	ldr	r3, [r7, #28]
 800e236:	b29b      	uxth	r3, r3
 800e238:	220a      	movs	r2, #10
 800e23a:	9200      	str	r2, [sp, #0]
 800e23c:	69ba      	ldr	r2, [r7, #24]
 800e23e:	4820      	ldr	r0, [pc, #128]	; (800e2c0 <noteI2CReceive+0x124>)
 800e240:	f009 fcf6 	bl	8017c30 <HAL_I2C_Master_Receive>
 800e244:	4603      	mov	r3, r0
 800e246:	75fb      	strb	r3, [r7, #23]
        if (err_code == HAL_OK) {
 800e248:	7dfb      	ldrb	r3, [r7, #23]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d102      	bne.n	800e254 <noteI2CReceive+0xb8>
            errstr = NULL;
 800e24e:	2300      	movs	r3, #0
 800e250:	62fb      	str	r3, [r7, #44]	; 0x2c
            break;
 800e252:	e008      	b.n	800e266 <noteI2CReceive+0xca>
        }
        HAL_Delay(100);
 800e254:	2064      	movs	r0, #100	; 0x64
 800e256:	f004 fc90 	bl	8012b7a <HAL_Delay>
    for (int i=0; i<5; i++) {
 800e25a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e25c:	3301      	adds	r3, #1
 800e25e:	627b      	str	r3, [r7, #36]	; 0x24
 800e260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e262:	2b04      	cmp	r3, #4
 800e264:	dde3      	ble.n	800e22e <noteI2CReceive+0x92>
    }
    if (errstr != NULL) {
 800e266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d004      	beq.n	800e276 <noteI2CReceive+0xda>
        free(readbuf);
 800e26c:	69b8      	ldr	r0, [r7, #24]
 800e26e:	f013 ff3d 	bl	80220ec <free>
        return errstr;
 800e272:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e274:	e01d      	b.n	800e2b2 <noteI2CReceive+0x116>
    }

    uint8_t availbyte = readbuf[0];
 800e276:	69bb      	ldr	r3, [r7, #24]
 800e278:	781b      	ldrb	r3, [r3, #0]
 800e27a:	75bb      	strb	r3, [r7, #22]
    uint8_t goodbyte = readbuf[1];
 800e27c:	69bb      	ldr	r3, [r7, #24]
 800e27e:	785b      	ldrb	r3, [r3, #1]
 800e280:	757b      	strb	r3, [r7, #21]
    if (goodbyte != Size) {
 800e282:	7d7b      	ldrb	r3, [r7, #21]
 800e284:	b29b      	uxth	r3, r3
 800e286:	89ba      	ldrh	r2, [r7, #12]
 800e288:	429a      	cmp	r2, r3
 800e28a:	d004      	beq.n	800e296 <noteI2CReceive+0xfa>
        free(readbuf);
 800e28c:	69b8      	ldr	r0, [r7, #24]
 800e28e:	f013 ff2d 	bl	80220ec <free>
        return "i2c: incorrect amount of data";
 800e292:	4b0e      	ldr	r3, [pc, #56]	; (800e2cc <noteI2CReceive+0x130>)
 800e294:	e00d      	b.n	800e2b2 <noteI2CReceive+0x116>
    }

    *available = availbyte;
 800e296:	7dba      	ldrb	r2, [r7, #22]
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	601a      	str	r2, [r3, #0]
    memcpy(pBuffer, &readbuf[2], Size);
 800e29c:	69bb      	ldr	r3, [r7, #24]
 800e29e:	3302      	adds	r3, #2
 800e2a0:	89ba      	ldrh	r2, [r7, #12]
 800e2a2:	4619      	mov	r1, r3
 800e2a4:	68b8      	ldr	r0, [r7, #8]
 800e2a6:	f013 ff37 	bl	8022118 <memcpy>
    free(readbuf);
 800e2aa:	69b8      	ldr	r0, [r7, #24]
 800e2ac:	f013 ff1e 	bl	80220ec <free>
    return NULL;
 800e2b0:	2300      	movs	r3, #0

}
 800e2b2:	4618      	mov	r0, r3
 800e2b4:	3730      	adds	r7, #48	; 0x30
 800e2b6:	46bd      	mov	sp, r7
 800e2b8:	bd80      	pop	{r7, pc}
 800e2ba:	bf00      	nop
 800e2bc:	0802444c 	.word	0x0802444c
 800e2c0:	20001dc8 	.word	0x20001dc8
 800e2c4:	08024464 	.word	0x08024464
 800e2c8:	08024484 	.word	0x08024484
 800e2cc:	0802449c 	.word	0x0802449c

0800e2d0 <noteSendToGatewayAsync>:

// Send a note to the gateway async
void noteSendToGatewayAsync(J *req, bool responseExpected)
{
 800e2d0:	b580      	push	{r7, lr}
 800e2d2:	b082      	sub	sp, #8
 800e2d4:	af00      	add	r7, sp, #0
 800e2d6:	6078      	str	r0, [r7, #4]
 800e2d8:	460b      	mov	r3, r1
 800e2da:	70fb      	strb	r3, [r7, #3]

    // Add the time to the request, because it may be quite a while
    // to acquire a transmit window and we'd like the time to be
    // as accurate as it can be.
    if (NoteTimeValidST()) {
 800e2dc:	f7f7 fb88 	bl	80059f0 <NoteTimeValidST>
 800e2e0:	4603      	mov	r3, r0
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d00b      	beq.n	800e2fe <noteSendToGatewayAsync+0x2e>
        JAddNumberToObject(req, "time", NoteTimeST());
 800e2e6:	f7f7 fc0d 	bl	8005b04 <NoteTimeST>
 800e2ea:	4603      	mov	r3, r0
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	f7f2 fffb 	bl	80012e8 <__aeabi_ui2d>
 800e2f2:	4602      	mov	r2, r0
 800e2f4:	460b      	mov	r3, r1
 800e2f6:	4906      	ldr	r1, [pc, #24]	; (800e310 <noteSendToGatewayAsync+0x40>)
 800e2f8:	6878      	ldr	r0, [r7, #4]
 800e2fa:	f7f6 f8fc 	bl	80044f6 <JAddNumberToObject>
    }

    // Enqueue it to the gateway
    sensorSendReqToGateway(req, responseExpected);
 800e2fe:	78fb      	ldrb	r3, [r7, #3]
 800e300:	4619      	mov	r1, r3
 800e302:	6878      	ldr	r0, [r7, #4]
 800e304:	f7fa f892 	bl	800842c <sensorSendReqToGateway>

}
 800e308:	bf00      	nop
 800e30a:	3708      	adds	r7, #8
 800e30c:	46bd      	mov	sp, r7
 800e30e:	bd80      	pop	{r7, pc}
 800e310:	080244bc 	.word	0x080244bc

0800e314 <post>:

// Power-on self test, returns NULL or error message.  Note
// that this does not test LPUART1/USART2 because that's the
// port that is connected to the debugger to get POST output.
char *post(uint32_t whatToTest)
{
 800e314:	b580      	push	{r7, lr}
 800e316:	b086      	sub	sp, #24
 800e318:	af02      	add	r7, sp, #8
 800e31a:	6078      	str	r0, [r7, #4]

    // Make sure that output is enabled
    MX_DBG_Enable();
 800e31c:	f002 f9a6 	bl	801066c <MX_DBG_Enable>

    // Deinit GPIOs and disable IRQ's so that it doesn't confuse below
    MX_GPIO_DeInit();
 800e320:	f002 fbb7 	bl	8010a92 <MX_GPIO_DeInit>

    // Do the test
    char *failReason = postTest(whatToTest);
 800e324:	6878      	ldr	r0, [r7, #4]
 800e326:	f000 f85d 	bl	800e3e4 <postTest>
 800e32a:	60f8      	str	r0, [r7, #12]
    if (failReason == NULL) {
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d126      	bne.n	800e380 <post+0x6c>
        APP_PRINTF("{\"sensor\":\"%s\"}\r\n\r\n", ourAddressText);
 800e332:	4b28      	ldr	r3, [pc, #160]	; (800e3d4 <post+0xc0>)
 800e334:	9300      	str	r3, [sp, #0]
 800e336:	4b28      	ldr	r3, [pc, #160]	; (800e3d8 <post+0xc4>)
 800e338:	2200      	movs	r2, #0
 800e33a:	2100      	movs	r1, #0
 800e33c:	2001      	movs	r0, #1
 800e33e:	f012 fcc7 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800e342:	2200      	movs	r2, #0
 800e344:	2101      	movs	r1, #1
 800e346:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e34a:	f009 faa8 	bl	801789e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 800e34e:	2200      	movs	r2, #0
 800e350:	2102      	movs	r1, #2
 800e352:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e356:	f009 faa2 	bl	801789e <HAL_GPIO_WritePin>
        for (;;) {
            HAL_Delay(150);
 800e35a:	2096      	movs	r0, #150	; 0x96
 800e35c:	f004 fc0d 	bl	8012b7a <HAL_Delay>
            HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 800e360:	2201      	movs	r2, #1
 800e362:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800e366:	481d      	ldr	r0, [pc, #116]	; (800e3dc <post+0xc8>)
 800e368:	f009 fa99 	bl	801789e <HAL_GPIO_WritePin>
            HAL_Delay(150);
 800e36c:	2096      	movs	r0, #150	; 0x96
 800e36e:	f004 fc04 	bl	8012b7a <HAL_Delay>
            HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800e372:	2200      	movs	r2, #0
 800e374:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800e378:	4818      	ldr	r0, [pc, #96]	; (800e3dc <post+0xc8>)
 800e37a:	f009 fa90 	bl	801789e <HAL_GPIO_WritePin>
            HAL_Delay(150);
 800e37e:	e7ec      	b.n	800e35a <post+0x46>
        }
    } else {
        APP_PRINTF("{\"sensor\":\"%s\",\"err\":\"%s\"}\r\n\r\n", ourAddressText, failReason);
 800e380:	68fb      	ldr	r3, [r7, #12]
 800e382:	9301      	str	r3, [sp, #4]
 800e384:	4b13      	ldr	r3, [pc, #76]	; (800e3d4 <post+0xc0>)
 800e386:	9300      	str	r3, [sp, #0]
 800e388:	4b15      	ldr	r3, [pc, #84]	; (800e3e0 <post+0xcc>)
 800e38a:	2200      	movs	r2, #0
 800e38c:	2100      	movs	r1, #0
 800e38e:	2001      	movs	r0, #1
 800e390:	f012 fc9e 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800e394:	2200      	movs	r2, #0
 800e396:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800e39a:	4810      	ldr	r0, [pc, #64]	; (800e3dc <post+0xc8>)
 800e39c:	f009 fa7f 	bl	801789e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 800e3a0:	2200      	movs	r2, #0
 800e3a2:	2102      	movs	r1, #2
 800e3a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e3a8:	f009 fa79 	bl	801789e <HAL_GPIO_WritePin>
        for (;;) {
            HAL_Delay(150);
 800e3ac:	2096      	movs	r0, #150	; 0x96
 800e3ae:	f004 fbe4 	bl	8012b7a <HAL_Delay>
            HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 800e3b2:	2201      	movs	r2, #1
 800e3b4:	2101      	movs	r1, #1
 800e3b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e3ba:	f009 fa70 	bl	801789e <HAL_GPIO_WritePin>
            HAL_Delay(150);
 800e3be:	2096      	movs	r0, #150	; 0x96
 800e3c0:	f004 fbdb 	bl	8012b7a <HAL_Delay>
            HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	2101      	movs	r1, #1
 800e3c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800e3cc:	f009 fa67 	bl	801789e <HAL_GPIO_WritePin>
            HAL_Delay(150);
 800e3d0:	e7ec      	b.n	800e3ac <post+0x98>
 800e3d2:	bf00      	nop
 800e3d4:	20001740 	.word	0x20001740
 800e3d8:	080244c4 	.word	0x080244c4
 800e3dc:	48000400 	.word	0x48000400
 800e3e0:	080244d8 	.word	0x080244d8

0800e3e4 <postTest>:
    }
}

// Perform the body of the test
char *postTest(uint32_t whatToTest)
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b082      	sub	sp, #8
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	6078      	str	r0, [r7, #4]

    // If the BME was present at init, it passes
    if ((whatToTest & POST_BME) != 0 && appSKU() != SKU_REFERENCE) {
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	f003 0302 	and.w	r3, r3, #2
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d00b      	beq.n	800e40e <postTest+0x2a>
 800e3f6:	f7fc fd41 	bl	800ae7c <appSKU>
 800e3fa:	4603      	mov	r3, r0
 800e3fc:	2b02      	cmp	r3, #2
 800e3fe:	d006      	beq.n	800e40e <postTest+0x2a>
        strlcpy(err, "BME failure", sizeof(err));
 800e400:	2230      	movs	r2, #48	; 0x30
 800e402:	4962      	ldr	r1, [pc, #392]	; (800e58c <postTest+0x1a8>)
 800e404:	4862      	ldr	r0, [pc, #392]	; (800e590 <postTest+0x1ac>)
 800e406:	f7f9 f9b5 	bl	8007774 <strlcpy>
        return err;
 800e40a:	4b61      	ldr	r3, [pc, #388]	; (800e590 <postTest+0x1ac>)
 800e40c:	e0b9      	b.n	800e582 <postTest+0x19e>
    }

    // Test GPIOs
    if ((whatToTest & POST_GPIO) != 0) {
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	f003 0301 	and.w	r3, r3, #1
 800e414:	2b00      	cmp	r3, #0
 800e416:	f000 80b3 	beq.w	800e580 <postTest+0x19c>
        if (!pinIsFloat("SPI1_CS", SPI1_CS_GPIO_Port, SPI1_CS_Pin)) {
 800e41a:	2210      	movs	r2, #16
 800e41c:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800e420:	485c      	ldr	r0, [pc, #368]	; (800e594 <postTest+0x1b0>)
 800e422:	f000 f9b9 	bl	800e798 <pinIsFloat>
 800e426:	4603      	mov	r3, r0
 800e428:	f083 0301 	eor.w	r3, r3, #1
 800e42c:	b2db      	uxtb	r3, r3
 800e42e:	2b00      	cmp	r3, #0
 800e430:	d001      	beq.n	800e436 <postTest+0x52>
            return err;
 800e432:	4b57      	ldr	r3, [pc, #348]	; (800e590 <postTest+0x1ac>)
 800e434:	e0a5      	b.n	800e582 <postTest+0x19e>
        }
        if (appSKU() != SKU_REFERENCE) {
 800e436:	f7fc fd21 	bl	800ae7c <appSKU>
 800e43a:	4603      	mov	r3, r0
 800e43c:	2b02      	cmp	r3, #2
 800e43e:	d029      	beq.n	800e494 <postTest+0xb0>
            if (!pinIsFloat("SPI1_MISO", SPI1_MISO_GPIO_Port, SPI1_MISO_Pin)) {
 800e440:	2240      	movs	r2, #64	; 0x40
 800e442:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800e446:	4854      	ldr	r0, [pc, #336]	; (800e598 <postTest+0x1b4>)
 800e448:	f000 f9a6 	bl	800e798 <pinIsFloat>
 800e44c:	4603      	mov	r3, r0
 800e44e:	f083 0301 	eor.w	r3, r3, #1
 800e452:	b2db      	uxtb	r3, r3
 800e454:	2b00      	cmp	r3, #0
 800e456:	d001      	beq.n	800e45c <postTest+0x78>
                return err;    // used for PIR serial in
 800e458:	4b4d      	ldr	r3, [pc, #308]	; (800e590 <postTest+0x1ac>)
 800e45a:	e092      	b.n	800e582 <postTest+0x19e>
            }
            if (!pinIsFloat("SPI1_MOSI", SPI1_MOSI_GPIO_Port, SPI1_MOSI_Pin)) {
 800e45c:	2280      	movs	r2, #128	; 0x80
 800e45e:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800e462:	484e      	ldr	r0, [pc, #312]	; (800e59c <postTest+0x1b8>)
 800e464:	f000 f998 	bl	800e798 <pinIsFloat>
 800e468:	4603      	mov	r3, r0
 800e46a:	f083 0301 	eor.w	r3, r3, #1
 800e46e:	b2db      	uxtb	r3, r3
 800e470:	2b00      	cmp	r3, #0
 800e472:	d001      	beq.n	800e478 <postTest+0x94>
                return err;    // used for PIR direct link
 800e474:	4b46      	ldr	r3, [pc, #280]	; (800e590 <postTest+0x1ac>)
 800e476:	e084      	b.n	800e582 <postTest+0x19e>
            }
            if (!pinIsFloat("SPI1_SCK", SPI1_SCK_GPIO_Port, SPI1_SCK_Pin)) {
 800e478:	2220      	movs	r2, #32
 800e47a:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800e47e:	4848      	ldr	r0, [pc, #288]	; (800e5a0 <postTest+0x1bc>)
 800e480:	f000 f98a 	bl	800e798 <pinIsFloat>
 800e484:	4603      	mov	r3, r0
 800e486:	f083 0301 	eor.w	r3, r3, #1
 800e48a:	b2db      	uxtb	r3, r3
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d001      	beq.n	800e494 <postTest+0xb0>
                return err;    // used for BME power
 800e490:	4b3f      	ldr	r3, [pc, #252]	; (800e590 <postTest+0x1ac>)
 800e492:	e076      	b.n	800e582 <postTest+0x19e>
            }
        }

        if (appSKU() != SKU_REFERENCE) {
 800e494:	f7fc fcf2 	bl	800ae7c <appSKU>
 800e498:	4603      	mov	r3, r0
 800e49a:	2b02      	cmp	r3, #2
 800e49c:	d01d      	beq.n	800e4da <postTest+0xf6>
#if CURRENT_BOARD == BOARD_V1
            if (!pinIsFloat("I2C2_SDA", I2C2_SDA_GPIO_Port, I2C2_SDA_Pin)) {
 800e49e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e4a2:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800e4a6:	483f      	ldr	r0, [pc, #252]	; (800e5a4 <postTest+0x1c0>)
 800e4a8:	f000 f976 	bl	800e798 <pinIsFloat>
 800e4ac:	4603      	mov	r3, r0
 800e4ae:	f083 0301 	eor.w	r3, r3, #1
 800e4b2:	b2db      	uxtb	r3, r3
 800e4b4:	2b00      	cmp	r3, #0
 800e4b6:	d001      	beq.n	800e4bc <postTest+0xd8>
                return err;
 800e4b8:	4b35      	ldr	r3, [pc, #212]	; (800e590 <postTest+0x1ac>)
 800e4ba:	e062      	b.n	800e582 <postTest+0x19e>
            }
            if (!pinIsFloat("I2C2_SCL", I2C2_SCL_GPIO_Port, I2C2_SCL_Pin)) {
 800e4bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e4c0:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800e4c4:	4838      	ldr	r0, [pc, #224]	; (800e5a8 <postTest+0x1c4>)
 800e4c6:	f000 f967 	bl	800e798 <pinIsFloat>
 800e4ca:	4603      	mov	r3, r0
 800e4cc:	f083 0301 	eor.w	r3, r3, #1
 800e4d0:	b2db      	uxtb	r3, r3
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d001      	beq.n	800e4da <postTest+0xf6>
                return err;
 800e4d6:	4b2e      	ldr	r3, [pc, #184]	; (800e590 <postTest+0x1ac>)
 800e4d8:	e053      	b.n	800e582 <postTest+0x19e>
                return err;
            }
#endif
        }

        if (!pinIsHigh("USART1_RX", USART1_RX_GPIO_Port, USART1_RX_Pin)) {
 800e4da:	2280      	movs	r2, #128	; 0x80
 800e4dc:	4933      	ldr	r1, [pc, #204]	; (800e5ac <postTest+0x1c8>)
 800e4de:	4834      	ldr	r0, [pc, #208]	; (800e5b0 <postTest+0x1cc>)
 800e4e0:	f000 f912 	bl	800e708 <pinIsHigh>
 800e4e4:	4603      	mov	r3, r0
 800e4e6:	f083 0301 	eor.w	r3, r3, #1
 800e4ea:	b2db      	uxtb	r3, r3
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d001      	beq.n	800e4f4 <postTest+0x110>
            return err;
 800e4f0:	4b27      	ldr	r3, [pc, #156]	; (800e590 <postTest+0x1ac>)
 800e4f2:	e046      	b.n	800e582 <postTest+0x19e>
        }
        if (!pinIsFloat("USART1_TX", USART1_TX_GPIO_Port, USART1_TX_Pin)) {
 800e4f4:	2240      	movs	r2, #64	; 0x40
 800e4f6:	492d      	ldr	r1, [pc, #180]	; (800e5ac <postTest+0x1c8>)
 800e4f8:	482e      	ldr	r0, [pc, #184]	; (800e5b4 <postTest+0x1d0>)
 800e4fa:	f000 f94d 	bl	800e798 <pinIsFloat>
 800e4fe:	4603      	mov	r3, r0
 800e500:	f083 0301 	eor.w	r3, r3, #1
 800e504:	b2db      	uxtb	r3, r3
 800e506:	2b00      	cmp	r3, #0
 800e508:	d001      	beq.n	800e50e <postTest+0x12a>
            return err;
 800e50a:	4b21      	ldr	r3, [pc, #132]	; (800e590 <postTest+0x1ac>)
 800e50c:	e039      	b.n	800e582 <postTest+0x19e>
        }

        if (!pinIsHigh("BUTTON1", BUTTON1_GPIO_Port, BUTTON1_Pin)) {
 800e50e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800e512:	4929      	ldr	r1, [pc, #164]	; (800e5b8 <postTest+0x1d4>)
 800e514:	4829      	ldr	r0, [pc, #164]	; (800e5bc <postTest+0x1d8>)
 800e516:	f000 f8f7 	bl	800e708 <pinIsHigh>
 800e51a:	4603      	mov	r3, r0
 800e51c:	f083 0301 	eor.w	r3, r3, #1
 800e520:	b2db      	uxtb	r3, r3
 800e522:	2b00      	cmp	r3, #0
 800e524:	d001      	beq.n	800e52a <postTest+0x146>
            return err;
 800e526:	4b1a      	ldr	r3, [pc, #104]	; (800e590 <postTest+0x1ac>)
 800e528:	e02b      	b.n	800e582 <postTest+0x19e>
        }

        if (!pinIsFloat("A1", A1_GPIO_Port, A1_Pin)) {
 800e52a:	2204      	movs	r2, #4
 800e52c:	491f      	ldr	r1, [pc, #124]	; (800e5ac <postTest+0x1c8>)
 800e52e:	4824      	ldr	r0, [pc, #144]	; (800e5c0 <postTest+0x1dc>)
 800e530:	f000 f932 	bl	800e798 <pinIsFloat>
 800e534:	4603      	mov	r3, r0
 800e536:	f083 0301 	eor.w	r3, r3, #1
 800e53a:	b2db      	uxtb	r3, r3
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d001      	beq.n	800e544 <postTest+0x160>
            return err;
 800e540:	4b13      	ldr	r3, [pc, #76]	; (800e590 <postTest+0x1ac>)
 800e542:	e01e      	b.n	800e582 <postTest+0x19e>
        }
        if (!pinIsFloat("A2", A2_GPIO_Port, A2_Pin)) {
 800e544:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800e548:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800e54c:	481d      	ldr	r0, [pc, #116]	; (800e5c4 <postTest+0x1e0>)
 800e54e:	f000 f923 	bl	800e798 <pinIsFloat>
 800e552:	4603      	mov	r3, r0
 800e554:	f083 0301 	eor.w	r3, r3, #1
 800e558:	b2db      	uxtb	r3, r3
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d001      	beq.n	800e562 <postTest+0x17e>
            return err;
 800e55e:	4b0c      	ldr	r3, [pc, #48]	; (800e590 <postTest+0x1ac>)
 800e560:	e00f      	b.n	800e582 <postTest+0x19e>
        }
        if (!pinIsFloat("A3", A3_GPIO_Port, A3_Pin)) {
 800e562:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800e566:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800e56a:	4817      	ldr	r0, [pc, #92]	; (800e5c8 <postTest+0x1e4>)
 800e56c:	f000 f914 	bl	800e798 <pinIsFloat>
 800e570:	4603      	mov	r3, r0
 800e572:	f083 0301 	eor.w	r3, r3, #1
 800e576:	b2db      	uxtb	r3, r3
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d001      	beq.n	800e580 <postTest+0x19c>
            return err;
 800e57c:	4b04      	ldr	r3, [pc, #16]	; (800e590 <postTest+0x1ac>)
 800e57e:	e000      	b.n	800e582 <postTest+0x19e>
        }

    }

    return NULL;
 800e580:	2300      	movs	r3, #0

}
 800e582:	4618      	mov	r0, r3
 800e584:	3708      	adds	r7, #8
 800e586:	46bd      	mov	sp, r7
 800e588:	bd80      	pop	{r7, pc}
 800e58a:	bf00      	nop
 800e58c:	080244f8 	.word	0x080244f8
 800e590:	20000cf8 	.word	0x20000cf8
 800e594:	08024504 	.word	0x08024504
 800e598:	0802450c 	.word	0x0802450c
 800e59c:	08024518 	.word	0x08024518
 800e5a0:	08024524 	.word	0x08024524
 800e5a4:	08024530 	.word	0x08024530
 800e5a8:	0802453c 	.word	0x0802453c
 800e5ac:	48000400 	.word	0x48000400
 800e5b0:	08024548 	.word	0x08024548
 800e5b4:	08024554 	.word	0x08024554
 800e5b8:	48000800 	.word	0x48000800
 800e5bc:	08024560 	.word	0x08024560
 800e5c0:	08024568 	.word	0x08024568
 800e5c4:	0802456c 	.word	0x0802456c
 800e5c8:	08024570 	.word	0x08024570

0800e5cc <pinName>:

// Name of pin
char *pinName(void *port, uint16_t pin)
{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b084      	sub	sp, #16
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	6078      	str	r0, [r7, #4]
 800e5d4:	460b      	mov	r3, r1
 800e5d6:	807b      	strh	r3, [r7, #2]
    strlcpy(pinname, "P", sizeof(pinname));
 800e5d8:	2208      	movs	r2, #8
 800e5da:	492b      	ldr	r1, [pc, #172]	; (800e688 <pinName+0xbc>)
 800e5dc:	482b      	ldr	r0, [pc, #172]	; (800e68c <pinName+0xc0>)
 800e5de:	f7f9 f8c9 	bl	8007774 <strlcpy>
    if (port == GPIOA) {
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800e5e8:	d105      	bne.n	800e5f6 <pinName+0x2a>
        strlcat(pinname, "A", sizeof(pinname));
 800e5ea:	2208      	movs	r2, #8
 800e5ec:	4928      	ldr	r1, [pc, #160]	; (800e690 <pinName+0xc4>)
 800e5ee:	4827      	ldr	r0, [pc, #156]	; (800e68c <pinName+0xc0>)
 800e5f0:	f7f9 f8fc 	bl	80077ec <strlcat>
 800e5f4:	e022      	b.n	800e63c <pinName+0x70>
    } else if (port == GPIOB) {
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	4a26      	ldr	r2, [pc, #152]	; (800e694 <pinName+0xc8>)
 800e5fa:	4293      	cmp	r3, r2
 800e5fc:	d105      	bne.n	800e60a <pinName+0x3e>
        strlcat(pinname, "B", sizeof(pinname));
 800e5fe:	2208      	movs	r2, #8
 800e600:	4925      	ldr	r1, [pc, #148]	; (800e698 <pinName+0xcc>)
 800e602:	4822      	ldr	r0, [pc, #136]	; (800e68c <pinName+0xc0>)
 800e604:	f7f9 f8f2 	bl	80077ec <strlcat>
 800e608:	e018      	b.n	800e63c <pinName+0x70>
    } else if (port == GPIOC) {
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	4a23      	ldr	r2, [pc, #140]	; (800e69c <pinName+0xd0>)
 800e60e:	4293      	cmp	r3, r2
 800e610:	d105      	bne.n	800e61e <pinName+0x52>
        strlcat(pinname, "C", sizeof(pinname));
 800e612:	2208      	movs	r2, #8
 800e614:	4922      	ldr	r1, [pc, #136]	; (800e6a0 <pinName+0xd4>)
 800e616:	481d      	ldr	r0, [pc, #116]	; (800e68c <pinName+0xc0>)
 800e618:	f7f9 f8e8 	bl	80077ec <strlcat>
 800e61c:	e00e      	b.n	800e63c <pinName+0x70>
    } else if (port == GPIOH) {
 800e61e:	687b      	ldr	r3, [r7, #4]
 800e620:	4a20      	ldr	r2, [pc, #128]	; (800e6a4 <pinName+0xd8>)
 800e622:	4293      	cmp	r3, r2
 800e624:	d105      	bne.n	800e632 <pinName+0x66>
        strlcat(pinname, "H", sizeof(pinname));
 800e626:	2208      	movs	r2, #8
 800e628:	491f      	ldr	r1, [pc, #124]	; (800e6a8 <pinName+0xdc>)
 800e62a:	4818      	ldr	r0, [pc, #96]	; (800e68c <pinName+0xc0>)
 800e62c:	f7f9 f8de 	bl	80077ec <strlcat>
 800e630:	e004      	b.n	800e63c <pinName+0x70>
    } else {
        strlcat(pinname, "?", sizeof(pinname));
 800e632:	2208      	movs	r2, #8
 800e634:	491d      	ldr	r1, [pc, #116]	; (800e6ac <pinName+0xe0>)
 800e636:	4815      	ldr	r0, [pc, #84]	; (800e68c <pinName+0xc0>)
 800e638:	f7f9 f8d8 	bl	80077ec <strlcat>
    }
    int i;
    for (i=0; i<16; i++) {
 800e63c:	2300      	movs	r3, #0
 800e63e:	60fb      	str	r3, [r7, #12]
 800e640:	e00a      	b.n	800e658 <pinName+0x8c>
        if (((pin >> i) & 1) != 0) {
 800e642:	887a      	ldrh	r2, [r7, #2]
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	fa42 f303 	asr.w	r3, r2, r3
 800e64a:	f003 0301 	and.w	r3, r3, #1
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d106      	bne.n	800e660 <pinName+0x94>
    for (i=0; i<16; i++) {
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	3301      	adds	r3, #1
 800e656:	60fb      	str	r3, [r7, #12]
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	2b0f      	cmp	r3, #15
 800e65c:	ddf1      	ble.n	800e642 <pinName+0x76>
 800e65e:	e000      	b.n	800e662 <pinName+0x96>
            break;
 800e660:	bf00      	nop
        }
    }
    char chstr[4];
    simple_utoa((unsigned)i, chstr);
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	f107 0208 	add.w	r2, r7, #8
 800e668:	4611      	mov	r1, r2
 800e66a:	4618      	mov	r0, r3
 800e66c:	f000 f8dc 	bl	800e828 <simple_utoa>
    strlcat(pinname, chstr, sizeof(pinname));
 800e670:	f107 0308 	add.w	r3, r7, #8
 800e674:	2208      	movs	r2, #8
 800e676:	4619      	mov	r1, r3
 800e678:	4804      	ldr	r0, [pc, #16]	; (800e68c <pinName+0xc0>)
 800e67a:	f7f9 f8b7 	bl	80077ec <strlcat>
    return pinname;
 800e67e:	4b03      	ldr	r3, [pc, #12]	; (800e68c <pinName+0xc0>)
}
 800e680:	4618      	mov	r0, r3
 800e682:	3710      	adds	r7, #16
 800e684:	46bd      	mov	sp, r7
 800e686:	bd80      	pop	{r7, pc}
 800e688:	08024574 	.word	0x08024574
 800e68c:	20000d28 	.word	0x20000d28
 800e690:	08024578 	.word	0x08024578
 800e694:	48000400 	.word	0x48000400
 800e698:	0802457c 	.word	0x0802457c
 800e69c:	48000800 	.word	0x48000800
 800e6a0:	08024580 	.word	0x08024580
 800e6a4:	48001c00 	.word	0x48001c00
 800e6a8:	08024584 	.word	0x08024584
 800e6ac:	08024588 	.word	0x08024588

0800e6b0 <pinStateName>:

// Name of pin state
char *pinStateName(void *port, uint16_t pin)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b084      	sub	sp, #16
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
 800e6b8:	460b      	mov	r3, r1
 800e6ba:	807b      	strh	r3, [r7, #2]
    int state = pinstate(port, pin);
 800e6bc:	887b      	ldrh	r3, [r7, #2]
 800e6be:	4619      	mov	r1, r3
 800e6c0:	6878      	ldr	r0, [r7, #4]
 800e6c2:	f7fc f96f 	bl	800a9a4 <pinstate>
 800e6c6:	60f8      	str	r0, [r7, #12]
    switch (state) {
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	2b02      	cmp	r3, #2
 800e6cc:	d00a      	beq.n	800e6e4 <pinStateName+0x34>
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	2b02      	cmp	r3, #2
 800e6d2:	dc0b      	bgt.n	800e6ec <pinStateName+0x3c>
 800e6d4:	68fb      	ldr	r3, [r7, #12]
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d006      	beq.n	800e6e8 <pinStateName+0x38>
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	2b01      	cmp	r3, #1
 800e6de:	d105      	bne.n	800e6ec <pinStateName+0x3c>
    case PINSTATE_HIGH:
        return "HIGH";
 800e6e0:	4b05      	ldr	r3, [pc, #20]	; (800e6f8 <pinStateName+0x48>)
 800e6e2:	e004      	b.n	800e6ee <pinStateName+0x3e>
    case PINSTATE_LOW:
        return "LOW";
 800e6e4:	4b05      	ldr	r3, [pc, #20]	; (800e6fc <pinStateName+0x4c>)
 800e6e6:	e002      	b.n	800e6ee <pinStateName+0x3e>
    case PINSTATE_FLOAT:
        return "FLOATING";
 800e6e8:	4b05      	ldr	r3, [pc, #20]	; (800e700 <pinStateName+0x50>)
 800e6ea:	e000      	b.n	800e6ee <pinStateName+0x3e>
    }
    return "?";
 800e6ec:	4b05      	ldr	r3, [pc, #20]	; (800e704 <pinStateName+0x54>)
}
 800e6ee:	4618      	mov	r0, r3
 800e6f0:	3710      	adds	r7, #16
 800e6f2:	46bd      	mov	sp, r7
 800e6f4:	bd80      	pop	{r7, pc}
 800e6f6:	bf00      	nop
 800e6f8:	0802458c 	.word	0x0802458c
 800e6fc:	08024594 	.word	0x08024594
 800e700:	08024598 	.word	0x08024598
 800e704:	08024588 	.word	0x08024588

0800e708 <pinIsHigh>:

// High assertion
bool pinIsHigh(char *alias, void *port, uint16_t pin)
{
 800e708:	b580      	push	{r7, lr}
 800e70a:	b084      	sub	sp, #16
 800e70c:	af00      	add	r7, sp, #0
 800e70e:	60f8      	str	r0, [r7, #12]
 800e710:	60b9      	str	r1, [r7, #8]
 800e712:	4613      	mov	r3, r2
 800e714:	80fb      	strh	r3, [r7, #6]
    if (pinstate(port, pin) == PINSTATE_HIGH) {
 800e716:	88fb      	ldrh	r3, [r7, #6]
 800e718:	4619      	mov	r1, r3
 800e71a:	68b8      	ldr	r0, [r7, #8]
 800e71c:	f7fc f942 	bl	800a9a4 <pinstate>
 800e720:	4603      	mov	r3, r0
 800e722:	2b01      	cmp	r3, #1
 800e724:	d101      	bne.n	800e72a <pinIsHigh+0x22>
        return true;
 800e726:	2301      	movs	r3, #1
 800e728:	e02a      	b.n	800e780 <pinIsHigh+0x78>
    }
    strlcpy(err, alias, sizeof(err));
 800e72a:	2230      	movs	r2, #48	; 0x30
 800e72c:	68f9      	ldr	r1, [r7, #12]
 800e72e:	4816      	ldr	r0, [pc, #88]	; (800e788 <pinIsHigh+0x80>)
 800e730:	f7f9 f820 	bl	8007774 <strlcpy>
    strlcat(err, " ", sizeof(err));
 800e734:	2230      	movs	r2, #48	; 0x30
 800e736:	4915      	ldr	r1, [pc, #84]	; (800e78c <pinIsHigh+0x84>)
 800e738:	4813      	ldr	r0, [pc, #76]	; (800e788 <pinIsHigh+0x80>)
 800e73a:	f7f9 f857 	bl	80077ec <strlcat>
    strlcat(err, pinName(port, pin), sizeof(err));
 800e73e:	88fb      	ldrh	r3, [r7, #6]
 800e740:	4619      	mov	r1, r3
 800e742:	68b8      	ldr	r0, [r7, #8]
 800e744:	f7ff ff42 	bl	800e5cc <pinName>
 800e748:	4603      	mov	r3, r0
 800e74a:	2230      	movs	r2, #48	; 0x30
 800e74c:	4619      	mov	r1, r3
 800e74e:	480e      	ldr	r0, [pc, #56]	; (800e788 <pinIsHigh+0x80>)
 800e750:	f7f9 f84c 	bl	80077ec <strlcat>
    strlcat(err, " is ", sizeof(err));
 800e754:	2230      	movs	r2, #48	; 0x30
 800e756:	490e      	ldr	r1, [pc, #56]	; (800e790 <pinIsHigh+0x88>)
 800e758:	480b      	ldr	r0, [pc, #44]	; (800e788 <pinIsHigh+0x80>)
 800e75a:	f7f9 f847 	bl	80077ec <strlcat>
    strlcat(err, pinStateName(port, pin), sizeof(err));
 800e75e:	88fb      	ldrh	r3, [r7, #6]
 800e760:	4619      	mov	r1, r3
 800e762:	68b8      	ldr	r0, [r7, #8]
 800e764:	f7ff ffa4 	bl	800e6b0 <pinStateName>
 800e768:	4603      	mov	r3, r0
 800e76a:	2230      	movs	r2, #48	; 0x30
 800e76c:	4619      	mov	r1, r3
 800e76e:	4806      	ldr	r0, [pc, #24]	; (800e788 <pinIsHigh+0x80>)
 800e770:	f7f9 f83c 	bl	80077ec <strlcat>
    strlcat(err, " instead of HIGH", sizeof(err));
 800e774:	2230      	movs	r2, #48	; 0x30
 800e776:	4907      	ldr	r1, [pc, #28]	; (800e794 <pinIsHigh+0x8c>)
 800e778:	4803      	ldr	r0, [pc, #12]	; (800e788 <pinIsHigh+0x80>)
 800e77a:	f7f9 f837 	bl	80077ec <strlcat>
    return false;
 800e77e:	2300      	movs	r3, #0
}
 800e780:	4618      	mov	r0, r3
 800e782:	3710      	adds	r7, #16
 800e784:	46bd      	mov	sp, r7
 800e786:	bd80      	pop	{r7, pc}
 800e788:	20000cf8 	.word	0x20000cf8
 800e78c:	080245a4 	.word	0x080245a4
 800e790:	080245a8 	.word	0x080245a8
 800e794:	080245b0 	.word	0x080245b0

0800e798 <pinIsFloat>:
    return false;
}

// Float assertion
bool pinIsFloat(char *alias, void *port, uint16_t pin)
{
 800e798:	b580      	push	{r7, lr}
 800e79a:	b084      	sub	sp, #16
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	60f8      	str	r0, [r7, #12]
 800e7a0:	60b9      	str	r1, [r7, #8]
 800e7a2:	4613      	mov	r3, r2
 800e7a4:	80fb      	strh	r3, [r7, #6]
    if (pinstate(port, pin) == PINSTATE_FLOAT) {
 800e7a6:	88fb      	ldrh	r3, [r7, #6]
 800e7a8:	4619      	mov	r1, r3
 800e7aa:	68b8      	ldr	r0, [r7, #8]
 800e7ac:	f7fc f8fa 	bl	800a9a4 <pinstate>
 800e7b0:	4603      	mov	r3, r0
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d101      	bne.n	800e7ba <pinIsFloat+0x22>
        return true;
 800e7b6:	2301      	movs	r3, #1
 800e7b8:	e02a      	b.n	800e810 <pinIsFloat+0x78>
    }
    strlcpy(err, alias, sizeof(err));
 800e7ba:	2230      	movs	r2, #48	; 0x30
 800e7bc:	68f9      	ldr	r1, [r7, #12]
 800e7be:	4816      	ldr	r0, [pc, #88]	; (800e818 <pinIsFloat+0x80>)
 800e7c0:	f7f8 ffd8 	bl	8007774 <strlcpy>
    strlcat(err, " ", sizeof(err));
 800e7c4:	2230      	movs	r2, #48	; 0x30
 800e7c6:	4915      	ldr	r1, [pc, #84]	; (800e81c <pinIsFloat+0x84>)
 800e7c8:	4813      	ldr	r0, [pc, #76]	; (800e818 <pinIsFloat+0x80>)
 800e7ca:	f7f9 f80f 	bl	80077ec <strlcat>
    strlcat(err, pinName(port, pin), sizeof(err));
 800e7ce:	88fb      	ldrh	r3, [r7, #6]
 800e7d0:	4619      	mov	r1, r3
 800e7d2:	68b8      	ldr	r0, [r7, #8]
 800e7d4:	f7ff fefa 	bl	800e5cc <pinName>
 800e7d8:	4603      	mov	r3, r0
 800e7da:	2230      	movs	r2, #48	; 0x30
 800e7dc:	4619      	mov	r1, r3
 800e7de:	480e      	ldr	r0, [pc, #56]	; (800e818 <pinIsFloat+0x80>)
 800e7e0:	f7f9 f804 	bl	80077ec <strlcat>
    strlcat(err, " is ", sizeof(err));
 800e7e4:	2230      	movs	r2, #48	; 0x30
 800e7e6:	490e      	ldr	r1, [pc, #56]	; (800e820 <pinIsFloat+0x88>)
 800e7e8:	480b      	ldr	r0, [pc, #44]	; (800e818 <pinIsFloat+0x80>)
 800e7ea:	f7f8 ffff 	bl	80077ec <strlcat>
    strlcat(err, pinStateName(port, pin), sizeof(err));
 800e7ee:	88fb      	ldrh	r3, [r7, #6]
 800e7f0:	4619      	mov	r1, r3
 800e7f2:	68b8      	ldr	r0, [r7, #8]
 800e7f4:	f7ff ff5c 	bl	800e6b0 <pinStateName>
 800e7f8:	4603      	mov	r3, r0
 800e7fa:	2230      	movs	r2, #48	; 0x30
 800e7fc:	4619      	mov	r1, r3
 800e7fe:	4806      	ldr	r0, [pc, #24]	; (800e818 <pinIsFloat+0x80>)
 800e800:	f7f8 fff4 	bl	80077ec <strlcat>
    strlcat(err, " instead of FLOAT", sizeof(err));
 800e804:	2230      	movs	r2, #48	; 0x30
 800e806:	4907      	ldr	r1, [pc, #28]	; (800e824 <pinIsFloat+0x8c>)
 800e808:	4803      	ldr	r0, [pc, #12]	; (800e818 <pinIsFloat+0x80>)
 800e80a:	f7f8 ffef 	bl	80077ec <strlcat>
    return false;
 800e80e:	2300      	movs	r3, #0
}
 800e810:	4618      	mov	r0, r3
 800e812:	3710      	adds	r7, #16
 800e814:	46bd      	mov	sp, r7
 800e816:	bd80      	pop	{r7, pc}
 800e818:	20000cf8 	.word	0x20000cf8
 800e81c:	080245a4 	.word	0x080245a4
 800e820:	080245a8 	.word	0x080245a8
 800e824:	080245d4 	.word	0x080245d4

0800e828 <simple_utoa>:

// Simple base 10 utoa
char *simple_utoa(unsigned int i, char *out)
{
 800e828:	b480      	push	{r7}
 800e82a:	b085      	sub	sp, #20
 800e82c:	af00      	add	r7, sp, #0
 800e82e:	6078      	str	r0, [r7, #4]
 800e830:	6039      	str	r1, [r7, #0]
    char* p = out;
 800e832:	683b      	ldr	r3, [r7, #0]
 800e834:	60fb      	str	r3, [r7, #12]
    int shifter = i;
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	60bb      	str	r3, [r7, #8]
    do {
        ++p;
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	3301      	adds	r3, #1
 800e83e:	60fb      	str	r3, [r7, #12]
        shifter = shifter/10;
 800e840:	68bb      	ldr	r3, [r7, #8]
 800e842:	4a18      	ldr	r2, [pc, #96]	; (800e8a4 <simple_utoa+0x7c>)
 800e844:	fb82 1203 	smull	r1, r2, r2, r3
 800e848:	1092      	asrs	r2, r2, #2
 800e84a:	17db      	asrs	r3, r3, #31
 800e84c:	1ad3      	subs	r3, r2, r3
 800e84e:	60bb      	str	r3, [r7, #8]
    } while(shifter);
 800e850:	68bb      	ldr	r3, [r7, #8]
 800e852:	2b00      	cmp	r3, #0
 800e854:	d1f1      	bne.n	800e83a <simple_utoa+0x12>
    out = p;
 800e856:	68fb      	ldr	r3, [r7, #12]
 800e858:	603b      	str	r3, [r7, #0]
    *out = '\0';
 800e85a:	683b      	ldr	r3, [r7, #0]
 800e85c:	2200      	movs	r2, #0
 800e85e:	701a      	strb	r2, [r3, #0]
    do {
        *--p = '0' + (i%10);
 800e860:	6879      	ldr	r1, [r7, #4]
 800e862:	4b11      	ldr	r3, [pc, #68]	; (800e8a8 <simple_utoa+0x80>)
 800e864:	fba3 2301 	umull	r2, r3, r3, r1
 800e868:	08da      	lsrs	r2, r3, #3
 800e86a:	4613      	mov	r3, r2
 800e86c:	009b      	lsls	r3, r3, #2
 800e86e:	4413      	add	r3, r2
 800e870:	005b      	lsls	r3, r3, #1
 800e872:	1aca      	subs	r2, r1, r3
 800e874:	b2d3      	uxtb	r3, r2
 800e876:	68fa      	ldr	r2, [r7, #12]
 800e878:	3a01      	subs	r2, #1
 800e87a:	60fa      	str	r2, [r7, #12]
 800e87c:	3330      	adds	r3, #48	; 0x30
 800e87e:	b2da      	uxtb	r2, r3
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	701a      	strb	r2, [r3, #0]
        i = i/10;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	4a08      	ldr	r2, [pc, #32]	; (800e8a8 <simple_utoa+0x80>)
 800e888:	fba2 2303 	umull	r2, r3, r2, r3
 800e88c:	08db      	lsrs	r3, r3, #3
 800e88e:	607b      	str	r3, [r7, #4]
    } while(i);
 800e890:	687b      	ldr	r3, [r7, #4]
 800e892:	2b00      	cmp	r3, #0
 800e894:	d1e4      	bne.n	800e860 <simple_utoa+0x38>
    return out;
 800e896:	683b      	ldr	r3, [r7, #0]
}
 800e898:	4618      	mov	r0, r3
 800e89a:	3714      	adds	r7, #20
 800e89c:	46bd      	mov	sp, r7
 800e89e:	bc80      	pop	{r7}
 800e8a0:	4770      	bx	lr
 800e8a2:	bf00      	nop
 800e8a4:	66666667 	.word	0x66666667
 800e8a8:	cccccccd 	.word	0xcccccccd

0800e8ac <radioInit>:
static void OnRxTimeout(void);
static void OnRxError(void);

// Initialize the radio
void radioInit()
{
 800e8ac:	b590      	push	{r4, r7, lr}
 800e8ae:	b08d      	sub	sp, #52	; 0x34
 800e8b0:	af0a      	add	r7, sp, #40	; 0x28

    // Ensure that our scheduler knows that we're awake
    radioIsDeepSleep = false;
 800e8b2:	4b2b      	ldr	r3, [pc, #172]	; (800e960 <radioInit+0xb4>)
 800e8b4:	2200      	movs	r2, #0
 800e8b6:	701a      	strb	r2, [r3, #0]

    uint16_t sizeWM = sizeof(wireMessage);
 800e8b8:	23d0      	movs	r3, #208	; 0xd0
 800e8ba:	80fb      	strh	r3, [r7, #6]
    uint16_t sizeWMC = sizeof(wireMessageCarrier);
 800e8bc:	23ec      	movs	r3, #236	; 0xec
 800e8be:	80bb      	strh	r3, [r7, #4]
    if (sizeWM > 254 || sizeWMC > 254) {
 800e8c0:	88fb      	ldrh	r3, [r7, #6]
 800e8c2:	2bfe      	cmp	r3, #254	; 0xfe
 800e8c4:	d802      	bhi.n	800e8cc <radioInit+0x20>
 800e8c6:	88bb      	ldrh	r3, [r7, #4]
 800e8c8:	2bfe      	cmp	r3, #254	; 0xfe
 800e8ca:	d905      	bls.n	800e8d8 <radioInit+0x2c>
        APP_PRINTF("*** maximum LoRa message size is 254 ***\r\n");
 800e8cc:	4b25      	ldr	r3, [pc, #148]	; (800e964 <radioInit+0xb8>)
 800e8ce:	2200      	movs	r2, #0
 800e8d0:	2100      	movs	r1, #0
 800e8d2:	2001      	movs	r0, #1
 800e8d4:	f012 f9fc 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    }

    RadioEvents.TxDone = OnTxDone;
 800e8d8:	4b23      	ldr	r3, [pc, #140]	; (800e968 <radioInit+0xbc>)
 800e8da:	4a24      	ldr	r2, [pc, #144]	; (800e96c <radioInit+0xc0>)
 800e8dc:	601a      	str	r2, [r3, #0]
    RadioEvents.RxDone = OnRxDone;
 800e8de:	4b22      	ldr	r3, [pc, #136]	; (800e968 <radioInit+0xbc>)
 800e8e0:	4a23      	ldr	r2, [pc, #140]	; (800e970 <radioInit+0xc4>)
 800e8e2:	609a      	str	r2, [r3, #8]
    RadioEvents.TxTimeout = OnTxTimeout;
 800e8e4:	4b20      	ldr	r3, [pc, #128]	; (800e968 <radioInit+0xbc>)
 800e8e6:	4a23      	ldr	r2, [pc, #140]	; (800e974 <radioInit+0xc8>)
 800e8e8:	605a      	str	r2, [r3, #4]
    RadioEvents.RxTimeout = OnRxTimeout;
 800e8ea:	4b1f      	ldr	r3, [pc, #124]	; (800e968 <radioInit+0xbc>)
 800e8ec:	4a22      	ldr	r2, [pc, #136]	; (800e978 <radioInit+0xcc>)
 800e8ee:	60da      	str	r2, [r3, #12]
    RadioEvents.RxError = OnRxError;
 800e8f0:	4b1d      	ldr	r3, [pc, #116]	; (800e968 <radioInit+0xbc>)
 800e8f2:	4a22      	ldr	r2, [pc, #136]	; (800e97c <radioInit+0xd0>)
 800e8f4:	611a      	str	r2, [r3, #16]

    radioIOPending = false;
 800e8f6:	4b22      	ldr	r3, [pc, #136]	; (800e980 <radioInit+0xd4>)
 800e8f8:	2200      	movs	r2, #0
 800e8fa:	701a      	strb	r2, [r3, #0]
    Radio.Init(&RadioEvents);
 800e8fc:	4b21      	ldr	r3, [pc, #132]	; (800e984 <radioInit+0xd8>)
 800e8fe:	681b      	ldr	r3, [r3, #0]
 800e900:	4819      	ldr	r0, [pc, #100]	; (800e968 <radioInit+0xbc>)
 800e902:	4798      	blx	r3

#if USE_MODEM_LORA
    radioSetTxPower(atpPowerLevel());
 800e904:	f7fd f82a 	bl	800b95c <atpPowerLevel>
 800e908:	4603      	mov	r3, r0
 800e90a:	4618      	mov	r0, r3
 800e90c:	f000 f972 	bl	800ebf4 <radioSetTxPower>
    Radio.SetRxConfig(MODEM_LORA,
 800e910:	4b1c      	ldr	r3, [pc, #112]	; (800e984 <radioInit+0xd8>)
 800e912:	699c      	ldr	r4, [r3, #24]
 800e914:	2301      	movs	r3, #1
 800e916:	9309      	str	r3, [sp, #36]	; 0x24
 800e918:	2300      	movs	r3, #0
 800e91a:	9308      	str	r3, [sp, #32]
 800e91c:	2300      	movs	r3, #0
 800e91e:	9307      	str	r3, [sp, #28]
 800e920:	2300      	movs	r3, #0
 800e922:	9306      	str	r3, [sp, #24]
 800e924:	2301      	movs	r3, #1
 800e926:	9305      	str	r3, [sp, #20]
 800e928:	2300      	movs	r3, #0
 800e92a:	9304      	str	r3, [sp, #16]
 800e92c:	2300      	movs	r3, #0
 800e92e:	9303      	str	r3, [sp, #12]
 800e930:	2305      	movs	r3, #5
 800e932:	9302      	str	r3, [sp, #8]
 800e934:	2308      	movs	r3, #8
 800e936:	9301      	str	r3, [sp, #4]
 800e938:	2300      	movs	r3, #0
 800e93a:	9300      	str	r3, [sp, #0]
 800e93c:	2301      	movs	r3, #1
 800e93e:	220c      	movs	r2, #12
 800e940:	2101      	movs	r1, #1
 800e942:	2001      	movs	r0, #1
 800e944:	47a0      	blx	r4
                      LORA_BANDWIDTH,
                      LORA_SPREADING_FACTOR,
                      LORA_CODINGRATE, 0, LORA_PREAMBLE_LENGTH,
                      LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON,
                      0, true, 0, 0, LORA_IQ_INVERSION_ON, true);
    Radio.SetMaxPayloadLength(MODEM_LORA, sizeof(wireMessageCarrier));
 800e946:	4b0f      	ldr	r3, [pc, #60]	; (800e984 <radioInit+0xd8>)
 800e948:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e94a:	21ec      	movs	r1, #236	; 0xec
 800e94c:	2001      	movs	r0, #1
 800e94e:	4798      	blx	r3
                      0, FSK_FIX_LENGTH_PAYLOAD_ON, 0, true,
                      0, 0, false, true);
    Radio.SetMaxPayloadLength(MODEM_FSK, sizeof(wireMessageCarrier));
#endif

    wireTransmitDb = 0;
 800e950:	4b0d      	ldr	r3, [pc, #52]	; (800e988 <radioInit+0xdc>)
 800e952:	2200      	movs	r2, #0
 800e954:	701a      	strb	r2, [r3, #0]

}
 800e956:	bf00      	nop
 800e958:	370c      	adds	r7, #12
 800e95a:	46bd      	mov	sp, r7
 800e95c:	bd90      	pop	{r4, r7, pc}
 800e95e:	bf00      	nop
 800e960:	20000d34 	.word	0x20000d34
 800e964:	080245e8 	.word	0x080245e8
 800e968:	20000d38 	.word	0x20000d38
 800e96c:	0800ea79 	.word	0x0800ea79
 800e970:	0800eaa1 	.word	0x0800eaa1
 800e974:	0800e9e9 	.word	0x0800e9e9
 800e978:	0800ea11 	.word	0x0800ea11
 800e97c:	0800ea45 	.word	0x0800ea45
 800e980:	20000d35 	.word	0x20000d35
 800e984:	08024dfc 	.word	0x08024dfc
 800e988:	20000d33 	.word	0x20000d33

0800e98c <radioDeepSleep>:
    radioIsDeepSleep = true;
}

// Place the radio in deep-sleep mode if no I/O is pending
bool radioDeepSleep()
{
 800e98c:	b580      	push	{r7, lr}
 800e98e:	af00      	add	r7, sp, #0
    if (radioIsDeepSleep) {
 800e990:	4b0a      	ldr	r3, [pc, #40]	; (800e9bc <radioDeepSleep+0x30>)
 800e992:	781b      	ldrb	r3, [r3, #0]
 800e994:	2b00      	cmp	r3, #0
 800e996:	d001      	beq.n	800e99c <radioDeepSleep+0x10>
        return false;
 800e998:	2300      	movs	r3, #0
 800e99a:	e00d      	b.n	800e9b8 <radioDeepSleep+0x2c>
    }
    if (radioIOPending) {
 800e99c:	4b08      	ldr	r3, [pc, #32]	; (800e9c0 <radioDeepSleep+0x34>)
 800e99e:	781b      	ldrb	r3, [r3, #0]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d001      	beq.n	800e9a8 <radioDeepSleep+0x1c>
        return false;
 800e9a4:	2300      	movs	r3, #0
 800e9a6:	e007      	b.n	800e9b8 <radioDeepSleep+0x2c>
    }
    Radio.DeepSleep();
 800e9a8:	4b06      	ldr	r3, [pc, #24]	; (800e9c4 <radioDeepSleep+0x38>)
 800e9aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e9ae:	4798      	blx	r3
    radioIsDeepSleep = true;
 800e9b0:	4b02      	ldr	r3, [pc, #8]	; (800e9bc <radioDeepSleep+0x30>)
 800e9b2:	2201      	movs	r2, #1
 800e9b4:	701a      	strb	r2, [r3, #0]
    return true;
 800e9b6:	2301      	movs	r3, #1
}
 800e9b8:	4618      	mov	r0, r3
 800e9ba:	bd80      	pop	{r7, pc}
 800e9bc:	20000d34 	.word	0x20000d34
 800e9c0:	20000d35 	.word	0x20000d35
 800e9c4:	08024dfc 	.word	0x08024dfc

0800e9c8 <radioDeepWake>:

// Wake the radio from deep sleep if we're sleeping
void radioDeepWake()
{
 800e9c8:	b580      	push	{r7, lr}
 800e9ca:	af00      	add	r7, sp, #0
    if (radioIsDeepSleep) {
 800e9cc:	4b05      	ldr	r3, [pc, #20]	; (800e9e4 <radioDeepWake+0x1c>)
 800e9ce:	781b      	ldrb	r3, [r3, #0]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d005      	beq.n	800e9e0 <radioDeepWake+0x18>
        radioInit();
 800e9d4:	f7ff ff6a 	bl	800e8ac <radioInit>
        HAL_Delay(500);
 800e9d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800e9dc:	f004 f8cd 	bl	8012b7a <HAL_Delay>
    }
}
 800e9e0:	bf00      	nop
 800e9e2:	bd80      	pop	{r7, pc}
 800e9e4:	20000d34 	.word	0x20000d34

0800e9e8 <OnTxTimeout>:

// Transmit Timeout ISR
static void OnTxTimeout(void)
{
 800e9e8:	b580      	push	{r7, lr}
 800e9ea:	af00      	add	r7, sp, #0
    radioIOPending = false;
 800e9ec:	4b06      	ldr	r3, [pc, #24]	; (800ea08 <OnTxTimeout+0x20>)
 800e9ee:	2200      	movs	r2, #0
 800e9f0:	701a      	strb	r2, [r3, #0]
    Radio.Sleep();
 800e9f2:	4b06      	ldr	r3, [pc, #24]	; (800ea0c <OnTxTimeout+0x24>)
 800e9f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e9f6:	4798      	blx	r3
    ledIndicateTransmitInProgress(false);
 800e9f8:	2000      	movs	r0, #0
 800e9fa:	f7ff f929 	bl	800dc50 <ledIndicateTransmitInProgress>
    appSetCoreState(TX_TIMEOUT);
 800e9fe:	2006      	movs	r0, #6
 800ea00:	f7f9 f82a 	bl	8007a58 <appSetCoreState>
}
 800ea04:	bf00      	nop
 800ea06:	bd80      	pop	{r7, pc}
 800ea08:	20000d35 	.word	0x20000d35
 800ea0c:	08024dfc 	.word	0x08024dfc

0800ea10 <OnRxTimeout>:

// Receive Timeout ISR
static void OnRxTimeout(void)
{
 800ea10:	b580      	push	{r7, lr}
 800ea12:	af00      	add	r7, sp, #0
    wireReceivedLen = 0;
 800ea14:	4b08      	ldr	r3, [pc, #32]	; (800ea38 <OnRxTimeout+0x28>)
 800ea16:	2200      	movs	r2, #0
 800ea18:	601a      	str	r2, [r3, #0]
    radioIOPending = false;
 800ea1a:	4b08      	ldr	r3, [pc, #32]	; (800ea3c <OnRxTimeout+0x2c>)
 800ea1c:	2200      	movs	r2, #0
 800ea1e:	701a      	strb	r2, [r3, #0]
    Radio.Sleep();
 800ea20:	4b07      	ldr	r3, [pc, #28]	; (800ea40 <OnRxTimeout+0x30>)
 800ea22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea24:	4798      	blx	r3
    ledIndicateReceiveInProgress(false);
 800ea26:	2000      	movs	r0, #0
 800ea28:	f7ff f8ee 	bl	800dc08 <ledIndicateReceiveInProgress>
    appSetCoreState(RX_TIMEOUT);
 800ea2c:	2003      	movs	r0, #3
 800ea2e:	f7f9 f813 	bl	8007a58 <appSetCoreState>
}
 800ea32:	bf00      	nop
 800ea34:	bd80      	pop	{r7, pc}
 800ea36:	bf00      	nop
 800ea38:	20001880 	.word	0x20001880
 800ea3c:	20000d35 	.word	0x20000d35
 800ea40:	08024dfc 	.word	0x08024dfc

0800ea44 <OnRxError>:

// Receive Error ISR
static void OnRxError(void)
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	af00      	add	r7, sp, #0
    wireReceivedLen = 0;
 800ea48:	4b08      	ldr	r3, [pc, #32]	; (800ea6c <OnRxError+0x28>)
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	601a      	str	r2, [r3, #0]
    radioIOPending = false;
 800ea4e:	4b08      	ldr	r3, [pc, #32]	; (800ea70 <OnRxError+0x2c>)
 800ea50:	2200      	movs	r2, #0
 800ea52:	701a      	strb	r2, [r3, #0]
    Radio.Sleep();
 800ea54:	4b07      	ldr	r3, [pc, #28]	; (800ea74 <OnRxError+0x30>)
 800ea56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea58:	4798      	blx	r3
    ledIndicateReceiveInProgress(false);
 800ea5a:	2000      	movs	r0, #0
 800ea5c:	f7ff f8d4 	bl	800dc08 <ledIndicateReceiveInProgress>
    appSetCoreState(RX_ERROR);
 800ea60:	2004      	movs	r0, #4
 800ea62:	f7f8 fff9 	bl	8007a58 <appSetCoreState>
}
 800ea66:	bf00      	nop
 800ea68:	bd80      	pop	{r7, pc}
 800ea6a:	bf00      	nop
 800ea6c:	20001880 	.word	0x20001880
 800ea70:	20000d35 	.word	0x20000d35
 800ea74:	08024dfc 	.word	0x08024dfc

0800ea78 <OnTxDone>:

// Transmit Completed ISR
static void OnTxDone(void)
{
 800ea78:	b580      	push	{r7, lr}
 800ea7a:	af00      	add	r7, sp, #0
    radioIOPending = false;
 800ea7c:	4b06      	ldr	r3, [pc, #24]	; (800ea98 <OnTxDone+0x20>)
 800ea7e:	2200      	movs	r2, #0
 800ea80:	701a      	strb	r2, [r3, #0]
    Radio.Sleep();
 800ea82:	4b06      	ldr	r3, [pc, #24]	; (800ea9c <OnTxDone+0x24>)
 800ea84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea86:	4798      	blx	r3
    ledIndicateTransmitInProgress(false);
 800ea88:	2000      	movs	r0, #0
 800ea8a:	f7ff f8e1 	bl	800dc50 <ledIndicateTransmitInProgress>
    appSetCoreState(TX);
 800ea8e:	2005      	movs	r0, #5
 800ea90:	f7f8 ffe2 	bl	8007a58 <appSetCoreState>
}
 800ea94:	bf00      	nop
 800ea96:	bd80      	pop	{r7, pc}
 800ea98:	20000d35 	.word	0x20000d35
 800ea9c:	08024dfc 	.word	0x08024dfc

0800eaa0 <OnRxDone>:

// Receive Completed ISR
static void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr)
{
 800eaa0:	b580      	push	{r7, lr}
 800eaa2:	b084      	sub	sp, #16
 800eaa4:	af00      	add	r7, sp, #0
 800eaa6:	60f8      	str	r0, [r7, #12]
 800eaa8:	4608      	mov	r0, r1
 800eaaa:	4611      	mov	r1, r2
 800eaac:	461a      	mov	r2, r3
 800eaae:	4603      	mov	r3, r0
 800eab0:	817b      	strh	r3, [r7, #10]
 800eab2:	460b      	mov	r3, r1
 800eab4:	813b      	strh	r3, [r7, #8]
 800eab6:	4613      	mov	r3, r2
 800eab8:	71fb      	strb	r3, [r7, #7]

    if (size > sizeof(wireMessageCarrier)) {
 800eaba:	897b      	ldrh	r3, [r7, #10]
 800eabc:	2bec      	cmp	r3, #236	; 0xec
 800eabe:	d903      	bls.n	800eac8 <OnRxDone+0x28>
        wireReceivedLen = 0;
 800eac0:	4b13      	ldr	r3, [pc, #76]	; (800eb10 <OnRxDone+0x70>)
 800eac2:	2200      	movs	r2, #0
 800eac4:	601a      	str	r2, [r3, #0]
 800eac6:	e008      	b.n	800eada <OnRxDone+0x3a>
    } else {
        wireReceivedLen = size;
 800eac8:	897b      	ldrh	r3, [r7, #10]
 800eaca:	4a11      	ldr	r2, [pc, #68]	; (800eb10 <OnRxDone+0x70>)
 800eacc:	6013      	str	r3, [r2, #0]
        memcpy(&wireReceivedCarrier, payload, size);
 800eace:	897b      	ldrh	r3, [r7, #10]
 800ead0:	461a      	mov	r2, r3
 800ead2:	68f9      	ldr	r1, [r7, #12]
 800ead4:	480f      	ldr	r0, [pc, #60]	; (800eb14 <OnRxDone+0x74>)
 800ead6:	f013 fb1f 	bl	8022118 <memcpy>
    }

    radioIOPending = false;
 800eada:	4b0f      	ldr	r3, [pc, #60]	; (800eb18 <OnRxDone+0x78>)
 800eadc:	2200      	movs	r2, #0
 800eade:	701a      	strb	r2, [r3, #0]
    Radio.Sleep();
 800eae0:	4b0e      	ldr	r3, [pc, #56]	; (800eb1c <OnRxDone+0x7c>)
 800eae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eae4:	4798      	blx	r3

    wireReceiveRSSI = rssi;
 800eae6:	893b      	ldrh	r3, [r7, #8]
 800eae8:	b25a      	sxtb	r2, r3
 800eaea:	4b0d      	ldr	r3, [pc, #52]	; (800eb20 <OnRxDone+0x80>)
 800eaec:	701a      	strb	r2, [r3, #0]
    wireReceiveSNR = snr;
 800eaee:	4a0d      	ldr	r2, [pc, #52]	; (800eb24 <OnRxDone+0x84>)
 800eaf0:	79fb      	ldrb	r3, [r7, #7]
 800eaf2:	7013      	strb	r3, [r2, #0]
    wireReceiveSignalValid = true;
 800eaf4:	4b0c      	ldr	r3, [pc, #48]	; (800eb28 <OnRxDone+0x88>)
 800eaf6:	2201      	movs	r2, #1
 800eaf8:	701a      	strb	r2, [r3, #0]

    ledIndicateReceiveInProgress(false);
 800eafa:	2000      	movs	r0, #0
 800eafc:	f7ff f884 	bl	800dc08 <ledIndicateReceiveInProgress>
    appSetCoreState(RX);
 800eb00:	2002      	movs	r0, #2
 800eb02:	f7f8 ffa9 	bl	8007a58 <appSetCoreState>

}
 800eb06:	bf00      	nop
 800eb08:	3710      	adds	r7, #16
 800eb0a:	46bd      	mov	sp, r7
 800eb0c:	bd80      	pop	{r7, pc}
 800eb0e:	bf00      	nop
 800eb10:	20001880 	.word	0x20001880
 800eb14:	2000176c 	.word	0x2000176c
 800eb18:	20000d35 	.word	0x20000d35
 800eb1c:	08024dfc 	.word	0x08024dfc
 800eb20:	20000d31 	.word	0x20000d31
 800eb24:	20000d32 	.word	0x20000d32
 800eb28:	20000d30 	.word	0x20000d30

0800eb2c <radioSetRFFrequency>:

// Set the RF Frequency from configuratioin
void radioSetRFFrequency(uint32_t frequency)
{
 800eb2c:	b480      	push	{r7}
 800eb2e:	b083      	sub	sp, #12
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	6078      	str	r0, [r7, #4]
    ioRFFrequency = frequency;
 800eb34:	4a03      	ldr	r2, [pc, #12]	; (800eb44 <radioSetRFFrequency+0x18>)
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	6013      	str	r3, [r2, #0]
}
 800eb3a:	bf00      	nop
 800eb3c:	370c      	adds	r7, #12
 800eb3e:	46bd      	mov	sp, r7
 800eb40:	bc80      	pop	{r7}
 800eb42:	4770      	bx	lr
 800eb44:	20001b64 	.word	0x20001b64

0800eb48 <radioSetChannel>:

// Set the channel for transmit or receive
void radioSetChannel()
{
 800eb48:	b580      	push	{r7, lr}
 800eb4a:	af00      	add	r7, sp, #0
    Radio.SetChannel(ioRFFrequency);
 800eb4c:	4b03      	ldr	r3, [pc, #12]	; (800eb5c <radioSetChannel+0x14>)
 800eb4e:	68db      	ldr	r3, [r3, #12]
 800eb50:	4a03      	ldr	r2, [pc, #12]	; (800eb60 <radioSetChannel+0x18>)
 800eb52:	6812      	ldr	r2, [r2, #0]
 800eb54:	4610      	mov	r0, r2
 800eb56:	4798      	blx	r3
}
 800eb58:	bf00      	nop
 800eb5a:	bd80      	pop	{r7, pc}
 800eb5c:	08024dfc 	.word	0x08024dfc
 800eb60:	20001b64 	.word	0x20001b64

0800eb64 <radioWakeupRequiredMs>:

// Get the amount of time necessary to come out of sleep
uint32_t radioWakeupRequiredMs()
{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	af00      	add	r7, sp, #0
    return (Radio.GetWakeupTime() + TCXO_WORKAROUND_TIME_MARGIN);
 800eb68:	4b03      	ldr	r3, [pc, #12]	; (800eb78 <radioWakeupRequiredMs+0x14>)
 800eb6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800eb6c:	4798      	blx	r3
 800eb6e:	4603      	mov	r3, r0
 800eb70:	3332      	adds	r3, #50	; 0x32
}
 800eb72:	4618      	mov	r0, r3
 800eb74:	bd80      	pop	{r7, pc}
 800eb76:	bf00      	nop
 800eb78:	08024dfc 	.word	0x08024dfc

0800eb7c <radioRx>:

// Start a receive
void radioRx(uint32_t timeoutMs)
{
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b082      	sub	sp, #8
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	6078      	str	r0, [r7, #4]
    radioDeepWake();
 800eb84:	f7ff ff20 	bl	800e9c8 <radioDeepWake>
    Radio.Rx(timeoutMs);
 800eb88:	4b05      	ldr	r3, [pc, #20]	; (800eba0 <radioRx+0x24>)
 800eb8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800eb8c:	6878      	ldr	r0, [r7, #4]
 800eb8e:	4798      	blx	r3
    radioIOPending = true;
 800eb90:	4b04      	ldr	r3, [pc, #16]	; (800eba4 <radioRx+0x28>)
 800eb92:	2201      	movs	r2, #1
 800eb94:	701a      	strb	r2, [r3, #0]
}
 800eb96:	bf00      	nop
 800eb98:	3708      	adds	r7, #8
 800eb9a:	46bd      	mov	sp, r7
 800eb9c:	bd80      	pop	{r7, pc}
 800eb9e:	bf00      	nop
 800eba0:	08024dfc 	.word	0x08024dfc
 800eba4:	20000d35 	.word	0x20000d35

0800eba8 <radioTx>:

// Transmit
void radioTx(uint8_t *buffer, uint8_t size)
{
 800eba8:	b580      	push	{r7, lr}
 800ebaa:	b082      	sub	sp, #8
 800ebac:	af00      	add	r7, sp, #0
 800ebae:	6078      	str	r0, [r7, #4]
 800ebb0:	460b      	mov	r3, r1
 800ebb2:	70fb      	strb	r3, [r7, #3]
    radioDeepWake();
 800ebb4:	f7ff ff08 	bl	800e9c8 <radioDeepWake>
    Radio.Send(buffer, size);
 800ebb8:	4b06      	ldr	r3, [pc, #24]	; (800ebd4 <radioTx+0x2c>)
 800ebba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ebbc:	78fa      	ldrb	r2, [r7, #3]
 800ebbe:	4611      	mov	r1, r2
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	4798      	blx	r3
    radioIOPending = true;
 800ebc4:	4b04      	ldr	r3, [pc, #16]	; (800ebd8 <radioTx+0x30>)
 800ebc6:	2201      	movs	r2, #1
 800ebc8:	701a      	strb	r2, [r3, #0]
}
 800ebca:	bf00      	nop
 800ebcc:	3708      	adds	r7, #8
 800ebce:	46bd      	mov	sp, r7
 800ebd0:	bd80      	pop	{r7, pc}
 800ebd2:	bf00      	nop
 800ebd4:	08024dfc 	.word	0x08024dfc
 800ebd8:	20000d35 	.word	0x20000d35

0800ebdc <radioSetTxPowerUnknown>:

// Set last known tx power to unknown
void radioSetTxPowerUnknown()
{
 800ebdc:	b480      	push	{r7}
 800ebde:	af00      	add	r7, sp, #0
    wireTransmitDb = 0;
 800ebe0:	4b03      	ldr	r3, [pc, #12]	; (800ebf0 <radioSetTxPowerUnknown+0x14>)
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	701a      	strb	r2, [r3, #0]
}
 800ebe6:	bf00      	nop
 800ebe8:	46bd      	mov	sp, r7
 800ebea:	bc80      	pop	{r7}
 800ebec:	4770      	bx	lr
 800ebee:	bf00      	nop
 800ebf0:	20000d33 	.word	0x20000d33

0800ebf4 <radioSetTxPower>:

// Set tx power
void radioSetTxPower(int8_t powerLevel)
{
 800ebf4:	b590      	push	{r4, r7, lr}
 800ebf6:	b08d      	sub	sp, #52	; 0x34
 800ebf8:	af0a      	add	r7, sp, #40	; 0x28
 800ebfa:	4603      	mov	r3, r0
 800ebfc:	71fb      	strb	r3, [r7, #7]
    wireTransmitDb = powerLevel;
 800ebfe:	4a11      	ldr	r2, [pc, #68]	; (800ec44 <radioSetTxPower+0x50>)
 800ec00:	79fb      	ldrb	r3, [r7, #7]
 800ec02:	7013      	strb	r3, [r2, #0]
    Radio.SetTxConfig(MODEM_LORA,
 800ec04:	4b10      	ldr	r3, [pc, #64]	; (800ec48 <radioSetTxPower+0x54>)
 800ec06:	69dc      	ldr	r4, [r3, #28]
 800ec08:	f997 1007 	ldrsb.w	r1, [r7, #7]
 800ec0c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800ec10:	9308      	str	r3, [sp, #32]
 800ec12:	2300      	movs	r3, #0
 800ec14:	9307      	str	r3, [sp, #28]
 800ec16:	2300      	movs	r3, #0
 800ec18:	9306      	str	r3, [sp, #24]
 800ec1a:	2300      	movs	r3, #0
 800ec1c:	9305      	str	r3, [sp, #20]
 800ec1e:	2301      	movs	r3, #1
 800ec20:	9304      	str	r3, [sp, #16]
 800ec22:	2300      	movs	r3, #0
 800ec24:	9303      	str	r3, [sp, #12]
 800ec26:	2308      	movs	r3, #8
 800ec28:	9302      	str	r3, [sp, #8]
 800ec2a:	2301      	movs	r3, #1
 800ec2c:	9301      	str	r3, [sp, #4]
 800ec2e:	230c      	movs	r3, #12
 800ec30:	9300      	str	r3, [sp, #0]
 800ec32:	2301      	movs	r3, #1
 800ec34:	2200      	movs	r2, #0
 800ec36:	2001      	movs	r0, #1
 800ec38:	47a0      	blx	r4
                      true,                         // CRC on/off
                      0,                            // Frequency hopping off/on
                      0,                            // # of symbols between hops
                      LORA_IQ_INVERSION_ON,         // Invert IQ signal
                      TX_TIMEOUT_VALUE);            // Timeout on radio.Send()
}
 800ec3a:	bf00      	nop
 800ec3c:	370c      	adds	r7, #12
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	bd90      	pop	{r4, r7, pc}
 800ec42:	bf00      	nop
 800ec44:	20000d33 	.word	0x20000d33
 800ec48:	08024dfc 	.word	0x08024dfc

0800ec4c <schedInit>:
uint32_t secsUntilDue(uint32_t alignmentBaseSecs, uint32_t nowSecs, uint32_t lastSecs, uint32_t periodSecs);
uint32_t nextActivationDueSecs(int i);

// Init the sensor package
void schedInit()
{
 800ec4c:	b580      	push	{r7, lr}
 800ec4e:	af00      	add	r7, sp, #0

    // Initialize all sensors
    initSensors();
 800ec50:	f7f3 fade 	bl	8002210 <initSensors>

    // Start the sensor timer so that we get called back to schedule
    sensorTimerStart();
 800ec54:	f000 fe4c 	bl	800f8f0 <sensorTimerStart>

}
 800ec58:	bf00      	nop
 800ec5a:	bd80      	pop	{r7, pc}

0800ec5c <schedRegisterSensor>:

// Register a sensor, returning sensor ID (or -1 if failure)
int schedRegisterSensor(sensorConfig *sensorToRegister)
{
 800ec5c:	b580      	push	{r7, lr}
 800ec5e:	b086      	sub	sp, #24
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	6078      	str	r0, [r7, #4]
    int newSensorID = -1;
 800ec64:	f04f 33ff 	mov.w	r3, #4294967295
 800ec68:	617b      	str	r3, [r7, #20]

    // Allocate a new sensor and state table
    sensorConfig *newConfig = malloc((sensors+1)*sizeof(sensorConfig));
 800ec6a:	4b44      	ldr	r3, [pc, #272]	; (800ed7c <schedRegisterSensor+0x120>)
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	3301      	adds	r3, #1
 800ec70:	461a      	mov	r2, r3
 800ec72:	4613      	mov	r3, r2
 800ec74:	00db      	lsls	r3, r3, #3
 800ec76:	1a9b      	subs	r3, r3, r2
 800ec78:	009b      	lsls	r3, r3, #2
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	f013 fa2e 	bl	80220dc <malloc>
 800ec80:	4603      	mov	r3, r0
 800ec82:	613b      	str	r3, [r7, #16]
    if (newConfig == NULL) {
 800ec84:	693b      	ldr	r3, [r7, #16]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d101      	bne.n	800ec8e <schedRegisterSensor+0x32>
        return newSensorID;
 800ec8a:	697b      	ldr	r3, [r7, #20]
 800ec8c:	e071      	b.n	800ed72 <schedRegisterSensor+0x116>
    }
    sensorState *newState = malloc((sensors+1)*sizeof(sensorState));
 800ec8e:	4b3b      	ldr	r3, [pc, #236]	; (800ed7c <schedRegisterSensor+0x120>)
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	3301      	adds	r3, #1
 800ec94:	015b      	lsls	r3, r3, #5
 800ec96:	4618      	mov	r0, r3
 800ec98:	f013 fa20 	bl	80220dc <malloc>
 800ec9c:	4603      	mov	r3, r0
 800ec9e:	60fb      	str	r3, [r7, #12]
    if (newState == NULL) {
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d104      	bne.n	800ecb0 <schedRegisterSensor+0x54>
        free(newConfig);
 800eca6:	6938      	ldr	r0, [r7, #16]
 800eca8:	f013 fa20 	bl	80220ec <free>
        return newSensorID;
 800ecac:	697b      	ldr	r3, [r7, #20]
 800ecae:	e060      	b.n	800ed72 <schedRegisterSensor+0x116>
    }

    // switch to, and initialize, new config and state
    if (sensors) {
 800ecb0:	4b32      	ldr	r3, [pc, #200]	; (800ed7c <schedRegisterSensor+0x120>)
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	d01f      	beq.n	800ecf8 <schedRegisterSensor+0x9c>
        memcpy(newConfig, sensor, sensors * sizeof(sensorConfig));
 800ecb8:	4b31      	ldr	r3, [pc, #196]	; (800ed80 <schedRegisterSensor+0x124>)
 800ecba:	6819      	ldr	r1, [r3, #0]
 800ecbc:	4b2f      	ldr	r3, [pc, #188]	; (800ed7c <schedRegisterSensor+0x120>)
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	461a      	mov	r2, r3
 800ecc2:	4613      	mov	r3, r2
 800ecc4:	00db      	lsls	r3, r3, #3
 800ecc6:	1a9b      	subs	r3, r3, r2
 800ecc8:	009b      	lsls	r3, r3, #2
 800ecca:	461a      	mov	r2, r3
 800eccc:	6938      	ldr	r0, [r7, #16]
 800ecce:	f013 fa23 	bl	8022118 <memcpy>
        free(sensor);
 800ecd2:	4b2b      	ldr	r3, [pc, #172]	; (800ed80 <schedRegisterSensor+0x124>)
 800ecd4:	681b      	ldr	r3, [r3, #0]
 800ecd6:	4618      	mov	r0, r3
 800ecd8:	f013 fa08 	bl	80220ec <free>
        memcpy(newState, state, sensors * sizeof(sensorState));
 800ecdc:	4b29      	ldr	r3, [pc, #164]	; (800ed84 <schedRegisterSensor+0x128>)
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	4a26      	ldr	r2, [pc, #152]	; (800ed7c <schedRegisterSensor+0x120>)
 800ece2:	6812      	ldr	r2, [r2, #0]
 800ece4:	0152      	lsls	r2, r2, #5
 800ece6:	4619      	mov	r1, r3
 800ece8:	68f8      	ldr	r0, [r7, #12]
 800ecea:	f013 fa15 	bl	8022118 <memcpy>
        free(state);
 800ecee:	4b25      	ldr	r3, [pc, #148]	; (800ed84 <schedRegisterSensor+0x128>)
 800ecf0:	681b      	ldr	r3, [r3, #0]
 800ecf2:	4618      	mov	r0, r3
 800ecf4:	f013 f9fa 	bl	80220ec <free>
    }
    newSensorID = sensors;
 800ecf8:	4b20      	ldr	r3, [pc, #128]	; (800ed7c <schedRegisterSensor+0x120>)
 800ecfa:	681b      	ldr	r3, [r3, #0]
 800ecfc:	617b      	str	r3, [r7, #20]
    memcpy(&newConfig[newSensorID], sensorToRegister, sizeof(sensorConfig));
 800ecfe:	697a      	ldr	r2, [r7, #20]
 800ed00:	4613      	mov	r3, r2
 800ed02:	00db      	lsls	r3, r3, #3
 800ed04:	1a9b      	subs	r3, r3, r2
 800ed06:	009b      	lsls	r3, r3, #2
 800ed08:	461a      	mov	r2, r3
 800ed0a:	693b      	ldr	r3, [r7, #16]
 800ed0c:	4413      	add	r3, r2
 800ed0e:	221c      	movs	r2, #28
 800ed10:	6879      	ldr	r1, [r7, #4]
 800ed12:	4618      	mov	r0, r3
 800ed14:	f013 fa00 	bl	8022118 <memcpy>
    sensor = newConfig;
 800ed18:	4a19      	ldr	r2, [pc, #100]	; (800ed80 <schedRegisterSensor+0x124>)
 800ed1a:	693b      	ldr	r3, [r7, #16]
 800ed1c:	6013      	str	r3, [r2, #0]
    memset(&newState[newSensorID], 0, sizeof(sensorConfig));
 800ed1e:	697b      	ldr	r3, [r7, #20]
 800ed20:	015b      	lsls	r3, r3, #5
 800ed22:	68fa      	ldr	r2, [r7, #12]
 800ed24:	4413      	add	r3, r2
 800ed26:	221c      	movs	r2, #28
 800ed28:	2100      	movs	r1, #0
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	f013 fa02 	bl	8022134 <memset>
    state = newState;
 800ed30:	4a14      	ldr	r2, [pc, #80]	; (800ed84 <schedRegisterSensor+0x128>)
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	6013      	str	r3, [r2, #0]
    state[newSensorID].currentState = STATE_ONCE;
 800ed36:	4b13      	ldr	r3, [pc, #76]	; (800ed84 <schedRegisterSensor+0x128>)
 800ed38:	681a      	ldr	r2, [r3, #0]
 800ed3a:	697b      	ldr	r3, [r7, #20]
 800ed3c:	015b      	lsls	r3, r3, #5
 800ed3e:	4413      	add	r3, r2
 800ed40:	f06f 0201 	mvn.w	r2, #1
 800ed44:	615a      	str	r2, [r3, #20]
    state[newSensorID].completionSuccessState = STATE_UNDEFINED;
 800ed46:	4b0f      	ldr	r3, [pc, #60]	; (800ed84 <schedRegisterSensor+0x128>)
 800ed48:	681a      	ldr	r2, [r3, #0]
 800ed4a:	697b      	ldr	r3, [r7, #20]
 800ed4c:	015b      	lsls	r3, r3, #5
 800ed4e:	4413      	add	r3, r2
 800ed50:	f04f 32ff 	mov.w	r2, #4294967295
 800ed54:	619a      	str	r2, [r3, #24]
    state[newSensorID].completionErrorState = STATE_UNDEFINED;
 800ed56:	4b0b      	ldr	r3, [pc, #44]	; (800ed84 <schedRegisterSensor+0x128>)
 800ed58:	681a      	ldr	r2, [r3, #0]
 800ed5a:	697b      	ldr	r3, [r7, #20]
 800ed5c:	015b      	lsls	r3, r3, #5
 800ed5e:	4413      	add	r3, r2
 800ed60:	f04f 32ff 	mov.w	r2, #4294967295
 800ed64:	61da      	str	r2, [r3, #28]

    // We now have coherent config and state tables
    sensors++;
 800ed66:	4b05      	ldr	r3, [pc, #20]	; (800ed7c <schedRegisterSensor+0x120>)
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	3301      	adds	r3, #1
 800ed6c:	4a03      	ldr	r2, [pc, #12]	; (800ed7c <schedRegisterSensor+0x120>)
 800ed6e:	6013      	str	r3, [r2, #0]

    // Done
    return newSensorID;
 800ed70:	697b      	ldr	r3, [r7, #20]
}
 800ed72:	4618      	mov	r0, r3
 800ed74:	3718      	adds	r7, #24
 800ed76:	46bd      	mov	sp, r7
 800ed78:	bd80      	pop	{r7, pc}
 800ed7a:	bf00      	nop
 800ed7c:	20000d5c 	.word	0x20000d5c
 800ed80:	20000d58 	.word	0x20000d58
 800ed84:	20000d54 	.word	0x20000d54

0800ed88 <schedActivateNowFromISR>:
    return sensor[sensorID].name;
}

// Activate ASAP, as if from an ISR
bool schedActivateNowFromISR(int sensorID, bool interruptIfActive, int nextState)
{
 800ed88:	b580      	push	{r7, lr}
 800ed8a:	b084      	sub	sp, #16
 800ed8c:	af00      	add	r7, sp, #0
 800ed8e:	60f8      	str	r0, [r7, #12]
 800ed90:	460b      	mov	r3, r1
 800ed92:	607a      	str	r2, [r7, #4]
 800ed94:	72fb      	strb	r3, [r7, #11]
    if (sensorID < 0) {
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	da01      	bge.n	800eda0 <schedActivateNowFromISR+0x18>
        return false;
 800ed9c:	2300      	movs	r3, #0
 800ed9e:	e020      	b.n	800ede2 <schedActivateNowFromISR+0x5a>
    }
    if (state[sensorID].active && !interruptIfActive) {
 800eda0:	4b12      	ldr	r3, [pc, #72]	; (800edec <schedActivateNowFromISR+0x64>)
 800eda2:	681a      	ldr	r2, [r3, #0]
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	015b      	lsls	r3, r3, #5
 800eda8:	4413      	add	r3, r2
 800edaa:	785b      	ldrb	r3, [r3, #1]
 800edac:	2b00      	cmp	r3, #0
 800edae:	d007      	beq.n	800edc0 <schedActivateNowFromISR+0x38>
 800edb0:	7afb      	ldrb	r3, [r7, #11]
 800edb2:	f083 0301 	eor.w	r3, r3, #1
 800edb6:	b2db      	uxtb	r3, r3
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d001      	beq.n	800edc0 <schedActivateNowFromISR+0x38>
        return false;
 800edbc:	2300      	movs	r3, #0
 800edbe:	e010      	b.n	800ede2 <schedActivateNowFromISR+0x5a>
    }
    state[sensorID].currentState = nextState;
 800edc0:	4b0a      	ldr	r3, [pc, #40]	; (800edec <schedActivateNowFromISR+0x64>)
 800edc2:	681a      	ldr	r2, [r3, #0]
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	015b      	lsls	r3, r3, #5
 800edc8:	4413      	add	r3, r2
 800edca:	687a      	ldr	r2, [r7, #4]
 800edcc:	615a      	str	r2, [r3, #20]
    state[sensorID].lastActivatedTime = 0;
 800edce:	4b07      	ldr	r3, [pc, #28]	; (800edec <schedActivateNowFromISR+0x64>)
 800edd0:	681a      	ldr	r2, [r3, #0]
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	015b      	lsls	r3, r3, #5
 800edd6:	4413      	add	r3, r2
 800edd8:	2200      	movs	r2, #0
 800edda:	611a      	str	r2, [r3, #16]
    sensorTimerWakeFromISR();
 800eddc:	f000 fd66 	bl	800f8ac <sensorTimerWakeFromISR>
    return true;
 800ede0:	2301      	movs	r3, #1
}
 800ede2:	4618      	mov	r0, r3
 800ede4:	3710      	adds	r7, #16
 800ede6:	46bd      	mov	sp, r7
 800ede8:	bd80      	pop	{r7, pc}
 800edea:	bf00      	nop
 800edec:	20000d54 	.word	0x20000d54

0800edf0 <schedDispatchISR>:
    }
}

// Dispatch the interrupt to all sensors' ISRs
void schedDispatchISR(uint16_t pins)
{
 800edf0:	b580      	push	{r7, lr}
 800edf2:	b084      	sub	sp, #16
 800edf4:	af00      	add	r7, sp, #0
 800edf6:	4603      	mov	r3, r0
 800edf8:	80fb      	strh	r3, [r7, #6]
    for (int i=0; i<sensors; i++) {
 800edfa:	2300      	movs	r3, #0
 800edfc:	60fb      	str	r3, [r7, #12]
 800edfe:	e025      	b.n	800ee4c <schedDispatchISR+0x5c>
        if (!state[i].disabled && sensor[i].interruptFn != NULL) {
 800ee00:	4b17      	ldr	r3, [pc, #92]	; (800ee60 <schedDispatchISR+0x70>)
 800ee02:	681a      	ldr	r2, [r3, #0]
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	015b      	lsls	r3, r3, #5
 800ee08:	4413      	add	r3, r2
 800ee0a:	781b      	ldrb	r3, [r3, #0]
 800ee0c:	f083 0301 	eor.w	r3, r3, #1
 800ee10:	b2db      	uxtb	r3, r3
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d017      	beq.n	800ee46 <schedDispatchISR+0x56>
 800ee16:	4b13      	ldr	r3, [pc, #76]	; (800ee64 <schedDispatchISR+0x74>)
 800ee18:	6819      	ldr	r1, [r3, #0]
 800ee1a:	68fa      	ldr	r2, [r7, #12]
 800ee1c:	4613      	mov	r3, r2
 800ee1e:	00db      	lsls	r3, r3, #3
 800ee20:	1a9b      	subs	r3, r3, r2
 800ee22:	009b      	lsls	r3, r3, #2
 800ee24:	440b      	add	r3, r1
 800ee26:	691b      	ldr	r3, [r3, #16]
 800ee28:	2b00      	cmp	r3, #0
 800ee2a:	d00c      	beq.n	800ee46 <schedDispatchISR+0x56>
            sensor[i].interruptFn(i, pins);
 800ee2c:	4b0d      	ldr	r3, [pc, #52]	; (800ee64 <schedDispatchISR+0x74>)
 800ee2e:	6819      	ldr	r1, [r3, #0]
 800ee30:	68fa      	ldr	r2, [r7, #12]
 800ee32:	4613      	mov	r3, r2
 800ee34:	00db      	lsls	r3, r3, #3
 800ee36:	1a9b      	subs	r3, r3, r2
 800ee38:	009b      	lsls	r3, r3, #2
 800ee3a:	440b      	add	r3, r1
 800ee3c:	691b      	ldr	r3, [r3, #16]
 800ee3e:	88fa      	ldrh	r2, [r7, #6]
 800ee40:	4611      	mov	r1, r2
 800ee42:	68f8      	ldr	r0, [r7, #12]
 800ee44:	4798      	blx	r3
    for (int i=0; i<sensors; i++) {
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	3301      	adds	r3, #1
 800ee4a:	60fb      	str	r3, [r7, #12]
 800ee4c:	4b06      	ldr	r3, [pc, #24]	; (800ee68 <schedDispatchISR+0x78>)
 800ee4e:	681b      	ldr	r3, [r3, #0]
 800ee50:	68fa      	ldr	r2, [r7, #12]
 800ee52:	429a      	cmp	r2, r3
 800ee54:	dbd4      	blt.n	800ee00 <schedDispatchISR+0x10>
        }
    }
}
 800ee56:	bf00      	nop
 800ee58:	bf00      	nop
 800ee5a:	3710      	adds	r7, #16
 800ee5c:	46bd      	mov	sp, r7
 800ee5e:	bd80      	pop	{r7, pc}
 800ee60:	20000d54 	.word	0x20000d54
 800ee64:	20000d58 	.word	0x20000d58
 800ee68:	20000d5c 	.word	0x20000d5c

0800ee6c <schedStateName>:

// Translate a state ID to a state name
char *schedStateName(int state)
{
 800ee6c:	b580      	push	{r7, lr}
 800ee6e:	b082      	sub	sp, #8
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	6078      	str	r0, [r7, #4]
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	3306      	adds	r3, #6
 800ee78:	2b05      	cmp	r3, #5
 800ee7a:	d81b      	bhi.n	800eeb4 <schedStateName+0x48>
 800ee7c:	a201      	add	r2, pc, #4	; (adr r2, 800ee84 <schedStateName+0x18>)
 800ee7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ee82:	bf00      	nop
 800ee84:	0800eeb1 	.word	0x0800eeb1
 800ee88:	0800eead 	.word	0x0800eead
 800ee8c:	0800eea9 	.word	0x0800eea9
 800ee90:	0800eea5 	.word	0x0800eea5
 800ee94:	0800eea1 	.word	0x0800eea1
 800ee98:	0800ee9d 	.word	0x0800ee9d
    switch (state) {
    case STATE_UNDEFINED:
        return "UNDEFINED";
 800ee9c:	4b0a      	ldr	r3, [pc, #40]	; (800eec8 <schedStateName+0x5c>)
 800ee9e:	e00e      	b.n	800eebe <schedStateName+0x52>
    case STATE_ONCE:
        return "ONCE";
 800eea0:	4b0a      	ldr	r3, [pc, #40]	; (800eecc <schedStateName+0x60>)
 800eea2:	e00c      	b.n	800eebe <schedStateName+0x52>
    case STATE_ACTIVATED:
        return "ACTIVATED";
 800eea4:	4b0a      	ldr	r3, [pc, #40]	; (800eed0 <schedStateName+0x64>)
 800eea6:	e00a      	b.n	800eebe <schedStateName+0x52>
    case STATE_DEACTIVATED:
        return "DEACTIVATED";
 800eea8:	4b0a      	ldr	r3, [pc, #40]	; (800eed4 <schedStateName+0x68>)
 800eeaa:	e008      	b.n	800eebe <schedStateName+0x52>
    case STATE_SENDING_REQUEST:
        return "SENDING_REQUEST";
 800eeac:	4b0a      	ldr	r3, [pc, #40]	; (800eed8 <schedStateName+0x6c>)
 800eeae:	e006      	b.n	800eebe <schedStateName+0x52>
    case STATE_RECEIVING_RESPONSE:
        return "RECEIVING_RESPONSE";
 800eeb0:	4b0a      	ldr	r3, [pc, #40]	; (800eedc <schedStateName+0x70>)
 800eeb2:	e004      	b.n	800eebe <schedStateName+0x52>
    }
    static char other[20];
    JItoA(state, other);
 800eeb4:	490a      	ldr	r1, [pc, #40]	; (800eee0 <schedStateName+0x74>)
 800eeb6:	6878      	ldr	r0, [r7, #4]
 800eeb8:	f7f5 fe64 	bl	8004b84 <JItoA>
    return other;
 800eebc:	4b08      	ldr	r3, [pc, #32]	; (800eee0 <schedStateName+0x74>)
}
 800eebe:	4618      	mov	r0, r3
 800eec0:	3708      	adds	r7, #8
 800eec2:	46bd      	mov	sp, r7
 800eec4:	bd80      	pop	{r7, pc}
 800eec6:	bf00      	nop
 800eec8:	08024630 	.word	0x08024630
 800eecc:	0802463c 	.word	0x0802463c
 800eed0:	08024644 	.word	0x08024644
 800eed4:	08024650 	.word	0x08024650
 800eed8:	0802465c 	.word	0x0802465c
 800eedc:	0802466c 	.word	0x0802466c
 800eee0:	20000d60 	.word	0x20000d60

0800eee4 <schedIsActive>:

// See if the sensor is currently active
bool schedIsActive(int sensorID)
{
 800eee4:	b480      	push	{r7}
 800eee6:	b083      	sub	sp, #12
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
    return state[sensorID].active;
 800eeec:	4b05      	ldr	r3, [pc, #20]	; (800ef04 <schedIsActive+0x20>)
 800eeee:	681a      	ldr	r2, [r3, #0]
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	015b      	lsls	r3, r3, #5
 800eef4:	4413      	add	r3, r2
 800eef6:	785b      	ldrb	r3, [r3, #1]
}
 800eef8:	4618      	mov	r0, r3
 800eefa:	370c      	adds	r7, #12
 800eefc:	46bd      	mov	sp, r7
 800eefe:	bc80      	pop	{r7}
 800ef00:	4770      	bx	lr
 800ef02:	bf00      	nop
 800ef04:	20000d54 	.word	0x20000d54

0800ef08 <schedSetState>:
    return state[sensorID].currentState;
}

// Set the current state for a sensor
void schedSetState(int sensorID, int newstate, const char *why)
{
 800ef08:	b590      	push	{r4, r7, lr}
 800ef0a:	b087      	sub	sp, #28
 800ef0c:	af02      	add	r7, sp, #8
 800ef0e:	60f8      	str	r0, [r7, #12]
 800ef10:	60b9      	str	r1, [r7, #8]
 800ef12:	607a      	str	r2, [r7, #4]
    if (state[sensorID].currentState != newstate) {
 800ef14:	4b1d      	ldr	r3, [pc, #116]	; (800ef8c <schedSetState+0x84>)
 800ef16:	681a      	ldr	r2, [r3, #0]
 800ef18:	68fb      	ldr	r3, [r7, #12]
 800ef1a:	015b      	lsls	r3, r3, #5
 800ef1c:	4413      	add	r3, r2
 800ef1e:	695b      	ldr	r3, [r3, #20]
 800ef20:	68ba      	ldr	r2, [r7, #8]
 800ef22:	429a      	cmp	r2, r3
 800ef24:	d02d      	beq.n	800ef82 <schedSetState+0x7a>
        state[sensorID].currentState = newstate;
 800ef26:	4b19      	ldr	r3, [pc, #100]	; (800ef8c <schedSetState+0x84>)
 800ef28:	681a      	ldr	r2, [r3, #0]
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	015b      	lsls	r3, r3, #5
 800ef2e:	4413      	add	r3, r2
 800ef30:	68ba      	ldr	r2, [r7, #8]
 800ef32:	615a      	str	r2, [r3, #20]
        APP_PRINTF("%s now %s", sensor[sensorID].name, schedStateName(newstate));
 800ef34:	4b16      	ldr	r3, [pc, #88]	; (800ef90 <schedSetState+0x88>)
 800ef36:	6819      	ldr	r1, [r3, #0]
 800ef38:	68fa      	ldr	r2, [r7, #12]
 800ef3a:	4613      	mov	r3, r2
 800ef3c:	00db      	lsls	r3, r3, #3
 800ef3e:	1a9b      	subs	r3, r3, r2
 800ef40:	009b      	lsls	r3, r3, #2
 800ef42:	440b      	add	r3, r1
 800ef44:	681c      	ldr	r4, [r3, #0]
 800ef46:	68b8      	ldr	r0, [r7, #8]
 800ef48:	f7ff ff90 	bl	800ee6c <schedStateName>
 800ef4c:	4603      	mov	r3, r0
 800ef4e:	9301      	str	r3, [sp, #4]
 800ef50:	9400      	str	r4, [sp, #0]
 800ef52:	4b10      	ldr	r3, [pc, #64]	; (800ef94 <schedSetState+0x8c>)
 800ef54:	2200      	movs	r2, #0
 800ef56:	2100      	movs	r1, #0
 800ef58:	2001      	movs	r0, #1
 800ef5a:	f011 feb9 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        if (why != NULL) {
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d008      	beq.n	800ef76 <schedSetState+0x6e>
            APP_PRINTF(" (%s)\r\n", why);
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	9300      	str	r3, [sp, #0]
 800ef68:	4b0b      	ldr	r3, [pc, #44]	; (800ef98 <schedSetState+0x90>)
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	2100      	movs	r1, #0
 800ef6e:	2001      	movs	r0, #1
 800ef70:	f011 feae 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        } else {
            APP_PRINTF("\r\n");
        }
    }
}
 800ef74:	e005      	b.n	800ef82 <schedSetState+0x7a>
            APP_PRINTF("\r\n");
 800ef76:	4b09      	ldr	r3, [pc, #36]	; (800ef9c <schedSetState+0x94>)
 800ef78:	2200      	movs	r2, #0
 800ef7a:	2100      	movs	r1, #0
 800ef7c:	2001      	movs	r0, #1
 800ef7e:	f011 fea7 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
}
 800ef82:	bf00      	nop
 800ef84:	3714      	adds	r7, #20
 800ef86:	46bd      	mov	sp, r7
 800ef88:	bd90      	pop	{r4, r7, pc}
 800ef8a:	bf00      	nop
 800ef8c:	20000d54 	.word	0x20000d54
 800ef90:	20000d58 	.word	0x20000d58
 800ef94:	08024680 	.word	0x08024680
 800ef98:	0802468c 	.word	0x0802468c
 800ef9c:	08024694 	.word	0x08024694

0800efa0 <schedSetCompletionState>:

// Set the state that should be assumed after request or response completion
void schedSetCompletionState(int sensorID, int successstate, int errorstate)
{
 800efa0:	b5b0      	push	{r4, r5, r7, lr}
 800efa2:	b088      	sub	sp, #32
 800efa4:	af04      	add	r7, sp, #16
 800efa6:	60f8      	str	r0, [r7, #12]
 800efa8:	60b9      	str	r1, [r7, #8]
 800efaa:	607a      	str	r2, [r7, #4]
    if (state[sensorID].completionSuccessState != successstate || state[sensorID].completionErrorState != errorstate) {
 800efac:	4b1e      	ldr	r3, [pc, #120]	; (800f028 <schedSetCompletionState+0x88>)
 800efae:	681a      	ldr	r2, [r3, #0]
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	015b      	lsls	r3, r3, #5
 800efb4:	4413      	add	r3, r2
 800efb6:	699b      	ldr	r3, [r3, #24]
 800efb8:	68ba      	ldr	r2, [r7, #8]
 800efba:	429a      	cmp	r2, r3
 800efbc:	d108      	bne.n	800efd0 <schedSetCompletionState+0x30>
 800efbe:	4b1a      	ldr	r3, [pc, #104]	; (800f028 <schedSetCompletionState+0x88>)
 800efc0:	681a      	ldr	r2, [r3, #0]
 800efc2:	68fb      	ldr	r3, [r7, #12]
 800efc4:	015b      	lsls	r3, r3, #5
 800efc6:	4413      	add	r3, r2
 800efc8:	69db      	ldr	r3, [r3, #28]
 800efca:	687a      	ldr	r2, [r7, #4]
 800efcc:	429a      	cmp	r2, r3
 800efce:	d027      	beq.n	800f020 <schedSetCompletionState+0x80>
        state[sensorID].completionSuccessState = successstate;
 800efd0:	4b15      	ldr	r3, [pc, #84]	; (800f028 <schedSetCompletionState+0x88>)
 800efd2:	681a      	ldr	r2, [r3, #0]
 800efd4:	68fb      	ldr	r3, [r7, #12]
 800efd6:	015b      	lsls	r3, r3, #5
 800efd8:	4413      	add	r3, r2
 800efda:	68ba      	ldr	r2, [r7, #8]
 800efdc:	619a      	str	r2, [r3, #24]
        state[sensorID].completionErrorState = errorstate;
 800efde:	4b12      	ldr	r3, [pc, #72]	; (800f028 <schedSetCompletionState+0x88>)
 800efe0:	681a      	ldr	r2, [r3, #0]
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	015b      	lsls	r3, r3, #5
 800efe6:	4413      	add	r3, r2
 800efe8:	687a      	ldr	r2, [r7, #4]
 800efea:	61da      	str	r2, [r3, #28]
        APP_PRINTF("%s state will be set to %s on success, or %s on error\r\n",
 800efec:	4b0f      	ldr	r3, [pc, #60]	; (800f02c <schedSetCompletionState+0x8c>)
 800efee:	6819      	ldr	r1, [r3, #0]
 800eff0:	68fa      	ldr	r2, [r7, #12]
 800eff2:	4613      	mov	r3, r2
 800eff4:	00db      	lsls	r3, r3, #3
 800eff6:	1a9b      	subs	r3, r3, r2
 800eff8:	009b      	lsls	r3, r3, #2
 800effa:	440b      	add	r3, r1
 800effc:	681c      	ldr	r4, [r3, #0]
 800effe:	68b8      	ldr	r0, [r7, #8]
 800f000:	f7ff ff34 	bl	800ee6c <schedStateName>
 800f004:	4605      	mov	r5, r0
 800f006:	6878      	ldr	r0, [r7, #4]
 800f008:	f7ff ff30 	bl	800ee6c <schedStateName>
 800f00c:	4603      	mov	r3, r0
 800f00e:	9302      	str	r3, [sp, #8]
 800f010:	9501      	str	r5, [sp, #4]
 800f012:	9400      	str	r4, [sp, #0]
 800f014:	4b06      	ldr	r3, [pc, #24]	; (800f030 <schedSetCompletionState+0x90>)
 800f016:	2200      	movs	r2, #0
 800f018:	2100      	movs	r1, #0
 800f01a:	2001      	movs	r0, #1
 800f01c:	f011 fe58 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                   sensor[sensorID].name, schedStateName(successstate), schedStateName(errorstate));
    }
}
 800f020:	bf00      	nop
 800f022:	3710      	adds	r7, #16
 800f024:	46bd      	mov	sp, r7
 800f026:	bdb0      	pop	{r4, r5, r7, pc}
 800f028:	20000d54 	.word	0x20000d54
 800f02c:	20000d58 	.word	0x20000d58
 800f030:	08024698 	.word	0x08024698

0800f034 <schedSendingRequest>:

// Note that we're sending a request, so we can change the state
void schedSendingRequest(bool responseRequested)
{
 800f034:	b590      	push	{r4, r7, lr}
 800f036:	b085      	sub	sp, #20
 800f038:	af00      	add	r7, sp, #0
 800f03a:	4603      	mov	r3, r0
 800f03c:	71fb      	strb	r3, [r7, #7]
    for (int i=0; i<sensors; i++) {
 800f03e:	2300      	movs	r3, #0
 800f040:	60fb      	str	r3, [r7, #12]
 800f042:	e04e      	b.n	800f0e2 <schedSendingRequest+0xae>
        if (!state[i].disabled && state[i].active) {
 800f044:	4b2c      	ldr	r3, [pc, #176]	; (800f0f8 <schedSendingRequest+0xc4>)
 800f046:	681a      	ldr	r2, [r3, #0]
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	015b      	lsls	r3, r3, #5
 800f04c:	4413      	add	r3, r2
 800f04e:	781b      	ldrb	r3, [r3, #0]
 800f050:	f083 0301 	eor.w	r3, r3, #1
 800f054:	b2db      	uxtb	r3, r3
 800f056:	2b00      	cmp	r3, #0
 800f058:	d040      	beq.n	800f0dc <schedSendingRequest+0xa8>
 800f05a:	4b27      	ldr	r3, [pc, #156]	; (800f0f8 <schedSendingRequest+0xc4>)
 800f05c:	681a      	ldr	r2, [r3, #0]
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	015b      	lsls	r3, r3, #5
 800f062:	4413      	add	r3, r2
 800f064:	785b      	ldrb	r3, [r3, #1]
 800f066:	2b00      	cmp	r3, #0
 800f068:	d038      	beq.n	800f0dc <schedSendingRequest+0xa8>
            state[i].requestSentTime = NoteTimeST();
 800f06a:	4b23      	ldr	r3, [pc, #140]	; (800f0f8 <schedSendingRequest+0xc4>)
 800f06c:	681a      	ldr	r2, [r3, #0]
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	015b      	lsls	r3, r3, #5
 800f072:	18d4      	adds	r4, r2, r3
 800f074:	f7f6 fd46 	bl	8005b04 <NoteTimeST>
 800f078:	4603      	mov	r3, r0
 800f07a:	60a3      	str	r3, [r4, #8]
            state[i].requestSentTimeValid = NoteTimeValidST();
 800f07c:	f7f6 fcb8 	bl	80059f0 <NoteTimeValidST>
 800f080:	4603      	mov	r3, r0
 800f082:	4619      	mov	r1, r3
 800f084:	4b1c      	ldr	r3, [pc, #112]	; (800f0f8 <schedSendingRequest+0xc4>)
 800f086:	681a      	ldr	r2, [r3, #0]
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	015b      	lsls	r3, r3, #5
 800f08c:	4413      	add	r3, r2
 800f08e:	460a      	mov	r2, r1
 800f090:	605a      	str	r2, [r3, #4]
            state[i].requestPending = true;
 800f092:	4b19      	ldr	r3, [pc, #100]	; (800f0f8 <schedSendingRequest+0xc4>)
 800f094:	681a      	ldr	r2, [r3, #0]
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	015b      	lsls	r3, r3, #5
 800f09a:	4413      	add	r3, r2
 800f09c:	2201      	movs	r2, #1
 800f09e:	709a      	strb	r2, [r3, #2]
            state[i].responsePending = responseRequested;
 800f0a0:	4b15      	ldr	r3, [pc, #84]	; (800f0f8 <schedSendingRequest+0xc4>)
 800f0a2:	681a      	ldr	r2, [r3, #0]
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	015b      	lsls	r3, r3, #5
 800f0a8:	4413      	add	r3, r2
 800f0aa:	79fa      	ldrb	r2, [r7, #7]
 800f0ac:	70da      	strb	r2, [r3, #3]
            state[i].completionSuccessState = STATE_DEACTIVATED;
 800f0ae:	4b12      	ldr	r3, [pc, #72]	; (800f0f8 <schedSendingRequest+0xc4>)
 800f0b0:	681a      	ldr	r2, [r3, #0]
 800f0b2:	68fb      	ldr	r3, [r7, #12]
 800f0b4:	015b      	lsls	r3, r3, #5
 800f0b6:	4413      	add	r3, r2
 800f0b8:	f06f 0203 	mvn.w	r2, #3
 800f0bc:	619a      	str	r2, [r3, #24]
            state[i].completionErrorState = STATE_DEACTIVATED;
 800f0be:	4b0e      	ldr	r3, [pc, #56]	; (800f0f8 <schedSendingRequest+0xc4>)
 800f0c0:	681a      	ldr	r2, [r3, #0]
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	015b      	lsls	r3, r3, #5
 800f0c6:	4413      	add	r3, r2
 800f0c8:	f06f 0203 	mvn.w	r2, #3
 800f0cc:	61da      	str	r2, [r3, #28]
            schedSetState(i, STATE_SENDING_REQUEST, NULL);
 800f0ce:	2200      	movs	r2, #0
 800f0d0:	f06f 0104 	mvn.w	r1, #4
 800f0d4:	68f8      	ldr	r0, [r7, #12]
 800f0d6:	f7ff ff17 	bl	800ef08 <schedSetState>
            break;
 800f0da:	e008      	b.n	800f0ee <schedSendingRequest+0xba>
    for (int i=0; i<sensors; i++) {
 800f0dc:	68fb      	ldr	r3, [r7, #12]
 800f0de:	3301      	adds	r3, #1
 800f0e0:	60fb      	str	r3, [r7, #12]
 800f0e2:	4b06      	ldr	r3, [pc, #24]	; (800f0fc <schedSendingRequest+0xc8>)
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	68fa      	ldr	r2, [r7, #12]
 800f0e8:	429a      	cmp	r2, r3
 800f0ea:	dbab      	blt.n	800f044 <schedSendingRequest+0x10>
        }
    }
}
 800f0ec:	bf00      	nop
 800f0ee:	bf00      	nop
 800f0f0:	3714      	adds	r7, #20
 800f0f2:	46bd      	mov	sp, r7
 800f0f4:	bd90      	pop	{r4, r7, pc}
 800f0f6:	bf00      	nop
 800f0f8:	20000d54 	.word	0x20000d54
 800f0fc:	20000d5c 	.word	0x20000d5c

0800f100 <schedRequestCompleted>:

// Notify that a request has been completed
void schedRequestCompleted(void)
{
 800f100:	b580      	push	{r7, lr}
 800f102:	b082      	sub	sp, #8
 800f104:	af00      	add	r7, sp, #0
    for (int i=0; i<sensors; i++) {
 800f106:	2300      	movs	r3, #0
 800f108:	607b      	str	r3, [r7, #4]
 800f10a:	e03f      	b.n	800f18c <schedRequestCompleted+0x8c>
        if (!state[i].disabled && state[i].active) {
 800f10c:	4b25      	ldr	r3, [pc, #148]	; (800f1a4 <schedRequestCompleted+0xa4>)
 800f10e:	681a      	ldr	r2, [r3, #0]
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	015b      	lsls	r3, r3, #5
 800f114:	4413      	add	r3, r2
 800f116:	781b      	ldrb	r3, [r3, #0]
 800f118:	f083 0301 	eor.w	r3, r3, #1
 800f11c:	b2db      	uxtb	r3, r3
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d031      	beq.n	800f186 <schedRequestCompleted+0x86>
 800f122:	4b20      	ldr	r3, [pc, #128]	; (800f1a4 <schedRequestCompleted+0xa4>)
 800f124:	681a      	ldr	r2, [r3, #0]
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	015b      	lsls	r3, r3, #5
 800f12a:	4413      	add	r3, r2
 800f12c:	785b      	ldrb	r3, [r3, #1]
 800f12e:	2b00      	cmp	r3, #0
 800f130:	d029      	beq.n	800f186 <schedRequestCompleted+0x86>
            if (state[i].requestPending) {
 800f132:	4b1c      	ldr	r3, [pc, #112]	; (800f1a4 <schedRequestCompleted+0xa4>)
 800f134:	681a      	ldr	r2, [r3, #0]
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	015b      	lsls	r3, r3, #5
 800f13a:	4413      	add	r3, r2
 800f13c:	789b      	ldrb	r3, [r3, #2]
 800f13e:	2b00      	cmp	r3, #0
 800f140:	d02a      	beq.n	800f198 <schedRequestCompleted+0x98>
                state[i].requestPending = false;
 800f142:	4b18      	ldr	r3, [pc, #96]	; (800f1a4 <schedRequestCompleted+0xa4>)
 800f144:	681a      	ldr	r2, [r3, #0]
 800f146:	687b      	ldr	r3, [r7, #4]
 800f148:	015b      	lsls	r3, r3, #5
 800f14a:	4413      	add	r3, r2
 800f14c:	2200      	movs	r2, #0
 800f14e:	709a      	strb	r2, [r3, #2]
                if (state[i].responsePending) {
 800f150:	4b14      	ldr	r3, [pc, #80]	; (800f1a4 <schedRequestCompleted+0xa4>)
 800f152:	681a      	ldr	r2, [r3, #0]
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	015b      	lsls	r3, r3, #5
 800f158:	4413      	add	r3, r2
 800f15a:	78db      	ldrb	r3, [r3, #3]
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d006      	beq.n	800f16e <schedRequestCompleted+0x6e>
                    schedSetState(i, STATE_RECEIVING_RESPONSE, "waiting for response");
 800f160:	4a11      	ldr	r2, [pc, #68]	; (800f1a8 <schedRequestCompleted+0xa8>)
 800f162:	f06f 0105 	mvn.w	r1, #5
 800f166:	6878      	ldr	r0, [r7, #4]
 800f168:	f7ff fece 	bl	800ef08 <schedSetState>
                } else {
                    schedSetState(i, state[i].completionSuccessState, "request completed");
                }
            }
            break;
 800f16c:	e014      	b.n	800f198 <schedRequestCompleted+0x98>
                    schedSetState(i, state[i].completionSuccessState, "request completed");
 800f16e:	4b0d      	ldr	r3, [pc, #52]	; (800f1a4 <schedRequestCompleted+0xa4>)
 800f170:	681a      	ldr	r2, [r3, #0]
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	015b      	lsls	r3, r3, #5
 800f176:	4413      	add	r3, r2
 800f178:	699b      	ldr	r3, [r3, #24]
 800f17a:	4a0c      	ldr	r2, [pc, #48]	; (800f1ac <schedRequestCompleted+0xac>)
 800f17c:	4619      	mov	r1, r3
 800f17e:	6878      	ldr	r0, [r7, #4]
 800f180:	f7ff fec2 	bl	800ef08 <schedSetState>
            break;
 800f184:	e008      	b.n	800f198 <schedRequestCompleted+0x98>
    for (int i=0; i<sensors; i++) {
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	3301      	adds	r3, #1
 800f18a:	607b      	str	r3, [r7, #4]
 800f18c:	4b08      	ldr	r3, [pc, #32]	; (800f1b0 <schedRequestCompleted+0xb0>)
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	687a      	ldr	r2, [r7, #4]
 800f192:	429a      	cmp	r2, r3
 800f194:	dbba      	blt.n	800f10c <schedRequestCompleted+0xc>
        }
    }
}
 800f196:	e000      	b.n	800f19a <schedRequestCompleted+0x9a>
            break;
 800f198:	bf00      	nop
}
 800f19a:	bf00      	nop
 800f19c:	3708      	adds	r7, #8
 800f19e:	46bd      	mov	sp, r7
 800f1a0:	bd80      	pop	{r7, pc}
 800f1a2:	bf00      	nop
 800f1a4:	20000d54 	.word	0x20000d54
 800f1a8:	080246d0 	.word	0x080246d0
 800f1ac:	080246e8 	.word	0x080246e8
 800f1b0:	20000d5c 	.word	0x20000d5c

0800f1b4 <schedResponseCompleted>:

// Dispatch a gateway response to the active sensor's processing method
void schedResponseCompleted(J *rsp)
{
 800f1b4:	b580      	push	{r7, lr}
 800f1b6:	b084      	sub	sp, #16
 800f1b8:	af00      	add	r7, sp, #0
 800f1ba:	6078      	str	r0, [r7, #4]
    for (int i=0; i<sensors; i++) {
 800f1bc:	2300      	movs	r3, #0
 800f1be:	60fb      	str	r3, [r7, #12]
 800f1c0:	e046      	b.n	800f250 <schedResponseCompleted+0x9c>
        if (!state[i].disabled && state[i].active) {
 800f1c2:	4b28      	ldr	r3, [pc, #160]	; (800f264 <schedResponseCompleted+0xb0>)
 800f1c4:	681a      	ldr	r2, [r3, #0]
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	015b      	lsls	r3, r3, #5
 800f1ca:	4413      	add	r3, r2
 800f1cc:	781b      	ldrb	r3, [r3, #0]
 800f1ce:	f083 0301 	eor.w	r3, r3, #1
 800f1d2:	b2db      	uxtb	r3, r3
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d038      	beq.n	800f24a <schedResponseCompleted+0x96>
 800f1d8:	4b22      	ldr	r3, [pc, #136]	; (800f264 <schedResponseCompleted+0xb0>)
 800f1da:	681a      	ldr	r2, [r3, #0]
 800f1dc:	68fb      	ldr	r3, [r7, #12]
 800f1de:	015b      	lsls	r3, r3, #5
 800f1e0:	4413      	add	r3, r2
 800f1e2:	785b      	ldrb	r3, [r3, #1]
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d030      	beq.n	800f24a <schedResponseCompleted+0x96>
            if (state[i].responsePending) {
 800f1e8:	4b1e      	ldr	r3, [pc, #120]	; (800f264 <schedResponseCompleted+0xb0>)
 800f1ea:	681a      	ldr	r2, [r3, #0]
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	015b      	lsls	r3, r3, #5
 800f1f0:	4413      	add	r3, r2
 800f1f2:	78db      	ldrb	r3, [r3, #3]
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d028      	beq.n	800f24a <schedResponseCompleted+0x96>
                state[i].responsePending = false;
 800f1f8:	4b1a      	ldr	r3, [pc, #104]	; (800f264 <schedResponseCompleted+0xb0>)
 800f1fa:	681a      	ldr	r2, [r3, #0]
 800f1fc:	68fb      	ldr	r3, [r7, #12]
 800f1fe:	015b      	lsls	r3, r3, #5
 800f200:	4413      	add	r3, r2
 800f202:	2200      	movs	r2, #0
 800f204:	70da      	strb	r2, [r3, #3]
                schedSetState(i, state[i].completionSuccessState, "response completed");
 800f206:	4b17      	ldr	r3, [pc, #92]	; (800f264 <schedResponseCompleted+0xb0>)
 800f208:	681a      	ldr	r2, [r3, #0]
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	015b      	lsls	r3, r3, #5
 800f20e:	4413      	add	r3, r2
 800f210:	699b      	ldr	r3, [r3, #24]
 800f212:	4a15      	ldr	r2, [pc, #84]	; (800f268 <schedResponseCompleted+0xb4>)
 800f214:	4619      	mov	r1, r3
 800f216:	68f8      	ldr	r0, [r7, #12]
 800f218:	f7ff fe76 	bl	800ef08 <schedSetState>
                if (sensor[i].responseFn != NULL) {
 800f21c:	4b13      	ldr	r3, [pc, #76]	; (800f26c <schedResponseCompleted+0xb8>)
 800f21e:	6819      	ldr	r1, [r3, #0]
 800f220:	68fa      	ldr	r2, [r7, #12]
 800f222:	4613      	mov	r3, r2
 800f224:	00db      	lsls	r3, r3, #3
 800f226:	1a9b      	subs	r3, r3, r2
 800f228:	009b      	lsls	r3, r3, #2
 800f22a:	440b      	add	r3, r1
 800f22c:	699b      	ldr	r3, [r3, #24]
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d00b      	beq.n	800f24a <schedResponseCompleted+0x96>
                    sensor[i].responseFn(i, rsp);
 800f232:	4b0e      	ldr	r3, [pc, #56]	; (800f26c <schedResponseCompleted+0xb8>)
 800f234:	6819      	ldr	r1, [r3, #0]
 800f236:	68fa      	ldr	r2, [r7, #12]
 800f238:	4613      	mov	r3, r2
 800f23a:	00db      	lsls	r3, r3, #3
 800f23c:	1a9b      	subs	r3, r3, r2
 800f23e:	009b      	lsls	r3, r3, #2
 800f240:	440b      	add	r3, r1
 800f242:	699b      	ldr	r3, [r3, #24]
 800f244:	6879      	ldr	r1, [r7, #4]
 800f246:	68f8      	ldr	r0, [r7, #12]
 800f248:	4798      	blx	r3
    for (int i=0; i<sensors; i++) {
 800f24a:	68fb      	ldr	r3, [r7, #12]
 800f24c:	3301      	adds	r3, #1
 800f24e:	60fb      	str	r3, [r7, #12]
 800f250:	4b07      	ldr	r3, [pc, #28]	; (800f270 <schedResponseCompleted+0xbc>)
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	68fa      	ldr	r2, [r7, #12]
 800f256:	429a      	cmp	r2, r3
 800f258:	dbb3      	blt.n	800f1c2 <schedResponseCompleted+0xe>
                }
            }
        }
    }
}
 800f25a:	bf00      	nop
 800f25c:	bf00      	nop
 800f25e:	3710      	adds	r7, #16
 800f260:	46bd      	mov	sp, r7
 800f262:	bd80      	pop	{r7, pc}
 800f264:	20000d54 	.word	0x20000d54
 800f268:	080246fc 	.word	0x080246fc
 800f26c:	20000d58 	.word	0x20000d58
 800f270:	20000d5c 	.word	0x20000d5c

0800f274 <schedRequestResponseTimeout>:

// Process a request or response timeout
void schedRequestResponseTimeout(void)
{
 800f274:	b580      	push	{r7, lr}
 800f276:	b082      	sub	sp, #8
 800f278:	af00      	add	r7, sp, #0
    for (int i=0; i<sensors; i++) {
 800f27a:	2300      	movs	r3, #0
 800f27c:	607b      	str	r3, [r7, #4]
 800f27e:	e03e      	b.n	800f2fe <schedRequestResponseTimeout+0x8a>
        if (!state[i].disabled && state[i].active) {
 800f280:	4b24      	ldr	r3, [pc, #144]	; (800f314 <schedRequestResponseTimeout+0xa0>)
 800f282:	681a      	ldr	r2, [r3, #0]
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	015b      	lsls	r3, r3, #5
 800f288:	4413      	add	r3, r2
 800f28a:	781b      	ldrb	r3, [r3, #0]
 800f28c:	f083 0301 	eor.w	r3, r3, #1
 800f290:	b2db      	uxtb	r3, r3
 800f292:	2b00      	cmp	r3, #0
 800f294:	d030      	beq.n	800f2f8 <schedRequestResponseTimeout+0x84>
 800f296:	4b1f      	ldr	r3, [pc, #124]	; (800f314 <schedRequestResponseTimeout+0xa0>)
 800f298:	681a      	ldr	r2, [r3, #0]
 800f29a:	687b      	ldr	r3, [r7, #4]
 800f29c:	015b      	lsls	r3, r3, #5
 800f29e:	4413      	add	r3, r2
 800f2a0:	785b      	ldrb	r3, [r3, #1]
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d028      	beq.n	800f2f8 <schedRequestResponseTimeout+0x84>
            if (state[i].requestPending || state[i].responsePending) {
 800f2a6:	4b1b      	ldr	r3, [pc, #108]	; (800f314 <schedRequestResponseTimeout+0xa0>)
 800f2a8:	681a      	ldr	r2, [r3, #0]
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	015b      	lsls	r3, r3, #5
 800f2ae:	4413      	add	r3, r2
 800f2b0:	789b      	ldrb	r3, [r3, #2]
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d107      	bne.n	800f2c6 <schedRequestResponseTimeout+0x52>
 800f2b6:	4b17      	ldr	r3, [pc, #92]	; (800f314 <schedRequestResponseTimeout+0xa0>)
 800f2b8:	681a      	ldr	r2, [r3, #0]
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	015b      	lsls	r3, r3, #5
 800f2be:	4413      	add	r3, r2
 800f2c0:	78db      	ldrb	r3, [r3, #3]
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	d018      	beq.n	800f2f8 <schedRequestResponseTimeout+0x84>
                schedSetState(i, state[i].completionErrorState, "error/timeout");
 800f2c6:	4b13      	ldr	r3, [pc, #76]	; (800f314 <schedRequestResponseTimeout+0xa0>)
 800f2c8:	681a      	ldr	r2, [r3, #0]
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	015b      	lsls	r3, r3, #5
 800f2ce:	4413      	add	r3, r2
 800f2d0:	69db      	ldr	r3, [r3, #28]
 800f2d2:	4a11      	ldr	r2, [pc, #68]	; (800f318 <schedRequestResponseTimeout+0xa4>)
 800f2d4:	4619      	mov	r1, r3
 800f2d6:	6878      	ldr	r0, [r7, #4]
 800f2d8:	f7ff fe16 	bl	800ef08 <schedSetState>
                state[i].requestPending = false;
 800f2dc:	4b0d      	ldr	r3, [pc, #52]	; (800f314 <schedRequestResponseTimeout+0xa0>)
 800f2de:	681a      	ldr	r2, [r3, #0]
 800f2e0:	687b      	ldr	r3, [r7, #4]
 800f2e2:	015b      	lsls	r3, r3, #5
 800f2e4:	4413      	add	r3, r2
 800f2e6:	2200      	movs	r2, #0
 800f2e8:	709a      	strb	r2, [r3, #2]
                state[i].responsePending = false;
 800f2ea:	4b0a      	ldr	r3, [pc, #40]	; (800f314 <schedRequestResponseTimeout+0xa0>)
 800f2ec:	681a      	ldr	r2, [r3, #0]
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	015b      	lsls	r3, r3, #5
 800f2f2:	4413      	add	r3, r2
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	70da      	strb	r2, [r3, #3]
    for (int i=0; i<sensors; i++) {
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	3301      	adds	r3, #1
 800f2fc:	607b      	str	r3, [r7, #4]
 800f2fe:	4b07      	ldr	r3, [pc, #28]	; (800f31c <schedRequestResponseTimeout+0xa8>)
 800f300:	681b      	ldr	r3, [r3, #0]
 800f302:	687a      	ldr	r2, [r7, #4]
 800f304:	429a      	cmp	r2, r3
 800f306:	dbbb      	blt.n	800f280 <schedRequestResponseTimeout+0xc>
            }
        }
    }
}
 800f308:	bf00      	nop
 800f30a:	bf00      	nop
 800f30c:	3708      	adds	r7, #8
 800f30e:	46bd      	mov	sp, r7
 800f310:	bd80      	pop	{r7, pc}
 800f312:	bf00      	nop
 800f314:	20000d54 	.word	0x20000d54
 800f318:	08024710 	.word	0x08024710
 800f31c:	20000d5c 	.word	0x20000d5c

0800f320 <schedRequestResponseTimeoutCheck>:

// Process a request or response timeout
void schedRequestResponseTimeoutCheck(void)
{
 800f320:	b5b0      	push	{r4, r5, r7, lr}
 800f322:	b082      	sub	sp, #8
 800f324:	af00      	add	r7, sp, #0

    // We can't really check timeouts until we have a valid time
    if (!NoteTimeValidST()) {
 800f326:	f7f6 fb63 	bl	80059f0 <NoteTimeValidST>
 800f32a:	4603      	mov	r3, r0
 800f32c:	f083 0301 	eor.w	r3, r3, #1
 800f330:	b2db      	uxtb	r3, r3
 800f332:	2b00      	cmp	r3, #0
 800f334:	d16e      	bne.n	800f414 <schedRequestResponseTimeoutCheck+0xf4>
        return;
    }

    // See if any of the pending responses have timed out
    for (int i=0; i<sensors; i++) {
 800f336:	2300      	movs	r3, #0
 800f338:	607b      	str	r3, [r7, #4]
 800f33a:	e065      	b.n	800f408 <schedRequestResponseTimeoutCheck+0xe8>
        if (!state[i].disabled && state[i].active) {
 800f33c:	4b37      	ldr	r3, [pc, #220]	; (800f41c <schedRequestResponseTimeoutCheck+0xfc>)
 800f33e:	681a      	ldr	r2, [r3, #0]
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	015b      	lsls	r3, r3, #5
 800f344:	4413      	add	r3, r2
 800f346:	781b      	ldrb	r3, [r3, #0]
 800f348:	f083 0301 	eor.w	r3, r3, #1
 800f34c:	b2db      	uxtb	r3, r3
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d057      	beq.n	800f402 <schedRequestResponseTimeoutCheck+0xe2>
 800f352:	4b32      	ldr	r3, [pc, #200]	; (800f41c <schedRequestResponseTimeoutCheck+0xfc>)
 800f354:	681a      	ldr	r2, [r3, #0]
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	015b      	lsls	r3, r3, #5
 800f35a:	4413      	add	r3, r2
 800f35c:	785b      	ldrb	r3, [r3, #1]
 800f35e:	2b00      	cmp	r3, #0
 800f360:	d04f      	beq.n	800f402 <schedRequestResponseTimeoutCheck+0xe2>
            if (state[i].requestPending || state[i].responsePending) {
 800f362:	4b2e      	ldr	r3, [pc, #184]	; (800f41c <schedRequestResponseTimeoutCheck+0xfc>)
 800f364:	681a      	ldr	r2, [r3, #0]
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	015b      	lsls	r3, r3, #5
 800f36a:	4413      	add	r3, r2
 800f36c:	789b      	ldrb	r3, [r3, #2]
 800f36e:	2b00      	cmp	r3, #0
 800f370:	d107      	bne.n	800f382 <schedRequestResponseTimeoutCheck+0x62>
 800f372:	4b2a      	ldr	r3, [pc, #168]	; (800f41c <schedRequestResponseTimeoutCheck+0xfc>)
 800f374:	681a      	ldr	r2, [r3, #0]
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	015b      	lsls	r3, r3, #5
 800f37a:	4413      	add	r3, r2
 800f37c:	78db      	ldrb	r3, [r3, #3]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d03f      	beq.n	800f402 <schedRequestResponseTimeoutCheck+0xe2>
                if (!state[i].requestSentTimeValid) {
 800f382:	4b26      	ldr	r3, [pc, #152]	; (800f41c <schedRequestResponseTimeoutCheck+0xfc>)
 800f384:	681a      	ldr	r2, [r3, #0]
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	015b      	lsls	r3, r3, #5
 800f38a:	4413      	add	r3, r2
 800f38c:	685b      	ldr	r3, [r3, #4]
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d10f      	bne.n	800f3b2 <schedRequestResponseTimeoutCheck+0x92>
                    state[i].requestSentTimeValid = true;
 800f392:	4b22      	ldr	r3, [pc, #136]	; (800f41c <schedRequestResponseTimeoutCheck+0xfc>)
 800f394:	681a      	ldr	r2, [r3, #0]
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	015b      	lsls	r3, r3, #5
 800f39a:	4413      	add	r3, r2
 800f39c:	2201      	movs	r2, #1
 800f39e:	605a      	str	r2, [r3, #4]
                    state[i].requestSentTime = NoteTimeST();
 800f3a0:	4b1e      	ldr	r3, [pc, #120]	; (800f41c <schedRequestResponseTimeoutCheck+0xfc>)
 800f3a2:	681a      	ldr	r2, [r3, #0]
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	015b      	lsls	r3, r3, #5
 800f3a8:	18d4      	adds	r4, r2, r3
 800f3aa:	f7f6 fbab 	bl	8005b04 <NoteTimeST>
 800f3ae:	4603      	mov	r3, r0
 800f3b0:	60a3      	str	r3, [r4, #8]
                }
                if (NoteTimeST() > state[i].requestSentTime + appTransmitWindowWaitMaxSecs()) {
 800f3b2:	f7f6 fba7 	bl	8005b04 <NoteTimeST>
 800f3b6:	4605      	mov	r5, r0
 800f3b8:	4b18      	ldr	r3, [pc, #96]	; (800f41c <schedRequestResponseTimeoutCheck+0xfc>)
 800f3ba:	681a      	ldr	r2, [r3, #0]
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	015b      	lsls	r3, r3, #5
 800f3c0:	4413      	add	r3, r2
 800f3c2:	689c      	ldr	r4, [r3, #8]
 800f3c4:	f7f8 fe78 	bl	80080b8 <appTransmitWindowWaitMaxSecs>
 800f3c8:	4603      	mov	r3, r0
 800f3ca:	4423      	add	r3, r4
 800f3cc:	429d      	cmp	r5, r3
 800f3ce:	d918      	bls.n	800f402 <schedRequestResponseTimeoutCheck+0xe2>
                    schedSetState(i, state[i].completionErrorState, "timeout");
 800f3d0:	4b12      	ldr	r3, [pc, #72]	; (800f41c <schedRequestResponseTimeoutCheck+0xfc>)
 800f3d2:	681a      	ldr	r2, [r3, #0]
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	015b      	lsls	r3, r3, #5
 800f3d8:	4413      	add	r3, r2
 800f3da:	69db      	ldr	r3, [r3, #28]
 800f3dc:	4a10      	ldr	r2, [pc, #64]	; (800f420 <schedRequestResponseTimeoutCheck+0x100>)
 800f3de:	4619      	mov	r1, r3
 800f3e0:	6878      	ldr	r0, [r7, #4]
 800f3e2:	f7ff fd91 	bl	800ef08 <schedSetState>
                    state[i].requestPending = false;
 800f3e6:	4b0d      	ldr	r3, [pc, #52]	; (800f41c <schedRequestResponseTimeoutCheck+0xfc>)
 800f3e8:	681a      	ldr	r2, [r3, #0]
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	015b      	lsls	r3, r3, #5
 800f3ee:	4413      	add	r3, r2
 800f3f0:	2200      	movs	r2, #0
 800f3f2:	709a      	strb	r2, [r3, #2]
                    state[i].responsePending = false;
 800f3f4:	4b09      	ldr	r3, [pc, #36]	; (800f41c <schedRequestResponseTimeoutCheck+0xfc>)
 800f3f6:	681a      	ldr	r2, [r3, #0]
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	015b      	lsls	r3, r3, #5
 800f3fc:	4413      	add	r3, r2
 800f3fe:	2200      	movs	r2, #0
 800f400:	70da      	strb	r2, [r3, #3]
    for (int i=0; i<sensors; i++) {
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	3301      	adds	r3, #1
 800f406:	607b      	str	r3, [r7, #4]
 800f408:	4b06      	ldr	r3, [pc, #24]	; (800f424 <schedRequestResponseTimeoutCheck+0x104>)
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	687a      	ldr	r2, [r7, #4]
 800f40e:	429a      	cmp	r2, r3
 800f410:	db94      	blt.n	800f33c <schedRequestResponseTimeoutCheck+0x1c>
 800f412:	e000      	b.n	800f416 <schedRequestResponseTimeoutCheck+0xf6>
        return;
 800f414:	bf00      	nop
                }
            }
        }
    }

}
 800f416:	3708      	adds	r7, #8
 800f418:	46bd      	mov	sp, r7
 800f41a:	bdb0      	pop	{r4, r5, r7, pc}
 800f41c:	20000d54 	.word	0x20000d54
 800f420:	08024720 	.word	0x08024720
 800f424:	20000d5c 	.word	0x20000d5c

0800f428 <secsUntilDue>:

// Compute seconds until due, optionally aligned to a base.  If the event is currently or past-due, 0 is returned
uint32_t secsUntilDue(uint32_t alignmentBaseSecs, uint32_t nowSecs, uint32_t lastSecs, uint32_t periodSecs)
{
 800f428:	b480      	push	{r7}
 800f42a:	b087      	sub	sp, #28
 800f42c:	af00      	add	r7, sp, #0
 800f42e:	60f8      	str	r0, [r7, #12]
 800f430:	60b9      	str	r1, [r7, #8]
 800f432:	607a      	str	r2, [r7, #4]
 800f434:	603b      	str	r3, [r7, #0]
    // If we'd like aligned periods, use the boot time as the base seconds for these calculations.
    // However, because the host app may also be aligning its own calculations exactly to boot time,
    // we offset the boot time by an arbitrary number of minutes as way of desynchronizing
    // the point at which we sample and the point at which time we upload, so that they don't
    // draw power at exactly the same moment.
    uint32_t baseSecs = alignmentBaseSecs;
 800f436:	68fb      	ldr	r3, [r7, #12]
 800f438:	617b      	str	r3, [r7, #20]

    // If the event has never occurred, don't delay it.  This is simply a policy decision
    // favoring promptness rather than having events wait until the first aligned boundary.
    if (lastSecs == 0) {
 800f43a:	687b      	ldr	r3, [r7, #4]
 800f43c:	2b00      	cmp	r3, #0
 800f43e:	d101      	bne.n	800f444 <secsUntilDue+0x1c>
        return 0;
 800f440:	2300      	movs	r3, #0
 800f442:	e027      	b.n	800f494 <secsUntilDue+0x6c>
    }

    // Compute the unadjusted due time
    uint32_t dueSecs = lastSecs + periodSecs;
 800f444:	687a      	ldr	r2, [r7, #4]
 800f446:	683b      	ldr	r3, [r7, #0]
 800f448:	4413      	add	r3, r2
 800f44a:	613b      	str	r3, [r7, #16]

    // If we don't have base seconds, we can't do any rounding
    if (baseSecs != 0) {
 800f44c:	697b      	ldr	r3, [r7, #20]
 800f44e:	2b00      	cmp	r3, #0
 800f450:	d017      	beq.n	800f482 <secsUntilDue+0x5a>

        // Defensive coding in case arguments are invalid
        if (baseSecs > lastSecs) {
 800f452:	697a      	ldr	r2, [r7, #20]
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	429a      	cmp	r2, r3
 800f458:	d901      	bls.n	800f45e <secsUntilDue+0x36>
            baseSecs = lastSecs;
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	617b      	str	r3, [r7, #20]
        }
        if (periodSecs == 0) {
 800f45e:	683b      	ldr	r3, [r7, #0]
 800f460:	2b00      	cmp	r3, #0
 800f462:	d101      	bne.n	800f468 <secsUntilDue+0x40>
            periodSecs = 1;
 800f464:	2301      	movs	r3, #1
 800f466:	603b      	str	r3, [r7, #0]
        }

        // Compute the start of the next period
        dueSecs = baseSecs + ((((lastSecs - baseSecs) / periodSecs) + 1) * periodSecs);
 800f468:	687a      	ldr	r2, [r7, #4]
 800f46a:	697b      	ldr	r3, [r7, #20]
 800f46c:	1ad2      	subs	r2, r2, r3
 800f46e:	683b      	ldr	r3, [r7, #0]
 800f470:	fbb2 f3f3 	udiv	r3, r2, r3
 800f474:	3301      	adds	r3, #1
 800f476:	683a      	ldr	r2, [r7, #0]
 800f478:	fb02 f303 	mul.w	r3, r2, r3
 800f47c:	697a      	ldr	r2, [r7, #20]
 800f47e:	4413      	add	r3, r2
 800f480:	613b      	str	r3, [r7, #16]

    }

    // Return 0 if due, else the number of seconds until due
    if (nowSecs >= dueSecs) {
 800f482:	68ba      	ldr	r2, [r7, #8]
 800f484:	693b      	ldr	r3, [r7, #16]
 800f486:	429a      	cmp	r2, r3
 800f488:	d301      	bcc.n	800f48e <secsUntilDue+0x66>
        return 0;
 800f48a:	2300      	movs	r3, #0
 800f48c:	e002      	b.n	800f494 <secsUntilDue+0x6c>
    }
    return (dueSecs - nowSecs);
 800f48e:	693a      	ldr	r2, [r7, #16]
 800f490:	68bb      	ldr	r3, [r7, #8]
 800f492:	1ad3      	subs	r3, r2, r3

}
 800f494:	4618      	mov	r0, r3
 800f496:	371c      	adds	r7, #28
 800f498:	46bd      	mov	sp, r7
 800f49a:	bc80      	pop	{r7}
 800f49c:	4770      	bx	lr
	...

0800f4a0 <nextActivationDueSecs>:

// Find the next activation time for a sensor
uint32_t nextActivationDueSecs(int i)
{
 800f4a0:	b590      	push	{r4, r7, lr}
 800f4a2:	b085      	sub	sp, #20
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	6078      	str	r0, [r7, #4]
    uint32_t now = NoteTimeST();
 800f4a8:	f7f6 fb2c 	bl	8005b04 <NoteTimeST>
 800f4ac:	60f8      	str	r0, [r7, #12]

    // The time when this sensor was first activated after having a valid time
    if (state[i].activationBaseTime == 0 && NoteTimeValidST()) {
 800f4ae:	4b29      	ldr	r3, [pc, #164]	; (800f554 <nextActivationDueSecs+0xb4>)
 800f4b0:	681a      	ldr	r2, [r3, #0]
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	015b      	lsls	r3, r3, #5
 800f4b6:	4413      	add	r3, r2
 800f4b8:	68db      	ldr	r3, [r3, #12]
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d10b      	bne.n	800f4d6 <nextActivationDueSecs+0x36>
 800f4be:	f7f6 fa97 	bl	80059f0 <NoteTimeValidST>
 800f4c2:	4603      	mov	r3, r0
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	d006      	beq.n	800f4d6 <nextActivationDueSecs+0x36>
        state[i].activationBaseTime = now;
 800f4c8:	4b22      	ldr	r3, [pc, #136]	; (800f554 <nextActivationDueSecs+0xb4>)
 800f4ca:	681a      	ldr	r2, [r3, #0]
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	015b      	lsls	r3, r3, #5
 800f4d0:	4413      	add	r3, r2
 800f4d2:	68fa      	ldr	r2, [r7, #12]
 800f4d4:	60da      	str	r2, [r3, #12]
    }

    // If we need to get back on track for one of several conditions, schedule it now
    if (state[i].lastActivatedTime == 0
 800f4d6:	4b1f      	ldr	r3, [pc, #124]	; (800f554 <nextActivationDueSecs+0xb4>)
 800f4d8:	681a      	ldr	r2, [r3, #0]
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	015b      	lsls	r3, r3, #5
 800f4de:	4413      	add	r3, r2
 800f4e0:	691b      	ldr	r3, [r3, #16]
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d016      	beq.n	800f514 <nextActivationDueSecs+0x74>
            || state[i].lastActivatedTime < state[i].activationBaseTime
 800f4e6:	4b1b      	ldr	r3, [pc, #108]	; (800f554 <nextActivationDueSecs+0xb4>)
 800f4e8:	681a      	ldr	r2, [r3, #0]
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	015b      	lsls	r3, r3, #5
 800f4ee:	4413      	add	r3, r2
 800f4f0:	691a      	ldr	r2, [r3, #16]
 800f4f2:	4b18      	ldr	r3, [pc, #96]	; (800f554 <nextActivationDueSecs+0xb4>)
 800f4f4:	6819      	ldr	r1, [r3, #0]
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	015b      	lsls	r3, r3, #5
 800f4fa:	440b      	add	r3, r1
 800f4fc:	68db      	ldr	r3, [r3, #12]
 800f4fe:	429a      	cmp	r2, r3
 800f500:	d308      	bcc.n	800f514 <nextActivationDueSecs+0x74>
            || state[i].lastActivatedTime > now) {
 800f502:	4b14      	ldr	r3, [pc, #80]	; (800f554 <nextActivationDueSecs+0xb4>)
 800f504:	681a      	ldr	r2, [r3, #0]
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	015b      	lsls	r3, r3, #5
 800f50a:	4413      	add	r3, r2
 800f50c:	691b      	ldr	r3, [r3, #16]
 800f50e:	68fa      	ldr	r2, [r7, #12]
 800f510:	429a      	cmp	r2, r3
 800f512:	d201      	bcs.n	800f518 <nextActivationDueSecs+0x78>
        return 0;
 800f514:	2300      	movs	r3, #0
 800f516:	e019      	b.n	800f54c <nextActivationDueSecs+0xac>
    }

    // Compute the next period
    return secsUntilDue(state[i].activationBaseTime, now, state[i].lastActivatedTime, sensor[i].activationPeriodSecs);
 800f518:	4b0e      	ldr	r3, [pc, #56]	; (800f554 <nextActivationDueSecs+0xb4>)
 800f51a:	681a      	ldr	r2, [r3, #0]
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	015b      	lsls	r3, r3, #5
 800f520:	4413      	add	r3, r2
 800f522:	68d8      	ldr	r0, [r3, #12]
 800f524:	4b0b      	ldr	r3, [pc, #44]	; (800f554 <nextActivationDueSecs+0xb4>)
 800f526:	681a      	ldr	r2, [r3, #0]
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	015b      	lsls	r3, r3, #5
 800f52c:	4413      	add	r3, r2
 800f52e:	691c      	ldr	r4, [r3, #16]
 800f530:	4b09      	ldr	r3, [pc, #36]	; (800f558 <nextActivationDueSecs+0xb8>)
 800f532:	6819      	ldr	r1, [r3, #0]
 800f534:	687a      	ldr	r2, [r7, #4]
 800f536:	4613      	mov	r3, r2
 800f538:	00db      	lsls	r3, r3, #3
 800f53a:	1a9b      	subs	r3, r3, r2
 800f53c:	009b      	lsls	r3, r3, #2
 800f53e:	440b      	add	r3, r1
 800f540:	685b      	ldr	r3, [r3, #4]
 800f542:	4622      	mov	r2, r4
 800f544:	68f9      	ldr	r1, [r7, #12]
 800f546:	f7ff ff6f 	bl	800f428 <secsUntilDue>
 800f54a:	4603      	mov	r3, r0

}
 800f54c:	4618      	mov	r0, r3
 800f54e:	3714      	adds	r7, #20
 800f550:	46bd      	mov	sp, r7
 800f552:	bd90      	pop	{r4, r7, pc}
 800f554:	20000d54 	.word	0x20000d54
 800f558:	20000d58 	.word	0x20000d58

0800f55c <schedPoll>:

// Primary scheduler poller, returns the time of next scheduling (or 0 to be called back immediately)
uint32_t schedPoll()
{
 800f55c:	b590      	push	{r4, r7, lr}
 800f55e:	b08d      	sub	sp, #52	; 0x34
 800f560:	af04      	add	r7, sp, #16
    static int lastActiveSensor = -1;
    uint32_t now = NoteTimeST();
 800f562:	f7f6 facf 	bl	8005b04 <NoteTimeST>
 800f566:	60b8      	str	r0, [r7, #8]

    // Don't poll if we're pairing or if we can't do any work because
    // we don't yet know the gateway's address
    if (ledIsPairInProgress()) {
 800f568:	f7fe fac8 	bl	800dafc <ledIsPairInProgress>
 800f56c:	4603      	mov	r3, r0
 800f56e:	2b00      	cmp	r3, #0
 800f570:	d007      	beq.n	800f582 <schedPoll+0x26>
        return NoteTimeST() + (60*60*24);
 800f572:	f7f6 fac7 	bl	8005b04 <NoteTimeST>
 800f576:	4603      	mov	r3, r0
 800f578:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800f57c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800f580:	e180      	b.n	800f884 <schedPoll+0x328>
    }

    // Poll the active sensor
    for (int i=0; i<sensors; i++) {
 800f582:	2300      	movs	r3, #0
 800f584:	61fb      	str	r3, [r7, #28]
 800f586:	e08a      	b.n	800f69e <schedPoll+0x142>
        if (!state[i].disabled && state[i].active && sensor[i].pollFn != NULL) {
 800f588:	4ba0      	ldr	r3, [pc, #640]	; (800f80c <schedPoll+0x2b0>)
 800f58a:	681a      	ldr	r2, [r3, #0]
 800f58c:	69fb      	ldr	r3, [r7, #28]
 800f58e:	015b      	lsls	r3, r3, #5
 800f590:	4413      	add	r3, r2
 800f592:	781b      	ldrb	r3, [r3, #0]
 800f594:	f083 0301 	eor.w	r3, r3, #1
 800f598:	b2db      	uxtb	r3, r3
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d07c      	beq.n	800f698 <schedPoll+0x13c>
 800f59e:	4b9b      	ldr	r3, [pc, #620]	; (800f80c <schedPoll+0x2b0>)
 800f5a0:	681a      	ldr	r2, [r3, #0]
 800f5a2:	69fb      	ldr	r3, [r7, #28]
 800f5a4:	015b      	lsls	r3, r3, #5
 800f5a6:	4413      	add	r3, r2
 800f5a8:	785b      	ldrb	r3, [r3, #1]
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d074      	beq.n	800f698 <schedPoll+0x13c>
 800f5ae:	4b98      	ldr	r3, [pc, #608]	; (800f810 <schedPoll+0x2b4>)
 800f5b0:	6819      	ldr	r1, [r3, #0]
 800f5b2:	69fa      	ldr	r2, [r7, #28]
 800f5b4:	4613      	mov	r3, r2
 800f5b6:	00db      	lsls	r3, r3, #3
 800f5b8:	1a9b      	subs	r3, r3, r2
 800f5ba:	009b      	lsls	r3, r3, #2
 800f5bc:	440b      	add	r3, r1
 800f5be:	695b      	ldr	r3, [r3, #20]
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d069      	beq.n	800f698 <schedPoll+0x13c>
            sensor[i].pollFn(i, state[i].currentState);
 800f5c4:	4b92      	ldr	r3, [pc, #584]	; (800f810 <schedPoll+0x2b4>)
 800f5c6:	6819      	ldr	r1, [r3, #0]
 800f5c8:	69fa      	ldr	r2, [r7, #28]
 800f5ca:	4613      	mov	r3, r2
 800f5cc:	00db      	lsls	r3, r3, #3
 800f5ce:	1a9b      	subs	r3, r3, r2
 800f5d0:	009b      	lsls	r3, r3, #2
 800f5d2:	440b      	add	r3, r1
 800f5d4:	695b      	ldr	r3, [r3, #20]
 800f5d6:	4a8d      	ldr	r2, [pc, #564]	; (800f80c <schedPoll+0x2b0>)
 800f5d8:	6811      	ldr	r1, [r2, #0]
 800f5da:	69fa      	ldr	r2, [r7, #28]
 800f5dc:	0152      	lsls	r2, r2, #5
 800f5de:	440a      	add	r2, r1
 800f5e0:	6952      	ldr	r2, [r2, #20]
 800f5e2:	4611      	mov	r1, r2
 800f5e4:	69f8      	ldr	r0, [r7, #28]
 800f5e6:	4798      	blx	r3
            if (state[i].currentState == STATE_ONCE) {
 800f5e8:	4b88      	ldr	r3, [pc, #544]	; (800f80c <schedPoll+0x2b0>)
 800f5ea:	681a      	ldr	r2, [r3, #0]
 800f5ec:	69fb      	ldr	r3, [r7, #28]
 800f5ee:	015b      	lsls	r3, r3, #5
 800f5f0:	4413      	add	r3, r2
 800f5f2:	695b      	ldr	r3, [r3, #20]
 800f5f4:	f113 0f02 	cmn.w	r3, #2
 800f5f8:	d119      	bne.n	800f62e <schedPoll+0xd2>
                state[i].currentState = STATE_ACTIVATED;
 800f5fa:	4b84      	ldr	r3, [pc, #528]	; (800f80c <schedPoll+0x2b0>)
 800f5fc:	681a      	ldr	r2, [r3, #0]
 800f5fe:	69fb      	ldr	r3, [r7, #28]
 800f600:	015b      	lsls	r3, r3, #5
 800f602:	4413      	add	r3, r2
 800f604:	f06f 0202 	mvn.w	r2, #2
 800f608:	615a      	str	r2, [r3, #20]
                sensor[i].pollFn(i, state[i].currentState);
 800f60a:	4b81      	ldr	r3, [pc, #516]	; (800f810 <schedPoll+0x2b4>)
 800f60c:	6819      	ldr	r1, [r3, #0]
 800f60e:	69fa      	ldr	r2, [r7, #28]
 800f610:	4613      	mov	r3, r2
 800f612:	00db      	lsls	r3, r3, #3
 800f614:	1a9b      	subs	r3, r3, r2
 800f616:	009b      	lsls	r3, r3, #2
 800f618:	440b      	add	r3, r1
 800f61a:	695b      	ldr	r3, [r3, #20]
 800f61c:	4a7b      	ldr	r2, [pc, #492]	; (800f80c <schedPoll+0x2b0>)
 800f61e:	6811      	ldr	r1, [r2, #0]
 800f620:	69fa      	ldr	r2, [r7, #28]
 800f622:	0152      	lsls	r2, r2, #5
 800f624:	440a      	add	r2, r1
 800f626:	6952      	ldr	r2, [r2, #20]
 800f628:	4611      	mov	r1, r2
 800f62a:	69f8      	ldr	r0, [r7, #28]
 800f62c:	4798      	blx	r3
            }
            if (state[i].currentState == STATE_DEACTIVATED) {
 800f62e:	4b77      	ldr	r3, [pc, #476]	; (800f80c <schedPoll+0x2b0>)
 800f630:	681a      	ldr	r2, [r3, #0]
 800f632:	69fb      	ldr	r3, [r7, #28]
 800f634:	015b      	lsls	r3, r3, #5
 800f636:	4413      	add	r3, r2
 800f638:	695b      	ldr	r3, [r3, #20]
 800f63a:	f113 0f04 	cmn.w	r3, #4
 800f63e:	d11f      	bne.n	800f680 <schedPoll+0x124>

                // Deactivate and also set state to a plain "activate" for next iteration.  This
                // state can be overridden by an ISR that wakes it for some other reason.
                state[i].active = false;
 800f640:	4b72      	ldr	r3, [pc, #456]	; (800f80c <schedPoll+0x2b0>)
 800f642:	681a      	ldr	r2, [r3, #0]
 800f644:	69fb      	ldr	r3, [r7, #28]
 800f646:	015b      	lsls	r3, r3, #5
 800f648:	4413      	add	r3, r2
 800f64a:	2200      	movs	r2, #0
 800f64c:	705a      	strb	r2, [r3, #1]
                state[i].currentState = STATE_ACTIVATED;
 800f64e:	4b6f      	ldr	r3, [pc, #444]	; (800f80c <schedPoll+0x2b0>)
 800f650:	681a      	ldr	r2, [r3, #0]
 800f652:	69fb      	ldr	r3, [r7, #28]
 800f654:	015b      	lsls	r3, r3, #5
 800f656:	4413      	add	r3, r2
 800f658:	f06f 0202 	mvn.w	r2, #2
 800f65c:	615a      	str	r2, [r3, #20]
                APP_PRINTF("%s deactivated\r\n", sensor[i].name);
 800f65e:	4b6c      	ldr	r3, [pc, #432]	; (800f810 <schedPoll+0x2b4>)
 800f660:	6819      	ldr	r1, [r3, #0]
 800f662:	69fa      	ldr	r2, [r7, #28]
 800f664:	4613      	mov	r3, r2
 800f666:	00db      	lsls	r3, r3, #3
 800f668:	1a9b      	subs	r3, r3, r2
 800f66a:	009b      	lsls	r3, r3, #2
 800f66c:	440b      	add	r3, r1
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	9300      	str	r3, [sp, #0]
 800f672:	4b68      	ldr	r3, [pc, #416]	; (800f814 <schedPoll+0x2b8>)
 800f674:	2200      	movs	r2, #0
 800f676:	2100      	movs	r1, #0
 800f678:	2001      	movs	r0, #1
 800f67a:	f011 fb29 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                break;
 800f67e:	e014      	b.n	800f6aa <schedPoll+0x14e>

            }
            return (now + sensor[i].pollIntervalSecs);
 800f680:	4b63      	ldr	r3, [pc, #396]	; (800f810 <schedPoll+0x2b4>)
 800f682:	6819      	ldr	r1, [r3, #0]
 800f684:	69fa      	ldr	r2, [r7, #28]
 800f686:	4613      	mov	r3, r2
 800f688:	00db      	lsls	r3, r3, #3
 800f68a:	1a9b      	subs	r3, r3, r2
 800f68c:	009b      	lsls	r3, r3, #2
 800f68e:	440b      	add	r3, r1
 800f690:	689a      	ldr	r2, [r3, #8]
 800f692:	68bb      	ldr	r3, [r7, #8]
 800f694:	4413      	add	r3, r2
 800f696:	e0f5      	b.n	800f884 <schedPoll+0x328>
    for (int i=0; i<sensors; i++) {
 800f698:	69fb      	ldr	r3, [r7, #28]
 800f69a:	3301      	adds	r3, #1
 800f69c:	61fb      	str	r3, [r7, #28]
 800f69e:	4b5e      	ldr	r3, [pc, #376]	; (800f818 <schedPoll+0x2bc>)
 800f6a0:	681b      	ldr	r3, [r3, #0]
 800f6a2:	69fa      	ldr	r2, [r7, #28]
 800f6a4:	429a      	cmp	r2, r3
 800f6a6:	f6ff af6f 	blt.w	800f588 <schedPoll+0x2c>

        // Nothing is active, so we will loop to find the next active sensor.  However,
        // to be fair, we process them in a round-robin manner by starting with the
        // sensor immediately after the last-activated sensor, and by remembering
        // the first one in the case where multiple are due at the same time.
        uint32_t earliestDueSecs = 0;
 800f6aa:	2300      	movs	r3, #0
 800f6ac:	61bb      	str	r3, [r7, #24]
        int earliestDueSensor = -1;
 800f6ae:	f04f 33ff 	mov.w	r3, #4294967295
 800f6b2:	617b      	str	r3, [r7, #20]
        int nextSensor = lastActiveSensor;
 800f6b4:	4b59      	ldr	r3, [pc, #356]	; (800f81c <schedPoll+0x2c0>)
 800f6b6:	681b      	ldr	r3, [r3, #0]
 800f6b8:	613b      	str	r3, [r7, #16]
        for (int s=0; s<sensors; s++) {
 800f6ba:	2300      	movs	r3, #0
 800f6bc:	60fb      	str	r3, [r7, #12]
 800f6be:	e029      	b.n	800f714 <schedPoll+0x1b8>
            int i = (++nextSensor) % sensors;
 800f6c0:	693b      	ldr	r3, [r7, #16]
 800f6c2:	3301      	adds	r3, #1
 800f6c4:	613b      	str	r3, [r7, #16]
 800f6c6:	4b54      	ldr	r3, [pc, #336]	; (800f818 <schedPoll+0x2bc>)
 800f6c8:	681a      	ldr	r2, [r3, #0]
 800f6ca:	693b      	ldr	r3, [r7, #16]
 800f6cc:	fb93 f1f2 	sdiv	r1, r3, r2
 800f6d0:	fb02 f201 	mul.w	r2, r2, r1
 800f6d4:	1a9b      	subs	r3, r3, r2
 800f6d6:	607b      	str	r3, [r7, #4]
            if (!state[i].disabled) {
 800f6d8:	4b4c      	ldr	r3, [pc, #304]	; (800f80c <schedPoll+0x2b0>)
 800f6da:	681a      	ldr	r2, [r3, #0]
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	015b      	lsls	r3, r3, #5
 800f6e0:	4413      	add	r3, r2
 800f6e2:	781b      	ldrb	r3, [r3, #0]
 800f6e4:	f083 0301 	eor.w	r3, r3, #1
 800f6e8:	b2db      	uxtb	r3, r3
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d00f      	beq.n	800f70e <schedPoll+0x1b2>
                uint32_t thisDueSecs = nextActivationDueSecs(i);
 800f6ee:	6878      	ldr	r0, [r7, #4]
 800f6f0:	f7ff fed6 	bl	800f4a0 <nextActivationDueSecs>
 800f6f4:	6038      	str	r0, [r7, #0]
                if (earliestDueSensor == -1 || thisDueSecs < earliestDueSecs) {
 800f6f6:	697b      	ldr	r3, [r7, #20]
 800f6f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6fc:	d003      	beq.n	800f706 <schedPoll+0x1aa>
 800f6fe:	683a      	ldr	r2, [r7, #0]
 800f700:	69bb      	ldr	r3, [r7, #24]
 800f702:	429a      	cmp	r2, r3
 800f704:	d203      	bcs.n	800f70e <schedPoll+0x1b2>
                    earliestDueSecs = thisDueSecs;
 800f706:	683b      	ldr	r3, [r7, #0]
 800f708:	61bb      	str	r3, [r7, #24]
                    earliestDueSensor = i;
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	617b      	str	r3, [r7, #20]
        for (int s=0; s<sensors; s++) {
 800f70e:	68fb      	ldr	r3, [r7, #12]
 800f710:	3301      	adds	r3, #1
 800f712:	60fb      	str	r3, [r7, #12]
 800f714:	4b40      	ldr	r3, [pc, #256]	; (800f818 <schedPoll+0x2bc>)
 800f716:	681b      	ldr	r3, [r3, #0]
 800f718:	68fa      	ldr	r2, [r7, #12]
 800f71a:	429a      	cmp	r2, r3
 800f71c:	dbd0      	blt.n	800f6c0 <schedPoll+0x164>
            }
        }

        // Something should be schedulable, even if it's a long time out.  This
        // is just defensive coding to ensure that we have some kind of wakeup.
        if (earliestDueSensor == -1) {
 800f71e:	697b      	ldr	r3, [r7, #20]
 800f720:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f724:	d109      	bne.n	800f73a <schedPoll+0x1de>
            APP_PRINTF("*** no sensors enabled ***\r\n");
 800f726:	4b3e      	ldr	r3, [pc, #248]	; (800f820 <schedPoll+0x2c4>)
 800f728:	2200      	movs	r2, #0
 800f72a:	2100      	movs	r1, #0
 800f72c:	2001      	movs	r0, #1
 800f72e:	f011 facf 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            return now + 60*60;
 800f732:	68bb      	ldr	r3, [r7, #8]
 800f734:	f503 6361 	add.w	r3, r3, #3600	; 0xe10
 800f738:	e0a4      	b.n	800f884 <schedPoll+0x328>
        }

        // If something is due but not ready to activate, return the time when it's due.  We
        // add 1 to increase the chance that it will actually be ready when the timer expires.
        if (earliestDueSecs > 0) {
 800f73a:	69bb      	ldr	r3, [r7, #24]
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d016      	beq.n	800f76e <schedPoll+0x212>
            APP_PRINTF("%s next up in %ds\r\n", sensor[earliestDueSensor].name, earliestDueSecs);
 800f740:	4b33      	ldr	r3, [pc, #204]	; (800f810 <schedPoll+0x2b4>)
 800f742:	6819      	ldr	r1, [r3, #0]
 800f744:	697a      	ldr	r2, [r7, #20]
 800f746:	4613      	mov	r3, r2
 800f748:	00db      	lsls	r3, r3, #3
 800f74a:	1a9b      	subs	r3, r3, r2
 800f74c:	009b      	lsls	r3, r3, #2
 800f74e:	440b      	add	r3, r1
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	69ba      	ldr	r2, [r7, #24]
 800f754:	9201      	str	r2, [sp, #4]
 800f756:	9300      	str	r3, [sp, #0]
 800f758:	4b32      	ldr	r3, [pc, #200]	; (800f824 <schedPoll+0x2c8>)
 800f75a:	2200      	movs	r2, #0
 800f75c:	2100      	movs	r1, #0
 800f75e:	2001      	movs	r0, #1
 800f760:	f011 fab6 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
            return now + earliestDueSecs + 1;
 800f764:	68ba      	ldr	r2, [r7, #8]
 800f766:	69bb      	ldr	r3, [r7, #24]
 800f768:	4413      	add	r3, r2
 800f76a:	3301      	adds	r3, #1
 800f76c:	e08a      	b.n	800f884 <schedPoll+0x328>
        }

        // Mark this as the last sensor activated, even if the sensor
        // refuses activation below.  This ensures round-robin behavior.
        lastActiveSensor = earliestDueSensor;
 800f76e:	4a2b      	ldr	r2, [pc, #172]	; (800f81c <schedPoll+0x2c0>)
 800f770:	697b      	ldr	r3, [r7, #20]
 800f772:	6013      	str	r3, [r2, #0]
        state[lastActiveSensor].lastActivatedTime = now;
 800f774:	4b25      	ldr	r3, [pc, #148]	; (800f80c <schedPoll+0x2b0>)
 800f776:	681a      	ldr	r2, [r3, #0]
 800f778:	4b28      	ldr	r3, [pc, #160]	; (800f81c <schedPoll+0x2c0>)
 800f77a:	681b      	ldr	r3, [r3, #0]
 800f77c:	015b      	lsls	r3, r3, #5
 800f77e:	4413      	add	r3, r2
 800f780:	68ba      	ldr	r2, [r7, #8]
 800f782:	611a      	str	r2, [r3, #16]
        state[lastActiveSensor].active = true;
 800f784:	4b21      	ldr	r3, [pc, #132]	; (800f80c <schedPoll+0x2b0>)
 800f786:	681a      	ldr	r2, [r3, #0]
 800f788:	4b24      	ldr	r3, [pc, #144]	; (800f81c <schedPoll+0x2c0>)
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	015b      	lsls	r3, r3, #5
 800f78e:	4413      	add	r3, r2
 800f790:	2201      	movs	r2, #1
 800f792:	705a      	strb	r2, [r3, #1]

        // A sensor is due now.  Activate it and come back quickly.
        if (sensor[lastActiveSensor].activateFn == NULL) {
 800f794:	4b1e      	ldr	r3, [pc, #120]	; (800f810 <schedPoll+0x2b4>)
 800f796:	681a      	ldr	r2, [r3, #0]
 800f798:	4b20      	ldr	r3, [pc, #128]	; (800f81c <schedPoll+0x2c0>)
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	4619      	mov	r1, r3
 800f79e:	460b      	mov	r3, r1
 800f7a0:	00db      	lsls	r3, r3, #3
 800f7a2:	1a5b      	subs	r3, r3, r1
 800f7a4:	009b      	lsls	r3, r3, #2
 800f7a6:	4413      	add	r3, r2
 800f7a8:	68db      	ldr	r3, [r3, #12]
 800f7aa:	2b00      	cmp	r3, #0
 800f7ac:	d02c      	beq.n	800f808 <schedPoll+0x2ac>
            break;
        }
        if (sensor[lastActiveSensor].activateFn(lastActiveSensor)) {
 800f7ae:	4b18      	ldr	r3, [pc, #96]	; (800f810 <schedPoll+0x2b4>)
 800f7b0:	681a      	ldr	r2, [r3, #0]
 800f7b2:	4b1a      	ldr	r3, [pc, #104]	; (800f81c <schedPoll+0x2c0>)
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	4619      	mov	r1, r3
 800f7b8:	460b      	mov	r3, r1
 800f7ba:	00db      	lsls	r3, r3, #3
 800f7bc:	1a5b      	subs	r3, r3, r1
 800f7be:	009b      	lsls	r3, r3, #2
 800f7c0:	4413      	add	r3, r2
 800f7c2:	68db      	ldr	r3, [r3, #12]
 800f7c4:	4a15      	ldr	r2, [pc, #84]	; (800f81c <schedPoll+0x2c0>)
 800f7c6:	6812      	ldr	r2, [r2, #0]
 800f7c8:	4610      	mov	r0, r2
 800f7ca:	4798      	blx	r3
 800f7cc:	4603      	mov	r3, r0
 800f7ce:	2b00      	cmp	r3, #0
 800f7d0:	d12c      	bne.n	800f82c <schedPoll+0x2d0>
            break;
        }

        // The activation failed, so just move on to the next one
        state[lastActiveSensor].active = false;
 800f7d2:	4b0e      	ldr	r3, [pc, #56]	; (800f80c <schedPoll+0x2b0>)
 800f7d4:	681a      	ldr	r2, [r3, #0]
 800f7d6:	4b11      	ldr	r3, [pc, #68]	; (800f81c <schedPoll+0x2c0>)
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	015b      	lsls	r3, r3, #5
 800f7dc:	4413      	add	r3, r2
 800f7de:	2200      	movs	r2, #0
 800f7e0:	705a      	strb	r2, [r3, #1]
        APP_PRINTF("%s declined activation\r\n", sensor[lastActiveSensor].name);
 800f7e2:	4b0b      	ldr	r3, [pc, #44]	; (800f810 <schedPoll+0x2b4>)
 800f7e4:	681a      	ldr	r2, [r3, #0]
 800f7e6:	4b0d      	ldr	r3, [pc, #52]	; (800f81c <schedPoll+0x2c0>)
 800f7e8:	681b      	ldr	r3, [r3, #0]
 800f7ea:	4619      	mov	r1, r3
 800f7ec:	460b      	mov	r3, r1
 800f7ee:	00db      	lsls	r3, r3, #3
 800f7f0:	1a5b      	subs	r3, r3, r1
 800f7f2:	009b      	lsls	r3, r3, #2
 800f7f4:	4413      	add	r3, r2
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	9300      	str	r3, [sp, #0]
 800f7fa:	4b0b      	ldr	r3, [pc, #44]	; (800f828 <schedPoll+0x2cc>)
 800f7fc:	2200      	movs	r2, #0
 800f7fe:	2100      	movs	r1, #0
 800f800:	2001      	movs	r0, #1
 800f802:	f011 fa65 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    while (true) {
 800f806:	e750      	b.n	800f6aa <schedPoll+0x14e>
            break;
 800f808:	bf00      	nop
 800f80a:	e010      	b.n	800f82e <schedPoll+0x2d2>
 800f80c:	20000d54 	.word	0x20000d54
 800f810:	20000d58 	.word	0x20000d58
 800f814:	08024728 	.word	0x08024728
 800f818:	20000d5c 	.word	0x20000d5c
 800f81c:	20000044 	.word	0x20000044
 800f820:	0802473c 	.word	0x0802473c
 800f824:	0802475c 	.word	0x0802475c
 800f828:	08024770 	.word	0x08024770
            break;
 800f82c:	bf00      	nop

    }

    // Mark the sensor as active
    APP_PRINTF("%s activated with %ds activation period and %ds poll interval\r\n",
 800f82e:	4b17      	ldr	r3, [pc, #92]	; (800f88c <schedPoll+0x330>)
 800f830:	681a      	ldr	r2, [r3, #0]
 800f832:	4b17      	ldr	r3, [pc, #92]	; (800f890 <schedPoll+0x334>)
 800f834:	681b      	ldr	r3, [r3, #0]
 800f836:	4619      	mov	r1, r3
 800f838:	460b      	mov	r3, r1
 800f83a:	00db      	lsls	r3, r3, #3
 800f83c:	1a5b      	subs	r3, r3, r1
 800f83e:	009b      	lsls	r3, r3, #2
 800f840:	4413      	add	r3, r2
 800f842:	681a      	ldr	r2, [r3, #0]
 800f844:	4b11      	ldr	r3, [pc, #68]	; (800f88c <schedPoll+0x330>)
 800f846:	6819      	ldr	r1, [r3, #0]
 800f848:	4b11      	ldr	r3, [pc, #68]	; (800f890 <schedPoll+0x334>)
 800f84a:	681b      	ldr	r3, [r3, #0]
 800f84c:	4618      	mov	r0, r3
 800f84e:	4603      	mov	r3, r0
 800f850:	00db      	lsls	r3, r3, #3
 800f852:	1a1b      	subs	r3, r3, r0
 800f854:	009b      	lsls	r3, r3, #2
 800f856:	440b      	add	r3, r1
 800f858:	6859      	ldr	r1, [r3, #4]
 800f85a:	4b0c      	ldr	r3, [pc, #48]	; (800f88c <schedPoll+0x330>)
 800f85c:	6818      	ldr	r0, [r3, #0]
 800f85e:	4b0c      	ldr	r3, [pc, #48]	; (800f890 <schedPoll+0x334>)
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	461c      	mov	r4, r3
 800f864:	4623      	mov	r3, r4
 800f866:	00db      	lsls	r3, r3, #3
 800f868:	1b1b      	subs	r3, r3, r4
 800f86a:	009b      	lsls	r3, r3, #2
 800f86c:	4403      	add	r3, r0
 800f86e:	689b      	ldr	r3, [r3, #8]
 800f870:	9302      	str	r3, [sp, #8]
 800f872:	9101      	str	r1, [sp, #4]
 800f874:	9200      	str	r2, [sp, #0]
 800f876:	4b07      	ldr	r3, [pc, #28]	; (800f894 <schedPoll+0x338>)
 800f878:	2200      	movs	r2, #0
 800f87a:	2100      	movs	r1, #0
 800f87c:	2001      	movs	r0, #1
 800f87e:	f011 fa27 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
               sensor[lastActiveSensor].name, sensor[lastActiveSensor].activationPeriodSecs, sensor[lastActiveSensor].pollIntervalSecs);
    return now;
 800f882:	68bb      	ldr	r3, [r7, #8]

}
 800f884:	4618      	mov	r0, r3
 800f886:	3724      	adds	r7, #36	; 0x24
 800f888:	46bd      	mov	sp, r7
 800f88a:	bd90      	pop	{r4, r7, pc}
 800f88c:	20000d58 	.word	0x20000d58
 800f890:	20000044 	.word	0x20000044
 800f894:	0802478c 	.word	0x0802478c

0800f898 <sensorTimerEvent>:
// Forwards
void sensorTimerEvent(void *context);

// Process the timed event
void sensorTimerEvent(void *context)
{
 800f898:	b580      	push	{r7, lr}
 800f89a:	b082      	sub	sp, #8
 800f89c:	af00      	add	r7, sp, #0
 800f89e:	6078      	str	r0, [r7, #4]
    appTimerWakeup();
 800f8a0:	f7f8 f8fe 	bl	8007aa0 <appTimerWakeup>
}
 800f8a4:	bf00      	nop
 800f8a6:	3708      	adds	r7, #8
 800f8a8:	46bd      	mov	sp, r7
 800f8aa:	bd80      	pop	{r7, pc}

0800f8ac <sensorTimerWakeFromISR>:

// Set an immediate timer to wake up now
void sensorTimerWakeFromISR()
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	b082      	sub	sp, #8
 800f8b0:	af02      	add	r7, sp, #8
    sensorTimerCancel();
 800f8b2:	f000 f897 	bl	800f9e4 <sensorTimerCancel>
    sensorWorkDueTime = 0;
 800f8b6:	4b0b      	ldr	r3, [pc, #44]	; (800f8e4 <sensorTimerWakeFromISR+0x38>)
 800f8b8:	2200      	movs	r2, #0
 800f8ba:	601a      	str	r2, [r3, #0]
    UTIL_TIMER_Create(&sensorSleepTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, sensorTimerEvent, NULL);
 800f8bc:	2300      	movs	r3, #0
 800f8be:	9300      	str	r3, [sp, #0]
 800f8c0:	4b09      	ldr	r3, [pc, #36]	; (800f8e8 <sensorTimerWakeFromISR+0x3c>)
 800f8c2:	2200      	movs	r2, #0
 800f8c4:	f04f 31ff 	mov.w	r1, #4294967295
 800f8c8:	4808      	ldr	r0, [pc, #32]	; (800f8ec <sensorTimerWakeFromISR+0x40>)
 800f8ca:	f011 fe91 	bl	80215f0 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&sensorSleepTimer, 1);
 800f8ce:	2101      	movs	r1, #1
 800f8d0:	4806      	ldr	r0, [pc, #24]	; (800f8ec <sensorTimerWakeFromISR+0x40>)
 800f8d2:	f011 ffa1 	bl	8021818 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&sensorSleepTimer);
 800f8d6:	4805      	ldr	r0, [pc, #20]	; (800f8ec <sensorTimerWakeFromISR+0x40>)
 800f8d8:	f011 fec0 	bl	802165c <UTIL_TIMER_Start>
}
 800f8dc:	bf00      	nop
 800f8de:	46bd      	mov	sp, r7
 800f8e0:	bd80      	pop	{r7, pc}
 800f8e2:	bf00      	nop
 800f8e4:	20000d8c 	.word	0x20000d8c
 800f8e8:	0800f899 	.word	0x0800f899
 800f8ec:	20000d74 	.word	0x20000d74

0800f8f0 <sensorTimerStart>:

// Place the CPU into a sleep mode until the next event occurs
void sensorTimerStart()
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b086      	sub	sp, #24
 800f8f4:	af02      	add	r7, sp, #8

    // Cancel any pending timer
    sensorTimerCancel();
 800f8f6:	f000 f875 	bl	800f9e4 <sensorTimerCancel>

    // Wait a moment to allow any pending I/O to be completed (such as debugger output)
    HAL_Delay(500);
 800f8fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800f8fe:	f003 f93c 	bl	8012b7a <HAL_Delay>

    // Compute the sleep time based on when our work polling is due
    uint32_t thisSleepSecs = sensorSleepMaxSecs;
 800f902:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800f906:	60fb      	str	r3, [r7, #12]

    // Minimize it based on whether or not we are beaconing for pairing
    if (ledIsPairInProgress()) {
 800f908:	f7fe f8f8 	bl	800dafc <ledIsPairInProgress>
 800f90c:	4603      	mov	r3, r0
 800f90e:	2b00      	cmp	r3, #0
 800f910:	d004      	beq.n	800f91c <sensorTimerStart+0x2c>
        if (thisSleepSecs > PAIRING_BEACON_SECS) {
 800f912:	68fb      	ldr	r3, [r7, #12]
 800f914:	2b3c      	cmp	r3, #60	; 0x3c
 800f916:	d901      	bls.n	800f91c <sensorTimerStart+0x2c>
            thisSleepSecs = PAIRING_BEACON_SECS;
 800f918:	233c      	movs	r3, #60	; 0x3c
 800f91a:	60fb      	str	r3, [r7, #12]
        }
    }

    // Minimize the sleep based on how often we should do sensor data-related work
    uint32_t now = NoteTimeST();
 800f91c:	f7f6 f8f2 	bl	8005b04 <NoteTimeST>
 800f920:	6078      	str	r0, [r7, #4]
    uint32_t sensorWakeupSecs = 1;
 800f922:	2301      	movs	r3, #1
 800f924:	60bb      	str	r3, [r7, #8]
    if (sensorWorkDueTime >= now) {
 800f926:	4b29      	ldr	r3, [pc, #164]	; (800f9cc <sensorTimerStart+0xdc>)
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	687a      	ldr	r2, [r7, #4]
 800f92c:	429a      	cmp	r2, r3
 800f92e:	d804      	bhi.n	800f93a <sensorTimerStart+0x4a>
        sensorWakeupSecs = sensorWorkDueTime - now;
 800f930:	4b26      	ldr	r3, [pc, #152]	; (800f9cc <sensorTimerStart+0xdc>)
 800f932:	681a      	ldr	r2, [r3, #0]
 800f934:	687b      	ldr	r3, [r7, #4]
 800f936:	1ad3      	subs	r3, r2, r3
 800f938:	60bb      	str	r3, [r7, #8]
    }
    if (sensorWakeupSecs < thisSleepSecs) {
 800f93a:	68ba      	ldr	r2, [r7, #8]
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	429a      	cmp	r2, r3
 800f940:	d201      	bcs.n	800f946 <sensorTimerStart+0x56>
        thisSleepSecs = sensorWakeupSecs;
 800f942:	68bb      	ldr	r3, [r7, #8]
 800f944:	60fb      	str	r3, [r7, #12]
    }

    // Schedule the timer
    if (thisSleepSecs > 1) {
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	2b01      	cmp	r3, #1
 800f94a:	d918      	bls.n	800f97e <sensorTimerStart+0x8e>
        uint32_t transmitWindowDueSecs = appNextTransmitWindowDueSecs();
 800f94c:	f7f8 fbd6 	bl	80080fc <appNextTransmitWindowDueSecs>
 800f950:	6038      	str	r0, [r7, #0]
        if (transmitWindowDueSecs == 0) {
 800f952:	683b      	ldr	r3, [r7, #0]
 800f954:	2b00      	cmp	r3, #0
 800f956:	d108      	bne.n	800f96a <sensorTimerStart+0x7a>
            APP_PRINTF("sched: sleeping %ds\r\n", thisSleepSecs);
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	9300      	str	r3, [sp, #0]
 800f95c:	4b1c      	ldr	r3, [pc, #112]	; (800f9d0 <sensorTimerStart+0xe0>)
 800f95e:	2200      	movs	r2, #0
 800f960:	2100      	movs	r1, #0
 800f962:	2001      	movs	r0, #1
 800f964:	f011 f9b4 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
 800f968:	e009      	b.n	800f97e <sensorTimerStart+0x8e>
        } else {
            APP_PRINTF("sched: sleeping %ds (next transmit window in %ds)\r\n", thisSleepSecs, transmitWindowDueSecs);
 800f96a:	683b      	ldr	r3, [r7, #0]
 800f96c:	9301      	str	r3, [sp, #4]
 800f96e:	68fb      	ldr	r3, [r7, #12]
 800f970:	9300      	str	r3, [sp, #0]
 800f972:	4b18      	ldr	r3, [pc, #96]	; (800f9d4 <sensorTimerStart+0xe4>)
 800f974:	2200      	movs	r2, #0
 800f976:	2100      	movs	r1, #0
 800f978:	2001      	movs	r0, #1
 800f97a:	f011 f9a9 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        }
    }

    // Put the radio to sleep if we're waiting for a while.  We choose 5 seconds because it's less than the amount
    // of time we'll wait if sleeping waiting for a transmit window.
    if (thisSleepSecs > 5 && radioDeepSleep()) {
 800f97e:	68fb      	ldr	r3, [r7, #12]
 800f980:	2b05      	cmp	r3, #5
 800f982:	d90a      	bls.n	800f99a <sensorTimerStart+0xaa>
 800f984:	f7ff f802 	bl	800e98c <radioDeepSleep>
 800f988:	4603      	mov	r3, r0
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d005      	beq.n	800f99a <sensorTimerStart+0xaa>
        APP_PRINTF("sched: radio put into deep sleep mode\r\n");
 800f98e:	4b12      	ldr	r3, [pc, #72]	; (800f9d8 <sensorTimerStart+0xe8>)
 800f990:	2200      	movs	r2, #0
 800f992:	2100      	movs	r1, #0
 800f994:	2001      	movs	r0, #1
 800f996:	f011 f99b 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    }

    // Go to sleep
    UTIL_TIMER_Create(&sensorSleepTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, sensorTimerEvent, NULL);
 800f99a:	2300      	movs	r3, #0
 800f99c:	9300      	str	r3, [sp, #0]
 800f99e:	4b0f      	ldr	r3, [pc, #60]	; (800f9dc <sensorTimerStart+0xec>)
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	f04f 31ff 	mov.w	r1, #4294967295
 800f9a6:	480e      	ldr	r0, [pc, #56]	; (800f9e0 <sensorTimerStart+0xf0>)
 800f9a8:	f011 fe22 	bl	80215f0 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&sensorSleepTimer, thisSleepSecs*1000);
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f9b2:	fb02 f303 	mul.w	r3, r2, r3
 800f9b6:	4619      	mov	r1, r3
 800f9b8:	4809      	ldr	r0, [pc, #36]	; (800f9e0 <sensorTimerStart+0xf0>)
 800f9ba:	f011 ff2d 	bl	8021818 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&sensorSleepTimer);
 800f9be:	4808      	ldr	r0, [pc, #32]	; (800f9e0 <sensorTimerStart+0xf0>)
 800f9c0:	f011 fe4c 	bl	802165c <UTIL_TIMER_Start>

}
 800f9c4:	bf00      	nop
 800f9c6:	3710      	adds	r7, #16
 800f9c8:	46bd      	mov	sp, r7
 800f9ca:	bd80      	pop	{r7, pc}
 800f9cc:	20000d8c 	.word	0x20000d8c
 800f9d0:	080247cc 	.word	0x080247cc
 800f9d4:	080247e4 	.word	0x080247e4
 800f9d8:	08024818 	.word	0x08024818
 800f9dc:	0800f899 	.word	0x0800f899
 800f9e0:	20000d74 	.word	0x20000d74

0800f9e4 <sensorTimerCancel>:

// Cancel any pending sensor timer
void sensorTimerCancel()
{
 800f9e4:	b580      	push	{r7, lr}
 800f9e6:	af00      	add	r7, sp, #0
    UTIL_TIMER_Stop(&sensorSleepTimer);
 800f9e8:	4802      	ldr	r0, [pc, #8]	; (800f9f4 <sensorTimerCancel+0x10>)
 800f9ea:	f011 fea5 	bl	8021738 <UTIL_TIMER_Stop>
}
 800f9ee:	bf00      	nop
 800f9f0:	bd80      	pop	{r7, pc}
 800f9f2:	bf00      	nop
 800f9f4:	20000d74 	.word	0x20000d74

0800f9f8 <sensorPoll>:

// Poll for something worth doing, and call sensorSendToGateway or sensorSendReqToGateway
void sensorPoll()
{
 800f9f8:	b580      	push	{r7, lr}
 800f9fa:	af00      	add	r7, sp, #0

    // Time-out any requests or responses that may have been pending
    schedRequestResponseTimeoutCheck();
 800f9fc:	f7ff fc90 	bl	800f320 <schedRequestResponseTimeoutCheck>

    // Poll the sensor scheduler and restart the timer
    // be used in setTime
    sensorWorkDueTime = schedPoll();
 800fa00:	f7ff fdac 	bl	800f55c <schedPoll>
 800fa04:	4603      	mov	r3, r0
 800fa06:	4a06      	ldr	r2, [pc, #24]	; (800fa20 <sensorPoll+0x28>)
 800fa08:	6013      	str	r3, [r2, #0]
    sensorTimerStart();
 800fa0a:	f7ff ff71 	bl	800f8f0 <sensorTimerStart>

    // Send a pairing beacon to the listening gateway
    if (ledIsPairInProgress()) {
 800fa0e:	f7fe f875 	bl	800dafc <ledIsPairInProgress>
 800fa12:	4603      	mov	r3, r0
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d002      	beq.n	800fa1e <sensorPoll+0x26>
        appSendBeaconToGateway();
 800fa18:	f7f8 fae4 	bl	8007fe4 <appSendBeaconToGateway>
        return;
 800fa1c:	bf00      	nop
    }

}
 800fa1e:	bd80      	pop	{r7, pc}
 800fa20:	20000d8c 	.word	0x20000d8c

0800fa24 <sensorCmd>:

// Execute console command
void sensorCmd(char *cmd)
{
 800fa24:	b580      	push	{r7, lr}
 800fa26:	b082      	sub	sp, #8
 800fa28:	af00      	add	r7, sp, #0
 800fa2a:	6078      	str	r0, [r7, #4]
    APP_PRINTF("??\r\n");
 800fa2c:	4b04      	ldr	r3, [pc, #16]	; (800fa40 <sensorCmd+0x1c>)
 800fa2e:	2200      	movs	r2, #0
 800fa30:	2100      	movs	r1, #0
 800fa32:	2001      	movs	r0, #1
 800fa34:	f011 f94c 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
}
 800fa38:	bf00      	nop
 800fa3a:	3708      	adds	r7, #8
 800fa3c:	46bd      	mov	sp, r7
 800fa3e:	bd80      	pop	{r7, pc}
 800fa40:	08024840 	.word	0x08024840

0800fa44 <__NVIC_SystemReset>:
{
 800fa44:	b480      	push	{r7}
 800fa46:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800fa48:	f3bf 8f4f 	dsb	sy
}
 800fa4c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800fa4e:	4b06      	ldr	r3, [pc, #24]	; (800fa68 <__NVIC_SystemReset+0x24>)
 800fa50:	68db      	ldr	r3, [r3, #12]
 800fa52:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800fa56:	4904      	ldr	r1, [pc, #16]	; (800fa68 <__NVIC_SystemReset+0x24>)
 800fa58:	4b04      	ldr	r3, [pc, #16]	; (800fa6c <__NVIC_SystemReset+0x28>)
 800fa5a:	4313      	orrs	r3, r2
 800fa5c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800fa5e:	f3bf 8f4f 	dsb	sy
}
 800fa62:	bf00      	nop
    __NOP();
 800fa64:	bf00      	nop
 800fa66:	e7fd      	b.n	800fa64 <__NVIC_SystemReset+0x20>
 800fa68:	e000ed00 	.word	0xe000ed00
 800fa6c:	05fa0004 	.word	0x05fa0004

0800fa70 <LL_GPIO_GetPinMode>:
  *         @arg @ref LL_GPIO_MODE_OUTPUT
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  */
__STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
{
 800fa70:	b480      	push	{r7}
 800fa72:	b089      	sub	sp, #36	; 0x24
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
 800fa78:	6039      	str	r1, [r7, #0]
#if defined(CORE_CM0PLUS)
  return (uint32_t)(READ_BIT(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0)) / (Pin * Pin));
#else
  return (uint32_t)(READ_BIT(GPIOx->MODER,
 800fa7a:	687b      	ldr	r3, [r7, #4]
 800fa7c:	681a      	ldr	r2, [r3, #0]
 800fa7e:	683b      	ldr	r3, [r7, #0]
 800fa80:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800fa82:	68fb      	ldr	r3, [r7, #12]
 800fa84:	fa93 f3a3 	rbit	r3, r3
 800fa88:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800fa8a:	68bb      	ldr	r3, [r7, #8]
 800fa8c:	613b      	str	r3, [r7, #16]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800fa8e:	693b      	ldr	r3, [r7, #16]
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d101      	bne.n	800fa98 <LL_GPIO_GetPinMode+0x28>
  {
    return 32U;
 800fa94:	2320      	movs	r3, #32
 800fa96:	e003      	b.n	800faa0 <LL_GPIO_GetPinMode+0x30>
  }
  return __builtin_clz(value);
 800fa98:	693b      	ldr	r3, [r7, #16]
 800fa9a:	fab3 f383 	clz	r3, r3
 800fa9e:	b2db      	uxtb	r3, r3
 800faa0:	005b      	lsls	r3, r3, #1
 800faa2:	2103      	movs	r1, #3
 800faa4:	fa01 f303 	lsl.w	r3, r1, r3
 800faa8:	401a      	ands	r2, r3
 800faaa:	683b      	ldr	r3, [r7, #0]
 800faac:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800faae:	69bb      	ldr	r3, [r7, #24]
 800fab0:	fa93 f3a3 	rbit	r3, r3
 800fab4:	617b      	str	r3, [r7, #20]
  return result;
 800fab6:	697b      	ldr	r3, [r7, #20]
 800fab8:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800faba:	69fb      	ldr	r3, [r7, #28]
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d101      	bne.n	800fac4 <LL_GPIO_GetPinMode+0x54>
    return 32U;
 800fac0:	2320      	movs	r3, #32
 800fac2:	e003      	b.n	800facc <LL_GPIO_GetPinMode+0x5c>
  return __builtin_clz(value);
 800fac4:	69fb      	ldr	r3, [r7, #28]
 800fac6:	fab3 f383 	clz	r3, r3
 800faca:	b2db      	uxtb	r3, r3
                             (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U));
 800facc:	005b      	lsls	r3, r3, #1
  return (uint32_t)(READ_BIT(GPIOx->MODER,
 800face:	fa22 f303 	lsr.w	r3, r2, r3
#endif /* CORE_CM0PLUS */
}
 800fad2:	4618      	mov	r0, r3
 800fad4:	3724      	adds	r7, #36	; 0x24
 800fad6:	46bd      	mov	sp, r7
 800fad8:	bc80      	pop	{r7}
 800fada:	4770      	bx	lr

0800fadc <LL_GPIO_GetPinOutputType>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  */
__STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
{
 800fadc:	b480      	push	{r7}
 800fade:	b087      	sub	sp, #28
 800fae0:	af00      	add	r7, sp, #0
 800fae2:	6078      	str	r0, [r7, #4]
 800fae4:	6039      	str	r1, [r7, #0]
#if defined(CORE_CM0PLUS)
  return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) / Pin);
#else
  return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	685a      	ldr	r2, [r3, #4]
 800faea:	683b      	ldr	r3, [r7, #0]
 800faec:	4013      	ands	r3, r2
 800faee:	683a      	ldr	r2, [r7, #0]
 800faf0:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800faf2:	693a      	ldr	r2, [r7, #16]
 800faf4:	fa92 f2a2 	rbit	r2, r2
 800faf8:	60fa      	str	r2, [r7, #12]
  return result;
 800fafa:	68fa      	ldr	r2, [r7, #12]
 800fafc:	617a      	str	r2, [r7, #20]
  if (value == 0U)
 800fafe:	697a      	ldr	r2, [r7, #20]
 800fb00:	2a00      	cmp	r2, #0
 800fb02:	d101      	bne.n	800fb08 <LL_GPIO_GetPinOutputType+0x2c>
    return 32U;
 800fb04:	2220      	movs	r2, #32
 800fb06:	e003      	b.n	800fb10 <LL_GPIO_GetPinOutputType+0x34>
  return __builtin_clz(value);
 800fb08:	697a      	ldr	r2, [r7, #20]
 800fb0a:	fab2 f282 	clz	r2, r2
 800fb0e:	b2d2      	uxtb	r2, r2
 800fb10:	40d3      	lsrs	r3, r2
#endif /* CORE_CM0PLUS */
}
 800fb12:	4618      	mov	r0, r3
 800fb14:	371c      	adds	r7, #28
 800fb16:	46bd      	mov	sp, r7
 800fb18:	bc80      	pop	{r7}
 800fb1a:	4770      	bx	lr

0800fb1c <LL_GPIO_GetPinPull>:
  *         @arg @ref LL_GPIO_PULL_NO
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  */
__STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
{
 800fb1c:	b480      	push	{r7}
 800fb1e:	b089      	sub	sp, #36	; 0x24
 800fb20:	af00      	add	r7, sp, #0
 800fb22:	6078      	str	r0, [r7, #4]
 800fb24:	6039      	str	r1, [r7, #0]
#if defined(CORE_CM0PLUS)
  return (uint32_t)(READ_BIT(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0)) / (Pin * Pin));
#else
  return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	68da      	ldr	r2, [r3, #12]
 800fb2a:	683b      	ldr	r3, [r7, #0]
 800fb2c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800fb2e:	68fb      	ldr	r3, [r7, #12]
 800fb30:	fa93 f3a3 	rbit	r3, r3
 800fb34:	60bb      	str	r3, [r7, #8]
  return result;
 800fb36:	68bb      	ldr	r3, [r7, #8]
 800fb38:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 800fb3a:	693b      	ldr	r3, [r7, #16]
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d101      	bne.n	800fb44 <LL_GPIO_GetPinPull+0x28>
    return 32U;
 800fb40:	2320      	movs	r3, #32
 800fb42:	e003      	b.n	800fb4c <LL_GPIO_GetPinPull+0x30>
  return __builtin_clz(value);
 800fb44:	693b      	ldr	r3, [r7, #16]
 800fb46:	fab3 f383 	clz	r3, r3
 800fb4a:	b2db      	uxtb	r3, r3
 800fb4c:	005b      	lsls	r3, r3, #1
 800fb4e:	2103      	movs	r1, #3
 800fb50:	fa01 f303 	lsl.w	r3, r1, r3
 800fb54:	401a      	ands	r2, r3
 800fb56:	683b      	ldr	r3, [r7, #0]
 800fb58:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800fb5a:	69bb      	ldr	r3, [r7, #24]
 800fb5c:	fa93 f3a3 	rbit	r3, r3
 800fb60:	617b      	str	r3, [r7, #20]
  return result;
 800fb62:	697b      	ldr	r3, [r7, #20]
 800fb64:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800fb66:	69fb      	ldr	r3, [r7, #28]
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d101      	bne.n	800fb70 <LL_GPIO_GetPinPull+0x54>
    return 32U;
 800fb6c:	2320      	movs	r3, #32
 800fb6e:	e003      	b.n	800fb78 <LL_GPIO_GetPinPull+0x5c>
  return __builtin_clz(value);
 800fb70:	69fb      	ldr	r3, [r7, #28]
 800fb72:	fab3 f383 	clz	r3, r3
 800fb76:	b2db      	uxtb	r3, r3
                             (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U));
 800fb78:	005b      	lsls	r3, r3, #1
  return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 800fb7a:	fa22 f303 	lsr.w	r3, r2, r3
#endif /* CORE_CM0PLUS */
}
 800fb7e:	4618      	mov	r0, r3
 800fb80:	3724      	adds	r7, #36	; 0x24
 800fb82:	46bd      	mov	sp, r7
 800fb84:	bc80      	pop	{r7}
 800fb86:	4770      	bx	lr

0800fb88 <tracePeer>:
bool commonCharCmd(char ch);
void probePin(GPIO_TypeDef *GPIOx, char *pinprefix);

// Return the trace prefix
char *tracePeer()
{
 800fb88:	b480      	push	{r7}
 800fb8a:	af00      	add	r7, sp, #0
    return traceID;
 800fb8c:	4b02      	ldr	r3, [pc, #8]	; (800fb98 <tracePeer+0x10>)
}
 800fb8e:	4618      	mov	r0, r3
 800fb90:	46bd      	mov	sp, r7
 800fb92:	bc80      	pop	{r7}
 800fb94:	4770      	bx	lr
 800fb96:	bf00      	nop
 800fb98:	20000d90 	.word	0x20000d90

0800fb9c <traceSetID>:
    traceID[0] = '\0';
}

// Set the identity of what's being processed
void traceSetID(const char *state, const uint8_t *address, uint32_t requestID)
{
 800fb9c:	b590      	push	{r4, r7, lr}
 800fb9e:	b093      	sub	sp, #76	; 0x4c
 800fba0:	af00      	add	r7, sp, #0
 800fba2:	60f8      	str	r0, [r7, #12]
 800fba4:	60b9      	str	r1, [r7, #8]
 800fba6:	607a      	str	r2, [r7, #4]
    int addrLen = 6;
 800fba8:	2306      	movs	r3, #6
 800fbaa:	647b      	str	r3, [r7, #68]	; 0x44
    traceID[0] = '\0';
 800fbac:	4b56      	ldr	r3, [pc, #344]	; (800fd08 <traceSetID+0x16c>)
 800fbae:	2200      	movs	r2, #0
 800fbb0:	701a      	strb	r2, [r3, #0]
    if (!appIsGateway) {
 800fbb2:	4b56      	ldr	r3, [pc, #344]	; (800fd0c <traceSetID+0x170>)
 800fbb4:	781b      	ldrb	r3, [r3, #0]
 800fbb6:	f083 0301 	eor.w	r3, r3, #1
 800fbba:	b2db      	uxtb	r3, r3
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d028      	beq.n	800fc12 <traceSetID+0x76>
        char hex[40];
        utilAddressToText(ourAddress, hex, sizeof(hex));
 800fbc0:	f107 0314 	add.w	r3, r7, #20
 800fbc4:	2228      	movs	r2, #40	; 0x28
 800fbc6:	4619      	mov	r1, r3
 800fbc8:	4851      	ldr	r0, [pc, #324]	; (800fd10 <traceSetID+0x174>)
 800fbca:	f000 fb5e 	bl	801028a <utilAddressToText>
        int len = strlen(hex) > addrLen ? addrLen : strlen(hex);
 800fbce:	f107 0314 	add.w	r3, r7, #20
 800fbd2:	4618      	mov	r0, r3
 800fbd4:	f7f1 fa3e 	bl	8001054 <strlen>
 800fbd8:	4602      	mov	r2, r0
 800fbda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fbdc:	429a      	cmp	r2, r3
 800fbde:	d806      	bhi.n	800fbee <traceSetID+0x52>
 800fbe0:	f107 0314 	add.w	r3, r7, #20
 800fbe4:	4618      	mov	r0, r3
 800fbe6:	f7f1 fa35 	bl	8001054 <strlen>
 800fbea:	4603      	mov	r3, r0
 800fbec:	e000      	b.n	800fbf0 <traceSetID+0x54>
 800fbee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fbf0:	643b      	str	r3, [r7, #64]	; 0x40
        strlcat(traceID, &hex[strlen(hex)-len], sizeof(traceID));
 800fbf2:	f107 0314 	add.w	r3, r7, #20
 800fbf6:	4618      	mov	r0, r3
 800fbf8:	f7f1 fa2c 	bl	8001054 <strlen>
 800fbfc:	4602      	mov	r2, r0
 800fbfe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800fc00:	1ad3      	subs	r3, r2, r3
 800fc02:	f107 0214 	add.w	r2, r7, #20
 800fc06:	4413      	add	r3, r2
 800fc08:	2228      	movs	r2, #40	; 0x28
 800fc0a:	4619      	mov	r1, r3
 800fc0c:	483e      	ldr	r0, [pc, #248]	; (800fd08 <traceSetID+0x16c>)
 800fc0e:	f7f7 fded 	bl	80077ec <strlcat>
    }
    if (state[0] != '\0') {
 800fc12:	68fb      	ldr	r3, [r7, #12]
 800fc14:	781b      	ldrb	r3, [r3, #0]
 800fc16:	2b00      	cmp	r3, #0
 800fc18:	d00d      	beq.n	800fc36 <traceSetID+0x9a>
        if (traceID[0] != '\0') {
 800fc1a:	4b3b      	ldr	r3, [pc, #236]	; (800fd08 <traceSetID+0x16c>)
 800fc1c:	781b      	ldrb	r3, [r3, #0]
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d004      	beq.n	800fc2c <traceSetID+0x90>
            strlcat(traceID, " ", sizeof(traceID));
 800fc22:	2228      	movs	r2, #40	; 0x28
 800fc24:	493b      	ldr	r1, [pc, #236]	; (800fd14 <traceSetID+0x178>)
 800fc26:	4838      	ldr	r0, [pc, #224]	; (800fd08 <traceSetID+0x16c>)
 800fc28:	f7f7 fde0 	bl	80077ec <strlcat>
        }
        strlcat(traceID, state, sizeof(traceID));
 800fc2c:	2228      	movs	r2, #40	; 0x28
 800fc2e:	68f9      	ldr	r1, [r7, #12]
 800fc30:	4835      	ldr	r0, [pc, #212]	; (800fd08 <traceSetID+0x16c>)
 800fc32:	f7f7 fddb 	bl	80077ec <strlcat>
    }
    if (address != NULL) {
 800fc36:	68bb      	ldr	r3, [r7, #8]
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d04d      	beq.n	800fcd8 <traceSetID+0x13c>
        if (traceID[0] != '\0') {
 800fc3c:	4b32      	ldr	r3, [pc, #200]	; (800fd08 <traceSetID+0x16c>)
 800fc3e:	781b      	ldrb	r3, [r3, #0]
 800fc40:	2b00      	cmp	r3, #0
 800fc42:	d004      	beq.n	800fc4e <traceSetID+0xb2>
            strlcat(traceID, " ", sizeof(traceID));
 800fc44:	2228      	movs	r2, #40	; 0x28
 800fc46:	4933      	ldr	r1, [pc, #204]	; (800fd14 <traceSetID+0x178>)
 800fc48:	482f      	ldr	r0, [pc, #188]	; (800fd08 <traceSetID+0x16c>)
 800fc4a:	f7f7 fdcf 	bl	80077ec <strlcat>
        }
        if (memcmp(address, gatewayAddress, sizeof(gatewayAddress)) == 0) {
 800fc4e:	220c      	movs	r2, #12
 800fc50:	4931      	ldr	r1, [pc, #196]	; (800fd18 <traceSetID+0x17c>)
 800fc52:	68b8      	ldr	r0, [r7, #8]
 800fc54:	f012 fa52 	bl	80220fc <memcmp>
 800fc58:	4603      	mov	r3, r0
 800fc5a:	2b00      	cmp	r3, #0
 800fc5c:	d105      	bne.n	800fc6a <traceSetID+0xce>
            strlcat(traceID, "gateway", sizeof(traceID));
 800fc5e:	2228      	movs	r2, #40	; 0x28
 800fc60:	492e      	ldr	r1, [pc, #184]	; (800fd1c <traceSetID+0x180>)
 800fc62:	4829      	ldr	r0, [pc, #164]	; (800fd08 <traceSetID+0x16c>)
 800fc64:	f7f7 fdc2 	bl	80077ec <strlcat>
 800fc68:	e036      	b.n	800fcd8 <traceSetID+0x13c>
        } else if (memcmp(address, invalidAddress, sizeof(invalidAddress)) == 0) {
 800fc6a:	220c      	movs	r2, #12
 800fc6c:	492c      	ldr	r1, [pc, #176]	; (800fd20 <traceSetID+0x184>)
 800fc6e:	68b8      	ldr	r0, [r7, #8]
 800fc70:	f012 fa44 	bl	80220fc <memcmp>
 800fc74:	4603      	mov	r3, r0
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d105      	bne.n	800fc86 <traceSetID+0xea>
            traceID[0] = '\0';
 800fc7a:	4b23      	ldr	r3, [pc, #140]	; (800fd08 <traceSetID+0x16c>)
 800fc7c:	2200      	movs	r2, #0
 800fc7e:	701a      	strb	r2, [r3, #0]
            requestID = 0;
 800fc80:	2300      	movs	r3, #0
 800fc82:	607b      	str	r3, [r7, #4]
 800fc84:	e028      	b.n	800fcd8 <traceSetID+0x13c>
        } else {
            char hex[40];
            utilAddressToText(address, hex, sizeof(hex));
 800fc86:	f107 0314 	add.w	r3, r7, #20
 800fc8a:	2228      	movs	r2, #40	; 0x28
 800fc8c:	4619      	mov	r1, r3
 800fc8e:	68b8      	ldr	r0, [r7, #8]
 800fc90:	f000 fafb 	bl	801028a <utilAddressToText>
            int len = strlen(hex) > addrLen ? addrLen : strlen(hex);
 800fc94:	f107 0314 	add.w	r3, r7, #20
 800fc98:	4618      	mov	r0, r3
 800fc9a:	f7f1 f9db 	bl	8001054 <strlen>
 800fc9e:	4602      	mov	r2, r0
 800fca0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fca2:	429a      	cmp	r2, r3
 800fca4:	d806      	bhi.n	800fcb4 <traceSetID+0x118>
 800fca6:	f107 0314 	add.w	r3, r7, #20
 800fcaa:	4618      	mov	r0, r3
 800fcac:	f7f1 f9d2 	bl	8001054 <strlen>
 800fcb0:	4603      	mov	r3, r0
 800fcb2:	e000      	b.n	800fcb6 <traceSetID+0x11a>
 800fcb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fcb6:	63fb      	str	r3, [r7, #60]	; 0x3c
            strlcat(traceID, &hex[strlen(hex)-len], sizeof(traceID));
 800fcb8:	f107 0314 	add.w	r3, r7, #20
 800fcbc:	4618      	mov	r0, r3
 800fcbe:	f7f1 f9c9 	bl	8001054 <strlen>
 800fcc2:	4602      	mov	r2, r0
 800fcc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fcc6:	1ad3      	subs	r3, r2, r3
 800fcc8:	f107 0214 	add.w	r2, r7, #20
 800fccc:	4413      	add	r3, r2
 800fcce:	2228      	movs	r2, #40	; 0x28
 800fcd0:	4619      	mov	r1, r3
 800fcd2:	480d      	ldr	r0, [pc, #52]	; (800fd08 <traceSetID+0x16c>)
 800fcd4:	f7f7 fd8a 	bl	80077ec <strlcat>
        }
    }
    if (requestID != 0) {
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d00f      	beq.n	800fcfe <traceSetID+0x162>
        strlcat(traceID, ":", sizeof(traceID));
 800fcde:	2228      	movs	r2, #40	; 0x28
 800fce0:	4910      	ldr	r1, [pc, #64]	; (800fd24 <traceSetID+0x188>)
 800fce2:	4809      	ldr	r0, [pc, #36]	; (800fd08 <traceSetID+0x16c>)
 800fce4:	f7f7 fd82 	bl	80077ec <strlcat>
        JItoA(requestID, &traceID[strlen(traceID)]);
 800fce8:	687c      	ldr	r4, [r7, #4]
 800fcea:	4807      	ldr	r0, [pc, #28]	; (800fd08 <traceSetID+0x16c>)
 800fcec:	f7f1 f9b2 	bl	8001054 <strlen>
 800fcf0:	4603      	mov	r3, r0
 800fcf2:	4a05      	ldr	r2, [pc, #20]	; (800fd08 <traceSetID+0x16c>)
 800fcf4:	4413      	add	r3, r2
 800fcf6:	4619      	mov	r1, r3
 800fcf8:	4620      	mov	r0, r4
 800fcfa:	f7f4 ff43 	bl	8004b84 <JItoA>
    }
}
 800fcfe:	bf00      	nop
 800fd00:	374c      	adds	r7, #76	; 0x4c
 800fd02:	46bd      	mov	sp, r7
 800fd04:	bd90      	pop	{r4, r7, pc}
 800fd06:	bf00      	nop
 800fd08:	20000d90 	.word	0x20000d90
 800fd0c:	20000aaf 	.word	0x20000aaf
 800fd10:	20001888 	.word	0x20001888
 800fd14:	08024848 	.word	0x08024848
 800fd18:	20000378 	.word	0x20000378
 800fd1c:	0802484c 	.word	0x0802484c
 800fd20:	20000360 	.word	0x20000360
 800fd24:	08024854 	.word	0x08024854

0800fd28 <traceInput>:
    return MX_DBG_Available();
}

// Process trace input.
void traceInput(void)
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	b082      	sub	sp, #8
 800fd2c:	af00      	add	r7, sp, #0
    // Start by assuming \n is term char, but accept any of \r or \r\n or \n
    static char cmdTerm = '\n';
    static char cmdSkip = 0;

    // For now, just echo the input
    while (MX_DBG_Available()) {
 800fd2e:	e056      	b.n	800fdde <traceInput+0xb6>
        char ch = MX_DBG_Receive(NULL, NULL);
 800fd30:	2100      	movs	r1, #0
 800fd32:	2000      	movs	r0, #0
 800fd34:	f000 fbd4 	bl	80104e0 <MX_DBG_Receive>
 800fd38:	4603      	mov	r3, r0
 800fd3a:	71fb      	strb	r3, [r7, #7]
        if (ch == '\r') {
 800fd3c:	79fb      	ldrb	r3, [r7, #7]
 800fd3e:	2b0d      	cmp	r3, #13
 800fd40:	d105      	bne.n	800fd4e <traceInput+0x26>
            cmdTerm = '\r';
 800fd42:	4b2c      	ldr	r3, [pc, #176]	; (800fdf4 <traceInput+0xcc>)
 800fd44:	220d      	movs	r2, #13
 800fd46:	701a      	strb	r2, [r3, #0]
            cmdSkip = '\n';
 800fd48:	4b2b      	ldr	r3, [pc, #172]	; (800fdf8 <traceInput+0xd0>)
 800fd4a:	220a      	movs	r2, #10
 800fd4c:	701a      	strb	r2, [r3, #0]
        }
        if (ch == cmdSkip) {
 800fd4e:	4b2a      	ldr	r3, [pc, #168]	; (800fdf8 <traceInput+0xd0>)
 800fd50:	781b      	ldrb	r3, [r3, #0]
 800fd52:	79fa      	ldrb	r2, [r7, #7]
 800fd54:	429a      	cmp	r2, r3
 800fd56:	d100      	bne.n	800fd5a <traceInput+0x32>
            continue;
 800fd58:	e041      	b.n	800fdde <traceInput+0xb6>
        }
        if (ch == cmdTerm) {
 800fd5a:	4b26      	ldr	r3, [pc, #152]	; (800fdf4 <traceInput+0xcc>)
 800fd5c:	781b      	ldrb	r3, [r3, #0]
 800fd5e:	79fa      	ldrb	r2, [r7, #7]
 800fd60:	429a      	cmp	r2, r3
 800fd62:	d120      	bne.n	800fda6 <traceInput+0x7e>
            if (cmdChars != 0) {
 800fd64:	4b25      	ldr	r3, [pc, #148]	; (800fdfc <traceInput+0xd4>)
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d038      	beq.n	800fdde <traceInput+0xb6>
                cmd[cmdChars] = '\0';
 800fd6c:	4b23      	ldr	r3, [pc, #140]	; (800fdfc <traceInput+0xd4>)
 800fd6e:	681b      	ldr	r3, [r3, #0]
 800fd70:	4a23      	ldr	r2, [pc, #140]	; (800fe00 <traceInput+0xd8>)
 800fd72:	2100      	movs	r1, #0
 800fd74:	54d1      	strb	r1, [r2, r3]
                if (!commonCmd(cmd)) {
 800fd76:	4822      	ldr	r0, [pc, #136]	; (800fe00 <traceInput+0xd8>)
 800fd78:	f000 f97e 	bl	8010078 <commonCmd>
 800fd7c:	4603      	mov	r3, r0
 800fd7e:	f083 0301 	eor.w	r3, r3, #1
 800fd82:	b2db      	uxtb	r3, r3
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d00a      	beq.n	800fd9e <traceInput+0x76>
                    if (appIsGateway) {
 800fd88:	4b1e      	ldr	r3, [pc, #120]	; (800fe04 <traceInput+0xdc>)
 800fd8a:	781b      	ldrb	r3, [r3, #0]
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d003      	beq.n	800fd98 <traceInput+0x70>
                        gatewayCmd(cmd);
 800fd90:	481b      	ldr	r0, [pc, #108]	; (800fe00 <traceInput+0xd8>)
 800fd92:	f7fd fd87 	bl	800d8a4 <gatewayCmd>
 800fd96:	e002      	b.n	800fd9e <traceInput+0x76>
                    } else {
                        sensorCmd(cmd);
 800fd98:	4819      	ldr	r0, [pc, #100]	; (800fe00 <traceInput+0xd8>)
 800fd9a:	f7ff fe43 	bl	800fa24 <sensorCmd>
                    }
                }
                cmdChars = 0;
 800fd9e:	4b17      	ldr	r3, [pc, #92]	; (800fdfc <traceInput+0xd4>)
 800fda0:	2200      	movs	r2, #0
 800fda2:	601a      	str	r2, [r3, #0]
            }
            continue;
 800fda4:	e01b      	b.n	800fdde <traceInput+0xb6>
        }
        if (ch < ' ' || ch >= 0x7f) {
 800fda6:	79fb      	ldrb	r3, [r7, #7]
 800fda8:	2b1f      	cmp	r3, #31
 800fdaa:	d918      	bls.n	800fdde <traceInput+0xb6>
 800fdac:	79fb      	ldrb	r3, [r7, #7]
 800fdae:	2b7e      	cmp	r3, #126	; 0x7e
 800fdb0:	d900      	bls.n	800fdb4 <traceInput+0x8c>
            continue;
 800fdb2:	e014      	b.n	800fdde <traceInput+0xb6>
        }
        if (commonCharCmd(ch)) {
 800fdb4:	79fb      	ldrb	r3, [r7, #7]
 800fdb6:	4618      	mov	r0, r3
 800fdb8:	f000 f826 	bl	800fe08 <commonCharCmd>
 800fdbc:	4603      	mov	r3, r0
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d000      	beq.n	800fdc4 <traceInput+0x9c>
            continue;
 800fdc2:	e00c      	b.n	800fdde <traceInput+0xb6>
        }
        if (cmdChars >= sizeof(cmd)-1) {
 800fdc4:	4b0d      	ldr	r3, [pc, #52]	; (800fdfc <traceInput+0xd4>)
 800fdc6:	681b      	ldr	r3, [r3, #0]
 800fdc8:	2b4e      	cmp	r3, #78	; 0x4e
 800fdca:	d900      	bls.n	800fdce <traceInput+0xa6>
            continue;
 800fdcc:	e007      	b.n	800fdde <traceInput+0xb6>
        }
        cmd[cmdChars++] = ch;
 800fdce:	4b0b      	ldr	r3, [pc, #44]	; (800fdfc <traceInput+0xd4>)
 800fdd0:	681b      	ldr	r3, [r3, #0]
 800fdd2:	1c5a      	adds	r2, r3, #1
 800fdd4:	4909      	ldr	r1, [pc, #36]	; (800fdfc <traceInput+0xd4>)
 800fdd6:	600a      	str	r2, [r1, #0]
 800fdd8:	4909      	ldr	r1, [pc, #36]	; (800fe00 <traceInput+0xd8>)
 800fdda:	79fa      	ldrb	r2, [r7, #7]
 800fddc:	54ca      	strb	r2, [r1, r3]
    while (MX_DBG_Available()) {
 800fdde:	f000 fb67 	bl	80104b0 <MX_DBG_Available>
 800fde2:	4603      	mov	r3, r0
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d1a3      	bne.n	800fd30 <traceInput+0x8>
    }

}
 800fde8:	bf00      	nop
 800fdea:	bf00      	nop
 800fdec:	3708      	adds	r7, #8
 800fdee:	46bd      	mov	sp, r7
 800fdf0:	bd80      	pop	{r7, pc}
 800fdf2:	bf00      	nop
 800fdf4:	20000048 	.word	0x20000048
 800fdf8:	20000db8 	.word	0x20000db8
 800fdfc:	20000dbc 	.word	0x20000dbc
 800fe00:	20000dc0 	.word	0x20000dc0
 800fe04:	20000aaf 	.word	0x20000aaf

0800fe08 <commonCharCmd>:

// Execute console command that is a single character
bool commonCharCmd(char ch)
{
 800fe08:	b580      	push	{r7, lr}
 800fe0a:	b090      	sub	sp, #64	; 0x40
 800fe0c:	af06      	add	r7, sp, #24
 800fe0e:	4603      	mov	r3, r0
 800fe10:	71fb      	strb	r3, [r7, #7]

    // Display time
    if (ch == '=') {
 800fe12:	79fb      	ldrb	r3, [r7, #7]
 800fe14:	2b3d      	cmp	r3, #61	; 0x3d
 800fe16:	d14c      	bne.n	800feb2 <commonCharCmd+0xaa>
        MX_DBG_Enable();
 800fe18:	f000 fc28 	bl	801066c <MX_DBG_Enable>
        uint32_t localTimeSecs = NoteTimeST();
 800fe1c:	f7f5 fe72 	bl	8005b04 <NoteTimeST>
 800fe20:	6278      	str	r0, [r7, #36]	; 0x24
        int64_t localTimeMs = TIMER_IF_GetTimeMs();
 800fe22:	f002 fe17 	bl	8012a54 <TIMER_IF_GetTimeMs>
 800fe26:	e9c7 0106 	strd	r0, r1, [r7, #24]
        if (appIsGateway) {
 800fe2a:	4b32      	ldr	r3, [pc, #200]	; (800fef4 <commonCharCmd+0xec>)
 800fe2c:	781b      	ldrb	r3, [r3, #0]
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d031      	beq.n	800fe96 <commonCharCmd+0x8e>
            NoteSuspendTransactionDebug();
 800fe32:	f7f7 faf3 	bl	800741c <NoteSuspendTransactionDebug>
            J *rsp = NoteRequestResponse(NoteNewRequest("card.time"));
 800fe36:	4830      	ldr	r0, [pc, #192]	; (800fef8 <commonCharCmd+0xf0>)
 800fe38:	f7f7 fb0c 	bl	8007454 <NoteNewRequest>
 800fe3c:	4603      	mov	r3, r0
 800fe3e:	4618      	mov	r0, r3
 800fe40:	f7f7 fb62 	bl	8007508 <NoteRequestResponse>
 800fe44:	6178      	str	r0, [r7, #20]
            NoteResumeTransactionDebug();
 800fe46:	f7f7 faf7 	bl	8007438 <NoteResumeTransactionDebug>
            if (rsp != NULL) {
 800fe4a:	697b      	ldr	r3, [r7, #20]
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d02e      	beq.n	800feae <commonCharCmd+0xa6>
                JTIME cardTimeSecs = JGetInt(rsp, "time");
 800fe50:	492a      	ldr	r1, [pc, #168]	; (800fefc <commonCharCmd+0xf4>)
 800fe52:	6978      	ldr	r0, [r7, #20]
 800fe54:	f7f4 fdce 	bl	80049f4 <JGetInt>
 800fe58:	4603      	mov	r3, r0
 800fe5a:	613b      	str	r3, [r7, #16]
                int diffLocalCard = (int) ((int64_t) localTimeSecs - (int64_t) cardTimeSecs);
 800fe5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fe5e:	693b      	ldr	r3, [r7, #16]
 800fe60:	1ad3      	subs	r3, r2, r3
 800fe62:	60fb      	str	r3, [r7, #12]
                int diffLocalBoot = (int) ((int64_t) localTimeSecs - (int64_t) gatewayBootTime);
 800fe64:	4b26      	ldr	r3, [pc, #152]	; (800ff00 <commonCharCmd+0xf8>)
 800fe66:	681b      	ldr	r3, [r3, #0]
 800fe68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fe6a:	1ad3      	subs	r3, r2, r3
 800fe6c:	60bb      	str	r3, [r7, #8]
                APP_PRINTF("ms:%d time:%d card:%d diff:%d bootSecs:%d\r\n",
 800fe6e:	69bb      	ldr	r3, [r7, #24]
 800fe70:	68ba      	ldr	r2, [r7, #8]
 800fe72:	9204      	str	r2, [sp, #16]
 800fe74:	68fa      	ldr	r2, [r7, #12]
 800fe76:	9203      	str	r2, [sp, #12]
 800fe78:	693a      	ldr	r2, [r7, #16]
 800fe7a:	9202      	str	r2, [sp, #8]
 800fe7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fe7e:	9201      	str	r2, [sp, #4]
 800fe80:	9300      	str	r3, [sp, #0]
 800fe82:	4b20      	ldr	r3, [pc, #128]	; (800ff04 <commonCharCmd+0xfc>)
 800fe84:	2200      	movs	r2, #0
 800fe86:	2100      	movs	r1, #0
 800fe88:	2001      	movs	r0, #1
 800fe8a:	f010 ff21 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
                           (uint32_t) localTimeMs, localTimeSecs, cardTimeSecs, diffLocalCard, diffLocalBoot);
                NoteDeleteResponse(rsp);
 800fe8e:	6978      	ldr	r0, [r7, #20]
 800fe90:	f7f2 fd19 	bl	80028c6 <JDelete>
 800fe94:	e00b      	b.n	800feae <commonCharCmd+0xa6>
            }
        } else {
            APP_PRINTF("ms:%d time:%d\r\n", localTimeMs, (uint32_t) localTimeSecs);
 800fe96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe98:	9302      	str	r3, [sp, #8]
 800fe9a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800fe9e:	e9cd 2300 	strd	r2, r3, [sp]
 800fea2:	4b19      	ldr	r3, [pc, #100]	; (800ff08 <commonCharCmd+0x100>)
 800fea4:	2200      	movs	r2, #0
 800fea6:	2100      	movs	r1, #0
 800fea8:	2001      	movs	r0, #1
 800feaa:	f010 ff11 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        }
        return true;
 800feae:	2301      	movs	r3, #1
 800feb0:	e01c      	b.n	800feec <commonCharCmd+0xe4>
    }

    // Display voltage
#if (CURRENT_BOARD != BOARD_NUCLEO)
    if (ch == '+') {
 800feb2:	79fb      	ldrb	r3, [r7, #7]
 800feb4:	2b2b      	cmp	r3, #43	; 0x2b
 800feb6:	d118      	bne.n	800feea <commonCharCmd+0xe2>
        MX_DBG_Enable();
 800feb8:	f000 fbd8 	bl	801066c <MX_DBG_Enable>
        APP_PRINTF("bat: %d millivolts\r\r", (uint32_t) (MX_ADC_A0_Voltage() * 1000.0));
 800febc:	f000 ffca 	bl	8010e54 <MX_ADC_A0_Voltage>
 800fec0:	f04f 0200 	mov.w	r2, #0
 800fec4:	4b11      	ldr	r3, [pc, #68]	; (800ff0c <commonCharCmd+0x104>)
 800fec6:	f7f1 fa89 	bl	80013dc <__aeabi_dmul>
 800feca:	4602      	mov	r2, r0
 800fecc:	460b      	mov	r3, r1
 800fece:	4610      	mov	r0, r2
 800fed0:	4619      	mov	r1, r3
 800fed2:	f7f1 fd5b 	bl	800198c <__aeabi_d2uiz>
 800fed6:	4603      	mov	r3, r0
 800fed8:	9300      	str	r3, [sp, #0]
 800feda:	4b0d      	ldr	r3, [pc, #52]	; (800ff10 <commonCharCmd+0x108>)
 800fedc:	2200      	movs	r2, #0
 800fede:	2100      	movs	r1, #0
 800fee0:	2001      	movs	r0, #1
 800fee2:	f010 fef5 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return true;
 800fee6:	2301      	movs	r3, #1
 800fee8:	e000      	b.n	800feec <commonCharCmd+0xe4>
    }
#endif

    return false;
 800feea:	2300      	movs	r3, #0
}
 800feec:	4618      	mov	r0, r3
 800feee:	3728      	adds	r7, #40	; 0x28
 800fef0:	46bd      	mov	sp, r7
 800fef2:	bd80      	pop	{r7, pc}
 800fef4:	20000aaf 	.word	0x20000aaf
 800fef8:	08024858 	.word	0x08024858
 800fefc:	08024864 	.word	0x08024864
 800ff00:	20000ab8 	.word	0x20000ab8
 800ff04:	0802486c 	.word	0x0802486c
 800ff08:	08024898 	.word	0x08024898
 800ff0c:	408f4000 	.word	0x408f4000
 800ff10:	080248a8 	.word	0x080248a8

0800ff14 <probePin>:

// Probe GPIO port to see what state it's in
void probePin(GPIO_TypeDef *GPIOx, char *pinprefix)
{
 800ff14:	b580      	push	{r7, lr}
 800ff16:	b08c      	sub	sp, #48	; 0x30
 800ff18:	af04      	add	r7, sp, #16
 800ff1a:	6078      	str	r0, [r7, #4]
 800ff1c:	6039      	str	r1, [r7, #0]
#if (LL_GPIO_PIN_0 != 1)
#error huh?
#endif
    for (int pini=0; pini<16; pini++) {
 800ff1e:	2300      	movs	r3, #0
 800ff20:	61fb      	str	r3, [r7, #28]
 800ff22:	e075      	b.n	8010010 <probePin+0xfc>
        int pin = 1 << pini;
 800ff24:	2201      	movs	r2, #1
 800ff26:	69fb      	ldr	r3, [r7, #28]
 800ff28:	fa02 f303 	lsl.w	r3, r2, r3
 800ff2c:	60fb      	str	r3, [r7, #12]
        uint32_t mode = LL_GPIO_GetPinMode(GPIOx, pin);
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	4619      	mov	r1, r3
 800ff32:	6878      	ldr	r0, [r7, #4]
 800ff34:	f7ff fd9c 	bl	800fa70 <LL_GPIO_GetPinMode>
 800ff38:	60b8      	str	r0, [r7, #8]
        const char *modestr = "unknown";
 800ff3a:	4b39      	ldr	r3, [pc, #228]	; (8010020 <probePin+0x10c>)
 800ff3c:	61bb      	str	r3, [r7, #24]
        bool analog = false;
 800ff3e:	2300      	movs	r3, #0
 800ff40:	75fb      	strb	r3, [r7, #23]
 800ff42:	68bb      	ldr	r3, [r7, #8]
 800ff44:	2b03      	cmp	r3, #3
 800ff46:	d83f      	bhi.n	800ffc8 <probePin+0xb4>
 800ff48:	a201      	add	r2, pc, #4	; (adr r2, 800ff50 <probePin+0x3c>)
 800ff4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff4e:	bf00      	nop
 800ff50:	0800ff61 	.word	0x0800ff61
 800ff54:	0800ff93 	.word	0x0800ff93
 800ff58:	0800ffb7 	.word	0x0800ffb7
 800ff5c:	0800ffbd 	.word	0x0800ffbd
        switch (mode) {
        case LL_GPIO_MODE_INPUT:
            switch (LL_GPIO_GetPinPull(GPIOx, pin)) {
 800ff60:	68fb      	ldr	r3, [r7, #12]
 800ff62:	4619      	mov	r1, r3
 800ff64:	6878      	ldr	r0, [r7, #4]
 800ff66:	f7ff fdd9 	bl	800fb1c <LL_GPIO_GetPinPull>
 800ff6a:	4603      	mov	r3, r0
 800ff6c:	2b02      	cmp	r3, #2
 800ff6e:	d00c      	beq.n	800ff8a <probePin+0x76>
 800ff70:	2b02      	cmp	r3, #2
 800ff72:	d828      	bhi.n	800ffc6 <probePin+0xb2>
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d002      	beq.n	800ff7e <probePin+0x6a>
 800ff78:	2b01      	cmp	r3, #1
 800ff7a:	d003      	beq.n	800ff84 <probePin+0x70>
                break;
            case LL_GPIO_PULL_DOWN:
                modestr = "input-pulldown";
                break;
            }
            break;
 800ff7c:	e023      	b.n	800ffc6 <probePin+0xb2>
                modestr = "input-nopull";
 800ff7e:	4b29      	ldr	r3, [pc, #164]	; (8010024 <probePin+0x110>)
 800ff80:	61bb      	str	r3, [r7, #24]
                break;
 800ff82:	e005      	b.n	800ff90 <probePin+0x7c>
                modestr = "input-pullup";
 800ff84:	4b28      	ldr	r3, [pc, #160]	; (8010028 <probePin+0x114>)
 800ff86:	61bb      	str	r3, [r7, #24]
                break;
 800ff88:	e002      	b.n	800ff90 <probePin+0x7c>
                modestr = "input-pulldown";
 800ff8a:	4b28      	ldr	r3, [pc, #160]	; (801002c <probePin+0x118>)
 800ff8c:	61bb      	str	r3, [r7, #24]
                break;
 800ff8e:	bf00      	nop
            break;
 800ff90:	e019      	b.n	800ffc6 <probePin+0xb2>
        case LL_GPIO_MODE_OUTPUT:
            switch (LL_GPIO_GetPinOutputType(GPIOx, pin)) {
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	4619      	mov	r1, r3
 800ff96:	6878      	ldr	r0, [r7, #4]
 800ff98:	f7ff fda0 	bl	800fadc <LL_GPIO_GetPinOutputType>
 800ff9c:	4603      	mov	r3, r0
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d002      	beq.n	800ffa8 <probePin+0x94>
 800ffa2:	2b01      	cmp	r3, #1
 800ffa4:	d003      	beq.n	800ffae <probePin+0x9a>
                break;
            case LL_GPIO_OUTPUT_OPENDRAIN:
                modestr = "output-od";
                break;
            }
            break;
 800ffa6:	e00f      	b.n	800ffc8 <probePin+0xb4>
                modestr = "output-pp";
 800ffa8:	4b21      	ldr	r3, [pc, #132]	; (8010030 <probePin+0x11c>)
 800ffaa:	61bb      	str	r3, [r7, #24]
                break;
 800ffac:	e002      	b.n	800ffb4 <probePin+0xa0>
                modestr = "output-od";
 800ffae:	4b21      	ldr	r3, [pc, #132]	; (8010034 <probePin+0x120>)
 800ffb0:	61bb      	str	r3, [r7, #24]
                break;
 800ffb2:	bf00      	nop
            break;
 800ffb4:	e008      	b.n	800ffc8 <probePin+0xb4>
        case LL_GPIO_MODE_ALTERNATE:
            modestr = "alternate";
 800ffb6:	4b20      	ldr	r3, [pc, #128]	; (8010038 <probePin+0x124>)
 800ffb8:	61bb      	str	r3, [r7, #24]
            break;
 800ffba:	e005      	b.n	800ffc8 <probePin+0xb4>
        case LL_GPIO_MODE_ANALOG:
            modestr = "analog";
 800ffbc:	4b1f      	ldr	r3, [pc, #124]	; (801003c <probePin+0x128>)
 800ffbe:	61bb      	str	r3, [r7, #24]
            analog = true;
 800ffc0:	2301      	movs	r3, #1
 800ffc2:	75fb      	strb	r3, [r7, #23]
            break;
 800ffc4:	e000      	b.n	800ffc8 <probePin+0xb4>
            break;
 800ffc6:	bf00      	nop
        }
        const char *set = "";
 800ffc8:	4b1d      	ldr	r3, [pc, #116]	; (8010040 <probePin+0x12c>)
 800ffca:	613b      	str	r3, [r7, #16]
        if (!analog && GPIO_PIN_RESET != HAL_GPIO_ReadPin(GPIOx, pin)) {
 800ffcc:	7dfb      	ldrb	r3, [r7, #23]
 800ffce:	f083 0301 	eor.w	r3, r3, #1
 800ffd2:	b2db      	uxtb	r3, r3
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d00a      	beq.n	800ffee <probePin+0xda>
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	b29b      	uxth	r3, r3
 800ffdc:	4619      	mov	r1, r3
 800ffde:	6878      	ldr	r0, [r7, #4]
 800ffe0:	f007 fc46 	bl	8017870 <HAL_GPIO_ReadPin>
 800ffe4:	4603      	mov	r3, r0
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d001      	beq.n	800ffee <probePin+0xda>
            set = " HIGH";
 800ffea:	4b16      	ldr	r3, [pc, #88]	; (8010044 <probePin+0x130>)
 800ffec:	613b      	str	r3, [r7, #16]
        }
        APP_PRINTF("%s%d: %s%s\r\n", pinprefix, pini, modestr, set);
 800ffee:	693b      	ldr	r3, [r7, #16]
 800fff0:	9303      	str	r3, [sp, #12]
 800fff2:	69bb      	ldr	r3, [r7, #24]
 800fff4:	9302      	str	r3, [sp, #8]
 800fff6:	69fb      	ldr	r3, [r7, #28]
 800fff8:	9301      	str	r3, [sp, #4]
 800fffa:	683b      	ldr	r3, [r7, #0]
 800fffc:	9300      	str	r3, [sp, #0]
 800fffe:	4b12      	ldr	r3, [pc, #72]	; (8010048 <probePin+0x134>)
 8010000:	2200      	movs	r2, #0
 8010002:	2100      	movs	r1, #0
 8010004:	2001      	movs	r0, #1
 8010006:	f010 fe63 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    for (int pini=0; pini<16; pini++) {
 801000a:	69fb      	ldr	r3, [r7, #28]
 801000c:	3301      	adds	r3, #1
 801000e:	61fb      	str	r3, [r7, #28]
 8010010:	69fb      	ldr	r3, [r7, #28]
 8010012:	2b0f      	cmp	r3, #15
 8010014:	dd86      	ble.n	800ff24 <probePin+0x10>
    }
}
 8010016:	bf00      	nop
 8010018:	bf00      	nop
 801001a:	3720      	adds	r7, #32
 801001c:	46bd      	mov	sp, r7
 801001e:	bd80      	pop	{r7, pc}
 8010020:	080248c0 	.word	0x080248c0
 8010024:	080248c8 	.word	0x080248c8
 8010028:	080248d8 	.word	0x080248d8
 801002c:	080248e8 	.word	0x080248e8
 8010030:	080248f8 	.word	0x080248f8
 8010034:	08024904 	.word	0x08024904
 8010038:	08024910 	.word	0x08024910
 801003c:	0802491c 	.word	0x0802491c
 8010040:	08024924 	.word	0x08024924
 8010044:	08024928 	.word	0x08024928
 8010048:	08024930 	.word	0x08024930

0801004c <trace>:

// Trace output from the notecard
size_t trace(const char *message)
{
 801004c:	b580      	push	{r7, lr}
 801004e:	b084      	sub	sp, #16
 8010050:	af02      	add	r7, sp, #8
 8010052:	6078      	str	r0, [r7, #4]
    APP_PRINTF("%s", message);
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	9300      	str	r3, [sp, #0]
 8010058:	4b06      	ldr	r3, [pc, #24]	; (8010074 <trace+0x28>)
 801005a:	2200      	movs	r2, #0
 801005c:	2100      	movs	r1, #0
 801005e:	2001      	movs	r0, #1
 8010060:	f010 fe36 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
    return strlen(message);
 8010064:	6878      	ldr	r0, [r7, #4]
 8010066:	f7f0 fff5 	bl	8001054 <strlen>
 801006a:	4603      	mov	r3, r0
}
 801006c:	4618      	mov	r0, r3
 801006e:	3708      	adds	r7, #8
 8010070:	46bd      	mov	sp, r7
 8010072:	bd80      	pop	{r7, pc}
 8010074:	08024940 	.word	0x08024940

08010078 <commonCmd>:

// Execute console command
bool commonCmd(char *cmd)
{
 8010078:	b580      	push	{r7, lr}
 801007a:	b0a4      	sub	sp, #144	; 0x90
 801007c:	af02      	add	r7, sp, #8
 801007e:	6078      	str	r0, [r7, #4]

    // Turn trace on/off
    if (strcmp(cmd, "trace") == 0 || strcmp(cmd, "t") == 0) {
 8010080:	494e      	ldr	r1, [pc, #312]	; (80101bc <commonCmd+0x144>)
 8010082:	6878      	ldr	r0, [r7, #4]
 8010084:	f7f0 ffdc 	bl	8001040 <strcmp>
 8010088:	4603      	mov	r3, r0
 801008a:	2b00      	cmp	r3, #0
 801008c:	d006      	beq.n	801009c <commonCmd+0x24>
 801008e:	494c      	ldr	r1, [pc, #304]	; (80101c0 <commonCmd+0x148>)
 8010090:	6878      	ldr	r0, [r7, #4]
 8010092:	f7f0 ffd5 	bl	8001040 <strcmp>
 8010096:	4603      	mov	r3, r0
 8010098:	2b00      	cmp	r3, #0
 801009a:	d109      	bne.n	80100b0 <commonCmd+0x38>
        MX_DBG_Enable();
 801009c:	f000 fae6 	bl	801066c <MX_DBG_Enable>
        APP_PRINTF("TRACE ON\r\n");
 80100a0:	4b48      	ldr	r3, [pc, #288]	; (80101c4 <commonCmd+0x14c>)
 80100a2:	2200      	movs	r2, #0
 80100a4:	2100      	movs	r1, #0
 80100a6:	2001      	movs	r0, #1
 80100a8:	f010 fe12 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return true;
 80100ac:	2301      	movs	r3, #1
 80100ae:	e081      	b.n	80101b4 <commonCmd+0x13c>
    }

    // Turn notecard I/O trace on/off
    if (appIsGateway && (strcmp(cmd, "note") == 0 || strcmp(cmd, "n") == 0)) {
 80100b0:	4b45      	ldr	r3, [pc, #276]	; (80101c8 <commonCmd+0x150>)
 80100b2:	781b      	ldrb	r3, [r3, #0]
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d01a      	beq.n	80100ee <commonCmd+0x76>
 80100b8:	4944      	ldr	r1, [pc, #272]	; (80101cc <commonCmd+0x154>)
 80100ba:	6878      	ldr	r0, [r7, #4]
 80100bc:	f7f0 ffc0 	bl	8001040 <strcmp>
 80100c0:	4603      	mov	r3, r0
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d006      	beq.n	80100d4 <commonCmd+0x5c>
 80100c6:	4942      	ldr	r1, [pc, #264]	; (80101d0 <commonCmd+0x158>)
 80100c8:	6878      	ldr	r0, [r7, #4]
 80100ca:	f7f0 ffb9 	bl	8001040 <strcmp>
 80100ce:	4603      	mov	r3, r0
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d10c      	bne.n	80100ee <commonCmd+0x76>
        NoteSetFnDebugOutput(trace);
 80100d4:	483f      	ldr	r0, [pc, #252]	; (80101d4 <commonCmd+0x15c>)
 80100d6:	f7f5 ff6d 	bl	8005fb4 <NoteSetFnDebugOutput>
        MX_DBG_Enable();
 80100da:	f000 fac7 	bl	801066c <MX_DBG_Enable>
        APP_PRINTF("NOTECARD TRACE ON\r\n");
 80100de:	4b3e      	ldr	r3, [pc, #248]	; (80101d8 <commonCmd+0x160>)
 80100e0:	2200      	movs	r2, #0
 80100e2:	2100      	movs	r1, #0
 80100e4:	2001      	movs	r0, #1
 80100e6:	f010 fdf3 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return true;
 80100ea:	2301      	movs	r3, #1
 80100ec:	e062      	b.n	80101b4 <commonCmd+0x13c>
    }

    // Perform a self-test
    if (strcmp(cmd, "{\"req\":\"card.test\"}") == 0 || strcmp(cmd, "test") == 0) {
 80100ee:	493b      	ldr	r1, [pc, #236]	; (80101dc <commonCmd+0x164>)
 80100f0:	6878      	ldr	r0, [r7, #4]
 80100f2:	f7f0 ffa5 	bl	8001040 <strcmp>
 80100f6:	4603      	mov	r3, r0
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d006      	beq.n	801010a <commonCmd+0x92>
 80100fc:	4938      	ldr	r1, [pc, #224]	; (80101e0 <commonCmd+0x168>)
 80100fe:	6878      	ldr	r0, [r7, #4]
 8010100:	f7f0 ff9e 	bl	8001040 <strcmp>
 8010104:	4603      	mov	r3, r0
 8010106:	2b00      	cmp	r3, #0
 8010108:	d102      	bne.n	8010110 <commonCmd+0x98>
        post(POST_GPIO);
 801010a:	2001      	movs	r0, #1
 801010c:	f7fe f902 	bl	800e314 <post>
    }
    if (strcmp(cmd, "{\"req\":\"card.test\",\"sku\":\"ref\"}") == 0 || strcmp(cmd, "test-ref") == 0) {
 8010110:	4934      	ldr	r1, [pc, #208]	; (80101e4 <commonCmd+0x16c>)
 8010112:	6878      	ldr	r0, [r7, #4]
 8010114:	f7f0 ff94 	bl	8001040 <strcmp>
 8010118:	4603      	mov	r3, r0
 801011a:	2b00      	cmp	r3, #0
 801011c:	d006      	beq.n	801012c <commonCmd+0xb4>
 801011e:	4932      	ldr	r1, [pc, #200]	; (80101e8 <commonCmd+0x170>)
 8010120:	6878      	ldr	r0, [r7, #4]
 8010122:	f7f0 ff8d 	bl	8001040 <strcmp>
 8010126:	4603      	mov	r3, r0
 8010128:	2b00      	cmp	r3, #0
 801012a:	d102      	bne.n	8010132 <commonCmd+0xba>
        post(POST_GPIO|POST_BME);
 801012c:	2003      	movs	r0, #3
 801012e:	f7fe f8f1 	bl	800e314 <post>
    }

    // Restart the module
    if (strcmp(cmd, "restart") == 0) {
 8010132:	492e      	ldr	r1, [pc, #184]	; (80101ec <commonCmd+0x174>)
 8010134:	6878      	ldr	r0, [r7, #4]
 8010136:	f7f0 ff83 	bl	8001040 <strcmp>
 801013a:	4603      	mov	r3, r0
 801013c:	2b00      	cmp	r3, #0
 801013e:	d10d      	bne.n	801015c <commonCmd+0xe4>
        MX_DBG_Enable();
 8010140:	f000 fa94 	bl	801066c <MX_DBG_Enable>
        APP_PRINTF("restarting...\r\n");
 8010144:	4b2a      	ldr	r3, [pc, #168]	; (80101f0 <commonCmd+0x178>)
 8010146:	2200      	movs	r2, #0
 8010148:	2100      	movs	r1, #0
 801014a:	2001      	movs	r0, #1
 801014c:	f010 fdc0 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        HAL_Delay(1000);
 8010150:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8010154:	f002 fd11 	bl	8012b7a <HAL_Delay>
        NVIC_SystemReset();
 8010158:	f7ff fc74 	bl	800fa44 <__NVIC_SystemReset>
    }

    // When debugging power issues, show state of all pins
    if (strcmp(cmd, "probe") == 0) {
 801015c:	4925      	ldr	r1, [pc, #148]	; (80101f4 <commonCmd+0x17c>)
 801015e:	6878      	ldr	r0, [r7, #4]
 8010160:	f7f0 ff6e 	bl	8001040 <strcmp>
 8010164:	4603      	mov	r3, r0
 8010166:	2b00      	cmp	r3, #0
 8010168:	d123      	bne.n	80101b2 <commonCmd+0x13a>
        MX_DBG_Enable();
 801016a:	f000 fa7f 	bl	801066c <MX_DBG_Enable>
        probePin(GPIOA, "PA");
 801016e:	4922      	ldr	r1, [pc, #136]	; (80101f8 <commonCmd+0x180>)
 8010170:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8010174:	f7ff fece 	bl	800ff14 <probePin>
        probePin(GPIOB, "PB");
 8010178:	4920      	ldr	r1, [pc, #128]	; (80101fc <commonCmd+0x184>)
 801017a:	4821      	ldr	r0, [pc, #132]	; (8010200 <commonCmd+0x188>)
 801017c:	f7ff feca 	bl	800ff14 <probePin>
        probePin(GPIOC, "PC");
 8010180:	4920      	ldr	r1, [pc, #128]	; (8010204 <commonCmd+0x18c>)
 8010182:	4821      	ldr	r0, [pc, #132]	; (8010208 <commonCmd+0x190>)
 8010184:	f7ff fec6 	bl	800ff14 <probePin>
        probePin(GPIOH, "PH");
 8010188:	4920      	ldr	r1, [pc, #128]	; (801020c <commonCmd+0x194>)
 801018a:	4821      	ldr	r0, [pc, #132]	; (8010210 <commonCmd+0x198>)
 801018c:	f7ff fec2 	bl	800ff14 <probePin>
        char buf[128];
        MY_ActivePeripherals(buf, sizeof(buf));
 8010190:	f107 0308 	add.w	r3, r7, #8
 8010194:	2180      	movs	r1, #128	; 0x80
 8010196:	4618      	mov	r0, r3
 8010198:	f001 f9c6 	bl	8011528 <MY_ActivePeripherals>
        APP_PRINTF("%s\r\n", buf);
 801019c:	f107 0308 	add.w	r3, r7, #8
 80101a0:	9300      	str	r3, [sp, #0]
 80101a2:	4b1c      	ldr	r3, [pc, #112]	; (8010214 <commonCmd+0x19c>)
 80101a4:	2200      	movs	r2, #0
 80101a6:	2100      	movs	r1, #0
 80101a8:	2001      	movs	r0, #1
 80101aa:	f010 fd91 	bl	8020cd0 <UTIL_ADV_TRACE_COND_FSend>
        return true;
 80101ae:	2301      	movs	r3, #1
 80101b0:	e000      	b.n	80101b4 <commonCmd+0x13c>
    }

    return false;
 80101b2:	2300      	movs	r3, #0
}
 80101b4:	4618      	mov	r0, r3
 80101b6:	3788      	adds	r7, #136	; 0x88
 80101b8:	46bd      	mov	sp, r7
 80101ba:	bd80      	pop	{r7, pc}
 80101bc:	08024944 	.word	0x08024944
 80101c0:	0802494c 	.word	0x0802494c
 80101c4:	08024950 	.word	0x08024950
 80101c8:	20000aaf 	.word	0x20000aaf
 80101cc:	0802495c 	.word	0x0802495c
 80101d0:	08024964 	.word	0x08024964
 80101d4:	0801004d 	.word	0x0801004d
 80101d8:	08024968 	.word	0x08024968
 80101dc:	0802497c 	.word	0x0802497c
 80101e0:	08024990 	.word	0x08024990
 80101e4:	08024998 	.word	0x08024998
 80101e8:	080249b8 	.word	0x080249b8
 80101ec:	080249c4 	.word	0x080249c4
 80101f0:	080249cc 	.word	0x080249cc
 80101f4:	080249dc 	.word	0x080249dc
 80101f8:	080249e4 	.word	0x080249e4
 80101fc:	080249e8 	.word	0x080249e8
 8010200:	48000400 	.word	0x48000400
 8010204:	080249ec 	.word	0x080249ec
 8010208:	48000800 	.word	0x48000800
 801020c:	080249f0 	.word	0x080249f0
 8010210:	48001c00 	.word	0x48001c00
 8010214:	080249f4 	.word	0x080249f4

08010218 <utilHTOA8>:

#include "app.h"

// Convert a byte to 2 hex digits, null-terminating it
void utilHTOA8(unsigned char n, char *p)
{
 8010218:	b480      	push	{r7}
 801021a:	b085      	sub	sp, #20
 801021c:	af00      	add	r7, sp, #0
 801021e:	4603      	mov	r3, r0
 8010220:	6039      	str	r1, [r7, #0]
 8010222:	71fb      	strb	r3, [r7, #7]
    unsigned char nibble = (n >> 4) & 0xf;
 8010224:	79fb      	ldrb	r3, [r7, #7]
 8010226:	091b      	lsrs	r3, r3, #4
 8010228:	73fb      	strb	r3, [r7, #15]
    if (nibble >= 10) {
 801022a:	7bfb      	ldrb	r3, [r7, #15]
 801022c:	2b09      	cmp	r3, #9
 801022e:	d907      	bls.n	8010240 <utilHTOA8+0x28>
        *p++ = 'a' + (nibble-10);
 8010230:	683b      	ldr	r3, [r7, #0]
 8010232:	1c5a      	adds	r2, r3, #1
 8010234:	603a      	str	r2, [r7, #0]
 8010236:	7bfa      	ldrb	r2, [r7, #15]
 8010238:	3257      	adds	r2, #87	; 0x57
 801023a:	b2d2      	uxtb	r2, r2
 801023c:	701a      	strb	r2, [r3, #0]
 801023e:	e006      	b.n	801024e <utilHTOA8+0x36>
    } else {
        *p++ = '0' + nibble;
 8010240:	683b      	ldr	r3, [r7, #0]
 8010242:	1c5a      	adds	r2, r3, #1
 8010244:	603a      	str	r2, [r7, #0]
 8010246:	7bfa      	ldrb	r2, [r7, #15]
 8010248:	3230      	adds	r2, #48	; 0x30
 801024a:	b2d2      	uxtb	r2, r2
 801024c:	701a      	strb	r2, [r3, #0]
    }
    nibble = n & 0xf;
 801024e:	79fb      	ldrb	r3, [r7, #7]
 8010250:	f003 030f 	and.w	r3, r3, #15
 8010254:	73fb      	strb	r3, [r7, #15]
    if (nibble >= 10) {
 8010256:	7bfb      	ldrb	r3, [r7, #15]
 8010258:	2b09      	cmp	r3, #9
 801025a:	d907      	bls.n	801026c <utilHTOA8+0x54>
        *p++ = 'a' + (nibble-10);
 801025c:	683b      	ldr	r3, [r7, #0]
 801025e:	1c5a      	adds	r2, r3, #1
 8010260:	603a      	str	r2, [r7, #0]
 8010262:	7bfa      	ldrb	r2, [r7, #15]
 8010264:	3257      	adds	r2, #87	; 0x57
 8010266:	b2d2      	uxtb	r2, r2
 8010268:	701a      	strb	r2, [r3, #0]
 801026a:	e006      	b.n	801027a <utilHTOA8+0x62>
    } else {
        *p++ = '0' + nibble;
 801026c:	683b      	ldr	r3, [r7, #0]
 801026e:	1c5a      	adds	r2, r3, #1
 8010270:	603a      	str	r2, [r7, #0]
 8010272:	7bfa      	ldrb	r2, [r7, #15]
 8010274:	3230      	adds	r2, #48	; 0x30
 8010276:	b2d2      	uxtb	r2, r2
 8010278:	701a      	strb	r2, [r3, #0]
    }
    *p = '\0';
 801027a:	683b      	ldr	r3, [r7, #0]
 801027c:	2200      	movs	r2, #0
 801027e:	701a      	strb	r2, [r3, #0]
}
 8010280:	bf00      	nop
 8010282:	3714      	adds	r7, #20
 8010284:	46bd      	mov	sp, r7
 8010286:	bc80      	pop	{r7}
 8010288:	4770      	bx	lr

0801028a <utilAddressToText>:

// Convert an address to hex
void utilAddressToText(const uint8_t *address, char *buf, uint32_t buflen)
{
 801028a:	b580      	push	{r7, lr}
 801028c:	b086      	sub	sp, #24
 801028e:	af00      	add	r7, sp, #0
 8010290:	60f8      	str	r0, [r7, #12]
 8010292:	60b9      	str	r1, [r7, #8]
 8010294:	607a      	str	r2, [r7, #4]
    *buf = '\0';
 8010296:	68bb      	ldr	r3, [r7, #8]
 8010298:	2200      	movs	r2, #0
 801029a:	701a      	strb	r2, [r3, #0]
    for (int i=ADDRESS_LEN-1; i>=0; i--) {
 801029c:	230b      	movs	r3, #11
 801029e:	617b      	str	r3, [r7, #20]
 80102a0:	e013      	b.n	80102ca <utilAddressToText+0x40>
        char hex[3];
        utilHTOA8(address[i], hex);
 80102a2:	697b      	ldr	r3, [r7, #20]
 80102a4:	68fa      	ldr	r2, [r7, #12]
 80102a6:	4413      	add	r3, r2
 80102a8:	781b      	ldrb	r3, [r3, #0]
 80102aa:	f107 0210 	add.w	r2, r7, #16
 80102ae:	4611      	mov	r1, r2
 80102b0:	4618      	mov	r0, r3
 80102b2:	f7ff ffb1 	bl	8010218 <utilHTOA8>
        strlcat(buf, hex, buflen);
 80102b6:	f107 0310 	add.w	r3, r7, #16
 80102ba:	687a      	ldr	r2, [r7, #4]
 80102bc:	4619      	mov	r1, r3
 80102be:	68b8      	ldr	r0, [r7, #8]
 80102c0:	f7f7 fa94 	bl	80077ec <strlcat>
    for (int i=ADDRESS_LEN-1; i>=0; i--) {
 80102c4:	697b      	ldr	r3, [r7, #20]
 80102c6:	3b01      	subs	r3, #1
 80102c8:	617b      	str	r3, [r7, #20]
 80102ca:	697b      	ldr	r3, [r7, #20]
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	dae8      	bge.n	80102a2 <utilAddressToText+0x18>
    }
}
 80102d0:	bf00      	nop
 80102d2:	bf00      	nop
 80102d4:	3718      	adds	r7, #24
 80102d6:	46bd      	mov	sp, r7
 80102d8:	bd80      	pop	{r7, pc}

080102da <extractNameComponents>:

// Given an env var with a name and potentially a location in parens, extract them,
// and the name buf must be SENSOR_NAME_MAX.
void extractNameComponents(char *in, char *namebuf, char *olcbuf, uint32_t olcbuflen)
{
 80102da:	b480      	push	{r7}
 80102dc:	b087      	sub	sp, #28
 80102de:	af00      	add	r7, sp, #0
 80102e0:	60f8      	str	r0, [r7, #12]
 80102e2:	60b9      	str	r1, [r7, #8]
 80102e4:	607a      	str	r2, [r7, #4]
 80102e6:	603b      	str	r3, [r7, #0]

    // Skip leading blanks
    while (*in == ' ' && *in != '\0') {
 80102e8:	e002      	b.n	80102f0 <extractNameComponents+0x16>
        in++;
 80102ea:	68fb      	ldr	r3, [r7, #12]
 80102ec:	3301      	adds	r3, #1
 80102ee:	60fb      	str	r3, [r7, #12]
    while (*in == ' ' && *in != '\0') {
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	781b      	ldrb	r3, [r3, #0]
 80102f4:	2b20      	cmp	r3, #32
 80102f6:	d103      	bne.n	8010300 <extractNameComponents+0x26>
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	781b      	ldrb	r3, [r3, #0]
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d1f4      	bne.n	80102ea <extractNameComponents+0x10>
    }

    // Copy name until a paren
    uint32_t namelen = 0;
 8010300:	2300      	movs	r3, #0
 8010302:	617b      	str	r3, [r7, #20]
    while (*in != '\0' && *in != '(') {
 8010304:	e010      	b.n	8010328 <extractNameComponents+0x4e>
        if (namebuf != NULL && namelen < (SENSOR_NAME_MAX-1)) {
 8010306:	68bb      	ldr	r3, [r7, #8]
 8010308:	2b00      	cmp	r3, #0
 801030a:	d00a      	beq.n	8010322 <extractNameComponents+0x48>
 801030c:	697b      	ldr	r3, [r7, #20]
 801030e:	2b30      	cmp	r3, #48	; 0x30
 8010310:	d807      	bhi.n	8010322 <extractNameComponents+0x48>
            namebuf[namelen++] = *in;
 8010312:	697b      	ldr	r3, [r7, #20]
 8010314:	1c5a      	adds	r2, r3, #1
 8010316:	617a      	str	r2, [r7, #20]
 8010318:	68ba      	ldr	r2, [r7, #8]
 801031a:	4413      	add	r3, r2
 801031c:	68fa      	ldr	r2, [r7, #12]
 801031e:	7812      	ldrb	r2, [r2, #0]
 8010320:	701a      	strb	r2, [r3, #0]
        }
        in++;
 8010322:	68fb      	ldr	r3, [r7, #12]
 8010324:	3301      	adds	r3, #1
 8010326:	60fb      	str	r3, [r7, #12]
    while (*in != '\0' && *in != '(') {
 8010328:	68fb      	ldr	r3, [r7, #12]
 801032a:	781b      	ldrb	r3, [r3, #0]
 801032c:	2b00      	cmp	r3, #0
 801032e:	d003      	beq.n	8010338 <extractNameComponents+0x5e>
 8010330:	68fb      	ldr	r3, [r7, #12]
 8010332:	781b      	ldrb	r3, [r3, #0]
 8010334:	2b28      	cmp	r3, #40	; 0x28
 8010336:	d1e6      	bne.n	8010306 <extractNameComponents+0x2c>
    }

    // Remove trailing whitespace and null-terminate
    if (namebuf != NULL) {
 8010338:	68bb      	ldr	r3, [r7, #8]
 801033a:	2b00      	cmp	r3, #0
 801033c:	d012      	beq.n	8010364 <extractNameComponents+0x8a>
        while (namelen > 0 && namebuf[namelen-1] == ' ') {
 801033e:	e002      	b.n	8010346 <extractNameComponents+0x6c>
            namelen--;
 8010340:	697b      	ldr	r3, [r7, #20]
 8010342:	3b01      	subs	r3, #1
 8010344:	617b      	str	r3, [r7, #20]
        while (namelen > 0 && namebuf[namelen-1] == ' ') {
 8010346:	697b      	ldr	r3, [r7, #20]
 8010348:	2b00      	cmp	r3, #0
 801034a:	d006      	beq.n	801035a <extractNameComponents+0x80>
 801034c:	697b      	ldr	r3, [r7, #20]
 801034e:	3b01      	subs	r3, #1
 8010350:	68ba      	ldr	r2, [r7, #8]
 8010352:	4413      	add	r3, r2
 8010354:	781b      	ldrb	r3, [r3, #0]
 8010356:	2b20      	cmp	r3, #32
 8010358:	d0f2      	beq.n	8010340 <extractNameComponents+0x66>
        }
        namebuf[namelen] = '\0';
 801035a:	68ba      	ldr	r2, [r7, #8]
 801035c:	697b      	ldr	r3, [r7, #20]
 801035e:	4413      	add	r3, r2
 8010360:	2200      	movs	r2, #0
 8010362:	701a      	strb	r2, [r3, #0]
    }

    // Extract OLC
    if (olcbuf != NULL) {
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	2b00      	cmp	r3, #0
 8010368:	d027      	beq.n	80103ba <extractNameComponents+0xe0>
        *olcbuf = '\0';
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	2200      	movs	r2, #0
 801036e:	701a      	strb	r2, [r3, #0]
        if (*in == '[') {
 8010370:	68fb      	ldr	r3, [r7, #12]
 8010372:	781b      	ldrb	r3, [r3, #0]
 8010374:	2b5b      	cmp	r3, #91	; 0x5b
 8010376:	d120      	bne.n	80103ba <extractNameComponents+0xe0>
            int olclen = 0;
 8010378:	2300      	movs	r3, #0
 801037a:	613b      	str	r3, [r7, #16]
            while (true) {
                ++in;
 801037c:	68fb      	ldr	r3, [r7, #12]
 801037e:	3301      	adds	r3, #1
 8010380:	60fb      	str	r3, [r7, #12]
                if (*in == '\0' || *in == ']') {
 8010382:	68fb      	ldr	r3, [r7, #12]
 8010384:	781b      	ldrb	r3, [r3, #0]
 8010386:	2b00      	cmp	r3, #0
 8010388:	d012      	beq.n	80103b0 <extractNameComponents+0xd6>
 801038a:	68fb      	ldr	r3, [r7, #12]
 801038c:	781b      	ldrb	r3, [r3, #0]
 801038e:	2b5d      	cmp	r3, #93	; 0x5d
 8010390:	d00e      	beq.n	80103b0 <extractNameComponents+0xd6>
                    break;
                }
                if (olclen < (olcbuflen-1)) {
 8010392:	683b      	ldr	r3, [r7, #0]
 8010394:	1e5a      	subs	r2, r3, #1
 8010396:	693b      	ldr	r3, [r7, #16]
 8010398:	429a      	cmp	r2, r3
 801039a:	d9ef      	bls.n	801037c <extractNameComponents+0xa2>
                    olcbuf[olclen++] = *in;
 801039c:	693b      	ldr	r3, [r7, #16]
 801039e:	1c5a      	adds	r2, r3, #1
 80103a0:	613a      	str	r2, [r7, #16]
 80103a2:	461a      	mov	r2, r3
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	4413      	add	r3, r2
 80103a8:	68fa      	ldr	r2, [r7, #12]
 80103aa:	7812      	ldrb	r2, [r2, #0]
 80103ac:	701a      	strb	r2, [r3, #0]
                ++in;
 80103ae:	e7e5      	b.n	801037c <extractNameComponents+0xa2>
                }
            }
            olcbuf[olclen] = '\0';
 80103b0:	693b      	ldr	r3, [r7, #16]
 80103b2:	687a      	ldr	r2, [r7, #4]
 80103b4:	4413      	add	r3, r2
 80103b6:	2200      	movs	r2, #0
 80103b8:	701a      	strb	r2, [r3, #0]
        }
    }

}
 80103ba:	bf00      	nop
 80103bc:	371c      	adds	r7, #28
 80103be:	46bd      	mov	sp, r7
 80103c0:	bc80      	pop	{r7}
 80103c2:	4770      	bx	lr

080103c4 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80103c4:	b480      	push	{r7}
 80103c6:	b083      	sub	sp, #12
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80103cc:	4b06      	ldr	r3, [pc, #24]	; (80103e8 <LL_EXTI_EnableIT_32_63+0x24>)
 80103ce:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80103d2:	4905      	ldr	r1, [pc, #20]	; (80103e8 <LL_EXTI_EnableIT_32_63+0x24>)
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	4313      	orrs	r3, r2
 80103d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80103dc:	bf00      	nop
 80103de:	370c      	adds	r7, #12
 80103e0:	46bd      	mov	sp, r7
 80103e2:	bc80      	pop	{r7}
 80103e4:	4770      	bx	lr
 80103e6:	bf00      	nop
 80103e8:	58000800 	.word	0x58000800

080103ec <MX_DBG_TxCpltCallback>:
static void (*dbgRxCallback)(uint8_t *rxChar, uint16_t size, uint8_t error) = NULL;
static void (*dbgTxCpltCallback)(void *) = NULL;

// Register a TX completion callback
void MX_DBG_TxCpltCallback(void (*cb)(void *))
{
 80103ec:	b480      	push	{r7}
 80103ee:	b083      	sub	sp, #12
 80103f0:	af00      	add	r7, sp, #0
 80103f2:	6078      	str	r0, [r7, #4]
    dbgTxCpltCallback = cb;
 80103f4:	4a03      	ldr	r2, [pc, #12]	; (8010404 <MX_DBG_TxCpltCallback+0x18>)
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	6013      	str	r3, [r2, #0]
}
 80103fa:	bf00      	nop
 80103fc:	370c      	adds	r7, #12
 80103fe:	46bd      	mov	sp, r7
 8010400:	bc80      	pop	{r7}
 8010402:	4770      	bx	lr
 8010404:	20000e24 	.word	0x20000e24

08010408 <HAL_UART_TxCpltCallback>:

// Transmit complete callback for serial ports
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8010408:	b580      	push	{r7, lr}
 801040a:	b082      	sub	sp, #8
 801040c:	af00      	add	r7, sp, #0
 801040e:	6078      	str	r0, [r7, #4]
    if (dbgTxCpltCallback != NULL) {
 8010410:	4b05      	ldr	r3, [pc, #20]	; (8010428 <HAL_UART_TxCpltCallback+0x20>)
 8010412:	681b      	ldr	r3, [r3, #0]
 8010414:	2b00      	cmp	r3, #0
 8010416:	d003      	beq.n	8010420 <HAL_UART_TxCpltCallback+0x18>
        dbgTxCpltCallback(huart);
 8010418:	4b03      	ldr	r3, [pc, #12]	; (8010428 <HAL_UART_TxCpltCallback+0x20>)
 801041a:	681b      	ldr	r3, [r3, #0]
 801041c:	6878      	ldr	r0, [r7, #4]
 801041e:	4798      	blx	r3
    } 
}
 8010420:	bf00      	nop
 8010422:	3708      	adds	r7, #8
 8010424:	46bd      	mov	sp, r7
 8010426:	bd80      	pop	{r7, pc}
 8010428:	20000e24 	.word	0x20000e24

0801042c <MX_DBG_RxCallback>:

// Set the optional rx callback
void MX_DBG_RxCallback(void (*cb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 801042c:	b480      	push	{r7}
 801042e:	b083      	sub	sp, #12
 8010430:	af00      	add	r7, sp, #0
 8010432:	6078      	str	r0, [r7, #4]
    dbgRxCallback = cb;
 8010434:	4a03      	ldr	r2, [pc, #12]	; (8010444 <MX_DBG_RxCallback+0x18>)
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	6013      	str	r3, [r2, #0]
}
 801043a:	bf00      	nop
 801043c:	370c      	adds	r7, #12
 801043e:	46bd      	mov	sp, r7
 8010440:	bc80      	pop	{r7}
 8010442:	4770      	bx	lr
 8010444:	20000e20 	.word	0x20000e20

08010448 <MX_DBG_Active>:

// See if the debugger is active
bool MX_DBG_Active()
{
 8010448:	b480      	push	{r7}
 801044a:	af00      	add	r7, sp, #0
    return ((CoreDebug->DHCSR & CoreDebug_DHCSR_C_DEBUGEN_Msk) != 0);
 801044c:	4b06      	ldr	r3, [pc, #24]	; (8010468 <MX_DBG_Active+0x20>)
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	f003 0301 	and.w	r3, r3, #1
 8010454:	2b00      	cmp	r3, #0
 8010456:	bf14      	ite	ne
 8010458:	2301      	movne	r3, #1
 801045a:	2300      	moveq	r3, #0
 801045c:	b2db      	uxtb	r3, r3
}
 801045e:	4618      	mov	r0, r3
 8010460:	46bd      	mov	sp, r7
 8010462:	bc80      	pop	{r7}
 8010464:	4770      	bx	lr
 8010466:	bf00      	nop
 8010468:	e000edf0 	.word	0xe000edf0

0801046c <MX_DBG>:

// Output a message to the console, a line at a time because
// the STM32CubeIDE doesn't recognize \n as doing an implicit
// carriage return.
void MX_DBG(const char *message, size_t length, uint32_t timeout)
{
 801046c:	b580      	push	{r7, lr}
 801046e:	b084      	sub	sp, #16
 8010470:	af00      	add	r7, sp, #0
 8010472:	60f8      	str	r0, [r7, #12]
 8010474:	60b9      	str	r1, [r7, #8]
 8010476:	607a      	str	r2, [r7, #4]
#if (DEBUGGER_ON_USART2||DEBUGGER_ON_LPUART1)
#if DEBUGGER_ON_USART2
    MX_USART2_UART_Transmit((uint8_t *)message, length, timeout);
#endif
#if DEBUGGER_ON_LPUART1
    MX_LPUART1_UART_Transmit((uint8_t *)message, length, timeout);
 8010478:	687a      	ldr	r2, [r7, #4]
 801047a:	68b9      	ldr	r1, [r7, #8]
 801047c:	68f8      	ldr	r0, [r7, #12]
 801047e:	f000 fff9 	bl	8011474 <MX_LPUART1_UART_Transmit>
        __dwrite(_LLIO_STDOUT, (const unsigned char *)message, length);
    }
#endif
#endif

}
 8010482:	bf00      	nop
 8010484:	3710      	adds	r7, #16
 8010486:	46bd      	mov	sp, r7
 8010488:	bd80      	pop	{r7, pc}

0801048a <MX_DBG_Suspend>:

// Prepare for going into stop2 mode
void MX_DBG_Suspend()
{
 801048a:	b580      	push	{r7, lr}
 801048c:	af00      	add	r7, sp, #0
#if DEBUGGER_ON_USART2
    MX_USART2_UART_Suspend();
#endif
#if DEBUGGER_ON_LPUART1
    MX_LPUART1_UART_Suspend();
 801048e:	f000 ffc7 	bl	8011420 <MX_LPUART1_UART_Suspend>
#endif
}
 8010492:	bf00      	nop
 8010494:	bd80      	pop	{r7, pc}
	...

08010498 <MX_DBG_Resume>:

// Resume after coming out of STOP2 mode
void MX_DBG_Resume()
{
 8010498:	b580      	push	{r7, lr}
 801049a:	af00      	add	r7, sp, #0
#if DEBUGGER_ON_USART2
    MX_USART2_UART_Resume();
    dbgRestartReceive(&huart2);
#endif
#if DEBUGGER_ON_LPUART1
    MX_LPUART1_UART_Resume();
 801049c:	f000 ffe4 	bl	8011468 <MX_LPUART1_UART_Resume>
    dbgRestartReceive(&hlpuart1);
 80104a0:	4802      	ldr	r0, [pc, #8]	; (80104ac <MX_DBG_Resume+0x14>)
 80104a2:	f000 f863 	bl	801056c <dbgRestartReceive>
#endif
}
 80104a6:	bf00      	nop
 80104a8:	bd80      	pop	{r7, pc}
 80104aa:	bf00      	nop
 80104ac:	20001e60 	.word	0x20001e60

080104b0 <MX_DBG_Available>:

// Get pending received bytes and reset the counter.
bool MX_DBG_Available(void)
{
 80104b0:	b480      	push	{r7}
 80104b2:	b083      	sub	sp, #12
 80104b4:	af00      	add	r7, sp, #0
    uint32_t drainIndex = dbgReceiveDrainIndex;
 80104b6:	4b08      	ldr	r3, [pc, #32]	; (80104d8 <MX_DBG_Available+0x28>)
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	607b      	str	r3, [r7, #4]
    if (dbgReceiveFillIndex != drainIndex) {
 80104bc:	4b07      	ldr	r3, [pc, #28]	; (80104dc <MX_DBG_Available+0x2c>)
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	687a      	ldr	r2, [r7, #4]
 80104c2:	429a      	cmp	r2, r3
 80104c4:	d001      	beq.n	80104ca <MX_DBG_Available+0x1a>
        return true;
 80104c6:	2301      	movs	r3, #1
 80104c8:	e000      	b.n	80104cc <MX_DBG_Available+0x1c>
    }
    return false;
 80104ca:	2300      	movs	r3, #0
}
 80104cc:	4618      	mov	r0, r3
 80104ce:	370c      	adds	r7, #12
 80104d0:	46bd      	mov	sp, r7
 80104d2:	bc80      	pop	{r7}
 80104d4:	4770      	bx	lr
 80104d6:	bf00      	nop
 80104d8:	20000e18 	.word	0x20000e18
 80104dc:	20000e14 	.word	0x20000e14

080104e0 <MX_DBG_Receive>:

// Get pending received bytes and reset the counter.
uint8_t MX_DBG_Receive(bool *underrun, bool *overrun)
{
 80104e0:	b480      	push	{r7}
 80104e2:	b087      	sub	sp, #28
 80104e4:	af00      	add	r7, sp, #0
 80104e6:	6078      	str	r0, [r7, #4]
 80104e8:	6039      	str	r1, [r7, #0]
    if (overrun != NULL) {
 80104ea:	683b      	ldr	r3, [r7, #0]
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d006      	beq.n	80104fe <MX_DBG_Receive+0x1e>
        *overrun = dbgReceiveOverrun;
 80104f0:	4b1a      	ldr	r3, [pc, #104]	; (801055c <MX_DBG_Receive+0x7c>)
 80104f2:	781a      	ldrb	r2, [r3, #0]
 80104f4:	683b      	ldr	r3, [r7, #0]
 80104f6:	701a      	strb	r2, [r3, #0]
        dbgReceiveOverrun = false;
 80104f8:	4b18      	ldr	r3, [pc, #96]	; (801055c <MX_DBG_Receive+0x7c>)
 80104fa:	2200      	movs	r2, #0
 80104fc:	701a      	strb	r2, [r3, #0]
    }
    uint32_t drainIndex = dbgReceiveDrainIndex;
 80104fe:	4b18      	ldr	r3, [pc, #96]	; (8010560 <MX_DBG_Receive+0x80>)
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	613b      	str	r3, [r7, #16]
    if (dbgReceiveFillIndex == drainIndex) {
 8010504:	4b17      	ldr	r3, [pc, #92]	; (8010564 <MX_DBG_Receive+0x84>)
 8010506:	681b      	ldr	r3, [r3, #0]
 8010508:	693a      	ldr	r2, [r7, #16]
 801050a:	429a      	cmp	r2, r3
 801050c:	d107      	bne.n	801051e <MX_DBG_Receive+0x3e>
        if (underrun != NULL) {
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	2b00      	cmp	r3, #0
 8010512:	d002      	beq.n	801051a <MX_DBG_Receive+0x3a>
            *underrun = true;
 8010514:	687b      	ldr	r3, [r7, #4]
 8010516:	2201      	movs	r2, #1
 8010518:	701a      	strb	r2, [r3, #0]
        }
        return 0;
 801051a:	2300      	movs	r3, #0
 801051c:	e019      	b.n	8010552 <MX_DBG_Receive+0x72>
    }
    if (underrun != NULL) {
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	2b00      	cmp	r3, #0
 8010522:	d002      	beq.n	801052a <MX_DBG_Receive+0x4a>
        *underrun = false;
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	2200      	movs	r2, #0
 8010528:	701a      	strb	r2, [r3, #0]
    }
    uint32_t nextIndex = dbgReceiveDrainIndex + 1;
 801052a:	4b0d      	ldr	r3, [pc, #52]	; (8010560 <MX_DBG_Receive+0x80>)
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	3301      	adds	r3, #1
 8010530:	617b      	str	r3, [r7, #20]
    if (nextIndex >= sizeof(dbgReceiveBuffer)) {
 8010532:	697b      	ldr	r3, [r7, #20]
 8010534:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8010538:	d301      	bcc.n	801053e <MX_DBG_Receive+0x5e>
        nextIndex = 0;
 801053a:	2300      	movs	r3, #0
 801053c:	617b      	str	r3, [r7, #20]
    }
    volatile uint8_t databyte = dbgReceiveBuffer[dbgReceiveDrainIndex];
 801053e:	4b08      	ldr	r3, [pc, #32]	; (8010560 <MX_DBG_Receive+0x80>)
 8010540:	681b      	ldr	r3, [r3, #0]
 8010542:	4a09      	ldr	r2, [pc, #36]	; (8010568 <MX_DBG_Receive+0x88>)
 8010544:	5cd3      	ldrb	r3, [r2, r3]
 8010546:	73fb      	strb	r3, [r7, #15]
    dbgReceiveDrainIndex = nextIndex;
 8010548:	4a05      	ldr	r2, [pc, #20]	; (8010560 <MX_DBG_Receive+0x80>)
 801054a:	697b      	ldr	r3, [r7, #20]
 801054c:	6013      	str	r3, [r2, #0]
    return databyte;
 801054e:	7bfb      	ldrb	r3, [r7, #15]
 8010550:	b2db      	uxtb	r3, r3
}
 8010552:	4618      	mov	r0, r3
 8010554:	371c      	adds	r7, #28
 8010556:	46bd      	mov	sp, r7
 8010558:	bc80      	pop	{r7}
 801055a:	4770      	bx	lr
 801055c:	20000e10 	.word	0x20000e10
 8010560:	20000e18 	.word	0x20000e18
 8010564:	20000e14 	.word	0x20000e14
 8010568:	20001b68 	.word	0x20001b68

0801056c <dbgRestartReceive>:

// ISR for debug character receive
#if (DEBUGGER_ON_USART2||DEBUGGER_ON_LPUART1)
void dbgRestartReceive(UART_HandleTypeDef *huart)
{
 801056c:	b580      	push	{r7, lr}
 801056e:	b082      	sub	sp, #8
 8010570:	af00      	add	r7, sp, #0
 8010572:	6078      	str	r0, [r7, #4]
    // Use zero/nonzero as an indicator of a valid byte having been received
    dbgReceiveBuffer[dbgReceiveFillIndex] = 0;
 8010574:	4b08      	ldr	r3, [pc, #32]	; (8010598 <dbgRestartReceive+0x2c>)
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	4a08      	ldr	r2, [pc, #32]	; (801059c <dbgRestartReceive+0x30>)
 801057a:	2100      	movs	r1, #0
 801057c:	54d1      	strb	r1, [r2, r3]
#else
    HAL_UART_Receive_IT(huart, &dbgReceiveBuffer[dbgReceiveFillIndex], 1);
#endif
#endif
#if DEBUGGER_ON_LPUART1
    HAL_UART_Receive_IT(huart, &dbgReceiveBuffer[dbgReceiveFillIndex], 1);
 801057e:	4b06      	ldr	r3, [pc, #24]	; (8010598 <dbgRestartReceive+0x2c>)
 8010580:	681b      	ldr	r3, [r3, #0]
 8010582:	4a06      	ldr	r2, [pc, #24]	; (801059c <dbgRestartReceive+0x30>)
 8010584:	4413      	add	r3, r2
 8010586:	2201      	movs	r2, #1
 8010588:	4619      	mov	r1, r3
 801058a:	6878      	ldr	r0, [r7, #4]
 801058c:	f00b ff58 	bl	801c440 <HAL_UART_Receive_IT>
#endif
}
 8010590:	bf00      	nop
 8010592:	3708      	adds	r7, #8
 8010594:	46bd      	mov	sp, r7
 8010596:	bd80      	pop	{r7, pc}
 8010598:	20000e14 	.word	0x20000e14
 801059c:	20001b68 	.word	0x20001b68

080105a0 <dbgReceivedByteISR>:
void dbgReceivedByteISR(UART_HandleTypeDef *huart)
{
 80105a0:	b580      	push	{r7, lr}
 80105a2:	b084      	sub	sp, #16
 80105a4:	af00      	add	r7, sp, #0
 80105a6:	6078      	str	r0, [r7, #4]

    // Ingest the byte
    uint32_t nextIndex = dbgReceiveFillIndex + 1;
 80105a8:	4b1b      	ldr	r3, [pc, #108]	; (8010618 <dbgReceivedByteISR+0x78>)
 80105aa:	681b      	ldr	r3, [r3, #0]
 80105ac:	3301      	adds	r3, #1
 80105ae:	60fb      	str	r3, [r7, #12]
    if (nextIndex >= sizeof(dbgReceiveBuffer)) {
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80105b6:	d301      	bcc.n	80105bc <dbgReceivedByteISR+0x1c>
        nextIndex = 0;
 80105b8:	2300      	movs	r3, #0
 80105ba:	60fb      	str	r3, [r7, #12]
    }
    if (nextIndex == dbgReceiveDrainIndex) {
 80105bc:	4b17      	ldr	r3, [pc, #92]	; (801061c <dbgReceivedByteISR+0x7c>)
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	68fa      	ldr	r2, [r7, #12]
 80105c2:	429a      	cmp	r2, r3
 80105c4:	d103      	bne.n	80105ce <dbgReceivedByteISR+0x2e>
        dbgReceiveOverrun = true;
 80105c6:	4b16      	ldr	r3, [pc, #88]	; (8010620 <dbgReceivedByteISR+0x80>)
 80105c8:	2201      	movs	r2, #1
 80105ca:	701a      	strb	r2, [r3, #0]
 80105cc:	e002      	b.n	80105d4 <dbgReceivedByteISR+0x34>
    } else {
        dbgReceiveFillIndex = nextIndex;
 80105ce:	4a12      	ldr	r2, [pc, #72]	; (8010618 <dbgReceivedByteISR+0x78>)
 80105d0:	68fb      	ldr	r3, [r7, #12]
 80105d2:	6013      	str	r3, [r2, #0]
    }
    dbgRestartReceive(huart);
 80105d4:	6878      	ldr	r0, [r7, #4]
 80105d6:	f7ff ffc9 	bl	801056c <dbgRestartReceive>

    // Notify someone
    if (dbgRxCallback == NULL) {
 80105da:	4b12      	ldr	r3, [pc, #72]	; (8010624 <dbgReceivedByteISR+0x84>)
 80105dc:	681b      	ldr	r3, [r3, #0]
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d110      	bne.n	8010604 <dbgReceivedByteISR+0x64>
        MX_AppISR(0);
 80105e2:	2000      	movs	r0, #0
 80105e4:	f7fa f9b8 	bl	800a958 <MX_AppISR>
            uint8_t ch = MX_DBG_Receive(NULL, NULL);
            dbgRxCallback(&ch, 1, 0);
        }
    }

}
 80105e8:	e011      	b.n	801060e <dbgReceivedByteISR+0x6e>
            uint8_t ch = MX_DBG_Receive(NULL, NULL);
 80105ea:	2100      	movs	r1, #0
 80105ec:	2000      	movs	r0, #0
 80105ee:	f7ff ff77 	bl	80104e0 <MX_DBG_Receive>
 80105f2:	4603      	mov	r3, r0
 80105f4:	72fb      	strb	r3, [r7, #11]
            dbgRxCallback(&ch, 1, 0);
 80105f6:	4b0b      	ldr	r3, [pc, #44]	; (8010624 <dbgReceivedByteISR+0x84>)
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	f107 000b 	add.w	r0, r7, #11
 80105fe:	2200      	movs	r2, #0
 8010600:	2101      	movs	r1, #1
 8010602:	4798      	blx	r3
        while (MX_DBG_Available()) {
 8010604:	f7ff ff54 	bl	80104b0 <MX_DBG_Available>
 8010608:	4603      	mov	r3, r0
 801060a:	2b00      	cmp	r3, #0
 801060c:	d1ed      	bne.n	80105ea <dbgReceivedByteISR+0x4a>
}
 801060e:	bf00      	nop
 8010610:	3710      	adds	r7, #16
 8010612:	46bd      	mov	sp, r7
 8010614:	bd80      	pop	{r7, pc}
 8010616:	bf00      	nop
 8010618:	20000e14 	.word	0x20000e14
 801061c:	20000e18 	.word	0x20000e18
 8010620:	20000e10 	.word	0x20000e10
 8010624:	20000e20 	.word	0x20000e20

08010628 <MX_DBG_Disable>:
#endif

// Put debug to sleep if we haven't yet had a keystroke
void MX_DBG_Disable()
{
 8010628:	b580      	push	{r7, lr}
 801062a:	af00      	add	r7, sp, #0
    dbgDisableOutput = true;
 801062c:	4b03      	ldr	r3, [pc, #12]	; (801063c <MX_DBG_Disable+0x14>)
 801062e:	2201      	movs	r2, #1
 8010630:	701a      	strb	r2, [r3, #0]
    UTIL_ADV_TRACE_SetVerboseLevel(VLEVEL_OFF);
 8010632:	2000      	movs	r0, #0
 8010634:	f010 fbce 	bl	8020dd4 <UTIL_ADV_TRACE_SetVerboseLevel>
}
 8010638:	bf00      	nop
 801063a:	bd80      	pop	{r7, pc}
 801063c:	20000e1c 	.word	0x20000e1c

08010640 <MX_DBG_Enabled>:

// See if output is currently enabled
bool MX_DBG_Enabled()
{
 8010640:	b480      	push	{r7}
 8010642:	af00      	add	r7, sp, #0
    return !dbgDisableOutput;
 8010644:	4b08      	ldr	r3, [pc, #32]	; (8010668 <MX_DBG_Enabled+0x28>)
 8010646:	781b      	ldrb	r3, [r3, #0]
 8010648:	2b00      	cmp	r3, #0
 801064a:	bf14      	ite	ne
 801064c:	2301      	movne	r3, #1
 801064e:	2300      	moveq	r3, #0
 8010650:	b2db      	uxtb	r3, r3
 8010652:	f083 0301 	eor.w	r3, r3, #1
 8010656:	b2db      	uxtb	r3, r3
 8010658:	f003 0301 	and.w	r3, r3, #1
 801065c:	b2db      	uxtb	r3, r3
}
 801065e:	4618      	mov	r0, r3
 8010660:	46bd      	mov	sp, r7
 8010662:	bc80      	pop	{r7}
 8010664:	4770      	bx	lr
 8010666:	bf00      	nop
 8010668:	20000e1c 	.word	0x20000e1c

0801066c <MX_DBG_Enable>:

// Wake up debug
void MX_DBG_Enable()
{
 801066c:	b580      	push	{r7, lr}
 801066e:	af00      	add	r7, sp, #0
    dbgDisableOutput = false;
 8010670:	4b03      	ldr	r3, [pc, #12]	; (8010680 <MX_DBG_Enable+0x14>)
 8010672:	2200      	movs	r2, #0
 8010674:	701a      	strb	r2, [r3, #0]
    UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8010676:	2002      	movs	r0, #2
 8010678:	f010 fbac 	bl	8020dd4 <UTIL_ADV_TRACE_SetVerboseLevel>
}
 801067c:	bf00      	nop
 801067e:	bd80      	pop	{r7, pc}
 8010680:	20000e1c 	.word	0x20000e1c

08010684 <MX_DBG_Init>:

// Init debugging
void MX_DBG_Init(void)
{
 8010684:	b580      	push	{r7, lr}
 8010686:	b086      	sub	sp, #24
 8010688:	af00      	add	r7, sp, #0

    // Initialize debug output
#if DEBUGGER_ON_LPUART1

    // Init UART
    MX_LPUART1_UART_Init();
 801068a:	f000 fe75 	bl	8011378 <MX_LPUART1_UART_Init>

    // Register a receive callback and initiate the receive
    HAL_UART_RegisterCallback(&hlpuart1, HAL_UART_RX_COMPLETE_CB_ID, dbgReceivedByteISR);
 801068e:	4a1f      	ldr	r2, [pc, #124]	; (801070c <MX_DBG_Init+0x88>)
 8010690:	2103      	movs	r1, #3
 8010692:	481f      	ldr	r0, [pc, #124]	; (8010710 <MX_DBG_Init+0x8c>)
 8010694:	f00b fd8a 	bl	801c1ac <HAL_UART_RegisterCallback>
    dbgRestartReceive(&hlpuart1);
 8010698:	481d      	ldr	r0, [pc, #116]	; (8010710 <MX_DBG_Init+0x8c>)
 801069a:	f7ff ff67 	bl	801056c <dbgRestartReceive>
    HAL_GPIO_WritePin(DBG_LINE4_GPIO_Port, DBG_LINE4_Pin, GPIO_PIN_RESET);

#endif  // Radio debugging

    // Enable or disable debug mode
    if (MX_DBG_Active()) {
 801069e:	f7ff fed3 	bl	8010448 <MX_DBG_Active>
 80106a2:	4603      	mov	r3, r0
 80106a4:	2b00      	cmp	r3, #0
 80106a6:	d00a      	beq.n	80106be <MX_DBG_Init+0x3a>
        LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);    // RM0453 Table 93 38.3.4
 80106a8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80106ac:	f7ff fe8a 	bl	80103c4 <LL_EXTI_EnableIT_32_63>
        HAL_DBGMCU_EnableDBGSleepMode();
 80106b0:	f002 fcf6 	bl	80130a0 <HAL_DBGMCU_EnableDBGSleepMode>
        HAL_DBGMCU_EnableDBGStopMode();
 80106b4:	f002 fd00 	bl	80130b8 <HAL_DBGMCU_EnableDBGStopMode>
        HAL_DBGMCU_EnableDBGStandbyMode();
 80106b8:	f002 fd0a 	bl	80130d0 <HAL_DBGMCU_EnableDBGStandbyMode>
        HAL_DBGMCU_DisableDBGSleepMode();
        HAL_DBGMCU_DisableDBGStopMode();
        HAL_DBGMCU_DisableDBGStandbyMode();
    }

}
 80106bc:	e022      	b.n	8010704 <MX_DBG_Init+0x80>
        GPIO_InitTypeDef GPIO_InitStruct = {0};
 80106be:	1d3b      	adds	r3, r7, #4
 80106c0:	2200      	movs	r2, #0
 80106c2:	601a      	str	r2, [r3, #0]
 80106c4:	605a      	str	r2, [r3, #4]
 80106c6:	609a      	str	r2, [r3, #8]
 80106c8:	60da      	str	r2, [r3, #12]
 80106ca:	611a      	str	r2, [r3, #16]
        GPIO_InitStruct.Mode   = GPIO_MODE_ANALOG;
 80106cc:	2303      	movs	r3, #3
 80106ce:	60bb      	str	r3, [r7, #8]
        GPIO_InitStruct.Pull   = GPIO_NOPULL;
 80106d0:	2300      	movs	r3, #0
 80106d2:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Pin    = SWCLK_Pin;
 80106d4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80106d8:	607b      	str	r3, [r7, #4]
        HAL_GPIO_Init(SWCLK_GPIO_Port, &GPIO_InitStruct);
 80106da:	1d3b      	adds	r3, r7, #4
 80106dc:	4619      	mov	r1, r3
 80106de:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80106e2:	f006 fe97 	bl	8017414 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin    = SWDIO_Pin;
 80106e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80106ea:	607b      	str	r3, [r7, #4]
        HAL_GPIO_Init(SWDIO_GPIO_Port, &GPIO_InitStruct);
 80106ec:	1d3b      	adds	r3, r7, #4
 80106ee:	4619      	mov	r1, r3
 80106f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80106f4:	f006 fe8e 	bl	8017414 <HAL_GPIO_Init>
        HAL_DBGMCU_DisableDBGSleepMode();
 80106f8:	f002 fcd8 	bl	80130ac <HAL_DBGMCU_DisableDBGSleepMode>
        HAL_DBGMCU_DisableDBGStopMode();
 80106fc:	f002 fce2 	bl	80130c4 <HAL_DBGMCU_DisableDBGStopMode>
        HAL_DBGMCU_DisableDBGStandbyMode();
 8010700:	f002 fcec 	bl	80130dc <HAL_DBGMCU_DisableDBGStandbyMode>
}
 8010704:	bf00      	nop
 8010706:	3718      	adds	r7, #24
 8010708:	46bd      	mov	sp, r7
 801070a:	bd80      	pop	{r7, pc}
 801070c:	080105a1 	.word	0x080105a1
 8010710:	20001e60 	.word	0x20001e60

08010714 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8010714:	b480      	push	{r7}
 8010716:	b083      	sub	sp, #12
 8010718:	af00      	add	r7, sp, #0
 801071a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 801071c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8010720:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8010724:	f023 0218 	bic.w	r2, r3, #24
 8010728:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	4313      	orrs	r3, r2
 8010730:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8010734:	bf00      	nop
 8010736:	370c      	adds	r7, #12
 8010738:	46bd      	mov	sp, r7
 801073a:	bc80      	pop	{r7}
 801073c:	4770      	bx	lr

0801073e <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 801073e:	b480      	push	{r7}
 8010740:	b083      	sub	sp, #12
 8010742:	af00      	add	r7, sp, #0
 8010744:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8010746:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801074a:	689b      	ldr	r3, [r3, #8]
 801074c:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8010750:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8010754:	687b      	ldr	r3, [r7, #4]
 8010756:	4313      	orrs	r3, r2
 8010758:	608b      	str	r3, [r1, #8]
}
 801075a:	bf00      	nop
 801075c:	370c      	adds	r7, #12
 801075e:	46bd      	mov	sp, r7
 8010760:	bc80      	pop	{r7}
 8010762:	4770      	bx	lr

08010764 <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8010764:	b480      	push	{r7}
 8010766:	b085      	sub	sp, #20
 8010768:	af00      	add	r7, sp, #0
 801076a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 801076c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8010770:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8010772:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	4313      	orrs	r3, r2
 801077a:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 801077c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8010780:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	4013      	ands	r3, r2
 8010786:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8010788:	68fb      	ldr	r3, [r7, #12]
}
 801078a:	bf00      	nop
 801078c:	3714      	adds	r7, #20
 801078e:	46bd      	mov	sp, r7
 8010790:	bc80      	pop	{r7}
 8010792:	4770      	bx	lr

08010794 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8010794:	b480      	push	{r7}
 8010796:	b085      	sub	sp, #20
 8010798:	af00      	add	r7, sp, #0
 801079a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 801079c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80107a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80107a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	4313      	orrs	r3, r2
 80107aa:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80107ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80107b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	4013      	ands	r3, r2
 80107b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80107b8:	68fb      	ldr	r3, [r7, #12]
}
 80107ba:	bf00      	nop
 80107bc:	3714      	adds	r7, #20
 80107be:	46bd      	mov	sp, r7
 80107c0:	bc80      	pop	{r7}
 80107c2:	4770      	bx	lr

080107c4 <LL_APB2_GRP1_ForceReset>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
 80107c4:	b480      	push	{r7}
 80107c6:	b083      	sub	sp, #12
 80107c8:	af00      	add	r7, sp, #0
 80107ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 80107cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80107d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80107d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80107d6:	687b      	ldr	r3, [r7, #4]
 80107d8:	4313      	orrs	r3, r2
 80107da:	640b      	str	r3, [r1, #64]	; 0x40
}
 80107dc:	bf00      	nop
 80107de:	370c      	adds	r7, #12
 80107e0:	46bd      	mov	sp, r7
 80107e2:	bc80      	pop	{r7}
 80107e4:	4770      	bx	lr

080107e6 <LL_APB2_GRP1_ReleaseReset>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
 80107e6:	b480      	push	{r7}
 80107e8:	b083      	sub	sp, #12
 80107ea:	af00      	add	r7, sp, #0
 80107ec:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 80107ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80107f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	43db      	mvns	r3, r3
 80107f8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80107fc:	4013      	ands	r3, r2
 80107fe:	640b      	str	r3, [r1, #64]	; 0x40
}
 8010800:	bf00      	nop
 8010802:	370c      	adds	r7, #12
 8010804:	46bd      	mov	sp, r7
 8010806:	bc80      	pop	{r7}
 8010808:	4770      	bx	lr
	...

0801080c <LL_EXTI_EnableIT_0_31>:
{
 801080c:	b480      	push	{r7}
 801080e:	b083      	sub	sp, #12
 8010810:	af00      	add	r7, sp, #0
 8010812:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8010814:	4b06      	ldr	r3, [pc, #24]	; (8010830 <LL_EXTI_EnableIT_0_31+0x24>)
 8010816:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 801081a:	4905      	ldr	r1, [pc, #20]	; (8010830 <LL_EXTI_EnableIT_0_31+0x24>)
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	4313      	orrs	r3, r2
 8010820:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8010824:	bf00      	nop
 8010826:	370c      	adds	r7, #12
 8010828:	46bd      	mov	sp, r7
 801082a:	bc80      	pop	{r7}
 801082c:	4770      	bx	lr
 801082e:	bf00      	nop
 8010830:	58000800 	.word	0x58000800

08010834 <LL_LPUART_EnableInStopMode>:
  * @rmtoll CR1          UESM          LL_LPUART_EnableInStopMode
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_EnableInStopMode(USART_TypeDef *LPUARTx)
{
 8010834:	b480      	push	{r7}
 8010836:	b083      	sub	sp, #12
 8010838:	af00      	add	r7, sp, #0
 801083a:	6078      	str	r0, [r7, #4]
  SET_BIT(LPUARTx->CR1, USART_CR1_UESM);
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	f043 0202 	orr.w	r2, r3, #2
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	601a      	str	r2, [r3, #0]
}
 8010848:	bf00      	nop
 801084a:	370c      	adds	r7, #12
 801084c:	46bd      	mov	sp, r7
 801084e:	bc80      	pop	{r7}
 8010850:	4770      	bx	lr

08010852 <LL_LPUART_IsActiveFlag_BUSY>:
  * @rmtoll ISR          BUSY          LL_LPUART_IsActiveFlag_BUSY
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_BUSY(USART_TypeDef *LPUARTx)
{
 8010852:	b480      	push	{r7}
 8010854:	b083      	sub	sp, #12
 8010856:	af00      	add	r7, sp, #0
 8010858:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_BUSY) == (USART_ISR_BUSY)) ? 1UL : 0UL);
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	69db      	ldr	r3, [r3, #28]
 801085e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8010862:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010866:	d101      	bne.n	801086c <LL_LPUART_IsActiveFlag_BUSY+0x1a>
 8010868:	2301      	movs	r3, #1
 801086a:	e000      	b.n	801086e <LL_LPUART_IsActiveFlag_BUSY+0x1c>
 801086c:	2300      	movs	r3, #0
}
 801086e:	4618      	mov	r0, r3
 8010870:	370c      	adds	r7, #12
 8010872:	46bd      	mov	sp, r7
 8010874:	bc80      	pop	{r7}
 8010876:	4770      	bx	lr

08010878 <LL_LPUART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_LPUART_IsActiveFlag_REACK
  * @param  LPUARTx LPUART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_REACK(USART_TypeDef *LPUARTx)
{
 8010878:	b480      	push	{r7}
 801087a:	b083      	sub	sp, #12
 801087c:	af00      	add	r7, sp, #0
 801087e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(LPUARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	69db      	ldr	r3, [r3, #28]
 8010884:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010888:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 801088c:	d101      	bne.n	8010892 <LL_LPUART_IsActiveFlag_REACK+0x1a>
 801088e:	2301      	movs	r3, #1
 8010890:	e000      	b.n	8010894 <LL_LPUART_IsActiveFlag_REACK+0x1c>
 8010892:	2300      	movs	r3, #0
}
 8010894:	4618      	mov	r0, r3
 8010896:	370c      	adds	r7, #12
 8010898:	46bd      	mov	sp, r7
 801089a:	bc80      	pop	{r7}
 801089c:	4770      	bx	lr

0801089e <LL_LPUART_ClearFlag_ORE>:
  * @rmtoll ICR          ORECF         LL_LPUART_ClearFlag_ORE
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_ClearFlag_ORE(USART_TypeDef *LPUARTx)
{
 801089e:	b480      	push	{r7}
 80108a0:	b083      	sub	sp, #12
 80108a2:	af00      	add	r7, sp, #0
 80108a4:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_ORECF);
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	2208      	movs	r2, #8
 80108aa:	621a      	str	r2, [r3, #32]
}
 80108ac:	bf00      	nop
 80108ae:	370c      	adds	r7, #12
 80108b0:	46bd      	mov	sp, r7
 80108b2:	bc80      	pop	{r7}
 80108b4:	4770      	bx	lr

080108b6 <LL_LPUART_ClearFlag_WKUP>:
  * @rmtoll ICR          WUCF          LL_LPUART_ClearFlag_WKUP
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_ClearFlag_WKUP(USART_TypeDef *LPUARTx)
{
 80108b6:	b480      	push	{r7}
 80108b8:	b083      	sub	sp, #12
 80108ba:	af00      	add	r7, sp, #0
 80108bc:	6078      	str	r0, [r7, #4]
  WRITE_REG(LPUARTx->ICR, USART_ICR_WUCF);
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80108c4:	621a      	str	r2, [r3, #32]
}
 80108c6:	bf00      	nop
 80108c8:	370c      	adds	r7, #12
 80108ca:	46bd      	mov	sp, r7
 80108cc:	bc80      	pop	{r7}
 80108ce:	4770      	bx	lr

080108d0 <LL_LPUART_EnableIT_WKUP>:
  * @rmtoll CR3          WUFIE         LL_LPUART_EnableIT_WKUP
  * @param  LPUARTx LPUART Instance
  * @retval None
  */
__STATIC_INLINE void LL_LPUART_EnableIT_WKUP(USART_TypeDef *LPUARTx)
{
 80108d0:	b480      	push	{r7}
 80108d2:	b083      	sub	sp, #12
 80108d4:	af00      	add	r7, sp, #0
 80108d6:	6078      	str	r0, [r7, #4]
  SET_BIT(LPUARTx->CR3, USART_CR3_WUFIE);
 80108d8:	687b      	ldr	r3, [r7, #4]
 80108da:	689b      	ldr	r3, [r3, #8]
 80108dc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	609a      	str	r2, [r3, #8]
}
 80108e4:	bf00      	nop
 80108e6:	370c      	adds	r7, #12
 80108e8:	46bd      	mov	sp, r7
 80108ea:	bc80      	pop	{r7}
 80108ec:	4770      	bx	lr
	...

080108f0 <main>:
double calibrateVoltage(double v);
size_t strlcat(char *dst, const char *src, size_t siz);

// Main entry point
int main(void)
{
 80108f0:	b580      	push	{r7, lr}
 80108f2:	af00      	add	r7, sp, #0

    // Copy the vectors
    memcpy(vector_t, (uint8_t *) FLASH_BASE, sizeof(vector_t));
 80108f4:	4a0f      	ldr	r2, [pc, #60]	; (8010934 <main+0x44>)
 80108f6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80108fa:	4610      	mov	r0, r2
 80108fc:	4619      	mov	r1, r3
 80108fe:	f44f 739c 	mov.w	r3, #312	; 0x138
 8010902:	461a      	mov	r2, r3
 8010904:	f011 fc08 	bl	8022118 <memcpy>
    SCB->VTOR = (uint32_t) vector_t;
 8010908:	4b0b      	ldr	r3, [pc, #44]	; (8010938 <main+0x48>)
 801090a:	4a0a      	ldr	r2, [pc, #40]	; (8010934 <main+0x44>)
 801090c:	609a      	str	r2, [r3, #8]

    // Reset of all peripherals, Initializes the Flash interface and the Systick.
    HAL_Init();
 801090e:	f002 fb5b 	bl	8012fc8 <HAL_Init>

    // Configure the system clock
    SystemClock_Config();
 8010912:	f000 f813 	bl	801093c <SystemClock_Config>

    // Initialize for IO
    MX_TIM17_Init();
 8010916:	f000 fc7d 	bl	8011214 <MX_TIM17_Init>
    MX_GPIO_Init();
 801091a:	f000 f86d 	bl	80109f8 <MX_GPIO_Init>
    MX_DMA_Init();
 801091e:	f000 f8ab 	bl	8010a78 <MX_DMA_Init>
    MX_DBG_Init();
 8010922:	f7ff feaf 	bl	8010684 <MX_DBG_Init>

    // Initialize ST utilities
    MX_UTIL_Init();
 8010926:	f002 f966 	bl	8012bf6 <MX_UTIL_Init>

    // Run the app, which will init its own peripherals
    MX_AppMain();
 801092a:	f7f9 ff13 	bl	800a754 <MX_AppMain>
 801092e:	2300      	movs	r3, #0

    // Never returns

}
 8010930:	4618      	mov	r0, r3
 8010932:	bd80      	pop	{r7, pc}
 8010934:	20001000 	.word	0x20001000
 8010938:	e000ed00 	.word	0xe000ed00

0801093c <SystemClock_Config>:

// System Clock configuration
void SystemClock_Config(void)
{
 801093c:	b580      	push	{r7, lr}
 801093e:	b09a      	sub	sp, #104	; 0x68
 8010940:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8010942:	f107 0320 	add.w	r3, r7, #32
 8010946:	2248      	movs	r2, #72	; 0x48
 8010948:	2100      	movs	r1, #0
 801094a:	4618      	mov	r0, r3
 801094c:	f011 fbf2 	bl	8022134 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8010950:	1d3b      	adds	r3, r7, #4
 8010952:	2200      	movs	r2, #0
 8010954:	601a      	str	r2, [r3, #0]
 8010956:	605a      	str	r2, [r3, #4]
 8010958:	609a      	str	r2, [r3, #8]
 801095a:	60da      	str	r2, [r3, #12]
 801095c:	611a      	str	r2, [r3, #16]
 801095e:	615a      	str	r2, [r3, #20]
 8010960:	619a      	str	r2, [r3, #24]

    // Configure LSE Drive Capability
    __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8010962:	2000      	movs	r0, #0
 8010964:	f7ff fed6 	bl	8010714 <LL_RCC_LSE_SetDriveCapability>

    // Configure the main internal regulator output voltage
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8010968:	4b22      	ldr	r3, [pc, #136]	; (80109f4 <SystemClock_Config+0xb8>)
 801096a:	681b      	ldr	r3, [r3, #0]
 801096c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8010970:	4a20      	ldr	r2, [pc, #128]	; (80109f4 <SystemClock_Config+0xb8>)
 8010972:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010976:	6013      	str	r3, [r2, #0]
 8010978:	4b1e      	ldr	r3, [pc, #120]	; (80109f4 <SystemClock_Config+0xb8>)
 801097a:	681b      	ldr	r3, [r3, #0]
 801097c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8010980:	603b      	str	r3, [r7, #0]
 8010982:	683b      	ldr	r3, [r7, #0]

    // Initializes the CPU, AHB and APB busses clocks
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8010984:	232c      	movs	r3, #44	; 0x2c
 8010986:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8010988:	2381      	movs	r3, #129	; 0x81
 801098a:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 801098c:	2301      	movs	r3, #1
 801098e:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8010990:	2300      	movs	r3, #0
 8010992:	647b      	str	r3, [r7, #68]	; 0x44
#define MSI_FREQUENCY_MHZ   48                              // 48Mhz
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;      // 48Mhz
 8010994:	23b0      	movs	r3, #176	; 0xb0
 8010996:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.LSIDiv = RCC_LSI_DIV1;
 8010998:	2300      	movs	r3, #0
 801099a:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 801099c:	2301      	movs	r3, #1
 801099e:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80109a0:	2300      	movs	r3, #0
 80109a2:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80109a4:	f107 0320 	add.w	r3, r7, #32
 80109a8:	4618      	mov	r0, r3
 80109aa:	f008 fd89 	bl	80194c0 <HAL_RCC_OscConfig>
 80109ae:	4603      	mov	r3, r0
 80109b0:	2b00      	cmp	r3, #0
 80109b2:	d001      	beq.n	80109b8 <SystemClock_Config+0x7c>
        Error_Handler();
 80109b4:	f001 fea5 	bl	8012702 <Error_Handler>
    }

    // Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80109b8:	234f      	movs	r3, #79	; 0x4f
 80109ba:	607b      	str	r3, [r7, #4]
                                  |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                                  |RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80109bc:	2300      	movs	r3, #0
 80109be:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80109c0:	2300      	movs	r3, #0
 80109c2:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80109c4:	2300      	movs	r3, #0
 80109c6:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80109c8:	2300      	movs	r3, #0
 80109ca:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80109cc:	2300      	movs	r3, #0
 80109ce:	61fb      	str	r3, [r7, #28]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80109d0:	1d3b      	adds	r3, r7, #4
 80109d2:	2102      	movs	r1, #2
 80109d4:	4618      	mov	r0, r3
 80109d6:	f009 f90d 	bl	8019bf4 <HAL_RCC_ClockConfig>
 80109da:	4603      	mov	r3, r0
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d001      	beq.n	80109e4 <SystemClock_Config+0xa8>
        Error_Handler();
 80109e0:	f001 fe8f 	bl	8012702 <Error_Handler>
    }

    // Ensure that MSI is wake-up system clock
    __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 80109e4:	2000      	movs	r0, #0
 80109e6:	f7ff feaa 	bl	801073e <LL_RCC_SetClkAfterWakeFromStop>

}
 80109ea:	bf00      	nop
 80109ec:	3768      	adds	r7, #104	; 0x68
 80109ee:	46bd      	mov	sp, r7
 80109f0:	bd80      	pop	{r7, pc}
 80109f2:	bf00      	nop
 80109f4:	58000400 	.word	0x58000400

080109f8 <MX_GPIO_Init>:

// Initialize for GPIO
void MX_GPIO_Init(void)
{
 80109f8:	b580      	push	{r7, lr}
 80109fa:	b086      	sub	sp, #24
 80109fc:	af00      	add	r7, sp, #0

    // Enable all GPIO clocks
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80109fe:	2001      	movs	r0, #1
 8010a00:	f7ff fec8 	bl	8010794 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8010a04:	2002      	movs	r0, #2
 8010a06:	f7ff fec5 	bl	8010794 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8010a0a:	2004      	movs	r0, #4
 8010a0c:	f7ff fec2 	bl	8010794 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8010a10:	2080      	movs	r0, #128	; 0x80
 8010a12:	f7ff febf 	bl	8010794 <LL_AHB2_GRP1_EnableClock>

    // Default all pins to analog except SWD pins.  (This has a hard-wired
    // assumption that SWDIO_GPIO_Port and SWCLK_GPIO_Port are GPIOA.)
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010a16:	1d3b      	adds	r3, r7, #4
 8010a18:	2200      	movs	r2, #0
 8010a1a:	601a      	str	r2, [r3, #0]
 8010a1c:	605a      	str	r2, [r3, #4]
 8010a1e:	609a      	str	r2, [r3, #8]
 8010a20:	60da      	str	r2, [r3, #12]
 8010a22:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8010a24:	2303      	movs	r3, #3
 8010a26:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010a28:	2300      	movs	r3, #0
 8010a2a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_All & (~(SWDIO_Pin|SWCLK_Pin));
 8010a2c:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8010a30:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010a32:	1d3b      	adds	r3, r7, #4
 8010a34:	4619      	mov	r1, r3
 8010a36:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8010a3a:	f006 fceb 	bl	8017414 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_All;
 8010a3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010a42:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010a44:	1d3b      	adds	r3, r7, #4
 8010a46:	4619      	mov	r1, r3
 8010a48:	4808      	ldr	r0, [pc, #32]	; (8010a6c <MX_GPIO_Init+0x74>)
 8010a4a:	f006 fce3 	bl	8017414 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8010a4e:	1d3b      	adds	r3, r7, #4
 8010a50:	4619      	mov	r1, r3
 8010a52:	4807      	ldr	r0, [pc, #28]	; (8010a70 <MX_GPIO_Init+0x78>)
 8010a54:	f006 fcde 	bl	8017414 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8010a58:	1d3b      	adds	r3, r7, #4
 8010a5a:	4619      	mov	r1, r3
 8010a5c:	4805      	ldr	r0, [pc, #20]	; (8010a74 <MX_GPIO_Init+0x7c>)
 8010a5e:	f006 fcd9 	bl	8017414 <HAL_GPIO_Init>

}
 8010a62:	bf00      	nop
 8010a64:	3718      	adds	r7, #24
 8010a66:	46bd      	mov	sp, r7
 8010a68:	bd80      	pop	{r7, pc}
 8010a6a:	bf00      	nop
 8010a6c:	48000400 	.word	0x48000400
 8010a70:	48000800 	.word	0x48000800
 8010a74:	48001c00 	.word	0x48001c00

08010a78 <MX_DMA_Init>:

// Enable DMA controller clock
void MX_DMA_Init(void)
{
 8010a78:	b580      	push	{r7, lr}
 8010a7a:	af00      	add	r7, sp, #0

    // DMA controller clock enable
    __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8010a7c:	2004      	movs	r0, #4
 8010a7e:	f7ff fe71 	bl	8010764 <LL_AHB1_GRP1_EnableClock>
    __HAL_RCC_DMA1_CLK_ENABLE();
 8010a82:	2001      	movs	r0, #1
 8010a84:	f7ff fe6e 	bl	8010764 <LL_AHB1_GRP1_EnableClock>
    __HAL_RCC_DMA2_CLK_ENABLE();
 8010a88:	2002      	movs	r0, #2
 8010a8a:	f7ff fe6b 	bl	8010764 <LL_AHB1_GRP1_EnableClock>

}
 8010a8e:	bf00      	nop
 8010a90:	bd80      	pop	{r7, pc}

08010a92 <MX_GPIO_DeInit>:

// DeInit all known peripherals
void MX_GPIO_DeInit(void)
{
 8010a92:	b580      	push	{r7, lr}
 8010a94:	af00      	add	r7, sp, #0
    HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8010a96:	2006      	movs	r0, #6
 8010a98:	f003 fd9b 	bl	80145d2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 8010a9c:	2007      	movs	r0, #7
 8010a9e:	f003 fd98 	bl	80145d2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8010aa2:	2008      	movs	r0, #8
 8010aa4:	f003 fd95 	bl	80145d2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(EXTI3_IRQn);
 8010aa8:	2009      	movs	r0, #9
 8010aaa:	f003 fd92 	bl	80145d2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(EXTI4_IRQn);
 8010aae:	200a      	movs	r0, #10
 8010ab0:	f003 fd8f 	bl	80145d2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8010ab4:	2016      	movs	r0, #22
 8010ab6:	f003 fd8c 	bl	80145d2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8010aba:	2029      	movs	r0, #41	; 0x29
 8010abc:	f003 fd89 	bl	80145d2 <HAL_NVIC_DisableIRQ>
    MX_AES_DeInit();
 8010ac0:	f000 fb68 	bl	8011194 <MX_AES_DeInit>
    MX_RNG_DeInit();
 8010ac4:	f000 fb9c 	bl	8011200 <MX_RNG_DeInit>
    MX_USART1_UART_DeInit();
 8010ac8:	f000 fc2c 	bl	8011324 <MX_USART1_UART_DeInit>
    MX_SPI1_DeInit();
 8010acc:	f000 fa72 	bl	8010fb4 <MX_SPI1_DeInit>
    MX_I2C2_DeInit();
 8010ad0:	f000 fa58 	bl	8010f84 <MX_I2C2_DeInit>
    MX_ADC_DeInit();
 8010ad4:	f000 f8ae 	bl	8010c34 <MX_ADC_DeInit>
}
 8010ad8:	bf00      	nop
 8010ada:	bd80      	pop	{r7, pc}

08010adc <MX_ADC_Init>:

// Initialize ADC
void MX_ADC_Init(void)
{
 8010adc:	b580      	push	{r7, lr}
 8010ade:	b084      	sub	sp, #16
 8010ae0:	af00      	add	r7, sp, #0

    // Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
    hadc.Instance = ADC;
 8010ae2:	4b4b      	ldr	r3, [pc, #300]	; (8010c10 <MX_ADC_Init+0x134>)
 8010ae4:	4a4b      	ldr	r2, [pc, #300]	; (8010c14 <MX_ADC_Init+0x138>)
 8010ae6:	601a      	str	r2, [r3, #0]

    hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8010ae8:	4b49      	ldr	r3, [pc, #292]	; (8010c10 <MX_ADC_Init+0x134>)
 8010aea:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8010aee:	605a      	str	r2, [r3, #4]
    hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8010af0:	4b47      	ldr	r3, [pc, #284]	; (8010c10 <MX_ADC_Init+0x134>)
 8010af2:	2200      	movs	r2, #0
 8010af4:	609a      	str	r2, [r3, #8]
    hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8010af6:	4b46      	ldr	r3, [pc, #280]	; (8010c10 <MX_ADC_Init+0x134>)
 8010af8:	2200      	movs	r2, #0
 8010afa:	60da      	str	r2, [r3, #12]
    hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8010afc:	4b44      	ldr	r3, [pc, #272]	; (8010c10 <MX_ADC_Init+0x134>)
 8010afe:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8010b02:	611a      	str	r2, [r3, #16]
    hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8010b04:	4b42      	ldr	r3, [pc, #264]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b06:	2204      	movs	r2, #4
 8010b08:	615a      	str	r2, [r3, #20]
    hadc.Init.LowPowerAutoWait = DISABLE;
 8010b0a:	4b41      	ldr	r3, [pc, #260]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b0c:	2200      	movs	r2, #0
 8010b0e:	761a      	strb	r2, [r3, #24]
    hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8010b10:	4b3f      	ldr	r3, [pc, #252]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b12:	2200      	movs	r2, #0
 8010b14:	765a      	strb	r2, [r3, #25]
    hadc.Init.ContinuousConvMode = DISABLE;
 8010b16:	4b3e      	ldr	r3, [pc, #248]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b18:	2200      	movs	r2, #0
 8010b1a:	769a      	strb	r2, [r3, #26]
    hadc.Init.NbrOfConversion = ADC_TOTAL;
 8010b1c:	4b3c      	ldr	r3, [pc, #240]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b1e:	2205      	movs	r2, #5
 8010b20:	61da      	str	r2, [r3, #28]
    hadc.Init.DiscontinuousConvMode = ENABLE;
 8010b22:	4b3b      	ldr	r3, [pc, #236]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b24:	2201      	movs	r2, #1
 8010b26:	f883 2020 	strb.w	r2, [r3, #32]
    hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8010b2a:	4b39      	ldr	r3, [pc, #228]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b2c:	2200      	movs	r2, #0
 8010b2e:	625a      	str	r2, [r3, #36]	; 0x24
    hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8010b30:	4b37      	ldr	r3, [pc, #220]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b32:	2200      	movs	r2, #0
 8010b34:	629a      	str	r2, [r3, #40]	; 0x28
    hadc.Init.DMAContinuousRequests = DISABLE;
 8010b36:	4b36      	ldr	r3, [pc, #216]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b38:	2200      	movs	r2, #0
 8010b3a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8010b3e:	4b34      	ldr	r3, [pc, #208]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b40:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8010b44:	631a      	str	r2, [r3, #48]	; 0x30
    hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_39CYCLES_5;
 8010b46:	4b32      	ldr	r3, [pc, #200]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b48:	2205      	movs	r2, #5
 8010b4a:	635a      	str	r2, [r3, #52]	; 0x34
    hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8010b4c:	4b30      	ldr	r3, [pc, #192]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b4e:	2207      	movs	r2, #7
 8010b50:	639a      	str	r2, [r3, #56]	; 0x38
    hadc.Init.OversamplingMode = DISABLE;
 8010b52:	4b2f      	ldr	r3, [pc, #188]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b54:	2200      	movs	r2, #0
 8010b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8010b5a:	4b2d      	ldr	r3, [pc, #180]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b5c:	2200      	movs	r2, #0
 8010b5e:	64da      	str	r2, [r3, #76]	; 0x4c
    if (HAL_ADC_Init(&hadc) != HAL_OK) {
 8010b60:	482b      	ldr	r0, [pc, #172]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b62:	f002 fc39 	bl	80133d8 <HAL_ADC_Init>
 8010b66:	4603      	mov	r3, r0
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d001      	beq.n	8010b70 <MX_ADC_Init+0x94>
        Error_Handler();
 8010b6c:	f001 fdc9 	bl	8012702 <Error_Handler>
    }

    // Configure Regular Channels and the VREFINT Channel
    ADC_ChannelConfTypeDef sConfig;
    memset(&sConfig, 0, sizeof(sConfig));
 8010b70:	1d3b      	adds	r3, r7, #4
 8010b72:	220c      	movs	r2, #12
 8010b74:	2100      	movs	r1, #0
 8010b76:	4618      	mov	r0, r3
 8010b78:	f011 fadc 	bl	8022134 <memset>

    sConfig.Channel = VREFINT_ADC_Channel;
 8010b7c:	4b26      	ldr	r3, [pc, #152]	; (8010c18 <MX_ADC_Init+0x13c>)
 8010b7e:	607b      	str	r3, [r7, #4]
    sConfig.Rank = VREFINT_ADC_Rank;
 8010b80:	2300      	movs	r3, #0
 8010b82:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8010b84:	2300      	movs	r3, #0
 8010b86:	60fb      	str	r3, [r7, #12]
    HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8010b88:	1d3b      	adds	r3, r7, #4
 8010b8a:	4619      	mov	r1, r3
 8010b8c:	4820      	ldr	r0, [pc, #128]	; (8010c10 <MX_ADC_Init+0x134>)
 8010b8e:	f003 f883 	bl	8013c98 <HAL_ADC_ConfigChannel>

    sConfig.Channel = A0_ADC_Channel;
 8010b92:	4b22      	ldr	r3, [pc, #136]	; (8010c1c <MX_ADC_Init+0x140>)
 8010b94:	607b      	str	r3, [r7, #4]
    sConfig.Rank = A0_ADC_Rank;
 8010b96:	2304      	movs	r3, #4
 8010b98:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_2;
 8010b9a:	4b21      	ldr	r3, [pc, #132]	; (8010c20 <MX_ADC_Init+0x144>)
 8010b9c:	60fb      	str	r3, [r7, #12]
    HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8010b9e:	1d3b      	adds	r3, r7, #4
 8010ba0:	4619      	mov	r1, r3
 8010ba2:	481b      	ldr	r0, [pc, #108]	; (8010c10 <MX_ADC_Init+0x134>)
 8010ba4:	f003 f878 	bl	8013c98 <HAL_ADC_ConfigChannel>

    sConfig.Channel = A1_ADC_Channel;
 8010ba8:	4b1e      	ldr	r3, [pc, #120]	; (8010c24 <MX_ADC_Init+0x148>)
 8010baa:	607b      	str	r3, [r7, #4]
    sConfig.Rank = A1_ADC_Rank;
 8010bac:	2308      	movs	r3, #8
 8010bae:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_2;
 8010bb0:	4b1b      	ldr	r3, [pc, #108]	; (8010c20 <MX_ADC_Init+0x144>)
 8010bb2:	60fb      	str	r3, [r7, #12]
    HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8010bb4:	1d3b      	adds	r3, r7, #4
 8010bb6:	4619      	mov	r1, r3
 8010bb8:	4815      	ldr	r0, [pc, #84]	; (8010c10 <MX_ADC_Init+0x134>)
 8010bba:	f003 f86d 	bl	8013c98 <HAL_ADC_ConfigChannel>

    sConfig.Channel = A2_ADC_Channel;
 8010bbe:	4b1a      	ldr	r3, [pc, #104]	; (8010c28 <MX_ADC_Init+0x14c>)
 8010bc0:	607b      	str	r3, [r7, #4]
    sConfig.Rank = A2_ADC_Rank;
 8010bc2:	230c      	movs	r3, #12
 8010bc4:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_2;
 8010bc6:	4b16      	ldr	r3, [pc, #88]	; (8010c20 <MX_ADC_Init+0x144>)
 8010bc8:	60fb      	str	r3, [r7, #12]
    HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8010bca:	1d3b      	adds	r3, r7, #4
 8010bcc:	4619      	mov	r1, r3
 8010bce:	4810      	ldr	r0, [pc, #64]	; (8010c10 <MX_ADC_Init+0x134>)
 8010bd0:	f003 f862 	bl	8013c98 <HAL_ADC_ConfigChannel>

    sConfig.Channel = A3_ADC_Channel;
 8010bd4:	4b15      	ldr	r3, [pc, #84]	; (8010c2c <MX_ADC_Init+0x150>)
 8010bd6:	607b      	str	r3, [r7, #4]
    sConfig.Rank = A3_ADC_Rank;
 8010bd8:	2310      	movs	r3, #16
 8010bda:	60bb      	str	r3, [r7, #8]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_2;
 8010bdc:	4b10      	ldr	r3, [pc, #64]	; (8010c20 <MX_ADC_Init+0x144>)
 8010bde:	60fb      	str	r3, [r7, #12]
    HAL_ADC_ConfigChannel(&hadc, &sConfig);
 8010be0:	1d3b      	adds	r3, r7, #4
 8010be2:	4619      	mov	r1, r3
 8010be4:	480a      	ldr	r0, [pc, #40]	; (8010c10 <MX_ADC_Init+0x134>)
 8010be6:	f003 f857 	bl	8013c98 <HAL_ADC_ConfigChannel>

    // Enable DMA interrupts
    HAL_NVIC_SetPriority(ADC_DMA_IRQn, 2, 0);
 8010bea:	2200      	movs	r2, #0
 8010bec:	2102      	movs	r1, #2
 8010bee:	2011      	movs	r0, #17
 8010bf0:	f003 fcc7 	bl	8014582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_DMA_IRQn);
 8010bf4:	2011      	movs	r0, #17
 8010bf6:	f003 fcde 	bl	80145b6 <HAL_NVIC_EnableIRQ>

    peripherals |= PERIPHERAL_ADC;
 8010bfa:	4b0d      	ldr	r3, [pc, #52]	; (8010c30 <MX_ADC_Init+0x154>)
 8010bfc:	681b      	ldr	r3, [r3, #0]
 8010bfe:	f043 0308 	orr.w	r3, r3, #8
 8010c02:	4a0b      	ldr	r2, [pc, #44]	; (8010c30 <MX_ADC_Init+0x154>)
 8010c04:	6013      	str	r3, [r2, #0]

}
 8010c06:	bf00      	nop
 8010c08:	3710      	adds	r7, #16
 8010c0a:	46bd      	mov	sp, r7
 8010c0c:	bd80      	pop	{r7, pc}
 8010c0e:	bf00      	nop
 8010c10:	20002408 	.word	0x20002408
 8010c14:	40012400 	.word	0x40012400
 8010c18:	b4002000 	.word	0xb4002000
 8010c1c:	0c000008 	.word	0x0c000008
 8010c20:	03ffff04 	.word	0x03ffff04
 8010c24:	10000010 	.word	0x10000010
 8010c28:	18000040 	.word	0x18000040
 8010c2c:	2c000800 	.word	0x2c000800
 8010c30:	20000e34 	.word	0x20000e34

08010c34 <MX_ADC_DeInit>:

// Deinitialize ADC
void MX_ADC_DeInit(void)
{
 8010c34:	b580      	push	{r7, lr}
 8010c36:	af00      	add	r7, sp, #0
    peripherals &= ~PERIPHERAL_ADC;
 8010c38:	4b06      	ldr	r3, [pc, #24]	; (8010c54 <MX_ADC_DeInit+0x20>)
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	f023 0308 	bic.w	r3, r3, #8
 8010c40:	4a04      	ldr	r2, [pc, #16]	; (8010c54 <MX_ADC_DeInit+0x20>)
 8010c42:	6013      	str	r3, [r2, #0]
    HAL_NVIC_DisableIRQ(ADC_DMA_IRQn);
 8010c44:	2011      	movs	r0, #17
 8010c46:	f003 fcc4 	bl	80145d2 <HAL_NVIC_DisableIRQ>
    HAL_ADC_DeInit(&hadc);
 8010c4a:	4803      	ldr	r0, [pc, #12]	; (8010c58 <MX_ADC_DeInit+0x24>)
 8010c4c:	f002 fd86 	bl	801375c <HAL_ADC_DeInit>
}
 8010c50:	bf00      	nop
 8010c52:	bd80      	pop	{r7, pc}
 8010c54:	20000e34 	.word	0x20000e34
 8010c58:	20002408 	.word	0x20002408

08010c5c <MX_ADC_Values>:

// Return ADC_COUNT words of values assuming that they're all voltages
bool MX_ADC_Values(uint16_t *wordValues, double *voltageValues, double *vref)
{
 8010c5c:	b590      	push	{r4, r7, lr}
 8010c5e:	b08b      	sub	sp, #44	; 0x2c
 8010c60:	af00      	add	r7, sp, #0
 8010c62:	60f8      	str	r0, [r7, #12]
 8010c64:	60b9      	str	r1, [r7, #8]
 8010c66:	607a      	str	r2, [r7, #4]

    // Init ADC
    MX_ADC_Init();
 8010c68:	f7ff ff38 	bl	8010adc <MX_ADC_Init>

    // Calibrate
    HAL_ADCEx_Calibration_Start(&hadc);
 8010c6c:	4849      	ldr	r0, [pc, #292]	; (8010d94 <MX_ADC_Values+0x138>)
 8010c6e:	f003 fb10 	bl	8014292 <HAL_ADCEx_Calibration_Start>

    // Start DMA
    adcDMACompleted = false;
 8010c72:	4b49      	ldr	r3, [pc, #292]	; (8010d98 <MX_ADC_Values+0x13c>)
 8010c74:	2200      	movs	r2, #0
 8010c76:	701a      	strb	r2, [r3, #0]
    memset(adcValues, 0xff, sizeof(adcValues));
 8010c78:	220a      	movs	r2, #10
 8010c7a:	21ff      	movs	r1, #255	; 0xff
 8010c7c:	4847      	ldr	r0, [pc, #284]	; (8010d9c <MX_ADC_Values+0x140>)
 8010c7e:	f011 fa59 	bl	8022134 <memset>
    HAL_ADC_Start_DMA(&hadc, (uint32_t *) adcValues, ADC_TOTAL);
 8010c82:	2205      	movs	r2, #5
 8010c84:	4945      	ldr	r1, [pc, #276]	; (8010d9c <MX_ADC_Values+0x140>)
 8010c86:	4843      	ldr	r0, [pc, #268]	; (8010d94 <MX_ADC_Values+0x138>)
 8010c88:	f002 fe5c 	bl	8013944 <HAL_ADC_Start_DMA>

    // Perform ADC Conversion, aborting if there is a conversion error
    // because we will lose track of the sequencer position
    for (int i=0; i<250 && !adcDMACompleted; i++) {
 8010c8c:	2300      	movs	r3, #0
 8010c8e:	627b      	str	r3, [r7, #36]	; 0x24
 8010c90:	e008      	b.n	8010ca4 <MX_ADC_Values+0x48>
        HAL_ADC_Start(&hadc);
 8010c92:	4840      	ldr	r0, [pc, #256]	; (8010d94 <MX_ADC_Values+0x138>)
 8010c94:	f002 fdde 	bl	8013854 <HAL_ADC_Start>
        HAL_Delay(10);
 8010c98:	200a      	movs	r0, #10
 8010c9a:	f001 ff6e 	bl	8012b7a <HAL_Delay>
    for (int i=0; i<250 && !adcDMACompleted; i++) {
 8010c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ca0:	3301      	adds	r3, #1
 8010ca2:	627b      	str	r3, [r7, #36]	; 0x24
 8010ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ca6:	2bf9      	cmp	r3, #249	; 0xf9
 8010ca8:	dc06      	bgt.n	8010cb8 <MX_ADC_Values+0x5c>
 8010caa:	4b3b      	ldr	r3, [pc, #236]	; (8010d98 <MX_ADC_Values+0x13c>)
 8010cac:	781b      	ldrb	r3, [r3, #0]
 8010cae:	f083 0301 	eor.w	r3, r3, #1
 8010cb2:	b2db      	uxtb	r3, r3
 8010cb4:	2b00      	cmp	r3, #0
 8010cb6:	d1ec      	bne.n	8010c92 <MX_ADC_Values+0x36>
    }

    // Stop ADC
    HAL_ADC_Stop(&hadc);
 8010cb8:	4836      	ldr	r0, [pc, #216]	; (8010d94 <MX_ADC_Values+0x138>)
 8010cba:	f002 fe11 	bl	80138e0 <HAL_ADC_Stop>

    // Deinit ADC
    MX_ADC_DeInit();
 8010cbe:	f7ff ffb9 	bl	8010c34 <MX_ADC_DeInit>
    // Exit if error
    if (!adcDMACompleted) {
    }

    // Calculate vrefint voltage, knowing that vrefint is the first
    uint16_t VrefInt_mVolt = __LL_ADC_CALC_VREFANALOG_VOLTAGE(adcValues[0], LL_ADC_RESOLUTION_12B);
 8010cc2:	4b37      	ldr	r3, [pc, #220]	; (8010da0 <MX_ADC_Values+0x144>)
 8010cc4:	881b      	ldrh	r3, [r3, #0]
 8010cc6:	461a      	mov	r2, r3
 8010cc8:	f640 43e4 	movw	r3, #3300	; 0xce4
 8010ccc:	fb03 f302 	mul.w	r3, r3, r2
 8010cd0:	4a32      	ldr	r2, [pc, #200]	; (8010d9c <MX_ADC_Values+0x140>)
 8010cd2:	8812      	ldrh	r2, [r2, #0]
 8010cd4:	fbb3 f3f2 	udiv	r3, r3, r2
 8010cd8:	83fb      	strh	r3, [r7, #30]
    if (vref != NULL) {
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	2b00      	cmp	r3, #0
 8010cde:	d00d      	beq.n	8010cfc <MX_ADC_Values+0xa0>
        *vref = ((double) VrefInt_mVolt) / 1000;
 8010ce0:	8bfb      	ldrh	r3, [r7, #30]
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	f7f0 fb00 	bl	80012e8 <__aeabi_ui2d>
 8010ce8:	f04f 0200 	mov.w	r2, #0
 8010cec:	4b2d      	ldr	r3, [pc, #180]	; (8010da4 <MX_ADC_Values+0x148>)
 8010cee:	f7f0 fc9f 	bl	8001630 <__aeabi_ddiv>
 8010cf2:	4602      	mov	r2, r0
 8010cf4:	460b      	mov	r3, r1
 8010cf6:	6879      	ldr	r1, [r7, #4]
 8010cf8:	e9c1 2300 	strd	r2, r3, [r1]
    }

    // Calculate return array of voltages, skipping the first which is vrefint
    for (int rankIndex=1; rankIndex<ADC_COUNT; rankIndex++) {
 8010cfc:	2301      	movs	r3, #1
 8010cfe:	623b      	str	r3, [r7, #32]
 8010d00:	e03f      	b.n	8010d82 <MX_ADC_Values+0x126>
        if (wordValues != NULL) {
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d00d      	beq.n	8010d24 <MX_ADC_Values+0xc8>
            wordValues[rankIndex-1] = adcValues[rankIndex] << 4;    // 12-bit to 16-bit scale
 8010d08:	4a24      	ldr	r2, [pc, #144]	; (8010d9c <MX_ADC_Values+0x140>)
 8010d0a:	6a3b      	ldr	r3, [r7, #32]
 8010d0c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8010d10:	6a3b      	ldr	r3, [r7, #32]
 8010d12:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010d16:	3b01      	subs	r3, #1
 8010d18:	005b      	lsls	r3, r3, #1
 8010d1a:	68f9      	ldr	r1, [r7, #12]
 8010d1c:	440b      	add	r3, r1
 8010d1e:	0112      	lsls	r2, r2, #4
 8010d20:	b292      	uxth	r2, r2
 8010d22:	801a      	strh	r2, [r3, #0]
        }
        if (voltageValues != NULL) {
 8010d24:	68bb      	ldr	r3, [r7, #8]
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d028      	beq.n	8010d7c <MX_ADC_Values+0x120>
            double v = __LL_ADC_CALC_DATA_TO_VOLTAGE(VDDA_APPLI, adcValues[rankIndex], LL_ADC_RESOLUTION_12B);
 8010d2a:	4a1c      	ldr	r2, [pc, #112]	; (8010d9c <MX_ADC_Values+0x140>)
 8010d2c:	6a3b      	ldr	r3, [r7, #32]
 8010d2e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010d32:	461a      	mov	r2, r3
 8010d34:	f640 43e4 	movw	r3, #3300	; 0xce4
 8010d38:	fb03 f202 	mul.w	r2, r3, r2
 8010d3c:	4b1a      	ldr	r3, [pc, #104]	; (8010da8 <MX_ADC_Values+0x14c>)
 8010d3e:	fba3 1302 	umull	r1, r3, r3, r2
 8010d42:	1ad2      	subs	r2, r2, r3
 8010d44:	0852      	lsrs	r2, r2, #1
 8010d46:	4413      	add	r3, r2
 8010d48:	0adb      	lsrs	r3, r3, #11
 8010d4a:	4618      	mov	r0, r3
 8010d4c:	f7f0 facc 	bl	80012e8 <__aeabi_ui2d>
 8010d50:	4602      	mov	r2, r0
 8010d52:	460b      	mov	r3, r1
 8010d54:	e9c7 2304 	strd	r2, r3, [r7, #16]
            voltageValues[rankIndex-1] = ((double) v) / 1000;
 8010d58:	6a3b      	ldr	r3, [r7, #32]
 8010d5a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 8010d5e:	3b01      	subs	r3, #1
 8010d60:	00db      	lsls	r3, r3, #3
 8010d62:	68ba      	ldr	r2, [r7, #8]
 8010d64:	18d4      	adds	r4, r2, r3
 8010d66:	f04f 0200 	mov.w	r2, #0
 8010d6a:	4b0e      	ldr	r3, [pc, #56]	; (8010da4 <MX_ADC_Values+0x148>)
 8010d6c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8010d70:	f7f0 fc5e 	bl	8001630 <__aeabi_ddiv>
 8010d74:	4602      	mov	r2, r0
 8010d76:	460b      	mov	r3, r1
 8010d78:	e9c4 2300 	strd	r2, r3, [r4]
    for (int rankIndex=1; rankIndex<ADC_COUNT; rankIndex++) {
 8010d7c:	6a3b      	ldr	r3, [r7, #32]
 8010d7e:	3301      	adds	r3, #1
 8010d80:	623b      	str	r3, [r7, #32]
 8010d82:	6a3b      	ldr	r3, [r7, #32]
 8010d84:	2b03      	cmp	r3, #3
 8010d86:	ddbc      	ble.n	8010d02 <MX_ADC_Values+0xa6>
        }
    }

    // Done
    return true;
 8010d88:	2301      	movs	r3, #1

}
 8010d8a:	4618      	mov	r0, r3
 8010d8c:	372c      	adds	r7, #44	; 0x2c
 8010d8e:	46bd      	mov	sp, r7
 8010d90:	bd90      	pop	{r4, r7, pc}
 8010d92:	bf00      	nop
 8010d94:	20002408 	.word	0x20002408
 8010d98:	20000e32 	.word	0x20000e32
 8010d9c:	20000e28 	.word	0x20000e28
 8010da0:	1fff75aa 	.word	0x1fff75aa
 8010da4:	408f4000 	.word	0x408f4000
 8010da8:	00100101 	.word	0x00100101

08010dac <HAL_ADC_ConvCpltCallback>:

// Conversion complete callback in non blocking mode
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8010dac:	b480      	push	{r7}
 8010dae:	b083      	sub	sp, #12
 8010db0:	af00      	add	r7, sp, #0
 8010db2:	6078      	str	r0, [r7, #4]
    adcDMACompleted = true;
 8010db4:	4b03      	ldr	r3, [pc, #12]	; (8010dc4 <HAL_ADC_ConvCpltCallback+0x18>)
 8010db6:	2201      	movs	r2, #1
 8010db8:	701a      	strb	r2, [r3, #0]
}
 8010dba:	bf00      	nop
 8010dbc:	370c      	adds	r7, #12
 8010dbe:	46bd      	mov	sp, r7
 8010dc0:	bc80      	pop	{r7}
 8010dc2:	4770      	bx	lr
 8010dc4:	20000e32 	.word	0x20000e32

08010dc8 <HAL_ADC_ConvHalfCpltCallback>:

// Conversion DMA half-transfer callback in non blocking mode
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8010dc8:	b480      	push	{r7}
 8010dca:	b083      	sub	sp, #12
 8010dcc:	af00      	add	r7, sp, #0
 8010dce:	6078      	str	r0, [r7, #4]
}
 8010dd0:	bf00      	nop
 8010dd2:	370c      	adds	r7, #12
 8010dd4:	46bd      	mov	sp, r7
 8010dd6:	bc80      	pop	{r7}
 8010dd8:	4770      	bx	lr

08010dda <HAL_ADC_ErrorCallback>:

// ADC error callback in non blocking mode
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8010dda:	b480      	push	{r7}
 8010ddc:	b083      	sub	sp, #12
 8010dde:	af00      	add	r7, sp, #0
 8010de0:	6078      	str	r0, [r7, #4]
}
 8010de2:	bf00      	nop
 8010de4:	370c      	adds	r7, #12
 8010de6:	46bd      	mov	sp, r7
 8010de8:	bc80      	pop	{r7}
 8010dea:	4770      	bx	lr
 8010dec:	0000      	movs	r0, r0
	...

08010df0 <calibrateVoltage>:

// This function calibrates the voltage across its known range of slope and target
//  2018-08-05 5.5v was measured as 5.39862984, and 2.5v was measured at 2.28016664
double calibrateVoltage(double v)
{
 8010df0:	b580      	push	{r7, lr}
 8010df2:	b082      	sub	sp, #8
 8010df4:	af00      	add	r7, sp, #0
 8010df6:	e9c7 0100 	strd	r0, r1, [r7]

    // If the dev supplies 3.3v directly to the QUIIC connector, it will work but
    // by bypassing the voltage regulator we can't read the voltage from the regulator's
    // battery monitor.  However, we DO know the voltage because it must be 3.3v
    // to have been supplied at the QUIIC connector.
    if (v < 0.01) {
 8010dfa:	a311      	add	r3, pc, #68	; (adr r3, 8010e40 <calibrateVoltage+0x50>)
 8010dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e00:	e9d7 0100 	ldrd	r0, r1, [r7]
 8010e04:	f7f0 fd5c 	bl	80018c0 <__aeabi_dcmplt>
 8010e08:	4603      	mov	r3, r0
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d005      	beq.n	8010e1a <calibrateVoltage+0x2a>

        v = ((double) VDDA_APPLI) / 1000.0;
 8010e0e:	a30e      	add	r3, pc, #56	; (adr r3, 8010e48 <calibrateVoltage+0x58>)
 8010e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e14:	e9c7 2300 	strd	r2, r3, [r7]
 8010e18:	e00a      	b.n	8010e30 <calibrateVoltage+0x40>

    } else {

        // The BAT MON pin of the RP605 requires a multiplier to compute actual voltage
        v = v * BATMON_ADJUSTMENT;
 8010e1a:	f04f 0200 	mov.w	r2, #0
 8010e1e:	4b0c      	ldr	r3, [pc, #48]	; (8010e50 <calibrateVoltage+0x60>)
 8010e20:	e9d7 0100 	ldrd	r0, r1, [r7]
 8010e24:	f7f0 fada 	bl	80013dc <__aeabi_dmul>
 8010e28:	4602      	mov	r2, r0
 8010e2a:	460b      	mov	r3, r1
 8010e2c:	e9c7 2300 	strd	r2, r3, [r7]

    }

#endif
    return v;
 8010e30:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8010e34:	4610      	mov	r0, r2
 8010e36:	4619      	mov	r1, r3
 8010e38:	3708      	adds	r7, #8
 8010e3a:	46bd      	mov	sp, r7
 8010e3c:	bd80      	pop	{r7, pc}
 8010e3e:	bf00      	nop
 8010e40:	47ae147b 	.word	0x47ae147b
 8010e44:	3f847ae1 	.word	0x3f847ae1
 8010e48:	66666666 	.word	0x66666666
 8010e4c:	400a6666 	.word	0x400a6666
 8010e50:	40080000 	.word	0x40080000

08010e54 <MX_ADC_A0_Voltage>:

// Get a calibrated voltage level using the ADC's A0 line
// Note that the BAT MON is powered by the red LED for current savings.
double MX_ADC_A0_Voltage()
{
 8010e54:	b580      	push	{r7, lr}
 8010e56:	b08c      	sub	sp, #48	; 0x30
 8010e58:	af00      	add	r7, sp, #0

    return 0.0;

#else

    bool ledWasEnabled = HAL_GPIO_ReadPin(LED_RED_GPIO_Port, LED_RED_Pin);
 8010e5a:	2101      	movs	r1, #1
 8010e5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8010e60:	f006 fd06 	bl	8017870 <HAL_GPIO_ReadPin>
 8010e64:	4603      	mov	r3, r0
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	bf14      	ite	ne
 8010e6a:	2301      	movne	r3, #1
 8010e6c:	2300      	moveq	r3, #0
 8010e6e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8010e72:	2201      	movs	r2, #1
 8010e74:	2101      	movs	r1, #1
 8010e76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8010e7a:	f006 fd10 	bl	801789e <HAL_GPIO_WritePin>

    // Measure the voltage
    double voltage = 0.0;
 8010e7e:	f04f 0200 	mov.w	r2, #0
 8010e82:	f04f 0300 	mov.w	r3, #0
 8010e86:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    double voltageValues[ADC_COUNT];
    if (MX_ADC_Values(NULL, voltageValues, NULL)) {
 8010e8a:	463b      	mov	r3, r7
 8010e8c:	2200      	movs	r2, #0
 8010e8e:	4619      	mov	r1, r3
 8010e90:	2000      	movs	r0, #0
 8010e92:	f7ff fee3 	bl	8010c5c <MX_ADC_Values>
 8010e96:	4603      	mov	r3, r0
 8010e98:	2b00      	cmp	r3, #0
 8010e9a:	d007      	beq.n	8010eac <MX_ADC_A0_Voltage+0x58>
        voltage = calibrateVoltage(voltageValues[0]);
 8010e9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010ea0:	4610      	mov	r0, r2
 8010ea2:	4619      	mov	r1, r3
 8010ea4:	f7ff ffa4 	bl	8010df0 <calibrateVoltage>
 8010ea8:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
    }

    if (!ledWasEnabled) {
 8010eac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010eb0:	f083 0301 	eor.w	r3, r3, #1
 8010eb4:	b2db      	uxtb	r3, r3
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d005      	beq.n	8010ec6 <MX_ADC_A0_Voltage+0x72>
        HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8010eba:	2200      	movs	r2, #0
 8010ebc:	2101      	movs	r1, #1
 8010ebe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8010ec2:	f006 fcec 	bl	801789e <HAL_GPIO_WritePin>
    }

    return voltage;
 8010ec6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28

#endif

}
 8010eca:	4610      	mov	r0, r2
 8010ecc:	4619      	mov	r1, r3
 8010ece:	3730      	adds	r7, #48	; 0x30
 8010ed0:	46bd      	mov	sp, r7
 8010ed2:	bd80      	pop	{r7, pc}

08010ed4 <MX_I2C2_Init>:

// Init I2C2
void MX_I2C2_Init(void)
{
 8010ed4:	b580      	push	{r7, lr}
 8010ed6:	af00      	add	r7, sp, #0

    // Enable DMA interrupts
    HAL_NVIC_SetPriority(I2C2_RX_DMA_IRQn, 2, 0);
 8010ed8:	2200      	movs	r2, #0
 8010eda:	2102      	movs	r1, #2
 8010edc:	200f      	movs	r0, #15
 8010ede:	f003 fb50 	bl	8014582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_RX_DMA_IRQn);
 8010ee2:	200f      	movs	r0, #15
 8010ee4:	f003 fb67 	bl	80145b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_TX_DMA_IRQn, 2, 0);
 8010ee8:	2200      	movs	r2, #0
 8010eea:	2102      	movs	r1, #2
 8010eec:	2010      	movs	r0, #16
 8010eee:	f003 fb48 	bl	8014582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_TX_DMA_IRQn);
 8010ef2:	2010      	movs	r0, #16
 8010ef4:	f003 fb5f 	bl	80145b6 <HAL_NVIC_EnableIRQ>

    // Configure I2C
    hi2c2.Instance = I2C2;
 8010ef8:	4b1e      	ldr	r3, [pc, #120]	; (8010f74 <MX_I2C2_Init+0xa0>)
 8010efa:	4a1f      	ldr	r2, [pc, #124]	; (8010f78 <MX_I2C2_Init+0xa4>)
 8010efc:	601a      	str	r2, [r3, #0]
    hi2c2.Init.Timing = 0x307075B1;     // Same as notecard timing
 8010efe:	4b1d      	ldr	r3, [pc, #116]	; (8010f74 <MX_I2C2_Init+0xa0>)
 8010f00:	4a1e      	ldr	r2, [pc, #120]	; (8010f7c <MX_I2C2_Init+0xa8>)
 8010f02:	605a      	str	r2, [r3, #4]
    hi2c2.Init.OwnAddress1 = 0;
 8010f04:	4b1b      	ldr	r3, [pc, #108]	; (8010f74 <MX_I2C2_Init+0xa0>)
 8010f06:	2200      	movs	r2, #0
 8010f08:	609a      	str	r2, [r3, #8]
    hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8010f0a:	4b1a      	ldr	r3, [pc, #104]	; (8010f74 <MX_I2C2_Init+0xa0>)
 8010f0c:	2201      	movs	r2, #1
 8010f0e:	60da      	str	r2, [r3, #12]
    hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8010f10:	4b18      	ldr	r3, [pc, #96]	; (8010f74 <MX_I2C2_Init+0xa0>)
 8010f12:	2200      	movs	r2, #0
 8010f14:	611a      	str	r2, [r3, #16]
    hi2c2.Init.OwnAddress2 = 0;
 8010f16:	4b17      	ldr	r3, [pc, #92]	; (8010f74 <MX_I2C2_Init+0xa0>)
 8010f18:	2200      	movs	r2, #0
 8010f1a:	615a      	str	r2, [r3, #20]
    hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8010f1c:	4b15      	ldr	r3, [pc, #84]	; (8010f74 <MX_I2C2_Init+0xa0>)
 8010f1e:	2200      	movs	r2, #0
 8010f20:	619a      	str	r2, [r3, #24]
    hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8010f22:	4b14      	ldr	r3, [pc, #80]	; (8010f74 <MX_I2C2_Init+0xa0>)
 8010f24:	2200      	movs	r2, #0
 8010f26:	61da      	str	r2, [r3, #28]
    hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8010f28:	4b12      	ldr	r3, [pc, #72]	; (8010f74 <MX_I2C2_Init+0xa0>)
 8010f2a:	2200      	movs	r2, #0
 8010f2c:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 8010f2e:	4811      	ldr	r0, [pc, #68]	; (8010f74 <MX_I2C2_Init+0xa0>)
 8010f30:	f006 fccc 	bl	80178cc <HAL_I2C_Init>
 8010f34:	4603      	mov	r3, r0
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d001      	beq.n	8010f3e <MX_I2C2_Init+0x6a>
        Error_Handler();
 8010f3a:	f001 fbe2 	bl	8012702 <Error_Handler>
    }

    // Configure Analogue filter
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK) {
 8010f3e:	2100      	movs	r1, #0
 8010f40:	480c      	ldr	r0, [pc, #48]	; (8010f74 <MX_I2C2_Init+0xa0>)
 8010f42:	f007 feb4 	bl	8018cae <HAL_I2CEx_ConfigAnalogFilter>
 8010f46:	4603      	mov	r3, r0
 8010f48:	2b00      	cmp	r3, #0
 8010f4a:	d001      	beq.n	8010f50 <MX_I2C2_Init+0x7c>
        Error_Handler();
 8010f4c:	f001 fbd9 	bl	8012702 <Error_Handler>
    }

    // Configure Digital filter
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK) {
 8010f50:	2100      	movs	r1, #0
 8010f52:	4808      	ldr	r0, [pc, #32]	; (8010f74 <MX_I2C2_Init+0xa0>)
 8010f54:	f007 fef5 	bl	8018d42 <HAL_I2CEx_ConfigDigitalFilter>
 8010f58:	4603      	mov	r3, r0
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	d001      	beq.n	8010f62 <MX_I2C2_Init+0x8e>
        Error_Handler();
 8010f5e:	f001 fbd0 	bl	8012702 <Error_Handler>
    }

    // Enabled
    peripherals |= PERIPHERAL_I2C2;
 8010f62:	4b07      	ldr	r3, [pc, #28]	; (8010f80 <MX_I2C2_Init+0xac>)
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8010f6a:	4a05      	ldr	r2, [pc, #20]	; (8010f80 <MX_I2C2_Init+0xac>)
 8010f6c:	6013      	str	r3, [r2, #0]

}
 8010f6e:	bf00      	nop
 8010f70:	bd80      	pop	{r7, pc}
 8010f72:	bf00      	nop
 8010f74:	20001dc8 	.word	0x20001dc8
 8010f78:	40005800 	.word	0x40005800
 8010f7c:	307075b1 	.word	0x307075b1
 8010f80:	20000e34 	.word	0x20000e34

08010f84 <MX_I2C2_DeInit>:

// DeInit I2C2
void MX_I2C2_DeInit(void)
{
 8010f84:	b580      	push	{r7, lr}
 8010f86:	af00      	add	r7, sp, #0
    peripherals &= ~PERIPHERAL_I2C2;
 8010f88:	4b08      	ldr	r3, [pc, #32]	; (8010fac <MX_I2C2_DeInit+0x28>)
 8010f8a:	681b      	ldr	r3, [r3, #0]
 8010f8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010f90:	4a06      	ldr	r2, [pc, #24]	; (8010fac <MX_I2C2_DeInit+0x28>)
 8010f92:	6013      	str	r3, [r2, #0]
    HAL_NVIC_DisableIRQ(I2C2_RX_DMA_IRQn);
 8010f94:	200f      	movs	r0, #15
 8010f96:	f003 fb1c 	bl	80145d2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C2_TX_DMA_IRQn);
 8010f9a:	2010      	movs	r0, #16
 8010f9c:	f003 fb19 	bl	80145d2 <HAL_NVIC_DisableIRQ>
    HAL_I2C_DeInit(&hi2c2);
 8010fa0:	4803      	ldr	r0, [pc, #12]	; (8010fb0 <MX_I2C2_DeInit+0x2c>)
 8010fa2:	f006 fd22 	bl	80179ea <HAL_I2C_DeInit>
}
 8010fa6:	bf00      	nop
 8010fa8:	bd80      	pop	{r7, pc}
 8010faa:	bf00      	nop
 8010fac:	20000e34 	.word	0x20000e34
 8010fb0:	20001dc8 	.word	0x20001dc8

08010fb4 <MX_SPI1_DeInit>:

}

// SPI1 Deinitialization
void MX_SPI1_DeInit(void)
{
 8010fb4:	b580      	push	{r7, lr}
 8010fb6:	af00      	add	r7, sp, #0
    peripherals &= ~PERIPHERAL_SPI1;
 8010fb8:	4b08      	ldr	r3, [pc, #32]	; (8010fdc <MX_SPI1_DeInit+0x28>)
 8010fba:	681b      	ldr	r3, [r3, #0]
 8010fbc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8010fc0:	4a06      	ldr	r2, [pc, #24]	; (8010fdc <MX_SPI1_DeInit+0x28>)
 8010fc2:	6013      	str	r3, [r2, #0]
    HAL_NVIC_DisableIRQ(SPI1_RX_DMA_IRQn);
 8010fc4:	2036      	movs	r0, #54	; 0x36
 8010fc6:	f003 fb04 	bl	80145d2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(SPI1_TX_DMA_IRQn);
 8010fca:	2037      	movs	r0, #55	; 0x37
 8010fcc:	f003 fb01 	bl	80145d2 <HAL_NVIC_DisableIRQ>
    HAL_SPI_DeInit(&hspi1);
 8010fd0:	4803      	ldr	r0, [pc, #12]	; (8010fe0 <MX_SPI1_DeInit+0x2c>)
 8010fd2:	f00a f8c7 	bl	801b164 <HAL_SPI_DeInit>
}
 8010fd6:	bf00      	nop
 8010fd8:	bd80      	pop	{r7, pc}
 8010fda:	bf00      	nop
 8010fdc:	20000e34 	.word	0x20000e34
 8010fe0:	2000221c 	.word	0x2000221c

08010fe4 <MX_SUBGHZ_Init>:

// SUBGHZ init function
void MX_SUBGHZ_Init(void)
{
 8010fe4:	b580      	push	{r7, lr}
 8010fe6:	af00      	add	r7, sp, #0

    hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8010fe8:	4b09      	ldr	r3, [pc, #36]	; (8011010 <MX_SUBGHZ_Init+0x2c>)
 8010fea:	2208      	movs	r2, #8
 8010fec:	601a      	str	r2, [r3, #0]
    if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK) {
 8010fee:	4808      	ldr	r0, [pc, #32]	; (8011010 <MX_SUBGHZ_Init+0x2c>)
 8010ff0:	f00a faac 	bl	801b54c <HAL_SUBGHZ_Init>
 8010ff4:	4603      	mov	r3, r0
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d001      	beq.n	8010ffe <MX_SUBGHZ_Init+0x1a>
        Error_Handler();
 8010ffa:	f001 fb82 	bl	8012702 <Error_Handler>
    }
    peripherals |= PERIPHERAL_SUBGHZ;
 8010ffe:	4b05      	ldr	r3, [pc, #20]	; (8011014 <MX_SUBGHZ_Init+0x30>)
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	f043 0304 	orr.w	r3, r3, #4
 8011006:	4a03      	ldr	r2, [pc, #12]	; (8011014 <MX_SUBGHZ_Init+0x30>)
 8011008:	6013      	str	r3, [r2, #0]

}
 801100a:	bf00      	nop
 801100c:	bd80      	pop	{r7, pc}
 801100e:	bf00      	nop
 8011010:	20001dbc 	.word	0x20001dbc
 8011014:	20000e34 	.word	0x20000e34

08011018 <MX_SUBGHZ_DeInit>:

// SUBGHZ de-init function
void MX_SUBGHZ_DeInit(void)
{
 8011018:	b580      	push	{r7, lr}
 801101a:	af00      	add	r7, sp, #0
    peripherals &= ~PERIPHERAL_SUBGHZ;
 801101c:	4b05      	ldr	r3, [pc, #20]	; (8011034 <MX_SUBGHZ_DeInit+0x1c>)
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	f023 0304 	bic.w	r3, r3, #4
 8011024:	4a03      	ldr	r2, [pc, #12]	; (8011034 <MX_SUBGHZ_DeInit+0x1c>)
 8011026:	6013      	str	r3, [r2, #0]
    HAL_SUBGHZ_DeInit(&hsubghz);
 8011028:	4803      	ldr	r0, [pc, #12]	; (8011038 <MX_SUBGHZ_DeInit+0x20>)
 801102a:	f00a faed 	bl	801b608 <HAL_SUBGHZ_DeInit>
}
 801102e:	bf00      	nop
 8011030:	bd80      	pop	{r7, pc}
 8011032:	bf00      	nop
 8011034:	20000e34 	.word	0x20000e34
 8011038:	20001dbc 	.word	0x20001dbc

0801103c <MX_AES_CTR_Encrypt>:

// Encrypt using AES as configured
bool MX_AES_CTR_Encrypt(uint8_t *key, uint8_t *plaintext, uint16_t len, uint8_t *ciphertext)
{
 801103c:	b580      	push	{r7, lr}
 801103e:	b086      	sub	sp, #24
 8011040:	af00      	add	r7, sp, #0
 8011042:	60f8      	str	r0, [r7, #12]
 8011044:	60b9      	str	r1, [r7, #8]
 8011046:	603b      	str	r3, [r7, #0]
 8011048:	4613      	mov	r3, r2
 801104a:	80fb      	strh	r3, [r7, #6]
    if ((((uint32_t) plaintext) & 0x03) != 0) {
 801104c:	68bb      	ldr	r3, [r7, #8]
 801104e:	f003 0303 	and.w	r3, r3, #3
 8011052:	2b00      	cmp	r3, #0
 8011054:	d001      	beq.n	801105a <MX_AES_CTR_Encrypt+0x1e>
        return false;
 8011056:	2300      	movs	r3, #0
 8011058:	e026      	b.n	80110a8 <MX_AES_CTR_Encrypt+0x6c>
    }
    if ((((uint32_t) ciphertext) & 0x03) != 0) {
 801105a:	683b      	ldr	r3, [r7, #0]
 801105c:	f003 0303 	and.w	r3, r3, #3
 8011060:	2b00      	cmp	r3, #0
 8011062:	d001      	beq.n	8011068 <MX_AES_CTR_Encrypt+0x2c>
        return false;
 8011064:	2300      	movs	r3, #0
 8011066:	e01f      	b.n	80110a8 <MX_AES_CTR_Encrypt+0x6c>
    }
    memcpy(keyAES, key, sizeof(keyAES));
 8011068:	2220      	movs	r2, #32
 801106a:	68f9      	ldr	r1, [r7, #12]
 801106c:	4810      	ldr	r0, [pc, #64]	; (80110b0 <MX_AES_CTR_Encrypt+0x74>)
 801106e:	f011 f853 	bl	8022118 <memcpy>
    MX_AES_Init();
 8011072:	f000 f85f 	bl	8011134 <MX_AES_Init>
    bool success = HAL_CRYP_Encrypt_IT(&hcryp, (uint32_t *)plaintext, len, (uint32_t *)ciphertext) == HAL_OK;
 8011076:	88fa      	ldrh	r2, [r7, #6]
 8011078:	683b      	ldr	r3, [r7, #0]
 801107a:	68b9      	ldr	r1, [r7, #8]
 801107c:	480d      	ldr	r0, [pc, #52]	; (80110b4 <MX_AES_CTR_Encrypt+0x78>)
 801107e:	f003 fb1f 	bl	80146c0 <HAL_CRYP_Encrypt_IT>
 8011082:	4603      	mov	r3, r0
 8011084:	2b00      	cmp	r3, #0
 8011086:	bf0c      	ite	eq
 8011088:	2301      	moveq	r3, #1
 801108a:	2300      	movne	r3, #0
 801108c:	75fb      	strb	r3, [r7, #23]
    if (success) {
 801108e:	7dfb      	ldrb	r3, [r7, #23]
 8011090:	2b00      	cmp	r3, #0
 8011092:	d006      	beq.n	80110a2 <MX_AES_CTR_Encrypt+0x66>
        while (HAL_CRYP_GetState(&hcryp) != HAL_CRYP_STATE_READY) ;
 8011094:	bf00      	nop
 8011096:	4807      	ldr	r0, [pc, #28]	; (80110b4 <MX_AES_CTR_Encrypt+0x78>)
 8011098:	f003 fcd2 	bl	8014a40 <HAL_CRYP_GetState>
 801109c:	4603      	mov	r3, r0
 801109e:	2b01      	cmp	r3, #1
 80110a0:	d1f9      	bne.n	8011096 <MX_AES_CTR_Encrypt+0x5a>
    }
    MX_AES_DeInit();
 80110a2:	f000 f877 	bl	8011194 <MX_AES_DeInit>
    return success;
 80110a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80110a8:	4618      	mov	r0, r3
 80110aa:	3718      	adds	r7, #24
 80110ac:	46bd      	mov	sp, r7
 80110ae:	bd80      	pop	{r7, pc}
 80110b0:	20000e38 	.word	0x20000e38
 80110b4:	200024cc 	.word	0x200024cc

080110b8 <MX_AES_CTR_Decrypt>:

// Decrypt using AES as configured
bool MX_AES_CTR_Decrypt(uint8_t *key, uint8_t *ciphertext, uint16_t len, uint8_t *plaintext)
{
 80110b8:	b580      	push	{r7, lr}
 80110ba:	b086      	sub	sp, #24
 80110bc:	af00      	add	r7, sp, #0
 80110be:	60f8      	str	r0, [r7, #12]
 80110c0:	60b9      	str	r1, [r7, #8]
 80110c2:	603b      	str	r3, [r7, #0]
 80110c4:	4613      	mov	r3, r2
 80110c6:	80fb      	strh	r3, [r7, #6]
    if ((((uint32_t) plaintext) & 0x03) != 0) {
 80110c8:	683b      	ldr	r3, [r7, #0]
 80110ca:	f003 0303 	and.w	r3, r3, #3
 80110ce:	2b00      	cmp	r3, #0
 80110d0:	d001      	beq.n	80110d6 <MX_AES_CTR_Decrypt+0x1e>
        return false;
 80110d2:	2300      	movs	r3, #0
 80110d4:	e026      	b.n	8011124 <MX_AES_CTR_Decrypt+0x6c>
    }
    if ((((uint32_t) ciphertext) & 0x03) != 0) {
 80110d6:	68bb      	ldr	r3, [r7, #8]
 80110d8:	f003 0303 	and.w	r3, r3, #3
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d001      	beq.n	80110e4 <MX_AES_CTR_Decrypt+0x2c>
        return false;
 80110e0:	2300      	movs	r3, #0
 80110e2:	e01f      	b.n	8011124 <MX_AES_CTR_Decrypt+0x6c>
    }
    memcpy(keyAES, key, sizeof(keyAES));
 80110e4:	2220      	movs	r2, #32
 80110e6:	68f9      	ldr	r1, [r7, #12]
 80110e8:	4810      	ldr	r0, [pc, #64]	; (801112c <MX_AES_CTR_Decrypt+0x74>)
 80110ea:	f011 f815 	bl	8022118 <memcpy>
    MX_AES_Init();
 80110ee:	f000 f821 	bl	8011134 <MX_AES_Init>
    bool success = HAL_CRYP_Decrypt_IT(&hcryp, (uint32_t *)ciphertext, len, (uint32_t *)plaintext) == HAL_OK;
 80110f2:	88fa      	ldrh	r2, [r7, #6]
 80110f4:	683b      	ldr	r3, [r7, #0]
 80110f6:	68b9      	ldr	r1, [r7, #8]
 80110f8:	480d      	ldr	r0, [pc, #52]	; (8011130 <MX_AES_CTR_Decrypt+0x78>)
 80110fa:	f003 fb91 	bl	8014820 <HAL_CRYP_Decrypt_IT>
 80110fe:	4603      	mov	r3, r0
 8011100:	2b00      	cmp	r3, #0
 8011102:	bf0c      	ite	eq
 8011104:	2301      	moveq	r3, #1
 8011106:	2300      	movne	r3, #0
 8011108:	75fb      	strb	r3, [r7, #23]
    if (success) {
 801110a:	7dfb      	ldrb	r3, [r7, #23]
 801110c:	2b00      	cmp	r3, #0
 801110e:	d006      	beq.n	801111e <MX_AES_CTR_Decrypt+0x66>
        while (HAL_CRYP_GetState(&hcryp) != HAL_CRYP_STATE_READY) ;
 8011110:	bf00      	nop
 8011112:	4807      	ldr	r0, [pc, #28]	; (8011130 <MX_AES_CTR_Decrypt+0x78>)
 8011114:	f003 fc94 	bl	8014a40 <HAL_CRYP_GetState>
 8011118:	4603      	mov	r3, r0
 801111a:	2b01      	cmp	r3, #1
 801111c:	d1f9      	bne.n	8011112 <MX_AES_CTR_Decrypt+0x5a>
    }
    MX_AES_DeInit();
 801111e:	f000 f839 	bl	8011194 <MX_AES_DeInit>
    return success;
 8011122:	7dfb      	ldrb	r3, [r7, #23]
}
 8011124:	4618      	mov	r0, r3
 8011126:	3718      	adds	r7, #24
 8011128:	46bd      	mov	sp, r7
 801112a:	bd80      	pop	{r7, pc}
 801112c:	20000e38 	.word	0x20000e38
 8011130:	200024cc 	.word	0x200024cc

08011134 <MX_AES_Init>:

// Init AES
void MX_AES_Init()
{
 8011134:	b580      	push	{r7, lr}
 8011136:	af00      	add	r7, sp, #0
    hcryp.Instance = AES;
 8011138:	4b12      	ldr	r3, [pc, #72]	; (8011184 <MX_AES_Init+0x50>)
 801113a:	4a13      	ldr	r2, [pc, #76]	; (8011188 <MX_AES_Init+0x54>)
 801113c:	601a      	str	r2, [r3, #0]
    hcryp.Init.DataType = CRYP_DATATYPE_1B;
 801113e:	4b11      	ldr	r3, [pc, #68]	; (8011184 <MX_AES_Init+0x50>)
 8011140:	2206      	movs	r2, #6
 8011142:	605a      	str	r2, [r3, #4]
    hcryp.Init.KeySize = CRYP_KEYSIZE_256B;
 8011144:	4b0f      	ldr	r3, [pc, #60]	; (8011184 <MX_AES_Init+0x50>)
 8011146:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 801114a:	609a      	str	r2, [r3, #8]
    hcryp.Init.pKey = (uint32_t *)keyAES;
 801114c:	4b0d      	ldr	r3, [pc, #52]	; (8011184 <MX_AES_Init+0x50>)
 801114e:	4a0f      	ldr	r2, [pc, #60]	; (801118c <MX_AES_Init+0x58>)
 8011150:	60da      	str	r2, [r3, #12]
    hcryp.Init.pInitVect = AESIV_CTR;
 8011152:	4b0c      	ldr	r3, [pc, #48]	; (8011184 <MX_AES_Init+0x50>)
 8011154:	4a0e      	ldr	r2, [pc, #56]	; (8011190 <MX_AES_Init+0x5c>)
 8011156:	611a      	str	r2, [r3, #16]
    hcryp.Init.Algorithm = CRYP_AES_CTR;
 8011158:	4b0a      	ldr	r3, [pc, #40]	; (8011184 <MX_AES_Init+0x50>)
 801115a:	2240      	movs	r2, #64	; 0x40
 801115c:	615a      	str	r2, [r3, #20]
    hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 801115e:	4b09      	ldr	r3, [pc, #36]	; (8011184 <MX_AES_Init+0x50>)
 8011160:	2201      	movs	r2, #1
 8011162:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp.Init.HeaderWidthUnit = CRYP_HEADERWIDTHUNIT_WORD;
 8011164:	4b07      	ldr	r3, [pc, #28]	; (8011184 <MX_AES_Init+0x50>)
 8011166:	2200      	movs	r2, #0
 8011168:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp.Init.KeyIVConfigSkip = CRYP_KEYIVCONFIG_ALWAYS;
 801116a:	4b06      	ldr	r3, [pc, #24]	; (8011184 <MX_AES_Init+0x50>)
 801116c:	2200      	movs	r2, #0
 801116e:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_CRYP_Init(&hcryp) != HAL_OK) {
 8011170:	4804      	ldr	r0, [pc, #16]	; (8011184 <MX_AES_Init+0x50>)
 8011172:	f003 fa3c 	bl	80145ee <HAL_CRYP_Init>
 8011176:	4603      	mov	r3, r0
 8011178:	2b00      	cmp	r3, #0
 801117a:	d001      	beq.n	8011180 <MX_AES_Init+0x4c>
        Error_Handler();
 801117c:	f001 fac1 	bl	8012702 <Error_Handler>
    }
}
 8011180:	bf00      	nop
 8011182:	bd80      	pop	{r7, pc}
 8011184:	200024cc 	.word	0x200024cc
 8011188:	58001800 	.word	0x58001800
 801118c:	20000e38 	.word	0x20000e38
 8011190:	2000004c 	.word	0x2000004c

08011194 <MX_AES_DeInit>:

// DeInit AES
void MX_AES_DeInit(void)
{
 8011194:	b580      	push	{r7, lr}
 8011196:	af00      	add	r7, sp, #0
    HAL_CRYP_DeInit(&hcryp);
 8011198:	4802      	ldr	r0, [pc, #8]	; (80111a4 <MX_AES_DeInit+0x10>)
 801119a:	f003 fa63 	bl	8014664 <HAL_CRYP_DeInit>
}
 801119e:	bf00      	nop
 80111a0:	bd80      	pop	{r7, pc}
 80111a2:	bf00      	nop
 80111a4:	200024cc 	.word	0x200024cc

080111a8 <MX_RNG_Init>:

// Init RNG
void MX_RNG_Init(void)
{
 80111a8:	b580      	push	{r7, lr}
 80111aa:	af00      	add	r7, sp, #0
    hrng.Instance = RNG;
 80111ac:	4b07      	ldr	r3, [pc, #28]	; (80111cc <MX_RNG_Init+0x24>)
 80111ae:	4a08      	ldr	r2, [pc, #32]	; (80111d0 <MX_RNG_Init+0x28>)
 80111b0:	601a      	str	r2, [r3, #0]
    hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 80111b2:	4b06      	ldr	r3, [pc, #24]	; (80111cc <MX_RNG_Init+0x24>)
 80111b4:	2200      	movs	r2, #0
 80111b6:	605a      	str	r2, [r3, #4]
    if (HAL_RNG_Init(&hrng) != HAL_OK) {
 80111b8:	4804      	ldr	r0, [pc, #16]	; (80111cc <MX_RNG_Init+0x24>)
 80111ba:	f009 f9f9 	bl	801a5b0 <HAL_RNG_Init>
 80111be:	4603      	mov	r3, r0
 80111c0:	2b00      	cmp	r3, #0
 80111c2:	d001      	beq.n	80111c8 <MX_RNG_Init+0x20>
        Error_Handler();
 80111c4:	f001 fa9d 	bl	8012702 <Error_Handler>
    }
}
 80111c8:	bf00      	nop
 80111ca:	bd80      	pop	{r7, pc}
 80111cc:	20002208 	.word	0x20002208
 80111d0:	58001000 	.word	0x58001000

080111d4 <MX_RNG_Get>:

// Get a random number
uint32_t MX_RNG_Get()
{
 80111d4:	b580      	push	{r7, lr}
 80111d6:	b082      	sub	sp, #8
 80111d8:	af00      	add	r7, sp, #0

    uint32_t random;
    while (HAL_RNG_GenerateRandomNumber(&hrng, &random) != HAL_OK) {
 80111da:	e002      	b.n	80111e2 <MX_RNG_Get+0xe>
        HAL_Delay(1);
 80111dc:	2001      	movs	r0, #1
 80111de:	f001 fccc 	bl	8012b7a <HAL_Delay>
    while (HAL_RNG_GenerateRandomNumber(&hrng, &random) != HAL_OK) {
 80111e2:	1d3b      	adds	r3, r7, #4
 80111e4:	4619      	mov	r1, r3
 80111e6:	4805      	ldr	r0, [pc, #20]	; (80111fc <MX_RNG_Get+0x28>)
 80111e8:	f009 fad4 	bl	801a794 <HAL_RNG_GenerateRandomNumber>
 80111ec:	4603      	mov	r3, r0
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d1f4      	bne.n	80111dc <MX_RNG_Get+0x8>
    }
    return random;
 80111f2:	687b      	ldr	r3, [r7, #4]
}
 80111f4:	4618      	mov	r0, r3
 80111f6:	3708      	adds	r7, #8
 80111f8:	46bd      	mov	sp, r7
 80111fa:	bd80      	pop	{r7, pc}
 80111fc:	20002208 	.word	0x20002208

08011200 <MX_RNG_DeInit>:

// DeInit RNG
void MX_RNG_DeInit(void)
{
 8011200:	b580      	push	{r7, lr}
 8011202:	af00      	add	r7, sp, #0
    HAL_RNG_DeInit(&hrng);
 8011204:	4802      	ldr	r0, [pc, #8]	; (8011210 <MX_RNG_DeInit+0x10>)
 8011206:	f009 fa69 	bl	801a6dc <HAL_RNG_DeInit>
}
 801120a:	bf00      	nop
 801120c:	bd80      	pop	{r7, pc}
 801120e:	bf00      	nop
 8011210:	20002208 	.word	0x20002208

08011214 <MX_TIM17_Init>:

// Microsecond timer
void MX_TIM17_Init(void)
{
 8011214:	b580      	push	{r7, lr}
 8011216:	af00      	add	r7, sp, #0

    htim17.Instance = TIM17;
 8011218:	4b11      	ldr	r3, [pc, #68]	; (8011260 <MX_TIM17_Init+0x4c>)
 801121a:	4a12      	ldr	r2, [pc, #72]	; (8011264 <MX_TIM17_Init+0x50>)
 801121c:	601a      	str	r2, [r3, #0]
    htim17.Init.Prescaler = 0;
 801121e:	4b10      	ldr	r3, [pc, #64]	; (8011260 <MX_TIM17_Init+0x4c>)
 8011220:	2200      	movs	r2, #0
 8011222:	605a      	str	r2, [r3, #4]
    htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8011224:	4b0e      	ldr	r3, [pc, #56]	; (8011260 <MX_TIM17_Init+0x4c>)
 8011226:	2200      	movs	r2, #0
 8011228:	609a      	str	r2, [r3, #8]
    htim17.Init.Period = 65535;
 801122a:	4b0d      	ldr	r3, [pc, #52]	; (8011260 <MX_TIM17_Init+0x4c>)
 801122c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8011230:	60da      	str	r2, [r3, #12]
    htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8011232:	4b0b      	ldr	r3, [pc, #44]	; (8011260 <MX_TIM17_Init+0x4c>)
 8011234:	2200      	movs	r2, #0
 8011236:	611a      	str	r2, [r3, #16]
    htim17.Init.RepetitionCounter = 0;
 8011238:	4b09      	ldr	r3, [pc, #36]	; (8011260 <MX_TIM17_Init+0x4c>)
 801123a:	2200      	movs	r2, #0
 801123c:	615a      	str	r2, [r3, #20]
    htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 801123e:	4b08      	ldr	r3, [pc, #32]	; (8011260 <MX_TIM17_Init+0x4c>)
 8011240:	2200      	movs	r2, #0
 8011242:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim17) != HAL_OK) {
 8011244:	4806      	ldr	r0, [pc, #24]	; (8011260 <MX_TIM17_Init+0x4c>)
 8011246:	f00a fdc9 	bl	801bddc <HAL_TIM_Base_Init>
 801124a:	4603      	mov	r3, r0
 801124c:	2b00      	cmp	r3, #0
 801124e:	d001      	beq.n	8011254 <MX_TIM17_Init+0x40>
        Error_Handler();
 8011250:	f001 fa57 	bl	8012702 <Error_Handler>
    }
    HAL_TIMEx_RemapConfig(&htim17, TIM_TIM17_TI1_MSI);
 8011254:	2101      	movs	r1, #1
 8011256:	4802      	ldr	r0, [pc, #8]	; (8011260 <MX_TIM17_Init+0x4c>)
 8011258:	f00a fe7a 	bl	801bf50 <HAL_TIMEx_RemapConfig>

}
 801125c:	bf00      	nop
 801125e:	bd80      	pop	{r7, pc}
 8011260:	20001e14 	.word	0x20001e14
 8011264:	40014800 	.word	0x40014800

08011268 <MX_RTC_Init>:
    __HAL_TIM_DISABLE(&htim17);
}

// RTC init function
void MX_RTC_Init(void)
{
 8011268:	b580      	push	{r7, lr}
 801126a:	b08c      	sub	sp, #48	; 0x30
 801126c:	af00      	add	r7, sp, #0
    RTC_AlarmTypeDef sAlarm = {0};
 801126e:	1d3b      	adds	r3, r7, #4
 8011270:	222c      	movs	r2, #44	; 0x2c
 8011272:	2100      	movs	r1, #0
 8011274:	4618      	mov	r0, r3
 8011276:	f010 ff5d 	bl	8022134 <memset>

    // Initialize RTC Only
    hrtc.Instance = RTC;
 801127a:	4b27      	ldr	r3, [pc, #156]	; (8011318 <MX_RTC_Init+0xb0>)
 801127c:	4a27      	ldr	r2, [pc, #156]	; (801131c <MX_RTC_Init+0xb4>)
 801127e:	601a      	str	r2, [r3, #0]
    hrtc.Init.HourFormat = RTC_HOURFORMAT_24;               // CLOCK
 8011280:	4b25      	ldr	r3, [pc, #148]	; (8011318 <MX_RTC_Init+0xb0>)
 8011282:	2200      	movs	r2, #0
 8011284:	605a      	str	r2, [r3, #4]
    hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8011286:	4b24      	ldr	r3, [pc, #144]	; (8011318 <MX_RTC_Init+0xb0>)
 8011288:	221f      	movs	r2, #31
 801128a:	609a      	str	r2, [r3, #8]
    hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 801128c:	4b22      	ldr	r3, [pc, #136]	; (8011318 <MX_RTC_Init+0xb0>)
 801128e:	2200      	movs	r2, #0
 8011290:	611a      	str	r2, [r3, #16]
    hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8011292:	4b21      	ldr	r3, [pc, #132]	; (8011318 <MX_RTC_Init+0xb0>)
 8011294:	2200      	movs	r2, #0
 8011296:	615a      	str	r2, [r3, #20]
    hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8011298:	4b1f      	ldr	r3, [pc, #124]	; (8011318 <MX_RTC_Init+0xb0>)
 801129a:	2200      	movs	r2, #0
 801129c:	619a      	str	r2, [r3, #24]
    hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 801129e:	4b1e      	ldr	r3, [pc, #120]	; (8011318 <MX_RTC_Init+0xb0>)
 80112a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80112a4:	61da      	str	r2, [r3, #28]
    hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80112a6:	4b1c      	ldr	r3, [pc, #112]	; (8011318 <MX_RTC_Init+0xb0>)
 80112a8:	2200      	movs	r2, #0
 80112aa:	621a      	str	r2, [r3, #32]
    hrtc.Init.BinMode = RTC_BINARY_ONLY;
 80112ac:	4b1a      	ldr	r3, [pc, #104]	; (8011318 <MX_RTC_Init+0xb0>)
 80112ae:	f44f 7280 	mov.w	r2, #256	; 0x100
 80112b2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 80112b4:	4818      	ldr	r0, [pc, #96]	; (8011318 <MX_RTC_Init+0xb0>)
 80112b6:	f009 fbe5 	bl	801aa84 <HAL_RTC_Init>
 80112ba:	4603      	mov	r3, r0
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d001      	beq.n	80112c4 <MX_RTC_Init+0x5c>
        Error_Handler();
 80112c0:	f001 fa1f 	bl	8012702 <Error_Handler>
    }

    // Initialize RTC underflow detection interrupt
    if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK) {
 80112c4:	4814      	ldr	r0, [pc, #80]	; (8011318 <MX_RTC_Init+0xb0>)
 80112c6:	f009 febf 	bl	801b048 <HAL_RTCEx_SetSSRU_IT>
 80112ca:	4603      	mov	r3, r0
 80112cc:	2b00      	cmp	r3, #0
 80112ce:	d001      	beq.n	80112d4 <MX_RTC_Init+0x6c>
        Error_Handler();
 80112d0:	f001 fa17 	bl	8012702 <Error_Handler>
    }

    // Enable the Alarm A
    sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80112d4:	2300      	movs	r3, #0
 80112d6:	623b      	str	r3, [r7, #32]
    sAlarm.AlarmTime.SubSeconds = 0x0;
 80112d8:	2300      	movs	r3, #0
 80112da:	60bb      	str	r3, [r7, #8]
    sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80112dc:	2300      	movs	r3, #0
 80112de:	61bb      	str	r3, [r7, #24]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80112e0:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80112e4:	61fb      	str	r3, [r7, #28]
    sAlarm.Alarm = RTC_ALARM_A;
 80112e6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80112ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK) {
 80112ec:	1d3b      	adds	r3, r7, #4
 80112ee:	2201      	movs	r2, #1
 80112f0:	4619      	mov	r1, r3
 80112f2:	4809      	ldr	r0, [pc, #36]	; (8011318 <MX_RTC_Init+0xb0>)
 80112f4:	f009 fc40 	bl	801ab78 <HAL_RTC_SetAlarm_IT>
 80112f8:	4603      	mov	r3, r0
 80112fa:	2b00      	cmp	r3, #0
 80112fc:	d001      	beq.n	8011302 <MX_RTC_Init+0x9a>
        Error_Handler();
 80112fe:	f001 fa00 	bl	8012702 <Error_Handler>
    }

    // Initialized
    peripherals |= PERIPHERAL_RTC;
 8011302:	4b07      	ldr	r3, [pc, #28]	; (8011320 <MX_RTC_Init+0xb8>)
 8011304:	681b      	ldr	r3, [r3, #0]
 8011306:	f043 0302 	orr.w	r3, r3, #2
 801130a:	4a05      	ldr	r2, [pc, #20]	; (8011320 <MX_RTC_Init+0xb8>)
 801130c:	6013      	str	r3, [r2, #0]

}
 801130e:	bf00      	nop
 8011310:	3730      	adds	r7, #48	; 0x30
 8011312:	46bd      	mov	sp, r7
 8011314:	bd80      	pop	{r7, pc}
 8011316:	bf00      	nop
 8011318:	200021d0 	.word	0x200021d0
 801131c:	40002800 	.word	0x40002800
 8011320:	20000e34 	.word	0x20000e34

08011324 <MX_USART1_UART_DeInit>:

}

// USART1 Deinitialization
void MX_USART1_UART_DeInit(void)
{
 8011324:	b580      	push	{r7, lr}
 8011326:	af00      	add	r7, sp, #0

    // Deinitialized
    peripherals &= ~PERIPHERAL_USART1;
 8011328:	4b11      	ldr	r3, [pc, #68]	; (8011370 <MX_USART1_UART_DeInit+0x4c>)
 801132a:	681b      	ldr	r3, [r3, #0]
 801132c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011330:	4a0f      	ldr	r2, [pc, #60]	; (8011370 <MX_USART1_UART_DeInit+0x4c>)
 8011332:	6013      	str	r3, [r2, #0]

    // Stop any pending DMA, if any
    HAL_UART_DMAStop(&huart1);
 8011334:	480f      	ldr	r0, [pc, #60]	; (8011374 <MX_USART1_UART_DeInit+0x50>)
 8011336:	f00b f8b2 	bl	801c49e <HAL_UART_DMAStop>

    // Reset peripheral
    __HAL_RCC_USART1_FORCE_RESET();
 801133a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 801133e:	f7ff fa41 	bl	80107c4 <LL_APB2_GRP1_ForceReset>
    __HAL_RCC_USART1_RELEASE_RESET();
 8011342:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8011346:	f7ff fa4e 	bl	80107e6 <LL_APB2_GRP1_ReleaseReset>

    // Disable IDLE interrupt
    __HAL_UART_DISABLE_IT(&huart1, UART_IT_IDLE);
 801134a:	4b0a      	ldr	r3, [pc, #40]	; (8011374 <MX_USART1_UART_DeInit+0x50>)
 801134c:	681b      	ldr	r3, [r3, #0]
 801134e:	681a      	ldr	r2, [r3, #0]
 8011350:	4b08      	ldr	r3, [pc, #32]	; (8011374 <MX_USART1_UART_DeInit+0x50>)
 8011352:	681b      	ldr	r3, [r3, #0]
 8011354:	f022 0210 	bic.w	r2, r2, #16
 8011358:	601a      	str	r2, [r3, #0]

    // Deinit
    HAL_UART_DeInit(&huart1);
 801135a:	4806      	ldr	r0, [pc, #24]	; (8011374 <MX_USART1_UART_DeInit+0x50>)
 801135c:	f00a fedc 	bl	801c118 <HAL_UART_DeInit>

    // Deinit DMA interrupts
    HAL_NVIC_DisableIRQ(USART1_RX_DMA_IRQn);
 8011360:	200b      	movs	r0, #11
 8011362:	f003 f936 	bl	80145d2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART1_TX_DMA_IRQn);
 8011366:	200c      	movs	r0, #12
 8011368:	f003 f933 	bl	80145d2 <HAL_NVIC_DisableIRQ>

}
 801136c:	bf00      	nop
 801136e:	bd80      	pop	{r7, pc}
 8011370:	20000e34 	.word	0x20000e34
 8011374:	20002108 	.word	0x20002108

08011378 <MX_LPUART1_UART_Init>:

}

// LPUART1 Initialization Function
void MX_LPUART1_UART_Init(void)
{
 8011378:	b580      	push	{r7, lr}
 801137a:	af00      	add	r7, sp, #0

    hlpuart1.Instance = LPUART1;
 801137c:	4b25      	ldr	r3, [pc, #148]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 801137e:	4a26      	ldr	r2, [pc, #152]	; (8011418 <MX_LPUART1_UART_Init+0xa0>)
 8011380:	601a      	str	r2, [r3, #0]
    hlpuart1.Init.BaudRate = LPUART1_BAUDRATE;
 8011382:	4b24      	ldr	r3, [pc, #144]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 8011384:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8011388:	605a      	str	r2, [r3, #4]
    hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 801138a:	4b22      	ldr	r3, [pc, #136]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 801138c:	2200      	movs	r2, #0
 801138e:	609a      	str	r2, [r3, #8]
    hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8011390:	4b20      	ldr	r3, [pc, #128]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 8011392:	2200      	movs	r2, #0
 8011394:	60da      	str	r2, [r3, #12]
    hlpuart1.Init.Parity = UART_PARITY_NONE;
 8011396:	4b1f      	ldr	r3, [pc, #124]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 8011398:	2200      	movs	r2, #0
 801139a:	611a      	str	r2, [r3, #16]
    hlpuart1.Init.Mode = UART_MODE_TX_RX;
 801139c:	4b1d      	ldr	r3, [pc, #116]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 801139e:	220c      	movs	r2, #12
 80113a0:	615a      	str	r2, [r3, #20]
    hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80113a2:	4b1c      	ldr	r3, [pc, #112]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 80113a4:	2200      	movs	r2, #0
 80113a6:	619a      	str	r2, [r3, #24]
    hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80113a8:	4b1a      	ldr	r3, [pc, #104]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 80113aa:	2200      	movs	r2, #0
 80113ac:	621a      	str	r2, [r3, #32]
    hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80113ae:	4b19      	ldr	r3, [pc, #100]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 80113b0:	2200      	movs	r2, #0
 80113b2:	625a      	str	r2, [r3, #36]	; 0x24
    hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80113b4:	4b17      	ldr	r3, [pc, #92]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 80113b6:	2200      	movs	r2, #0
 80113b8:	629a      	str	r2, [r3, #40]	; 0x28
    hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80113ba:	4b16      	ldr	r3, [pc, #88]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 80113bc:	2200      	movs	r2, #0
 80113be:	665a      	str	r2, [r3, #100]	; 0x64
    if (HAL_UART_Init(&hlpuart1) != HAL_OK) {
 80113c0:	4814      	ldr	r0, [pc, #80]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 80113c2:	f00a fe49 	bl	801c058 <HAL_UART_Init>
 80113c6:	4603      	mov	r3, r0
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d001      	beq.n	80113d0 <MX_LPUART1_UART_Init+0x58>
        Error_Handler();
 80113cc:	f001 f999 	bl	8012702 <Error_Handler>
    }
    if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK) {
 80113d0:	2100      	movs	r1, #0
 80113d2:	4810      	ldr	r0, [pc, #64]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 80113d4:	f00c fd17 	bl	801de06 <HAL_UARTEx_SetTxFifoThreshold>
 80113d8:	4603      	mov	r3, r0
 80113da:	2b00      	cmp	r3, #0
 80113dc:	d001      	beq.n	80113e2 <MX_LPUART1_UART_Init+0x6a>
        Error_Handler();
 80113de:	f001 f990 	bl	8012702 <Error_Handler>
    }
    if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK) {
 80113e2:	2100      	movs	r1, #0
 80113e4:	480b      	ldr	r0, [pc, #44]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 80113e6:	f00c fd4c 	bl	801de82 <HAL_UARTEx_SetRxFifoThreshold>
 80113ea:	4603      	mov	r3, r0
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d001      	beq.n	80113f4 <MX_LPUART1_UART_Init+0x7c>
        Error_Handler();
 80113f0:	f001 f987 	bl	8012702 <Error_Handler>
    }
    if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK) {
 80113f4:	4807      	ldr	r0, [pc, #28]	; (8011414 <MX_LPUART1_UART_Init+0x9c>)
 80113f6:	f00c fcce 	bl	801dd96 <HAL_UARTEx_DisableFifoMode>
 80113fa:	4603      	mov	r3, r0
 80113fc:	2b00      	cmp	r3, #0
 80113fe:	d001      	beq.n	8011404 <MX_LPUART1_UART_Init+0x8c>
        Error_Handler();
 8011400:	f001 f97f 	bl	8012702 <Error_Handler>
    }

    peripherals |= PERIPHERAL_LPUART1;
 8011404:	4b05      	ldr	r3, [pc, #20]	; (801141c <MX_LPUART1_UART_Init+0xa4>)
 8011406:	681b      	ldr	r3, [r3, #0]
 8011408:	f043 0320 	orr.w	r3, r3, #32
 801140c:	4a03      	ldr	r2, [pc, #12]	; (801141c <MX_LPUART1_UART_Init+0xa4>)
 801140e:	6013      	str	r3, [r2, #0]

}
 8011410:	bf00      	nop
 8011412:	bd80      	pop	{r7, pc}
 8011414:	20001e60 	.word	0x20001e60
 8011418:	40008000 	.word	0x40008000
 801141c:	20000e34 	.word	0x20000e34

08011420 <MX_LPUART1_UART_Suspend>:

// LPUART1 suspend function
void MX_LPUART1_UART_Suspend(void)
{
 8011420:	b580      	push	{r7, lr}
 8011422:	af00      	add	r7, sp, #0

    // Clear OVERRUN flag
    LL_LPUART_ClearFlag_ORE(LPUART1);
 8011424:	480f      	ldr	r0, [pc, #60]	; (8011464 <MX_LPUART1_UART_Suspend+0x44>)
 8011426:	f7ff fa3a 	bl	801089e <LL_LPUART_ClearFlag_ORE>

    // Make sure that no LPUART transfer is on-going
    while (LL_LPUART_IsActiveFlag_BUSY(LPUART1) == 1) {};
 801142a:	bf00      	nop
 801142c:	480d      	ldr	r0, [pc, #52]	; (8011464 <MX_LPUART1_UART_Suspend+0x44>)
 801142e:	f7ff fa10 	bl	8010852 <LL_LPUART_IsActiveFlag_BUSY>
 8011432:	4603      	mov	r3, r0
 8011434:	2b01      	cmp	r3, #1
 8011436:	d0f9      	beq.n	801142c <MX_LPUART1_UART_Suspend+0xc>

    // Make sure that LPUART is ready to receive
    while (LL_LPUART_IsActiveFlag_REACK(LPUART1) == 0) {};
 8011438:	bf00      	nop
 801143a:	480a      	ldr	r0, [pc, #40]	; (8011464 <MX_LPUART1_UART_Suspend+0x44>)
 801143c:	f7ff fa1c 	bl	8010878 <LL_LPUART_IsActiveFlag_REACK>
 8011440:	4603      	mov	r3, r0
 8011442:	2b00      	cmp	r3, #0
 8011444:	d0f9      	beq.n	801143a <MX_LPUART1_UART_Suspend+0x1a>

    // Configure LPUART1 transfer interrupts by clearing the WUF
    // flag and enabling the UART Wake Up from stop mode interrupt
    LL_LPUART_ClearFlag_WKUP(LPUART1);
 8011446:	4807      	ldr	r0, [pc, #28]	; (8011464 <MX_LPUART1_UART_Suspend+0x44>)
 8011448:	f7ff fa35 	bl	80108b6 <LL_LPUART_ClearFlag_WKUP>
    LL_LPUART_EnableIT_WKUP(LPUART1);
 801144c:	4805      	ldr	r0, [pc, #20]	; (8011464 <MX_LPUART1_UART_Suspend+0x44>)
 801144e:	f7ff fa3f 	bl	80108d0 <LL_LPUART_EnableIT_WKUP>

    // Enable Wake Up From Stop
    LL_LPUART_EnableInStopMode(LPUART1);
 8011452:	4804      	ldr	r0, [pc, #16]	; (8011464 <MX_LPUART1_UART_Suspend+0x44>)
 8011454:	f7ff f9ee 	bl	8010834 <LL_LPUART_EnableInStopMode>

    // Unmask wakeup with Interrupt request from LPUART1
    LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_28);
 8011458:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 801145c:	f7ff f9d6 	bl	801080c <LL_EXTI_EnableIT_0_31>

}
 8011460:	bf00      	nop
 8011462:	bd80      	pop	{r7, pc}
 8011464:	40008000 	.word	0x40008000

08011468 <MX_LPUART1_UART_Resume>:

// LPUART1 resume function
void MX_LPUART1_UART_Resume(void)
{
 8011468:	b480      	push	{r7}
 801146a:	af00      	add	r7, sp, #0
}
 801146c:	bf00      	nop
 801146e:	46bd      	mov	sp, r7
 8011470:	bc80      	pop	{r7}
 8011472:	4770      	bx	lr

08011474 <MX_LPUART1_UART_Transmit>:

// Transmit to LPUART1
void MX_LPUART1_UART_Transmit(uint8_t *buf, uint32_t len, uint32_t timeoutMs)
{
 8011474:	b580      	push	{r7, lr}
 8011476:	b086      	sub	sp, #24
 8011478:	af00      	add	r7, sp, #0
 801147a:	60f8      	str	r0, [r7, #12]
 801147c:	60b9      	str	r1, [r7, #8]
 801147e:	607a      	str	r2, [r7, #4]

    // Transmit
    HAL_UART_Transmit_IT(&hlpuart1, buf, len);
 8011480:	68bb      	ldr	r3, [r7, #8]
 8011482:	b29b      	uxth	r3, r3
 8011484:	461a      	mov	r2, r3
 8011486:	68f9      	ldr	r1, [r7, #12]
 8011488:	480f      	ldr	r0, [pc, #60]	; (80114c8 <MX_LPUART1_UART_Transmit+0x54>)
 801148a:	f00a ff55 	bl	801c338 <HAL_UART_Transmit_IT>

    // Wait, so that the caller won't mess with the buffer while the HAL is using it
    for (uint32_t i=0; i<timeoutMs; i++) {
 801148e:	2300      	movs	r3, #0
 8011490:	617b      	str	r3, [r7, #20]
 8011492:	e00e      	b.n	80114b2 <MX_LPUART1_UART_Transmit+0x3e>
        HAL_UART_StateTypeDef state = HAL_UART_GetState(&hlpuart1);
 8011494:	480c      	ldr	r0, [pc, #48]	; (80114c8 <MX_LPUART1_UART_Transmit+0x54>)
 8011496:	f00b faff 	bl	801ca98 <HAL_UART_GetState>
 801149a:	6138      	str	r0, [r7, #16]
        if ((state & HAL_UART_STATE_BUSY_TX) != HAL_UART_STATE_BUSY_TX) {
 801149c:	693b      	ldr	r3, [r7, #16]
 801149e:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80114a2:	2b21      	cmp	r3, #33	; 0x21
 80114a4:	d10a      	bne.n	80114bc <MX_LPUART1_UART_Transmit+0x48>
            break;
        }
        HAL_Delay(1);
 80114a6:	2001      	movs	r0, #1
 80114a8:	f001 fb67 	bl	8012b7a <HAL_Delay>
    for (uint32_t i=0; i<timeoutMs; i++) {
 80114ac:	697b      	ldr	r3, [r7, #20]
 80114ae:	3301      	adds	r3, #1
 80114b0:	617b      	str	r3, [r7, #20]
 80114b2:	697a      	ldr	r2, [r7, #20]
 80114b4:	687b      	ldr	r3, [r7, #4]
 80114b6:	429a      	cmp	r2, r3
 80114b8:	d3ec      	bcc.n	8011494 <MX_LPUART1_UART_Transmit+0x20>
    }

}
 80114ba:	e000      	b.n	80114be <MX_LPUART1_UART_Transmit+0x4a>
            break;
 80114bc:	bf00      	nop
}
 80114be:	bf00      	nop
 80114c0:	3718      	adds	r7, #24
 80114c2:	46bd      	mov	sp, r7
 80114c4:	bd80      	pop	{r7, pc}
 80114c6:	bf00      	nop
 80114c8:	20001e60 	.word	0x20001e60

080114cc <MX_Image_Size>:
    HAL_UART_DeInit(&hlpuart1);
}

// Get the image size
uint32_t MX_Image_Size()
{
 80114cc:	b480      	push	{r7}
 80114ce:	af00      	add	r7, sp, #0
#if defined( __ICCARM__ )   // IAR
    return (uint32_t) (&ROM_CONTENT$$Limit) - FLASH_BASE;
#else
    return (uint32_t) (&_highest_used_rom) - FLASH_BASE;
 80114d0:	4b03      	ldr	r3, [pc, #12]	; (80114e0 <MX_Image_Size+0x14>)
 80114d2:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
#endif
}
 80114d6:	4618      	mov	r0, r3
 80114d8:	46bd      	mov	sp, r7
 80114da:	bc80      	pop	{r7}
 80114dc:	4770      	bx	lr
 80114de:	bf00      	nop
 80114e0:	08025150 	.word	0x08025150

080114e4 <MX_Heap_Size>:

// Get the RAM limits
uint32_t MX_Heap_Size(uint8_t **base)
{
 80114e4:	b480      	push	{r7}
 80114e6:	b087      	sub	sp, #28
 80114e8:	af00      	add	r7, sp, #0
 80114ea:	6078      	str	r0, [r7, #4]
#if defined( __ICCARM__ )   // IAR
    uint8_t *heap = (uint8_t *) &HEAP$$Base;
    uint8_t *heapEnd = (uint8_t *) &HEAP$$Limit;
#else
    uint8_t *heap = (uint8_t *)&_end;
 80114ec:	4b0b      	ldr	r3, [pc, #44]	; (801151c <MX_Heap_Size+0x38>)
 80114ee:	617b      	str	r3, [r7, #20]
    const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80114f0:	4a0b      	ldr	r2, [pc, #44]	; (8011520 <MX_Heap_Size+0x3c>)
 80114f2:	4b0c      	ldr	r3, [pc, #48]	; (8011524 <MX_Heap_Size+0x40>)
 80114f4:	1ad3      	subs	r3, r2, r3
 80114f6:	613b      	str	r3, [r7, #16]
    const uint8_t *heapEnd = (uint8_t *)stack_limit;
 80114f8:	693b      	ldr	r3, [r7, #16]
 80114fa:	60fb      	str	r3, [r7, #12]
#endif
    uint32_t heapSize = (uint32_t) (heapEnd - heap);
 80114fc:	68fa      	ldr	r2, [r7, #12]
 80114fe:	697b      	ldr	r3, [r7, #20]
 8011500:	1ad3      	subs	r3, r2, r3
 8011502:	60bb      	str	r3, [r7, #8]
    if (base != NULL) {
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	2b00      	cmp	r3, #0
 8011508:	d002      	beq.n	8011510 <MX_Heap_Size+0x2c>
        *base = heap;
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	697a      	ldr	r2, [r7, #20]
 801150e:	601a      	str	r2, [r3, #0]
    }
    return heapSize;
 8011510:	68bb      	ldr	r3, [r7, #8]
}
 8011512:	4618      	mov	r0, r3
 8011514:	371c      	adds	r7, #28
 8011516:	46bd      	mov	sp, r7
 8011518:	bc80      	pop	{r7}
 801151a:	4770      	bx	lr
 801151c:	20002678 	.word	0x20002678
 8011520:	20010000 	.word	0x20010000
 8011524:	00000800 	.word	0x00000800

08011528 <MY_ActivePeripherals>:

// Get the currently active peripherals
void MY_ActivePeripherals(char *buf, uint32_t buflen)
{
 8011528:	b580      	push	{r7, lr}
 801152a:	b082      	sub	sp, #8
 801152c:	af00      	add	r7, sp, #0
 801152e:	6078      	str	r0, [r7, #4]
 8011530:	6039      	str	r1, [r7, #0]
    *buf = '\0';
 8011532:	687b      	ldr	r3, [r7, #4]
 8011534:	2200      	movs	r2, #0
 8011536:	701a      	strb	r2, [r3, #0]
    if ((peripherals & PERIPHERAL_RNG) != 0) {
 8011538:	4b49      	ldr	r3, [pc, #292]	; (8011660 <MY_ActivePeripherals+0x138>)
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	f003 0301 	and.w	r3, r3, #1
 8011540:	2b00      	cmp	r3, #0
 8011542:	d004      	beq.n	801154e <MY_ActivePeripherals+0x26>
        strlcat(buf, "RNG ", buflen);
 8011544:	683a      	ldr	r2, [r7, #0]
 8011546:	4947      	ldr	r1, [pc, #284]	; (8011664 <MY_ActivePeripherals+0x13c>)
 8011548:	6878      	ldr	r0, [r7, #4]
 801154a:	f7f6 f94f 	bl	80077ec <strlcat>
    }
    if ((peripherals & PERIPHERAL_RTC) != 0) {
 801154e:	4b44      	ldr	r3, [pc, #272]	; (8011660 <MY_ActivePeripherals+0x138>)
 8011550:	681b      	ldr	r3, [r3, #0]
 8011552:	f003 0302 	and.w	r3, r3, #2
 8011556:	2b00      	cmp	r3, #0
 8011558:	d004      	beq.n	8011564 <MY_ActivePeripherals+0x3c>
        strlcat(buf, "RTC ", buflen);
 801155a:	683a      	ldr	r2, [r7, #0]
 801155c:	4942      	ldr	r1, [pc, #264]	; (8011668 <MY_ActivePeripherals+0x140>)
 801155e:	6878      	ldr	r0, [r7, #4]
 8011560:	f7f6 f944 	bl	80077ec <strlcat>
    }
    if ((peripherals & PERIPHERAL_SUBGHZ) != 0) {
 8011564:	4b3e      	ldr	r3, [pc, #248]	; (8011660 <MY_ActivePeripherals+0x138>)
 8011566:	681b      	ldr	r3, [r3, #0]
 8011568:	f003 0304 	and.w	r3, r3, #4
 801156c:	2b00      	cmp	r3, #0
 801156e:	d004      	beq.n	801157a <MY_ActivePeripherals+0x52>
        strlcat(buf, "SUBGHZ ", buflen);
 8011570:	683a      	ldr	r2, [r7, #0]
 8011572:	493e      	ldr	r1, [pc, #248]	; (801166c <MY_ActivePeripherals+0x144>)
 8011574:	6878      	ldr	r0, [r7, #4]
 8011576:	f7f6 f939 	bl	80077ec <strlcat>
    }
    if ((peripherals & PERIPHERAL_ADC) != 0) {
 801157a:	4b39      	ldr	r3, [pc, #228]	; (8011660 <MY_ActivePeripherals+0x138>)
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	f003 0308 	and.w	r3, r3, #8
 8011582:	2b00      	cmp	r3, #0
 8011584:	d004      	beq.n	8011590 <MY_ActivePeripherals+0x68>
        strlcat(buf, "ADC ", buflen);
 8011586:	683a      	ldr	r2, [r7, #0]
 8011588:	4939      	ldr	r1, [pc, #228]	; (8011670 <MY_ActivePeripherals+0x148>)
 801158a:	6878      	ldr	r0, [r7, #4]
 801158c:	f7f6 f92e 	bl	80077ec <strlcat>
    }
    if ((peripherals & PERIPHERAL_ADCDMA) != 0) {
 8011590:	4b33      	ldr	r3, [pc, #204]	; (8011660 <MY_ActivePeripherals+0x138>)
 8011592:	681b      	ldr	r3, [r3, #0]
 8011594:	f003 0310 	and.w	r3, r3, #16
 8011598:	2b00      	cmp	r3, #0
 801159a:	d004      	beq.n	80115a6 <MY_ActivePeripherals+0x7e>
        strlcat(buf, "ADCDMA ", buflen);
 801159c:	683a      	ldr	r2, [r7, #0]
 801159e:	4935      	ldr	r1, [pc, #212]	; (8011674 <MY_ActivePeripherals+0x14c>)
 80115a0:	6878      	ldr	r0, [r7, #4]
 80115a2:	f7f6 f923 	bl	80077ec <strlcat>
    }
    if ((peripherals & PERIPHERAL_LPUART1) != 0) {
 80115a6:	4b2e      	ldr	r3, [pc, #184]	; (8011660 <MY_ActivePeripherals+0x138>)
 80115a8:	681b      	ldr	r3, [r3, #0]
 80115aa:	f003 0320 	and.w	r3, r3, #32
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d004      	beq.n	80115bc <MY_ActivePeripherals+0x94>
        strlcat(buf, "LPUART1 ", buflen);
 80115b2:	683a      	ldr	r2, [r7, #0]
 80115b4:	4930      	ldr	r1, [pc, #192]	; (8011678 <MY_ActivePeripherals+0x150>)
 80115b6:	6878      	ldr	r0, [r7, #4]
 80115b8:	f7f6 f918 	bl	80077ec <strlcat>
    }
    if ((peripherals & PERIPHERAL_USART1) != 0) {
 80115bc:	4b28      	ldr	r3, [pc, #160]	; (8011660 <MY_ActivePeripherals+0x138>)
 80115be:	681b      	ldr	r3, [r3, #0]
 80115c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80115c4:	2b00      	cmp	r3, #0
 80115c6:	d004      	beq.n	80115d2 <MY_ActivePeripherals+0xaa>
        strlcat(buf, "USART1 ", buflen);
 80115c8:	683a      	ldr	r2, [r7, #0]
 80115ca:	492c      	ldr	r1, [pc, #176]	; (801167c <MY_ActivePeripherals+0x154>)
 80115cc:	6878      	ldr	r0, [r7, #4]
 80115ce:	f7f6 f90d 	bl	80077ec <strlcat>
    }
    if ((peripherals & PERIPHERAL_USART2) != 0) {
 80115d2:	4b23      	ldr	r3, [pc, #140]	; (8011660 <MY_ActivePeripherals+0x138>)
 80115d4:	681b      	ldr	r3, [r3, #0]
 80115d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d004      	beq.n	80115e8 <MY_ActivePeripherals+0xc0>
        strlcat(buf, "USART2 ", buflen);
 80115de:	683a      	ldr	r2, [r7, #0]
 80115e0:	4927      	ldr	r1, [pc, #156]	; (8011680 <MY_ActivePeripherals+0x158>)
 80115e2:	6878      	ldr	r0, [r7, #4]
 80115e4:	f7f6 f902 	bl	80077ec <strlcat>
    }
    if ((peripherals & PERIPHERAL_CRYP) != 0) {
 80115e8:	4b1d      	ldr	r3, [pc, #116]	; (8011660 <MY_ActivePeripherals+0x138>)
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d004      	beq.n	80115fe <MY_ActivePeripherals+0xd6>
        strlcat(buf, "CRYP ", buflen);
 80115f4:	683a      	ldr	r2, [r7, #0]
 80115f6:	4923      	ldr	r1, [pc, #140]	; (8011684 <MY_ActivePeripherals+0x15c>)
 80115f8:	6878      	ldr	r0, [r7, #4]
 80115fa:	f7f6 f8f7 	bl	80077ec <strlcat>
    }
    if ((peripherals & PERIPHERAL_I2C2) != 0) {
 80115fe:	4b18      	ldr	r3, [pc, #96]	; (8011660 <MY_ActivePeripherals+0x138>)
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8011606:	2b00      	cmp	r3, #0
 8011608:	d004      	beq.n	8011614 <MY_ActivePeripherals+0xec>
        strlcat(buf, "I2C2 ", buflen);
 801160a:	683a      	ldr	r2, [r7, #0]
 801160c:	491e      	ldr	r1, [pc, #120]	; (8011688 <MY_ActivePeripherals+0x160>)
 801160e:	6878      	ldr	r0, [r7, #4]
 8011610:	f7f6 f8ec 	bl	80077ec <strlcat>
    }
    if ((peripherals & PERIPHERAL_SPI1) != 0) {
 8011614:	4b12      	ldr	r3, [pc, #72]	; (8011660 <MY_ActivePeripherals+0x138>)
 8011616:	681b      	ldr	r3, [r3, #0]
 8011618:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801161c:	2b00      	cmp	r3, #0
 801161e:	d004      	beq.n	801162a <MY_ActivePeripherals+0x102>
        strlcat(buf, "SPI1 ", buflen);
 8011620:	683a      	ldr	r2, [r7, #0]
 8011622:	491a      	ldr	r1, [pc, #104]	; (801168c <MY_ActivePeripherals+0x164>)
 8011624:	6878      	ldr	r0, [r7, #4]
 8011626:	f7f6 f8e1 	bl	80077ec <strlcat>
    }
    if ((peripherals & PERIPHERAL_SPI1DMA) != 0) {
 801162a:	4b0d      	ldr	r3, [pc, #52]	; (8011660 <MY_ActivePeripherals+0x138>)
 801162c:	681b      	ldr	r3, [r3, #0]
 801162e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011632:	2b00      	cmp	r3, #0
 8011634:	d004      	beq.n	8011640 <MY_ActivePeripherals+0x118>
        strlcat(buf, "SPI1DMA ", buflen);
 8011636:	683a      	ldr	r2, [r7, #0]
 8011638:	4915      	ldr	r1, [pc, #84]	; (8011690 <MY_ActivePeripherals+0x168>)
 801163a:	6878      	ldr	r0, [r7, #4]
 801163c:	f7f6 f8d6 	bl	80077ec <strlcat>
    }
    if ((peripherals & PERIPHERAL_TIM17) != 0) {
 8011640:	4b07      	ldr	r3, [pc, #28]	; (8011660 <MY_ActivePeripherals+0x138>)
 8011642:	681b      	ldr	r3, [r3, #0]
 8011644:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8011648:	2b00      	cmp	r3, #0
 801164a:	d004      	beq.n	8011656 <MY_ActivePeripherals+0x12e>
        strlcat(buf, "TIM17 ", buflen);
 801164c:	683a      	ldr	r2, [r7, #0]
 801164e:	4911      	ldr	r1, [pc, #68]	; (8011694 <MY_ActivePeripherals+0x16c>)
 8011650:	6878      	ldr	r0, [r7, #4]
 8011652:	f7f6 f8cb 	bl	80077ec <strlcat>
    }

}
 8011656:	bf00      	nop
 8011658:	3708      	adds	r7, #8
 801165a:	46bd      	mov	sp, r7
 801165c:	bd80      	pop	{r7, pc}
 801165e:	bf00      	nop
 8011660:	20000e34 	.word	0x20000e34
 8011664:	080249fc 	.word	0x080249fc
 8011668:	08024a04 	.word	0x08024a04
 801166c:	08024a0c 	.word	0x08024a0c
 8011670:	08024a14 	.word	0x08024a14
 8011674:	08024a1c 	.word	0x08024a1c
 8011678:	08024a24 	.word	0x08024a24
 801167c:	08024a30 	.word	0x08024a30
 8011680:	08024a38 	.word	0x08024a38
 8011684:	08024a40 	.word	0x08024a40
 8011688:	08024a48 	.word	0x08024a48
 801168c:	08024a50 	.word	0x08024a50
 8011690:	08024a58 	.word	0x08024a58
 8011694:	08024a64 	.word	0x08024a64

08011698 <RBI_Init>:
// Interface layer to the Radio Board

#include "board.h"

int32_t RBI_Init(void)
{
 8011698:	b580      	push	{r7, lr}
 801169a:	b086      	sub	sp, #24
 801169c:	af00      	add	r7, sp, #0

    // should be calling BSP_RADIO_Init() but not supported by MX

    GPIO_InitTypeDef  gpio_init_structure = {0};
 801169e:	1d3b      	adds	r3, r7, #4
 80116a0:	2200      	movs	r2, #0
 80116a2:	601a      	str	r2, [r3, #0]
 80116a4:	605a      	str	r2, [r3, #4]
 80116a6:	609a      	str	r2, [r3, #8]
 80116a8:	60da      	str	r2, [r3, #12]
 80116aa:	611a      	str	r2, [r3, #16]

    // Configure the Radio Switch pin
    gpio_init_structure.Pin   = FE_CTRL1_Pin;
 80116ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80116b0:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80116b2:	2301      	movs	r3, #1
 80116b4:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80116b6:	2300      	movs	r3, #0
 80116b8:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80116ba:	2303      	movs	r3, #3
 80116bc:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(FE_CTRL1_GPIO_Port, &gpio_init_structure);
 80116be:	1d3b      	adds	r3, r7, #4
 80116c0:	4619      	mov	r1, r3
 80116c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80116c6:	f005 fea5 	bl	8017414 <HAL_GPIO_Init>

    gpio_init_structure.Pin = FE_CTRL2_Pin;
 80116ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 80116ce:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(FE_CTRL2_GPIO_Port, &gpio_init_structure);
 80116d0:	1d3b      	adds	r3, r7, #4
 80116d2:	4619      	mov	r1, r3
 80116d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80116d8:	f005 fe9c 	bl	8017414 <HAL_GPIO_Init>

    gpio_init_structure.Pin = FE_CTRL3_Pin;
 80116dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80116e0:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(FE_CTRL3_GPIO_Port, &gpio_init_structure);
 80116e2:	1d3b      	adds	r3, r7, #4
 80116e4:	4619      	mov	r1, r3
 80116e6:	480e      	ldr	r0, [pc, #56]	; (8011720 <RBI_Init+0x88>)
 80116e8:	f005 fe94 	bl	8017414 <HAL_GPIO_Init>

    HAL_GPIO_WritePin(FE_CTRL2_GPIO_Port, FE_CTRL2_Pin, GPIO_PIN_RESET);
 80116ec:	2200      	movs	r2, #0
 80116ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80116f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80116f6:	f006 f8d2 	bl	801789e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(FE_CTRL1_GPIO_Port, FE_CTRL1_Pin, GPIO_PIN_RESET);
 80116fa:	2200      	movs	r2, #0
 80116fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8011700:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011704:	f006 f8cb 	bl	801789e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(FE_CTRL3_GPIO_Port, FE_CTRL3_Pin, GPIO_PIN_RESET);
 8011708:	2200      	movs	r2, #0
 801170a:	f44f 7180 	mov.w	r1, #256	; 0x100
 801170e:	4804      	ldr	r0, [pc, #16]	; (8011720 <RBI_Init+0x88>)
 8011710:	f006 f8c5 	bl	801789e <HAL_GPIO_WritePin>

    return 0;
 8011714:	2300      	movs	r3, #0

}
 8011716:	4618      	mov	r0, r3
 8011718:	3718      	adds	r7, #24
 801171a:	46bd      	mov	sp, r7
 801171c:	bd80      	pop	{r7, pc}
 801171e:	bf00      	nop
 8011720:	48000400 	.word	0x48000400

08011724 <RBI_DeInit>:

int32_t RBI_DeInit(void)
{
 8011724:	b580      	push	{r7, lr}
 8011726:	af00      	add	r7, sp, #0

    // Turn off switch
    HAL_GPIO_WritePin(FE_CTRL1_GPIO_Port, FE_CTRL1_Pin, GPIO_PIN_RESET);
 8011728:	2200      	movs	r2, #0
 801172a:	f44f 7180 	mov.w	r1, #256	; 0x100
 801172e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011732:	f006 f8b4 	bl	801789e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(FE_CTRL2_GPIO_Port, FE_CTRL2_Pin, GPIO_PIN_RESET);
 8011736:	2200      	movs	r2, #0
 8011738:	f44f 7100 	mov.w	r1, #512	; 0x200
 801173c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011740:	f006 f8ad 	bl	801789e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(FE_CTRL3_GPIO_Port, FE_CTRL3_Pin, GPIO_PIN_RESET);
 8011744:	2200      	movs	r2, #0
 8011746:	f44f 7180 	mov.w	r1, #256	; 0x100
 801174a:	4803      	ldr	r0, [pc, #12]	; (8011758 <RBI_DeInit+0x34>)
 801174c:	f006 f8a7 	bl	801789e <HAL_GPIO_WritePin>
    HAL_GPIO_DeInit(FE_CTRL1_GPIO_Port, FE_CTRL1_Pin);
    HAL_GPIO_DeInit(FE_CTRL2_GPIO_Port, FE_CTRL2_Pin);
    HAL_GPIO_DeInit(FE_CTRL3_GPIO_Port, FE_CTRL3_Pin);
#endif

    return 0;
 8011750:	2300      	movs	r3, #0

}
 8011752:	4618      	mov	r0, r3
 8011754:	bd80      	pop	{r7, pc}
 8011756:	bf00      	nop
 8011758:	48000400 	.word	0x48000400

0801175c <RBI_ConfigRFSwitch>:

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 801175c:	b580      	push	{r7, lr}
 801175e:	b082      	sub	sp, #8
 8011760:	af00      	add	r7, sp, #0
 8011762:	4603      	mov	r3, r0
 8011764:	71fb      	strb	r3, [r7, #7]

    switch (Config) {
 8011766:	79fb      	ldrb	r3, [r7, #7]
 8011768:	2b03      	cmp	r3, #3
 801176a:	d85f      	bhi.n	801182c <RBI_ConfigRFSwitch+0xd0>
 801176c:	a201      	add	r2, pc, #4	; (adr r2, 8011774 <RBI_ConfigRFSwitch+0x18>)
 801176e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011772:	bf00      	nop
 8011774:	08011785 	.word	0x08011785
 8011778:	080117af 	.word	0x080117af
 801177c:	080117d9 	.word	0x080117d9
 8011780:	08011803 	.word	0x08011803
    case RBI_SWITCH_OFF: {
        // Turn off switch
        HAL_GPIO_WritePin(FE_CTRL3_GPIO_Port, FE_CTRL3_Pin, GPIO_PIN_RESET);
 8011784:	2200      	movs	r2, #0
 8011786:	f44f 7180 	mov.w	r1, #256	; 0x100
 801178a:	482b      	ldr	r0, [pc, #172]	; (8011838 <RBI_ConfigRFSwitch+0xdc>)
 801178c:	f006 f887 	bl	801789e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(FE_CTRL1_GPIO_Port, FE_CTRL1_Pin, GPIO_PIN_RESET);
 8011790:	2200      	movs	r2, #0
 8011792:	f44f 7180 	mov.w	r1, #256	; 0x100
 8011796:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 801179a:	f006 f880 	bl	801789e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(FE_CTRL2_GPIO_Port, FE_CTRL2_Pin, GPIO_PIN_RESET);
 801179e:	2200      	movs	r2, #0
 80117a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80117a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80117a8:	f006 f879 	bl	801789e <HAL_GPIO_WritePin>
        break;
 80117ac:	e03f      	b.n	801182e <RBI_ConfigRFSwitch+0xd2>
    }
    case RBI_SWITCH_RX: {
        // Turns On in Rx Mode the RF Switch
        HAL_GPIO_WritePin(FE_CTRL3_GPIO_Port, FE_CTRL3_Pin, GPIO_PIN_SET);
 80117ae:	2201      	movs	r2, #1
 80117b0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80117b4:	4820      	ldr	r0, [pc, #128]	; (8011838 <RBI_ConfigRFSwitch+0xdc>)
 80117b6:	f006 f872 	bl	801789e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(FE_CTRL1_GPIO_Port, FE_CTRL1_Pin, GPIO_PIN_SET);
 80117ba:	2201      	movs	r2, #1
 80117bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80117c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80117c4:	f006 f86b 	bl	801789e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(FE_CTRL2_GPIO_Port, FE_CTRL2_Pin, GPIO_PIN_RESET);
 80117c8:	2200      	movs	r2, #0
 80117ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80117ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80117d2:	f006 f864 	bl	801789e <HAL_GPIO_WritePin>
        break;
 80117d6:	e02a      	b.n	801182e <RBI_ConfigRFSwitch+0xd2>
    }
    case RBI_SWITCH_RFO_LP: {
        // Turns On in Tx Low Power the RF Switch
        HAL_GPIO_WritePin(FE_CTRL3_GPIO_Port, FE_CTRL3_Pin, GPIO_PIN_SET);
 80117d8:	2201      	movs	r2, #1
 80117da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80117de:	4816      	ldr	r0, [pc, #88]	; (8011838 <RBI_ConfigRFSwitch+0xdc>)
 80117e0:	f006 f85d 	bl	801789e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(FE_CTRL1_GPIO_Port, FE_CTRL1_Pin, GPIO_PIN_SET);
 80117e4:	2201      	movs	r2, #1
 80117e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80117ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80117ee:	f006 f856 	bl	801789e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(FE_CTRL2_GPIO_Port, FE_CTRL2_Pin, GPIO_PIN_SET);
 80117f2:	2201      	movs	r2, #1
 80117f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80117f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80117fc:	f006 f84f 	bl	801789e <HAL_GPIO_WritePin>
        break;
 8011800:	e015      	b.n	801182e <RBI_ConfigRFSwitch+0xd2>
    }
    case RBI_SWITCH_RFO_HP: {
        // Turns On in Tx High Power the RF Switch
        HAL_GPIO_WritePin(FE_CTRL3_GPIO_Port, FE_CTRL3_Pin, GPIO_PIN_SET);
 8011802:	2201      	movs	r2, #1
 8011804:	f44f 7180 	mov.w	r1, #256	; 0x100
 8011808:	480b      	ldr	r0, [pc, #44]	; (8011838 <RBI_ConfigRFSwitch+0xdc>)
 801180a:	f006 f848 	bl	801789e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(FE_CTRL1_GPIO_Port, FE_CTRL1_Pin, GPIO_PIN_RESET);
 801180e:	2200      	movs	r2, #0
 8011810:	f44f 7180 	mov.w	r1, #256	; 0x100
 8011814:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011818:	f006 f841 	bl	801789e <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(FE_CTRL2_GPIO_Port, FE_CTRL2_Pin, GPIO_PIN_SET);
 801181c:	2201      	movs	r2, #1
 801181e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8011822:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011826:	f006 f83a 	bl	801789e <HAL_GPIO_WritePin>
        break;
 801182a:	e000      	b.n	801182e <RBI_ConfigRFSwitch+0xd2>
    }
    default:
        break;
 801182c:	bf00      	nop
    }

    return 0;
 801182e:	2300      	movs	r3, #0

}
 8011830:	4618      	mov	r0, r3
 8011832:	3708      	adds	r7, #8
 8011834:	46bd      	mov	sp, r7
 8011836:	bd80      	pop	{r7, pc}
 8011838:	48000400 	.word	0x48000400

0801183c <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 801183c:	b480      	push	{r7}
 801183e:	af00      	add	r7, sp, #0
    return RBI_CONF_RFO;
 8011840:	2300      	movs	r3, #0
}
 8011842:	4618      	mov	r0, r3
 8011844:	46bd      	mov	sp, r7
 8011846:	bc80      	pop	{r7}
 8011848:	4770      	bx	lr

0801184a <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 801184a:	b480      	push	{r7}
 801184c:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801184e:	230a      	movs	r3, #10
}
 8011850:	4618      	mov	r0, r3
 8011852:	46bd      	mov	sp, r7
 8011854:	bc80      	pop	{r7}
 8011856:	4770      	bx	lr

08011858 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8011858:	b480      	push	{r7}
 801185a:	af00      	add	r7, sp, #0
    return IS_TCXO_SUPPORTED;
 801185c:	2301      	movs	r3, #1
}
 801185e:	4618      	mov	r0, r3
 8011860:	46bd      	mov	sp, r7
 8011862:	bc80      	pop	{r7}
 8011864:	4770      	bx	lr

08011866 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8011866:	b480      	push	{r7}
 8011868:	af00      	add	r7, sp, #0
    return IS_DCDC_SUPPORTED;
 801186a:	2300      	movs	r3, #0
}
 801186c:	4618      	mov	r0, r3
 801186e:	46bd      	mov	sp, r7
 8011870:	bc80      	pop	{r7}
 8011872:	4770      	bx	lr

08011874 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8011874:	b480      	push	{r7}
 8011876:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8011878:	4b03      	ldr	r3, [pc, #12]	; (8011888 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 801187a:	2201      	movs	r2, #1
 801187c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8011880:	bf00      	nop
 8011882:	46bd      	mov	sp, r7
 8011884:	bc80      	pop	{r7}
 8011886:	4770      	bx	lr
 8011888:	58000400 	.word	0x58000400

0801188c <PWR_EnterOffMode>:
    PWR_EnterOffMode,
    PWR_ExitOffMode,
};

void PWR_EnterOffMode(void)
{
 801188c:	b480      	push	{r7}
 801188e:	af00      	add	r7, sp, #0
}
 8011890:	bf00      	nop
 8011892:	46bd      	mov	sp, r7
 8011894:	bc80      	pop	{r7}
 8011896:	4770      	bx	lr

08011898 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8011898:	b480      	push	{r7}
 801189a:	af00      	add	r7, sp, #0
}
 801189c:	bf00      	nop
 801189e:	46bd      	mov	sp, r7
 80118a0:	bc80      	pop	{r7}
 80118a2:	4770      	bx	lr

080118a4 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 80118a4:	b580      	push	{r7, lr}
 80118a6:	af00      	add	r7, sp, #0

    // Suspend
    MX_DBG_Suspend();
 80118a8:	f7fe fdef 	bl	801048a <MX_DBG_Suspend>

    // Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 )
    HAL_SuspendTick();
 80118ac:	f001 fbbe 	bl	801302c <HAL_SuspendTick>

    // Clear Status Flag before entering STOP/STANDBY Mode
    LL_PWR_ClearFlag_C1STOP_C1STB();
 80118b0:	f7ff ffe0 	bl	8011874 <LL_PWR_ClearFlag_C1STOP_C1STB>

    HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 80118b4:	2001      	movs	r0, #1
 80118b6:	f007 fb21 	bl	8018efc <HAL_PWREx_EnterSTOP2Mode>

}
 80118ba:	bf00      	nop
 80118bc:	bd80      	pop	{r7, pc}

080118be <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 80118be:	b580      	push	{r7, lr}
 80118c0:	af00      	add	r7, sp, #0

    // Resume sysTick : work around for degugger problem in dual core
    HAL_ResumeTick();
 80118c2:	f001 fbc1 	bl	8013048 <HAL_ResumeTick>
    //    ADC interface
    //    DAC interface USARTx, TIMx, i2Cx, SPIx
    //    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM

    // Resume not retained USARTx and DMA
    MX_DBG_Resume();
 80118c6:	f7fe fde7 	bl	8010498 <MX_DBG_Resume>

}
 80118ca:	bf00      	nop
 80118cc:	bd80      	pop	{r7, pc}

080118ce <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 80118ce:	b580      	push	{r7, lr}
 80118d0:	af00      	add	r7, sp, #0

    // Suspend sysTick
    HAL_SuspendTick();
 80118d2:	f001 fbab 	bl	801302c <HAL_SuspendTick>
    HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80118d6:	2101      	movs	r1, #1
 80118d8:	2000      	movs	r0, #0
 80118da:	f007 fa8b 	bl	8018df4 <HAL_PWR_EnterSLEEPMode>

}
 80118de:	bf00      	nop
 80118e0:	bd80      	pop	{r7, pc}

080118e2 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 80118e2:	b580      	push	{r7, lr}
 80118e4:	af00      	add	r7, sp, #0

    // Suspend sysTick
    HAL_ResumeTick();
 80118e6:	f001 fbaf 	bl	8013048 <HAL_ResumeTick>

}
 80118ea:	bf00      	nop
 80118ec:	bd80      	pop	{r7, pc}

080118ee <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80118ee:	b480      	push	{r7}
 80118f0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80118f2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80118f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80118fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80118fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8011902:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8011906:	bf00      	nop
 8011908:	46bd      	mov	sp, r7
 801190a:	bc80      	pop	{r7}
 801190c:	4770      	bx	lr

0801190e <LL_AHB3_GRP1_EnableClock>:
{
 801190e:	b480      	push	{r7}
 8011910:	b085      	sub	sp, #20
 8011912:	af00      	add	r7, sp, #0
 8011914:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8011916:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801191a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801191c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	4313      	orrs	r3, r2
 8011924:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8011926:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801192a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801192c:	687b      	ldr	r3, [r7, #4]
 801192e:	4013      	ands	r3, r2
 8011930:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8011932:	68fb      	ldr	r3, [r7, #12]
}
 8011934:	bf00      	nop
 8011936:	3714      	adds	r7, #20
 8011938:	46bd      	mov	sp, r7
 801193a:	bc80      	pop	{r7}
 801193c:	4770      	bx	lr

0801193e <LL_AHB3_GRP1_DisableClock>:
{
 801193e:	b480      	push	{r7}
 8011940:	b083      	sub	sp, #12
 8011942:	af00      	add	r7, sp, #0
 8011944:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB3ENR, Periphs);
 8011946:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801194a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	43db      	mvns	r3, r3
 8011950:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8011954:	4013      	ands	r3, r2
 8011956:	650b      	str	r3, [r1, #80]	; 0x50
}
 8011958:	bf00      	nop
 801195a:	370c      	adds	r7, #12
 801195c:	46bd      	mov	sp, r7
 801195e:	bc80      	pop	{r7}
 8011960:	4770      	bx	lr

08011962 <LL_APB1_GRP1_EnableClock>:
{
 8011962:	b480      	push	{r7}
 8011964:	b085      	sub	sp, #20
 8011966:	af00      	add	r7, sp, #0
 8011968:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 801196a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801196e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8011970:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8011974:	687b      	ldr	r3, [r7, #4]
 8011976:	4313      	orrs	r3, r2
 8011978:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 801197a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801197e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	4013      	ands	r3, r2
 8011984:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8011986:	68fb      	ldr	r3, [r7, #12]
}
 8011988:	bf00      	nop
 801198a:	3714      	adds	r7, #20
 801198c:	46bd      	mov	sp, r7
 801198e:	bc80      	pop	{r7}
 8011990:	4770      	bx	lr

08011992 <LL_APB1_GRP2_EnableClock>:
{
 8011992:	b480      	push	{r7}
 8011994:	b085      	sub	sp, #20
 8011996:	af00      	add	r7, sp, #0
 8011998:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 801199a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801199e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80119a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	4313      	orrs	r3, r2
 80119a8:	65cb      	str	r3, [r1, #92]	; 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80119aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80119ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	4013      	ands	r3, r2
 80119b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80119b6:	68fb      	ldr	r3, [r7, #12]
}
 80119b8:	bf00      	nop
 80119ba:	3714      	adds	r7, #20
 80119bc:	46bd      	mov	sp, r7
 80119be:	bc80      	pop	{r7}
 80119c0:	4770      	bx	lr

080119c2 <LL_APB1_GRP1_DisableClock>:
{
 80119c2:	b480      	push	{r7}
 80119c4:	b083      	sub	sp, #12
 80119c6:	af00      	add	r7, sp, #0
 80119c8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80119ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80119ce:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	43db      	mvns	r3, r3
 80119d4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80119d8:	4013      	ands	r3, r2
 80119da:	658b      	str	r3, [r1, #88]	; 0x58
}
 80119dc:	bf00      	nop
 80119de:	370c      	adds	r7, #12
 80119e0:	46bd      	mov	sp, r7
 80119e2:	bc80      	pop	{r7}
 80119e4:	4770      	bx	lr

080119e6 <LL_APB1_GRP2_DisableClock>:
{
 80119e6:	b480      	push	{r7}
 80119e8:	b083      	sub	sp, #12
 80119ea:	af00      	add	r7, sp, #0
 80119ec:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR2, Periphs);
 80119ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80119f2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	43db      	mvns	r3, r3
 80119f8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80119fc:	4013      	ands	r3, r2
 80119fe:	65cb      	str	r3, [r1, #92]	; 0x5c
}
 8011a00:	bf00      	nop
 8011a02:	370c      	adds	r7, #12
 8011a04:	46bd      	mov	sp, r7
 8011a06:	bc80      	pop	{r7}
 8011a08:	4770      	bx	lr

08011a0a <LL_APB2_GRP1_EnableClock>:
{
 8011a0a:	b480      	push	{r7}
 8011a0c:	b085      	sub	sp, #20
 8011a0e:	af00      	add	r7, sp, #0
 8011a10:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8011a12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8011a16:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8011a18:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8011a1c:	687b      	ldr	r3, [r7, #4]
 8011a1e:	4313      	orrs	r3, r2
 8011a20:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8011a22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8011a26:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	4013      	ands	r3, r2
 8011a2c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8011a2e:	68fb      	ldr	r3, [r7, #12]
}
 8011a30:	bf00      	nop
 8011a32:	3714      	adds	r7, #20
 8011a34:	46bd      	mov	sp, r7
 8011a36:	bc80      	pop	{r7}
 8011a38:	4770      	bx	lr

08011a3a <LL_APB2_GRP1_DisableClock>:
{
 8011a3a:	b480      	push	{r7}
 8011a3c:	b083      	sub	sp, #12
 8011a3e:	af00      	add	r7, sp, #0
 8011a40:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8011a42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8011a46:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	43db      	mvns	r3, r3
 8011a4c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8011a50:	4013      	ands	r3, r2
 8011a52:	660b      	str	r3, [r1, #96]	; 0x60
}
 8011a54:	bf00      	nop
 8011a56:	370c      	adds	r7, #12
 8011a58:	46bd      	mov	sp, r7
 8011a5a:	bc80      	pop	{r7}
 8011a5c:	4770      	bx	lr

08011a5e <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8011a5e:	b480      	push	{r7}
 8011a60:	b085      	sub	sp, #20
 8011a62:	af00      	add	r7, sp, #0
 8011a64:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8011a66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8011a6a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8011a6c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8011a70:	687b      	ldr	r3, [r7, #4]
 8011a72:	4313      	orrs	r3, r2
 8011a74:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8011a76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8011a7a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	4013      	ands	r3, r2
 8011a80:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8011a82:	68fb      	ldr	r3, [r7, #12]
}
 8011a84:	bf00      	nop
 8011a86:	3714      	adds	r7, #20
 8011a88:	46bd      	mov	sp, r7
 8011a8a:	bc80      	pop	{r7}
 8011a8c:	4770      	bx	lr

08011a8e <LL_APB3_GRP1_DisableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_DisableClock(uint32_t Periphs)
{
 8011a8e:	b480      	push	{r7}
 8011a90:	b083      	sub	sp, #12
 8011a92:	af00      	add	r7, sp, #0
 8011a94:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB3ENR, Periphs);
 8011a96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8011a9a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8011a9c:	687b      	ldr	r3, [r7, #4]
 8011a9e:	43db      	mvns	r3, r3
 8011aa0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8011aa4:	4013      	ands	r3, r2
 8011aa6:	664b      	str	r3, [r1, #100]	; 0x64
}
 8011aa8:	bf00      	nop
 8011aaa:	370c      	adds	r7, #12
 8011aac:	46bd      	mov	sp, r7
 8011aae:	bc80      	pop	{r7}
 8011ab0:	4770      	bx	lr

08011ab2 <HAL_MspInit>:
extern DMA_HandleTypeDef hdma_usart2_rx;
extern DMA_HandleTypeDef hdma_usart2_tx;

// Initializes the Global MSP.
void HAL_MspInit(void)
{
 8011ab2:	b480      	push	{r7}
 8011ab4:	af00      	add	r7, sp, #0
}
 8011ab6:	bf00      	nop
 8011ab8:	46bd      	mov	sp, r7
 8011aba:	bc80      	pop	{r7}
 8011abc:	4770      	bx	lr
	...

08011ac0 <HAL_TIM_Base_MspInit>:

// TIM17 Init
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8011ac0:	b580      	push	{r7, lr}
 8011ac2:	b082      	sub	sp, #8
 8011ac4:	af00      	add	r7, sp, #0
 8011ac6:	6078      	str	r0, [r7, #4]
    if (htim_base->Instance==TIM17) {
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	681b      	ldr	r3, [r3, #0]
 8011acc:	4a05      	ldr	r2, [pc, #20]	; (8011ae4 <HAL_TIM_Base_MspInit+0x24>)
 8011ace:	4293      	cmp	r3, r2
 8011ad0:	d103      	bne.n	8011ada <HAL_TIM_Base_MspInit+0x1a>
        __HAL_RCC_TIM17_CLK_ENABLE();
 8011ad2:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8011ad6:	f7ff ff98 	bl	8011a0a <LL_APB2_GRP1_EnableClock>
    }
}
 8011ada:	bf00      	nop
 8011adc:	3708      	adds	r7, #8
 8011ade:	46bd      	mov	sp, r7
 8011ae0:	bd80      	pop	{r7, pc}
 8011ae2:	bf00      	nop
 8011ae4:	40014800 	.word	0x40014800

08011ae8 <HAL_ADC_MspInit>:

}

// ADC MSP Init
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8011ae8:	b580      	push	{r7, lr}
 8011aea:	b096      	sub	sp, #88	; 0x58
 8011aec:	af00      	add	r7, sp, #0
 8011aee:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011af0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8011af4:	2200      	movs	r2, #0
 8011af6:	601a      	str	r2, [r3, #0]
 8011af8:	605a      	str	r2, [r3, #4]
 8011afa:	609a      	str	r2, [r3, #8]
 8011afc:	60da      	str	r2, [r3, #12]
 8011afe:	611a      	str	r2, [r3, #16]

    if (hadc->Instance==ADC) {
 8011b00:	687b      	ldr	r3, [r7, #4]
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	4a43      	ldr	r2, [pc, #268]	; (8011c14 <HAL_ADC_MspInit+0x12c>)
 8011b06:	4293      	cmp	r3, r2
 8011b08:	d17f      	bne.n	8011c0a <HAL_ADC_MspInit+0x122>

        // Configures the peripherals clock
        RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8011b0a:	f107 030c 	add.w	r3, r7, #12
 8011b0e:	2238      	movs	r2, #56	; 0x38
 8011b10:	2100      	movs	r1, #0
 8011b12:	4618      	mov	r0, r3
 8011b14:	f010 fb0e 	bl	8022134 <memset>
        PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8011b18:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8011b1c:	60fb      	str	r3, [r7, #12]
        PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8011b1e:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8011b22:	63bb      	str	r3, [r7, #56]	; 0x38
        if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8011b24:	f107 030c 	add.w	r3, r7, #12
 8011b28:	4618      	mov	r0, r3
 8011b2a:	f008 fc27 	bl	801a37c <HAL_RCCEx_PeriphCLKConfig>
 8011b2e:	4603      	mov	r3, r0
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d001      	beq.n	8011b38 <HAL_ADC_MspInit+0x50>
            Error_Handler();
 8011b34:	f000 fde5 	bl	8012702 <Error_Handler>
        }

        // Peripheral clock enable
        __HAL_RCC_ADC_CLK_ENABLE();
 8011b38:	f44f 7000 	mov.w	r0, #512	; 0x200
 8011b3c:	f7ff ff65 	bl	8011a0a <LL_APB2_GRP1_EnableClock>

        // GPIO
        GPIO_InitStruct.Pin = A0_Pin;
 8011b40:	2310      	movs	r3, #16
 8011b42:	647b      	str	r3, [r7, #68]	; 0x44
        GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8011b44:	2303      	movs	r3, #3
 8011b46:	64bb      	str	r3, [r7, #72]	; 0x48
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011b48:	2300      	movs	r3, #0
 8011b4a:	64fb      	str	r3, [r7, #76]	; 0x4c
        HAL_GPIO_Init(A0_GPIO_Port, &GPIO_InitStruct);
 8011b4c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8011b50:	4619      	mov	r1, r3
 8011b52:	4831      	ldr	r0, [pc, #196]	; (8011c18 <HAL_ADC_MspInit+0x130>)
 8011b54:	f005 fc5e 	bl	8017414 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = A1_Pin;
 8011b58:	2304      	movs	r3, #4
 8011b5a:	647b      	str	r3, [r7, #68]	; 0x44
        HAL_GPIO_Init(A1_GPIO_Port, &GPIO_InitStruct);
 8011b5c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8011b60:	4619      	mov	r1, r3
 8011b62:	482d      	ldr	r0, [pc, #180]	; (8011c18 <HAL_ADC_MspInit+0x130>)
 8011b64:	f005 fc56 	bl	8017414 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = A2_Pin;
 8011b68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011b6c:	647b      	str	r3, [r7, #68]	; 0x44
        HAL_GPIO_Init(A2_GPIO_Port, &GPIO_InitStruct);
 8011b6e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8011b72:	4619      	mov	r1, r3
 8011b74:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011b78:	f005 fc4c 	bl	8017414 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = A3_Pin;
 8011b7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011b80:	647b      	str	r3, [r7, #68]	; 0x44
        HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 8011b82:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8011b86:	4619      	mov	r1, r3
 8011b88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011b8c:	f005 fc42 	bl	8017414 <HAL_GPIO_Init>

        // DMA
        hdma_adc.Instance = ADC_DMA_Channel;
 8011b90:	4b22      	ldr	r3, [pc, #136]	; (8011c1c <HAL_ADC_MspInit+0x134>)
 8011b92:	4a23      	ldr	r2, [pc, #140]	; (8011c20 <HAL_ADC_MspInit+0x138>)
 8011b94:	601a      	str	r2, [r3, #0]
        hdma_adc.Init.Request = DMA_REQUEST_ADC;
 8011b96:	4b21      	ldr	r3, [pc, #132]	; (8011c1c <HAL_ADC_MspInit+0x134>)
 8011b98:	2205      	movs	r2, #5
 8011b9a:	605a      	str	r2, [r3, #4]
        hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8011b9c:	4b1f      	ldr	r3, [pc, #124]	; (8011c1c <HAL_ADC_MspInit+0x134>)
 8011b9e:	2200      	movs	r2, #0
 8011ba0:	609a      	str	r2, [r3, #8]
        hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8011ba2:	4b1e      	ldr	r3, [pc, #120]	; (8011c1c <HAL_ADC_MspInit+0x134>)
 8011ba4:	2200      	movs	r2, #0
 8011ba6:	60da      	str	r2, [r3, #12]
        hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8011ba8:	4b1c      	ldr	r3, [pc, #112]	; (8011c1c <HAL_ADC_MspInit+0x134>)
 8011baa:	2280      	movs	r2, #128	; 0x80
 8011bac:	611a      	str	r2, [r3, #16]
        hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8011bae:	4b1b      	ldr	r3, [pc, #108]	; (8011c1c <HAL_ADC_MspInit+0x134>)
 8011bb0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8011bb4:	615a      	str	r2, [r3, #20]
        hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8011bb6:	4b19      	ldr	r3, [pc, #100]	; (8011c1c <HAL_ADC_MspInit+0x134>)
 8011bb8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8011bbc:	619a      	str	r2, [r3, #24]
        hdma_adc.Init.Mode = DMA_CIRCULAR;
 8011bbe:	4b17      	ldr	r3, [pc, #92]	; (8011c1c <HAL_ADC_MspInit+0x134>)
 8011bc0:	2220      	movs	r2, #32
 8011bc2:	61da      	str	r2, [r3, #28]
        hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;
 8011bc4:	4b15      	ldr	r3, [pc, #84]	; (8011c1c <HAL_ADC_MspInit+0x134>)
 8011bc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8011bca:	621a      	str	r2, [r3, #32]
        if (HAL_DMA_Init(&hdma_adc) != HAL_OK) {
 8011bcc:	4813      	ldr	r0, [pc, #76]	; (8011c1c <HAL_ADC_MspInit+0x134>)
 8011bce:	f004 fdd7 	bl	8016780 <HAL_DMA_Init>
 8011bd2:	4603      	mov	r3, r0
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d001      	beq.n	8011bdc <HAL_ADC_MspInit+0xf4>
            Error_Handler();
 8011bd8:	f000 fd93 	bl	8012702 <Error_Handler>
        }
        if (HAL_DMA_ConfigChannelAttributes(&hdma_adc, DMA_CHANNEL_NPRIV) != HAL_OK) {
 8011bdc:	2110      	movs	r1, #16
 8011bde:	480f      	ldr	r0, [pc, #60]	; (8011c1c <HAL_ADC_MspInit+0x134>)
 8011be0:	f005 f926 	bl	8016e30 <HAL_DMA_ConfigChannelAttributes>
 8011be4:	4603      	mov	r3, r0
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d001      	beq.n	8011bee <HAL_ADC_MspInit+0x106>
            Error_Handler();
 8011bea:	f000 fd8a 	bl	8012702 <Error_Handler>
        }
        __HAL_LINKDMA(hadc, DMA_Handle, hdma_adc);
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	4a0a      	ldr	r2, [pc, #40]	; (8011c1c <HAL_ADC_MspInit+0x134>)
 8011bf2:	651a      	str	r2, [r3, #80]	; 0x50
 8011bf4:	4a09      	ldr	r2, [pc, #36]	; (8011c1c <HAL_ADC_MspInit+0x134>)
 8011bf6:	687b      	ldr	r3, [r7, #4]
 8011bf8:	6293      	str	r3, [r2, #40]	; 0x28

        // Enable interrupts
        HAL_NVIC_SetPriority(ADC_IRQn, 2, 0);
 8011bfa:	2200      	movs	r2, #0
 8011bfc:	2102      	movs	r1, #2
 8011bfe:	2012      	movs	r0, #18
 8011c00:	f002 fcbf 	bl	8014582 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(ADC_IRQn);
 8011c04:	2012      	movs	r0, #18
 8011c06:	f002 fcd6 	bl	80145b6 <HAL_NVIC_EnableIRQ>

    }

}
 8011c0a:	bf00      	nop
 8011c0c:	3758      	adds	r7, #88	; 0x58
 8011c0e:	46bd      	mov	sp, r7
 8011c10:	bd80      	pop	{r7, pc}
 8011c12:	bf00      	nop
 8011c14:	40012400 	.word	0x40012400
 8011c18:	48000400 	.word	0x48000400
 8011c1c:	200023a8 	.word	0x200023a8
 8011c20:	40020080 	.word	0x40020080

08011c24 <HAL_ADC_MspDeInit>:

// ADC Deinitialization
void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
{
 8011c24:	b580      	push	{r7, lr}
 8011c26:	b082      	sub	sp, #8
 8011c28:	af00      	add	r7, sp, #0
 8011c2a:	6078      	str	r0, [r7, #4]

    if(hadc->Instance==ADC) {
 8011c2c:	687b      	ldr	r3, [r7, #4]
 8011c2e:	681b      	ldr	r3, [r3, #0]
 8011c30:	4a13      	ldr	r2, [pc, #76]	; (8011c80 <HAL_ADC_MspDeInit+0x5c>)
 8011c32:	4293      	cmp	r3, r2
 8011c34:	d11f      	bne.n	8011c76 <HAL_ADC_MspDeInit+0x52>

        // Clock
        __HAL_RCC_ADC_CLK_DISABLE();
 8011c36:	f44f 7000 	mov.w	r0, #512	; 0x200
 8011c3a:	f7ff fefe 	bl	8011a3a <LL_APB2_GRP1_DisableClock>

        // GPIO
        HAL_GPIO_DeInit(A0_GPIO_Port, A0_Pin);
 8011c3e:	2110      	movs	r1, #16
 8011c40:	4810      	ldr	r0, [pc, #64]	; (8011c84 <HAL_ADC_MspDeInit+0x60>)
 8011c42:	f005 fd47 	bl	80176d4 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(A1_GPIO_Port, A1_Pin);
 8011c46:	2104      	movs	r1, #4
 8011c48:	480e      	ldr	r0, [pc, #56]	; (8011c84 <HAL_ADC_MspDeInit+0x60>)
 8011c4a:	f005 fd43 	bl	80176d4 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(A2_GPIO_Port, A2_Pin);
 8011c4e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8011c52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011c56:	f005 fd3d 	bl	80176d4 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(A3_GPIO_Port, A3_Pin);
 8011c5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011c5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011c62:	f005 fd37 	bl	80176d4 <HAL_GPIO_DeInit>

        // DMA
        HAL_DMA_DeInit(hadc->DMA_Handle);
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011c6a:	4618      	mov	r0, r3
 8011c6c:	f004 fe30 	bl	80168d0 <HAL_DMA_DeInit>

        // Interrupts
        HAL_NVIC_DisableIRQ(ADC_IRQn);
 8011c70:	2012      	movs	r0, #18
 8011c72:	f002 fcae 	bl	80145d2 <HAL_NVIC_DisableIRQ>

    }

}
 8011c76:	bf00      	nop
 8011c78:	3708      	adds	r7, #8
 8011c7a:	46bd      	mov	sp, r7
 8011c7c:	bd80      	pop	{r7, pc}
 8011c7e:	bf00      	nop
 8011c80:	40012400 	.word	0x40012400
 8011c84:	48000400 	.word	0x48000400

08011c88 <HAL_I2C_MspInit>:

// I2C MSP Initialization
// This function configures the hardware resources used in this example
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8011c88:	b580      	push	{r7, lr}
 8011c8a:	b096      	sub	sp, #88	; 0x58
 8011c8c:	af00      	add	r7, sp, #0
 8011c8e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011c90:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8011c94:	2200      	movs	r2, #0
 8011c96:	601a      	str	r2, [r3, #0]
 8011c98:	605a      	str	r2, [r3, #4]
 8011c9a:	609a      	str	r2, [r3, #8]
 8011c9c:	60da      	str	r2, [r3, #12]
 8011c9e:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8011ca0:	f107 030c 	add.w	r3, r7, #12
 8011ca4:	2238      	movs	r2, #56	; 0x38
 8011ca6:	2100      	movs	r1, #0
 8011ca8:	4618      	mov	r0, r3
 8011caa:	f010 fa43 	bl	8022134 <memset>

    if (hi2c->Instance==I2C2) {
 8011cae:	687b      	ldr	r3, [r7, #4]
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	4a50      	ldr	r2, [pc, #320]	; (8011df4 <HAL_I2C_MspInit+0x16c>)
 8011cb4:	4293      	cmp	r3, r2
 8011cb6:	f040 8099 	bne.w	8011dec <HAL_I2C_MspInit+0x164>

        // Initializes the peripherals clocks
        PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8011cba:	2380      	movs	r3, #128	; 0x80
 8011cbc:	60fb      	str	r3, [r7, #12]
        PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8011cbe:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8011cc2:	627b      	str	r3, [r7, #36]	; 0x24
        if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8011cc4:	f107 030c 	add.w	r3, r7, #12
 8011cc8:	4618      	mov	r0, r3
 8011cca:	f008 fb57 	bl	801a37c <HAL_RCCEx_PeriphCLKConfig>
 8011cce:	4603      	mov	r3, r0
 8011cd0:	2b00      	cmp	r3, #0
 8011cd2:	d001      	beq.n	8011cd8 <HAL_I2C_MspInit+0x50>
            Error_Handler();
 8011cd4:	f000 fd15 	bl	8012702 <Error_Handler>
        }

        // I2C2 GPIO Configuration
        GPIO_InitStruct.Pin = I2C2_SCL_Pin;
 8011cd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011cdc:	647b      	str	r3, [r7, #68]	; 0x44
        GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8011cde:	2312      	movs	r3, #18
 8011ce0:	64bb      	str	r3, [r7, #72]	; 0x48
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 8011ce2:	2301      	movs	r3, #1
 8011ce4:	64fb      	str	r3, [r7, #76]	; 0x4c
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011ce6:	2300      	movs	r3, #0
 8011ce8:	653b      	str	r3, [r7, #80]	; 0x50
        GPIO_InitStruct.Alternate = I2C2_SCL_GPIO_AF;
 8011cea:	2304      	movs	r3, #4
 8011cec:	657b      	str	r3, [r7, #84]	; 0x54
        HAL_GPIO_Init(I2C2_SCL_GPIO_Port, &GPIO_InitStruct);
 8011cee:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8011cf2:	4619      	mov	r1, r3
 8011cf4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011cf8:	f005 fb8c 	bl	8017414 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = I2C2_SDA_Pin;
 8011cfc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011d00:	647b      	str	r3, [r7, #68]	; 0x44
        GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8011d02:	2312      	movs	r3, #18
 8011d04:	64bb      	str	r3, [r7, #72]	; 0x48
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 8011d06:	2301      	movs	r3, #1
 8011d08:	64fb      	str	r3, [r7, #76]	; 0x4c
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011d0a:	2300      	movs	r3, #0
 8011d0c:	653b      	str	r3, [r7, #80]	; 0x50
        GPIO_InitStruct.Alternate = I2C2_SDA_GPIO_AF;
 8011d0e:	2304      	movs	r3, #4
 8011d10:	657b      	str	r3, [r7, #84]	; 0x54
        HAL_GPIO_Init(I2C2_SDA_GPIO_Port, &GPIO_InitStruct);
 8011d12:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8011d16:	4619      	mov	r1, r3
 8011d18:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011d1c:	f005 fb7a 	bl	8017414 <HAL_GPIO_Init>

        // Peripheral clock enable
        __HAL_RCC_I2C2_CLK_ENABLE();
 8011d20:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8011d24:	f7ff fe1d 	bl	8011962 <LL_APB1_GRP1_EnableClock>

        // RX DMA
        hdma_i2c2_rx.Instance = I2C2_RX_DMA_Channel;
 8011d28:	4b33      	ldr	r3, [pc, #204]	; (8011df8 <HAL_I2C_MspInit+0x170>)
 8011d2a:	4a34      	ldr	r2, [pc, #208]	; (8011dfc <HAL_I2C_MspInit+0x174>)
 8011d2c:	601a      	str	r2, [r3, #0]
        hdma_i2c2_rx.Init.Request = DMA_REQUEST_I2C2_RX;
 8011d2e:	4b32      	ldr	r3, [pc, #200]	; (8011df8 <HAL_I2C_MspInit+0x170>)
 8011d30:	220d      	movs	r2, #13
 8011d32:	605a      	str	r2, [r3, #4]
        hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8011d34:	4b30      	ldr	r3, [pc, #192]	; (8011df8 <HAL_I2C_MspInit+0x170>)
 8011d36:	2200      	movs	r2, #0
 8011d38:	609a      	str	r2, [r3, #8]
        hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011d3a:	4b2f      	ldr	r3, [pc, #188]	; (8011df8 <HAL_I2C_MspInit+0x170>)
 8011d3c:	2200      	movs	r2, #0
 8011d3e:	60da      	str	r2, [r3, #12]
        hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8011d40:	4b2d      	ldr	r3, [pc, #180]	; (8011df8 <HAL_I2C_MspInit+0x170>)
 8011d42:	2280      	movs	r2, #128	; 0x80
 8011d44:	611a      	str	r2, [r3, #16]
        hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011d46:	4b2c      	ldr	r3, [pc, #176]	; (8011df8 <HAL_I2C_MspInit+0x170>)
 8011d48:	2200      	movs	r2, #0
 8011d4a:	615a      	str	r2, [r3, #20]
        hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011d4c:	4b2a      	ldr	r3, [pc, #168]	; (8011df8 <HAL_I2C_MspInit+0x170>)
 8011d4e:	2200      	movs	r2, #0
 8011d50:	619a      	str	r2, [r3, #24]
        hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8011d52:	4b29      	ldr	r3, [pc, #164]	; (8011df8 <HAL_I2C_MspInit+0x170>)
 8011d54:	2200      	movs	r2, #0
 8011d56:	61da      	str	r2, [r3, #28]
        hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8011d58:	4b27      	ldr	r3, [pc, #156]	; (8011df8 <HAL_I2C_MspInit+0x170>)
 8011d5a:	2200      	movs	r2, #0
 8011d5c:	621a      	str	r2, [r3, #32]
        if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK) {
 8011d5e:	4826      	ldr	r0, [pc, #152]	; (8011df8 <HAL_I2C_MspInit+0x170>)
 8011d60:	f004 fd0e 	bl	8016780 <HAL_DMA_Init>
 8011d64:	4603      	mov	r3, r0
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	d001      	beq.n	8011d6e <HAL_I2C_MspInit+0xe6>
            Error_Handler();
 8011d6a:	f000 fcca 	bl	8012702 <Error_Handler>
        }
        __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	4a21      	ldr	r2, [pc, #132]	; (8011df8 <HAL_I2C_MspInit+0x170>)
 8011d72:	63da      	str	r2, [r3, #60]	; 0x3c
 8011d74:	4a20      	ldr	r2, [pc, #128]	; (8011df8 <HAL_I2C_MspInit+0x170>)
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	6293      	str	r3, [r2, #40]	; 0x28

        // TX DMA
        hdma_i2c2_tx.Instance = I2C2_TX_DMA_Channel;
 8011d7a:	4b21      	ldr	r3, [pc, #132]	; (8011e00 <HAL_I2C_MspInit+0x178>)
 8011d7c:	4a21      	ldr	r2, [pc, #132]	; (8011e04 <HAL_I2C_MspInit+0x17c>)
 8011d7e:	601a      	str	r2, [r3, #0]
        hdma_i2c2_tx.Init.Request = DMA_REQUEST_I2C2_TX;
 8011d80:	4b1f      	ldr	r3, [pc, #124]	; (8011e00 <HAL_I2C_MspInit+0x178>)
 8011d82:	220e      	movs	r2, #14
 8011d84:	605a      	str	r2, [r3, #4]
        hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8011d86:	4b1e      	ldr	r3, [pc, #120]	; (8011e00 <HAL_I2C_MspInit+0x178>)
 8011d88:	2210      	movs	r2, #16
 8011d8a:	609a      	str	r2, [r3, #8]
        hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8011d8c:	4b1c      	ldr	r3, [pc, #112]	; (8011e00 <HAL_I2C_MspInit+0x178>)
 8011d8e:	2200      	movs	r2, #0
 8011d90:	60da      	str	r2, [r3, #12]
        hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8011d92:	4b1b      	ldr	r3, [pc, #108]	; (8011e00 <HAL_I2C_MspInit+0x178>)
 8011d94:	2280      	movs	r2, #128	; 0x80
 8011d96:	611a      	str	r2, [r3, #16]
        hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8011d98:	4b19      	ldr	r3, [pc, #100]	; (8011e00 <HAL_I2C_MspInit+0x178>)
 8011d9a:	2200      	movs	r2, #0
 8011d9c:	615a      	str	r2, [r3, #20]
        hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8011d9e:	4b18      	ldr	r3, [pc, #96]	; (8011e00 <HAL_I2C_MspInit+0x178>)
 8011da0:	2200      	movs	r2, #0
 8011da2:	619a      	str	r2, [r3, #24]
        hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8011da4:	4b16      	ldr	r3, [pc, #88]	; (8011e00 <HAL_I2C_MspInit+0x178>)
 8011da6:	2200      	movs	r2, #0
 8011da8:	61da      	str	r2, [r3, #28]
        hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8011daa:	4b15      	ldr	r3, [pc, #84]	; (8011e00 <HAL_I2C_MspInit+0x178>)
 8011dac:	2200      	movs	r2, #0
 8011dae:	621a      	str	r2, [r3, #32]
        if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK) {
 8011db0:	4813      	ldr	r0, [pc, #76]	; (8011e00 <HAL_I2C_MspInit+0x178>)
 8011db2:	f004 fce5 	bl	8016780 <HAL_DMA_Init>
 8011db6:	4603      	mov	r3, r0
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	d001      	beq.n	8011dc0 <HAL_I2C_MspInit+0x138>
            Error_Handler();
 8011dbc:	f000 fca1 	bl	8012702 <Error_Handler>
        }
        __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	4a0f      	ldr	r2, [pc, #60]	; (8011e00 <HAL_I2C_MspInit+0x178>)
 8011dc4:	639a      	str	r2, [r3, #56]	; 0x38
 8011dc6:	4a0e      	ldr	r2, [pc, #56]	; (8011e00 <HAL_I2C_MspInit+0x178>)
 8011dc8:	687b      	ldr	r3, [r7, #4]
 8011dca:	6293      	str	r3, [r2, #40]	; 0x28

        // Interrupts
        HAL_NVIC_SetPriority(I2C2_EV_IRQn, 2, 0);
 8011dcc:	2200      	movs	r2, #0
 8011dce:	2102      	movs	r1, #2
 8011dd0:	2020      	movs	r0, #32
 8011dd2:	f002 fbd6 	bl	8014582 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8011dd6:	2020      	movs	r0, #32
 8011dd8:	f002 fbed 	bl	80145b6 <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(I2C2_ER_IRQn, 2, 0);
 8011ddc:	2200      	movs	r2, #0
 8011dde:	2102      	movs	r1, #2
 8011de0:	2021      	movs	r0, #33	; 0x21
 8011de2:	f002 fbce 	bl	8014582 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8011de6:	2021      	movs	r0, #33	; 0x21
 8011de8:	f002 fbe5 	bl	80145b6 <HAL_NVIC_EnableIRQ>

    }

}
 8011dec:	bf00      	nop
 8011dee:	3758      	adds	r7, #88	; 0x58
 8011df0:	46bd      	mov	sp, r7
 8011df2:	bd80      	pop	{r7, pc}
 8011df4:	40005800 	.word	0x40005800
 8011df8:	20001f28 	.word	0x20001f28
 8011dfc:	40020058 	.word	0x40020058
 8011e00:	20001f88 	.word	0x20001f88
 8011e04:	4002006c 	.word	0x4002006c

08011e08 <HAL_I2C_MspDeInit>:

// I2C MSP De-Initialization
// This function freeze the hardware resources used in this example
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8011e08:	b580      	push	{r7, lr}
 8011e0a:	b082      	sub	sp, #8
 8011e0c:	af00      	add	r7, sp, #0
 8011e0e:	6078      	str	r0, [r7, #4]

    if (hi2c->Instance==I2C2) {
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	681b      	ldr	r3, [r3, #0]
 8011e14:	4a13      	ldr	r2, [pc, #76]	; (8011e64 <HAL_I2C_MspDeInit+0x5c>)
 8011e16:	4293      	cmp	r3, r2
 8011e18:	d11f      	bne.n	8011e5a <HAL_I2C_MspDeInit+0x52>

        // Peripheral clock disable
        __HAL_RCC_I2C2_CLK_DISABLE();
 8011e1a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8011e1e:	f7ff fdd0 	bl	80119c2 <LL_APB1_GRP1_DisableClock>

        // GPIO Disable
        HAL_GPIO_DeInit(I2C2_SDA_GPIO_Port, I2C2_SDA_Pin);
 8011e22:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8011e26:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011e2a:	f005 fc53 	bl	80176d4 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(I2C2_SCL_GPIO_Port, I2C2_SCL_Pin);
 8011e2e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8011e32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011e36:	f005 fc4d 	bl	80176d4 <HAL_GPIO_DeInit>

        // DMA Disable
        HAL_DMA_DeInit(hi2c->hdmarx);
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011e3e:	4618      	mov	r0, r3
 8011e40:	f004 fd46 	bl	80168d0 <HAL_DMA_DeInit>
        HAL_DMA_DeInit(hi2c->hdmatx);
 8011e44:	687b      	ldr	r3, [r7, #4]
 8011e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011e48:	4618      	mov	r0, r3
 8011e4a:	f004 fd41 	bl	80168d0 <HAL_DMA_DeInit>

        // Interrupt disable
        HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8011e4e:	2020      	movs	r0, #32
 8011e50:	f002 fbbf 	bl	80145d2 <HAL_NVIC_DisableIRQ>
        HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8011e54:	2021      	movs	r0, #33	; 0x21
 8011e56:	f002 fbbc 	bl	80145d2 <HAL_NVIC_DisableIRQ>

    }

}
 8011e5a:	bf00      	nop
 8011e5c:	3708      	adds	r7, #8
 8011e5e:	46bd      	mov	sp, r7
 8011e60:	bd80      	pop	{r7, pc}
 8011e62:	bf00      	nop
 8011e64:	40005800 	.word	0x40005800

08011e68 <HAL_SPI_MspDeInit>:

}

// SPI MSP Deinitialization
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8011e68:	b580      	push	{r7, lr}
 8011e6a:	b082      	sub	sp, #8
 8011e6c:	af00      	add	r7, sp, #0
 8011e6e:	6078      	str	r0, [r7, #4]

    if(hspi->Instance==SPI1) {
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	681b      	ldr	r3, [r3, #0]
 8011e74:	4a15      	ldr	r2, [pc, #84]	; (8011ecc <HAL_SPI_MspDeInit+0x64>)
 8011e76:	4293      	cmp	r3, r2
 8011e78:	d124      	bne.n	8011ec4 <HAL_SPI_MspDeInit+0x5c>

        // Peripheral clock
        __HAL_RCC_SPI1_CLK_DISABLE();
 8011e7a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8011e7e:	f7ff fddc 	bl	8011a3a <LL_APB2_GRP1_DisableClock>

        // GPIO
        HAL_GPIO_DeInit(SPI1_CS_GPIO_Port, SPI1_CS_Pin);
 8011e82:	2110      	movs	r1, #16
 8011e84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011e88:	f005 fc24 	bl	80176d4 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(SPI1_SCK_GPIO_Port, SPI1_SCK_Pin);
 8011e8c:	2120      	movs	r1, #32
 8011e8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011e92:	f005 fc1f 	bl	80176d4 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(SPI1_MISO_GPIO_Port, SPI1_MISO_Pin);
 8011e96:	2140      	movs	r1, #64	; 0x40
 8011e98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011e9c:	f005 fc1a 	bl	80176d4 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(SPI1_MOSI_GPIO_Port, SPI1_MOSI_Pin);
 8011ea0:	2180      	movs	r1, #128	; 0x80
 8011ea2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8011ea6:	f005 fc15 	bl	80176d4 <HAL_GPIO_DeInit>

        // DMA
        HAL_DMA_DeInit(hspi->hdmarx);
 8011eaa:	687b      	ldr	r3, [r7, #4]
 8011eac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011eae:	4618      	mov	r0, r3
 8011eb0:	f004 fd0e 	bl	80168d0 <HAL_DMA_DeInit>
        HAL_DMA_DeInit(hspi->hdmatx);
 8011eb4:	687b      	ldr	r3, [r7, #4]
 8011eb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011eb8:	4618      	mov	r0, r3
 8011eba:	f004 fd09 	bl	80168d0 <HAL_DMA_DeInit>

        // Interrupts
        HAL_NVIC_DisableIRQ(SPI1_IRQn);
 8011ebe:	2022      	movs	r0, #34	; 0x22
 8011ec0:	f002 fb87 	bl	80145d2 <HAL_NVIC_DisableIRQ>

    }

}
 8011ec4:	bf00      	nop
 8011ec6:	3708      	adds	r7, #8
 8011ec8:	46bd      	mov	sp, r7
 8011eca:	bd80      	pop	{r7, pc}
 8011ecc:	40013000 	.word	0x40013000

08011ed0 <HAL_CRYP_MspInit>:

// CRYP MSP Initialization
// This function configures the hardware resources used in this example
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 8011ed0:	b580      	push	{r7, lr}
 8011ed2:	b082      	sub	sp, #8
 8011ed4:	af00      	add	r7, sp, #0
 8011ed6:	6078      	str	r0, [r7, #4]

    if (hcryp->Instance==AES) {
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	681b      	ldr	r3, [r3, #0]
 8011edc:	4a09      	ldr	r2, [pc, #36]	; (8011f04 <HAL_CRYP_MspInit+0x34>)
 8011ede:	4293      	cmp	r3, r2
 8011ee0:	d10b      	bne.n	8011efa <HAL_CRYP_MspInit+0x2a>

        // Peripheral clock enable
        __HAL_RCC_AES_CLK_ENABLE();
 8011ee2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8011ee6:	f7ff fd12 	bl	801190e <LL_AHB3_GRP1_EnableClock>

        // AES interrupt Init
        HAL_NVIC_SetPriority(AES_IRQn, 0, 0);
 8011eea:	2200      	movs	r2, #0
 8011eec:	2100      	movs	r1, #0
 8011eee:	2033      	movs	r0, #51	; 0x33
 8011ef0:	f002 fb47 	bl	8014582 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(AES_IRQn);
 8011ef4:	2033      	movs	r0, #51	; 0x33
 8011ef6:	f002 fb5e 	bl	80145b6 <HAL_NVIC_EnableIRQ>
    }

}
 8011efa:	bf00      	nop
 8011efc:	3708      	adds	r7, #8
 8011efe:	46bd      	mov	sp, r7
 8011f00:	bd80      	pop	{r7, pc}
 8011f02:	bf00      	nop
 8011f04:	58001800 	.word	0x58001800

08011f08 <HAL_CRYP_MspDeInit>:

// CRYP MSP De-Initialization
// This function freeze the hardware resources used in this example
void HAL_CRYP_MspDeInit(CRYP_HandleTypeDef* hcryp)
{
 8011f08:	b580      	push	{r7, lr}
 8011f0a:	b082      	sub	sp, #8
 8011f0c:	af00      	add	r7, sp, #0
 8011f0e:	6078      	str	r0, [r7, #4]

    if (hcryp->Instance==AES) {
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	681b      	ldr	r3, [r3, #0]
 8011f14:	4a06      	ldr	r2, [pc, #24]	; (8011f30 <HAL_CRYP_MspDeInit+0x28>)
 8011f16:	4293      	cmp	r3, r2
 8011f18:	d106      	bne.n	8011f28 <HAL_CRYP_MspDeInit+0x20>

        // Peripheral clock disable
        __HAL_RCC_AES_CLK_DISABLE();
 8011f1a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8011f1e:	f7ff fd0e 	bl	801193e <LL_AHB3_GRP1_DisableClock>

        // AES interrupt DeInit
        HAL_NVIC_DisableIRQ(AES_IRQn);
 8011f22:	2033      	movs	r0, #51	; 0x33
 8011f24:	f002 fb55 	bl	80145d2 <HAL_NVIC_DisableIRQ>

    }

}
 8011f28:	bf00      	nop
 8011f2a:	3708      	adds	r7, #8
 8011f2c:	46bd      	mov	sp, r7
 8011f2e:	bd80      	pop	{r7, pc}
 8011f30:	58001800 	.word	0x58001800

08011f34 <HAL_RNG_MspInit>:

// RNG MSP Initialization
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8011f34:	b580      	push	{r7, lr}
 8011f36:	b090      	sub	sp, #64	; 0x40
 8011f38:	af00      	add	r7, sp, #0
 8011f3a:	6078      	str	r0, [r7, #4]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8011f3c:	f107 0308 	add.w	r3, r7, #8
 8011f40:	2238      	movs	r2, #56	; 0x38
 8011f42:	2100      	movs	r1, #0
 8011f44:	4618      	mov	r0, r3
 8011f46:	f010 f8f5 	bl	8022134 <memset>

    if (hrng->Instance==RNG) {
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	4a11      	ldr	r2, [pc, #68]	; (8011f94 <HAL_RNG_MspInit+0x60>)
 8011f50:	4293      	cmp	r3, r2
 8011f52:	d11b      	bne.n	8011f8c <HAL_RNG_MspInit+0x58>

        // Initializes the peripherals clocks
        PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8011f54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011f58:	60bb      	str	r3, [r7, #8]
        PeriphClkInitStruct.RngClockSelection = RCC_RNGCLKSOURCE_LSI;
 8011f5a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8011f5e:	63bb      	str	r3, [r7, #56]	; 0x38
        if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8011f60:	f107 0308 	add.w	r3, r7, #8
 8011f64:	4618      	mov	r0, r3
 8011f66:	f008 fa09 	bl	801a37c <HAL_RCCEx_PeriphCLKConfig>
 8011f6a:	4603      	mov	r3, r0
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d001      	beq.n	8011f74 <HAL_RNG_MspInit+0x40>
            Error_Handler();
 8011f70:	f000 fbc7 	bl	8012702 <Error_Handler>
        }

        // Peripheral clock enable
        __HAL_RCC_RNG_CLK_ENABLE();
 8011f74:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8011f78:	f7ff fcc9 	bl	801190e <LL_AHB3_GRP1_EnableClock>

        // RNG interrupt Init
        HAL_NVIC_SetPriority(RNG_IRQn, 0, 0);
 8011f7c:	2200      	movs	r2, #0
 8011f7e:	2100      	movs	r1, #0
 8011f80:	2034      	movs	r0, #52	; 0x34
 8011f82:	f002 fafe 	bl	8014582 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(RNG_IRQn);
 8011f86:	2034      	movs	r0, #52	; 0x34
 8011f88:	f002 fb15 	bl	80145b6 <HAL_NVIC_EnableIRQ>

    }

}
 8011f8c:	bf00      	nop
 8011f8e:	3740      	adds	r7, #64	; 0x40
 8011f90:	46bd      	mov	sp, r7
 8011f92:	bd80      	pop	{r7, pc}
 8011f94:	58001000 	.word	0x58001000

08011f98 <HAL_RNG_MspDeInit>:

// RNG MSP De-Initialization
void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
{
 8011f98:	b580      	push	{r7, lr}
 8011f9a:	b082      	sub	sp, #8
 8011f9c:	af00      	add	r7, sp, #0
 8011f9e:	6078      	str	r0, [r7, #4]

    if (hrng->Instance==RNG) {
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	681b      	ldr	r3, [r3, #0]
 8011fa4:	4a06      	ldr	r2, [pc, #24]	; (8011fc0 <HAL_RNG_MspDeInit+0x28>)
 8011fa6:	4293      	cmp	r3, r2
 8011fa8:	d106      	bne.n	8011fb8 <HAL_RNG_MspDeInit+0x20>

        // Peripheral clock disable
        __HAL_RCC_RNG_CLK_DISABLE();
 8011faa:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8011fae:	f7ff fcc6 	bl	801193e <LL_AHB3_GRP1_DisableClock>

        // RNG interrupt DeInit
        HAL_NVIC_DisableIRQ(RNG_IRQn);
 8011fb2:	2034      	movs	r0, #52	; 0x34
 8011fb4:	f002 fb0d 	bl	80145d2 <HAL_NVIC_DisableIRQ>

    }

}
 8011fb8:	bf00      	nop
 8011fba:	3708      	adds	r7, #8
 8011fbc:	46bd      	mov	sp, r7
 8011fbe:	bd80      	pop	{r7, pc}
 8011fc0:	58001000 	.word	0x58001000

08011fc4 <HAL_RTC_MspInit>:

// RTC MSP Init
void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8011fc4:	b580      	push	{r7, lr}
 8011fc6:	b090      	sub	sp, #64	; 0x40
 8011fc8:	af00      	add	r7, sp, #0
 8011fca:	6078      	str	r0, [r7, #4]

    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8011fcc:	f107 0308 	add.w	r3, r7, #8
 8011fd0:	2238      	movs	r2, #56	; 0x38
 8011fd2:	2100      	movs	r1, #0
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	f010 f8ad 	bl	8022134 <memset>
    if (rtcHandle->Instance==RTC) {
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	681b      	ldr	r3, [r3, #0]
 8011fde:	4a16      	ldr	r2, [pc, #88]	; (8012038 <HAL_RTC_MspInit+0x74>)
 8011fe0:	4293      	cmp	r3, r2
 8011fe2:	d125      	bne.n	8012030 <HAL_RTC_MspInit+0x6c>

        // Initializes the peripherals clocks
        PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8011fe4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8011fe8:	60bb      	str	r3, [r7, #8]
        PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8011fea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011fee:	63fb      	str	r3, [r7, #60]	; 0x3c

        if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 8011ff0:	f107 0308 	add.w	r3, r7, #8
 8011ff4:	4618      	mov	r0, r3
 8011ff6:	f008 f9c1 	bl	801a37c <HAL_RCCEx_PeriphCLKConfig>
 8011ffa:	4603      	mov	r3, r0
 8011ffc:	2b00      	cmp	r3, #0
 8011ffe:	d001      	beq.n	8012004 <HAL_RTC_MspInit+0x40>
            Error_Handler();
 8012000:	f000 fb7f 	bl	8012702 <Error_Handler>
        }

        // RTC clock enable
        __HAL_RCC_RTC_ENABLE();
 8012004:	f7ff fc73 	bl	80118ee <LL_RCC_EnableRTC>
        __HAL_RCC_RTCAPB_CLK_ENABLE();
 8012008:	f44f 6080 	mov.w	r0, #1024	; 0x400
 801200c:	f7ff fca9 	bl	8011962 <LL_APB1_GRP1_EnableClock>

        // RTC interrupt Init
        HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8012010:	2200      	movs	r2, #0
 8012012:	2100      	movs	r1, #0
 8012014:	2002      	movs	r0, #2
 8012016:	f002 fab4 	bl	8014582 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 801201a:	2002      	movs	r0, #2
 801201c:	f002 facb 	bl	80145b6 <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8012020:	2200      	movs	r2, #0
 8012022:	2100      	movs	r1, #0
 8012024:	202a      	movs	r0, #42	; 0x2a
 8012026:	f002 faac 	bl	8014582 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 801202a:	202a      	movs	r0, #42	; 0x2a
 801202c:	f002 fac3 	bl	80145b6 <HAL_NVIC_EnableIRQ>

    }

}
 8012030:	bf00      	nop
 8012032:	3740      	adds	r7, #64	; 0x40
 8012034:	46bd      	mov	sp, r7
 8012036:	bd80      	pop	{r7, pc}
 8012038:	40002800 	.word	0x40002800

0801203c <HAL_SUBGHZ_MspInit>:

}

// SUBGHZ MSP Init
void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 801203c:	b580      	push	{r7, lr}
 801203e:	b082      	sub	sp, #8
 8012040:	af00      	add	r7, sp, #0
 8012042:	6078      	str	r0, [r7, #4]

    // SUBGHZ clock enable
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8012044:	2001      	movs	r0, #1
 8012046:	f7ff fd0a 	bl	8011a5e <LL_APB3_GRP1_EnableClock>

    // SUBGHZ interrupt Init
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 801204a:	2200      	movs	r2, #0
 801204c:	2100      	movs	r1, #0
 801204e:	2032      	movs	r0, #50	; 0x32
 8012050:	f002 fa97 	bl	8014582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8012054:	2032      	movs	r0, #50	; 0x32
 8012056:	f002 faae 	bl	80145b6 <HAL_NVIC_EnableIRQ>

}
 801205a:	bf00      	nop
 801205c:	3708      	adds	r7, #8
 801205e:	46bd      	mov	sp, r7
 8012060:	bd80      	pop	{r7, pc}

08012062 <HAL_SUBGHZ_MspDeInit>:

// SUBGHZ MSP DeInit
void HAL_SUBGHZ_MspDeInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8012062:	b580      	push	{r7, lr}
 8012064:	b082      	sub	sp, #8
 8012066:	af00      	add	r7, sp, #0
 8012068:	6078      	str	r0, [r7, #4]

    // Peripheral clock disable
    __HAL_RCC_SUBGHZSPI_CLK_DISABLE();
 801206a:	2001      	movs	r0, #1
 801206c:	f7ff fd0f 	bl	8011a8e <LL_APB3_GRP1_DisableClock>

    // SUBGHZ interrupt Deinit
    HAL_NVIC_DisableIRQ(SUBGHZ_Radio_IRQn);
 8012070:	2032      	movs	r0, #50	; 0x32
 8012072:	f002 faae 	bl	80145d2 <HAL_NVIC_DisableIRQ>

}
 8012076:	bf00      	nop
 8012078:	3708      	adds	r7, #8
 801207a:	46bd      	mov	sp, r7
 801207c:	bd80      	pop	{r7, pc}
	...

08012080 <HAL_UART_MspInit>:

// UART MSP Initialization
void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8012080:	b580      	push	{r7, lr}
 8012082:	b096      	sub	sp, #88	; 0x58
 8012084:	af00      	add	r7, sp, #0
 8012086:	6078      	str	r0, [r7, #4]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012088:	f107 0344 	add.w	r3, r7, #68	; 0x44
 801208c:	2200      	movs	r2, #0
 801208e:	601a      	str	r2, [r3, #0]
 8012090:	605a      	str	r2, [r3, #4]
 8012092:	609a      	str	r2, [r3, #8]
 8012094:	60da      	str	r2, [r3, #12]
 8012096:	611a      	str	r2, [r3, #16]
    RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8012098:	f107 030c 	add.w	r3, r7, #12
 801209c:	2238      	movs	r2, #56	; 0x38
 801209e:	2100      	movs	r1, #0
 80120a0:	4618      	mov	r0, r3
 80120a2:	f010 f847 	bl	8022134 <memset>

    if (uartHandle->Instance==USART1) {
 80120a6:	687b      	ldr	r3, [r7, #4]
 80120a8:	681b      	ldr	r3, [r3, #0]
 80120aa:	4a9c      	ldr	r2, [pc, #624]	; (801231c <HAL_UART_MspInit+0x29c>)
 80120ac:	4293      	cmp	r3, r2
 80120ae:	f040 808d 	bne.w	80121cc <HAL_UART_MspInit+0x14c>

        // Initializes the peripherals clocks
        PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80120b2:	2301      	movs	r3, #1
 80120b4:	60fb      	str	r3, [r7, #12]
        PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 80120b6:	4b9a      	ldr	r3, [pc, #616]	; (8012320 <HAL_UART_MspInit+0x2a0>)
 80120b8:	613b      	str	r3, [r7, #16]
        if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80120ba:	f107 030c 	add.w	r3, r7, #12
 80120be:	4618      	mov	r0, r3
 80120c0:	f008 f95c 	bl	801a37c <HAL_RCCEx_PeriphCLKConfig>
 80120c4:	4603      	mov	r3, r0
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d001      	beq.n	80120ce <HAL_UART_MspInit+0x4e>
            Error_Handler();
 80120ca:	f000 fb1a 	bl	8012702 <Error_Handler>
        }

        // USART1 clock enable
        __HAL_RCC_USART1_CLK_ENABLE();
 80120ce:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80120d2:	f7ff fc9a 	bl	8011a0a <LL_APB2_GRP1_EnableClock>

        // USART1 GPIO Configuration
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80120d6:	2302      	movs	r3, #2
 80120d8:	64bb      	str	r3, [r7, #72]	; 0x48
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80120da:	2300      	movs	r3, #0
 80120dc:	64fb      	str	r3, [r7, #76]	; 0x4c
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80120de:	2303      	movs	r3, #3
 80120e0:	653b      	str	r3, [r7, #80]	; 0x50
        GPIO_InitStruct.Alternate = USART1_GPIO_AF;
 80120e2:	2307      	movs	r3, #7
 80120e4:	657b      	str	r3, [r7, #84]	; 0x54
        GPIO_InitStruct.Pin = USART1_RX_Pin;
 80120e6:	2380      	movs	r3, #128	; 0x80
 80120e8:	647b      	str	r3, [r7, #68]	; 0x44
        HAL_GPIO_Init(USART1_RX_GPIO_Port, &GPIO_InitStruct);
 80120ea:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80120ee:	4619      	mov	r1, r3
 80120f0:	488c      	ldr	r0, [pc, #560]	; (8012324 <HAL_UART_MspInit+0x2a4>)
 80120f2:	f005 f98f 	bl	8017414 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = USART1_TX_Pin;
 80120f6:	2340      	movs	r3, #64	; 0x40
 80120f8:	647b      	str	r3, [r7, #68]	; 0x44
        HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 80120fa:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80120fe:	4619      	mov	r1, r3
 8012100:	4888      	ldr	r0, [pc, #544]	; (8012324 <HAL_UART_MspInit+0x2a4>)
 8012102:	f005 f987 	bl	8017414 <HAL_GPIO_Init>

        // USART1 DMA Init
        hdma_usart1_tx.Instance = USART1_TX_DMA_Channel;
 8012106:	4b88      	ldr	r3, [pc, #544]	; (8012328 <HAL_UART_MspInit+0x2a8>)
 8012108:	4a88      	ldr	r2, [pc, #544]	; (801232c <HAL_UART_MspInit+0x2ac>)
 801210a:	601a      	str	r2, [r3, #0]
        hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 801210c:	4b86      	ldr	r3, [pc, #536]	; (8012328 <HAL_UART_MspInit+0x2a8>)
 801210e:	2212      	movs	r2, #18
 8012110:	605a      	str	r2, [r3, #4]
        hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8012112:	4b85      	ldr	r3, [pc, #532]	; (8012328 <HAL_UART_MspInit+0x2a8>)
 8012114:	2210      	movs	r2, #16
 8012116:	609a      	str	r2, [r3, #8]
        hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8012118:	4b83      	ldr	r3, [pc, #524]	; (8012328 <HAL_UART_MspInit+0x2a8>)
 801211a:	2200      	movs	r2, #0
 801211c:	60da      	str	r2, [r3, #12]
        hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 801211e:	4b82      	ldr	r3, [pc, #520]	; (8012328 <HAL_UART_MspInit+0x2a8>)
 8012120:	2280      	movs	r2, #128	; 0x80
 8012122:	611a      	str	r2, [r3, #16]
        hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8012124:	4b80      	ldr	r3, [pc, #512]	; (8012328 <HAL_UART_MspInit+0x2a8>)
 8012126:	2200      	movs	r2, #0
 8012128:	615a      	str	r2, [r3, #20]
        hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801212a:	4b7f      	ldr	r3, [pc, #508]	; (8012328 <HAL_UART_MspInit+0x2a8>)
 801212c:	2200      	movs	r2, #0
 801212e:	619a      	str	r2, [r3, #24]
        hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8012130:	4b7d      	ldr	r3, [pc, #500]	; (8012328 <HAL_UART_MspInit+0x2a8>)
 8012132:	2200      	movs	r2, #0
 8012134:	61da      	str	r2, [r3, #28]
        hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8012136:	4b7c      	ldr	r3, [pc, #496]	; (8012328 <HAL_UART_MspInit+0x2a8>)
 8012138:	2200      	movs	r2, #0
 801213a:	621a      	str	r2, [r3, #32]
        if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK) {
 801213c:	487a      	ldr	r0, [pc, #488]	; (8012328 <HAL_UART_MspInit+0x2a8>)
 801213e:	f004 fb1f 	bl	8016780 <HAL_DMA_Init>
 8012142:	4603      	mov	r3, r0
 8012144:	2b00      	cmp	r3, #0
 8012146:	d001      	beq.n	801214c <HAL_UART_MspInit+0xcc>
            Error_Handler();
 8012148:	f000 fadb 	bl	8012702 <Error_Handler>
        }
        if (HAL_DMA_ConfigChannelAttributes(&hdma_usart1_tx, DMA_CHANNEL_NPRIV) != HAL_OK) {
 801214c:	2110      	movs	r1, #16
 801214e:	4876      	ldr	r0, [pc, #472]	; (8012328 <HAL_UART_MspInit+0x2a8>)
 8012150:	f004 fe6e 	bl	8016e30 <HAL_DMA_ConfigChannelAttributes>
 8012154:	4603      	mov	r3, r0
 8012156:	2b00      	cmp	r3, #0
 8012158:	d001      	beq.n	801215e <HAL_UART_MspInit+0xde>
            Error_Handler();
 801215a:	f000 fad2 	bl	8012702 <Error_Handler>
        }
        __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	4a71      	ldr	r2, [pc, #452]	; (8012328 <HAL_UART_MspInit+0x2a8>)
 8012162:	679a      	str	r2, [r3, #120]	; 0x78
 8012164:	4a70      	ldr	r2, [pc, #448]	; (8012328 <HAL_UART_MspInit+0x2a8>)
 8012166:	687b      	ldr	r3, [r7, #4]
 8012168:	6293      	str	r3, [r2, #40]	; 0x28

        // USART1_RX Init
        hdma_usart1_rx.Instance = USART1_RX_DMA_Channel;;
 801216a:	4b71      	ldr	r3, [pc, #452]	; (8012330 <HAL_UART_MspInit+0x2b0>)
 801216c:	4a71      	ldr	r2, [pc, #452]	; (8012334 <HAL_UART_MspInit+0x2b4>)
 801216e:	601a      	str	r2, [r3, #0]
        hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8012170:	4b6f      	ldr	r3, [pc, #444]	; (8012330 <HAL_UART_MspInit+0x2b0>)
 8012172:	2211      	movs	r2, #17
 8012174:	605a      	str	r2, [r3, #4]
        hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8012176:	4b6e      	ldr	r3, [pc, #440]	; (8012330 <HAL_UART_MspInit+0x2b0>)
 8012178:	2200      	movs	r2, #0
 801217a:	609a      	str	r2, [r3, #8]
        hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 801217c:	4b6c      	ldr	r3, [pc, #432]	; (8012330 <HAL_UART_MspInit+0x2b0>)
 801217e:	2200      	movs	r2, #0
 8012180:	60da      	str	r2, [r3, #12]
        hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8012182:	4b6b      	ldr	r3, [pc, #428]	; (8012330 <HAL_UART_MspInit+0x2b0>)
 8012184:	2280      	movs	r2, #128	; 0x80
 8012186:	611a      	str	r2, [r3, #16]
        hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8012188:	4b69      	ldr	r3, [pc, #420]	; (8012330 <HAL_UART_MspInit+0x2b0>)
 801218a:	2200      	movs	r2, #0
 801218c:	615a      	str	r2, [r3, #20]
        hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 801218e:	4b68      	ldr	r3, [pc, #416]	; (8012330 <HAL_UART_MspInit+0x2b0>)
 8012190:	2200      	movs	r2, #0
 8012192:	619a      	str	r2, [r3, #24]
        hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8012194:	4b66      	ldr	r3, [pc, #408]	; (8012330 <HAL_UART_MspInit+0x2b0>)
 8012196:	2200      	movs	r2, #0
 8012198:	61da      	str	r2, [r3, #28]
        hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 801219a:	4b65      	ldr	r3, [pc, #404]	; (8012330 <HAL_UART_MspInit+0x2b0>)
 801219c:	2200      	movs	r2, #0
 801219e:	621a      	str	r2, [r3, #32]
        if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK) {
 80121a0:	4863      	ldr	r0, [pc, #396]	; (8012330 <HAL_UART_MspInit+0x2b0>)
 80121a2:	f004 faed 	bl	8016780 <HAL_DMA_Init>
 80121a6:	4603      	mov	r3, r0
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d001      	beq.n	80121b0 <HAL_UART_MspInit+0x130>
            Error_Handler();
 80121ac:	f000 faa9 	bl	8012702 <Error_Handler>
        }
        __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80121b0:	687b      	ldr	r3, [r7, #4]
 80121b2:	4a5f      	ldr	r2, [pc, #380]	; (8012330 <HAL_UART_MspInit+0x2b0>)
 80121b4:	67da      	str	r2, [r3, #124]	; 0x7c
 80121b6:	4a5e      	ldr	r2, [pc, #376]	; (8012330 <HAL_UART_MspInit+0x2b0>)
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	6293      	str	r3, [r2, #40]	; 0x28

        // USART1 interrupt Init
        HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 80121bc:	2200      	movs	r2, #0
 80121be:	2102      	movs	r1, #2
 80121c0:	2024      	movs	r0, #36	; 0x24
 80121c2:	f002 f9de 	bl	8014582 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(USART1_IRQn);
 80121c6:	2024      	movs	r0, #36	; 0x24
 80121c8:	f002 f9f5 	bl	80145b6 <HAL_NVIC_EnableIRQ>

    }

    if (uartHandle->Instance==USART2) {
 80121cc:	687b      	ldr	r3, [r7, #4]
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	4a59      	ldr	r2, [pc, #356]	; (8012338 <HAL_UART_MspInit+0x2b8>)
 80121d2:	4293      	cmp	r3, r2
 80121d4:	d165      	bne.n	80122a2 <HAL_UART_MspInit+0x222>

        // Initializes the peripherals clocks
        PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80121d6:	2302      	movs	r3, #2
 80121d8:	60fb      	str	r3, [r7, #12]
        PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 80121da:	4b58      	ldr	r3, [pc, #352]	; (801233c <HAL_UART_MspInit+0x2bc>)
 80121dc:	617b      	str	r3, [r7, #20]
        if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80121de:	f107 030c 	add.w	r3, r7, #12
 80121e2:	4618      	mov	r0, r3
 80121e4:	f008 f8ca 	bl	801a37c <HAL_RCCEx_PeriphCLKConfig>
 80121e8:	4603      	mov	r3, r0
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d001      	beq.n	80121f2 <HAL_UART_MspInit+0x172>
            Error_Handler();
 80121ee:	f000 fa88 	bl	8012702 <Error_Handler>
        }

        // USART2 clock enable
        __HAL_RCC_USART2_CLK_ENABLE();
 80121f2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80121f6:	f7ff fbb4 	bl	8011962 <LL_APB1_GRP1_EnableClock>

        // USART2 GPIO Configuration
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80121fa:	2302      	movs	r3, #2
 80121fc:	64bb      	str	r3, [r7, #72]	; 0x48
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80121fe:	2300      	movs	r3, #0
 8012200:	64fb      	str	r3, [r7, #76]	; 0x4c
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012202:	2303      	movs	r3, #3
 8012204:	653b      	str	r3, [r7, #80]	; 0x50
        GPIO_InitStruct.Alternate = USART2_GPIO_AF;
 8012206:	2307      	movs	r3, #7
 8012208:	657b      	str	r3, [r7, #84]	; 0x54
        GPIO_InitStruct.Pin = USART2_RX_Pin;
 801220a:	2308      	movs	r3, #8
 801220c:	647b      	str	r3, [r7, #68]	; 0x44
        HAL_GPIO_Init(USART2_RX_GPIO_Port, &GPIO_InitStruct);
 801220e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8012212:	4619      	mov	r1, r3
 8012214:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8012218:	f005 f8fc 	bl	8017414 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = USART2_TX_Pin;
 801221c:	2304      	movs	r3, #4
 801221e:	647b      	str	r3, [r7, #68]	; 0x44
        HAL_GPIO_Init(USART2_TX_GPIO_Port, &GPIO_InitStruct);
 8012220:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8012224:	4619      	mov	r1, r3
 8012226:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 801222a:	f005 f8f3 	bl	8017414 <HAL_GPIO_Init>

        // USART2 DMA Init
        hdma_usart2_tx.Instance = USART2_TX_DMA_Channel;
 801222e:	4b44      	ldr	r3, [pc, #272]	; (8012340 <HAL_UART_MspInit+0x2c0>)
 8012230:	4a44      	ldr	r2, [pc, #272]	; (8012344 <HAL_UART_MspInit+0x2c4>)
 8012232:	601a      	str	r2, [r3, #0]
        hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8012234:	4b42      	ldr	r3, [pc, #264]	; (8012340 <HAL_UART_MspInit+0x2c0>)
 8012236:	2214      	movs	r2, #20
 8012238:	605a      	str	r2, [r3, #4]
        hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 801223a:	4b41      	ldr	r3, [pc, #260]	; (8012340 <HAL_UART_MspInit+0x2c0>)
 801223c:	2210      	movs	r2, #16
 801223e:	609a      	str	r2, [r3, #8]
        hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8012240:	4b3f      	ldr	r3, [pc, #252]	; (8012340 <HAL_UART_MspInit+0x2c0>)
 8012242:	2200      	movs	r2, #0
 8012244:	60da      	str	r2, [r3, #12]
        hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8012246:	4b3e      	ldr	r3, [pc, #248]	; (8012340 <HAL_UART_MspInit+0x2c0>)
 8012248:	2280      	movs	r2, #128	; 0x80
 801224a:	611a      	str	r2, [r3, #16]
        hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 801224c:	4b3c      	ldr	r3, [pc, #240]	; (8012340 <HAL_UART_MspInit+0x2c0>)
 801224e:	2200      	movs	r2, #0
 8012250:	615a      	str	r2, [r3, #20]
        hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8012252:	4b3b      	ldr	r3, [pc, #236]	; (8012340 <HAL_UART_MspInit+0x2c0>)
 8012254:	2200      	movs	r2, #0
 8012256:	619a      	str	r2, [r3, #24]
        hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8012258:	4b39      	ldr	r3, [pc, #228]	; (8012340 <HAL_UART_MspInit+0x2c0>)
 801225a:	2200      	movs	r2, #0
 801225c:	61da      	str	r2, [r3, #28]
        hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 801225e:	4b38      	ldr	r3, [pc, #224]	; (8012340 <HAL_UART_MspInit+0x2c0>)
 8012260:	2200      	movs	r2, #0
 8012262:	621a      	str	r2, [r3, #32]
        if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK) {
 8012264:	4836      	ldr	r0, [pc, #216]	; (8012340 <HAL_UART_MspInit+0x2c0>)
 8012266:	f004 fa8b 	bl	8016780 <HAL_DMA_Init>
 801226a:	4603      	mov	r3, r0
 801226c:	2b00      	cmp	r3, #0
 801226e:	d001      	beq.n	8012274 <HAL_UART_MspInit+0x1f4>
            Error_Handler();
 8012270:	f000 fa47 	bl	8012702 <Error_Handler>
        }
        if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK) {
 8012274:	2110      	movs	r1, #16
 8012276:	4832      	ldr	r0, [pc, #200]	; (8012340 <HAL_UART_MspInit+0x2c0>)
 8012278:	f004 fdda 	bl	8016e30 <HAL_DMA_ConfigChannelAttributes>
 801227c:	4603      	mov	r3, r0
 801227e:	2b00      	cmp	r3, #0
 8012280:	d001      	beq.n	8012286 <HAL_UART_MspInit+0x206>
            Error_Handler();
 8012282:	f000 fa3e 	bl	8012702 <Error_Handler>
        }
        __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	4a2d      	ldr	r2, [pc, #180]	; (8012340 <HAL_UART_MspInit+0x2c0>)
 801228a:	679a      	str	r2, [r3, #120]	; 0x78
 801228c:	4a2c      	ldr	r2, [pc, #176]	; (8012340 <HAL_UART_MspInit+0x2c0>)
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	6293      	str	r3, [r2, #40]	; 0x28
        }
        __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
#endif

        // USART2 interrupt Init
        HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8012292:	2200      	movs	r2, #0
 8012294:	2102      	movs	r1, #2
 8012296:	2025      	movs	r0, #37	; 0x25
 8012298:	f002 f973 	bl	8014582 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(USART2_IRQn);
 801229c:	2025      	movs	r0, #37	; 0x25
 801229e:	f002 f98a 	bl	80145b6 <HAL_NVIC_EnableIRQ>

    }

    if (uartHandle->Instance==LPUART1) {
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	4a28      	ldr	r2, [pc, #160]	; (8012348 <HAL_UART_MspInit+0x2c8>)
 80122a8:	4293      	cmp	r3, r2
 80122aa:	d133      	bne.n	8012314 <HAL_UART_MspInit+0x294>

        // Initializes the peripherals clocks
        PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80122ac:	2320      	movs	r3, #32
 80122ae:	60fb      	str	r3, [r7, #12]
        PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_LSE;
 80122b0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80122b4:	61fb      	str	r3, [r7, #28]
        if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK) {
 80122b6:	f107 030c 	add.w	r3, r7, #12
 80122ba:	4618      	mov	r0, r3
 80122bc:	f008 f85e 	bl	801a37c <HAL_RCCEx_PeriphCLKConfig>
 80122c0:	4603      	mov	r3, r0
 80122c2:	2b00      	cmp	r3, #0
 80122c4:	d001      	beq.n	80122ca <HAL_UART_MspInit+0x24a>
            Error_Handler();
 80122c6:	f000 fa1c 	bl	8012702 <Error_Handler>
        }

        // Peripheral clock enable
        __HAL_RCC_LPUART1_CLK_ENABLE();
 80122ca:	2001      	movs	r0, #1
 80122cc:	f7ff fb61 	bl	8011992 <LL_APB1_GRP2_EnableClock>

        // LPUART1 GPIO Configuration
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80122d0:	2300      	movs	r3, #0
 80122d2:	64fb      	str	r3, [r7, #76]	; 0x4c
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80122d4:	2300      	movs	r3, #0
 80122d6:	653b      	str	r3, [r7, #80]	; 0x50
        GPIO_InitStruct.Alternate = LPUART1_GPIO_AF;
 80122d8:	2308      	movs	r3, #8
 80122da:	657b      	str	r3, [r7, #84]	; 0x54
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80122dc:	2302      	movs	r3, #2
 80122de:	64bb      	str	r3, [r7, #72]	; 0x48
        GPIO_InitStruct.Pin = LPUART1_TX_Pin;
 80122e0:	2304      	movs	r3, #4
 80122e2:	647b      	str	r3, [r7, #68]	; 0x44
        HAL_GPIO_Init(LPUART1_TX_GPIO_Port, &GPIO_InitStruct);
 80122e4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80122e8:	4619      	mov	r1, r3
 80122ea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80122ee:	f005 f891 	bl	8017414 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = LPUART1_RX_Pin;
 80122f2:	2308      	movs	r3, #8
 80122f4:	647b      	str	r3, [r7, #68]	; 0x44
        HAL_GPIO_Init(LPUART1_RX_GPIO_Port, &GPIO_InitStruct);
 80122f6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80122fa:	4619      	mov	r1, r3
 80122fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8012300:	f005 f888 	bl	8017414 <HAL_GPIO_Init>

        // LPUART1 interrupt Init
        HAL_NVIC_SetPriority(LPUART1_IRQn, 2, 0);
 8012304:	2200      	movs	r2, #0
 8012306:	2102      	movs	r1, #2
 8012308:	2026      	movs	r0, #38	; 0x26
 801230a:	f002 f93a 	bl	8014582 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 801230e:	2026      	movs	r0, #38	; 0x26
 8012310:	f002 f951 	bl	80145b6 <HAL_NVIC_EnableIRQ>

    }

}
 8012314:	bf00      	nop
 8012316:	3758      	adds	r7, #88	; 0x58
 8012318:	46bd      	mov	sp, r7
 801231a:	bd80      	pop	{r7, pc}
 801231c:	40013800 	.word	0x40013800
 8012320:	00030001 	.word	0x00030001
 8012324:	48000400 	.word	0x48000400
 8012328:	20001fe8 	.word	0x20001fe8
 801232c:	4002001c 	.word	0x4002001c
 8012330:	20002048 	.word	0x20002048
 8012334:	40020008 	.word	0x40020008
 8012338:	40004400 	.word	0x40004400
 801233c:	000c0004 	.word	0x000c0004
 8012340:	200020a8 	.word	0x200020a8
 8012344:	40020044 	.word	0x40020044
 8012348:	40008000 	.word	0x40008000

0801234c <HAL_UART_MspDeInit>:

// UART MSP Deinitialization
void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 801234c:	b580      	push	{r7, lr}
 801234e:	b082      	sub	sp, #8
 8012350:	af00      	add	r7, sp, #0
 8012352:	6078      	str	r0, [r7, #4]

    if (uartHandle->Instance==USART1) {
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	4a27      	ldr	r2, [pc, #156]	; (80123f8 <HAL_UART_MspDeInit+0xac>)
 801235a:	4293      	cmp	r3, r2
 801235c:	d118      	bne.n	8012390 <HAL_UART_MspDeInit+0x44>

        // Peripheral clock disable
        __HAL_RCC_USART1_CLK_DISABLE();
 801235e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8012362:	f7ff fb6a 	bl	8011a3a <LL_APB2_GRP1_DisableClock>

        // USART1 DMA DeInit
        HAL_DMA_DeInit(uartHandle->hdmatx);
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801236a:	4618      	mov	r0, r3
 801236c:	f004 fab0 	bl	80168d0 <HAL_DMA_DeInit>
        HAL_DMA_DeInit(uartHandle->hdmarx);
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8012374:	4618      	mov	r0, r3
 8012376:	f004 faab 	bl	80168d0 <HAL_DMA_DeInit>

        // USART1 GPIO Configuration
        HAL_GPIO_DeInit(USART1_TX_GPIO_Port, USART1_TX_Pin);
 801237a:	2140      	movs	r1, #64	; 0x40
 801237c:	481f      	ldr	r0, [pc, #124]	; (80123fc <HAL_UART_MspDeInit+0xb0>)
 801237e:	f005 f9a9 	bl	80176d4 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(USART1_RX_GPIO_Port, USART1_RX_Pin);
 8012382:	2180      	movs	r1, #128	; 0x80
 8012384:	481d      	ldr	r0, [pc, #116]	; (80123fc <HAL_UART_MspDeInit+0xb0>)
 8012386:	f005 f9a5 	bl	80176d4 <HAL_GPIO_DeInit>

        // USART1 interrupt Deinit
        HAL_NVIC_DisableIRQ(USART1_IRQn);
 801238a:	2024      	movs	r0, #36	; 0x24
 801238c:	f002 f921 	bl	80145d2 <HAL_NVIC_DisableIRQ>

    }

    if (uartHandle->Instance==USART2) {
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	4a1a      	ldr	r2, [pc, #104]	; (8012400 <HAL_UART_MspDeInit+0xb4>)
 8012396:	4293      	cmp	r3, r2
 8012398:	d115      	bne.n	80123c6 <HAL_UART_MspDeInit+0x7a>

        // Peripheral clock disable
        __HAL_RCC_USART2_CLK_DISABLE();
 801239a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 801239e:	f7ff fb10 	bl	80119c2 <LL_APB1_GRP1_DisableClock>

        // USART2 DMA DeInit
        HAL_DMA_DeInit(uartHandle->hdmatx);
 80123a2:	687b      	ldr	r3, [r7, #4]
 80123a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80123a6:	4618      	mov	r0, r3
 80123a8:	f004 fa92 	bl	80168d0 <HAL_DMA_DeInit>
#ifdef USE_USART2_RX_DMA
        HAL_DMA_DeInit(uartHandle->hdmarx);
#endif

        // USART2 GPIO Configuration
        HAL_GPIO_DeInit(USART2_TX_GPIO_Port, USART2_TX_Pin);
 80123ac:	2104      	movs	r1, #4
 80123ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80123b2:	f005 f98f 	bl	80176d4 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(USART2_RX_GPIO_Port, USART2_RX_Pin);
 80123b6:	2108      	movs	r1, #8
 80123b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80123bc:	f005 f98a 	bl	80176d4 <HAL_GPIO_DeInit>

        // USART2 interrupt Deinit
        HAL_NVIC_DisableIRQ(USART2_IRQn);
 80123c0:	2025      	movs	r0, #37	; 0x25
 80123c2:	f002 f906 	bl	80145d2 <HAL_NVIC_DisableIRQ>

    }

    if (uartHandle->Instance==LPUART1) {
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	681b      	ldr	r3, [r3, #0]
 80123ca:	4a0e      	ldr	r2, [pc, #56]	; (8012404 <HAL_UART_MspDeInit+0xb8>)
 80123cc:	4293      	cmp	r3, r2
 80123ce:	d10f      	bne.n	80123f0 <HAL_UART_MspDeInit+0xa4>

        // Peripheral clock disable
        __HAL_RCC_LPUART1_CLK_DISABLE();
 80123d0:	2001      	movs	r0, #1
 80123d2:	f7ff fb08 	bl	80119e6 <LL_APB1_GRP2_DisableClock>

        // LPUART1 GPIO Configuration
        HAL_GPIO_DeInit(LPUART1_TX_GPIO_Port, LPUART1_TX_Pin);
 80123d6:	2104      	movs	r1, #4
 80123d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80123dc:	f005 f97a 	bl	80176d4 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(LPUART1_RX_GPIO_Port, LPUART1_RX_Pin);
 80123e0:	2108      	movs	r1, #8
 80123e2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80123e6:	f005 f975 	bl	80176d4 <HAL_GPIO_DeInit>

        // LPUART1 interrupt DeInit
        HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 80123ea:	2026      	movs	r0, #38	; 0x26
 80123ec:	f002 f8f1 	bl	80145d2 <HAL_NVIC_DisableIRQ>

    }

}
 80123f0:	bf00      	nop
 80123f2:	3708      	adds	r7, #8
 80123f4:	46bd      	mov	sp, r7
 80123f6:	bd80      	pop	{r7, pc}
 80123f8:	40013800 	.word	0x40013800
 80123fc:	48000400 	.word	0x48000400
 8012400:	40004400 	.word	0x40004400
 8012404:	40008000 	.word	0x40008000

08012408 <__NVIC_SystemReset>:
{
 8012408:	b480      	push	{r7}
 801240a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 801240c:	f3bf 8f4f 	dsb	sy
}
 8012410:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8012412:	4b06      	ldr	r3, [pc, #24]	; (801242c <__NVIC_SystemReset+0x24>)
 8012414:	68db      	ldr	r3, [r3, #12]
 8012416:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 801241a:	4904      	ldr	r1, [pc, #16]	; (801242c <__NVIC_SystemReset+0x24>)
 801241c:	4b04      	ldr	r3, [pc, #16]	; (8012430 <__NVIC_SystemReset+0x28>)
 801241e:	4313      	orrs	r3, r2
 8012420:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8012422:	f3bf 8f4f 	dsb	sy
}
 8012426:	bf00      	nop
    __NOP();
 8012428:	bf00      	nop
 801242a:	e7fd      	b.n	8012428 <__NVIC_SystemReset+0x20>
 801242c:	e000ed00 	.word	0xe000ed00
 8012430:	05fa0004 	.word	0x05fa0004

08012434 <MX_Breakpoint>:
void AES_IRQHandler(void);
void RNG_IRQHandler(void);

// For panic breakpoint
void MX_Breakpoint()
{
 8012434:	b580      	push	{r7, lr}
 8012436:	af00      	add	r7, sp, #0
    if (MX_DBG_Active()) {
 8012438:	f7fe f806 	bl	8010448 <MX_DBG_Active>
 801243c:	4603      	mov	r3, r0
 801243e:	2b00      	cmp	r3, #0
 8012440:	d000      	beq.n	8012444 <MX_Breakpoint+0x10>
        asm ("BKPT 0");
 8012442:	be00      	bkpt	0x0000
    }
}
 8012444:	bf00      	nop
 8012446:	bd80      	pop	{r7, pc}

08012448 <NMI_Handler>:

// Non-Maskable Interrupt
void NMI_Handler(void)
{
 8012448:	b580      	push	{r7, lr}
 801244a:	af00      	add	r7, sp, #0
    MX_Breakpoint();
 801244c:	f7ff fff2 	bl	8012434 <MX_Breakpoint>
    NVIC_SystemReset();
 8012450:	f7ff ffda 	bl	8012408 <__NVIC_SystemReset>

08012454 <HardFault_Handler>:
}

// Hardfault Interrupt
void HardFault_Handler(void)
{
 8012454:	b580      	push	{r7, lr}
 8012456:	af00      	add	r7, sp, #0
    MX_Breakpoint();
 8012458:	f7ff ffec 	bl	8012434 <MX_Breakpoint>
    NVIC_SystemReset();
 801245c:	f7ff ffd4 	bl	8012408 <__NVIC_SystemReset>

08012460 <MemManage_Handler>:
}

// Memory management fault
void MemManage_Handler(void)
{
 8012460:	b580      	push	{r7, lr}
 8012462:	af00      	add	r7, sp, #0
    MX_Breakpoint();
 8012464:	f7ff ffe6 	bl	8012434 <MX_Breakpoint>
    NVIC_SystemReset();
 8012468:	f7ff ffce 	bl	8012408 <__NVIC_SystemReset>

0801246c <BusFault_Handler>:
}

// Prefetch fault and memory access fault.
void BusFault_Handler(void)
{
 801246c:	b580      	push	{r7, lr}
 801246e:	af00      	add	r7, sp, #0
    MX_Breakpoint();
 8012470:	f7ff ffe0 	bl	8012434 <MX_Breakpoint>
    NVIC_SystemReset();
 8012474:	f7ff ffc8 	bl	8012408 <__NVIC_SystemReset>

08012478 <UsageFault_Handler>:
}

// Undefined instruction or illegal state.
void UsageFault_Handler(void)
{
 8012478:	b580      	push	{r7, lr}
 801247a:	af00      	add	r7, sp, #0
    MX_Breakpoint();
 801247c:	f7ff ffda 	bl	8012434 <MX_Breakpoint>
}
 8012480:	bf00      	nop
 8012482:	bd80      	pop	{r7, pc}

08012484 <SVC_Handler>:

// This function handles System service call via SWI instruction.
void SVC_Handler(void)
{
 8012484:	b480      	push	{r7}
 8012486:	af00      	add	r7, sp, #0
}
 8012488:	bf00      	nop
 801248a:	46bd      	mov	sp, r7
 801248c:	bc80      	pop	{r7}
 801248e:	4770      	bx	lr

08012490 <DebugMon_Handler>:

// Debug monitor
void DebugMon_Handler(void)
{
 8012490:	b480      	push	{r7}
 8012492:	af00      	add	r7, sp, #0
}
 8012494:	bf00      	nop
 8012496:	46bd      	mov	sp, r7
 8012498:	bc80      	pop	{r7}
 801249a:	4770      	bx	lr

0801249c <PendSV_Handler>:

// Pendable request for system service.
void PendSV_Handler(void)
{
 801249c:	b480      	push	{r7}
 801249e:	af00      	add	r7, sp, #0
}
 80124a0:	bf00      	nop
 80124a2:	46bd      	mov	sp, r7
 80124a4:	bc80      	pop	{r7}
 80124a6:	4770      	bx	lr

080124a8 <SysTick_Handler>:

// System tick timer
void SysTick_Handler(void)
{
 80124a8:	b580      	push	{r7, lr}
 80124aa:	af00      	add	r7, sp, #0
    HAL_IncTick();
 80124ac:	f000 fdac 	bl	8013008 <HAL_IncTick>
}
 80124b0:	bf00      	nop
 80124b2:	bd80      	pop	{r7, pc}

080124b4 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

// RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 80124b4:	b580      	push	{r7, lr}
 80124b6:	af00      	add	r7, sp, #0
    HAL_RTCEx_SSRUIRQHandler(&hrtc);
 80124b8:	4802      	ldr	r0, [pc, #8]	; (80124c4 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 80124ba:	f008 fe01 	bl	801b0c0 <HAL_RTCEx_SSRUIRQHandler>
}
 80124be:	bf00      	nop
 80124c0:	bd80      	pop	{r7, pc}
 80124c2:	bf00      	nop
 80124c4:	200021d0 	.word	0x200021d0

080124c8 <DMA2_Channel1_IRQHandler>:

// DMA Handlers
void SPI1_RX_DMA_IRQHandler(void)
{
 80124c8:	b580      	push	{r7, lr}
 80124ca:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80124cc:	4802      	ldr	r0, [pc, #8]	; (80124d8 <DMA2_Channel1_IRQHandler+0x10>)
 80124ce:	f004 fbd1 	bl	8016c74 <HAL_DMA_IRQHandler>
}
 80124d2:	bf00      	nop
 80124d4:	bd80      	pop	{r7, pc}
 80124d6:	bf00      	nop
 80124d8:	20002348 	.word	0x20002348

080124dc <DMA2_Channel2_IRQHandler>:
void SPI1_TX_DMA_IRQHandler(void)
{
 80124dc:	b580      	push	{r7, lr}
 80124de:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80124e0:	4802      	ldr	r0, [pc, #8]	; (80124ec <DMA2_Channel2_IRQHandler+0x10>)
 80124e2:	f004 fbc7 	bl	8016c74 <HAL_DMA_IRQHandler>
}
 80124e6:	bf00      	nop
 80124e8:	bd80      	pop	{r7, pc}
 80124ea:	bf00      	nop
 80124ec:	2000246c 	.word	0x2000246c

080124f0 <DMA1_Channel5_IRQHandler>:
void I2C2_RX_DMA_IRQHandler(void)
{
 80124f0:	b580      	push	{r7, lr}
 80124f2:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 80124f4:	4802      	ldr	r0, [pc, #8]	; (8012500 <DMA1_Channel5_IRQHandler+0x10>)
 80124f6:	f004 fbbd 	bl	8016c74 <HAL_DMA_IRQHandler>
}
 80124fa:	bf00      	nop
 80124fc:	bd80      	pop	{r7, pc}
 80124fe:	bf00      	nop
 8012500:	20001f28 	.word	0x20001f28

08012504 <DMA1_Channel6_IRQHandler>:
void I2C2_TX_DMA_IRQHandler(void)
{
 8012504:	b580      	push	{r7, lr}
 8012506:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8012508:	4802      	ldr	r0, [pc, #8]	; (8012514 <DMA1_Channel6_IRQHandler+0x10>)
 801250a:	f004 fbb3 	bl	8016c74 <HAL_DMA_IRQHandler>
}
 801250e:	bf00      	nop
 8012510:	bd80      	pop	{r7, pc}
 8012512:	bf00      	nop
 8012514:	20001f88 	.word	0x20001f88

08012518 <DMA1_Channel7_IRQHandler>:
void ADC_DMA_IRQHandler(void)
{
 8012518:	b580      	push	{r7, lr}
 801251a:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_adc);
 801251c:	4802      	ldr	r0, [pc, #8]	; (8012528 <DMA1_Channel7_IRQHandler+0x10>)
 801251e:	f004 fba9 	bl	8016c74 <HAL_DMA_IRQHandler>
}
 8012522:	bf00      	nop
 8012524:	bd80      	pop	{r7, pc}
 8012526:	bf00      	nop
 8012528:	200023a8 	.word	0x200023a8

0801252c <DMA1_Channel1_IRQHandler>:
void USART1_RX_DMA_IRQHandler(void)
{
 801252c:	b580      	push	{r7, lr}
 801252e:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8012530:	4802      	ldr	r0, [pc, #8]	; (801253c <DMA1_Channel1_IRQHandler+0x10>)
 8012532:	f004 fb9f 	bl	8016c74 <HAL_DMA_IRQHandler>
}
 8012536:	bf00      	nop
 8012538:	bd80      	pop	{r7, pc}
 801253a:	bf00      	nop
 801253c:	20002048 	.word	0x20002048

08012540 <DMA1_Channel2_IRQHandler>:
void USART1_TX_DMA_IRQHandler(void)
{
 8012540:	b580      	push	{r7, lr}
 8012542:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8012544:	4802      	ldr	r0, [pc, #8]	; (8012550 <DMA1_Channel2_IRQHandler+0x10>)
 8012546:	f004 fb95 	bl	8016c74 <HAL_DMA_IRQHandler>
}
 801254a:	bf00      	nop
 801254c:	bd80      	pop	{r7, pc}
 801254e:	bf00      	nop
 8012550:	20001fe8 	.word	0x20001fe8

08012554 <DMA1_Channel4_IRQHandler>:
{
    HAL_DMA_IRQHandler(&hdma_usart2_rx);
}
#endif
void USART2_TX_DMA_IRQHandler(void)
{
 8012554:	b580      	push	{r7, lr}
 8012556:	af00      	add	r7, sp, #0
    HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8012558:	4802      	ldr	r0, [pc, #8]	; (8012564 <DMA1_Channel4_IRQHandler+0x10>)
 801255a:	f004 fb8b 	bl	8016c74 <HAL_DMA_IRQHandler>
}
 801255e:	bf00      	nop
 8012560:	bd80      	pop	{r7, pc}
 8012562:	bf00      	nop
 8012564:	200020a8 	.word	0x200020a8

08012568 <ADC_IRQHandler>:

// ADC Interrupt
void ADC_IRQHandler(void)
{
 8012568:	b580      	push	{r7, lr}
 801256a:	af00      	add	r7, sp, #0
    HAL_ADC_IRQHandler(&hadc);
 801256c:	4802      	ldr	r0, [pc, #8]	; (8012578 <ADC_IRQHandler+0x10>)
 801256e:	f001 fa6f 	bl	8013a50 <HAL_ADC_IRQHandler>
}
 8012572:	bf00      	nop
 8012574:	bd80      	pop	{r7, pc}
 8012576:	bf00      	nop
 8012578:	20002408 	.word	0x20002408

0801257c <I2C2_EV_IRQHandler>:

// I2C2 Event Interrupt
void I2C2_EV_IRQHandler(void)
{
 801257c:	b580      	push	{r7, lr}
 801257e:	af00      	add	r7, sp, #0
    HAL_I2C_EV_IRQHandler(&hi2c2);
 8012580:	4802      	ldr	r0, [pc, #8]	; (801258c <I2C2_EV_IRQHandler+0x10>)
 8012582:	f005 fc4b 	bl	8017e1c <HAL_I2C_EV_IRQHandler>
}
 8012586:	bf00      	nop
 8012588:	bd80      	pop	{r7, pc}
 801258a:	bf00      	nop
 801258c:	20001dc8 	.word	0x20001dc8

08012590 <I2C2_ER_IRQHandler>:

// I2C2 Error Interrupt
void I2C2_ER_IRQHandler(void)
{
 8012590:	b580      	push	{r7, lr}
 8012592:	af00      	add	r7, sp, #0
    HAL_I2C_ER_IRQHandler(&hi2c2);
 8012594:	4802      	ldr	r0, [pc, #8]	; (80125a0 <I2C2_ER_IRQHandler+0x10>)
 8012596:	f005 fc5b 	bl	8017e50 <HAL_I2C_ER_IRQHandler>
}
 801259a:	bf00      	nop
 801259c:	bd80      	pop	{r7, pc}
 801259e:	bf00      	nop
 80125a0:	20001dc8 	.word	0x20001dc8

080125a4 <SPI1_IRQHandler>:

// SPI1 Interrupt
void SPI1_IRQHandler(void)
{
 80125a4:	b580      	push	{r7, lr}
 80125a6:	af00      	add	r7, sp, #0
    HAL_SPI_IRQHandler(&hspi1);
 80125a8:	4802      	ldr	r0, [pc, #8]	; (80125b4 <SPI1_IRQHandler+0x10>)
 80125aa:	f008 fe03 	bl	801b1b4 <HAL_SPI_IRQHandler>
}
 80125ae:	bf00      	nop
 80125b0:	bd80      	pop	{r7, pc}
 80125b2:	bf00      	nop
 80125b4:	2000221c 	.word	0x2000221c

080125b8 <USART1_IRQHandler>:

// USART1 Interrupt
void USART1_IRQHandler(void)
{
 80125b8:	b580      	push	{r7, lr}
 80125ba:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart1);
 80125bc:	4802      	ldr	r0, [pc, #8]	; (80125c8 <USART1_IRQHandler+0x10>)
 80125be:	f009 ffdd 	bl	801c57c <HAL_UART_IRQHandler>
}
 80125c2:	bf00      	nop
 80125c4:	bd80      	pop	{r7, pc}
 80125c6:	bf00      	nop
 80125c8:	20002108 	.word	0x20002108

080125cc <USART2_IRQHandler>:

// USART2 Interrupt
void USART2_IRQHandler(void)
{
 80125cc:	b580      	push	{r7, lr}
 80125ce:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&huart2);
 80125d0:	4802      	ldr	r0, [pc, #8]	; (80125dc <USART2_IRQHandler+0x10>)
 80125d2:	f009 ffd3 	bl	801c57c <HAL_UART_IRQHandler>
}
 80125d6:	bf00      	nop
 80125d8:	bd80      	pop	{r7, pc}
 80125da:	bf00      	nop
 80125dc:	20002280 	.word	0x20002280

080125e0 <LPUART1_IRQHandler>:

// LPUART1 Interrupt
void LPUART1_IRQHandler(void)
{
 80125e0:	b580      	push	{r7, lr}
 80125e2:	af00      	add	r7, sp, #0
    HAL_UART_IRQHandler(&hlpuart1);
 80125e4:	4802      	ldr	r0, [pc, #8]	; (80125f0 <LPUART1_IRQHandler+0x10>)
 80125e6:	f009 ffc9 	bl	801c57c <HAL_UART_IRQHandler>
}
 80125ea:	bf00      	nop
 80125ec:	bd80      	pop	{r7, pc}
 80125ee:	bf00      	nop
 80125f0:	20001e60 	.word	0x20001e60

080125f4 <RTC_Alarm_IRQHandler>:

// RTC Alarms (A and B) Interrupt.
void RTC_Alarm_IRQHandler(void)
{
 80125f4:	b580      	push	{r7, lr}
 80125f6:	af00      	add	r7, sp, #0
    HAL_RTC_AlarmIRQHandler(&hrtc);
 80125f8:	4802      	ldr	r0, [pc, #8]	; (8012604 <RTC_Alarm_IRQHandler+0x10>)
 80125fa:	f008 fc11 	bl	801ae20 <HAL_RTC_AlarmIRQHandler>
}
 80125fe:	bf00      	nop
 8012600:	bd80      	pop	{r7, pc}
 8012602:	bf00      	nop
 8012604:	200021d0 	.word	0x200021d0

08012608 <AES_IRQHandler>:

// AES Interrupt
void AES_IRQHandler(void)
{
 8012608:	b580      	push	{r7, lr}
 801260a:	af00      	add	r7, sp, #0
    HAL_CRYP_IRQHandler(&hcryp);
 801260c:	4802      	ldr	r0, [pc, #8]	; (8012618 <AES_IRQHandler+0x10>)
 801260e:	f002 f9b9 	bl	8014984 <HAL_CRYP_IRQHandler>
}
 8012612:	bf00      	nop
 8012614:	bd80      	pop	{r7, pc}
 8012616:	bf00      	nop
 8012618:	200024cc 	.word	0x200024cc

0801261c <RNG_IRQHandler>:

// RNG Interrupt
void RNG_IRQHandler(void)
{
 801261c:	b580      	push	{r7, lr}
 801261e:	af00      	add	r7, sp, #0
    HAL_RNG_IRQHandler(&hrng);
 8012620:	4802      	ldr	r0, [pc, #8]	; (801262c <RNG_IRQHandler+0x10>)
 8012622:	f008 f92d 	bl	801a880 <HAL_RNG_IRQHandler>
}
 8012626:	bf00      	nop
 8012628:	bd80      	pop	{r7, pc}
 801262a:	bf00      	nop
 801262c:	20002208 	.word	0x20002208

08012630 <SUBGHZ_Radio_IRQHandler>:

// SUBGHZ Radio Interrupt
void SUBGHZ_Radio_IRQHandler(void)
{
 8012630:	b580      	push	{r7, lr}
 8012632:	af00      	add	r7, sp, #0
    HAL_SUBGHZ_IRQHandler(&hsubghz);
 8012634:	4802      	ldr	r0, [pc, #8]	; (8012640 <SUBGHZ_Radio_IRQHandler+0x10>)
 8012636:	f009 fa31 	bl	801ba9c <HAL_SUBGHZ_IRQHandler>
}
 801263a:	bf00      	nop
 801263c:	bd80      	pop	{r7, pc}
 801263e:	bf00      	nop
 8012640:	20001dbc 	.word	0x20001dbc

08012644 <HAL_GPIO_EXTI_Callback>:

// Method called when an external interrupt happens
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8012644:	b580      	push	{r7, lr}
 8012646:	b082      	sub	sp, #8
 8012648:	af00      	add	r7, sp, #0
 801264a:	4603      	mov	r3, r0
 801264c:	80fb      	strh	r3, [r7, #6]
    MX_AppISR(GPIO_Pin);
 801264e:	88fb      	ldrh	r3, [r7, #6]
 8012650:	4618      	mov	r0, r3
 8012652:	f7f8 f981 	bl	800a958 <MX_AppISR>
}
 8012656:	bf00      	nop
 8012658:	3708      	adds	r7, #8
 801265a:	46bd      	mov	sp, r7
 801265c:	bd80      	pop	{r7, pc}
	...

08012660 <GPIO_EXTI_IRQHandler>:

void GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8012660:	b580      	push	{r7, lr}
 8012662:	b084      	sub	sp, #16
 8012664:	af00      	add	r7, sp, #0
 8012666:	4603      	mov	r3, r0
 8012668:	80fb      	strh	r3, [r7, #6]
    if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) {
 801266a:	4b0b      	ldr	r3, [pc, #44]	; (8012698 <GPIO_EXTI_IRQHandler+0x38>)
 801266c:	68da      	ldr	r2, [r3, #12]
 801266e:	88fb      	ldrh	r3, [r7, #6]
 8012670:	4013      	ands	r3, r2
 8012672:	2b00      	cmp	r3, #0
 8012674:	d00c      	beq.n	8012690 <GPIO_EXTI_IRQHandler+0x30>
        uint16_t GPIO_Line = GPIO_Pin & EXTI->PR1;
 8012676:	4b08      	ldr	r3, [pc, #32]	; (8012698 <GPIO_EXTI_IRQHandler+0x38>)
 8012678:	68db      	ldr	r3, [r3, #12]
 801267a:	b29a      	uxth	r2, r3
 801267c:	88fb      	ldrh	r3, [r7, #6]
 801267e:	4013      	ands	r3, r2
 8012680:	81fb      	strh	r3, [r7, #14]
        __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8012682:	4a05      	ldr	r2, [pc, #20]	; (8012698 <GPIO_EXTI_IRQHandler+0x38>)
 8012684:	88fb      	ldrh	r3, [r7, #6]
 8012686:	60d3      	str	r3, [r2, #12]
        HAL_GPIO_EXTI_Callback(GPIO_Line);
 8012688:	89fb      	ldrh	r3, [r7, #14]
 801268a:	4618      	mov	r0, r3
 801268c:	f7ff ffda 	bl	8012644 <HAL_GPIO_EXTI_Callback>
    }
}
 8012690:	bf00      	nop
 8012692:	3710      	adds	r7, #16
 8012694:	46bd      	mov	sp, r7
 8012696:	bd80      	pop	{r7, pc}
 8012698:	58000800 	.word	0x58000800

0801269c <EXTI0_IRQHandler>:
void EXTI0_IRQHandler( void )
{
 801269c:	b580      	push	{r7, lr}
 801269e:	af00      	add	r7, sp, #0
    GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80126a0:	2001      	movs	r0, #1
 80126a2:	f7ff ffdd 	bl	8012660 <GPIO_EXTI_IRQHandler>
}
 80126a6:	bf00      	nop
 80126a8:	bd80      	pop	{r7, pc}

080126aa <EXTI1_IRQHandler>:
void EXTI1_IRQHandler( void )
{
 80126aa:	b580      	push	{r7, lr}
 80126ac:	af00      	add	r7, sp, #0
    GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80126ae:	2002      	movs	r0, #2
 80126b0:	f7ff ffd6 	bl	8012660 <GPIO_EXTI_IRQHandler>
}
 80126b4:	bf00      	nop
 80126b6:	bd80      	pop	{r7, pc}

080126b8 <EXTI2_IRQHandler>:
void EXTI2_IRQHandler( void )
{
 80126b8:	b580      	push	{r7, lr}
 80126ba:	af00      	add	r7, sp, #0
    GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80126bc:	2004      	movs	r0, #4
 80126be:	f7ff ffcf 	bl	8012660 <GPIO_EXTI_IRQHandler>
}
 80126c2:	bf00      	nop
 80126c4:	bd80      	pop	{r7, pc}

080126c6 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler( void )
{
 80126c6:	b580      	push	{r7, lr}
 80126c8:	af00      	add	r7, sp, #0
    GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80126ca:	2008      	movs	r0, #8
 80126cc:	f7ff ffc8 	bl	8012660 <GPIO_EXTI_IRQHandler>
}
 80126d0:	bf00      	nop
 80126d2:	bd80      	pop	{r7, pc}

080126d4 <EXTI4_IRQHandler>:
void EXTI4_IRQHandler( void )
{
 80126d4:	b580      	push	{r7, lr}
 80126d6:	af00      	add	r7, sp, #0
    GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80126d8:	2010      	movs	r0, #16
 80126da:	f7ff ffc1 	bl	8012660 <GPIO_EXTI_IRQHandler>
}
 80126de:	bf00      	nop
 80126e0:	bd80      	pop	{r7, pc}

080126e2 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler( void )
{
 80126e2:	b580      	push	{r7, lr}
 80126e4:	af00      	add	r7, sp, #0
    GPIO_EXTI_IRQHandler(GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5);
 80126e6:	f44f 7078 	mov.w	r0, #992	; 0x3e0
 80126ea:	f7ff ffb9 	bl	8012660 <GPIO_EXTI_IRQHandler>
}
 80126ee:	bf00      	nop
 80126f0:	bd80      	pop	{r7, pc}

080126f2 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler( void )
{
 80126f2:	b580      	push	{r7, lr}
 80126f4:	af00      	add	r7, sp, #0
    GPIO_EXTI_IRQHandler(GPIO_PIN_15|GPIO_PIN_14|GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10);
 80126f6:	f44f 407c 	mov.w	r0, #64512	; 0xfc00
 80126fa:	f7ff ffb1 	bl	8012660 <GPIO_EXTI_IRQHandler>
}
 80126fe:	bf00      	nop
 8012700:	bd80      	pop	{r7, pc}

08012702 <Error_Handler>:

// This function is executed in case of error occurrence.
void Error_Handler(void)
{
 8012702:	b580      	push	{r7, lr}
 8012704:	af00      	add	r7, sp, #0
    MX_Breakpoint();
 8012706:	f7ff fe95 	bl	8012434 <MX_Breakpoint>
    NVIC_SystemReset();
 801270a:	f7ff fe7d 	bl	8012408 <__NVIC_SystemReset>

0801270e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 801270e:	b480      	push	{r7}
 8012710:	af00      	add	r7, sp, #0

    /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8012712:	bf00      	nop
 8012714:	46bd      	mov	sp, r7
 8012716:	bc80      	pop	{r7}
 8012718:	4770      	bx	lr

0801271a <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 801271a:	b480      	push	{r7}
 801271c:	b083      	sub	sp, #12
 801271e:	af00      	add	r7, sp, #0
 8012720:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	689b      	ldr	r3, [r3, #8]
}
 8012726:	4618      	mov	r0, r3
 8012728:	370c      	adds	r7, #12
 801272a:	46bd      	mov	sp, r7
 801272c:	bc80      	pop	{r7}
 801272e:	4770      	bx	lr

08012730 <TIMER_IF_Init>:
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks);
static uint32_t TIMER_IF_BkUp_Read_MSBticks(void);

// Init timer interface
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 8012730:	b580      	push	{r7, lr}
 8012732:	b082      	sub	sp, #8
 8012734:	af00      	add	r7, sp, #0
    UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8012736:	2300      	movs	r3, #0
 8012738:	71fb      	strb	r3, [r7, #7]

    if (RTC_Initialized == false) {
 801273a:	4b14      	ldr	r3, [pc, #80]	; (801278c <TIMER_IF_Init+0x5c>)
 801273c:	781b      	ldrb	r3, [r3, #0]
 801273e:	f083 0301 	eor.w	r3, r3, #1
 8012742:	b2db      	uxtb	r3, r3
 8012744:	2b00      	cmp	r3, #0
 8012746:	d01b      	beq.n	8012780 <TIMER_IF_Init+0x50>
        hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8012748:	4b11      	ldr	r3, [pc, #68]	; (8012790 <TIMER_IF_Init+0x60>)
 801274a:	f04f 32ff 	mov.w	r2, #4294967295
 801274e:	631a      	str	r2, [r3, #48]	; 0x30

        // Init RTC
        MX_RTC_Init();
 8012750:	f7fe fd8a 	bl	8011268 <MX_RTC_Init>

        // Stop Timer
        TIMER_IF_StopTimer();
 8012754:	f000 f856 	bl	8012804 <TIMER_IF_StopTimer>

        // DeActivate the Alarm A enabled by MX during MX_RTC_Init()
        HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8012758:	f44f 7180 	mov.w	r1, #256	; 0x100
 801275c:	480c      	ldr	r0, [pc, #48]	; (8012790 <TIMER_IF_Init+0x60>)
 801275e:	f008 fb09 	bl	801ad74 <HAL_RTC_DeactivateAlarm>

        // overload RTC feature enable
        hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8012762:	4b0b      	ldr	r3, [pc, #44]	; (8012790 <TIMER_IF_Init+0x60>)
 8012764:	f04f 32ff 	mov.w	r2, #4294967295
 8012768:	631a      	str	r2, [r3, #48]	; 0x30

        // Enable Direct Read of the calendar registers (not through Shadow)
        HAL_RTCEx_EnableBypassShadow(&hrtc);
 801276a:	4809      	ldr	r0, [pc, #36]	; (8012790 <TIMER_IF_Init+0x60>)
 801276c:	f008 fc3a 	bl	801afe4 <HAL_RTCEx_EnableBypassShadow>

        // Initialise MSB ticks
        TIMER_IF_BkUp_Write_MSBticks(0);
 8012770:	2000      	movs	r0, #0
 8012772:	f000 f9c5 	bl	8012b00 <TIMER_IF_BkUp_Write_MSBticks>

        TIMER_IF_SetTimerContext();
 8012776:	f000 f85f 	bl	8012838 <TIMER_IF_SetTimerContext>

        RTC_Initialized = true;
 801277a:	4b04      	ldr	r3, [pc, #16]	; (801278c <TIMER_IF_Init+0x5c>)
 801277c:	2201      	movs	r2, #1
 801277e:	701a      	strb	r2, [r3, #0]
    }

    return ret;
 8012780:	79fb      	ldrb	r3, [r7, #7]
}
 8012782:	4618      	mov	r0, r3
 8012784:	3708      	adds	r7, #8
 8012786:	46bd      	mov	sp, r7
 8012788:	bd80      	pop	{r7, pc}
 801278a:	bf00      	nop
 801278c:	20001138 	.word	0x20001138
 8012790:	200021d0 	.word	0x200021d0

08012794 <TIMER_IF_StartTimer>:

// Start the timer
UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8012794:	b580      	push	{r7, lr}
 8012796:	b08e      	sub	sp, #56	; 0x38
 8012798:	af00      	add	r7, sp, #0
 801279a:	6078      	str	r0, [r7, #4]
    UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 801279c:	2300      	movs	r3, #0
 801279e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    RTC_AlarmTypeDef sAlarm = {0};
 80127a2:	f107 0308 	add.w	r3, r7, #8
 80127a6:	222c      	movs	r2, #44	; 0x2c
 80127a8:	2100      	movs	r1, #0
 80127aa:	4618      	mov	r0, r3
 80127ac:	f00f fcc2 	bl	8022134 <memset>

    // Stop timer if one is already started
    TIMER_IF_StopTimer();
 80127b0:	f000 f828 	bl	8012804 <TIMER_IF_StopTimer>
    timeout += RtcTimerContext;
 80127b4:	4b11      	ldr	r3, [pc, #68]	; (80127fc <TIMER_IF_StartTimer+0x68>)
 80127b6:	681b      	ldr	r3, [r3, #0]
 80127b8:	687a      	ldr	r2, [r7, #4]
 80127ba:	4413      	add	r3, r2
 80127bc:	607b      	str	r3, [r7, #4]

    TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);

    // Start timer
    sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80127be:	2300      	movs	r3, #0
 80127c0:	627b      	str	r3, [r7, #36]	; 0x24
    sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80127c2:	687b      	ldr	r3, [r7, #4]
 80127c4:	43db      	mvns	r3, r3
 80127c6:	60fb      	str	r3, [r7, #12]
    sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80127c8:	2300      	movs	r3, #0
 80127ca:	61fb      	str	r3, [r7, #28]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80127cc:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80127d0:	623b      	str	r3, [r7, #32]
    sAlarm.Alarm = RTC_ALARM_A;
 80127d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80127d6:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK) {
 80127d8:	f107 0308 	add.w	r3, r7, #8
 80127dc:	2201      	movs	r2, #1
 80127de:	4619      	mov	r1, r3
 80127e0:	4807      	ldr	r0, [pc, #28]	; (8012800 <TIMER_IF_StartTimer+0x6c>)
 80127e2:	f008 f9c9 	bl	801ab78 <HAL_RTC_SetAlarm_IT>
 80127e6:	4603      	mov	r3, r0
 80127e8:	2b00      	cmp	r3, #0
 80127ea:	d001      	beq.n	80127f0 <TIMER_IF_StartTimer+0x5c>
        Error_Handler();
 80127ec:	f7ff ff89 	bl	8012702 <Error_Handler>
    }

    return ret;
 80127f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80127f4:	4618      	mov	r0, r3
 80127f6:	3738      	adds	r7, #56	; 0x38
 80127f8:	46bd      	mov	sp, r7
 80127fa:	bd80      	pop	{r7, pc}
 80127fc:	2000113c 	.word	0x2000113c
 8012800:	200021d0 	.word	0x200021d0

08012804 <TIMER_IF_StopTimer>:

// Stop the timer
UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8012804:	b580      	push	{r7, lr}
 8012806:	b082      	sub	sp, #8
 8012808:	af00      	add	r7, sp, #0
    UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 801280a:	2300      	movs	r3, #0
 801280c:	71fb      	strb	r3, [r7, #7]

    // Clear RTC Alarm Flag
    __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 801280e:	4b08      	ldr	r3, [pc, #32]	; (8012830 <TIMER_IF_StopTimer+0x2c>)
 8012810:	2201      	movs	r2, #1
 8012812:	65da      	str	r2, [r3, #92]	; 0x5c

    // Disable the Alarm A interrupt
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8012814:	f44f 7180 	mov.w	r1, #256	; 0x100
 8012818:	4806      	ldr	r0, [pc, #24]	; (8012834 <TIMER_IF_StopTimer+0x30>)
 801281a:	f008 faab 	bl	801ad74 <HAL_RTC_DeactivateAlarm>

    // Overload RTC feature enable
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 801281e:	4b05      	ldr	r3, [pc, #20]	; (8012834 <TIMER_IF_StopTimer+0x30>)
 8012820:	f04f 32ff 	mov.w	r2, #4294967295
 8012824:	631a      	str	r2, [r3, #48]	; 0x30

    return ret;
 8012826:	79fb      	ldrb	r3, [r7, #7]
}
 8012828:	4618      	mov	r0, r3
 801282a:	3708      	adds	r7, #8
 801282c:	46bd      	mov	sp, r7
 801282e:	bd80      	pop	{r7, pc}
 8012830:	40002800 	.word	0x40002800
 8012834:	200021d0 	.word	0x200021d0

08012838 <TIMER_IF_SetTimerContext>:

// Set the timer context
uint32_t TIMER_IF_SetTimerContext(void)
{
 8012838:	b580      	push	{r7, lr}
 801283a:	af00      	add	r7, sp, #0

    // Store time context
    RtcTimerContext = GetTimerTicks();
 801283c:	f000 f980 	bl	8012b40 <GetTimerTicks>
 8012840:	4603      	mov	r3, r0
 8012842:	4a03      	ldr	r2, [pc, #12]	; (8012850 <TIMER_IF_SetTimerContext+0x18>)
 8012844:	6013      	str	r3, [r2, #0]

    TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);

    // Return it
    return RtcTimerContext;
 8012846:	4b02      	ldr	r3, [pc, #8]	; (8012850 <TIMER_IF_SetTimerContext+0x18>)
 8012848:	681b      	ldr	r3, [r3, #0]
}
 801284a:	4618      	mov	r0, r3
 801284c:	bd80      	pop	{r7, pc}
 801284e:	bf00      	nop
 8012850:	2000113c 	.word	0x2000113c

08012854 <TIMER_IF_GetTimerContext>:

// Get the timer context
uint32_t TIMER_IF_GetTimerContext(void)
{
 8012854:	b480      	push	{r7}
 8012856:	af00      	add	r7, sp, #0

    TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);

    // Return time context
    return RtcTimerContext;
 8012858:	4b02      	ldr	r3, [pc, #8]	; (8012864 <TIMER_IF_GetTimerContext+0x10>)
 801285a:	681b      	ldr	r3, [r3, #0]
}
 801285c:	4618      	mov	r0, r3
 801285e:	46bd      	mov	sp, r7
 8012860:	bc80      	pop	{r7}
 8012862:	4770      	bx	lr
 8012864:	2000113c 	.word	0x2000113c

08012868 <TIMER_IF_GetTimerElapsedTime>:

// Get elapsed time
uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8012868:	b580      	push	{r7, lr}
 801286a:	af00      	add	r7, sp, #0
    return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 801286c:	f000 f968 	bl	8012b40 <GetTimerTicks>
 8012870:	4602      	mov	r2, r0
 8012872:	4b02      	ldr	r3, [pc, #8]	; (801287c <TIMER_IF_GetTimerElapsedTime+0x14>)
 8012874:	681b      	ldr	r3, [r3, #0]
 8012876:	1ad3      	subs	r3, r2, r3
}
 8012878:	4618      	mov	r0, r3
 801287a:	bd80      	pop	{r7, pc}
 801287c:	2000113c 	.word	0x2000113c

08012880 <TIMER_IF_GetTimerValue>:

// Get the current timer value
uint32_t TIMER_IF_GetTimerValue(void)
{
 8012880:	b580      	push	{r7, lr}
 8012882:	af00      	add	r7, sp, #0
    if (RTC_Initialized == true) {
 8012884:	4b05      	ldr	r3, [pc, #20]	; (801289c <TIMER_IF_GetTimerValue+0x1c>)
 8012886:	781b      	ldrb	r3, [r3, #0]
 8012888:	2b00      	cmp	r3, #0
 801288a:	d003      	beq.n	8012894 <TIMER_IF_GetTimerValue+0x14>
        return GetTimerTicks();
 801288c:	f000 f958 	bl	8012b40 <GetTimerTicks>
 8012890:	4603      	mov	r3, r0
 8012892:	e000      	b.n	8012896 <TIMER_IF_GetTimerValue+0x16>
    } else {
        return 0;
 8012894:	2300      	movs	r3, #0
    }
}
 8012896:	4618      	mov	r0, r3
 8012898:	bd80      	pop	{r7, pc}
 801289a:	bf00      	nop
 801289c:	20001138 	.word	0x20001138

080128a0 <TIMER_IF_GetMinimumTimeout>:

// Get minimum timeout
uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 80128a0:	b480      	push	{r7}
 80128a2:	af00      	add	r7, sp, #0
    return (MIN_ALARM_DELAY);
 80128a4:	2303      	movs	r3, #3
}
 80128a6:	4618      	mov	r0, r3
 80128a8:	46bd      	mov	sp, r7
 80128aa:	bc80      	pop	{r7}
 80128ac:	4770      	bx	lr

080128ae <TIMER_IF_Convert_ms2Tick>:

// Convert milliseconds to ticks
uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 80128ae:	b5b0      	push	{r4, r5, r7, lr}
 80128b0:	b082      	sub	sp, #8
 80128b2:	af00      	add	r7, sp, #0
 80128b4:	6078      	str	r0, [r7, #4]
    return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80128b6:	687b      	ldr	r3, [r7, #4]
 80128b8:	461a      	mov	r2, r3
 80128ba:	f04f 0300 	mov.w	r3, #0
 80128be:	0d95      	lsrs	r5, r2, #22
 80128c0:	0294      	lsls	r4, r2, #10
 80128c2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80128c6:	f04f 0300 	mov.w	r3, #0
 80128ca:	4620      	mov	r0, r4
 80128cc:	4629      	mov	r1, r5
 80128ce:	f7ef f8cd 	bl	8001a6c <__aeabi_uldivmod>
 80128d2:	4602      	mov	r2, r0
 80128d4:	460b      	mov	r3, r1
 80128d6:	4613      	mov	r3, r2
}
 80128d8:	4618      	mov	r0, r3
 80128da:	3708      	adds	r7, #8
 80128dc:	46bd      	mov	sp, r7
 80128de:	bdb0      	pop	{r4, r5, r7, pc}

080128e0 <TIMER_IF_Convert_Tick2ms>:

// Convert ticks to milliseconds
uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80128e0:	b4b0      	push	{r4, r5, r7}
 80128e2:	b083      	sub	sp, #12
 80128e4:	af00      	add	r7, sp, #0
 80128e6:	6078      	str	r0, [r7, #4]
    return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	4618      	mov	r0, r3
 80128ec:	f04f 0100 	mov.w	r1, #0
 80128f0:	4602      	mov	r2, r0
 80128f2:	460b      	mov	r3, r1
 80128f4:	f04f 0400 	mov.w	r4, #0
 80128f8:	f04f 0500 	mov.w	r5, #0
 80128fc:	015d      	lsls	r5, r3, #5
 80128fe:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8012902:	0154      	lsls	r4, r2, #5
 8012904:	4622      	mov	r2, r4
 8012906:	462b      	mov	r3, r5
 8012908:	1a12      	subs	r2, r2, r0
 801290a:	eb63 0301 	sbc.w	r3, r3, r1
 801290e:	f04f 0400 	mov.w	r4, #0
 8012912:	f04f 0500 	mov.w	r5, #0
 8012916:	009d      	lsls	r5, r3, #2
 8012918:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 801291c:	0094      	lsls	r4, r2, #2
 801291e:	4622      	mov	r2, r4
 8012920:	462b      	mov	r3, r5
 8012922:	1812      	adds	r2, r2, r0
 8012924:	eb41 0303 	adc.w	r3, r1, r3
 8012928:	f04f 0000 	mov.w	r0, #0
 801292c:	f04f 0100 	mov.w	r1, #0
 8012930:	00d9      	lsls	r1, r3, #3
 8012932:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8012936:	00d0      	lsls	r0, r2, #3
 8012938:	4602      	mov	r2, r0
 801293a:	460b      	mov	r3, r1
 801293c:	4610      	mov	r0, r2
 801293e:	4619      	mov	r1, r3
 8012940:	f04f 0200 	mov.w	r2, #0
 8012944:	f04f 0300 	mov.w	r3, #0
 8012948:	0a82      	lsrs	r2, r0, #10
 801294a:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 801294e:	0a8b      	lsrs	r3, r1, #10
 8012950:	4613      	mov	r3, r2
}
 8012952:	4618      	mov	r0, r3
 8012954:	370c      	adds	r7, #12
 8012956:	46bd      	mov	sp, r7
 8012958:	bcb0      	pop	{r4, r5, r7}
 801295a:	4770      	bx	lr

0801295c <TIMER_IF_DelayMs>:

// Delay
void TIMER_IF_DelayMs(uint32_t delay)
{
 801295c:	b580      	push	{r7, lr}
 801295e:	b084      	sub	sp, #16
 8012960:	af00      	add	r7, sp, #0
 8012962:	6078      	str	r0, [r7, #4]
    uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8012964:	6878      	ldr	r0, [r7, #4]
 8012966:	f7ff ffa2 	bl	80128ae <TIMER_IF_Convert_ms2Tick>
 801296a:	60f8      	str	r0, [r7, #12]
    uint32_t timeout = GetTimerTicks();
 801296c:	f000 f8e8 	bl	8012b40 <GetTimerTicks>
 8012970:	60b8      	str	r0, [r7, #8]
    while (((GetTimerTicks() - timeout)) < delayTicks) {
 8012972:	e000      	b.n	8012976 <TIMER_IF_DelayMs+0x1a>
        __NOP();
 8012974:	bf00      	nop
    while (((GetTimerTicks() - timeout)) < delayTicks) {
 8012976:	f000 f8e3 	bl	8012b40 <GetTimerTicks>
 801297a:	4602      	mov	r2, r0
 801297c:	68bb      	ldr	r3, [r7, #8]
 801297e:	1ad3      	subs	r3, r2, r3
 8012980:	68fa      	ldr	r2, [r7, #12]
 8012982:	429a      	cmp	r2, r3
 8012984:	d8f6      	bhi.n	8012974 <TIMER_IF_DelayMs+0x18>
    }
}
 8012986:	bf00      	nop
 8012988:	bf00      	nop
 801298a:	3710      	adds	r7, #16
 801298c:	46bd      	mov	sp, r7
 801298e:	bd80      	pop	{r7, pc}

08012990 <HAL_RTC_AlarmAEventCallback>:

// Alarm event
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8012990:	b580      	push	{r7, lr}
 8012992:	b082      	sub	sp, #8
 8012994:	af00      	add	r7, sp, #0
 8012996:	6078      	str	r0, [r7, #4]
    UTIL_TIMER_IRQ_Handler();
 8012998:	f00e ff68 	bl	802186c <UTIL_TIMER_IRQ_Handler>
}
 801299c:	bf00      	nop
 801299e:	3708      	adds	r7, #8
 80129a0:	46bd      	mov	sp, r7
 80129a2:	bd80      	pop	{r7, pc}

080129a4 <HAL_RTCEx_SSRUEventCallback>:

// SSR Underflow Event
void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 80129a4:	b580      	push	{r7, lr}
 80129a6:	b084      	sub	sp, #16
 80129a8:	af00      	add	r7, sp, #0
 80129aa:	6078      	str	r0, [r7, #4]

    // Called every 48 days with 1024 ticks per seconds
    TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());

    //Increment MSBticks
    uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 80129ac:	f000 f8b8 	bl	8012b20 <TIMER_IF_BkUp_Read_MSBticks>
 80129b0:	60f8      	str	r0, [r7, #12]
    TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 80129b2:	68fb      	ldr	r3, [r7, #12]
 80129b4:	3301      	adds	r3, #1
 80129b6:	4618      	mov	r0, r3
 80129b8:	f000 f8a2 	bl	8012b00 <TIMER_IF_BkUp_Write_MSBticks>

}
 80129bc:	bf00      	nop
 80129be:	3710      	adds	r7, #16
 80129c0:	46bd      	mov	sp, r7
 80129c2:	bd80      	pop	{r7, pc}

080129c4 <TIMER_IF_GetTime>:

// Get the time in seconds
uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 80129c4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80129c8:	b088      	sub	sp, #32
 80129ca:	af00      	add	r7, sp, #0
 80129cc:	6078      	str	r0, [r7, #4]

    uint64_t ticks;
    uint32_t timerValueLsb = GetTimerTicks();
 80129ce:	f000 f8b7 	bl	8012b40 <GetTimerTicks>
 80129d2:	61f8      	str	r0, [r7, #28]
    uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 80129d4:	f000 f8a4 	bl	8012b20 <TIMER_IF_BkUp_Read_MSBticks>
 80129d8:	61b8      	str	r0, [r7, #24]

    ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 80129da:	69bb      	ldr	r3, [r7, #24]
 80129dc:	4618      	mov	r0, r3
 80129de:	f04f 0100 	mov.w	r1, #0
 80129e2:	f04f 0200 	mov.w	r2, #0
 80129e6:	f04f 0300 	mov.w	r3, #0
 80129ea:	0003      	movs	r3, r0
 80129ec:	2200      	movs	r2, #0
 80129ee:	69f9      	ldr	r1, [r7, #28]
 80129f0:	4608      	mov	r0, r1
 80129f2:	f04f 0100 	mov.w	r1, #0
 80129f6:	eb12 0800 	adds.w	r8, r2, r0
 80129fa:	eb43 0901 	adc.w	r9, r3, r1
 80129fe:	e9c7 8904 	strd	r8, r9, [r7, #16]

    uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8012a02:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8012a06:	f04f 0200 	mov.w	r2, #0
 8012a0a:	f04f 0300 	mov.w	r3, #0
 8012a0e:	0a82      	lsrs	r2, r0, #10
 8012a10:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8012a14:	0a8b      	lsrs	r3, r1, #10
 8012a16:	4613      	mov	r3, r2
 8012a18:	60fb      	str	r3, [r7, #12]

    ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8012a1a:	693b      	ldr	r3, [r7, #16]
 8012a1c:	461a      	mov	r2, r3
 8012a1e:	f04f 0300 	mov.w	r3, #0
 8012a22:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8012a26:	f04f 0100 	mov.w	r1, #0
 8012a2a:	ea02 0400 	and.w	r4, r2, r0
 8012a2e:	ea03 0501 	and.w	r5, r3, r1
 8012a32:	e9c7 4504 	strd	r4, r5, [r7, #16]

    *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8012a36:	693b      	ldr	r3, [r7, #16]
 8012a38:	4618      	mov	r0, r3
 8012a3a:	f7ff ff51 	bl	80128e0 <TIMER_IF_Convert_Tick2ms>
 8012a3e:	4603      	mov	r3, r0
 8012a40:	b29a      	uxth	r2, r3
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	801a      	strh	r2, [r3, #0]

    return seconds;
 8012a46:	68fb      	ldr	r3, [r7, #12]

}
 8012a48:	4618      	mov	r0, r3
 8012a4a:	3720      	adds	r7, #32
 8012a4c:	46bd      	mov	sp, r7
 8012a4e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08012a54 <TIMER_IF_GetTimeMs>:

// Get the time in milliseconds
int64_t TIMER_IF_GetTimeMs()
{
 8012a54:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8012a58:	b084      	sub	sp, #16
 8012a5a:	af00      	add	r7, sp, #0
    uint16_t msec;
    int64_t result = TIMER_IF_GetTime(&msec);
 8012a5c:	1dbb      	adds	r3, r7, #6
 8012a5e:	4618      	mov	r0, r3
 8012a60:	f7ff ffb0 	bl	80129c4 <TIMER_IF_GetTime>
 8012a64:	4603      	mov	r3, r0
 8012a66:	461a      	mov	r2, r3
 8012a68:	f04f 0300 	mov.w	r3, #0
 8012a6c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    result = (result * 1000LL) + (msec % 1000);
 8012a70:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8012a74:	4602      	mov	r2, r0
 8012a76:	460b      	mov	r3, r1
 8012a78:	f04f 0400 	mov.w	r4, #0
 8012a7c:	f04f 0500 	mov.w	r5, #0
 8012a80:	015d      	lsls	r5, r3, #5
 8012a82:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8012a86:	0154      	lsls	r4, r2, #5
 8012a88:	4622      	mov	r2, r4
 8012a8a:	462b      	mov	r3, r5
 8012a8c:	1a12      	subs	r2, r2, r0
 8012a8e:	eb63 0301 	sbc.w	r3, r3, r1
 8012a92:	f04f 0400 	mov.w	r4, #0
 8012a96:	f04f 0500 	mov.w	r5, #0
 8012a9a:	009d      	lsls	r5, r3, #2
 8012a9c:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8012aa0:	0094      	lsls	r4, r2, #2
 8012aa2:	4622      	mov	r2, r4
 8012aa4:	462b      	mov	r3, r5
 8012aa6:	1812      	adds	r2, r2, r0
 8012aa8:	eb41 0303 	adc.w	r3, r1, r3
 8012aac:	f04f 0000 	mov.w	r0, #0
 8012ab0:	f04f 0100 	mov.w	r1, #0
 8012ab4:	00d9      	lsls	r1, r3, #3
 8012ab6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8012aba:	00d0      	lsls	r0, r2, #3
 8012abc:	4602      	mov	r2, r0
 8012abe:	460b      	mov	r3, r1
 8012ac0:	4610      	mov	r0, r2
 8012ac2:	4619      	mov	r1, r3
 8012ac4:	88fb      	ldrh	r3, [r7, #6]
 8012ac6:	4a0d      	ldr	r2, [pc, #52]	; (8012afc <TIMER_IF_GetTimeMs+0xa8>)
 8012ac8:	fba2 4203 	umull	r4, r2, r2, r3
 8012acc:	0992      	lsrs	r2, r2, #6
 8012ace:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8012ad2:	fb04 f202 	mul.w	r2, r4, r2
 8012ad6:	1a9b      	subs	r3, r3, r2
 8012ad8:	b29b      	uxth	r3, r3
 8012ada:	b29a      	uxth	r2, r3
 8012adc:	f04f 0300 	mov.w	r3, #0
 8012ae0:	eb10 0802 	adds.w	r8, r0, r2
 8012ae4:	eb41 0903 	adc.w	r9, r1, r3
 8012ae8:	e9c7 8902 	strd	r8, r9, [r7, #8]
    return result;
 8012aec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8012af0:	4610      	mov	r0, r2
 8012af2:	4619      	mov	r1, r3
 8012af4:	3710      	adds	r7, #16
 8012af6:	46bd      	mov	sp, r7
 8012af8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8012afc:	10624dd3 	.word	0x10624dd3

08012b00 <TIMER_IF_BkUp_Write_MSBticks>:

// Writes MSBticks to backup register
// Absolute RTC time in tick is (MSBticks)<<32 + (32bits binary counter)
// MSBticks incremented every time the 32bits RTC timer wraps around (~44days)
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8012b00:	b580      	push	{r7, lr}
 8012b02:	b082      	sub	sp, #8
 8012b04:	af00      	add	r7, sp, #0
 8012b06:	6078      	str	r0, [r7, #4]
    HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8012b08:	687a      	ldr	r2, [r7, #4]
 8012b0a:	2102      	movs	r1, #2
 8012b0c:	4803      	ldr	r0, [pc, #12]	; (8012b1c <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8012b0e:	f008 fafb 	bl	801b108 <HAL_RTCEx_BKUPWrite>
}
 8012b12:	bf00      	nop
 8012b14:	3708      	adds	r7, #8
 8012b16:	46bd      	mov	sp, r7
 8012b18:	bd80      	pop	{r7, pc}
 8012b1a:	bf00      	nop
 8012b1c:	200021d0 	.word	0x200021d0

08012b20 <TIMER_IF_BkUp_Read_MSBticks>:

// Reads MSBticks from backup register
// Absolute RTC time in tick is (MSBticks)<<32 + (32bits binary counter)
// MSBticks incremented every time the 32bits RTC timer wraps around (~44days)
static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8012b20:	b580      	push	{r7, lr}
 8012b22:	b082      	sub	sp, #8
 8012b24:	af00      	add	r7, sp, #0
    uint32_t MSBticks;
    MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8012b26:	2102      	movs	r1, #2
 8012b28:	4804      	ldr	r0, [pc, #16]	; (8012b3c <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8012b2a:	f008 fb05 	bl	801b138 <HAL_RTCEx_BKUPRead>
 8012b2e:	6078      	str	r0, [r7, #4]
    return MSBticks;
 8012b30:	687b      	ldr	r3, [r7, #4]
}
 8012b32:	4618      	mov	r0, r3
 8012b34:	3708      	adds	r7, #8
 8012b36:	46bd      	mov	sp, r7
 8012b38:	bd80      	pop	{r7, pc}
 8012b3a:	bf00      	nop
 8012b3c:	200021d0 	.word	0x200021d0

08012b40 <GetTimerTicks>:

// Get rtc timer Value in rtc ticks
static inline uint32_t GetTimerTicks(void)
{
 8012b40:	b580      	push	{r7, lr}
 8012b42:	af00      	add	r7, sp, #0
    return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 8012b44:	4803      	ldr	r0, [pc, #12]	; (8012b54 <GetTimerTicks+0x14>)
 8012b46:	f7ff fde8 	bl	801271a <LL_RTC_TIME_GetSubSecond>
 8012b4a:	4603      	mov	r3, r0
 8012b4c:	43db      	mvns	r3, r3
}
 8012b4e:	4618      	mov	r0, r3
 8012b50:	bd80      	pop	{r7, pc}
 8012b52:	bf00      	nop
 8012b54:	40002800 	.word	0x40002800

08012b58 <HAL_InitTick>:

// This function configures the source of the time base.
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8012b58:	b480      	push	{r7}
 8012b5a:	b083      	sub	sp, #12
 8012b5c:	af00      	add	r7, sp, #0
 8012b5e:	6078      	str	r0, [r7, #4]
    // Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
    return HAL_OK;
 8012b60:	2300      	movs	r3, #0
}
 8012b62:	4618      	mov	r0, r3
 8012b64:	370c      	adds	r7, #12
 8012b66:	46bd      	mov	sp, r7
 8012b68:	bc80      	pop	{r7}
 8012b6a:	4770      	bx	lr

08012b6c <HAL_GetTick>:

// Provide a tick value
uint32_t HAL_GetTick(void)
{
 8012b6c:	b580      	push	{r7, lr}
 8012b6e:	af00      	add	r7, sp, #0
    // TIMER_IF can be based onother counter the SysTick e.g. RTC
    return TIMER_IF_GetTimerValue();
 8012b70:	f7ff fe86 	bl	8012880 <TIMER_IF_GetTimerValue>
 8012b74:	4603      	mov	r3, r0
}
 8012b76:	4618      	mov	r0, r3
 8012b78:	bd80      	pop	{r7, pc}

08012b7a <HAL_Delay>:

// This function provides delay (in ms)
void HAL_Delay(__IO uint32_t Delay)
{
 8012b7a:	b580      	push	{r7, lr}
 8012b7c:	b082      	sub	sp, #8
 8012b7e:	af00      	add	r7, sp, #0
 8012b80:	6078      	str	r0, [r7, #4]
    // TIMER_IF can be based onother counter the SysTick e.g. RTC
    TIMER_IF_DelayMs(Delay);
 8012b82:	687b      	ldr	r3, [r7, #4]
 8012b84:	4618      	mov	r0, r3
 8012b86:	f7ff fee9 	bl	801295c <TIMER_IF_DelayMs>
}
 8012b8a:	bf00      	nop
 8012b8c:	3708      	adds	r7, #8
 8012b8e:	46bd      	mov	sp, r7
 8012b90:	bd80      	pop	{r7, pc}

08012b92 <vcom_Init>:
    vcom_Trace_DMA,
};

// Init virtual comms
UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8012b92:	b580      	push	{r7, lr}
 8012b94:	b082      	sub	sp, #8
 8012b96:	af00      	add	r7, sp, #0
 8012b98:	6078      	str	r0, [r7, #4]
    MX_DBG_Init();
 8012b9a:	f7fd fd73 	bl	8010684 <MX_DBG_Init>
    MX_DBG_TxCpltCallback(cb);
 8012b9e:	6878      	ldr	r0, [r7, #4]
 8012ba0:	f7fd fc24 	bl	80103ec <MX_DBG_TxCpltCallback>
    return UTIL_ADV_TRACE_OK;
 8012ba4:	2300      	movs	r3, #0
}
 8012ba6:	4618      	mov	r0, r3
 8012ba8:	3708      	adds	r7, #8
 8012baa:	46bd      	mov	sp, r7
 8012bac:	bd80      	pop	{r7, pc}

08012bae <vcom_DeInit>:

// DeInit virtual comms
UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8012bae:	b580      	push	{r7, lr}
 8012bb0:	af00      	add	r7, sp, #0
    MX_DBG_Init();
 8012bb2:	f7fd fd67 	bl	8010684 <MX_DBG_Init>
    return UTIL_ADV_TRACE_OK;
 8012bb6:	2300      	movs	r3, #0
}
 8012bb8:	4618      	mov	r0, r3
 8012bba:	bd80      	pop	{r7, pc}

08012bbc <vcom_Trace_DMA>:
    MX_DBG((const char *)p_data, (size_t)size, 100);
}

// Trace with DMA
UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8012bbc:	b580      	push	{r7, lr}
 8012bbe:	b082      	sub	sp, #8
 8012bc0:	af00      	add	r7, sp, #0
 8012bc2:	6078      	str	r0, [r7, #4]
 8012bc4:	460b      	mov	r3, r1
 8012bc6:	807b      	strh	r3, [r7, #2]
    MX_DBG((const char *)p_data, (size_t)size, 100);
 8012bc8:	887b      	ldrh	r3, [r7, #2]
 8012bca:	2264      	movs	r2, #100	; 0x64
 8012bcc:	4619      	mov	r1, r3
 8012bce:	6878      	ldr	r0, [r7, #4]
 8012bd0:	f7fd fc4c 	bl	801046c <MX_DBG>
    return UTIL_ADV_TRACE_OK;
 8012bd4:	2300      	movs	r3, #0
}
 8012bd6:	4618      	mov	r0, r3
 8012bd8:	3708      	adds	r7, #8
 8012bda:	46bd      	mov	sp, r7
 8012bdc:	bd80      	pop	{r7, pc}

08012bde <vcom_ReceiveInit>:

// Receive
UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8012bde:	b580      	push	{r7, lr}
 8012be0:	b082      	sub	sp, #8
 8012be2:	af00      	add	r7, sp, #0
 8012be4:	6078      	str	r0, [r7, #4]
    MX_DBG_RxCallback(RxCb);
 8012be6:	6878      	ldr	r0, [r7, #4]
 8012be8:	f7fd fc20 	bl	801042c <MX_DBG_RxCallback>
    return UTIL_ADV_TRACE_OK;
 8012bec:	2300      	movs	r3, #0
}
 8012bee:	4618      	mov	r0, r3
 8012bf0:	3708      	adds	r7, #8
 8012bf2:	46bd      	mov	sp, r7
 8012bf4:	bd80      	pop	{r7, pc}

08012bf6 <MX_UTIL_Init>:
#include "stm32_adv_trace.h"
#include "utilities_def.h"

// Initializes ST's utility packages
void MX_UTIL_Init(void)
{
 8012bf6:	b580      	push	{r7, lr}
 8012bf8:	af00      	add	r7, sp, #0

    // Initialises timer and RTC
    UTIL_TIMER_Init();
 8012bfa:	f00e fce9 	bl	80215d0 <UTIL_TIMER_Init>

    // Initialize the trace terminal
    UTIL_ADV_TRACE_Init();
 8012bfe:	f00e f84b 	bl	8020c98 <UTIL_ADV_TRACE_Init>
    UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8012c02:	2002      	movs	r0, #2
 8012c04:	f00e f8e6 	bl	8020dd4 <UTIL_ADV_TRACE_SetVerboseLevel>

    // Init low power manager
    UTIL_LPM_Init();
 8012c08:	f00e fada 	bl	80211c0 <UTIL_LPM_Init>
    // Disable Stand-by mode
    UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8012c0c:	2101      	movs	r1, #1
 8012c0e:	2001      	movs	r0, #1
 8012c10:	f00e fae6 	bl	80211e0 <UTIL_LPM_SetOffMode>
    UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
#elif !defined (LOW_POWER_DISABLE)
#error LOW_POWER_DISABLE not defined
#endif // LOW_POWER_DISABLE

}
 8012c14:	bf00      	nop
 8012c16:	bd80      	pop	{r7, pc}

08012c18 <UTIL_SEQ_Idle>:

// Redefines __weak function in stm32_seq.c such to enter low power
void UTIL_SEQ_Idle(void)
{
 8012c18:	b580      	push	{r7, lr}
 8012c1a:	af00      	add	r7, sp, #0
    UTIL_LPM_EnterLowPower();
 8012c1c:	f00e fb10 	bl	8021240 <UTIL_LPM_EnterLowPower>
}
 8012c20:	bf00      	nop
 8012c22:	bd80      	pop	{r7, pc}

08012c24 <authRequest>:
// cases, req should not be freed.  Note that this method may perform any
// kind of tests or transformations on the request that it likes (including
// checking for certain notefiles), and is free to modify the incoming request
// in order to bring it into compliance.
J *authRequest(uint8_t *sensorAddress, char *sensorName, char *sensorLocationOLC, J *req)
{
 8012c24:	b590      	push	{r4, r7, lr}
 8012c26:	b0a7      	sub	sp, #156	; 0x9c
 8012c28:	af02      	add	r7, sp, #8
 8012c2a:	60f8      	str	r0, [r7, #12]
 8012c2c:	60b9      	str	r1, [r7, #8]
 8012c2e:	607a      	str	r2, [r7, #4]
 8012c30:	603b      	str	r3, [r7, #0]
    J *rsp = NULL;
 8012c32:	2300      	movs	r3, #0
 8012c34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

    // Look up the request in a list of allowed request types.
    bool allowed = false;
 8012c38:	2300      	movs	r3, #0
 8012c3a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    char *reqType = JGetString(req, "req");
 8012c3e:	49a6      	ldr	r1, [pc, #664]	; (8012ed8 <authRequest+0x2b4>)
 8012c40:	6838      	ldr	r0, [r7, #0]
 8012c42:	f7f1 fe21 	bl	8004888 <JGetString>
 8012c46:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
    for (int i=0;; i++) {
 8012c4a:	2300      	movs	r3, #0
 8012c4c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        if (allowedRequests[i][0] == '\0') {
 8012c50:	4aa2      	ldr	r2, [pc, #648]	; (8012edc <authRequest+0x2b8>)
 8012c52:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8012c56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012c5a:	781b      	ldrb	r3, [r3, #0]
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d017      	beq.n	8012c90 <authRequest+0x6c>
            break;
        }
        char *allowedreq = allowedRequests[i];
 8012c60:	4a9e      	ldr	r2, [pc, #632]	; (8012edc <authRequest+0x2b8>)
 8012c62:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8012c66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012c6a:	67fb      	str	r3, [r7, #124]	; 0x7c
        if (strcmp(reqType, allowedreq) == 0) {
 8012c6c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8012c6e:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8012c72:	f7ee f9e5 	bl	8001040 <strcmp>
 8012c76:	4603      	mov	r3, r0
 8012c78:	2b00      	cmp	r3, #0
 8012c7a:	d103      	bne.n	8012c84 <authRequest+0x60>
            allowed = true;
 8012c7c:	2301      	movs	r3, #1
 8012c7e:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
            break;
 8012c82:	e006      	b.n	8012c92 <authRequest+0x6e>
    for (int i=0;; i++) {
 8012c84:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8012c88:	3301      	adds	r3, #1
 8012c8a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8012c8e:	e7df      	b.n	8012c50 <authRequest+0x2c>
            break;
 8012c90:	bf00      	nop
        }
    }
    if (!allowed) {
 8012c92:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8012c96:	f083 0301 	eor.w	r3, r3, #1
 8012c9a:	b2db      	uxtb	r3, r3
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d00c      	beq.n	8012cba <authRequest+0x96>
        rsp = JCreateObject();
 8012ca0:	f7f1 fd59 	bl	8004756 <JCreateObject>
 8012ca4:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
        JAddStringToObject(rsp, "err", "request type not allowed");
 8012ca8:	4a8d      	ldr	r2, [pc, #564]	; (8012ee0 <authRequest+0x2bc>)
 8012caa:	498e      	ldr	r1, [pc, #568]	; (8012ee4 <authRequest+0x2c0>)
 8012cac:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8012cb0:	f7f1 fc40 	bl	8004534 <JAddStringToObject>
        return rsp;
 8012cb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8012cb8:	e109      	b.n	8012ece <authRequest+0x2aa>
    }

    // If requested, add radio signal strength info which
    // is used during surveys.
    if (JGetBool(req, "radio")) {
 8012cba:	498b      	ldr	r1, [pc, #556]	; (8012ee8 <authRequest+0x2c4>)
 8012cbc:	6838      	ldr	r0, [r7, #0]
 8012cbe:	f7f1 febd 	bl	8004a3c <JGetBool>
 8012cc2:	4603      	mov	r3, r0
 8012cc4:	2b00      	cmp	r3, #0
 8012cc6:	f000 80c8 	beq.w	8012e5a <authRequest+0x236>
        JDeleteItemFromObject(req, "radio");
 8012cca:	4987      	ldr	r1, [pc, #540]	; (8012ee8 <authRequest+0x2c4>)
 8012ccc:	6838      	ldr	r0, [r7, #0]
 8012cce:	f7f1 fcb0 	bl	8004632 <JDeleteItemFromObject>
        char buf[24];
        static char newMessage[256];
        newMessage[0] = '\0';
 8012cd2:	4b86      	ldr	r3, [pc, #536]	; (8012eec <authRequest+0x2c8>)
 8012cd4:	2200      	movs	r2, #0
 8012cd6:	701a      	strb	r2, [r3, #0]
        char *text = JGetString(req, "text");
 8012cd8:	4985      	ldr	r1, [pc, #532]	; (8012ef0 <authRequest+0x2cc>)
 8012cda:	6838      	ldr	r0, [r7, #0]
 8012cdc:	f7f1 fdd4 	bl	8004888 <JGetString>
 8012ce0:	67b8      	str	r0, [r7, #120]	; 0x78
        if (text != NULL) {
 8012ce2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	d00b      	beq.n	8012d00 <authRequest+0xdc>
            strlcat(newMessage, text, sizeof(newMessage));
 8012ce8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012cec:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8012cee:	487f      	ldr	r0, [pc, #508]	; (8012eec <authRequest+0x2c8>)
 8012cf0:	f7f4 fd7c 	bl	80077ec <strlcat>
            strlcat(newMessage, " (", sizeof(newMessage));
 8012cf4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012cf8:	497e      	ldr	r1, [pc, #504]	; (8012ef4 <authRequest+0x2d0>)
 8012cfa:	487c      	ldr	r0, [pc, #496]	; (8012eec <authRequest+0x2c8>)
 8012cfc:	f7f4 fd76 	bl	80077ec <strlcat>
        }
        int8_t gtxdb, grssi, grsnr, stxdb, srssi, srsnr;
        appReceivedMessageStats(&gtxdb, &grssi, &grsnr, &stxdb, &srssi, &srsnr);
 8012d00:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8012d04:	f107 0259 	add.w	r2, r7, #89	; 0x59
 8012d08:	f107 015a 	add.w	r1, r7, #90	; 0x5a
 8012d0c:	f107 005b 	add.w	r0, r7, #91	; 0x5b
 8012d10:	f107 0356 	add.w	r3, r7, #86	; 0x56
 8012d14:	9301      	str	r3, [sp, #4]
 8012d16:	f107 0357 	add.w	r3, r7, #87	; 0x57
 8012d1a:	9300      	str	r3, [sp, #0]
 8012d1c:	4623      	mov	r3, r4
 8012d1e:	f7f5 f92f 	bl	8007f80 <appReceivedMessageStats>
        strlcat(newMessage, "gtxdb:", sizeof(newMessage));
 8012d22:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012d26:	4974      	ldr	r1, [pc, #464]	; (8012ef8 <authRequest+0x2d4>)
 8012d28:	4870      	ldr	r0, [pc, #448]	; (8012eec <authRequest+0x2c8>)
 8012d2a:	f7f4 fd5f 	bl	80077ec <strlcat>
        JItoA(gtxdb, buf);
 8012d2e:	f997 305b 	ldrsb.w	r3, [r7, #91]	; 0x5b
 8012d32:	461a      	mov	r2, r3
 8012d34:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8012d38:	4619      	mov	r1, r3
 8012d3a:	4610      	mov	r0, r2
 8012d3c:	f7f1 ff22 	bl	8004b84 <JItoA>
        strlcat(newMessage, buf, sizeof(newMessage));
 8012d40:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8012d44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012d48:	4619      	mov	r1, r3
 8012d4a:	4868      	ldr	r0, [pc, #416]	; (8012eec <authRequest+0x2c8>)
 8012d4c:	f7f4 fd4e 	bl	80077ec <strlcat>
        strlcat(newMessage, " grssi:", sizeof(newMessage));
 8012d50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012d54:	4969      	ldr	r1, [pc, #420]	; (8012efc <authRequest+0x2d8>)
 8012d56:	4865      	ldr	r0, [pc, #404]	; (8012eec <authRequest+0x2c8>)
 8012d58:	f7f4 fd48 	bl	80077ec <strlcat>
        JItoA(grssi, buf);
 8012d5c:	f997 305a 	ldrsb.w	r3, [r7, #90]	; 0x5a
 8012d60:	461a      	mov	r2, r3
 8012d62:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8012d66:	4619      	mov	r1, r3
 8012d68:	4610      	mov	r0, r2
 8012d6a:	f7f1 ff0b 	bl	8004b84 <JItoA>
        strlcat(newMessage, buf, sizeof(newMessage));
 8012d6e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8012d72:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012d76:	4619      	mov	r1, r3
 8012d78:	485c      	ldr	r0, [pc, #368]	; (8012eec <authRequest+0x2c8>)
 8012d7a:	f7f4 fd37 	bl	80077ec <strlcat>
        strlcat(newMessage, " grsnr:", sizeof(newMessage));
 8012d7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012d82:	495f      	ldr	r1, [pc, #380]	; (8012f00 <authRequest+0x2dc>)
 8012d84:	4859      	ldr	r0, [pc, #356]	; (8012eec <authRequest+0x2c8>)
 8012d86:	f7f4 fd31 	bl	80077ec <strlcat>
        JItoA(grsnr, buf);
 8012d8a:	f997 3059 	ldrsb.w	r3, [r7, #89]	; 0x59
 8012d8e:	461a      	mov	r2, r3
 8012d90:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8012d94:	4619      	mov	r1, r3
 8012d96:	4610      	mov	r0, r2
 8012d98:	f7f1 fef4 	bl	8004b84 <JItoA>
        strlcat(newMessage, buf, sizeof(newMessage));
 8012d9c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8012da0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012da4:	4619      	mov	r1, r3
 8012da6:	4851      	ldr	r0, [pc, #324]	; (8012eec <authRequest+0x2c8>)
 8012da8:	f7f4 fd20 	bl	80077ec <strlcat>
        strlcat(newMessage, " stxdb:", sizeof(newMessage));
 8012dac:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012db0:	4954      	ldr	r1, [pc, #336]	; (8012f04 <authRequest+0x2e0>)
 8012db2:	484e      	ldr	r0, [pc, #312]	; (8012eec <authRequest+0x2c8>)
 8012db4:	f7f4 fd1a 	bl	80077ec <strlcat>
        JItoA(stxdb, buf);
 8012db8:	f997 3058 	ldrsb.w	r3, [r7, #88]	; 0x58
 8012dbc:	461a      	mov	r2, r3
 8012dbe:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8012dc2:	4619      	mov	r1, r3
 8012dc4:	4610      	mov	r0, r2
 8012dc6:	f7f1 fedd 	bl	8004b84 <JItoA>
        strlcat(newMessage, buf, sizeof(newMessage));
 8012dca:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8012dce:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012dd2:	4619      	mov	r1, r3
 8012dd4:	4845      	ldr	r0, [pc, #276]	; (8012eec <authRequest+0x2c8>)
 8012dd6:	f7f4 fd09 	bl	80077ec <strlcat>
        strlcat(newMessage, " srssi:", sizeof(newMessage));
 8012dda:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012dde:	494a      	ldr	r1, [pc, #296]	; (8012f08 <authRequest+0x2e4>)
 8012de0:	4842      	ldr	r0, [pc, #264]	; (8012eec <authRequest+0x2c8>)
 8012de2:	f7f4 fd03 	bl	80077ec <strlcat>
        JItoA(srssi, buf);
 8012de6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8012dea:	461a      	mov	r2, r3
 8012dec:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8012df0:	4619      	mov	r1, r3
 8012df2:	4610      	mov	r0, r2
 8012df4:	f7f1 fec6 	bl	8004b84 <JItoA>
        strlcat(newMessage, buf, sizeof(newMessage));
 8012df8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8012dfc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012e00:	4619      	mov	r1, r3
 8012e02:	483a      	ldr	r0, [pc, #232]	; (8012eec <authRequest+0x2c8>)
 8012e04:	f7f4 fcf2 	bl	80077ec <strlcat>
        strlcat(newMessage, " srsnr:", sizeof(newMessage));
 8012e08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012e0c:	493f      	ldr	r1, [pc, #252]	; (8012f0c <authRequest+0x2e8>)
 8012e0e:	4837      	ldr	r0, [pc, #220]	; (8012eec <authRequest+0x2c8>)
 8012e10:	f7f4 fcec 	bl	80077ec <strlcat>
        JItoA(srsnr, buf);
 8012e14:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
 8012e18:	461a      	mov	r2, r3
 8012e1a:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8012e1e:	4619      	mov	r1, r3
 8012e20:	4610      	mov	r0, r2
 8012e22:	f7f1 feaf 	bl	8004b84 <JItoA>
        strlcat(newMessage, buf, sizeof(newMessage));
 8012e26:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8012e2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012e2e:	4619      	mov	r1, r3
 8012e30:	482e      	ldr	r0, [pc, #184]	; (8012eec <authRequest+0x2c8>)
 8012e32:	f7f4 fcdb 	bl	80077ec <strlcat>
        if (text != NULL) {
 8012e36:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8012e38:	2b00      	cmp	r3, #0
 8012e3a:	d005      	beq.n	8012e48 <authRequest+0x224>
            strlcat(newMessage, ")", sizeof(newMessage));
 8012e3c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8012e40:	4933      	ldr	r1, [pc, #204]	; (8012f10 <authRequest+0x2ec>)
 8012e42:	482a      	ldr	r0, [pc, #168]	; (8012eec <authRequest+0x2c8>)
 8012e44:	f7f4 fcd2 	bl	80077ec <strlcat>
        }
        JDeleteItemFromObject(req, "text");
 8012e48:	4929      	ldr	r1, [pc, #164]	; (8012ef0 <authRequest+0x2cc>)
 8012e4a:	6838      	ldr	r0, [r7, #0]
 8012e4c:	f7f1 fbf1 	bl	8004632 <JDeleteItemFromObject>
        JAddStringToObject(req, "text", newMessage);
 8012e50:	4a26      	ldr	r2, [pc, #152]	; (8012eec <authRequest+0x2c8>)
 8012e52:	4927      	ldr	r1, [pc, #156]	; (8012ef0 <authRequest+0x2cc>)
 8012e54:	6838      	ldr	r0, [r7, #0]
 8012e56:	f7f1 fb6d 	bl	8004534 <JAddStringToObject>
    // In order to save bandwidth over the air, look for a
    // "file" parameter that begins with the "*" character,
    // and if so subtitute the sensor's ID.  This is just an
    // accomodation that enables a sensor to reduce the
    // bandwidth of the request going over the air.
    const char *file = JGetString(req, "file");
 8012e5a:	492e      	ldr	r1, [pc, #184]	; (8012f14 <authRequest+0x2f0>)
 8012e5c:	6838      	ldr	r0, [r7, #0]
 8012e5e:	f7f1 fd13 	bl	8004888 <JGetString>
 8012e62:	6778      	str	r0, [r7, #116]	; 0x74
    if (file[0] == '*') {
 8012e64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012e66:	781b      	ldrb	r3, [r3, #0]
 8012e68:	2b2a      	cmp	r3, #42	; 0x2a
 8012e6a:	d119      	bne.n	8012ea0 <authRequest+0x27c>
        char notefileID[64];
        utilAddressToText(sensorAddress, notefileID, sizeof(notefileID));
 8012e6c:	f107 0314 	add.w	r3, r7, #20
 8012e70:	2240      	movs	r2, #64	; 0x40
 8012e72:	4619      	mov	r1, r3
 8012e74:	68f8      	ldr	r0, [r7, #12]
 8012e76:	f7fd fa08 	bl	801028a <utilAddressToText>
        strlcat(notefileID, &file[1], sizeof(notefileID));
 8012e7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8012e7c:	1c59      	adds	r1, r3, #1
 8012e7e:	f107 0314 	add.w	r3, r7, #20
 8012e82:	2240      	movs	r2, #64	; 0x40
 8012e84:	4618      	mov	r0, r3
 8012e86:	f7f4 fcb1 	bl	80077ec <strlcat>
        JDeleteItemFromObject(req, "file");
 8012e8a:	4922      	ldr	r1, [pc, #136]	; (8012f14 <authRequest+0x2f0>)
 8012e8c:	6838      	ldr	r0, [r7, #0]
 8012e8e:	f7f1 fbd0 	bl	8004632 <JDeleteItemFromObject>
        JAddStringToObject(req, "file", notefileID);
 8012e92:	f107 0314 	add.w	r3, r7, #20
 8012e96:	461a      	mov	r2, r3
 8012e98:	491e      	ldr	r1, [pc, #120]	; (8012f14 <authRequest+0x2f0>)
 8012e9a:	6838      	ldr	r0, [r7, #0]
 8012e9c:	f7f1 fb4a 	bl	8004534 <JAddStringToObject>
    }

    // If this is a note.add, set the location as configured in env vars
    if (strcmp(reqType, "note.add") == 0 && sensorLocationOLC[0] != '\0') {
 8012ea0:	491d      	ldr	r1, [pc, #116]	; (8012f18 <authRequest+0x2f4>)
 8012ea2:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8012ea6:	f7ee f8cb 	bl	8001040 <strcmp>
 8012eaa:	4603      	mov	r3, r0
 8012eac:	2b00      	cmp	r3, #0
 8012eae:	d10c      	bne.n	8012eca <authRequest+0x2a6>
 8012eb0:	687b      	ldr	r3, [r7, #4]
 8012eb2:	781b      	ldrb	r3, [r3, #0]
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d008      	beq.n	8012eca <authRequest+0x2a6>
        JDeleteItemFromObject(req, "olc");
 8012eb8:	4918      	ldr	r1, [pc, #96]	; (8012f1c <authRequest+0x2f8>)
 8012eba:	6838      	ldr	r0, [r7, #0]
 8012ebc:	f7f1 fbb9 	bl	8004632 <JDeleteItemFromObject>
        JAddStringToObject(req, "olc", sensorLocationOLC);
 8012ec0:	687a      	ldr	r2, [r7, #4]
 8012ec2:	4916      	ldr	r1, [pc, #88]	; (8012f1c <authRequest+0x2f8>)
 8012ec4:	6838      	ldr	r0, [r7, #0]
 8012ec6:	f7f1 fb35 	bl	8004534 <JAddStringToObject>
    }

    // Done
    return rsp;
 8012eca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84

}
 8012ece:	4618      	mov	r0, r3
 8012ed0:	3794      	adds	r7, #148	; 0x94
 8012ed2:	46bd      	mov	sp, r7
 8012ed4:	bd90      	pop	{r4, r7, pc}
 8012ed6:	bf00      	nop
 8012ed8:	08024a9c 	.word	0x08024a9c
 8012edc:	20000060 	.word	0x20000060
 8012ee0:	08024aa0 	.word	0x08024aa0
 8012ee4:	08024abc 	.word	0x08024abc
 8012ee8:	08024ac0 	.word	0x08024ac0
 8012eec:	20001140 	.word	0x20001140
 8012ef0:	08024ac8 	.word	0x08024ac8
 8012ef4:	08024ad0 	.word	0x08024ad0
 8012ef8:	08024ad4 	.word	0x08024ad4
 8012efc:	08024adc 	.word	0x08024adc
 8012f00:	08024ae4 	.word	0x08024ae4
 8012f04:	08024aec 	.word	0x08024aec
 8012f08:	08024af4 	.word	0x08024af4
 8012f0c:	08024afc 	.word	0x08024afc
 8012f10:	08024b04 	.word	0x08024b04
 8012f14:	08024b08 	.word	0x08024b08
 8012f18:	08024a74 	.word	0x08024a74
 8012f1c:	08024b10 	.word	0x08024b10

08012f20 <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 8012f20:	b480      	push	{r7}
 8012f22:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8012f24:	4b04      	ldr	r3, [pc, #16]	; (8012f38 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8012f26:	685b      	ldr	r3, [r3, #4]
 8012f28:	4a03      	ldr	r2, [pc, #12]	; (8012f38 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8012f2a:	f043 0301 	orr.w	r3, r3, #1
 8012f2e:	6053      	str	r3, [r2, #4]
}
 8012f30:	bf00      	nop
 8012f32:	46bd      	mov	sp, r7
 8012f34:	bc80      	pop	{r7}
 8012f36:	4770      	bx	lr
 8012f38:	e0042000 	.word	0xe0042000

08012f3c <LL_DBGMCU_DisableDBGSleepMode>:
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
{
 8012f3c:	b480      	push	{r7}
 8012f3e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8012f40:	4b04      	ldr	r3, [pc, #16]	; (8012f54 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8012f42:	685b      	ldr	r3, [r3, #4]
 8012f44:	4a03      	ldr	r2, [pc, #12]	; (8012f54 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8012f46:	f023 0301 	bic.w	r3, r3, #1
 8012f4a:	6053      	str	r3, [r2, #4]
}
 8012f4c:	bf00      	nop
 8012f4e:	46bd      	mov	sp, r7
 8012f50:	bc80      	pop	{r7}
 8012f52:	4770      	bx	lr
 8012f54:	e0042000 	.word	0xe0042000

08012f58 <LL_DBGMCU_EnableDBGStopMode>:
  *        in Stop mode even when this bit is enabled
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
{
 8012f58:	b480      	push	{r7}
 8012f5a:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8012f5c:	4b04      	ldr	r3, [pc, #16]	; (8012f70 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8012f5e:	685b      	ldr	r3, [r3, #4]
 8012f60:	4a03      	ldr	r2, [pc, #12]	; (8012f70 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8012f62:	f043 0302 	orr.w	r3, r3, #2
 8012f66:	6053      	str	r3, [r2, #4]
}
 8012f68:	bf00      	nop
 8012f6a:	46bd      	mov	sp, r7
 8012f6c:	bc80      	pop	{r7}
 8012f6e:	4770      	bx	lr
 8012f70:	e0042000 	.word	0xe0042000

08012f74 <LL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during STOP mode
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
{
 8012f74:	b480      	push	{r7}
 8012f76:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8012f78:	4b04      	ldr	r3, [pc, #16]	; (8012f8c <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8012f7a:	685b      	ldr	r3, [r3, #4]
 8012f7c:	4a03      	ldr	r2, [pc, #12]	; (8012f8c <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8012f7e:	f023 0302 	bic.w	r3, r3, #2
 8012f82:	6053      	str	r3, [r2, #4]
}
 8012f84:	bf00      	nop
 8012f86:	46bd      	mov	sp, r7
 8012f88:	bc80      	pop	{r7}
 8012f8a:	4770      	bx	lr
 8012f8c:	e0042000 	.word	0xe0042000

08012f90 <LL_DBGMCU_EnableDBGStandbyMode>:
  *        in Standby mode even when this bit is enabled
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
{
 8012f90:	b480      	push	{r7}
 8012f92:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8012f94:	4b04      	ldr	r3, [pc, #16]	; (8012fa8 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8012f96:	685b      	ldr	r3, [r3, #4]
 8012f98:	4a03      	ldr	r2, [pc, #12]	; (8012fa8 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8012f9a:	f043 0304 	orr.w	r3, r3, #4
 8012f9e:	6053      	str	r3, [r2, #4]
}
 8012fa0:	bf00      	nop
 8012fa2:	46bd      	mov	sp, r7
 8012fa4:	bc80      	pop	{r7}
 8012fa6:	4770      	bx	lr
 8012fa8:	e0042000 	.word	0xe0042000

08012fac <LL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disable the Debug Module during STANDBY mode
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
{
 8012fac:	b480      	push	{r7}
 8012fae:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8012fb0:	4b04      	ldr	r3, [pc, #16]	; (8012fc4 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8012fb2:	685b      	ldr	r3, [r3, #4]
 8012fb4:	4a03      	ldr	r2, [pc, #12]	; (8012fc4 <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8012fb6:	f023 0304 	bic.w	r3, r3, #4
 8012fba:	6053      	str	r3, [r2, #4]
}
 8012fbc:	bf00      	nop
 8012fbe:	46bd      	mov	sp, r7
 8012fc0:	bc80      	pop	{r7}
 8012fc2:	4770      	bx	lr
 8012fc4:	e0042000 	.word	0xe0042000

08012fc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8012fc8:	b580      	push	{r7, lr}
 8012fca:	b082      	sub	sp, #8
 8012fcc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8012fce:	2300      	movs	r3, #0
 8012fd0:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8012fd2:	2003      	movs	r0, #3
 8012fd4:	f001 faca 	bl	801456c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8012fd8:	f006 ffee 	bl	8019fb8 <HAL_RCC_GetHCLKFreq>
 8012fdc:	4603      	mov	r3, r0
 8012fde:	4a09      	ldr	r2, [pc, #36]	; (8013004 <HAL_Init+0x3c>)
 8012fe0:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8012fe2:	200f      	movs	r0, #15
 8012fe4:	f7ff fdb8 	bl	8012b58 <HAL_InitTick>
 8012fe8:	4603      	mov	r3, r0
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	d002      	beq.n	8012ff4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8012fee:	2301      	movs	r3, #1
 8012ff0:	71fb      	strb	r3, [r7, #7]
 8012ff2:	e001      	b.n	8012ff8 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8012ff4:	f7fe fd5d 	bl	8011ab2 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8012ff8:	79fb      	ldrb	r3, [r7, #7]
}
 8012ffa:	4618      	mov	r0, r3
 8012ffc:	3708      	adds	r7, #8
 8012ffe:	46bd      	mov	sp, r7
 8013000:	bd80      	pop	{r7, pc}
 8013002:	bf00      	nop
 8013004:	2000005c 	.word	0x2000005c

08013008 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8013008:	b480      	push	{r7}
 801300a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 801300c:	4b05      	ldr	r3, [pc, #20]	; (8013024 <HAL_IncTick+0x1c>)
 801300e:	781b      	ldrb	r3, [r3, #0]
 8013010:	461a      	mov	r2, r3
 8013012:	4b05      	ldr	r3, [pc, #20]	; (8013028 <HAL_IncTick+0x20>)
 8013014:	681b      	ldr	r3, [r3, #0]
 8013016:	4413      	add	r3, r2
 8013018:	4a03      	ldr	r2, [pc, #12]	; (8013028 <HAL_IncTick+0x20>)
 801301a:	6013      	str	r3, [r2, #0]
}
 801301c:	bf00      	nop
 801301e:	46bd      	mov	sp, r7
 8013020:	bc80      	pop	{r7}
 8013022:	4770      	bx	lr
 8013024:	20000078 	.word	0x20000078
 8013028:	200025d8 	.word	0x200025d8

0801302c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 801302c:	b480      	push	{r7}
 801302e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8013030:	4b04      	ldr	r3, [pc, #16]	; (8013044 <HAL_SuspendTick+0x18>)
 8013032:	681b      	ldr	r3, [r3, #0]
 8013034:	4a03      	ldr	r2, [pc, #12]	; (8013044 <HAL_SuspendTick+0x18>)
 8013036:	f023 0302 	bic.w	r3, r3, #2
 801303a:	6013      	str	r3, [r2, #0]
}
 801303c:	bf00      	nop
 801303e:	46bd      	mov	sp, r7
 8013040:	bc80      	pop	{r7}
 8013042:	4770      	bx	lr
 8013044:	e000e010 	.word	0xe000e010

08013048 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8013048:	b480      	push	{r7}
 801304a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 801304c:	4b04      	ldr	r3, [pc, #16]	; (8013060 <HAL_ResumeTick+0x18>)
 801304e:	681b      	ldr	r3, [r3, #0]
 8013050:	4a03      	ldr	r2, [pc, #12]	; (8013060 <HAL_ResumeTick+0x18>)
 8013052:	f043 0302 	orr.w	r3, r3, #2
 8013056:	6013      	str	r3, [r2, #0]
}
 8013058:	bf00      	nop
 801305a:	46bd      	mov	sp, r7
 801305c:	bc80      	pop	{r7}
 801305e:	4770      	bx	lr
 8013060:	e000e010 	.word	0xe000e010

08013064 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8013064:	b480      	push	{r7}
 8013066:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8013068:	4b02      	ldr	r3, [pc, #8]	; (8013074 <HAL_GetUIDw0+0x10>)
 801306a:	681b      	ldr	r3, [r3, #0]
}
 801306c:	4618      	mov	r0, r3
 801306e:	46bd      	mov	sp, r7
 8013070:	bc80      	pop	{r7}
 8013072:	4770      	bx	lr
 8013074:	1fff7590 	.word	0x1fff7590

08013078 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8013078:	b480      	push	{r7}
 801307a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 801307c:	4b02      	ldr	r3, [pc, #8]	; (8013088 <HAL_GetUIDw1+0x10>)
 801307e:	681b      	ldr	r3, [r3, #0]
}
 8013080:	4618      	mov	r0, r3
 8013082:	46bd      	mov	sp, r7
 8013084:	bc80      	pop	{r7}
 8013086:	4770      	bx	lr
 8013088:	1fff7594 	.word	0x1fff7594

0801308c <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 801308c:	b480      	push	{r7}
 801308e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8013090:	4b02      	ldr	r3, [pc, #8]	; (801309c <HAL_GetUIDw2+0x10>)
 8013092:	681b      	ldr	r3, [r3, #0]
}
 8013094:	4618      	mov	r0, r3
 8013096:	46bd      	mov	sp, r7
 8013098:	bc80      	pop	{r7}
 801309a:	4770      	bx	lr
 801309c:	1fff7598 	.word	0x1fff7598

080130a0 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 80130a0:	b580      	push	{r7, lr}
 80130a2:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 80130a4:	f7ff ff3c 	bl	8012f20 <LL_DBGMCU_EnableDBGSleepMode>
}
 80130a8:	bf00      	nop
 80130aa:	bd80      	pop	{r7, pc}

080130ac <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 80130ac:	b580      	push	{r7, lr}
 80130ae:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 80130b0:	f7ff ff44 	bl	8012f3c <LL_DBGMCU_DisableDBGSleepMode>
}
 80130b4:	bf00      	nop
 80130b6:	bd80      	pop	{r7, pc}

080130b8 <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80130b8:	b580      	push	{r7, lr}
 80130ba:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 80130bc:	f7ff ff4c 	bl	8012f58 <LL_DBGMCU_EnableDBGStopMode>
}
 80130c0:	bf00      	nop
 80130c2:	bd80      	pop	{r7, pc}

080130c4 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 80130c4:	b580      	push	{r7, lr}
 80130c6:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 80130c8:	f7ff ff54 	bl	8012f74 <LL_DBGMCU_DisableDBGStopMode>
}
 80130cc:	bf00      	nop
 80130ce:	bd80      	pop	{r7, pc}

080130d0 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 80130d0:	b580      	push	{r7, lr}
 80130d2:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 80130d4:	f7ff ff5c 	bl	8012f90 <LL_DBGMCU_EnableDBGStandbyMode>
}
 80130d8:	bf00      	nop
 80130da:	bd80      	pop	{r7, pc}

080130dc <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 80130dc:	b580      	push	{r7, lr}
 80130de:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 80130e0:	f7ff ff64 	bl	8012fac <LL_DBGMCU_DisableDBGStandbyMode>
}
 80130e4:	bf00      	nop
 80130e6:	bd80      	pop	{r7, pc}

080130e8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80130e8:	b480      	push	{r7}
 80130ea:	b083      	sub	sp, #12
 80130ec:	af00      	add	r7, sp, #0
 80130ee:	6078      	str	r0, [r7, #4]
 80130f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80130f2:	687b      	ldr	r3, [r7, #4]
 80130f4:	681b      	ldr	r3, [r3, #0]
 80130f6:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80130fa:	683b      	ldr	r3, [r7, #0]
 80130fc:	431a      	orrs	r2, r3
 80130fe:	687b      	ldr	r3, [r7, #4]
 8013100:	601a      	str	r2, [r3, #0]
}
 8013102:	bf00      	nop
 8013104:	370c      	adds	r7, #12
 8013106:	46bd      	mov	sp, r7
 8013108:	bc80      	pop	{r7}
 801310a:	4770      	bx	lr

0801310c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 801310c:	b480      	push	{r7}
 801310e:	b083      	sub	sp, #12
 8013110:	af00      	add	r7, sp, #0
 8013112:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	681b      	ldr	r3, [r3, #0]
 8013118:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 801311c:	4618      	mov	r0, r3
 801311e:	370c      	adds	r7, #12
 8013120:	46bd      	mov	sp, r7
 8013122:	bc80      	pop	{r7}
 8013124:	4770      	bx	lr

08013126 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8013126:	b480      	push	{r7}
 8013128:	b085      	sub	sp, #20
 801312a:	af00      	add	r7, sp, #0
 801312c:	60f8      	str	r0, [r7, #12]
 801312e:	60b9      	str	r1, [r7, #8]
 8013130:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8013132:	68fb      	ldr	r3, [r7, #12]
 8013134:	695a      	ldr	r2, [r3, #20]
 8013136:	68bb      	ldr	r3, [r7, #8]
 8013138:	f003 0304 	and.w	r3, r3, #4
 801313c:	2107      	movs	r1, #7
 801313e:	fa01 f303 	lsl.w	r3, r1, r3
 8013142:	43db      	mvns	r3, r3
 8013144:	401a      	ands	r2, r3
 8013146:	68bb      	ldr	r3, [r7, #8]
 8013148:	f003 0304 	and.w	r3, r3, #4
 801314c:	6879      	ldr	r1, [r7, #4]
 801314e:	fa01 f303 	lsl.w	r3, r1, r3
 8013152:	431a      	orrs	r2, r3
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8013158:	bf00      	nop
 801315a:	3714      	adds	r7, #20
 801315c:	46bd      	mov	sp, r7
 801315e:	bc80      	pop	{r7}
 8013160:	4770      	bx	lr

08013162 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8013162:	b480      	push	{r7}
 8013164:	b083      	sub	sp, #12
 8013166:	af00      	add	r7, sp, #0
 8013168:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	68db      	ldr	r3, [r3, #12]
 801316e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8013172:	2b00      	cmp	r3, #0
 8013174:	d101      	bne.n	801317a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8013176:	2301      	movs	r3, #1
 8013178:	e000      	b.n	801317c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 801317a:	2300      	movs	r3, #0
}
 801317c:	4618      	mov	r0, r3
 801317e:	370c      	adds	r7, #12
 8013180:	46bd      	mov	sp, r7
 8013182:	bc80      	pop	{r7}
 8013184:	4770      	bx	lr

08013186 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8013186:	b480      	push	{r7}
 8013188:	b085      	sub	sp, #20
 801318a:	af00      	add	r7, sp, #0
 801318c:	60f8      	str	r0, [r7, #12]
 801318e:	60b9      	str	r1, [r7, #8]
 8013190:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8013192:	68fb      	ldr	r3, [r7, #12]
 8013194:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013196:	68bb      	ldr	r3, [r7, #8]
 8013198:	f003 031f 	and.w	r3, r3, #31
 801319c:	210f      	movs	r1, #15
 801319e:	fa01 f303 	lsl.w	r3, r1, r3
 80131a2:	43db      	mvns	r3, r3
 80131a4:	401a      	ands	r2, r3
 80131a6:	687b      	ldr	r3, [r7, #4]
 80131a8:	0e9b      	lsrs	r3, r3, #26
 80131aa:	f003 010f 	and.w	r1, r3, #15
 80131ae:	68bb      	ldr	r3, [r7, #8]
 80131b0:	f003 031f 	and.w	r3, r3, #31
 80131b4:	fa01 f303 	lsl.w	r3, r1, r3
 80131b8:	431a      	orrs	r2, r3
 80131ba:	68fb      	ldr	r3, [r7, #12]
 80131bc:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80131be:	bf00      	nop
 80131c0:	3714      	adds	r7, #20
 80131c2:	46bd      	mov	sp, r7
 80131c4:	bc80      	pop	{r7}
 80131c6:	4770      	bx	lr

080131c8 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80131c8:	b480      	push	{r7}
 80131ca:	b083      	sub	sp, #12
 80131cc:	af00      	add	r7, sp, #0
 80131ce:	6078      	str	r0, [r7, #4]
 80131d0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80131d6:	683b      	ldr	r3, [r7, #0]
 80131d8:	f3c3 0311 	ubfx	r3, r3, #0, #18
 80131dc:	431a      	orrs	r2, r3
 80131de:	687b      	ldr	r3, [r7, #4]
 80131e0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80131e2:	bf00      	nop
 80131e4:	370c      	adds	r7, #12
 80131e6:	46bd      	mov	sp, r7
 80131e8:	bc80      	pop	{r7}
 80131ea:	4770      	bx	lr

080131ec <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80131ec:	b480      	push	{r7}
 80131ee:	b083      	sub	sp, #12
 80131f0:	af00      	add	r7, sp, #0
 80131f2:	6078      	str	r0, [r7, #4]
 80131f4:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80131f6:	687b      	ldr	r3, [r7, #4]
 80131f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80131fa:	683b      	ldr	r3, [r7, #0]
 80131fc:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8013200:	43db      	mvns	r3, r3
 8013202:	401a      	ands	r2, r3
 8013204:	687b      	ldr	r3, [r7, #4]
 8013206:	629a      	str	r2, [r3, #40]	; 0x28
}
 8013208:	bf00      	nop
 801320a:	370c      	adds	r7, #12
 801320c:	46bd      	mov	sp, r7
 801320e:	bc80      	pop	{r7}
 8013210:	4770      	bx	lr

08013212 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)
{
 8013212:	b480      	push	{r7}
 8013214:	b083      	sub	sp, #12
 8013216:	af00      	add	r7, sp, #0
 8013218:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	68db      	ldr	r3, [r3, #12]
 801321e:	f003 0303 	and.w	r3, r3, #3
}
 8013222:	4618      	mov	r0, r3
 8013224:	370c      	adds	r7, #12
 8013226:	46bd      	mov	sp, r7
 8013228:	bc80      	pop	{r7}
 801322a:	4770      	bx	lr

0801322c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 801322c:	b480      	push	{r7}
 801322e:	b085      	sub	sp, #20
 8013230:	af00      	add	r7, sp, #0
 8013232:	60f8      	str	r0, [r7, #12]
 8013234:	60b9      	str	r1, [r7, #8]
 8013236:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8013238:	68fb      	ldr	r3, [r7, #12]
 801323a:	695a      	ldr	r2, [r3, #20]
 801323c:	68bb      	ldr	r3, [r7, #8]
 801323e:	021b      	lsls	r3, r3, #8
 8013240:	43db      	mvns	r3, r3
 8013242:	401a      	ands	r2, r3
 8013244:	68bb      	ldr	r3, [r7, #8]
 8013246:	0219      	lsls	r1, r3, #8
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	400b      	ands	r3, r1
 801324c:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8013250:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8013254:	431a      	orrs	r2, r3
 8013256:	68fb      	ldr	r3, [r7, #12]
 8013258:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 801325a:	bf00      	nop
 801325c:	3714      	adds	r7, #20
 801325e:	46bd      	mov	sp, r7
 8013260:	bc80      	pop	{r7}
 8013262:	4770      	bx	lr

08013264 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8013264:	b480      	push	{r7}
 8013266:	b083      	sub	sp, #12
 8013268:	af00      	add	r7, sp, #0
 801326a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	689b      	ldr	r3, [r3, #8]
 8013270:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8013274:	f023 0317 	bic.w	r3, r3, #23
 8013278:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 801327c:	687b      	ldr	r3, [r7, #4]
 801327e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8013280:	bf00      	nop
 8013282:	370c      	adds	r7, #12
 8013284:	46bd      	mov	sp, r7
 8013286:	bc80      	pop	{r7}
 8013288:	4770      	bx	lr

0801328a <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 801328a:	b480      	push	{r7}
 801328c:	b083      	sub	sp, #12
 801328e:	af00      	add	r7, sp, #0
 8013290:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8013292:	687b      	ldr	r3, [r7, #4]
 8013294:	689b      	ldr	r3, [r3, #8]
 8013296:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 801329a:	f023 0317 	bic.w	r3, r3, #23
 801329e:	687a      	ldr	r2, [r7, #4]
 80132a0:	6093      	str	r3, [r2, #8]
}
 80132a2:	bf00      	nop
 80132a4:	370c      	adds	r7, #12
 80132a6:	46bd      	mov	sp, r7
 80132a8:	bc80      	pop	{r7}
 80132aa:	4770      	bx	lr

080132ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80132ac:	b480      	push	{r7}
 80132ae:	b083      	sub	sp, #12
 80132b0:	af00      	add	r7, sp, #0
 80132b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	689b      	ldr	r3, [r3, #8]
 80132b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80132bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80132c0:	d101      	bne.n	80132c6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80132c2:	2301      	movs	r3, #1
 80132c4:	e000      	b.n	80132c8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80132c6:	2300      	movs	r3, #0
}
 80132c8:	4618      	mov	r0, r3
 80132ca:	370c      	adds	r7, #12
 80132cc:	46bd      	mov	sp, r7
 80132ce:	bc80      	pop	{r7}
 80132d0:	4770      	bx	lr

080132d2 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80132d2:	b480      	push	{r7}
 80132d4:	b083      	sub	sp, #12
 80132d6:	af00      	add	r7, sp, #0
 80132d8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	689b      	ldr	r3, [r3, #8]
 80132de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80132e2:	f023 0317 	bic.w	r3, r3, #23
 80132e6:	f043 0201 	orr.w	r2, r3, #1
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80132ee:	bf00      	nop
 80132f0:	370c      	adds	r7, #12
 80132f2:	46bd      	mov	sp, r7
 80132f4:	bc80      	pop	{r7}
 80132f6:	4770      	bx	lr

080132f8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80132f8:	b480      	push	{r7}
 80132fa:	b083      	sub	sp, #12
 80132fc:	af00      	add	r7, sp, #0
 80132fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	689b      	ldr	r3, [r3, #8]
 8013304:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013308:	f023 0317 	bic.w	r3, r3, #23
 801330c:	f043 0202 	orr.w	r2, r3, #2
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8013314:	bf00      	nop
 8013316:	370c      	adds	r7, #12
 8013318:	46bd      	mov	sp, r7
 801331a:	bc80      	pop	{r7}
 801331c:	4770      	bx	lr

0801331e <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 801331e:	b480      	push	{r7}
 8013320:	b083      	sub	sp, #12
 8013322:	af00      	add	r7, sp, #0
 8013324:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	689b      	ldr	r3, [r3, #8]
 801332a:	f003 0301 	and.w	r3, r3, #1
 801332e:	2b01      	cmp	r3, #1
 8013330:	d101      	bne.n	8013336 <LL_ADC_IsEnabled+0x18>
 8013332:	2301      	movs	r3, #1
 8013334:	e000      	b.n	8013338 <LL_ADC_IsEnabled+0x1a>
 8013336:	2300      	movs	r3, #0
}
 8013338:	4618      	mov	r0, r3
 801333a:	370c      	adds	r7, #12
 801333c:	46bd      	mov	sp, r7
 801333e:	bc80      	pop	{r7}
 8013340:	4770      	bx	lr

08013342 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8013342:	b480      	push	{r7}
 8013344:	b083      	sub	sp, #12
 8013346:	af00      	add	r7, sp, #0
 8013348:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	689b      	ldr	r3, [r3, #8]
 801334e:	f003 0302 	and.w	r3, r3, #2
 8013352:	2b02      	cmp	r3, #2
 8013354:	d101      	bne.n	801335a <LL_ADC_IsDisableOngoing+0x18>
 8013356:	2301      	movs	r3, #1
 8013358:	e000      	b.n	801335c <LL_ADC_IsDisableOngoing+0x1a>
 801335a:	2300      	movs	r3, #0
}
 801335c:	4618      	mov	r0, r3
 801335e:	370c      	adds	r7, #12
 8013360:	46bd      	mov	sp, r7
 8013362:	bc80      	pop	{r7}
 8013364:	4770      	bx	lr

08013366 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8013366:	b480      	push	{r7}
 8013368:	b083      	sub	sp, #12
 801336a:	af00      	add	r7, sp, #0
 801336c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	689b      	ldr	r3, [r3, #8]
 8013372:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013376:	f023 0317 	bic.w	r3, r3, #23
 801337a:	f043 0204 	orr.w	r2, r3, #4
 801337e:	687b      	ldr	r3, [r7, #4]
 8013380:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8013382:	bf00      	nop
 8013384:	370c      	adds	r7, #12
 8013386:	46bd      	mov	sp, r7
 8013388:	bc80      	pop	{r7}
 801338a:	4770      	bx	lr

0801338c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 801338c:	b480      	push	{r7}
 801338e:	b083      	sub	sp, #12
 8013390:	af00      	add	r7, sp, #0
 8013392:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8013394:	687b      	ldr	r3, [r7, #4]
 8013396:	689b      	ldr	r3, [r3, #8]
 8013398:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801339c:	f023 0317 	bic.w	r3, r3, #23
 80133a0:	f043 0210 	orr.w	r2, r3, #16
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80133a8:	bf00      	nop
 80133aa:	370c      	adds	r7, #12
 80133ac:	46bd      	mov	sp, r7
 80133ae:	bc80      	pop	{r7}
 80133b0:	4770      	bx	lr

080133b2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80133b2:	b480      	push	{r7}
 80133b4:	b083      	sub	sp, #12
 80133b6:	af00      	add	r7, sp, #0
 80133b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80133ba:	687b      	ldr	r3, [r7, #4]
 80133bc:	689b      	ldr	r3, [r3, #8]
 80133be:	f003 0304 	and.w	r3, r3, #4
 80133c2:	2b04      	cmp	r3, #4
 80133c4:	d101      	bne.n	80133ca <LL_ADC_REG_IsConversionOngoing+0x18>
 80133c6:	2301      	movs	r3, #1
 80133c8:	e000      	b.n	80133cc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80133ca:	2300      	movs	r3, #0
}
 80133cc:	4618      	mov	r0, r3
 80133ce:	370c      	adds	r7, #12
 80133d0:	46bd      	mov	sp, r7
 80133d2:	bc80      	pop	{r7}
 80133d4:	4770      	bx	lr
	...

080133d8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80133d8:	b580      	push	{r7, lr}
 80133da:	b088      	sub	sp, #32
 80133dc:	af00      	add	r7, sp, #0
 80133de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80133e0:	2300      	movs	r3, #0
 80133e2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 80133e4:	2300      	movs	r3, #0
 80133e6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 80133e8:	2300      	movs	r3, #0
 80133ea:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80133ec:	2300      	movs	r3, #0
 80133ee:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d101      	bne.n	80133fa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80133f6:	2301      	movs	r3, #1
 80133f8:	e1a9      	b.n	801374e <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80133fa:	687b      	ldr	r3, [r7, #4]
 80133fc:	691b      	ldr	r3, [r3, #16]
 80133fe:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8013400:	687b      	ldr	r3, [r7, #4]
 8013402:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013404:	2b00      	cmp	r3, #0
 8013406:	d109      	bne.n	801341c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8013408:	6878      	ldr	r0, [r7, #4]
 801340a:	f7fe fb6d 	bl	8011ae8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 801340e:	687b      	ldr	r3, [r7, #4]
 8013410:	2200      	movs	r2, #0
 8013412:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	2200      	movs	r2, #0
 8013418:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	4618      	mov	r0, r3
 8013422:	f7ff ff43 	bl	80132ac <LL_ADC_IsInternalRegulatorEnabled>
 8013426:	4603      	mov	r3, r0
 8013428:	2b00      	cmp	r3, #0
 801342a:	d114      	bne.n	8013456 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	681b      	ldr	r3, [r3, #0]
 8013430:	4618      	mov	r0, r3
 8013432:	f7ff ff17 	bl	8013264 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8013436:	4b9f      	ldr	r3, [pc, #636]	; (80136b4 <HAL_ADC_Init+0x2dc>)
 8013438:	681b      	ldr	r3, [r3, #0]
 801343a:	099b      	lsrs	r3, r3, #6
 801343c:	4a9e      	ldr	r2, [pc, #632]	; (80136b8 <HAL_ADC_Init+0x2e0>)
 801343e:	fba2 2303 	umull	r2, r3, r2, r3
 8013442:	099b      	lsrs	r3, r3, #6
 8013444:	005b      	lsls	r3, r3, #1
 8013446:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8013448:	e002      	b.n	8013450 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 801344a:	68bb      	ldr	r3, [r7, #8]
 801344c:	3b01      	subs	r3, #1
 801344e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8013450:	68bb      	ldr	r3, [r7, #8]
 8013452:	2b00      	cmp	r3, #0
 8013454:	d1f9      	bne.n	801344a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8013456:	687b      	ldr	r3, [r7, #4]
 8013458:	681b      	ldr	r3, [r3, #0]
 801345a:	4618      	mov	r0, r3
 801345c:	f7ff ff26 	bl	80132ac <LL_ADC_IsInternalRegulatorEnabled>
 8013460:	4603      	mov	r3, r0
 8013462:	2b00      	cmp	r3, #0
 8013464:	d10d      	bne.n	8013482 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8013466:	687b      	ldr	r3, [r7, #4]
 8013468:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801346a:	f043 0210 	orr.w	r2, r3, #16
 801346e:	687b      	ldr	r3, [r7, #4]
 8013470:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8013476:	f043 0201 	orr.w	r2, r3, #1
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 801347e:	2301      	movs	r3, #1
 8013480:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8013482:	687b      	ldr	r3, [r7, #4]
 8013484:	681b      	ldr	r3, [r3, #0]
 8013486:	4618      	mov	r0, r3
 8013488:	f7ff ff93 	bl	80133b2 <LL_ADC_REG_IsConversionOngoing>
 801348c:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013492:	f003 0310 	and.w	r3, r3, #16
 8013496:	2b00      	cmp	r3, #0
 8013498:	f040 8150 	bne.w	801373c <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	2b00      	cmp	r3, #0
 80134a0:	f040 814c 	bne.w	801373c <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80134a8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80134ac:	f043 0202 	orr.w	r2, r3, #2
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	681b      	ldr	r3, [r3, #0]
 80134b8:	4618      	mov	r0, r3
 80134ba:	f7ff ff30 	bl	801331e <LL_ADC_IsEnabled>
 80134be:	4603      	mov	r3, r0
 80134c0:	2b00      	cmp	r3, #0
 80134c2:	d14a      	bne.n	801355a <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80134c4:	687b      	ldr	r3, [r7, #4]
 80134c6:	681b      	ldr	r3, [r3, #0]
 80134c8:	68db      	ldr	r3, [r3, #12]
 80134ca:	f023 0118 	bic.w	r1, r3, #24
 80134ce:	687b      	ldr	r3, [r7, #4]
 80134d0:	689a      	ldr	r2, [r3, #8]
 80134d2:	687b      	ldr	r3, [r7, #4]
 80134d4:	681b      	ldr	r3, [r3, #0]
 80134d6:	430a      	orrs	r2, r1
 80134d8:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	685b      	ldr	r3, [r3, #4]
 80134de:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80134e6:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                   hadc->Init.Oversampling.Ratio         |
 80134ec:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                   hadc->Init.Oversampling.RightBitShift |
 80134f2:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 80134f4:	687b      	ldr	r3, [r7, #4]
 80134f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 80134f8:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80134fa:	697a      	ldr	r2, [r7, #20]
 80134fc:	4313      	orrs	r3, r2
 80134fe:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013506:	2b01      	cmp	r3, #1
 8013508:	d103      	bne.n	8013512 <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 801350a:	697b      	ldr	r3, [r7, #20]
 801350c:	f043 0301 	orr.w	r3, r3, #1
 8013510:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8013512:	687b      	ldr	r3, [r7, #4]
 8013514:	681b      	ldr	r3, [r3, #0]
 8013516:	691a      	ldr	r2, [r3, #16]
 8013518:	4b68      	ldr	r3, [pc, #416]	; (80136bc <HAL_ADC_Init+0x2e4>)
 801351a:	4013      	ands	r3, r2
 801351c:	687a      	ldr	r2, [r7, #4]
 801351e:	6812      	ldr	r2, [r2, #0]
 8013520:	6979      	ldr	r1, [r7, #20]
 8013522:	430b      	orrs	r3, r1
 8013524:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8013526:	687b      	ldr	r3, [r7, #4]
 8013528:	685b      	ldr	r3, [r3, #4]
 801352a:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 801352e:	d014      	beq.n	801355a <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8013534:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013538:	d00f      	beq.n	801355a <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 801353a:	687b      	ldr	r3, [r7, #4]
 801353c:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 801353e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013542:	d00a      	beq.n	801355a <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8013544:	4b5e      	ldr	r3, [pc, #376]	; (80136c0 <HAL_ADC_Init+0x2e8>)
 8013546:	681b      	ldr	r3, [r3, #0]
 8013548:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 801354c:	687b      	ldr	r3, [r7, #4]
 801354e:	685b      	ldr	r3, [r3, #4]
 8013550:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8013554:	495a      	ldr	r1, [pc, #360]	; (80136c0 <HAL_ADC_Init+0x2e8>)
 8013556:	4313      	orrs	r3, r2
 8013558:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	7e1b      	ldrb	r3, [r3, #24]
 801355e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	7e5b      	ldrb	r3, [r3, #25]
 8013564:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8013566:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	7e9b      	ldrb	r3, [r3, #26]
 801356c:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 801356e:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8013570:	687a      	ldr	r2, [r7, #4]
 8013572:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8013574:	2a00      	cmp	r2, #0
 8013576:	d002      	beq.n	801357e <HAL_ADC_Init+0x1a6>
 8013578:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 801357c:	e000      	b.n	8013580 <HAL_ADC_Init+0x1a8>
 801357e:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8013580:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8013586:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	691b      	ldr	r3, [r3, #16]
 801358c:	2b00      	cmp	r3, #0
 801358e:	da04      	bge.n	801359a <HAL_ADC_Init+0x1c2>
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	691b      	ldr	r3, [r3, #16]
 8013594:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8013598:	e001      	b.n	801359e <HAL_ADC_Init+0x1c6>
 801359a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 801359e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80135a0:	687b      	ldr	r3, [r7, #4]
 80135a2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80135a6:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80135a8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80135aa:	69ba      	ldr	r2, [r7, #24]
 80135ac:	4313      	orrs	r3, r2
 80135ae:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80135b0:	687b      	ldr	r3, [r7, #4]
 80135b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80135b6:	2b01      	cmp	r3, #1
 80135b8:	d114      	bne.n	80135e4 <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80135ba:	687b      	ldr	r3, [r7, #4]
 80135bc:	7e9b      	ldrb	r3, [r3, #26]
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d104      	bne.n	80135cc <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80135c2:	69bb      	ldr	r3, [r7, #24]
 80135c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80135c8:	61bb      	str	r3, [r7, #24]
 80135ca:	e00b      	b.n	80135e4 <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80135cc:	687b      	ldr	r3, [r7, #4]
 80135ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80135d0:	f043 0220 	orr.w	r2, r3, #32
 80135d4:	687b      	ldr	r3, [r7, #4]
 80135d6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80135d8:	687b      	ldr	r3, [r7, #4]
 80135da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80135dc:	f043 0201 	orr.w	r2, r3, #1
 80135e0:	687b      	ldr	r3, [r7, #4]
 80135e2:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80135e4:	687b      	ldr	r3, [r7, #4]
 80135e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80135e8:	2b00      	cmp	r3, #0
 80135ea:	d009      	beq.n	8013600 <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80135f0:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80135f8:	4313      	orrs	r3, r2
 80135fa:	69ba      	ldr	r2, [r7, #24]
 80135fc:	4313      	orrs	r3, r2
 80135fe:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	681b      	ldr	r3, [r3, #0]
 8013604:	68db      	ldr	r3, [r3, #12]
 8013606:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 801360a:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 801360e:	687a      	ldr	r2, [r7, #4]
 8013610:	6812      	ldr	r2, [r2, #0]
 8013612:	69b9      	ldr	r1, [r7, #24]
 8013614:	430b      	orrs	r3, r1
 8013616:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	681b      	ldr	r3, [r3, #0]
 801361c:	691a      	ldr	r2, [r3, #16]
 801361e:	4b29      	ldr	r3, [pc, #164]	; (80136c4 <HAL_ADC_Init+0x2ec>)
 8013620:	4013      	ands	r3, r2
 8013622:	687a      	ldr	r2, [r7, #4]
 8013624:	6812      	ldr	r2, [r2, #0]
 8013626:	6979      	ldr	r1, [r7, #20]
 8013628:	430b      	orrs	r3, r1
 801362a:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 801362c:	687b      	ldr	r3, [r7, #4]
 801362e:	6818      	ldr	r0, [r3, #0]
 8013630:	687b      	ldr	r3, [r7, #4]
 8013632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013634:	461a      	mov	r2, r3
 8013636:	2100      	movs	r1, #0
 8013638:	f7ff fd75 	bl	8013126 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 801363c:	687b      	ldr	r3, [r7, #4]
 801363e:	6818      	ldr	r0, [r3, #0]
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013644:	461a      	mov	r2, r3
 8013646:	4920      	ldr	r1, [pc, #128]	; (80136c8 <HAL_ADC_Init+0x2f0>)
 8013648:	f7ff fd6d 	bl	8013126 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 801364c:	687b      	ldr	r3, [r7, #4]
 801364e:	691b      	ldr	r3, [r3, #16]
 8013650:	2b00      	cmp	r3, #0
 8013652:	d108      	bne.n	8013666 <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	681b      	ldr	r3, [r3, #0]
 8013658:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801365a:	687b      	ldr	r3, [r7, #4]
 801365c:	681b      	ldr	r3, [r3, #0]
 801365e:	f062 020f 	orn	r2, r2, #15
 8013662:	629a      	str	r2, [r3, #40]	; 0x28
 8013664:	e045      	b.n	80136f2 <HAL_ADC_Init+0x31a>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	691b      	ldr	r3, [r3, #16]
 801366a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 801366e:	d140      	bne.n	80136f2 <HAL_ADC_Init+0x31a>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8013670:	2300      	movs	r3, #0
 8013672:	613b      	str	r3, [r7, #16]
 8013674:	e00c      	b.n	8013690 <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 801367a:	693b      	ldr	r3, [r7, #16]
 801367c:	009b      	lsls	r3, r3, #2
 801367e:	fa22 f303 	lsr.w	r3, r2, r3
 8013682:	f003 030f 	and.w	r3, r3, #15
 8013686:	2b0f      	cmp	r3, #15
 8013688:	d006      	beq.n	8013698 <HAL_ADC_Init+0x2c0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 801368a:	693b      	ldr	r3, [r7, #16]
 801368c:	3301      	adds	r3, #1
 801368e:	613b      	str	r3, [r7, #16]
 8013690:	693b      	ldr	r3, [r7, #16]
 8013692:	2b07      	cmp	r3, #7
 8013694:	d9ef      	bls.n	8013676 <HAL_ADC_Init+0x29e>
 8013696:	e000      	b.n	801369a <HAL_ADC_Init+0x2c2>
            ADC_CHSELR_SQ1)
        {
          break;
 8013698:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 801369a:	693b      	ldr	r3, [r7, #16]
 801369c:	2b01      	cmp	r3, #1
 801369e:	d115      	bne.n	80136cc <HAL_ADC_Init+0x2f4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 80136a0:	687b      	ldr	r3, [r7, #4]
 80136a2:	681b      	ldr	r3, [r3, #0]
 80136a4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80136a6:	687b      	ldr	r3, [r7, #4]
 80136a8:	681b      	ldr	r3, [r3, #0]
 80136aa:	f062 020f 	orn	r2, r2, #15
 80136ae:	629a      	str	r2, [r3, #40]	; 0x28
 80136b0:	e01f      	b.n	80136f2 <HAL_ADC_Init+0x31a>
 80136b2:	bf00      	nop
 80136b4:	2000005c 	.word	0x2000005c
 80136b8:	053e2d63 	.word	0x053e2d63
 80136bc:	1ffffc02 	.word	0x1ffffc02
 80136c0:	40012708 	.word	0x40012708
 80136c4:	dffffc02 	.word	0xdffffc02
 80136c8:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	681b      	ldr	r3, [r3, #0]
 80136d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	69db      	ldr	r3, [r3, #28]
 80136d6:	3b01      	subs	r3, #1
 80136d8:	009b      	lsls	r3, r3, #2
 80136da:	f003 031c 	and.w	r3, r3, #28
 80136de:	f06f 020f 	mvn.w	r2, #15
 80136e2:	fa02 f103 	lsl.w	r1, r2, r3
 80136e6:	687b      	ldr	r3, [r7, #4]
 80136e8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	681b      	ldr	r3, [r3, #0]
 80136ee:	430a      	orrs	r2, r1
 80136f0:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80136f2:	687b      	ldr	r3, [r7, #4]
 80136f4:	681b      	ldr	r3, [r3, #0]
 80136f6:	68da      	ldr	r2, [r3, #12]
 80136f8:	4b17      	ldr	r3, [pc, #92]	; (8013758 <HAL_ADC_Init+0x380>)
 80136fa:	4013      	ands	r3, r2
 80136fc:	69ba      	ldr	r2, [r7, #24]
 80136fe:	429a      	cmp	r2, r3
 8013700:	d10b      	bne.n	801371a <HAL_ADC_Init+0x342>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	2200      	movs	r2, #0
 8013706:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801370c:	f023 0303 	bic.w	r3, r3, #3
 8013710:	f043 0201 	orr.w	r2, r3, #1
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8013718:	e018      	b.n	801374c <HAL_ADC_Init+0x374>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801371e:	f023 0312 	bic.w	r3, r3, #18
 8013722:	f043 0210 	orr.w	r2, r3, #16
 8013726:	687b      	ldr	r3, [r7, #4]
 8013728:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 801372a:	687b      	ldr	r3, [r7, #4]
 801372c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801372e:	f043 0201 	orr.w	r2, r3, #1
 8013732:	687b      	ldr	r3, [r7, #4]
 8013734:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8013736:	2301      	movs	r3, #1
 8013738:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 801373a:	e007      	b.n	801374c <HAL_ADC_Init+0x374>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 801373c:	687b      	ldr	r3, [r7, #4]
 801373e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013740:	f043 0210 	orr.w	r2, r3, #16
 8013744:	687b      	ldr	r3, [r7, #4]
 8013746:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8013748:	2301      	movs	r3, #1
 801374a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 801374c:	7ffb      	ldrb	r3, [r7, #31]
}
 801374e:	4618      	mov	r0, r3
 8013750:	3720      	adds	r7, #32
 8013752:	46bd      	mov	sp, r7
 8013754:	bd80      	pop	{r7, pc}
 8013756:	bf00      	nop
 8013758:	833fffe7 	.word	0x833fffe7

0801375c <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 801375c:	b580      	push	{r7, lr}
 801375e:	b084      	sub	sp, #16
 8013760:	af00      	add	r7, sp, #0
 8013762:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	2b00      	cmp	r3, #0
 8013768:	d101      	bne.n	801376e <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 801376a:	2301      	movs	r3, #1
 801376c:	e06a      	b.n	8013844 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013772:	f043 0202 	orr.w	r2, r3, #2
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 801377a:	6878      	ldr	r0, [r7, #4]
 801377c:	f000 fbc4 	bl	8013f08 <ADC_ConversionStop>
 8013780:	4603      	mov	r3, r0
 8013782:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8013784:	7bfb      	ldrb	r3, [r7, #15]
 8013786:	2b00      	cmp	r3, #0
 8013788:	d10f      	bne.n	80137aa <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 801378a:	6878      	ldr	r0, [r7, #4]
 801378c:	f000 fc78 	bl	8014080 <ADC_Disable>
 8013790:	4603      	mov	r3, r0
 8013792:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8013794:	7bfb      	ldrb	r3, [r7, #15]
 8013796:	2b00      	cmp	r3, #0
 8013798:	d102      	bne.n	80137a0 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	2201      	movs	r2, #1
 801379e:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	681b      	ldr	r3, [r3, #0]
 80137a4:	4618      	mov	r0, r3
 80137a6:	f7ff fd70 	bl	801328a <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	681b      	ldr	r3, [r3, #0]
 80137ae:	685b      	ldr	r3, [r3, #4]
 80137b0:	687a      	ldr	r2, [r7, #4]
 80137b2:	6812      	ldr	r2, [r2, #0]
 80137b4:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 80137b8:	f023 0303 	bic.w	r3, r3, #3
 80137bc:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 80137be:	687b      	ldr	r3, [r7, #4]
 80137c0:	681b      	ldr	r3, [r3, #0]
 80137c2:	f240 329f 	movw	r2, #927	; 0x39f
 80137c6:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	681b      	ldr	r3, [r3, #0]
 80137cc:	68d9      	ldr	r1, [r3, #12]
 80137ce:	687b      	ldr	r3, [r7, #4]
 80137d0:	681a      	ldr	r2, [r3, #0]
 80137d2:	4b1e      	ldr	r3, [pc, #120]	; (801384c <HAL_ADC_DeInit+0xf0>)
 80137d4:	400b      	ands	r3, r1
 80137d6:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 80137d8:	687b      	ldr	r3, [r7, #4]
 80137da:	681b      	ldr	r3, [r3, #0]
 80137dc:	691a      	ldr	r2, [r3, #16]
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	681b      	ldr	r3, [r3, #0]
 80137e2:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80137e6:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 80137e8:	687b      	ldr	r3, [r7, #4]
 80137ea:	681b      	ldr	r3, [r3, #0]
 80137ec:	695a      	ldr	r2, [r3, #20]
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	681b      	ldr	r3, [r3, #0]
 80137f2:	f022 0207 	bic.w	r2, r2, #7
 80137f6:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 80137f8:	687b      	ldr	r3, [r7, #4]
 80137fa:	681b      	ldr	r3, [r3, #0]
 80137fc:	6a1a      	ldr	r2, [r3, #32]
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	681b      	ldr	r3, [r3, #0]
 8013802:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 8013806:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	681b      	ldr	r3, [r3, #0]
 801380c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	2200      	movs	r2, #0
 8013814:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8013816:	4b0e      	ldr	r3, [pc, #56]	; (8013850 <HAL_ADC_DeInit+0xf4>)
 8013818:	681b      	ldr	r3, [r3, #0]
 801381a:	4a0d      	ldr	r2, [pc, #52]	; (8013850 <HAL_ADC_DeInit+0xf4>)
 801381c:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8013820:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8013822:	6878      	ldr	r0, [r7, #4]
 8013824:	f7fe f9fe 	bl	8011c24 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8013828:	687b      	ldr	r3, [r7, #4]
 801382a:	2200      	movs	r2, #0
 801382c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	2200      	movs	r2, #0
 8013832:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8013834:	687b      	ldr	r3, [r7, #4]
 8013836:	2200      	movs	r2, #0
 8013838:	659a      	str	r2, [r3, #88]	; 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	2200      	movs	r2, #0
 801383e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8013842:	7bfb      	ldrb	r3, [r7, #15]
}
 8013844:	4618      	mov	r0, r3
 8013846:	3710      	adds	r7, #16
 8013848:	46bd      	mov	sp, r7
 801384a:	bd80      	pop	{r7, pc}
 801384c:	833e0200 	.word	0x833e0200
 8013850:	40012708 	.word	0x40012708

08013854 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8013854:	b580      	push	{r7, lr}
 8013856:	b084      	sub	sp, #16
 8013858:	af00      	add	r7, sp, #0
 801385a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 801385c:	687b      	ldr	r3, [r7, #4]
 801385e:	681b      	ldr	r3, [r3, #0]
 8013860:	4618      	mov	r0, r3
 8013862:	f7ff fda6 	bl	80133b2 <LL_ADC_REG_IsConversionOngoing>
 8013866:	4603      	mov	r3, r0
 8013868:	2b00      	cmp	r3, #0
 801386a:	d132      	bne.n	80138d2 <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 801386c:	687b      	ldr	r3, [r7, #4]
 801386e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8013872:	2b01      	cmp	r3, #1
 8013874:	d101      	bne.n	801387a <HAL_ADC_Start+0x26>
 8013876:	2302      	movs	r3, #2
 8013878:	e02e      	b.n	80138d8 <HAL_ADC_Start+0x84>
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	2201      	movs	r2, #1
 801387e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8013882:	6878      	ldr	r0, [r7, #4]
 8013884:	f000 fb7e 	bl	8013f84 <ADC_Enable>
 8013888:	4603      	mov	r3, r0
 801388a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 801388c:	7bfb      	ldrb	r3, [r7, #15]
 801388e:	2b00      	cmp	r3, #0
 8013890:	d11a      	bne.n	80138c8 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013896:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 801389a:	f023 0301 	bic.w	r3, r3, #1
 801389e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	2200      	movs	r2, #0
 80138aa:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	681b      	ldr	r3, [r3, #0]
 80138b0:	221c      	movs	r2, #28
 80138b2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80138b4:	687b      	ldr	r3, [r7, #4]
 80138b6:	2200      	movs	r2, #0
 80138b8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	681b      	ldr	r3, [r3, #0]
 80138c0:	4618      	mov	r0, r3
 80138c2:	f7ff fd50 	bl	8013366 <LL_ADC_REG_StartConversion>
 80138c6:	e006      	b.n	80138d6 <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80138c8:	687b      	ldr	r3, [r7, #4]
 80138ca:	2200      	movs	r2, #0
 80138cc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 80138d0:	e001      	b.n	80138d6 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80138d2:	2302      	movs	r3, #2
 80138d4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80138d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80138d8:	4618      	mov	r0, r3
 80138da:	3710      	adds	r7, #16
 80138dc:	46bd      	mov	sp, r7
 80138de:	bd80      	pop	{r7, pc}

080138e0 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80138e0:	b580      	push	{r7, lr}
 80138e2:	b084      	sub	sp, #16
 80138e4:	af00      	add	r7, sp, #0
 80138e6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80138ee:	2b01      	cmp	r3, #1
 80138f0:	d101      	bne.n	80138f6 <HAL_ADC_Stop+0x16>
 80138f2:	2302      	movs	r3, #2
 80138f4:	e022      	b.n	801393c <HAL_ADC_Stop+0x5c>
 80138f6:	687b      	ldr	r3, [r7, #4]
 80138f8:	2201      	movs	r2, #1
 80138fa:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80138fe:	6878      	ldr	r0, [r7, #4]
 8013900:	f000 fb02 	bl	8013f08 <ADC_ConversionStop>
 8013904:	4603      	mov	r3, r0
 8013906:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8013908:	7bfb      	ldrb	r3, [r7, #15]
 801390a:	2b00      	cmp	r3, #0
 801390c:	d111      	bne.n	8013932 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 801390e:	6878      	ldr	r0, [r7, #4]
 8013910:	f000 fbb6 	bl	8014080 <ADC_Disable>
 8013914:	4603      	mov	r3, r0
 8013916:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8013918:	7bfb      	ldrb	r3, [r7, #15]
 801391a:	2b00      	cmp	r3, #0
 801391c:	d109      	bne.n	8013932 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013922:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013926:	f023 0301 	bic.w	r3, r3, #1
 801392a:	f043 0201 	orr.w	r2, r3, #1
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	2200      	movs	r2, #0
 8013936:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 801393a:	7bfb      	ldrb	r3, [r7, #15]
}
 801393c:	4618      	mov	r0, r3
 801393e:	3710      	adds	r7, #16
 8013940:	46bd      	mov	sp, r7
 8013942:	bd80      	pop	{r7, pc}

08013944 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8013944:	b580      	push	{r7, lr}
 8013946:	b086      	sub	sp, #24
 8013948:	af00      	add	r7, sp, #0
 801394a:	60f8      	str	r0, [r7, #12]
 801394c:	60b9      	str	r1, [r7, #8]
 801394e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8013950:	68fb      	ldr	r3, [r7, #12]
 8013952:	681b      	ldr	r3, [r3, #0]
 8013954:	4618      	mov	r0, r3
 8013956:	f7ff fd2c 	bl	80133b2 <LL_ADC_REG_IsConversionOngoing>
 801395a:	4603      	mov	r3, r0
 801395c:	2b00      	cmp	r3, #0
 801395e:	d169      	bne.n	8013a34 <HAL_ADC_Start_DMA+0xf0>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8013960:	68fb      	ldr	r3, [r7, #12]
 8013962:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8013966:	2b01      	cmp	r3, #1
 8013968:	d101      	bne.n	801396e <HAL_ADC_Start_DMA+0x2a>
 801396a:	2302      	movs	r3, #2
 801396c:	e065      	b.n	8013a3a <HAL_ADC_Start_DMA+0xf6>
 801396e:	68fb      	ldr	r3, [r7, #12]
 8013970:	2201      	movs	r2, #1
 8013972:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	681b      	ldr	r3, [r3, #0]
 801397a:	68db      	ldr	r3, [r3, #12]
 801397c:	f003 0301 	and.w	r3, r3, #1
 8013980:	2b00      	cmp	r3, #0
 8013982:	d114      	bne.n	80139ae <HAL_ADC_Start_DMA+0x6a>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8013984:	68fb      	ldr	r3, [r7, #12]
 8013986:	681b      	ldr	r3, [r3, #0]
 8013988:	4618      	mov	r0, r3
 801398a:	f7ff fcc8 	bl	801331e <LL_ADC_IsEnabled>
 801398e:	4603      	mov	r3, r0
 8013990:	2b00      	cmp	r3, #0
 8013992:	d004      	beq.n	801399e <HAL_ADC_Start_DMA+0x5a>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8013994:	68fb      	ldr	r3, [r7, #12]
 8013996:	681b      	ldr	r3, [r3, #0]
 8013998:	4618      	mov	r0, r3
 801399a:	f7ff fcad 	bl	80132f8 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	681b      	ldr	r3, [r3, #0]
 80139a2:	68da      	ldr	r2, [r3, #12]
 80139a4:	68fb      	ldr	r3, [r7, #12]
 80139a6:	681b      	ldr	r3, [r3, #0]
 80139a8:	f042 0201 	orr.w	r2, r2, #1
 80139ac:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80139ae:	68f8      	ldr	r0, [r7, #12]
 80139b0:	f000 fae8 	bl	8013f84 <ADC_Enable>
 80139b4:	4603      	mov	r3, r0
 80139b6:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80139b8:	7dfb      	ldrb	r3, [r7, #23]
 80139ba:	2b00      	cmp	r3, #0
 80139bc:	d13c      	bne.n	8013a38 <HAL_ADC_Start_DMA+0xf4>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80139be:	68fb      	ldr	r3, [r7, #12]
 80139c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80139c2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80139c6:	f023 0301 	bic.w	r3, r3, #1
 80139ca:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80139ce:	68fb      	ldr	r3, [r7, #12]
 80139d0:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80139d2:	68fb      	ldr	r3, [r7, #12]
 80139d4:	2200      	movs	r2, #0
 80139d6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80139d8:	68fb      	ldr	r3, [r7, #12]
 80139da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80139dc:	4a19      	ldr	r2, [pc, #100]	; (8013a44 <HAL_ADC_Start_DMA+0x100>)
 80139de:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80139e0:	68fb      	ldr	r3, [r7, #12]
 80139e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80139e4:	4a18      	ldr	r2, [pc, #96]	; (8013a48 <HAL_ADC_Start_DMA+0x104>)
 80139e6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80139e8:	68fb      	ldr	r3, [r7, #12]
 80139ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80139ec:	4a17      	ldr	r2, [pc, #92]	; (8013a4c <HAL_ADC_Start_DMA+0x108>)
 80139ee:	635a      	str	r2, [r3, #52]	; 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80139f0:	68fb      	ldr	r3, [r7, #12]
 80139f2:	681b      	ldr	r3, [r3, #0]
 80139f4:	221c      	movs	r2, #28
 80139f6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80139f8:	68fb      	ldr	r3, [r7, #12]
 80139fa:	2200      	movs	r2, #0
 80139fc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8013a00:	68fb      	ldr	r3, [r7, #12]
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	685a      	ldr	r2, [r3, #4]
 8013a06:	68fb      	ldr	r3, [r7, #12]
 8013a08:	681b      	ldr	r3, [r3, #0]
 8013a0a:	f042 0210 	orr.w	r2, r2, #16
 8013a0e:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8013a10:	68fb      	ldr	r3, [r7, #12]
 8013a12:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8013a14:	68fb      	ldr	r3, [r7, #12]
 8013a16:	681b      	ldr	r3, [r3, #0]
 8013a18:	3340      	adds	r3, #64	; 0x40
 8013a1a:	4619      	mov	r1, r3
 8013a1c:	68ba      	ldr	r2, [r7, #8]
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	f002 ffec 	bl	80169fc <HAL_DMA_Start_IT>
 8013a24:	4603      	mov	r3, r0
 8013a26:	75fb      	strb	r3, [r7, #23]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8013a28:	68fb      	ldr	r3, [r7, #12]
 8013a2a:	681b      	ldr	r3, [r3, #0]
 8013a2c:	4618      	mov	r0, r3
 8013a2e:	f7ff fc9a 	bl	8013366 <LL_ADC_REG_StartConversion>
 8013a32:	e001      	b.n	8013a38 <HAL_ADC_Start_DMA+0xf4>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8013a34:	2302      	movs	r3, #2
 8013a36:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8013a38:	7dfb      	ldrb	r3, [r7, #23]
}
 8013a3a:	4618      	mov	r0, r3
 8013a3c:	3718      	adds	r7, #24
 8013a3e:	46bd      	mov	sp, r7
 8013a40:	bd80      	pop	{r7, pc}
 8013a42:	bf00      	nop
 8013a44:	08014131 	.word	0x08014131
 8013a48:	080141f9 	.word	0x080141f9
 8013a4c:	08014215 	.word	0x08014215

08013a50 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8013a50:	b580      	push	{r7, lr}
 8013a52:	b086      	sub	sp, #24
 8013a54:	af00      	add	r7, sp, #0
 8013a56:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8013a58:	2300      	movs	r3, #0
 8013a5a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	681b      	ldr	r3, [r3, #0]
 8013a60:	681b      	ldr	r3, [r3, #0]
 8013a62:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8013a64:	687b      	ldr	r3, [r7, #4]
 8013a66:	681b      	ldr	r3, [r3, #0]
 8013a68:	685b      	ldr	r3, [r3, #4]
 8013a6a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8013a6c:	693b      	ldr	r3, [r7, #16]
 8013a6e:	f003 0302 	and.w	r3, r3, #2
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d017      	beq.n	8013aa6 <HAL_ADC_IRQHandler+0x56>
 8013a76:	68fb      	ldr	r3, [r7, #12]
 8013a78:	f003 0302 	and.w	r3, r3, #2
 8013a7c:	2b00      	cmp	r3, #0
 8013a7e:	d012      	beq.n	8013aa6 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8013a80:	687b      	ldr	r3, [r7, #4]
 8013a82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013a84:	f003 0310 	and.w	r3, r3, #16
 8013a88:	2b00      	cmp	r3, #0
 8013a8a:	d105      	bne.n	8013a98 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8013a8c:	687b      	ldr	r3, [r7, #4]
 8013a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013a90:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8013a94:	687b      	ldr	r3, [r7, #4]
 8013a96:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8013a98:	6878      	ldr	r0, [r7, #4]
 8013a9a:	f000 fc86 	bl	80143aa <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	681b      	ldr	r3, [r3, #0]
 8013aa2:	2202      	movs	r2, #2
 8013aa4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8013aa6:	693b      	ldr	r3, [r7, #16]
 8013aa8:	f003 0304 	and.w	r3, r3, #4
 8013aac:	2b00      	cmp	r3, #0
 8013aae:	d004      	beq.n	8013aba <HAL_ADC_IRQHandler+0x6a>
 8013ab0:	68fb      	ldr	r3, [r7, #12]
 8013ab2:	f003 0304 	and.w	r3, r3, #4
 8013ab6:	2b00      	cmp	r3, #0
 8013ab8:	d109      	bne.n	8013ace <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8013aba:	693b      	ldr	r3, [r7, #16]
 8013abc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8013ac0:	2b00      	cmp	r3, #0
 8013ac2:	d051      	beq.n	8013b68 <HAL_ADC_IRQHandler+0x118>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8013ac4:	68fb      	ldr	r3, [r7, #12]
 8013ac6:	f003 0308 	and.w	r3, r3, #8
 8013aca:	2b00      	cmp	r3, #0
 8013acc:	d04c      	beq.n	8013b68 <HAL_ADC_IRQHandler+0x118>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013ad2:	f003 0310 	and.w	r3, r3, #16
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	d105      	bne.n	8013ae6 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013ade:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8013ae2:	687b      	ldr	r3, [r7, #4]
 8013ae4:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	681b      	ldr	r3, [r3, #0]
 8013aea:	4618      	mov	r0, r3
 8013aec:	f7ff fb39 	bl	8013162 <LL_ADC_REG_IsTriggerSourceSWStart>
 8013af0:	4603      	mov	r3, r0
 8013af2:	2b00      	cmp	r3, #0
 8013af4:	d031      	beq.n	8013b5a <HAL_ADC_IRQHandler+0x10a>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8013af6:	687b      	ldr	r3, [r7, #4]
 8013af8:	7e9b      	ldrb	r3, [r3, #26]
 8013afa:	2b00      	cmp	r3, #0
 8013afc:	d12d      	bne.n	8013b5a <HAL_ADC_IRQHandler+0x10a>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8013afe:	687b      	ldr	r3, [r7, #4]
 8013b00:	681b      	ldr	r3, [r3, #0]
 8013b02:	681b      	ldr	r3, [r3, #0]
 8013b04:	f003 0308 	and.w	r3, r3, #8
 8013b08:	2b08      	cmp	r3, #8
 8013b0a:	d126      	bne.n	8013b5a <HAL_ADC_IRQHandler+0x10a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	681b      	ldr	r3, [r3, #0]
 8013b10:	4618      	mov	r0, r3
 8013b12:	f7ff fc4e 	bl	80133b2 <LL_ADC_REG_IsConversionOngoing>
 8013b16:	4603      	mov	r3, r0
 8013b18:	2b00      	cmp	r3, #0
 8013b1a:	d112      	bne.n	8013b42 <HAL_ADC_IRQHandler+0xf2>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	681b      	ldr	r3, [r3, #0]
 8013b20:	685a      	ldr	r2, [r3, #4]
 8013b22:	687b      	ldr	r3, [r7, #4]
 8013b24:	681b      	ldr	r3, [r3, #0]
 8013b26:	f022 020c 	bic.w	r2, r2, #12
 8013b2a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013b30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8013b34:	f023 0301 	bic.w	r3, r3, #1
 8013b38:	f043 0201 	orr.w	r2, r3, #1
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	659a      	str	r2, [r3, #88]	; 0x58
 8013b40:	e00b      	b.n	8013b5a <HAL_ADC_IRQHandler+0x10a>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013b46:	f043 0220 	orr.w	r2, r3, #32
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8013b4e:	687b      	ldr	r3, [r7, #4]
 8013b50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8013b52:	f043 0201 	orr.w	r2, r3, #1
 8013b56:	687b      	ldr	r3, [r7, #4]
 8013b58:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8013b5a:	6878      	ldr	r0, [r7, #4]
 8013b5c:	f7fd f926 	bl	8010dac <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8013b60:	687b      	ldr	r3, [r7, #4]
 8013b62:	681b      	ldr	r3, [r3, #0]
 8013b64:	220c      	movs	r2, #12
 8013b66:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8013b68:	693b      	ldr	r3, [r7, #16]
 8013b6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	d011      	beq.n	8013b96 <HAL_ADC_IRQHandler+0x146>
 8013b72:	68fb      	ldr	r3, [r7, #12]
 8013b74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	d00c      	beq.n	8013b96 <HAL_ADC_IRQHandler+0x146>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013b80:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8013b88:	6878      	ldr	r0, [r7, #4]
 8013b8a:	f000 f87b 	bl	8013c84 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	681b      	ldr	r3, [r3, #0]
 8013b92:	2280      	movs	r2, #128	; 0x80
 8013b94:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8013b96:	693b      	ldr	r3, [r7, #16]
 8013b98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013b9c:	2b00      	cmp	r3, #0
 8013b9e:	d012      	beq.n	8013bc6 <HAL_ADC_IRQHandler+0x176>
 8013ba0:	68fb      	ldr	r3, [r7, #12]
 8013ba2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	d00d      	beq.n	8013bc6 <HAL_ADC_IRQHandler+0x176>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8013baa:	687b      	ldr	r3, [r7, #4]
 8013bac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013bae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8013bb2:	687b      	ldr	r3, [r7, #4]
 8013bb4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8013bb6:	6878      	ldr	r0, [r7, #4]
 8013bb8:	f000 fbe5 	bl	8014386 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8013bbc:	687b      	ldr	r3, [r7, #4]
 8013bbe:	681b      	ldr	r3, [r3, #0]
 8013bc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8013bc4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8013bc6:	693b      	ldr	r3, [r7, #16]
 8013bc8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8013bcc:	2b00      	cmp	r3, #0
 8013bce:	d012      	beq.n	8013bf6 <HAL_ADC_IRQHandler+0x1a6>
 8013bd0:	68fb      	ldr	r3, [r7, #12]
 8013bd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d00d      	beq.n	8013bf6 <HAL_ADC_IRQHandler+0x1a6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8013bda:	687b      	ldr	r3, [r7, #4]
 8013bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013bde:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8013be6:	6878      	ldr	r0, [r7, #4]
 8013be8:	f000 fbd6 	bl	8014398 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	681b      	ldr	r3, [r3, #0]
 8013bf0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013bf4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8013bf6:	693b      	ldr	r3, [r7, #16]
 8013bf8:	f003 0310 	and.w	r3, r3, #16
 8013bfc:	2b00      	cmp	r3, #0
 8013bfe:	d02b      	beq.n	8013c58 <HAL_ADC_IRQHandler+0x208>
 8013c00:	68fb      	ldr	r3, [r7, #12]
 8013c02:	f003 0310 	and.w	r3, r3, #16
 8013c06:	2b00      	cmp	r3, #0
 8013c08:	d026      	beq.n	8013c58 <HAL_ADC_IRQHandler+0x208>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013c0e:	2b00      	cmp	r3, #0
 8013c10:	d102      	bne.n	8013c18 <HAL_ADC_IRQHandler+0x1c8>
    {
      overrun_error = 1UL;
 8013c12:	2301      	movs	r3, #1
 8013c14:	617b      	str	r3, [r7, #20]
 8013c16:	e009      	b.n	8013c2c <HAL_ADC_IRQHandler+0x1dc>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	681b      	ldr	r3, [r3, #0]
 8013c1c:	4618      	mov	r0, r3
 8013c1e:	f7ff faf8 	bl	8013212 <LL_ADC_REG_GetDMATransfer>
 8013c22:	4603      	mov	r3, r0
 8013c24:	2b00      	cmp	r3, #0
 8013c26:	d001      	beq.n	8013c2c <HAL_ADC_IRQHandler+0x1dc>
      {
        overrun_error = 1UL;
 8013c28:	2301      	movs	r3, #1
 8013c2a:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8013c2c:	697b      	ldr	r3, [r7, #20]
 8013c2e:	2b01      	cmp	r3, #1
 8013c30:	d10e      	bne.n	8013c50 <HAL_ADC_IRQHandler+0x200>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013c36:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8013c3a:	687b      	ldr	r3, [r7, #4]
 8013c3c:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8013c3e:	687b      	ldr	r3, [r7, #4]
 8013c40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8013c42:	f043 0202 	orr.w	r2, r3, #2
 8013c46:	687b      	ldr	r3, [r7, #4]
 8013c48:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8013c4a:	6878      	ldr	r0, [r7, #4]
 8013c4c:	f7fd f8c5 	bl	8010dda <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	681b      	ldr	r3, [r3, #0]
 8013c54:	2210      	movs	r2, #16
 8013c56:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8013c58:	693b      	ldr	r3, [r7, #16]
 8013c5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8013c5e:	2b00      	cmp	r3, #0
 8013c60:	d00c      	beq.n	8013c7c <HAL_ADC_IRQHandler+0x22c>
 8013c62:	68fb      	ldr	r3, [r7, #12]
 8013c64:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8013c68:	2b00      	cmp	r3, #0
 8013c6a:	d007      	beq.n	8013c7c <HAL_ADC_IRQHandler+0x22c>
  {
    /* Level out of window 1 callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8013c6c:	6878      	ldr	r0, [r7, #4]
 8013c6e:	f000 fba5 	bl	80143bc <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8013c72:	687b      	ldr	r3, [r7, #4]
 8013c74:	681b      	ldr	r3, [r3, #0]
 8013c76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8013c7a:	601a      	str	r2, [r3, #0]
  }
}
 8013c7c:	bf00      	nop
 8013c7e:	3718      	adds	r7, #24
 8013c80:	46bd      	mov	sp, r7
 8013c82:	bd80      	pop	{r7, pc}

08013c84 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8013c84:	b480      	push	{r7}
 8013c86:	b083      	sub	sp, #12
 8013c88:	af00      	add	r7, sp, #0
 8013c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8013c8c:	bf00      	nop
 8013c8e:	370c      	adds	r7, #12
 8013c90:	46bd      	mov	sp, r7
 8013c92:	bc80      	pop	{r7}
 8013c94:	4770      	bx	lr
	...

08013c98 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8013c98:	b580      	push	{r7, lr}
 8013c9a:	b088      	sub	sp, #32
 8013c9c:	af00      	add	r7, sp, #0
 8013c9e:	6078      	str	r0, [r7, #4]
 8013ca0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8013ca2:	2300      	movs	r3, #0
 8013ca4:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8013ca6:	2300      	movs	r3, #0
 8013ca8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8013caa:	687b      	ldr	r3, [r7, #4]
 8013cac:	691b      	ldr	r3, [r3, #16]
 8013cae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8013cb8:	2b01      	cmp	r3, #1
 8013cba:	d101      	bne.n	8013cc0 <HAL_ADC_ConfigChannel+0x28>
 8013cbc:	2302      	movs	r3, #2
 8013cbe:	e110      	b.n	8013ee2 <HAL_ADC_ConfigChannel+0x24a>
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	2201      	movs	r2, #1
 8013cc4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	681b      	ldr	r3, [r3, #0]
 8013ccc:	4618      	mov	r0, r3
 8013cce:	f7ff fb70 	bl	80133b2 <LL_ADC_REG_IsConversionOngoing>
 8013cd2:	4603      	mov	r3, r0
 8013cd4:	2b00      	cmp	r3, #0
 8013cd6:	f040 80f7 	bne.w	8013ec8 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8013cda:	683b      	ldr	r3, [r7, #0]
 8013cdc:	685b      	ldr	r3, [r3, #4]
 8013cde:	2b02      	cmp	r3, #2
 8013ce0:	f000 80b1 	beq.w	8013e46 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	691b      	ldr	r3, [r3, #16]
 8013ce8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013cec:	d004      	beq.n	8013cf8 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8013cf2:	4a7e      	ldr	r2, [pc, #504]	; (8013eec <HAL_ADC_ConfigChannel+0x254>)
 8013cf4:	4293      	cmp	r3, r2
 8013cf6:	d108      	bne.n	8013d0a <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	681a      	ldr	r2, [r3, #0]
 8013cfc:	683b      	ldr	r3, [r7, #0]
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	4619      	mov	r1, r3
 8013d02:	4610      	mov	r0, r2
 8013d04:	f7ff fa60 	bl	80131c8 <LL_ADC_REG_SetSequencerChAdd>
 8013d08:	e041      	b.n	8013d8e <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8013d0e:	683b      	ldr	r3, [r7, #0]
 8013d10:	685b      	ldr	r3, [r3, #4]
 8013d12:	f003 031f 	and.w	r3, r3, #31
 8013d16:	210f      	movs	r1, #15
 8013d18:	fa01 f303 	lsl.w	r3, r1, r3
 8013d1c:	43db      	mvns	r3, r3
 8013d1e:	401a      	ands	r2, r3
 8013d20:	683b      	ldr	r3, [r7, #0]
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	d105      	bne.n	8013d38 <HAL_ADC_ConfigChannel+0xa0>
 8013d2c:	683b      	ldr	r3, [r7, #0]
 8013d2e:	681b      	ldr	r3, [r3, #0]
 8013d30:	0e9b      	lsrs	r3, r3, #26
 8013d32:	f003 031f 	and.w	r3, r3, #31
 8013d36:	e011      	b.n	8013d5c <HAL_ADC_ConfigChannel+0xc4>
 8013d38:	683b      	ldr	r3, [r7, #0]
 8013d3a:	681b      	ldr	r3, [r3, #0]
 8013d3c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8013d3e:	693b      	ldr	r3, [r7, #16]
 8013d40:	fa93 f3a3 	rbit	r3, r3
 8013d44:	60fb      	str	r3, [r7, #12]
  return result;
 8013d46:	68fb      	ldr	r3, [r7, #12]
 8013d48:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8013d4a:	697b      	ldr	r3, [r7, #20]
 8013d4c:	2b00      	cmp	r3, #0
 8013d4e:	d101      	bne.n	8013d54 <HAL_ADC_ConfigChannel+0xbc>
    return 32U;
 8013d50:	2320      	movs	r3, #32
 8013d52:	e003      	b.n	8013d5c <HAL_ADC_ConfigChannel+0xc4>
  return __builtin_clz(value);
 8013d54:	697b      	ldr	r3, [r7, #20]
 8013d56:	fab3 f383 	clz	r3, r3
 8013d5a:	b2db      	uxtb	r3, r3
 8013d5c:	6839      	ldr	r1, [r7, #0]
 8013d5e:	6849      	ldr	r1, [r1, #4]
 8013d60:	f001 011f 	and.w	r1, r1, #31
 8013d64:	408b      	lsls	r3, r1
 8013d66:	431a      	orrs	r2, r3
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8013d6c:	683b      	ldr	r3, [r7, #0]
 8013d6e:	685b      	ldr	r3, [r3, #4]
 8013d70:	089b      	lsrs	r3, r3, #2
 8013d72:	1c5a      	adds	r2, r3, #1
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	69db      	ldr	r3, [r3, #28]
 8013d78:	429a      	cmp	r2, r3
 8013d7a:	d808      	bhi.n	8013d8e <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	6818      	ldr	r0, [r3, #0]
 8013d80:	683b      	ldr	r3, [r7, #0]
 8013d82:	6859      	ldr	r1, [r3, #4]
 8013d84:	683b      	ldr	r3, [r7, #0]
 8013d86:	681b      	ldr	r3, [r3, #0]
 8013d88:	461a      	mov	r2, r3
 8013d8a:	f7ff f9fc 	bl	8013186 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8013d8e:	687b      	ldr	r3, [r7, #4]
 8013d90:	6818      	ldr	r0, [r3, #0]
 8013d92:	683b      	ldr	r3, [r7, #0]
 8013d94:	6819      	ldr	r1, [r3, #0]
 8013d96:	683b      	ldr	r3, [r7, #0]
 8013d98:	689b      	ldr	r3, [r3, #8]
 8013d9a:	461a      	mov	r2, r3
 8013d9c:	f7ff fa46 	bl	801322c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8013da0:	683b      	ldr	r3, [r7, #0]
 8013da2:	681b      	ldr	r3, [r3, #0]
 8013da4:	2b00      	cmp	r3, #0
 8013da6:	f280 8097 	bge.w	8013ed8 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8013daa:	4851      	ldr	r0, [pc, #324]	; (8013ef0 <HAL_ADC_ConfigChannel+0x258>)
 8013dac:	f7ff f9ae 	bl	801310c <LL_ADC_GetCommonPathInternalCh>
 8013db0:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8013db2:	683b      	ldr	r3, [r7, #0]
 8013db4:	681b      	ldr	r3, [r3, #0]
 8013db6:	4a4f      	ldr	r2, [pc, #316]	; (8013ef4 <HAL_ADC_ConfigChannel+0x25c>)
 8013db8:	4293      	cmp	r3, r2
 8013dba:	d120      	bne.n	8013dfe <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8013dbc:	69bb      	ldr	r3, [r7, #24]
 8013dbe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8013dc2:	2b00      	cmp	r3, #0
 8013dc4:	d11b      	bne.n	8013dfe <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013dc6:	69bb      	ldr	r3, [r7, #24]
 8013dc8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8013dcc:	4619      	mov	r1, r3
 8013dce:	4848      	ldr	r0, [pc, #288]	; (8013ef0 <HAL_ADC_ConfigChannel+0x258>)
 8013dd0:	f7ff f98a 	bl	80130e8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8013dd4:	4b48      	ldr	r3, [pc, #288]	; (8013ef8 <HAL_ADC_ConfigChannel+0x260>)
 8013dd6:	681b      	ldr	r3, [r3, #0]
 8013dd8:	099b      	lsrs	r3, r3, #6
 8013dda:	4a48      	ldr	r2, [pc, #288]	; (8013efc <HAL_ADC_ConfigChannel+0x264>)
 8013ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8013de0:	099a      	lsrs	r2, r3, #6
 8013de2:	4613      	mov	r3, r2
 8013de4:	005b      	lsls	r3, r3, #1
 8013de6:	4413      	add	r3, r2
 8013de8:	009b      	lsls	r3, r3, #2
 8013dea:	3301      	adds	r3, #1
 8013dec:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8013dee:	e002      	b.n	8013df6 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8013df0:	68bb      	ldr	r3, [r7, #8]
 8013df2:	3b01      	subs	r3, #1
 8013df4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8013df6:	68bb      	ldr	r3, [r7, #8]
 8013df8:	2b00      	cmp	r3, #0
 8013dfa:	d1f9      	bne.n	8013df0 <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8013dfc:	e06c      	b.n	8013ed8 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8013dfe:	683b      	ldr	r3, [r7, #0]
 8013e00:	681b      	ldr	r3, [r3, #0]
 8013e02:	4a3f      	ldr	r2, [pc, #252]	; (8013f00 <HAL_ADC_ConfigChannel+0x268>)
 8013e04:	4293      	cmp	r3, r2
 8013e06:	d10c      	bne.n	8013e22 <HAL_ADC_ConfigChannel+0x18a>
 8013e08:	69bb      	ldr	r3, [r7, #24]
 8013e0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8013e0e:	2b00      	cmp	r3, #0
 8013e10:	d107      	bne.n	8013e22 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013e12:	69bb      	ldr	r3, [r7, #24]
 8013e14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8013e18:	4619      	mov	r1, r3
 8013e1a:	4835      	ldr	r0, [pc, #212]	; (8013ef0 <HAL_ADC_ConfigChannel+0x258>)
 8013e1c:	f7ff f964 	bl	80130e8 <LL_ADC_SetCommonPathInternalCh>
 8013e20:	e05a      	b.n	8013ed8 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8013e22:	683b      	ldr	r3, [r7, #0]
 8013e24:	681b      	ldr	r3, [r3, #0]
 8013e26:	4a37      	ldr	r2, [pc, #220]	; (8013f04 <HAL_ADC_ConfigChannel+0x26c>)
 8013e28:	4293      	cmp	r3, r2
 8013e2a:	d155      	bne.n	8013ed8 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8013e2c:	69bb      	ldr	r3, [r7, #24]
 8013e2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	d150      	bne.n	8013ed8 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013e36:	69bb      	ldr	r3, [r7, #24]
 8013e38:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8013e3c:	4619      	mov	r1, r3
 8013e3e:	482c      	ldr	r0, [pc, #176]	; (8013ef0 <HAL_ADC_ConfigChannel+0x258>)
 8013e40:	f7ff f952 	bl	80130e8 <LL_ADC_SetCommonPathInternalCh>
 8013e44:	e048      	b.n	8013ed8 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	691b      	ldr	r3, [r3, #16]
 8013e4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013e4e:	d004      	beq.n	8013e5a <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8013e54:	4a25      	ldr	r2, [pc, #148]	; (8013eec <HAL_ADC_ConfigChannel+0x254>)
 8013e56:	4293      	cmp	r3, r2
 8013e58:	d107      	bne.n	8013e6a <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	681a      	ldr	r2, [r3, #0]
 8013e5e:	683b      	ldr	r3, [r7, #0]
 8013e60:	681b      	ldr	r3, [r3, #0]
 8013e62:	4619      	mov	r1, r3
 8013e64:	4610      	mov	r0, r2
 8013e66:	f7ff f9c1 	bl	80131ec <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8013e6a:	683b      	ldr	r3, [r7, #0]
 8013e6c:	681b      	ldr	r3, [r3, #0]
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	da32      	bge.n	8013ed8 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8013e72:	481f      	ldr	r0, [pc, #124]	; (8013ef0 <HAL_ADC_ConfigChannel+0x258>)
 8013e74:	f7ff f94a 	bl	801310c <LL_ADC_GetCommonPathInternalCh>
 8013e78:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8013e7a:	683b      	ldr	r3, [r7, #0]
 8013e7c:	681b      	ldr	r3, [r3, #0]
 8013e7e:	4a1d      	ldr	r2, [pc, #116]	; (8013ef4 <HAL_ADC_ConfigChannel+0x25c>)
 8013e80:	4293      	cmp	r3, r2
 8013e82:	d107      	bne.n	8013e94 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013e84:	69bb      	ldr	r3, [r7, #24]
 8013e86:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8013e8a:	4619      	mov	r1, r3
 8013e8c:	4818      	ldr	r0, [pc, #96]	; (8013ef0 <HAL_ADC_ConfigChannel+0x258>)
 8013e8e:	f7ff f92b 	bl	80130e8 <LL_ADC_SetCommonPathInternalCh>
 8013e92:	e021      	b.n	8013ed8 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8013e94:	683b      	ldr	r3, [r7, #0]
 8013e96:	681b      	ldr	r3, [r3, #0]
 8013e98:	4a19      	ldr	r2, [pc, #100]	; (8013f00 <HAL_ADC_ConfigChannel+0x268>)
 8013e9a:	4293      	cmp	r3, r2
 8013e9c:	d107      	bne.n	8013eae <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013e9e:	69bb      	ldr	r3, [r7, #24]
 8013ea0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8013ea4:	4619      	mov	r1, r3
 8013ea6:	4812      	ldr	r0, [pc, #72]	; (8013ef0 <HAL_ADC_ConfigChannel+0x258>)
 8013ea8:	f7ff f91e 	bl	80130e8 <LL_ADC_SetCommonPathInternalCh>
 8013eac:	e014      	b.n	8013ed8 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8013eae:	683b      	ldr	r3, [r7, #0]
 8013eb0:	681b      	ldr	r3, [r3, #0]
 8013eb2:	4a14      	ldr	r2, [pc, #80]	; (8013f04 <HAL_ADC_ConfigChannel+0x26c>)
 8013eb4:	4293      	cmp	r3, r2
 8013eb6:	d10f      	bne.n	8013ed8 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8013eb8:	69bb      	ldr	r3, [r7, #24]
 8013eba:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8013ebe:	4619      	mov	r1, r3
 8013ec0:	480b      	ldr	r0, [pc, #44]	; (8013ef0 <HAL_ADC_ConfigChannel+0x258>)
 8013ec2:	f7ff f911 	bl	80130e8 <LL_ADC_SetCommonPathInternalCh>
 8013ec6:	e007      	b.n	8013ed8 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8013ec8:	687b      	ldr	r3, [r7, #4]
 8013eca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013ecc:	f043 0220 	orr.w	r2, r3, #32
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8013ed4:	2301      	movs	r3, #1
 8013ed6:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	2200      	movs	r2, #0
 8013edc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8013ee0:	7ffb      	ldrb	r3, [r7, #31]
}
 8013ee2:	4618      	mov	r0, r3
 8013ee4:	3720      	adds	r7, #32
 8013ee6:	46bd      	mov	sp, r7
 8013ee8:	bd80      	pop	{r7, pc}
 8013eea:	bf00      	nop
 8013eec:	80000004 	.word	0x80000004
 8013ef0:	40012708 	.word	0x40012708
 8013ef4:	b0001000 	.word	0xb0001000
 8013ef8:	2000005c 	.word	0x2000005c
 8013efc:	053e2d63 	.word	0x053e2d63
 8013f00:	b8004000 	.word	0xb8004000
 8013f04:	b4002000 	.word	0xb4002000

08013f08 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8013f08:	b580      	push	{r7, lr}
 8013f0a:	b084      	sub	sp, #16
 8013f0c:	af00      	add	r7, sp, #0
 8013f0e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	681b      	ldr	r3, [r3, #0]
 8013f14:	4618      	mov	r0, r3
 8013f16:	f7ff fa4c 	bl	80133b2 <LL_ADC_REG_IsConversionOngoing>
 8013f1a:	4603      	mov	r3, r0
 8013f1c:	2b00      	cmp	r3, #0
 8013f1e:	d02c      	beq.n	8013f7a <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	681b      	ldr	r3, [r3, #0]
 8013f24:	4618      	mov	r0, r3
 8013f26:	f7ff fa0c 	bl	8013342 <LL_ADC_IsDisableOngoing>
 8013f2a:	4603      	mov	r3, r0
 8013f2c:	2b00      	cmp	r3, #0
 8013f2e:	d104      	bne.n	8013f3a <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	681b      	ldr	r3, [r3, #0]
 8013f34:	4618      	mov	r0, r3
 8013f36:	f7ff fa29 	bl	801338c <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8013f3a:	f7fe fe17 	bl	8012b6c <HAL_GetTick>
 8013f3e:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8013f40:	e014      	b.n	8013f6c <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8013f42:	f7fe fe13 	bl	8012b6c <HAL_GetTick>
 8013f46:	4602      	mov	r2, r0
 8013f48:	68fb      	ldr	r3, [r7, #12]
 8013f4a:	1ad3      	subs	r3, r2, r3
 8013f4c:	2b02      	cmp	r3, #2
 8013f4e:	d90d      	bls.n	8013f6c <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8013f50:	687b      	ldr	r3, [r7, #4]
 8013f52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013f54:	f043 0210 	orr.w	r2, r3, #16
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8013f60:	f043 0201 	orr.w	r2, r3, #1
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8013f68:	2301      	movs	r3, #1
 8013f6a:	e007      	b.n	8013f7c <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	681b      	ldr	r3, [r3, #0]
 8013f70:	689b      	ldr	r3, [r3, #8]
 8013f72:	f003 0304 	and.w	r3, r3, #4
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	d1e3      	bne.n	8013f42 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8013f7a:	2300      	movs	r3, #0
}
 8013f7c:	4618      	mov	r0, r3
 8013f7e:	3710      	adds	r7, #16
 8013f80:	46bd      	mov	sp, r7
 8013f82:	bd80      	pop	{r7, pc}

08013f84 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8013f84:	b580      	push	{r7, lr}
 8013f86:	b084      	sub	sp, #16
 8013f88:	af00      	add	r7, sp, #0
 8013f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8013f8c:	2300      	movs	r3, #0
 8013f8e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	681b      	ldr	r3, [r3, #0]
 8013f94:	4618      	mov	r0, r3
 8013f96:	f7ff f9c2 	bl	801331e <LL_ADC_IsEnabled>
 8013f9a:	4603      	mov	r3, r0
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	d162      	bne.n	8014066 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8013fa0:	687b      	ldr	r3, [r7, #4]
 8013fa2:	681b      	ldr	r3, [r3, #0]
 8013fa4:	689a      	ldr	r2, [r3, #8]
 8013fa6:	4b32      	ldr	r3, [pc, #200]	; (8014070 <ADC_Enable+0xec>)
 8013fa8:	4013      	ands	r3, r2
 8013faa:	2b00      	cmp	r3, #0
 8013fac:	d00d      	beq.n	8013fca <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013fb2:	f043 0210 	orr.w	r2, r3, #16
 8013fb6:	687b      	ldr	r3, [r7, #4]
 8013fb8:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8013fbe:	f043 0201 	orr.w	r2, r3, #1
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8013fc6:	2301      	movs	r3, #1
 8013fc8:	e04e      	b.n	8014068 <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8013fca:	687b      	ldr	r3, [r7, #4]
 8013fcc:	681b      	ldr	r3, [r3, #0]
 8013fce:	4618      	mov	r0, r3
 8013fd0:	f7ff f97f 	bl	80132d2 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8013fd4:	4827      	ldr	r0, [pc, #156]	; (8014074 <ADC_Enable+0xf0>)
 8013fd6:	f7ff f899 	bl	801310c <LL_ADC_GetCommonPathInternalCh>
 8013fda:	4603      	mov	r3, r0
 8013fdc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	d00f      	beq.n	8014004 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8013fe4:	4b24      	ldr	r3, [pc, #144]	; (8014078 <ADC_Enable+0xf4>)
 8013fe6:	681b      	ldr	r3, [r3, #0]
 8013fe8:	099b      	lsrs	r3, r3, #6
 8013fea:	4a24      	ldr	r2, [pc, #144]	; (801407c <ADC_Enable+0xf8>)
 8013fec:	fba2 2303 	umull	r2, r3, r2, r3
 8013ff0:	099b      	lsrs	r3, r3, #6
 8013ff2:	3301      	adds	r3, #1
 8013ff4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8013ff6:	e002      	b.n	8013ffe <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8013ff8:	68bb      	ldr	r3, [r7, #8]
 8013ffa:	3b01      	subs	r3, #1
 8013ffc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8013ffe:	68bb      	ldr	r3, [r7, #8]
 8014000:	2b00      	cmp	r3, #0
 8014002:	d1f9      	bne.n	8013ff8 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	7e5b      	ldrb	r3, [r3, #25]
 8014008:	2b01      	cmp	r3, #1
 801400a:	d02c      	beq.n	8014066 <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 801400c:	f7fe fdae 	bl	8012b6c <HAL_GetTick>
 8014010:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8014012:	e021      	b.n	8014058 <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8014014:	687b      	ldr	r3, [r7, #4]
 8014016:	681b      	ldr	r3, [r3, #0]
 8014018:	4618      	mov	r0, r3
 801401a:	f7ff f980 	bl	801331e <LL_ADC_IsEnabled>
 801401e:	4603      	mov	r3, r0
 8014020:	2b00      	cmp	r3, #0
 8014022:	d104      	bne.n	801402e <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8014024:	687b      	ldr	r3, [r7, #4]
 8014026:	681b      	ldr	r3, [r3, #0]
 8014028:	4618      	mov	r0, r3
 801402a:	f7ff f952 	bl	80132d2 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 801402e:	f7fe fd9d 	bl	8012b6c <HAL_GetTick>
 8014032:	4602      	mov	r2, r0
 8014034:	68fb      	ldr	r3, [r7, #12]
 8014036:	1ad3      	subs	r3, r2, r3
 8014038:	2b02      	cmp	r3, #2
 801403a:	d90d      	bls.n	8014058 <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 801403c:	687b      	ldr	r3, [r7, #4]
 801403e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014040:	f043 0210 	orr.w	r2, r3, #16
 8014044:	687b      	ldr	r3, [r7, #4]
 8014046:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8014048:	687b      	ldr	r3, [r7, #4]
 801404a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801404c:	f043 0201 	orr.w	r2, r3, #1
 8014050:	687b      	ldr	r3, [r7, #4]
 8014052:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8014054:	2301      	movs	r3, #1
 8014056:	e007      	b.n	8014068 <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8014058:	687b      	ldr	r3, [r7, #4]
 801405a:	681b      	ldr	r3, [r3, #0]
 801405c:	681b      	ldr	r3, [r3, #0]
 801405e:	f003 0301 	and.w	r3, r3, #1
 8014062:	2b01      	cmp	r3, #1
 8014064:	d1d6      	bne.n	8014014 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8014066:	2300      	movs	r3, #0
}
 8014068:	4618      	mov	r0, r3
 801406a:	3710      	adds	r7, #16
 801406c:	46bd      	mov	sp, r7
 801406e:	bd80      	pop	{r7, pc}
 8014070:	80000017 	.word	0x80000017
 8014074:	40012708 	.word	0x40012708
 8014078:	2000005c 	.word	0x2000005c
 801407c:	053e2d63 	.word	0x053e2d63

08014080 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8014080:	b580      	push	{r7, lr}
 8014082:	b084      	sub	sp, #16
 8014084:	af00      	add	r7, sp, #0
 8014086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8014088:	687b      	ldr	r3, [r7, #4]
 801408a:	681b      	ldr	r3, [r3, #0]
 801408c:	4618      	mov	r0, r3
 801408e:	f7ff f958 	bl	8013342 <LL_ADC_IsDisableOngoing>
 8014092:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8014094:	687b      	ldr	r3, [r7, #4]
 8014096:	681b      	ldr	r3, [r3, #0]
 8014098:	4618      	mov	r0, r3
 801409a:	f7ff f940 	bl	801331e <LL_ADC_IsEnabled>
 801409e:	4603      	mov	r3, r0
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d040      	beq.n	8014126 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 80140a4:	68fb      	ldr	r3, [r7, #12]
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	d13d      	bne.n	8014126 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80140aa:	687b      	ldr	r3, [r7, #4]
 80140ac:	681b      	ldr	r3, [r3, #0]
 80140ae:	689b      	ldr	r3, [r3, #8]
 80140b0:	f003 0305 	and.w	r3, r3, #5
 80140b4:	2b01      	cmp	r3, #1
 80140b6:	d10c      	bne.n	80140d2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80140b8:	687b      	ldr	r3, [r7, #4]
 80140ba:	681b      	ldr	r3, [r3, #0]
 80140bc:	4618      	mov	r0, r3
 80140be:	f7ff f91b 	bl	80132f8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	2203      	movs	r2, #3
 80140c8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80140ca:	f7fe fd4f 	bl	8012b6c <HAL_GetTick>
 80140ce:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80140d0:	e022      	b.n	8014118 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80140d6:	f043 0210 	orr.w	r2, r3, #16
 80140da:	687b      	ldr	r3, [r7, #4]
 80140dc:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80140e2:	f043 0201 	orr.w	r2, r3, #1
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 80140ea:	2301      	movs	r3, #1
 80140ec:	e01c      	b.n	8014128 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80140ee:	f7fe fd3d 	bl	8012b6c <HAL_GetTick>
 80140f2:	4602      	mov	r2, r0
 80140f4:	68bb      	ldr	r3, [r7, #8]
 80140f6:	1ad3      	subs	r3, r2, r3
 80140f8:	2b02      	cmp	r3, #2
 80140fa:	d90d      	bls.n	8014118 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80140fc:	687b      	ldr	r3, [r7, #4]
 80140fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014100:	f043 0210 	orr.w	r2, r3, #16
 8014104:	687b      	ldr	r3, [r7, #4]
 8014106:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8014108:	687b      	ldr	r3, [r7, #4]
 801410a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801410c:	f043 0201 	orr.w	r2, r3, #1
 8014110:	687b      	ldr	r3, [r7, #4]
 8014112:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8014114:	2301      	movs	r3, #1
 8014116:	e007      	b.n	8014128 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	681b      	ldr	r3, [r3, #0]
 801411c:	689b      	ldr	r3, [r3, #8]
 801411e:	f003 0301 	and.w	r3, r3, #1
 8014122:	2b00      	cmp	r3, #0
 8014124:	d1e3      	bne.n	80140ee <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8014126:	2300      	movs	r3, #0
}
 8014128:	4618      	mov	r0, r3
 801412a:	3710      	adds	r7, #16
 801412c:	46bd      	mov	sp, r7
 801412e:	bd80      	pop	{r7, pc}

08014130 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8014130:	b580      	push	{r7, lr}
 8014132:	b084      	sub	sp, #16
 8014134:	af00      	add	r7, sp, #0
 8014136:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801413c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014142:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8014146:	2b00      	cmp	r3, #0
 8014148:	d143      	bne.n	80141d2 <ADC_DMAConvCplt+0xa2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 801414a:	68fb      	ldr	r3, [r7, #12]
 801414c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801414e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8014152:	68fb      	ldr	r3, [r7, #12]
 8014154:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8014156:	68fb      	ldr	r3, [r7, #12]
 8014158:	681b      	ldr	r3, [r3, #0]
 801415a:	4618      	mov	r0, r3
 801415c:	f7ff f801 	bl	8013162 <LL_ADC_REG_IsTriggerSourceSWStart>
 8014160:	4603      	mov	r3, r0
 8014162:	2b00      	cmp	r3, #0
 8014164:	d031      	beq.n	80141ca <ADC_DMAConvCplt+0x9a>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8014166:	68fb      	ldr	r3, [r7, #12]
 8014168:	7e9b      	ldrb	r3, [r3, #26]
 801416a:	2b00      	cmp	r3, #0
 801416c:	d12d      	bne.n	80141ca <ADC_DMAConvCplt+0x9a>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 801416e:	68fb      	ldr	r3, [r7, #12]
 8014170:	681b      	ldr	r3, [r3, #0]
 8014172:	681b      	ldr	r3, [r3, #0]
 8014174:	f003 0308 	and.w	r3, r3, #8
 8014178:	2b08      	cmp	r3, #8
 801417a:	d126      	bne.n	80141ca <ADC_DMAConvCplt+0x9a>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 801417c:	68fb      	ldr	r3, [r7, #12]
 801417e:	681b      	ldr	r3, [r3, #0]
 8014180:	4618      	mov	r0, r3
 8014182:	f7ff f916 	bl	80133b2 <LL_ADC_REG_IsConversionOngoing>
 8014186:	4603      	mov	r3, r0
 8014188:	2b00      	cmp	r3, #0
 801418a:	d112      	bne.n	80141b2 <ADC_DMAConvCplt+0x82>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 801418c:	68fb      	ldr	r3, [r7, #12]
 801418e:	681b      	ldr	r3, [r3, #0]
 8014190:	685a      	ldr	r2, [r3, #4]
 8014192:	68fb      	ldr	r3, [r7, #12]
 8014194:	681b      	ldr	r3, [r3, #0]
 8014196:	f022 020c 	bic.w	r2, r2, #12
 801419a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 801419c:	68fb      	ldr	r3, [r7, #12]
 801419e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80141a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80141a4:	f023 0301 	bic.w	r3, r3, #1
 80141a8:	f043 0201 	orr.w	r2, r3, #1
 80141ac:	68fb      	ldr	r3, [r7, #12]
 80141ae:	659a      	str	r2, [r3, #88]	; 0x58
 80141b0:	e00b      	b.n	80141ca <ADC_DMAConvCplt+0x9a>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80141b2:	68fb      	ldr	r3, [r7, #12]
 80141b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80141b6:	f043 0220 	orr.w	r2, r3, #32
 80141ba:	68fb      	ldr	r3, [r7, #12]
 80141bc:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80141be:	68fb      	ldr	r3, [r7, #12]
 80141c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80141c2:	f043 0201 	orr.w	r2, r3, #1
 80141c6:	68fb      	ldr	r3, [r7, #12]
 80141c8:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80141ca:	68f8      	ldr	r0, [r7, #12]
 80141cc:	f7fc fdee 	bl	8010dac <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80141d0:	e00e      	b.n	80141f0 <ADC_DMAConvCplt+0xc0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80141d2:	68fb      	ldr	r3, [r7, #12]
 80141d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80141d6:	f003 0310 	and.w	r3, r3, #16
 80141da:	2b00      	cmp	r3, #0
 80141dc:	d003      	beq.n	80141e6 <ADC_DMAConvCplt+0xb6>
      HAL_ADC_ErrorCallback(hadc);
 80141de:	68f8      	ldr	r0, [r7, #12]
 80141e0:	f7fc fdfb 	bl	8010dda <HAL_ADC_ErrorCallback>
}
 80141e4:	e004      	b.n	80141f0 <ADC_DMAConvCplt+0xc0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80141e6:	68fb      	ldr	r3, [r7, #12]
 80141e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80141ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80141ec:	6878      	ldr	r0, [r7, #4]
 80141ee:	4798      	blx	r3
}
 80141f0:	bf00      	nop
 80141f2:	3710      	adds	r7, #16
 80141f4:	46bd      	mov	sp, r7
 80141f6:	bd80      	pop	{r7, pc}

080141f8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80141f8:	b580      	push	{r7, lr}
 80141fa:	b084      	sub	sp, #16
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8014200:	687b      	ldr	r3, [r7, #4]
 8014202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014204:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8014206:	68f8      	ldr	r0, [r7, #12]
 8014208:	f7fc fdde 	bl	8010dc8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 801420c:	bf00      	nop
 801420e:	3710      	adds	r7, #16
 8014210:	46bd      	mov	sp, r7
 8014212:	bd80      	pop	{r7, pc}

08014214 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8014214:	b580      	push	{r7, lr}
 8014216:	b084      	sub	sp, #16
 8014218:	af00      	add	r7, sp, #0
 801421a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014220:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8014222:	68fb      	ldr	r3, [r7, #12]
 8014224:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014226:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801422a:	68fb      	ldr	r3, [r7, #12]
 801422c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 801422e:	68fb      	ldr	r3, [r7, #12]
 8014230:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8014232:	f043 0204 	orr.w	r2, r3, #4
 8014236:	68fb      	ldr	r3, [r7, #12]
 8014238:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 801423a:	68f8      	ldr	r0, [r7, #12]
 801423c:	f7fc fdcd 	bl	8010dda <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8014240:	bf00      	nop
 8014242:	3710      	adds	r7, #16
 8014244:	46bd      	mov	sp, r7
 8014246:	bd80      	pop	{r7, pc}

08014248 <LL_ADC_IsEnabled>:
{
 8014248:	b480      	push	{r7}
 801424a:	b083      	sub	sp, #12
 801424c:	af00      	add	r7, sp, #0
 801424e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	689b      	ldr	r3, [r3, #8]
 8014254:	f003 0301 	and.w	r3, r3, #1
 8014258:	2b01      	cmp	r3, #1
 801425a:	d101      	bne.n	8014260 <LL_ADC_IsEnabled+0x18>
 801425c:	2301      	movs	r3, #1
 801425e:	e000      	b.n	8014262 <LL_ADC_IsEnabled+0x1a>
 8014260:	2300      	movs	r3, #0
}
 8014262:	4618      	mov	r0, r3
 8014264:	370c      	adds	r7, #12
 8014266:	46bd      	mov	sp, r7
 8014268:	bc80      	pop	{r7}
 801426a:	4770      	bx	lr

0801426c <LL_ADC_IsCalibrationOnGoing>:
{
 801426c:	b480      	push	{r7}
 801426e:	b083      	sub	sp, #12
 8014270:	af00      	add	r7, sp, #0
 8014272:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8014274:	687b      	ldr	r3, [r7, #4]
 8014276:	689b      	ldr	r3, [r3, #8]
 8014278:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801427c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8014280:	d101      	bne.n	8014286 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8014282:	2301      	movs	r3, #1
 8014284:	e000      	b.n	8014288 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8014286:	2300      	movs	r3, #0
}
 8014288:	4618      	mov	r0, r3
 801428a:	370c      	adds	r7, #12
 801428c:	46bd      	mov	sp, r7
 801428e:	bc80      	pop	{r7}
 8014290:	4770      	bx	lr

08014292 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8014292:	b580      	push	{r7, lr}
 8014294:	b086      	sub	sp, #24
 8014296:	af00      	add	r7, sp, #0
 8014298:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 801429a:	2300      	movs	r3, #0
 801429c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 801429e:	687b      	ldr	r3, [r7, #4]
 80142a0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80142a4:	2b01      	cmp	r3, #1
 80142a6:	d101      	bne.n	80142ac <HAL_ADCEx_Calibration_Start+0x1a>
 80142a8:	2302      	movs	r3, #2
 80142aa:	e068      	b.n	801437e <HAL_ADCEx_Calibration_Start+0xec>
 80142ac:	687b      	ldr	r3, [r7, #4]
 80142ae:	2201      	movs	r2, #1
 80142b0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80142b4:	6878      	ldr	r0, [r7, #4]
 80142b6:	f7ff fee3 	bl	8014080 <ADC_Disable>
 80142ba:	4603      	mov	r3, r0
 80142bc:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	681b      	ldr	r3, [r3, #0]
 80142c2:	4618      	mov	r0, r3
 80142c4:	f7ff ffc0 	bl	8014248 <LL_ADC_IsEnabled>
 80142c8:	4603      	mov	r3, r0
 80142ca:	2b00      	cmp	r3, #0
 80142cc:	d14c      	bne.n	8014368 <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80142ce:	687b      	ldr	r3, [r7, #4]
 80142d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80142d2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80142d6:	f043 0202 	orr.w	r2, r3, #2
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	681b      	ldr	r3, [r3, #0]
 80142e2:	68db      	ldr	r3, [r3, #12]
 80142e4:	f003 0303 	and.w	r3, r3, #3
 80142e8:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	681b      	ldr	r3, [r3, #0]
 80142ee:	68da      	ldr	r2, [r3, #12]
 80142f0:	687b      	ldr	r3, [r7, #4]
 80142f2:	681b      	ldr	r3, [r3, #0]
 80142f4:	f022 0203 	bic.w	r2, r2, #3
 80142f8:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	681b      	ldr	r3, [r3, #0]
 80142fe:	689a      	ldr	r2, [r3, #8]
 8014300:	687b      	ldr	r3, [r7, #4]
 8014302:	681b      	ldr	r3, [r3, #0]
 8014304:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8014308:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 801430a:	e014      	b.n	8014336 <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 801430c:	68fb      	ldr	r3, [r7, #12]
 801430e:	3301      	adds	r3, #1
 8014310:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8014312:	68fb      	ldr	r3, [r7, #12]
 8014314:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8014318:	d30d      	bcc.n	8014336 <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 801431a:	687b      	ldr	r3, [r7, #4]
 801431c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801431e:	f023 0312 	bic.w	r3, r3, #18
 8014322:	f043 0210 	orr.w	r2, r3, #16
 8014326:	687b      	ldr	r3, [r7, #4]
 8014328:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	2200      	movs	r2, #0
 801432e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8014332:	2301      	movs	r3, #1
 8014334:	e023      	b.n	801437e <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	681b      	ldr	r3, [r3, #0]
 801433a:	4618      	mov	r0, r3
 801433c:	f7ff ff96 	bl	801426c <LL_ADC_IsCalibrationOnGoing>
 8014340:	4603      	mov	r3, r0
 8014342:	2b00      	cmp	r3, #0
 8014344:	d1e2      	bne.n	801430c <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8014346:	687b      	ldr	r3, [r7, #4]
 8014348:	681b      	ldr	r3, [r3, #0]
 801434a:	68d9      	ldr	r1, [r3, #12]
 801434c:	687b      	ldr	r3, [r7, #4]
 801434e:	681b      	ldr	r3, [r3, #0]
 8014350:	693a      	ldr	r2, [r7, #16]
 8014352:	430a      	orrs	r2, r1
 8014354:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8014356:	687b      	ldr	r3, [r7, #4]
 8014358:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801435a:	f023 0303 	bic.w	r3, r3, #3
 801435e:	f043 0201 	orr.w	r2, r3, #1
 8014362:	687b      	ldr	r3, [r7, #4]
 8014364:	659a      	str	r2, [r3, #88]	; 0x58
 8014366:	e005      	b.n	8014374 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801436c:	f043 0210 	orr.w	r2, r3, #16
 8014370:	687b      	ldr	r3, [r7, #4]
 8014372:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8014374:	687b      	ldr	r3, [r7, #4]
 8014376:	2200      	movs	r2, #0
 8014378:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 801437c:	7dfb      	ldrb	r3, [r7, #23]
}
 801437e:	4618      	mov	r0, r3
 8014380:	3718      	adds	r7, #24
 8014382:	46bd      	mov	sp, r7
 8014384:	bd80      	pop	{r7, pc}

08014386 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8014386:	b480      	push	{r7}
 8014388:	b083      	sub	sp, #12
 801438a:	af00      	add	r7, sp, #0
 801438c:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 801438e:	bf00      	nop
 8014390:	370c      	adds	r7, #12
 8014392:	46bd      	mov	sp, r7
 8014394:	bc80      	pop	{r7}
 8014396:	4770      	bx	lr

08014398 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8014398:	b480      	push	{r7}
 801439a:	b083      	sub	sp, #12
 801439c:	af00      	add	r7, sp, #0
 801439e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80143a0:	bf00      	nop
 80143a2:	370c      	adds	r7, #12
 80143a4:	46bd      	mov	sp, r7
 80143a6:	bc80      	pop	{r7}
 80143a8:	4770      	bx	lr

080143aa <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80143aa:	b480      	push	{r7}
 80143ac:	b083      	sub	sp, #12
 80143ae:	af00      	add	r7, sp, #0
 80143b0:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80143b2:	bf00      	nop
 80143b4:	370c      	adds	r7, #12
 80143b6:	46bd      	mov	sp, r7
 80143b8:	bc80      	pop	{r7}
 80143ba:	4770      	bx	lr

080143bc <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 80143bc:	b480      	push	{r7}
 80143be:	b083      	sub	sp, #12
 80143c0:	af00      	add	r7, sp, #0
 80143c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 80143c4:	bf00      	nop
 80143c6:	370c      	adds	r7, #12
 80143c8:	46bd      	mov	sp, r7
 80143ca:	bc80      	pop	{r7}
 80143cc:	4770      	bx	lr
	...

080143d0 <__NVIC_SetPriorityGrouping>:
{
 80143d0:	b480      	push	{r7}
 80143d2:	b085      	sub	sp, #20
 80143d4:	af00      	add	r7, sp, #0
 80143d6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80143d8:	687b      	ldr	r3, [r7, #4]
 80143da:	f003 0307 	and.w	r3, r3, #7
 80143de:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80143e0:	4b0c      	ldr	r3, [pc, #48]	; (8014414 <__NVIC_SetPriorityGrouping+0x44>)
 80143e2:	68db      	ldr	r3, [r3, #12]
 80143e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80143e6:	68ba      	ldr	r2, [r7, #8]
 80143e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80143ec:	4013      	ands	r3, r2
 80143ee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80143f0:	68fb      	ldr	r3, [r7, #12]
 80143f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80143f4:	68bb      	ldr	r3, [r7, #8]
 80143f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80143f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80143fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8014400:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8014402:	4a04      	ldr	r2, [pc, #16]	; (8014414 <__NVIC_SetPriorityGrouping+0x44>)
 8014404:	68bb      	ldr	r3, [r7, #8]
 8014406:	60d3      	str	r3, [r2, #12]
}
 8014408:	bf00      	nop
 801440a:	3714      	adds	r7, #20
 801440c:	46bd      	mov	sp, r7
 801440e:	bc80      	pop	{r7}
 8014410:	4770      	bx	lr
 8014412:	bf00      	nop
 8014414:	e000ed00 	.word	0xe000ed00

08014418 <__NVIC_GetPriorityGrouping>:
{
 8014418:	b480      	push	{r7}
 801441a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 801441c:	4b04      	ldr	r3, [pc, #16]	; (8014430 <__NVIC_GetPriorityGrouping+0x18>)
 801441e:	68db      	ldr	r3, [r3, #12]
 8014420:	0a1b      	lsrs	r3, r3, #8
 8014422:	f003 0307 	and.w	r3, r3, #7
}
 8014426:	4618      	mov	r0, r3
 8014428:	46bd      	mov	sp, r7
 801442a:	bc80      	pop	{r7}
 801442c:	4770      	bx	lr
 801442e:	bf00      	nop
 8014430:	e000ed00 	.word	0xe000ed00

08014434 <__NVIC_EnableIRQ>:
{
 8014434:	b480      	push	{r7}
 8014436:	b083      	sub	sp, #12
 8014438:	af00      	add	r7, sp, #0
 801443a:	4603      	mov	r3, r0
 801443c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801443e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014442:	2b00      	cmp	r3, #0
 8014444:	db0b      	blt.n	801445e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8014446:	79fb      	ldrb	r3, [r7, #7]
 8014448:	f003 021f 	and.w	r2, r3, #31
 801444c:	4906      	ldr	r1, [pc, #24]	; (8014468 <__NVIC_EnableIRQ+0x34>)
 801444e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014452:	095b      	lsrs	r3, r3, #5
 8014454:	2001      	movs	r0, #1
 8014456:	fa00 f202 	lsl.w	r2, r0, r2
 801445a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 801445e:	bf00      	nop
 8014460:	370c      	adds	r7, #12
 8014462:	46bd      	mov	sp, r7
 8014464:	bc80      	pop	{r7}
 8014466:	4770      	bx	lr
 8014468:	e000e100 	.word	0xe000e100

0801446c <__NVIC_DisableIRQ>:
{
 801446c:	b480      	push	{r7}
 801446e:	b083      	sub	sp, #12
 8014470:	af00      	add	r7, sp, #0
 8014472:	4603      	mov	r3, r0
 8014474:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8014476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801447a:	2b00      	cmp	r3, #0
 801447c:	db12      	blt.n	80144a4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801447e:	79fb      	ldrb	r3, [r7, #7]
 8014480:	f003 021f 	and.w	r2, r3, #31
 8014484:	490a      	ldr	r1, [pc, #40]	; (80144b0 <__NVIC_DisableIRQ+0x44>)
 8014486:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801448a:	095b      	lsrs	r3, r3, #5
 801448c:	2001      	movs	r0, #1
 801448e:	fa00 f202 	lsl.w	r2, r0, r2
 8014492:	3320      	adds	r3, #32
 8014494:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8014498:	f3bf 8f4f 	dsb	sy
}
 801449c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 801449e:	f3bf 8f6f 	isb	sy
}
 80144a2:	bf00      	nop
}
 80144a4:	bf00      	nop
 80144a6:	370c      	adds	r7, #12
 80144a8:	46bd      	mov	sp, r7
 80144aa:	bc80      	pop	{r7}
 80144ac:	4770      	bx	lr
 80144ae:	bf00      	nop
 80144b0:	e000e100 	.word	0xe000e100

080144b4 <__NVIC_SetPriority>:
{
 80144b4:	b480      	push	{r7}
 80144b6:	b083      	sub	sp, #12
 80144b8:	af00      	add	r7, sp, #0
 80144ba:	4603      	mov	r3, r0
 80144bc:	6039      	str	r1, [r7, #0]
 80144be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80144c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80144c4:	2b00      	cmp	r3, #0
 80144c6:	db0a      	blt.n	80144de <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80144c8:	683b      	ldr	r3, [r7, #0]
 80144ca:	b2da      	uxtb	r2, r3
 80144cc:	490c      	ldr	r1, [pc, #48]	; (8014500 <__NVIC_SetPriority+0x4c>)
 80144ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80144d2:	0112      	lsls	r2, r2, #4
 80144d4:	b2d2      	uxtb	r2, r2
 80144d6:	440b      	add	r3, r1
 80144d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80144dc:	e00a      	b.n	80144f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80144de:	683b      	ldr	r3, [r7, #0]
 80144e0:	b2da      	uxtb	r2, r3
 80144e2:	4908      	ldr	r1, [pc, #32]	; (8014504 <__NVIC_SetPriority+0x50>)
 80144e4:	79fb      	ldrb	r3, [r7, #7]
 80144e6:	f003 030f 	and.w	r3, r3, #15
 80144ea:	3b04      	subs	r3, #4
 80144ec:	0112      	lsls	r2, r2, #4
 80144ee:	b2d2      	uxtb	r2, r2
 80144f0:	440b      	add	r3, r1
 80144f2:	761a      	strb	r2, [r3, #24]
}
 80144f4:	bf00      	nop
 80144f6:	370c      	adds	r7, #12
 80144f8:	46bd      	mov	sp, r7
 80144fa:	bc80      	pop	{r7}
 80144fc:	4770      	bx	lr
 80144fe:	bf00      	nop
 8014500:	e000e100 	.word	0xe000e100
 8014504:	e000ed00 	.word	0xe000ed00

08014508 <NVIC_EncodePriority>:
{
 8014508:	b480      	push	{r7}
 801450a:	b089      	sub	sp, #36	; 0x24
 801450c:	af00      	add	r7, sp, #0
 801450e:	60f8      	str	r0, [r7, #12]
 8014510:	60b9      	str	r1, [r7, #8]
 8014512:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8014514:	68fb      	ldr	r3, [r7, #12]
 8014516:	f003 0307 	and.w	r3, r3, #7
 801451a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 801451c:	69fb      	ldr	r3, [r7, #28]
 801451e:	f1c3 0307 	rsb	r3, r3, #7
 8014522:	2b04      	cmp	r3, #4
 8014524:	bf28      	it	cs
 8014526:	2304      	movcs	r3, #4
 8014528:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 801452a:	69fb      	ldr	r3, [r7, #28]
 801452c:	3304      	adds	r3, #4
 801452e:	2b06      	cmp	r3, #6
 8014530:	d902      	bls.n	8014538 <NVIC_EncodePriority+0x30>
 8014532:	69fb      	ldr	r3, [r7, #28]
 8014534:	3b03      	subs	r3, #3
 8014536:	e000      	b.n	801453a <NVIC_EncodePriority+0x32>
 8014538:	2300      	movs	r3, #0
 801453a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 801453c:	f04f 32ff 	mov.w	r2, #4294967295
 8014540:	69bb      	ldr	r3, [r7, #24]
 8014542:	fa02 f303 	lsl.w	r3, r2, r3
 8014546:	43da      	mvns	r2, r3
 8014548:	68bb      	ldr	r3, [r7, #8]
 801454a:	401a      	ands	r2, r3
 801454c:	697b      	ldr	r3, [r7, #20]
 801454e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8014550:	f04f 31ff 	mov.w	r1, #4294967295
 8014554:	697b      	ldr	r3, [r7, #20]
 8014556:	fa01 f303 	lsl.w	r3, r1, r3
 801455a:	43d9      	mvns	r1, r3
 801455c:	687b      	ldr	r3, [r7, #4]
 801455e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8014560:	4313      	orrs	r3, r2
}
 8014562:	4618      	mov	r0, r3
 8014564:	3724      	adds	r7, #36	; 0x24
 8014566:	46bd      	mov	sp, r7
 8014568:	bc80      	pop	{r7}
 801456a:	4770      	bx	lr

0801456c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801456c:	b580      	push	{r7, lr}
 801456e:	b082      	sub	sp, #8
 8014570:	af00      	add	r7, sp, #0
 8014572:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8014574:	6878      	ldr	r0, [r7, #4]
 8014576:	f7ff ff2b 	bl	80143d0 <__NVIC_SetPriorityGrouping>
}
 801457a:	bf00      	nop
 801457c:	3708      	adds	r7, #8
 801457e:	46bd      	mov	sp, r7
 8014580:	bd80      	pop	{r7, pc}

08014582 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8014582:	b580      	push	{r7, lr}
 8014584:	b086      	sub	sp, #24
 8014586:	af00      	add	r7, sp, #0
 8014588:	4603      	mov	r3, r0
 801458a:	60b9      	str	r1, [r7, #8]
 801458c:	607a      	str	r2, [r7, #4]
 801458e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8014590:	f7ff ff42 	bl	8014418 <__NVIC_GetPriorityGrouping>
 8014594:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8014596:	687a      	ldr	r2, [r7, #4]
 8014598:	68b9      	ldr	r1, [r7, #8]
 801459a:	6978      	ldr	r0, [r7, #20]
 801459c:	f7ff ffb4 	bl	8014508 <NVIC_EncodePriority>
 80145a0:	4602      	mov	r2, r0
 80145a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80145a6:	4611      	mov	r1, r2
 80145a8:	4618      	mov	r0, r3
 80145aa:	f7ff ff83 	bl	80144b4 <__NVIC_SetPriority>
}
 80145ae:	bf00      	nop
 80145b0:	3718      	adds	r7, #24
 80145b2:	46bd      	mov	sp, r7
 80145b4:	bd80      	pop	{r7, pc}

080145b6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80145b6:	b580      	push	{r7, lr}
 80145b8:	b082      	sub	sp, #8
 80145ba:	af00      	add	r7, sp, #0
 80145bc:	4603      	mov	r3, r0
 80145be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80145c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80145c4:	4618      	mov	r0, r3
 80145c6:	f7ff ff35 	bl	8014434 <__NVIC_EnableIRQ>
}
 80145ca:	bf00      	nop
 80145cc:	3708      	adds	r7, #8
 80145ce:	46bd      	mov	sp, r7
 80145d0:	bd80      	pop	{r7, pc}

080145d2 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80145d2:	b580      	push	{r7, lr}
 80145d4:	b082      	sub	sp, #8
 80145d6:	af00      	add	r7, sp, #0
 80145d8:	4603      	mov	r3, r0
 80145da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80145dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80145e0:	4618      	mov	r0, r3
 80145e2:	f7ff ff43 	bl	801446c <__NVIC_DisableIRQ>
}
 80145e6:	bf00      	nop
 80145e8:	3708      	adds	r7, #8
 80145ea:	46bd      	mov	sp, r7
 80145ec:	bd80      	pop	{r7, pc}

080145ee <HAL_CRYP_Init>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 80145ee:	b580      	push	{r7, lr}
 80145f0:	b082      	sub	sp, #8
 80145f2:	af00      	add	r7, sp, #0
 80145f4:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 80145f6:	687b      	ldr	r3, [r7, #4]
 80145f8:	2b00      	cmp	r3, #0
 80145fa:	d101      	bne.n	8014600 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 80145fc:	2301      	movs	r3, #1
 80145fe:	e02d      	b.n	801465c <HAL_CRYP_Init+0x6e>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8014606:	b2db      	uxtb	r3, r3
 8014608:	2b00      	cmp	r3, #0
 801460a:	d106      	bne.n	801461a <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	2200      	movs	r2, #0
 8014610:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 8014614:	6878      	ldr	r0, [r7, #4]
 8014616:	f7fd fc5b 	bl	8011ed0 <HAL_CRYP_MspInit>
  }
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size (This bit field is do not care in the DES or TDES modes), data type and Algorithm */
  MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD, hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);
 801461a:	687b      	ldr	r3, [r7, #4]
 801461c:	681b      	ldr	r3, [r3, #0]
 801461e:	681b      	ldr	r3, [r3, #0]
 8014620:	f423 23a0 	bic.w	r3, r3, #327680	; 0x50000
 8014624:	f023 0366 	bic.w	r3, r3, #102	; 0x66
 8014628:	687a      	ldr	r2, [r7, #4]
 801462a:	6851      	ldr	r1, [r2, #4]
 801462c:	687a      	ldr	r2, [r7, #4]
 801462e:	6892      	ldr	r2, [r2, #8]
 8014630:	4311      	orrs	r1, r2
 8014632:	687a      	ldr	r2, [r7, #4]
 8014634:	6952      	ldr	r2, [r2, #20]
 8014636:	4311      	orrs	r1, r2
 8014638:	687a      	ldr	r2, [r7, #4]
 801463a:	6812      	ldr	r2, [r2, #0]
 801463c:	430b      	orrs	r3, r1
 801463e:	6013      	str	r3, [r2, #0]

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 8014640:	687b      	ldr	r3, [r7, #4]
 8014642:	2200      	movs	r2, #0
 8014644:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset peripheral Key and IV configuration flag */
  hcryp->KeyIVConfig = 0U;
 8014646:	687b      	ldr	r3, [r7, #4]
 8014648:	2200      	movs	r2, #0
 801464a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 801464c:	687b      	ldr	r3, [r7, #4]
 801464e:	2201      	movs	r2, #1
 8014650:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8014654:	687b      	ldr	r3, [r7, #4]
 8014656:	2201      	movs	r2, #1
 8014658:	645a      	str	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 801465a:	2300      	movs	r3, #0
}
 801465c:	4618      	mov	r0, r3
 801465e:	3708      	adds	r7, #8
 8014660:	46bd      	mov	sp, r7
 8014662:	bd80      	pop	{r7, pc}

08014664 <HAL_CRYP_DeInit>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_CRYP_DeInit(CRYP_HandleTypeDef *hcryp)
{
 8014664:	b580      	push	{r7, lr}
 8014666:	b082      	sub	sp, #8
 8014668:	af00      	add	r7, sp, #0
 801466a:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 801466c:	687b      	ldr	r3, [r7, #4]
 801466e:	2b00      	cmp	r3, #0
 8014670:	d101      	bne.n	8014676 <HAL_CRYP_DeInit+0x12>
  {
    return HAL_ERROR;
 8014672:	2301      	movs	r3, #1
 8014674:	e020      	b.n	80146b8 <HAL_CRYP_DeInit+0x54>
  }

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	2201      	movs	r2, #1
 801467a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset CrypInCount and CrypOutCount */
  hcryp->CrypInCount = 0;
 801467c:	687b      	ldr	r3, [r7, #4]
 801467e:	2200      	movs	r2, #0
 8014680:	87da      	strh	r2, [r3, #62]	; 0x3e
  hcryp->CrypOutCount = 0;
 8014682:	687b      	ldr	r3, [r7, #4]
 8014684:	2200      	movs	r2, #0
 8014686:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  hcryp->CrypHeaderCount = 0;
 801468a:	687b      	ldr	r3, [r7, #4]
 801468c:	2200      	movs	r2, #0
 801468e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /* Disable the CRYP peripheral clock */
  __HAL_CRYP_DISABLE(hcryp);
 8014690:	687b      	ldr	r3, [r7, #4]
 8014692:	681b      	ldr	r3, [r3, #0]
 8014694:	681a      	ldr	r2, [r3, #0]
 8014696:	687b      	ldr	r3, [r7, #4]
 8014698:	681b      	ldr	r3, [r3, #0]
 801469a:	f022 0201 	bic.w	r2, r2, #1
 801469e:	601a      	str	r2, [r3, #0]
  hcryp->MspDeInitCallback(hcryp);

#else

  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_CRYP_MspDeInit(hcryp);
 80146a0:	6878      	ldr	r0, [r7, #4]
 80146a2:	f7fd fc31 	bl	8011f08 <HAL_CRYP_MspDeInit>

#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_RESET;
 80146a6:	687b      	ldr	r3, [r7, #4]
 80146a8:	2200      	movs	r2, #0
 80146aa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hcryp);
 80146ae:	687b      	ldr	r3, [r7, #4]
 80146b0:	2200      	movs	r2, #0
 80146b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return HAL_OK;
 80146b6:	2300      	movs	r3, #0
}
 80146b8:	4618      	mov	r0, r3
 80146ba:	3708      	adds	r7, #8
 80146bc:	46bd      	mov	sp, r7
 80146be:	bd80      	pop	{r7, pc}

080146c0 <HAL_CRYP_Encrypt_IT>:
  * @param  Size Length of the plaintext buffer in bytes or words (depending upon DataWidthUnit field)
  * @param  Output Pointer to the output buffer(ciphertext)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output)
{
 80146c0:	b580      	push	{r7, lr}
 80146c2:	b086      	sub	sp, #24
 80146c4:	af00      	add	r7, sp, #0
 80146c6:	60f8      	str	r0, [r7, #12]
 80146c8:	60b9      	str	r1, [r7, #8]
 80146ca:	603b      	str	r3, [r7, #0]
 80146cc:	4613      	mov	r3, r2
 80146ce:	80fb      	strh	r3, [r7, #6]

  /* Check input buffer size */
  assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size));
#endif

  if (hcryp->State == HAL_CRYP_STATE_READY)
 80146d0:	68fb      	ldr	r3, [r7, #12]
 80146d2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80146d6:	b2db      	uxtb	r3, r3
 80146d8:	2b01      	cmp	r3, #1
 80146da:	f040 8091 	bne.w	8014800 <HAL_CRYP_Encrypt_IT+0x140>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 80146de:	68fb      	ldr	r3, [r7, #12]
 80146e0:	2202      	movs	r2, #2
 80146e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Process locked */
    __HAL_LOCK(hcryp);
 80146e6:	68fb      	ldr	r3, [r7, #12]
 80146e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80146ec:	2b01      	cmp	r3, #1
 80146ee:	d101      	bne.n	80146f4 <HAL_CRYP_Encrypt_IT+0x34>
 80146f0:	2302      	movs	r3, #2
 80146f2:	e08e      	b.n	8014812 <HAL_CRYP_Encrypt_IT+0x152>
 80146f4:	68fb      	ldr	r3, [r7, #12]
 80146f6:	2201      	movs	r2, #1
 80146f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
   if (hcryp->ResumingFlag == 1U)
 80146fc:	68fb      	ldr	r3, [r7, #12]
 80146fe:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8014702:	2b01      	cmp	r3, #1
 8014704:	d11d      	bne.n	8014742 <HAL_CRYP_Encrypt_IT+0x82>
   {
     hcryp->ResumingFlag = 0U;
 8014706:	68fb      	ldr	r3, [r7, #12]
 8014708:	2200      	movs	r2, #0
 801470a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
     if (hcryp->Phase != CRYP_PHASE_HEADER_SUSPENDED)
 801470e:	68fb      	ldr	r3, [r7, #12]
 8014710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014712:	2b04      	cmp	r3, #4
 8014714:	d00d      	beq.n	8014732 <HAL_CRYP_Encrypt_IT+0x72>
     {
       hcryp->CrypInCount = (uint16_t) hcryp->CrypInCount_saved;
 8014716:	68fb      	ldr	r3, [r7, #12]
 8014718:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 801471c:	b29a      	uxth	r2, r3
 801471e:	68fb      	ldr	r3, [r7, #12]
 8014720:	87da      	strh	r2, [r3, #62]	; 0x3e
       hcryp->CrypOutCount = (uint16_t) hcryp->CrypOutCount_saved;
 8014722:	68fb      	ldr	r3, [r7, #12]
 8014724:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8014728:	b29a      	uxth	r2, r3
 801472a:	68fb      	ldr	r3, [r7, #12]
 801472c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 8014730:	e00e      	b.n	8014750 <HAL_CRYP_Encrypt_IT+0x90>
     }
     else
     {
    hcryp->CrypInCount = 0U;
 8014732:	68fb      	ldr	r3, [r7, #12]
 8014734:	2200      	movs	r2, #0
 8014736:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->CrypOutCount = 0U;
 8014738:	68fb      	ldr	r3, [r7, #12]
 801473a:	2200      	movs	r2, #0
 801473c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 8014740:	e006      	b.n	8014750 <HAL_CRYP_Encrypt_IT+0x90>
     }
   }
   else
#endif  /* USE_HAL_CRYP_SUSPEND_RESUME */
   {
    hcryp->CrypInCount = 0U;
 8014742:	68fb      	ldr	r3, [r7, #12]
 8014744:	2200      	movs	r2, #0
 8014746:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->CrypOutCount = 0U;
 8014748:	68fb      	ldr	r3, [r7, #12]
 801474a:	2200      	movs	r2, #0
 801474c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
   }

    hcryp->pCrypInBuffPtr = Input;
 8014750:	68fb      	ldr	r3, [r7, #12]
 8014752:	68ba      	ldr	r2, [r7, #8]
 8014754:	635a      	str	r2, [r3, #52]	; 0x34
    hcryp->pCrypOutBuffPtr = Output;
 8014756:	68fb      	ldr	r3, [r7, #12]
 8014758:	683a      	ldr	r2, [r7, #0]
 801475a:	639a      	str	r2, [r3, #56]	; 0x38

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 801475c:	68fb      	ldr	r3, [r7, #12]
 801475e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014760:	2b00      	cmp	r3, #0
 8014762:	d106      	bne.n	8014772 <HAL_CRYP_Encrypt_IT+0xb2>
    {
      hcryp->Size = Size * 4U;
 8014764:	88fb      	ldrh	r3, [r7, #6]
 8014766:	009b      	lsls	r3, r3, #2
 8014768:	b29a      	uxth	r2, r3
 801476a:	68fb      	ldr	r3, [r7, #12]
 801476c:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 8014770:	e003      	b.n	801477a <HAL_CRYP_Encrypt_IT+0xba>
    }
    else
    {
      hcryp->Size = Size;
 8014772:	68fb      	ldr	r3, [r7, #12]
 8014774:	88fa      	ldrh	r2, [r7, #6]
 8014776:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    }

    /* Set encryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT);
 801477a:	68fb      	ldr	r3, [r7, #12]
 801477c:	681b      	ldr	r3, [r3, #0]
 801477e:	681a      	ldr	r2, [r3, #0]
 8014780:	68fb      	ldr	r3, [r7, #12]
 8014782:	681b      	ldr	r3, [r3, #0]
 8014784:	f022 0218 	bic.w	r2, r2, #24
 8014788:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & AES_CR_CHMOD;
 801478a:	68fb      	ldr	r3, [r7, #12]
 801478c:	681b      	ldr	r3, [r3, #0]
 801478e:	681a      	ldr	r2, [r3, #0]
 8014790:	4b22      	ldr	r3, [pc, #136]	; (801481c <HAL_CRYP_Encrypt_IT+0x15c>)
 8014792:	4013      	ands	r3, r2
 8014794:	613b      	str	r3, [r7, #16]

    switch (algo)
 8014796:	693b      	ldr	r3, [r7, #16]
 8014798:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801479c:	d021      	beq.n	80147e2 <HAL_CRYP_Encrypt_IT+0x122>
 801479e:	693b      	ldr	r3, [r7, #16]
 80147a0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80147a4:	d823      	bhi.n	80147ee <HAL_CRYP_Encrypt_IT+0x12e>
 80147a6:	693b      	ldr	r3, [r7, #16]
 80147a8:	2b60      	cmp	r3, #96	; 0x60
 80147aa:	d014      	beq.n	80147d6 <HAL_CRYP_Encrypt_IT+0x116>
 80147ac:	693b      	ldr	r3, [r7, #16]
 80147ae:	2b60      	cmp	r3, #96	; 0x60
 80147b0:	d81d      	bhi.n	80147ee <HAL_CRYP_Encrypt_IT+0x12e>
 80147b2:	693b      	ldr	r3, [r7, #16]
 80147b4:	2b40      	cmp	r3, #64	; 0x40
 80147b6:	d008      	beq.n	80147ca <HAL_CRYP_Encrypt_IT+0x10a>
 80147b8:	693b      	ldr	r3, [r7, #16]
 80147ba:	2b40      	cmp	r3, #64	; 0x40
 80147bc:	d817      	bhi.n	80147ee <HAL_CRYP_Encrypt_IT+0x12e>
 80147be:	693b      	ldr	r3, [r7, #16]
 80147c0:	2b00      	cmp	r3, #0
 80147c2:	d002      	beq.n	80147ca <HAL_CRYP_Encrypt_IT+0x10a>
 80147c4:	693b      	ldr	r3, [r7, #16]
 80147c6:	2b20      	cmp	r3, #32
 80147c8:	d111      	bne.n	80147ee <HAL_CRYP_Encrypt_IT+0x12e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt_IT(hcryp);
 80147ca:	68f8      	ldr	r0, [r7, #12]
 80147cc:	f000 f960 	bl	8014a90 <CRYP_AES_Encrypt_IT>
 80147d0:	4603      	mov	r3, r0
 80147d2:	75fb      	strb	r3, [r7, #23]
        break;
 80147d4:	e01c      	b.n	8014810 <HAL_CRYP_Encrypt_IT+0x150>

      case CRYP_AES_GCM_GMAC:

        /* AES GCM encryption */
        status = CRYP_AESGCM_Process_IT(hcryp) ;
 80147d6:	68f8      	ldr	r0, [r7, #12]
 80147d8:	f000 fc74 	bl	80150c4 <CRYP_AESGCM_Process_IT>
 80147dc:	4603      	mov	r3, r0
 80147de:	75fb      	strb	r3, [r7, #23]
        break;
 80147e0:	e016      	b.n	8014810 <HAL_CRYP_Encrypt_IT+0x150>

      case CRYP_AES_CCM:

        /* AES CCM encryption */
        status = CRYP_AESCCM_Process_IT(hcryp);
 80147e2:	68f8      	ldr	r0, [r7, #12]
 80147e4:	f000 ffb2 	bl	801574c <CRYP_AESCCM_Process_IT>
 80147e8:	4603      	mov	r3, r0
 80147ea:	75fb      	strb	r3, [r7, #23]
        break;
 80147ec:	e010      	b.n	8014810 <HAL_CRYP_Encrypt_IT+0x150>

      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 80147ee:	68fb      	ldr	r3, [r7, #12]
 80147f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80147f2:	f043 0220 	orr.w	r2, r3, #32
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	655a      	str	r2, [r3, #84]	; 0x54
        status = HAL_ERROR;
 80147fa:	2301      	movs	r3, #1
 80147fc:	75fb      	strb	r3, [r7, #23]
        break;
 80147fe:	e007      	b.n	8014810 <HAL_CRYP_Encrypt_IT+0x150>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 8014800:	68fb      	ldr	r3, [r7, #12]
 8014802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014804:	f043 0208 	orr.w	r2, r3, #8
 8014808:	68fb      	ldr	r3, [r7, #12]
 801480a:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 801480c:	2301      	movs	r3, #1
 801480e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8014810:	7dfb      	ldrb	r3, [r7, #23]
}
 8014812:	4618      	mov	r0, r3
 8014814:	3718      	adds	r7, #24
 8014816:	46bd      	mov	sp, r7
 8014818:	bd80      	pop	{r7, pc}
 801481a:	bf00      	nop
 801481c:	00010060 	.word	0x00010060

08014820 <HAL_CRYP_Decrypt_IT>:
  * @param  Size Length of the plaintext buffer in bytes or words (depending upon DataWidthUnit field)
  * @param  Output Pointer to the output buffer(plaintext)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output)
{
 8014820:	b580      	push	{r7, lr}
 8014822:	b086      	sub	sp, #24
 8014824:	af00      	add	r7, sp, #0
 8014826:	60f8      	str	r0, [r7, #12]
 8014828:	60b9      	str	r1, [r7, #8]
 801482a:	603b      	str	r3, [r7, #0]
 801482c:	4613      	mov	r3, r2
 801482e:	80fb      	strh	r3, [r7, #6]

  /* Check input buffer size */
  assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size));
#endif

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8014830:	68fb      	ldr	r3, [r7, #12]
 8014832:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8014836:	b2db      	uxtb	r3, r3
 8014838:	2b01      	cmp	r3, #1
 801483a:	f040 8093 	bne.w	8014964 <HAL_CRYP_Decrypt_IT+0x144>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 801483e:	68fb      	ldr	r3, [r7, #12]
 8014840:	2202      	movs	r2, #2
 8014842:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Process locked */
    __HAL_LOCK(hcryp);
 8014846:	68fb      	ldr	r3, [r7, #12]
 8014848:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801484c:	2b01      	cmp	r3, #1
 801484e:	d101      	bne.n	8014854 <HAL_CRYP_Decrypt_IT+0x34>
 8014850:	2302      	movs	r3, #2
 8014852:	e090      	b.n	8014976 <HAL_CRYP_Decrypt_IT+0x156>
 8014854:	68fb      	ldr	r3, [r7, #12]
 8014856:	2201      	movs	r2, #1
 8014858:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
   if (hcryp->ResumingFlag == 1U)
 801485c:	68fb      	ldr	r3, [r7, #12]
 801485e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8014862:	2b01      	cmp	r3, #1
 8014864:	d11d      	bne.n	80148a2 <HAL_CRYP_Decrypt_IT+0x82>
   {
     hcryp->ResumingFlag = 0U;
 8014866:	68fb      	ldr	r3, [r7, #12]
 8014868:	2200      	movs	r2, #0
 801486a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
     if (hcryp->Phase != CRYP_PHASE_HEADER_SUSPENDED)
 801486e:	68fb      	ldr	r3, [r7, #12]
 8014870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8014872:	2b04      	cmp	r3, #4
 8014874:	d00d      	beq.n	8014892 <HAL_CRYP_Decrypt_IT+0x72>
     {
       hcryp->CrypInCount = (uint16_t) hcryp->CrypInCount_saved;
 8014876:	68fb      	ldr	r3, [r7, #12]
 8014878:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 801487c:	b29a      	uxth	r2, r3
 801487e:	68fb      	ldr	r3, [r7, #12]
 8014880:	87da      	strh	r2, [r3, #62]	; 0x3e
       hcryp->CrypOutCount = (uint16_t) hcryp->CrypOutCount_saved;
 8014882:	68fb      	ldr	r3, [r7, #12]
 8014884:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8014888:	b29a      	uxth	r2, r3
 801488a:	68fb      	ldr	r3, [r7, #12]
 801488c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 8014890:	e00e      	b.n	80148b0 <HAL_CRYP_Decrypt_IT+0x90>
     }
     else
     {
    hcryp->CrypInCount = 0U;
 8014892:	68fb      	ldr	r3, [r7, #12]
 8014894:	2200      	movs	r2, #0
 8014896:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->CrypOutCount = 0U;
 8014898:	68fb      	ldr	r3, [r7, #12]
 801489a:	2200      	movs	r2, #0
 801489c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 80148a0:	e006      	b.n	80148b0 <HAL_CRYP_Decrypt_IT+0x90>
     }
   }
   else
#endif  /* USE_HAL_CRYP_SUSPEND_RESUME */
   {
     hcryp->CrypInCount = 0U;
 80148a2:	68fb      	ldr	r3, [r7, #12]
 80148a4:	2200      	movs	r2, #0
 80148a6:	87da      	strh	r2, [r3, #62]	; 0x3e
     hcryp->CrypOutCount = 0U;
 80148a8:	68fb      	ldr	r3, [r7, #12]
 80148aa:	2200      	movs	r2, #0
 80148ac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
   }
    hcryp->pCrypInBuffPtr = Input;
 80148b0:	68fb      	ldr	r3, [r7, #12]
 80148b2:	68ba      	ldr	r2, [r7, #8]
 80148b4:	635a      	str	r2, [r3, #52]	; 0x34
    hcryp->pCrypOutBuffPtr = Output;
 80148b6:	68fb      	ldr	r3, [r7, #12]
 80148b8:	683a      	ldr	r2, [r7, #0]
 80148ba:	639a      	str	r2, [r3, #56]	; 0x38

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 80148bc:	68fb      	ldr	r3, [r7, #12]
 80148be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	d106      	bne.n	80148d2 <HAL_CRYP_Decrypt_IT+0xb2>
    {
      hcryp->Size = Size * 4U;
 80148c4:	88fb      	ldrh	r3, [r7, #6]
 80148c6:	009b      	lsls	r3, r3, #2
 80148c8:	b29a      	uxth	r2, r3
 80148ca:	68fb      	ldr	r3, [r7, #12]
 80148cc:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
 80148d0:	e003      	b.n	80148da <HAL_CRYP_Decrypt_IT+0xba>
    }
    else
    {
      hcryp->Size = Size;
 80148d2:	68fb      	ldr	r3, [r7, #12]
 80148d4:	88fa      	ldrh	r2, [r7, #6]
 80148d6:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    }

    /* Set decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 80148da:	68fb      	ldr	r3, [r7, #12]
 80148dc:	681b      	ldr	r3, [r3, #0]
 80148de:	681b      	ldr	r3, [r3, #0]
 80148e0:	f023 0218 	bic.w	r2, r3, #24
 80148e4:	68fb      	ldr	r3, [r7, #12]
 80148e6:	681b      	ldr	r3, [r3, #0]
 80148e8:	f042 0210 	orr.w	r2, r2, #16
 80148ec:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & AES_CR_CHMOD;
 80148ee:	68fb      	ldr	r3, [r7, #12]
 80148f0:	681b      	ldr	r3, [r3, #0]
 80148f2:	681a      	ldr	r2, [r3, #0]
 80148f4:	4b22      	ldr	r3, [pc, #136]	; (8014980 <HAL_CRYP_Decrypt_IT+0x160>)
 80148f6:	4013      	ands	r3, r2
 80148f8:	613b      	str	r3, [r7, #16]

    switch (algo)
 80148fa:	693b      	ldr	r3, [r7, #16]
 80148fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014900:	d021      	beq.n	8014946 <HAL_CRYP_Decrypt_IT+0x126>
 8014902:	693b      	ldr	r3, [r7, #16]
 8014904:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014908:	d823      	bhi.n	8014952 <HAL_CRYP_Decrypt_IT+0x132>
 801490a:	693b      	ldr	r3, [r7, #16]
 801490c:	2b60      	cmp	r3, #96	; 0x60
 801490e:	d014      	beq.n	801493a <HAL_CRYP_Decrypt_IT+0x11a>
 8014910:	693b      	ldr	r3, [r7, #16]
 8014912:	2b60      	cmp	r3, #96	; 0x60
 8014914:	d81d      	bhi.n	8014952 <HAL_CRYP_Decrypt_IT+0x132>
 8014916:	693b      	ldr	r3, [r7, #16]
 8014918:	2b40      	cmp	r3, #64	; 0x40
 801491a:	d008      	beq.n	801492e <HAL_CRYP_Decrypt_IT+0x10e>
 801491c:	693b      	ldr	r3, [r7, #16]
 801491e:	2b40      	cmp	r3, #64	; 0x40
 8014920:	d817      	bhi.n	8014952 <HAL_CRYP_Decrypt_IT+0x132>
 8014922:	693b      	ldr	r3, [r7, #16]
 8014924:	2b00      	cmp	r3, #0
 8014926:	d002      	beq.n	801492e <HAL_CRYP_Decrypt_IT+0x10e>
 8014928:	693b      	ldr	r3, [r7, #16]
 801492a:	2b20      	cmp	r3, #32
 801492c:	d111      	bne.n	8014952 <HAL_CRYP_Decrypt_IT+0x132>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt_IT(hcryp);
 801492e:	68f8      	ldr	r0, [r7, #12]
 8014930:	f000 f955 	bl	8014bde <CRYP_AES_Decrypt_IT>
 8014934:	4603      	mov	r3, r0
 8014936:	75fb      	strb	r3, [r7, #23]
        break;
 8014938:	e01c      	b.n	8014974 <HAL_CRYP_Decrypt_IT+0x154>

      case CRYP_AES_GCM_GMAC:

        /* AES GCM decryption */
        status = CRYP_AESGCM_Process_IT(hcryp) ;
 801493a:	68f8      	ldr	r0, [r7, #12]
 801493c:	f000 fbc2 	bl	80150c4 <CRYP_AESGCM_Process_IT>
 8014940:	4603      	mov	r3, r0
 8014942:	75fb      	strb	r3, [r7, #23]
        break;
 8014944:	e016      	b.n	8014974 <HAL_CRYP_Decrypt_IT+0x154>

      case CRYP_AES_CCM:

        /* AES CCM decryption */
        status = CRYP_AESCCM_Process_IT(hcryp);
 8014946:	68f8      	ldr	r0, [r7, #12]
 8014948:	f000 ff00 	bl	801574c <CRYP_AESCCM_Process_IT>
 801494c:	4603      	mov	r3, r0
 801494e:	75fb      	strb	r3, [r7, #23]
        break;
 8014950:	e010      	b.n	8014974 <HAL_CRYP_Decrypt_IT+0x154>

      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8014952:	68fb      	ldr	r3, [r7, #12]
 8014954:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014956:	f043 0220 	orr.w	r2, r3, #32
 801495a:	68fb      	ldr	r3, [r7, #12]
 801495c:	655a      	str	r2, [r3, #84]	; 0x54
        status = HAL_ERROR;
 801495e:	2301      	movs	r3, #1
 8014960:	75fb      	strb	r3, [r7, #23]
        break;
 8014962:	e007      	b.n	8014974 <HAL_CRYP_Decrypt_IT+0x154>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 8014964:	68fb      	ldr	r3, [r7, #12]
 8014966:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014968:	f043 0208 	orr.w	r2, r3, #8
 801496c:	68fb      	ldr	r3, [r7, #12]
 801496e:	655a      	str	r2, [r3, #84]	; 0x54
    status = HAL_ERROR;
 8014970:	2301      	movs	r3, #1
 8014972:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8014974:	7dfb      	ldrb	r3, [r7, #23]
}
 8014976:	4618      	mov	r0, r3
 8014978:	3718      	adds	r7, #24
 801497a:	46bd      	mov	sp, r7
 801497c:	bd80      	pop	{r7, pc}
 801497e:	bf00      	nop
 8014980:	00010060 	.word	0x00010060

08014984 <HAL_CRYP_IRQHandler>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval None
  */
void HAL_CRYP_IRQHandler(CRYP_HandleTypeDef *hcryp)
{
 8014984:	b580      	push	{r7, lr}
 8014986:	b082      	sub	sp, #8
 8014988:	af00      	add	r7, sp, #0
 801498a:	6078      	str	r0, [r7, #4]

  /* Check if error occurred */
  if (__HAL_CRYP_GET_IT_SOURCE(hcryp,CRYP_IT_ERRIE) != RESET)
 801498c:	687b      	ldr	r3, [r7, #4]
 801498e:	681b      	ldr	r3, [r3, #0]
 8014990:	681b      	ldr	r3, [r3, #0]
 8014992:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8014996:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801499a:	d119      	bne.n	80149d0 <HAL_CRYP_IRQHandler+0x4c>
  {
    /* If write Error occurred */
    if (__HAL_CRYP_GET_FLAG(hcryp,CRYP_IT_WRERR) != RESET)
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	681b      	ldr	r3, [r3, #0]
 80149a0:	685b      	ldr	r3, [r3, #4]
 80149a2:	f003 0304 	and.w	r3, r3, #4
 80149a6:	2b04      	cmp	r3, #4
 80149a8:	d105      	bne.n	80149b6 <HAL_CRYP_IRQHandler+0x32>
    {
      hcryp->ErrorCode |= HAL_CRYP_ERROR_WRITE;
 80149aa:	687b      	ldr	r3, [r7, #4]
 80149ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80149ae:	f043 0201 	orr.w	r2, r3, #1
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	655a      	str	r2, [r3, #84]	; 0x54
    }
    /* If read Error occurred */
    if (__HAL_CRYP_GET_FLAG(hcryp,CRYP_IT_RDERR) != RESET)
 80149b6:	687b      	ldr	r3, [r7, #4]
 80149b8:	681b      	ldr	r3, [r3, #0]
 80149ba:	685b      	ldr	r3, [r3, #4]
 80149bc:	f003 0302 	and.w	r3, r3, #2
 80149c0:	2b02      	cmp	r3, #2
 80149c2:	d105      	bne.n	80149d0 <HAL_CRYP_IRQHandler+0x4c>
    {
      hcryp->ErrorCode |= HAL_CRYP_ERROR_READ;
 80149c4:	687b      	ldr	r3, [r7, #4]
 80149c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80149c8:	f043 0202 	orr.w	r2, r3, #2
 80149cc:	687b      	ldr	r3, [r7, #4]
 80149ce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (__HAL_CRYP_GET_FLAG(hcryp, CRYP_IT_CCF) != RESET)
 80149d0:	687b      	ldr	r3, [r7, #4]
 80149d2:	681b      	ldr	r3, [r3, #0]
 80149d4:	685b      	ldr	r3, [r3, #4]
 80149d6:	f003 0301 	and.w	r3, r3, #1
 80149da:	2b01      	cmp	r3, #1
 80149dc:	d12c      	bne.n	8014a38 <HAL_CRYP_IRQHandler+0xb4>
  {
    if(__HAL_CRYP_GET_IT_SOURCE(hcryp, CRYP_IT_CCFIE) != RESET)
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	681b      	ldr	r3, [r3, #0]
 80149e2:	681b      	ldr	r3, [r3, #0]
 80149e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80149e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80149ec:	d124      	bne.n	8014a38 <HAL_CRYP_IRQHandler+0xb4>
  {
    /* Clear computation complete flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	681b      	ldr	r3, [r3, #0]
 80149f2:	681a      	ldr	r2, [r3, #0]
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	681b      	ldr	r3, [r3, #0]
 80149f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80149fc:	601a      	str	r2, [r3, #0]

    if ((hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC) || (hcryp->Init.Algorithm == CRYP_AES_CCM))
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	695b      	ldr	r3, [r3, #20]
 8014a02:	2b60      	cmp	r3, #96	; 0x60
 8014a04:	d004      	beq.n	8014a10 <HAL_CRYP_IRQHandler+0x8c>
 8014a06:	687b      	ldr	r3, [r7, #4]
 8014a08:	695b      	ldr	r3, [r3, #20]
 8014a0a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014a0e:	d10f      	bne.n	8014a30 <HAL_CRYP_IRQHandler+0xac>
    {

      /* if header phase */
      if ((hcryp->Instance->CR & CRYP_PHASE_HEADER) == CRYP_PHASE_HEADER)
 8014a10:	687b      	ldr	r3, [r7, #4]
 8014a12:	681b      	ldr	r3, [r3, #0]
 8014a14:	681b      	ldr	r3, [r3, #0]
 8014a16:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8014a1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8014a1e:	d103      	bne.n	8014a28 <HAL_CRYP_IRQHandler+0xa4>
      {
        CRYP_GCMCCM_SetHeaderPhase_IT(hcryp);
 8014a20:	6878      	ldr	r0, [r7, #4]
 8014a22:	f001 fb09 	bl	8016038 <CRYP_GCMCCM_SetHeaderPhase_IT>
      if ((hcryp->Instance->CR & CRYP_PHASE_HEADER) == CRYP_PHASE_HEADER)
 8014a26:	e007      	b.n	8014a38 <HAL_CRYP_IRQHandler+0xb4>
      }
      else  /* if payload phase */
      {
        CRYP_GCMCCM_SetPayloadPhase_IT(hcryp);
 8014a28:	6878      	ldr	r0, [r7, #4]
 8014a2a:	f001 f99a 	bl	8015d62 <CRYP_GCMCCM_SetPayloadPhase_IT>
      if ((hcryp->Instance->CR & CRYP_PHASE_HEADER) == CRYP_PHASE_HEADER)
 8014a2e:	e003      	b.n	8014a38 <HAL_CRYP_IRQHandler+0xb4>
      }
    }
    else  /* AES Algorithm ECB,CBC or CTR*/
    {
      CRYP_AES_IT(hcryp);
 8014a30:	6878      	ldr	r0, [r7, #4]
 8014a32:	f000 f9e8 	bl	8014e06 <CRYP_AES_IT>
    }
  }
}
}
 8014a36:	e7ff      	b.n	8014a38 <HAL_CRYP_IRQHandler+0xb4>
 8014a38:	bf00      	nop
 8014a3a:	3708      	adds	r7, #8
 8014a3c:	46bd      	mov	sp, r7
 8014a3e:	bd80      	pop	{r7, pc}

08014a40 <HAL_CRYP_GetState>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval HAL state
  */
HAL_CRYP_STATETypeDef HAL_CRYP_GetState(CRYP_HandleTypeDef *hcryp)
{
 8014a40:	b480      	push	{r7}
 8014a42:	b083      	sub	sp, #12
 8014a44:	af00      	add	r7, sp, #0
 8014a46:	6078      	str	r0, [r7, #4]
  return hcryp->State;
 8014a48:	687b      	ldr	r3, [r7, #4]
 8014a4a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8014a4e:	b2db      	uxtb	r3, r3
}
 8014a50:	4618      	mov	r0, r3
 8014a52:	370c      	adds	r7, #12
 8014a54:	46bd      	mov	sp, r7
 8014a56:	bc80      	pop	{r7}
 8014a58:	4770      	bx	lr

08014a5a <HAL_CRYP_InCpltCallback>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_InCpltCallback(CRYP_HandleTypeDef *hcryp)
{
 8014a5a:	b480      	push	{r7}
 8014a5c:	b083      	sub	sp, #12
 8014a5e:	af00      	add	r7, sp, #0
 8014a60:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_InCpltCallback could be implemented in the user file
   */
}
 8014a62:	bf00      	nop
 8014a64:	370c      	adds	r7, #12
 8014a66:	46bd      	mov	sp, r7
 8014a68:	bc80      	pop	{r7}
 8014a6a:	4770      	bx	lr

08014a6c <HAL_CRYP_OutCpltCallback>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_OutCpltCallback(CRYP_HandleTypeDef *hcryp)
{
 8014a6c:	b480      	push	{r7}
 8014a6e:	b083      	sub	sp, #12
 8014a70:	af00      	add	r7, sp, #0
 8014a72:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_OutCpltCallback could be implemented in the user file
   */
}
 8014a74:	bf00      	nop
 8014a76:	370c      	adds	r7, #12
 8014a78:	46bd      	mov	sp, r7
 8014a7a:	bc80      	pop	{r7}
 8014a7c:	4770      	bx	lr

08014a7e <HAL_CRYP_ErrorCallback>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 8014a7e:	b480      	push	{r7}
 8014a80:	b083      	sub	sp, #12
 8014a82:	af00      	add	r7, sp, #0
 8014a84:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_ErrorCallback could be implemented in the user file
   */
}
 8014a86:	bf00      	nop
 8014a88:	370c      	adds	r7, #12
 8014a8a:	46bd      	mov	sp, r7
 8014a8c:	bc80      	pop	{r7}
 8014a8e:	4770      	bx	lr

08014a90 <CRYP_AES_Encrypt_IT>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt_IT(CRYP_HandleTypeDef *hcryp)
{
 8014a90:	b580      	push	{r7, lr}
 8014a92:	b084      	sub	sp, #16
 8014a94:	af00      	add	r7, sp, #0
 8014a96:	6078      	str	r0, [r7, #4]
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8014a98:	2301      	movs	r3, #1
 8014a9a:	60fb      	str	r3, [r7, #12]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8014a9c:	687b      	ldr	r3, [r7, #4]
 8014a9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014aa0:	2b01      	cmp	r3, #1
 8014aa2:	d109      	bne.n	8014ab8 <CRYP_AES_Encrypt_IT+0x28>
  {
    if (hcryp->KeyIVConfig == 1U)
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014aa8:	2b01      	cmp	r3, #1
 8014aaa:	d102      	bne.n	8014ab2 <CRYP_AES_Encrypt_IT+0x22>
    {
      /* If the Key and IV configuration has to be done only once
         and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8014aac:	2300      	movs	r3, #0
 8014aae:	60fb      	str	r3, [r7, #12]
 8014ab0:	e002      	b.n	8014ab8 <CRYP_AES_Encrypt_IT+0x28>
    else
    {
      /* If the Key and IV configuration has to be done only once
         and if it has not been done already, do it and set KeyIVConfig
         to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	2201      	movs	r2, #1
 8014ab6:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (DoKeyIVConfig == 1U)
 8014ab8:	68fb      	ldr	r3, [r7, #12]
 8014aba:	2b01      	cmp	r3, #1
 8014abc:	d121      	bne.n	8014b02 <CRYP_AES_Encrypt_IT+0x72>
  {
    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	689b      	ldr	r3, [r3, #8]
 8014ac2:	4619      	mov	r1, r3
 8014ac4:	6878      	ldr	r0, [r7, #4]
 8014ac6:	f000 fa9a 	bl	8014ffe <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8014aca:	687b      	ldr	r3, [r7, #4]
 8014acc:	695b      	ldr	r3, [r3, #20]
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	d017      	beq.n	8014b02 <CRYP_AES_Encrypt_IT+0x72>
    {
      /* Set the Initialization Vector*/
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 8014ad2:	687b      	ldr	r3, [r7, #4]
 8014ad4:	691a      	ldr	r2, [r3, #16]
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	681b      	ldr	r3, [r3, #0]
 8014ada:	6812      	ldr	r2, [r2, #0]
 8014adc:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
 8014ade:	687b      	ldr	r3, [r7, #4]
 8014ae0:	691a      	ldr	r2, [r3, #16]
 8014ae2:	687b      	ldr	r3, [r7, #4]
 8014ae4:	681b      	ldr	r3, [r3, #0]
 8014ae6:	6852      	ldr	r2, [r2, #4]
 8014ae8:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
 8014aea:	687b      	ldr	r3, [r7, #4]
 8014aec:	691a      	ldr	r2, [r3, #16]
 8014aee:	687b      	ldr	r3, [r7, #4]
 8014af0:	681b      	ldr	r3, [r3, #0]
 8014af2:	6892      	ldr	r2, [r2, #8]
 8014af4:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	691a      	ldr	r2, [r3, #16]
 8014afa:	687b      	ldr	r3, [r7, #4]
 8014afc:	681b      	ldr	r3, [r3, #0]
 8014afe:	68d2      	ldr	r2, [r2, #12]
 8014b00:	621a      	str	r2, [r3, #32]
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8014b02:	687b      	ldr	r3, [r7, #4]
 8014b04:	2202      	movs	r2, #2
 8014b06:	645a      	str	r2, [r3, #68]	; 0x44

  if (hcryp->Size != 0U)
 8014b08:	687b      	ldr	r3, [r7, #4]
 8014b0a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8014b0e:	2b00      	cmp	r3, #0
 8014b10:	d058      	beq.n	8014bc4 <CRYP_AES_Encrypt_IT+0x134>
  {

    /* Enable computation complete flag and error interrupts */
    __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
 8014b12:	687b      	ldr	r3, [r7, #4]
 8014b14:	681b      	ldr	r3, [r3, #0]
 8014b16:	681a      	ldr	r2, [r3, #0]
 8014b18:	687b      	ldr	r3, [r7, #4]
 8014b1a:	681b      	ldr	r3, [r3, #0]
 8014b1c:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 8014b20:	601a      	str	r2, [r3, #0]

    /* Enable CRYP */
    __HAL_CRYP_ENABLE(hcryp);
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	681b      	ldr	r3, [r3, #0]
 8014b26:	681a      	ldr	r2, [r3, #0]
 8014b28:	687b      	ldr	r3, [r7, #4]
 8014b2a:	681b      	ldr	r3, [r3, #0]
 8014b2c:	f042 0201 	orr.w	r2, r2, #1
 8014b30:	601a      	str	r2, [r3, #0]

    /* Write the input block in the IN FIFO */
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8014b32:	687b      	ldr	r3, [r7, #4]
 8014b34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014b3a:	b29b      	uxth	r3, r3
 8014b3c:	009b      	lsls	r3, r3, #2
 8014b3e:	441a      	add	r2, r3
 8014b40:	687b      	ldr	r3, [r7, #4]
 8014b42:	681b      	ldr	r3, [r3, #0]
 8014b44:	6812      	ldr	r2, [r2, #0]
 8014b46:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8014b48:	687b      	ldr	r3, [r7, #4]
 8014b4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014b4c:	b29b      	uxth	r3, r3
 8014b4e:	3301      	adds	r3, #1
 8014b50:	b29a      	uxth	r2, r3
 8014b52:	687b      	ldr	r3, [r7, #4]
 8014b54:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8014b56:	687b      	ldr	r3, [r7, #4]
 8014b58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014b5a:	687b      	ldr	r3, [r7, #4]
 8014b5c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014b5e:	b29b      	uxth	r3, r3
 8014b60:	009b      	lsls	r3, r3, #2
 8014b62:	441a      	add	r2, r3
 8014b64:	687b      	ldr	r3, [r7, #4]
 8014b66:	681b      	ldr	r3, [r3, #0]
 8014b68:	6812      	ldr	r2, [r2, #0]
 8014b6a:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8014b6c:	687b      	ldr	r3, [r7, #4]
 8014b6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014b70:	b29b      	uxth	r3, r3
 8014b72:	3301      	adds	r3, #1
 8014b74:	b29a      	uxth	r2, r3
 8014b76:	687b      	ldr	r3, [r7, #4]
 8014b78:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014b82:	b29b      	uxth	r3, r3
 8014b84:	009b      	lsls	r3, r3, #2
 8014b86:	441a      	add	r2, r3
 8014b88:	687b      	ldr	r3, [r7, #4]
 8014b8a:	681b      	ldr	r3, [r3, #0]
 8014b8c:	6812      	ldr	r2, [r2, #0]
 8014b8e:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8014b90:	687b      	ldr	r3, [r7, #4]
 8014b92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014b94:	b29b      	uxth	r3, r3
 8014b96:	3301      	adds	r3, #1
 8014b98:	b29a      	uxth	r2, r3
 8014b9a:	687b      	ldr	r3, [r7, #4]
 8014b9c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8014b9e:	687b      	ldr	r3, [r7, #4]
 8014ba0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014ba2:	687b      	ldr	r3, [r7, #4]
 8014ba4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014ba6:	b29b      	uxth	r3, r3
 8014ba8:	009b      	lsls	r3, r3, #2
 8014baa:	441a      	add	r2, r3
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	681b      	ldr	r3, [r3, #0]
 8014bb0:	6812      	ldr	r2, [r2, #0]
 8014bb2:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8014bb4:	687b      	ldr	r3, [r7, #4]
 8014bb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014bb8:	b29b      	uxth	r3, r3
 8014bba:	3301      	adds	r3, #1
 8014bbc:	b29a      	uxth	r2, r3
 8014bbe:	687b      	ldr	r3, [r7, #4]
 8014bc0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8014bc2:	e007      	b.n	8014bd4 <CRYP_AES_Encrypt_IT+0x144>
  }
  else
  {
    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_READY;
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	2201      	movs	r2, #1
 8014bc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 8014bcc:	687b      	ldr	r3, [r7, #4]
 8014bce:	2200      	movs	r2, #0
 8014bd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* Return function status */
  return HAL_OK;
 8014bd4:	2300      	movs	r3, #0
}
 8014bd6:	4618      	mov	r0, r3
 8014bd8:	3710      	adds	r7, #16
 8014bda:	46bd      	mov	sp, r7
 8014bdc:	bd80      	pop	{r7, pc}

08014bde <CRYP_AES_Decrypt_IT>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt_IT(CRYP_HandleTypeDef *hcryp)
{
 8014bde:	b580      	push	{r7, lr}
 8014be0:	b084      	sub	sp, #16
 8014be2:	af00      	add	r7, sp, #0
 8014be4:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014be6:	2300      	movs	r3, #0
 8014be8:	60bb      	str	r3, [r7, #8]
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8014bea:	2301      	movs	r3, #1
 8014bec:	60fb      	str	r3, [r7, #12]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8014bee:	687b      	ldr	r3, [r7, #4]
 8014bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014bf2:	2b01      	cmp	r3, #1
 8014bf4:	d109      	bne.n	8014c0a <CRYP_AES_Decrypt_IT+0x2c>
  {
    if (hcryp->KeyIVConfig == 1U)
 8014bf6:	687b      	ldr	r3, [r7, #4]
 8014bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014bfa:	2b01      	cmp	r3, #1
 8014bfc:	d102      	bne.n	8014c04 <CRYP_AES_Decrypt_IT+0x26>
    {
      /* If the Key and IV configuration has to be done only once
         and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8014bfe:	2300      	movs	r3, #0
 8014c00:	60fb      	str	r3, [r7, #12]
 8014c02:	e002      	b.n	8014c0a <CRYP_AES_Decrypt_IT+0x2c>
    else
    {
      /* If the Key and IV configuration has to be done only once
         and if it has not been done already, do it and set KeyIVConfig
         to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8014c04:	687b      	ldr	r3, [r7, #4]
 8014c06:	2201      	movs	r2, #1
 8014c08:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (DoKeyIVConfig == 1U)
 8014c0a:	68fb      	ldr	r3, [r7, #12]
 8014c0c:	2b01      	cmp	r3, #1
 8014c0e:	f040 808c 	bne.w	8014d2a <CRYP_AES_Decrypt_IT+0x14c>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
 8014c12:	687b      	ldr	r3, [r7, #4]
 8014c14:	695b      	ldr	r3, [r3, #20]
 8014c16:	2b40      	cmp	r3, #64	; 0x40
 8014c18:	d065      	beq.n	8014ce6 <CRYP_AES_Decrypt_IT+0x108>
    {
      if (hcryp->AutoKeyDerivation == DISABLE)/*Mode 2 Key preparation*/
 8014c1a:	687b      	ldr	r3, [r7, #4]
 8014c1c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8014c20:	2b00      	cmp	r3, #0
 8014c22:	d151      	bne.n	8014cc8 <CRYP_AES_Decrypt_IT+0xea>
      {
        /* Set key preparation for decryption operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION);
 8014c24:	687b      	ldr	r3, [r7, #4]
 8014c26:	681b      	ldr	r3, [r3, #0]
 8014c28:	681b      	ldr	r3, [r3, #0]
 8014c2a:	f023 0218 	bic.w	r2, r3, #24
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	681b      	ldr	r3, [r3, #0]
 8014c32:	f042 0208 	orr.w	r2, r2, #8
 8014c36:	601a      	str	r2, [r3, #0]

        /*  Set the Key*/
        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	689b      	ldr	r3, [r3, #8]
 8014c3c:	4619      	mov	r1, r3
 8014c3e:	6878      	ldr	r0, [r7, #4]
 8014c40:	f000 f9dd 	bl	8014ffe <CRYP_SetKey>

        /* Enable CRYP */
        __HAL_CRYP_ENABLE(hcryp);
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	681b      	ldr	r3, [r3, #0]
 8014c48:	681a      	ldr	r2, [r3, #0]
 8014c4a:	687b      	ldr	r3, [r7, #4]
 8014c4c:	681b      	ldr	r3, [r3, #0]
 8014c4e:	f042 0201 	orr.w	r2, r2, #1
 8014c52:	601a      	str	r2, [r3, #0]

        /* Wait for CCF flag to be raised */
        count = CRYP_TIMEOUT_KEYPREPARATION;
 8014c54:	2352      	movs	r3, #82	; 0x52
 8014c56:	60bb      	str	r3, [r7, #8]
        do
        {
          count-- ;
 8014c58:	68bb      	ldr	r3, [r7, #8]
 8014c5a:	3b01      	subs	r3, #1
 8014c5c:	60bb      	str	r3, [r7, #8]
          if (count == 0U)
 8014c5e:	68bb      	ldr	r3, [r7, #8]
 8014c60:	2b00      	cmp	r3, #0
 8014c62:	d117      	bne.n	8014c94 <CRYP_AES_Decrypt_IT+0xb6>
          {
            /* Disable the CRYP peripheral clock */
            __HAL_CRYP_DISABLE(hcryp);
 8014c64:	687b      	ldr	r3, [r7, #4]
 8014c66:	681b      	ldr	r3, [r3, #0]
 8014c68:	681a      	ldr	r2, [r3, #0]
 8014c6a:	687b      	ldr	r3, [r7, #4]
 8014c6c:	681b      	ldr	r3, [r3, #0]
 8014c6e:	f022 0201 	bic.w	r2, r2, #1
 8014c72:	601a      	str	r2, [r3, #0]

            /* Change state */
            hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8014c74:	687b      	ldr	r3, [r7, #4]
 8014c76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014c78:	f043 0210 	orr.w	r2, r3, #16
 8014c7c:	687b      	ldr	r3, [r7, #4]
 8014c7e:	655a      	str	r2, [r3, #84]	; 0x54
            hcryp->State = HAL_CRYP_STATE_READY;
 8014c80:	687b      	ldr	r3, [r7, #4]
 8014c82:	2201      	movs	r2, #1
 8014c84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

            /* Process unlocked */
            __HAL_UNLOCK(hcryp);
 8014c88:	687b      	ldr	r3, [r7, #4]
 8014c8a:	2200      	movs	r2, #0
 8014c8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            return HAL_ERROR;
 8014c90:	2301      	movs	r3, #1
 8014c92:	e0b4      	b.n	8014dfe <CRYP_AES_Decrypt_IT+0x220>
          }
        }
        while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF));
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	681b      	ldr	r3, [r3, #0]
 8014c98:	685b      	ldr	r3, [r3, #4]
 8014c9a:	f003 0301 	and.w	r3, r3, #1
 8014c9e:	2b00      	cmp	r3, #0
 8014ca0:	d0da      	beq.n	8014c58 <CRYP_AES_Decrypt_IT+0x7a>

        /* Clear CCF Flag */
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8014ca2:	687b      	ldr	r3, [r7, #4]
 8014ca4:	681b      	ldr	r3, [r3, #0]
 8014ca6:	681a      	ldr	r2, [r3, #0]
 8014ca8:	687b      	ldr	r3, [r7, #4]
 8014caa:	681b      	ldr	r3, [r3, #0]
 8014cac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8014cb0:	601a      	str	r2, [r3, #0]

        /* Return to decryption operating mode(Mode 3)*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT);
 8014cb2:	687b      	ldr	r3, [r7, #4]
 8014cb4:	681b      	ldr	r3, [r3, #0]
 8014cb6:	681b      	ldr	r3, [r3, #0]
 8014cb8:	f023 0218 	bic.w	r2, r3, #24
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	681b      	ldr	r3, [r3, #0]
 8014cc0:	f042 0210 	orr.w	r2, r2, #16
 8014cc4:	601a      	str	r2, [r3, #0]
 8014cc6:	e014      	b.n	8014cf2 <CRYP_AES_Decrypt_IT+0x114>
      }
      else /*Mode 4 : decryption & key preparation*/
      {
        /*  Set the Key*/
        CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	689b      	ldr	r3, [r3, #8]
 8014ccc:	4619      	mov	r1, r3
 8014cce:	6878      	ldr	r0, [r7, #4]
 8014cd0:	f000 f995 	bl	8014ffe <CRYP_SetKey>

        /* Set decryption & key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	681b      	ldr	r3, [r3, #0]
 8014cd8:	681a      	ldr	r2, [r3, #0]
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	681b      	ldr	r3, [r3, #0]
 8014cde:	f042 0218 	orr.w	r2, r2, #24
 8014ce2:	601a      	str	r2, [r3, #0]
 8014ce4:	e005      	b.n	8014cf2 <CRYP_AES_Decrypt_IT+0x114>
      }
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8014ce6:	687b      	ldr	r3, [r7, #4]
 8014ce8:	689b      	ldr	r3, [r3, #8]
 8014cea:	4619      	mov	r1, r3
 8014cec:	6878      	ldr	r0, [r7, #4]
 8014cee:	f000 f986 	bl	8014ffe <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	695b      	ldr	r3, [r3, #20]
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	d017      	beq.n	8014d2a <CRYP_AES_Decrypt_IT+0x14c>
    {
      /* Set the Initialization Vector*/
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 8014cfa:	687b      	ldr	r3, [r7, #4]
 8014cfc:	691a      	ldr	r2, [r3, #16]
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	681b      	ldr	r3, [r3, #0]
 8014d02:	6812      	ldr	r2, [r2, #0]
 8014d04:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
 8014d06:	687b      	ldr	r3, [r7, #4]
 8014d08:	691a      	ldr	r2, [r3, #16]
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	681b      	ldr	r3, [r3, #0]
 8014d0e:	6852      	ldr	r2, [r2, #4]
 8014d10:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
 8014d12:	687b      	ldr	r3, [r7, #4]
 8014d14:	691a      	ldr	r2, [r3, #16]
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	681b      	ldr	r3, [r3, #0]
 8014d1a:	6892      	ldr	r2, [r2, #8]
 8014d1c:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	691a      	ldr	r2, [r3, #16]
 8014d22:	687b      	ldr	r3, [r7, #4]
 8014d24:	681b      	ldr	r3, [r3, #0]
 8014d26:	68d2      	ldr	r2, [r2, #12]
 8014d28:	621a      	str	r2, [r3, #32]
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	2202      	movs	r2, #2
 8014d2e:	645a      	str	r2, [r3, #68]	; 0x44
  if (hcryp->Size != 0U)
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8014d36:	2b00      	cmp	r3, #0
 8014d38:	d058      	beq.n	8014dec <CRYP_AES_Decrypt_IT+0x20e>
  {
    /* Enable computation complete flag and error interrupts */
    __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
 8014d3a:	687b      	ldr	r3, [r7, #4]
 8014d3c:	681b      	ldr	r3, [r3, #0]
 8014d3e:	681a      	ldr	r2, [r3, #0]
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	681b      	ldr	r3, [r3, #0]
 8014d44:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 8014d48:	601a      	str	r2, [r3, #0]

    /* Enable CRYP */
    __HAL_CRYP_ENABLE(hcryp);
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	681b      	ldr	r3, [r3, #0]
 8014d4e:	681a      	ldr	r2, [r3, #0]
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	681b      	ldr	r3, [r3, #0]
 8014d54:	f042 0201 	orr.w	r2, r2, #1
 8014d58:	601a      	str	r2, [r3, #0]

    /* Write the input block in the IN FIFO */
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8014d5a:	687b      	ldr	r3, [r7, #4]
 8014d5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014d5e:	687b      	ldr	r3, [r7, #4]
 8014d60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014d62:	b29b      	uxth	r3, r3
 8014d64:	009b      	lsls	r3, r3, #2
 8014d66:	441a      	add	r2, r3
 8014d68:	687b      	ldr	r3, [r7, #4]
 8014d6a:	681b      	ldr	r3, [r3, #0]
 8014d6c:	6812      	ldr	r2, [r2, #0]
 8014d6e:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8014d70:	687b      	ldr	r3, [r7, #4]
 8014d72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014d74:	b29b      	uxth	r3, r3
 8014d76:	3301      	adds	r3, #1
 8014d78:	b29a      	uxth	r2, r3
 8014d7a:	687b      	ldr	r3, [r7, #4]
 8014d7c:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8014d7e:	687b      	ldr	r3, [r7, #4]
 8014d80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014d82:	687b      	ldr	r3, [r7, #4]
 8014d84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014d86:	b29b      	uxth	r3, r3
 8014d88:	009b      	lsls	r3, r3, #2
 8014d8a:	441a      	add	r2, r3
 8014d8c:	687b      	ldr	r3, [r7, #4]
 8014d8e:	681b      	ldr	r3, [r3, #0]
 8014d90:	6812      	ldr	r2, [r2, #0]
 8014d92:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8014d94:	687b      	ldr	r3, [r7, #4]
 8014d96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014d98:	b29b      	uxth	r3, r3
 8014d9a:	3301      	adds	r3, #1
 8014d9c:	b29a      	uxth	r2, r3
 8014d9e:	687b      	ldr	r3, [r7, #4]
 8014da0:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8014da2:	687b      	ldr	r3, [r7, #4]
 8014da4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014da6:	687b      	ldr	r3, [r7, #4]
 8014da8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014daa:	b29b      	uxth	r3, r3
 8014dac:	009b      	lsls	r3, r3, #2
 8014dae:	441a      	add	r2, r3
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	681b      	ldr	r3, [r3, #0]
 8014db4:	6812      	ldr	r2, [r2, #0]
 8014db6:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8014db8:	687b      	ldr	r3, [r7, #4]
 8014dba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014dbc:	b29b      	uxth	r3, r3
 8014dbe:	3301      	adds	r3, #1
 8014dc0:	b29a      	uxth	r2, r3
 8014dc2:	687b      	ldr	r3, [r7, #4]
 8014dc4:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8014dc6:	687b      	ldr	r3, [r7, #4]
 8014dc8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014dca:	687b      	ldr	r3, [r7, #4]
 8014dcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014dce:	b29b      	uxth	r3, r3
 8014dd0:	009b      	lsls	r3, r3, #2
 8014dd2:	441a      	add	r2, r3
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	681b      	ldr	r3, [r3, #0]
 8014dd8:	6812      	ldr	r2, [r2, #0]
 8014dda:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8014ddc:	687b      	ldr	r3, [r7, #4]
 8014dde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014de0:	b29b      	uxth	r3, r3
 8014de2:	3301      	adds	r3, #1
 8014de4:	b29a      	uxth	r2, r3
 8014de6:	687b      	ldr	r3, [r7, #4]
 8014de8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8014dea:	e007      	b.n	8014dfc <CRYP_AES_Decrypt_IT+0x21e>
  }
  else
  {
    /* Process locked */
    __HAL_UNLOCK(hcryp);
 8014dec:	687b      	ldr	r3, [r7, #4]
 8014dee:	2200      	movs	r2, #0
 8014df0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_READY;
 8014df4:	687b      	ldr	r3, [r7, #4]
 8014df6:	2201      	movs	r2, #1
 8014df8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Return function status */
  return HAL_OK;
 8014dfc:	2300      	movs	r3, #0
}
 8014dfe:	4618      	mov	r0, r3
 8014e00:	3710      	adds	r7, #16
 8014e02:	46bd      	mov	sp, r7
 8014e04:	bd80      	pop	{r7, pc}

08014e06 <CRYP_AES_IT>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval HAL status
  */
static void CRYP_AES_IT(CRYP_HandleTypeDef *hcryp)
{
 8014e06:	b580      	push	{r7, lr}
 8014e08:	b088      	sub	sp, #32
 8014e0a:	af00      	add	r7, sp, #0
 8014e0c:	6078      	str	r0, [r7, #4]
  uint32_t temp[4];  /* Temporary CrypOutBuff */
  uint32_t i;

  if (hcryp->State == HAL_CRYP_STATE_BUSY)
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8014e14:	b2db      	uxtb	r3, r3
 8014e16:	2b02      	cmp	r3, #2
 8014e18:	f040 80e4 	bne.w	8014fe4 <CRYP_AES_IT+0x1de>
  {
    /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer*/
    for (i = 0U; i < 4U; i++)
 8014e1c:	2300      	movs	r3, #0
 8014e1e:	61fb      	str	r3, [r7, #28]
 8014e20:	e00c      	b.n	8014e3c <CRYP_AES_IT+0x36>
    {
      temp[i] = hcryp->Instance->DOUTR;
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	681b      	ldr	r3, [r3, #0]
 8014e26:	68da      	ldr	r2, [r3, #12]
 8014e28:	69fb      	ldr	r3, [r7, #28]
 8014e2a:	009b      	lsls	r3, r3, #2
 8014e2c:	f107 0120 	add.w	r1, r7, #32
 8014e30:	440b      	add	r3, r1
 8014e32:	f843 2c14 	str.w	r2, [r3, #-20]
    for (i = 0U; i < 4U; i++)
 8014e36:	69fb      	ldr	r3, [r7, #28]
 8014e38:	3301      	adds	r3, #1
 8014e3a:	61fb      	str	r3, [r7, #28]
 8014e3c:	69fb      	ldr	r3, [r7, #28]
 8014e3e:	2b03      	cmp	r3, #3
 8014e40:	d9ef      	bls.n	8014e22 <CRYP_AES_IT+0x1c>
    }
    i= 0U;
 8014e42:	2300      	movs	r3, #0
 8014e44:	61fb      	str	r3, [r7, #28]
    while((hcryp->CrypOutCount < ((hcryp->Size + 3U)/4U)) && (i<4U))
 8014e46:	e01b      	b.n	8014e80 <CRYP_AES_IT+0x7a>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8014e48:	687b      	ldr	r3, [r7, #4]
 8014e4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8014e52:	b29b      	uxth	r3, r3
 8014e54:	009b      	lsls	r3, r3, #2
 8014e56:	441a      	add	r2, r3
 8014e58:	69fb      	ldr	r3, [r7, #28]
 8014e5a:	009b      	lsls	r3, r3, #2
 8014e5c:	f107 0120 	add.w	r1, r7, #32
 8014e60:	440b      	add	r3, r1
 8014e62:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8014e66:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 8014e68:	687b      	ldr	r3, [r7, #4]
 8014e6a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8014e6e:	b29b      	uxth	r3, r3
 8014e70:	3301      	adds	r3, #1
 8014e72:	b29a      	uxth	r2, r3
 8014e74:	687b      	ldr	r3, [r7, #4]
 8014e76:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      i++;
 8014e7a:	69fb      	ldr	r3, [r7, #28]
 8014e7c:	3301      	adds	r3, #1
 8014e7e:	61fb      	str	r3, [r7, #28]
    while((hcryp->CrypOutCount < ((hcryp->Size + 3U)/4U)) && (i<4U))
 8014e80:	687b      	ldr	r3, [r7, #4]
 8014e82:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8014e86:	b29b      	uxth	r3, r3
 8014e88:	461a      	mov	r2, r3
 8014e8a:	687b      	ldr	r3, [r7, #4]
 8014e8c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8014e90:	3303      	adds	r3, #3
 8014e92:	089b      	lsrs	r3, r3, #2
 8014e94:	429a      	cmp	r2, r3
 8014e96:	d202      	bcs.n	8014e9e <CRYP_AES_IT+0x98>
 8014e98:	69fb      	ldr	r3, [r7, #28]
 8014e9a:	2b03      	cmp	r3, #3
 8014e9c:	d9d4      	bls.n	8014e48 <CRYP_AES_IT+0x42>
    }
    if (hcryp->CrypOutCount ==  (hcryp->Size / 4U))
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8014ea4:	b29a      	uxth	r2, r3
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8014eac:	089b      	lsrs	r3, r3, #2
 8014eae:	b29b      	uxth	r3, r3
 8014eb0:	429a      	cmp	r2, r3
 8014eb2:	d11b      	bne.n	8014eec <CRYP_AES_IT+0xe6>
    {
      /* Disable Computation Complete flag and errors interrupts */
      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
 8014eb4:	687b      	ldr	r3, [r7, #4]
 8014eb6:	681b      	ldr	r3, [r3, #0]
 8014eb8:	681a      	ldr	r2, [r3, #0]
 8014eba:	687b      	ldr	r3, [r7, #4]
 8014ebc:	681b      	ldr	r3, [r3, #0]
 8014ebe:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8014ec2:	601a      	str	r2, [r3, #0]

      /* Change the CRYP state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8014ec4:	687b      	ldr	r3, [r7, #4]
 8014ec6:	2201      	movs	r2, #1
 8014ec8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Disable CRYP */
      __HAL_CRYP_DISABLE(hcryp);
 8014ecc:	687b      	ldr	r3, [r7, #4]
 8014ece:	681b      	ldr	r3, [r3, #0]
 8014ed0:	681a      	ldr	r2, [r3, #0]
 8014ed2:	687b      	ldr	r3, [r7, #4]
 8014ed4:	681b      	ldr	r3, [r3, #0]
 8014ed6:	f022 0201 	bic.w	r2, r2, #1
 8014eda:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hcryp);
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	2200      	movs	r2, #0
 8014ee0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
      /*Call registered Output complete callback*/
      hcryp->OutCpltCallback(hcryp);
#else
      /*Call legacy weak Output complete callback*/
      HAL_CRYP_OutCpltCallback(hcryp);
 8014ee4:	6878      	ldr	r0, [r7, #4]
 8014ee6:	f7ff fdc1 	bl	8014a6c <HAL_CRYP_OutCpltCallback>
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }
}
 8014eea:	e084      	b.n	8014ff6 <CRYP_AES_IT+0x1f0>
      if (hcryp->SuspendRequest == HAL_CRYP_SUSPEND)
 8014eec:	687b      	ldr	r3, [r7, #4]
 8014eee:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8014ef2:	b2db      	uxtb	r3, r3
 8014ef4:	2b01      	cmp	r3, #1
 8014ef6:	d11f      	bne.n	8014f38 <CRYP_AES_IT+0x132>
        __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8014ef8:	687b      	ldr	r3, [r7, #4]
 8014efa:	681b      	ldr	r3, [r3, #0]
 8014efc:	681a      	ldr	r2, [r3, #0]
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	681b      	ldr	r3, [r3, #0]
 8014f02:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8014f06:	601a      	str	r2, [r3, #0]
        hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 8014f08:	687b      	ldr	r3, [r7, #4]
 8014f0a:	2200      	movs	r2, #0
 8014f0c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
        __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE|CRYP_IT_ERRIE);
 8014f10:	687b      	ldr	r3, [r7, #4]
 8014f12:	681b      	ldr	r3, [r3, #0]
 8014f14:	681a      	ldr	r2, [r3, #0]
 8014f16:	687b      	ldr	r3, [r7, #4]
 8014f18:	681b      	ldr	r3, [r3, #0]
 8014f1a:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8014f1e:	601a      	str	r2, [r3, #0]
        hcryp->State = HAL_CRYP_STATE_SUSPENDED;
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	2203      	movs	r2, #3
 8014f24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        hcryp->Phase = CRYP_PHASE_PAYLOAD_SUSPENDED;
 8014f28:	687b      	ldr	r3, [r7, #4]
 8014f2a:	2205      	movs	r2, #5
 8014f2c:	645a      	str	r2, [r3, #68]	; 0x44
        __HAL_UNLOCK(hcryp);
 8014f2e:	687b      	ldr	r3, [r7, #4]
 8014f30:	2200      	movs	r2, #0
 8014f32:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8014f36:	e05e      	b.n	8014ff6 <CRYP_AES_IT+0x1f0>
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8014f38:	687b      	ldr	r3, [r7, #4]
 8014f3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014f3c:	687b      	ldr	r3, [r7, #4]
 8014f3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014f40:	b29b      	uxth	r3, r3
 8014f42:	009b      	lsls	r3, r3, #2
 8014f44:	441a      	add	r2, r3
 8014f46:	687b      	ldr	r3, [r7, #4]
 8014f48:	681b      	ldr	r3, [r3, #0]
 8014f4a:	6812      	ldr	r2, [r2, #0]
 8014f4c:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014f52:	b29b      	uxth	r3, r3
 8014f54:	3301      	adds	r3, #1
 8014f56:	b29a      	uxth	r2, r3
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	87da      	strh	r2, [r3, #62]	; 0x3e
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8014f5c:	687b      	ldr	r3, [r7, #4]
 8014f5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014f60:	687b      	ldr	r3, [r7, #4]
 8014f62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014f64:	b29b      	uxth	r3, r3
 8014f66:	009b      	lsls	r3, r3, #2
 8014f68:	441a      	add	r2, r3
 8014f6a:	687b      	ldr	r3, [r7, #4]
 8014f6c:	681b      	ldr	r3, [r3, #0]
 8014f6e:	6812      	ldr	r2, [r2, #0]
 8014f70:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 8014f72:	687b      	ldr	r3, [r7, #4]
 8014f74:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014f76:	b29b      	uxth	r3, r3
 8014f78:	3301      	adds	r3, #1
 8014f7a:	b29a      	uxth	r2, r3
 8014f7c:	687b      	ldr	r3, [r7, #4]
 8014f7e:	87da      	strh	r2, [r3, #62]	; 0x3e
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8014f80:	687b      	ldr	r3, [r7, #4]
 8014f82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014f88:	b29b      	uxth	r3, r3
 8014f8a:	009b      	lsls	r3, r3, #2
 8014f8c:	441a      	add	r2, r3
 8014f8e:	687b      	ldr	r3, [r7, #4]
 8014f90:	681b      	ldr	r3, [r3, #0]
 8014f92:	6812      	ldr	r2, [r2, #0]
 8014f94:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 8014f96:	687b      	ldr	r3, [r7, #4]
 8014f98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014f9a:	b29b      	uxth	r3, r3
 8014f9c:	3301      	adds	r3, #1
 8014f9e:	b29a      	uxth	r2, r3
 8014fa0:	687b      	ldr	r3, [r7, #4]
 8014fa2:	87da      	strh	r2, [r3, #62]	; 0x3e
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8014fa4:	687b      	ldr	r3, [r7, #4]
 8014fa6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8014fa8:	687b      	ldr	r3, [r7, #4]
 8014faa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014fac:	b29b      	uxth	r3, r3
 8014fae:	009b      	lsls	r3, r3, #2
 8014fb0:	441a      	add	r2, r3
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	681b      	ldr	r3, [r3, #0]
 8014fb6:	6812      	ldr	r2, [r2, #0]
 8014fb8:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 8014fba:	687b      	ldr	r3, [r7, #4]
 8014fbc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014fbe:	b29b      	uxth	r3, r3
 8014fc0:	3301      	adds	r3, #1
 8014fc2:	b29a      	uxth	r2, r3
 8014fc4:	687b      	ldr	r3, [r7, #4]
 8014fc6:	87da      	strh	r2, [r3, #62]	; 0x3e
        if (hcryp->CrypInCount ==  (hcryp->Size / 4U))
 8014fc8:	687b      	ldr	r3, [r7, #4]
 8014fca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8014fcc:	b29a      	uxth	r2, r3
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8014fd4:	089b      	lsrs	r3, r3, #2
 8014fd6:	b29b      	uxth	r3, r3
 8014fd8:	429a      	cmp	r2, r3
 8014fda:	d10c      	bne.n	8014ff6 <CRYP_AES_IT+0x1f0>
          HAL_CRYP_InCpltCallback(hcryp);
 8014fdc:	6878      	ldr	r0, [r7, #4]
 8014fde:	f7ff fd3c 	bl	8014a5a <HAL_CRYP_InCpltCallback>
}
 8014fe2:	e008      	b.n	8014ff6 <CRYP_AES_IT+0x1f0>
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 8014fe4:	687b      	ldr	r3, [r7, #4]
 8014fe6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014fe8:	f043 0208 	orr.w	r2, r3, #8
 8014fec:	687b      	ldr	r3, [r7, #4]
 8014fee:	655a      	str	r2, [r3, #84]	; 0x54
    HAL_CRYP_ErrorCallback(hcryp);
 8014ff0:	6878      	ldr	r0, [r7, #4]
 8014ff2:	f7ff fd44 	bl	8014a7e <HAL_CRYP_ErrorCallback>
}
 8014ff6:	bf00      	nop
 8014ff8:	3720      	adds	r7, #32
 8014ffa:	46bd      	mov	sp, r7
 8014ffc:	bd80      	pop	{r7, pc}

08014ffe <CRYP_SetKey>:
  * @note   If pKey is NULL, the Key registers are not written. This configuration
  *         occurs when the key is written out of HAL scope.
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 8014ffe:	b480      	push	{r7}
 8015000:	b083      	sub	sp, #12
 8015002:	af00      	add	r7, sp, #0
 8015004:	6078      	str	r0, [r7, #4]
 8015006:	6039      	str	r1, [r7, #0]
  if (hcryp->Init.pKey != NULL)
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	68db      	ldr	r3, [r3, #12]
 801500c:	2b00      	cmp	r3, #0
 801500e:	d050      	beq.n	80150b2 <CRYP_SetKey+0xb4>
  {
    switch (KeySize)
 8015010:	683b      	ldr	r3, [r7, #0]
 8015012:	2b00      	cmp	r3, #0
 8015014:	d034      	beq.n	8015080 <CRYP_SetKey+0x82>
 8015016:	683b      	ldr	r3, [r7, #0]
 8015018:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 801501c:	d14b      	bne.n	80150b6 <CRYP_SetKey+0xb8>
    {
      case CRYP_KEYSIZE_256B:
        hcryp->Instance->KEYR7 = *(uint32_t *)(hcryp->Init.pKey);
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	68da      	ldr	r2, [r3, #12]
 8015022:	687b      	ldr	r3, [r7, #4]
 8015024:	681b      	ldr	r3, [r3, #0]
 8015026:	6812      	ldr	r2, [r2, #0]
 8015028:	63da      	str	r2, [r3, #60]	; 0x3c
        hcryp->Instance->KEYR6 = *(uint32_t *)(hcryp->Init.pKey + 1U);
 801502a:	687b      	ldr	r3, [r7, #4]
 801502c:	68da      	ldr	r2, [r3, #12]
 801502e:	687b      	ldr	r3, [r7, #4]
 8015030:	681b      	ldr	r3, [r3, #0]
 8015032:	6852      	ldr	r2, [r2, #4]
 8015034:	639a      	str	r2, [r3, #56]	; 0x38
        hcryp->Instance->KEYR5 = *(uint32_t *)(hcryp->Init.pKey + 2U);
 8015036:	687b      	ldr	r3, [r7, #4]
 8015038:	68da      	ldr	r2, [r3, #12]
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	681b      	ldr	r3, [r3, #0]
 801503e:	6892      	ldr	r2, [r2, #8]
 8015040:	635a      	str	r2, [r3, #52]	; 0x34
        hcryp->Instance->KEYR4 = *(uint32_t *)(hcryp->Init.pKey + 3U);
 8015042:	687b      	ldr	r3, [r7, #4]
 8015044:	68da      	ldr	r2, [r3, #12]
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	681b      	ldr	r3, [r3, #0]
 801504a:	68d2      	ldr	r2, [r2, #12]
 801504c:	631a      	str	r2, [r3, #48]	; 0x30
        hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey + 4U);
 801504e:	687b      	ldr	r3, [r7, #4]
 8015050:	68da      	ldr	r2, [r3, #12]
 8015052:	687b      	ldr	r3, [r7, #4]
 8015054:	681b      	ldr	r3, [r3, #0]
 8015056:	6912      	ldr	r2, [r2, #16]
 8015058:	61da      	str	r2, [r3, #28]
        hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 5U);
 801505a:	687b      	ldr	r3, [r7, #4]
 801505c:	68da      	ldr	r2, [r3, #12]
 801505e:	687b      	ldr	r3, [r7, #4]
 8015060:	681b      	ldr	r3, [r3, #0]
 8015062:	6952      	ldr	r2, [r2, #20]
 8015064:	619a      	str	r2, [r3, #24]
        hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 6U);
 8015066:	687b      	ldr	r3, [r7, #4]
 8015068:	68da      	ldr	r2, [r3, #12]
 801506a:	687b      	ldr	r3, [r7, #4]
 801506c:	681b      	ldr	r3, [r3, #0]
 801506e:	6992      	ldr	r2, [r2, #24]
 8015070:	615a      	str	r2, [r3, #20]
        hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 7U);
 8015072:	687b      	ldr	r3, [r7, #4]
 8015074:	68da      	ldr	r2, [r3, #12]
 8015076:	687b      	ldr	r3, [r7, #4]
 8015078:	681b      	ldr	r3, [r3, #0]
 801507a:	69d2      	ldr	r2, [r2, #28]
 801507c:	611a      	str	r2, [r3, #16]
        break;
 801507e:	e01b      	b.n	80150b8 <CRYP_SetKey+0xba>
      case CRYP_KEYSIZE_128B:
        hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey);
 8015080:	687b      	ldr	r3, [r7, #4]
 8015082:	68da      	ldr	r2, [r3, #12]
 8015084:	687b      	ldr	r3, [r7, #4]
 8015086:	681b      	ldr	r3, [r3, #0]
 8015088:	6812      	ldr	r2, [r2, #0]
 801508a:	61da      	str	r2, [r3, #28]
        hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 1U);
 801508c:	687b      	ldr	r3, [r7, #4]
 801508e:	68da      	ldr	r2, [r3, #12]
 8015090:	687b      	ldr	r3, [r7, #4]
 8015092:	681b      	ldr	r3, [r3, #0]
 8015094:	6852      	ldr	r2, [r2, #4]
 8015096:	619a      	str	r2, [r3, #24]
        hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 2U);
 8015098:	687b      	ldr	r3, [r7, #4]
 801509a:	68da      	ldr	r2, [r3, #12]
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	681b      	ldr	r3, [r3, #0]
 80150a0:	6892      	ldr	r2, [r2, #8]
 80150a2:	615a      	str	r2, [r3, #20]
        hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 3U);
 80150a4:	687b      	ldr	r3, [r7, #4]
 80150a6:	68da      	ldr	r2, [r3, #12]
 80150a8:	687b      	ldr	r3, [r7, #4]
 80150aa:	681b      	ldr	r3, [r3, #0]
 80150ac:	68d2      	ldr	r2, [r2, #12]
 80150ae:	611a      	str	r2, [r3, #16]

        break;
 80150b0:	e002      	b.n	80150b8 <CRYP_SetKey+0xba>
      default:
        break;
    }
  }
 80150b2:	bf00      	nop
 80150b4:	e000      	b.n	80150b8 <CRYP_SetKey+0xba>
        break;
 80150b6:	bf00      	nop
}
 80150b8:	bf00      	nop
 80150ba:	370c      	adds	r7, #12
 80150bc:	46bd      	mov	sp, r7
 80150be:	bc80      	pop	{r7}
 80150c0:	4770      	bx	lr
	...

080150c4 <CRYP_AESGCM_Process_IT>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AESGCM_Process_IT(CRYP_HandleTypeDef *hcryp)
{
 80150c4:	b5b0      	push	{r4, r5, r7, lr}
 80150c6:	b096      	sub	sp, #88	; 0x58
 80150c8:	af00      	add	r7, sp, #0
 80150ca:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80150cc:	2300      	movs	r3, #0
 80150ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t loopcounter;
  uint32_t lastwordsize;
  uint32_t npblb;
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 80150d0:	2301      	movs	r3, #1
 80150d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  uint32_t headersize_in_bytes;
  uint32_t tmp;
  uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U,  /* 32-bit data type */
 80150d4:	4b7b      	ldr	r3, [pc, #492]	; (80152c4 <CRYP_AESGCM_Process_IT+0x200>)
 80150d6:	f107 040c 	add.w	r4, r7, #12
 80150da:	461d      	mov	r5, r3
 80150dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80150de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80150e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80150e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80150e4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80150e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                       0x0U, 0x0000FF00U, 0x0000FFFFU, 0xFF00FFFFU,  /* 16-bit data type */
                       0x0U, 0x000000FFU, 0x0000FFFFU, 0x00FFFFFFU}; /*  8-bit data type */


#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
  if ((hcryp->Phase == CRYP_PHASE_HEADER_SUSPENDED) || (hcryp->Phase == CRYP_PHASE_PAYLOAD_SUSPENDED))
 80150ec:	687b      	ldr	r3, [r7, #4]
 80150ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80150f0:	2b04      	cmp	r3, #4
 80150f2:	d003      	beq.n	80150fc <CRYP_AESGCM_Process_IT+0x38>
 80150f4:	687b      	ldr	r3, [r7, #4]
 80150f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80150f8:	2b05      	cmp	r3, #5
 80150fa:	d104      	bne.n	8015106 <CRYP_AESGCM_Process_IT+0x42>
  {
    CRYP_PhaseProcessingResume(hcryp);
 80150fc:	6878      	ldr	r0, [r7, #4]
 80150fe:	f001 f9a9 	bl	8016454 <CRYP_PhaseProcessingResume>
    return HAL_OK;
 8015102:	2300      	movs	r3, #0
 8015104:	e31d      	b.n	8015742 <CRYP_AESGCM_Process_IT+0x67e>
  }
#endif /* USE_HAL_CRYP_SUSPEND_RESUME */

  /* Manage header size given in bytes to handle cases where
     header size is not a multiple of 4 bytes */
  if (hcryp->Init.HeaderWidthUnit == CRYP_HEADERWIDTHUNIT_WORD)
 8015106:	687b      	ldr	r3, [r7, #4]
 8015108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801510a:	2b00      	cmp	r3, #0
 801510c:	d104      	bne.n	8015118 <CRYP_AESGCM_Process_IT+0x54>
  {
    headersize_in_bytes = hcryp->Init.HeaderSize * 4U;
 801510e:	687b      	ldr	r3, [r7, #4]
 8015110:	69db      	ldr	r3, [r3, #28]
 8015112:	009b      	lsls	r3, r3, #2
 8015114:	64bb      	str	r3, [r7, #72]	; 0x48
 8015116:	e002      	b.n	801511e <CRYP_AESGCM_Process_IT+0x5a>
  }
  else
  {
    headersize_in_bytes = hcryp->Init.HeaderSize;
 8015118:	687b      	ldr	r3, [r7, #4]
 801511a:	69db      	ldr	r3, [r3, #28]
 801511c:	64bb      	str	r3, [r7, #72]	; 0x48
  }

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015122:	2b01      	cmp	r3, #1
 8015124:	d118      	bne.n	8015158 <CRYP_AESGCM_Process_IT+0x94>
  {
    if (hcryp->KeyIVConfig == 1U)
 8015126:	687b      	ldr	r3, [r7, #4]
 8015128:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801512a:	2b01      	cmp	r3, #1
 801512c:	d10a      	bne.n	8015144 <CRYP_AESGCM_Process_IT+0x80>
    {
      /* If the Key and IV configuration has to be done only once
         and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 801512e:	2300      	movs	r3, #0
 8015130:	64fb      	str	r3, [r7, #76]	; 0x4c
      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8015136:	687a      	ldr	r2, [r7, #4]
 8015138:	f8b2 2042 	ldrh.w	r2, [r2, #66]	; 0x42
 801513c:	441a      	add	r2, r3
 801513e:	687b      	ldr	r3, [r7, #4]
 8015140:	65da      	str	r2, [r3, #92]	; 0x5c
 8015142:	e00f      	b.n	8015164 <CRYP_AESGCM_Process_IT+0xa0>
    else
    {
      /* If the Key and IV configuration has to be done only once
         and if it has not been done already, do it and set KeyIVConfig
         to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	2201      	movs	r2, #1
 8015148:	659a      	str	r2, [r3, #88]	; 0x58
      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
 801514a:	687b      	ldr	r3, [r7, #4]
 801514c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015150:	461a      	mov	r2, r3
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	65da      	str	r2, [r3, #92]	; 0x5c
 8015156:	e005      	b.n	8015164 <CRYP_AESGCM_Process_IT+0xa0>
    }
  }
  else
  {
    hcryp->SizesSum = hcryp->Size;
 8015158:	687b      	ldr	r3, [r7, #4]
 801515a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 801515e:	461a      	mov	r2, r3
 8015160:	687b      	ldr	r3, [r7, #4]
 8015162:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Configure Key, IV and process message (header and payload) */
  if (DoKeyIVConfig == 1U)
 8015164:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8015166:	2b01      	cmp	r3, #1
 8015168:	f040 8219 	bne.w	801559e <CRYP_AESGCM_Process_IT+0x4da>
  {
    /*  Reset CrypHeaderCount */
    hcryp->CrypHeaderCount = 0U;
 801516c:	687b      	ldr	r3, [r7, #4]
 801516e:	2200      	movs	r2, #0
 8015170:	879a      	strh	r2, [r3, #60]	; 0x3c

    /******************************* Init phase *********************************/

    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
 8015172:	687b      	ldr	r3, [r7, #4]
 8015174:	681b      	ldr	r3, [r3, #0]
 8015176:	681a      	ldr	r2, [r3, #0]
 8015178:	687b      	ldr	r3, [r7, #4]
 801517a:	681b      	ldr	r3, [r3, #0]
 801517c:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8015180:	601a      	str	r2, [r3, #0]

    /* Set the key */
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8015182:	687b      	ldr	r3, [r7, #4]
 8015184:	689b      	ldr	r3, [r3, #8]
 8015186:	4619      	mov	r1, r3
 8015188:	6878      	ldr	r0, [r7, #4]
 801518a:	f7ff ff38 	bl	8014ffe <CRYP_SetKey>

    /* Set the initialization vector and the counter : Initial Counter Block (ICB)*/
    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
 801518e:	687b      	ldr	r3, [r7, #4]
 8015190:	691a      	ldr	r2, [r3, #16]
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	681b      	ldr	r3, [r3, #0]
 8015196:	6812      	ldr	r2, [r2, #0]
 8015198:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U);
 801519a:	687b      	ldr	r3, [r7, #4]
 801519c:	691a      	ldr	r2, [r3, #16]
 801519e:	687b      	ldr	r3, [r7, #4]
 80151a0:	681b      	ldr	r3, [r3, #0]
 80151a2:	6852      	ldr	r2, [r2, #4]
 80151a4:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U);
 80151a6:	687b      	ldr	r3, [r7, #4]
 80151a8:	691a      	ldr	r2, [r3, #16]
 80151aa:	687b      	ldr	r3, [r7, #4]
 80151ac:	681b      	ldr	r3, [r3, #0]
 80151ae:	6892      	ldr	r2, [r2, #8]
 80151b0:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U);
 80151b2:	687b      	ldr	r3, [r7, #4]
 80151b4:	691a      	ldr	r2, [r3, #16]
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	681b      	ldr	r3, [r3, #0]
 80151ba:	68d2      	ldr	r2, [r2, #12]
 80151bc:	621a      	str	r2, [r3, #32]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 80151be:	687b      	ldr	r3, [r7, #4]
 80151c0:	681b      	ldr	r3, [r3, #0]
 80151c2:	681a      	ldr	r2, [r3, #0]
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	681b      	ldr	r3, [r3, #0]
 80151c8:	f042 0201 	orr.w	r2, r2, #1
 80151cc:	601a      	str	r2, [r3, #0]

    /* just wait for hash computation */
    count = CRYP_TIMEOUT_GCMCCMINITPHASE;
 80151ce:	f240 132b 	movw	r3, #299	; 0x12b
 80151d2:	63fb      	str	r3, [r7, #60]	; 0x3c
    do
    {
      count-- ;
 80151d4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80151d6:	3b01      	subs	r3, #1
 80151d8:	63fb      	str	r3, [r7, #60]	; 0x3c
      if (count == 0U)
 80151da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80151dc:	2b00      	cmp	r3, #0
 80151de:	d117      	bne.n	8015210 <CRYP_AESGCM_Process_IT+0x14c>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 80151e0:	687b      	ldr	r3, [r7, #4]
 80151e2:	681b      	ldr	r3, [r3, #0]
 80151e4:	681a      	ldr	r2, [r3, #0]
 80151e6:	687b      	ldr	r3, [r7, #4]
 80151e8:	681b      	ldr	r3, [r3, #0]
 80151ea:	f022 0201 	bic.w	r2, r2, #1
 80151ee:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80151f0:	687b      	ldr	r3, [r7, #4]
 80151f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80151f4:	f043 0210 	orr.w	r2, r3, #16
 80151f8:	687b      	ldr	r3, [r7, #4]
 80151fa:	655a      	str	r2, [r3, #84]	; 0x54
        hcryp->State = HAL_CRYP_STATE_READY;
 80151fc:	687b      	ldr	r3, [r7, #4]
 80151fe:	2201      	movs	r2, #1
 8015200:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8015204:	687b      	ldr	r3, [r7, #4]
 8015206:	2200      	movs	r2, #0
 8015208:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_ERROR;
 801520c:	2301      	movs	r3, #1
 801520e:	e298      	b.n	8015742 <CRYP_AESGCM_Process_IT+0x67e>
      }
    }
    while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF));
 8015210:	687b      	ldr	r3, [r7, #4]
 8015212:	681b      	ldr	r3, [r3, #0]
 8015214:	685b      	ldr	r3, [r3, #4]
 8015216:	f003 0301 	and.w	r3, r3, #1
 801521a:	2b00      	cmp	r3, #0
 801521c:	d0da      	beq.n	80151d4 <CRYP_AESGCM_Process_IT+0x110>

    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 801521e:	687b      	ldr	r3, [r7, #4]
 8015220:	681b      	ldr	r3, [r3, #0]
 8015222:	681a      	ldr	r2, [r3, #0]
 8015224:	687b      	ldr	r3, [r7, #4]
 8015226:	681b      	ldr	r3, [r3, #0]
 8015228:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801522c:	601a      	str	r2, [r3, #0]

    /***************************** Header phase *********************************/

    /* Select header phase */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 801522e:	687b      	ldr	r3, [r7, #4]
 8015230:	681b      	ldr	r3, [r3, #0]
 8015232:	681b      	ldr	r3, [r3, #0]
 8015234:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8015238:	687b      	ldr	r3, [r7, #4]
 801523a:	681b      	ldr	r3, [r3, #0]
 801523c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8015240:	601a      	str	r2, [r3, #0]

    /* Enable computation complete flag and error interrupts */
    __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	681b      	ldr	r3, [r3, #0]
 8015246:	681a      	ldr	r2, [r3, #0]
 8015248:	687b      	ldr	r3, [r7, #4]
 801524a:	681b      	ldr	r3, [r3, #0]
 801524c:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 8015250:	601a      	str	r2, [r3, #0]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	681b      	ldr	r3, [r3, #0]
 8015256:	681a      	ldr	r2, [r3, #0]
 8015258:	687b      	ldr	r3, [r7, #4]
 801525a:	681b      	ldr	r3, [r3, #0]
 801525c:	f042 0201 	orr.w	r2, r2, #1
 8015260:	601a      	str	r2, [r3, #0]

    if (hcryp->Init.HeaderSize == 0U) /*header phase is  skipped*/
 8015262:	687b      	ldr	r3, [r7, #4]
 8015264:	69db      	ldr	r3, [r3, #28]
 8015266:	2b00      	cmp	r3, #0
 8015268:	f040 80db 	bne.w	8015422 <CRYP_AESGCM_Process_IT+0x35e>
    {
      /* Set the phase */
      hcryp->Phase = CRYP_PHASE_PROCESS;
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	2202      	movs	r2, #2
 8015270:	645a      	str	r2, [r3, #68]	; 0x44

      /* Select payload phase once the header phase is performed */
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD);
 8015272:	687b      	ldr	r3, [r7, #4]
 8015274:	681b      	ldr	r3, [r3, #0]
 8015276:	681b      	ldr	r3, [r3, #0]
 8015278:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 801527c:	687b      	ldr	r3, [r7, #4]
 801527e:	681b      	ldr	r3, [r3, #0]
 8015280:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8015284:	601a      	str	r2, [r3, #0]

      /* Set to 0 the number of non-valid bytes using NPBLB register*/
      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
 8015286:	687b      	ldr	r3, [r7, #4]
 8015288:	681b      	ldr	r3, [r3, #0]
 801528a:	681a      	ldr	r2, [r3, #0]
 801528c:	687b      	ldr	r3, [r7, #4]
 801528e:	681b      	ldr	r3, [r3, #0]
 8015290:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8015294:	601a      	str	r2, [r3, #0]

      /* Write the payload Input block in the IN FIFO */
      if (hcryp->Size == 0U)
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 801529c:	2b00      	cmp	r3, #0
 801529e:	d113      	bne.n	80152c8 <CRYP_AESGCM_Process_IT+0x204>
      {
        /* Disable interrupts */
        __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	681b      	ldr	r3, [r3, #0]
 80152a4:	681a      	ldr	r2, [r3, #0]
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	681b      	ldr	r3, [r3, #0]
 80152aa:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80152ae:	601a      	str	r2, [r3, #0]

        /* Change the CRYP state */
        hcryp->State = HAL_CRYP_STATE_READY;
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	2201      	movs	r2, #1
 80152b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	2200      	movs	r2, #0
 80152bc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80152c0:	e23e      	b.n	8015740 <CRYP_AESGCM_Process_IT+0x67c>
 80152c2:	bf00      	nop
 80152c4:	08024b14 	.word	0x08024b14
      }
      else if (hcryp->Size >= 16U)
 80152c8:	687b      	ldr	r3, [r7, #4]
 80152ca:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80152ce:	2b0f      	cmp	r3, #15
 80152d0:	d956      	bls.n	8015380 <CRYP_AESGCM_Process_IT+0x2bc>
      {
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80152d6:	687b      	ldr	r3, [r7, #4]
 80152d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80152da:	b29b      	uxth	r3, r3
 80152dc:	009b      	lsls	r3, r3, #2
 80152de:	441a      	add	r2, r3
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	681b      	ldr	r3, [r3, #0]
 80152e4:	6812      	ldr	r2, [r2, #0]
 80152e6:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 80152e8:	687b      	ldr	r3, [r7, #4]
 80152ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80152ec:	b29b      	uxth	r3, r3
 80152ee:	3301      	adds	r3, #1
 80152f0:	b29a      	uxth	r2, r3
 80152f2:	687b      	ldr	r3, [r7, #4]
 80152f4:	87da      	strh	r2, [r3, #62]	; 0x3e
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80152f6:	687b      	ldr	r3, [r7, #4]
 80152f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80152fe:	b29b      	uxth	r3, r3
 8015300:	009b      	lsls	r3, r3, #2
 8015302:	441a      	add	r2, r3
 8015304:	687b      	ldr	r3, [r7, #4]
 8015306:	681b      	ldr	r3, [r3, #0]
 8015308:	6812      	ldr	r2, [r2, #0]
 801530a:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 801530c:	687b      	ldr	r3, [r7, #4]
 801530e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015310:	b29b      	uxth	r3, r3
 8015312:	3301      	adds	r3, #1
 8015314:	b29a      	uxth	r2, r3
 8015316:	687b      	ldr	r3, [r7, #4]
 8015318:	87da      	strh	r2, [r3, #62]	; 0x3e
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801531e:	687b      	ldr	r3, [r7, #4]
 8015320:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015322:	b29b      	uxth	r3, r3
 8015324:	009b      	lsls	r3, r3, #2
 8015326:	441a      	add	r2, r3
 8015328:	687b      	ldr	r3, [r7, #4]
 801532a:	681b      	ldr	r3, [r3, #0]
 801532c:	6812      	ldr	r2, [r2, #0]
 801532e:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 8015330:	687b      	ldr	r3, [r7, #4]
 8015332:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015334:	b29b      	uxth	r3, r3
 8015336:	3301      	adds	r3, #1
 8015338:	b29a      	uxth	r2, r3
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	87da      	strh	r2, [r3, #62]	; 0x3e
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 801533e:	687b      	ldr	r3, [r7, #4]
 8015340:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015342:	687b      	ldr	r3, [r7, #4]
 8015344:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015346:	b29b      	uxth	r3, r3
 8015348:	009b      	lsls	r3, r3, #2
 801534a:	441a      	add	r2, r3
 801534c:	687b      	ldr	r3, [r7, #4]
 801534e:	681b      	ldr	r3, [r3, #0]
 8015350:	6812      	ldr	r2, [r2, #0]
 8015352:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 8015354:	687b      	ldr	r3, [r7, #4]
 8015356:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015358:	b29b      	uxth	r3, r3
 801535a:	3301      	adds	r3, #1
 801535c:	b29a      	uxth	r2, r3
 801535e:	687b      	ldr	r3, [r7, #4]
 8015360:	87da      	strh	r2, [r3, #62]	; 0x3e
        if (hcryp->CrypInCount ==  (hcryp->Size / 4U))
 8015362:	687b      	ldr	r3, [r7, #4]
 8015364:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015366:	b29a      	uxth	r2, r3
 8015368:	687b      	ldr	r3, [r7, #4]
 801536a:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 801536e:	089b      	lsrs	r3, r3, #2
 8015370:	b29b      	uxth	r3, r3
 8015372:	429a      	cmp	r2, r3
 8015374:	f040 81e4 	bne.w	8015740 <CRYP_AESGCM_Process_IT+0x67c>
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
          /*Call registered Input complete callback*/
          hcryp->InCpltCallback(hcryp);
#else
          /*Call legacy weak Input complete callback*/
          HAL_CRYP_InCpltCallback(hcryp);
 8015378:	6878      	ldr	r0, [r7, #4]
 801537a:	f7ff fb6e 	bl	8014a5a <HAL_CRYP_InCpltCallback>
 801537e:	e1df      	b.n	8015740 <CRYP_AESGCM_Process_IT+0x67c>
        Workaround is implemented in polling mode, so if last block of
        payload <128bit do not use CRYP_Encrypt_IT otherwise TAG is incorrectly generated for GCM Encryption. */


        /* Compute the number of padding bytes in last block of payload */
        npblb = 16U - ((uint32_t)hcryp->Size);
 8015380:	687b      	ldr	r3, [r7, #4]
 8015382:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015386:	f1c3 0310 	rsb	r3, r3, #16
 801538a:	647b      	str	r3, [r7, #68]	; 0x44

        if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
 801538c:	687b      	ldr	r3, [r7, #4]
 801538e:	681b      	ldr	r3, [r3, #0]
 8015390:	681b      	ldr	r3, [r3, #0]
 8015392:	f003 0318 	and.w	r3, r3, #24
 8015396:	2b00      	cmp	r3, #0
 8015398:	d10a      	bne.n	80153b0 <CRYP_AESGCM_Process_IT+0x2ec>
        {
          /* Set to 0 the number of non-valid bytes using NPBLB register*/
          MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	681b      	ldr	r3, [r3, #0]
 801539e:	681b      	ldr	r3, [r3, #0]
 80153a0:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80153a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80153a6:	051a      	lsls	r2, r3, #20
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	681b      	ldr	r3, [r3, #0]
 80153ac:	430a      	orrs	r2, r1
 80153ae:	601a      	str	r2, [r3, #0]
        }

        /* Number of valid words (lastwordsize) in last block */
        if ((npblb % 4U) == 0U)
 80153b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80153b2:	f003 0303 	and.w	r3, r3, #3
 80153b6:	2b00      	cmp	r3, #0
 80153b8:	d105      	bne.n	80153c6 <CRYP_AESGCM_Process_IT+0x302>
        {
          lastwordsize = (16U - npblb) / 4U;
 80153ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80153bc:	f1c3 0310 	rsb	r3, r3, #16
 80153c0:	089b      	lsrs	r3, r3, #2
 80153c2:	653b      	str	r3, [r7, #80]	; 0x50
 80153c4:	e005      	b.n	80153d2 <CRYP_AESGCM_Process_IT+0x30e>
        }
        else
        {
          lastwordsize = ((16U - npblb) / 4U) + 1U;
 80153c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80153c8:	f1c3 0310 	rsb	r3, r3, #16
 80153cc:	089b      	lsrs	r3, r3, #2
 80153ce:	3301      	adds	r3, #1
 80153d0:	653b      	str	r3, [r7, #80]	; 0x50
        }

        /*  last block optionally pad the data with zeros*/
        for (loopcounter = 0U; loopcounter < lastwordsize ; loopcounter++)
 80153d2:	2300      	movs	r3, #0
 80153d4:	657b      	str	r3, [r7, #84]	; 0x54
 80153d6:	e014      	b.n	8015402 <CRYP_AESGCM_Process_IT+0x33e>
        {
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80153d8:	687b      	ldr	r3, [r7, #4]
 80153da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80153dc:	687b      	ldr	r3, [r7, #4]
 80153de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80153e0:	b29b      	uxth	r3, r3
 80153e2:	009b      	lsls	r3, r3, #2
 80153e4:	441a      	add	r2, r3
 80153e6:	687b      	ldr	r3, [r7, #4]
 80153e8:	681b      	ldr	r3, [r3, #0]
 80153ea:	6812      	ldr	r2, [r2, #0]
 80153ec:	609a      	str	r2, [r3, #8]
          hcryp->CrypInCount++;
 80153ee:	687b      	ldr	r3, [r7, #4]
 80153f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80153f2:	b29b      	uxth	r3, r3
 80153f4:	3301      	adds	r3, #1
 80153f6:	b29a      	uxth	r2, r3
 80153f8:	687b      	ldr	r3, [r7, #4]
 80153fa:	87da      	strh	r2, [r3, #62]	; 0x3e
        for (loopcounter = 0U; loopcounter < lastwordsize ; loopcounter++)
 80153fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80153fe:	3301      	adds	r3, #1
 8015400:	657b      	str	r3, [r7, #84]	; 0x54
 8015402:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8015404:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015406:	429a      	cmp	r2, r3
 8015408:	d3e6      	bcc.n	80153d8 <CRYP_AESGCM_Process_IT+0x314>
        }
        while (loopcounter < 4U)
 801540a:	e006      	b.n	801541a <CRYP_AESGCM_Process_IT+0x356>
        {
          /* pad the data with zeros to have a complete block */
          hcryp->Instance->DINR = 0x0U;
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	681b      	ldr	r3, [r3, #0]
 8015410:	2200      	movs	r2, #0
 8015412:	609a      	str	r2, [r3, #8]
          loopcounter++;
 8015414:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015416:	3301      	adds	r3, #1
 8015418:	657b      	str	r3, [r7, #84]	; 0x54
        while (loopcounter < 4U)
 801541a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801541c:	2b03      	cmp	r3, #3
 801541e:	d9f5      	bls.n	801540c <CRYP_AESGCM_Process_IT+0x348>
 8015420:	e18e      	b.n	8015740 <CRYP_AESGCM_Process_IT+0x67c>
        }
      }
    }
    /* Enter header data */
    /* Cher first whether header length is small enough to enter the full header in one shot */
    else if (headersize_in_bytes <= 16U)
 8015422:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015424:	2b10      	cmp	r3, #16
 8015426:	d871      	bhi.n	801550c <CRYP_AESGCM_Process_IT+0x448>
    {
      /* Write header data, padded with zeros if need be */
      for (loopcounter = 0U; (loopcounter < (headersize_in_bytes / 4U)); loopcounter++)
 8015428:	2300      	movs	r3, #0
 801542a:	657b      	str	r3, [r7, #84]	; 0x54
 801542c:	e014      	b.n	8015458 <CRYP_AESGCM_Process_IT+0x394>
      {
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 801542e:	687b      	ldr	r3, [r7, #4]
 8015430:	699a      	ldr	r2, [r3, #24]
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015436:	b29b      	uxth	r3, r3
 8015438:	009b      	lsls	r3, r3, #2
 801543a:	441a      	add	r2, r3
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	681b      	ldr	r3, [r3, #0]
 8015440:	6812      	ldr	r2, [r2, #0]
 8015442:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 8015444:	687b      	ldr	r3, [r7, #4]
 8015446:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015448:	b29b      	uxth	r3, r3
 801544a:	3301      	adds	r3, #1
 801544c:	b29a      	uxth	r2, r3
 801544e:	687b      	ldr	r3, [r7, #4]
 8015450:	879a      	strh	r2, [r3, #60]	; 0x3c
      for (loopcounter = 0U; (loopcounter < (headersize_in_bytes / 4U)); loopcounter++)
 8015452:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015454:	3301      	adds	r3, #1
 8015456:	657b      	str	r3, [r7, #84]	; 0x54
 8015458:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801545a:	089b      	lsrs	r3, r3, #2
 801545c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801545e:	429a      	cmp	r2, r3
 8015460:	d3e5      	bcc.n	801542e <CRYP_AESGCM_Process_IT+0x36a>
      }
      /* If the header size is a multiple of words */
      if ((headersize_in_bytes % 4U) == 0U)
 8015462:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8015464:	f003 0303 	and.w	r3, r3, #3
 8015468:	2b00      	cmp	r3, #0
 801546a:	d112      	bne.n	8015492 <CRYP_AESGCM_Process_IT+0x3ce>
      {
        /* Pad the data with zeros to have a complete block */
        while (loopcounter < 4U)
 801546c:	e00d      	b.n	801548a <CRYP_AESGCM_Process_IT+0x3c6>
        {
          hcryp->Instance->DINR = 0x0U;
 801546e:	687b      	ldr	r3, [r7, #4]
 8015470:	681b      	ldr	r3, [r3, #0]
 8015472:	2200      	movs	r2, #0
 8015474:	609a      	str	r2, [r3, #8]
          loopcounter++;
 8015476:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015478:	3301      	adds	r3, #1
 801547a:	657b      	str	r3, [r7, #84]	; 0x54
          hcryp->CrypHeaderCount++;
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015480:	b29b      	uxth	r3, r3
 8015482:	3301      	adds	r3, #1
 8015484:	b29a      	uxth	r2, r3
 8015486:	687b      	ldr	r3, [r7, #4]
 8015488:	879a      	strh	r2, [r3, #60]	; 0x3c
        while (loopcounter < 4U)
 801548a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801548c:	2b03      	cmp	r3, #3
 801548e:	d9ee      	bls.n	801546e <CRYP_AESGCM_Process_IT+0x3aa>
 8015490:	e038      	b.n	8015504 <CRYP_AESGCM_Process_IT+0x440>
        }
      }
      else
      {
        /* Enter last bytes, padded with zeros */
        tmp =  *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	699a      	ldr	r2, [r3, #24]
 8015496:	687b      	ldr	r3, [r7, #4]
 8015498:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 801549a:	b29b      	uxth	r3, r3
 801549c:	009b      	lsls	r3, r3, #2
 801549e:	4413      	add	r3, r2
 80154a0:	681b      	ldr	r3, [r3, #0]
 80154a2:	643b      	str	r3, [r7, #64]	; 0x40
        tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	685b      	ldr	r3, [r3, #4]
 80154a8:	005a      	lsls	r2, r3, #1
 80154aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80154ac:	f003 0303 	and.w	r3, r3, #3
 80154b0:	4413      	add	r3, r2
 80154b2:	009b      	lsls	r3, r3, #2
 80154b4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80154b8:	4413      	add	r3, r2
 80154ba:	f853 3c4c 	ldr.w	r3, [r3, #-76]
 80154be:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80154c0:	4013      	ands	r3, r2
 80154c2:	643b      	str	r3, [r7, #64]	; 0x40
        hcryp->Instance->DINR = tmp;
 80154c4:	687b      	ldr	r3, [r7, #4]
 80154c6:	681b      	ldr	r3, [r3, #0]
 80154c8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80154ca:	609a      	str	r2, [r3, #8]
        loopcounter++;
 80154cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80154ce:	3301      	adds	r3, #1
 80154d0:	657b      	str	r3, [r7, #84]	; 0x54
        hcryp->CrypHeaderCount++ ;
 80154d2:	687b      	ldr	r3, [r7, #4]
 80154d4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80154d6:	b29b      	uxth	r3, r3
 80154d8:	3301      	adds	r3, #1
 80154da:	b29a      	uxth	r2, r3
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	879a      	strh	r2, [r3, #60]	; 0x3c
        /* Pad the data with zeros to have a complete block */
      while (loopcounter < 4U)
 80154e0:	e00d      	b.n	80154fe <CRYP_AESGCM_Process_IT+0x43a>
      {
        hcryp->Instance->DINR = 0x0U;
 80154e2:	687b      	ldr	r3, [r7, #4]
 80154e4:	681b      	ldr	r3, [r3, #0]
 80154e6:	2200      	movs	r2, #0
 80154e8:	609a      	str	r2, [r3, #8]
        loopcounter++;
 80154ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80154ec:	3301      	adds	r3, #1
 80154ee:	657b      	str	r3, [r7, #84]	; 0x54
          hcryp->CrypHeaderCount++;
 80154f0:	687b      	ldr	r3, [r7, #4]
 80154f2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80154f4:	b29b      	uxth	r3, r3
 80154f6:	3301      	adds	r3, #1
 80154f8:	b29a      	uxth	r2, r3
 80154fa:	687b      	ldr	r3, [r7, #4]
 80154fc:	879a      	strh	r2, [r3, #60]	; 0x3c
      while (loopcounter < 4U)
 80154fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015500:	2b03      	cmp	r3, #3
 8015502:	d9ee      	bls.n	80154e2 <CRYP_AESGCM_Process_IT+0x41e>
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
      /*Call registered Input complete callback*/
      hcryp->InCpltCallback(hcryp);
#else
      /*Call legacy weak Input complete callback*/
      HAL_CRYP_InCpltCallback(hcryp);
 8015504:	6878      	ldr	r0, [r7, #4]
 8015506:	f7ff faa8 	bl	8014a5a <HAL_CRYP_InCpltCallback>
 801550a:	e119      	b.n	8015740 <CRYP_AESGCM_Process_IT+0x67c>
    }
    else
    {
      /* Write the first input header block in the Input FIFO,
         the following header data will be fed after interrupt occurrence */
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 801550c:	687b      	ldr	r3, [r7, #4]
 801550e:	699a      	ldr	r2, [r3, #24]
 8015510:	687b      	ldr	r3, [r7, #4]
 8015512:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015514:	b29b      	uxth	r3, r3
 8015516:	009b      	lsls	r3, r3, #2
 8015518:	441a      	add	r2, r3
 801551a:	687b      	ldr	r3, [r7, #4]
 801551c:	681b      	ldr	r3, [r3, #0]
 801551e:	6812      	ldr	r2, [r2, #0]
 8015520:	609a      	str	r2, [r3, #8]
      hcryp->CrypHeaderCount++;
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015526:	b29b      	uxth	r3, r3
 8015528:	3301      	adds	r3, #1
 801552a:	b29a      	uxth	r2, r3
 801552c:	687b      	ldr	r3, [r7, #4]
 801552e:	879a      	strh	r2, [r3, #60]	; 0x3c
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8015530:	687b      	ldr	r3, [r7, #4]
 8015532:	699a      	ldr	r2, [r3, #24]
 8015534:	687b      	ldr	r3, [r7, #4]
 8015536:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015538:	b29b      	uxth	r3, r3
 801553a:	009b      	lsls	r3, r3, #2
 801553c:	441a      	add	r2, r3
 801553e:	687b      	ldr	r3, [r7, #4]
 8015540:	681b      	ldr	r3, [r3, #0]
 8015542:	6812      	ldr	r2, [r2, #0]
 8015544:	609a      	str	r2, [r3, #8]
      hcryp->CrypHeaderCount++;
 8015546:	687b      	ldr	r3, [r7, #4]
 8015548:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 801554a:	b29b      	uxth	r3, r3
 801554c:	3301      	adds	r3, #1
 801554e:	b29a      	uxth	r2, r3
 8015550:	687b      	ldr	r3, [r7, #4]
 8015552:	879a      	strh	r2, [r3, #60]	; 0x3c
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	699a      	ldr	r2, [r3, #24]
 8015558:	687b      	ldr	r3, [r7, #4]
 801555a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 801555c:	b29b      	uxth	r3, r3
 801555e:	009b      	lsls	r3, r3, #2
 8015560:	441a      	add	r2, r3
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	681b      	ldr	r3, [r3, #0]
 8015566:	6812      	ldr	r2, [r2, #0]
 8015568:	609a      	str	r2, [r3, #8]
      hcryp->CrypHeaderCount++;
 801556a:	687b      	ldr	r3, [r7, #4]
 801556c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 801556e:	b29b      	uxth	r3, r3
 8015570:	3301      	adds	r3, #1
 8015572:	b29a      	uxth	r2, r3
 8015574:	687b      	ldr	r3, [r7, #4]
 8015576:	879a      	strh	r2, [r3, #60]	; 0x3c
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	699a      	ldr	r2, [r3, #24]
 801557c:	687b      	ldr	r3, [r7, #4]
 801557e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015580:	b29b      	uxth	r3, r3
 8015582:	009b      	lsls	r3, r3, #2
 8015584:	441a      	add	r2, r3
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	681b      	ldr	r3, [r3, #0]
 801558a:	6812      	ldr	r2, [r2, #0]
 801558c:	609a      	str	r2, [r3, #8]
      hcryp->CrypHeaderCount++;
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015592:	b29b      	uxth	r3, r3
 8015594:	3301      	adds	r3, #1
 8015596:	b29a      	uxth	r2, r3
 8015598:	687b      	ldr	r3, [r7, #4]
 801559a:	879a      	strh	r2, [r3, #60]	; 0x3c
 801559c:	e0d0      	b.n	8015740 <CRYP_AESGCM_Process_IT+0x67c>
          header has already been processed;
          only process here message payload */
  {

    /* Enable computation complete flag and error interrupts */
    __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
 801559e:	687b      	ldr	r3, [r7, #4]
 80155a0:	681b      	ldr	r3, [r3, #0]
 80155a2:	681a      	ldr	r2, [r3, #0]
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	681b      	ldr	r3, [r3, #0]
 80155a8:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 80155ac:	601a      	str	r2, [r3, #0]

    /* Set to 0 the number of non-valid bytes using NPBLB register*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
 80155ae:	687b      	ldr	r3, [r7, #4]
 80155b0:	681b      	ldr	r3, [r3, #0]
 80155b2:	681a      	ldr	r2, [r3, #0]
 80155b4:	687b      	ldr	r3, [r7, #4]
 80155b6:	681b      	ldr	r3, [r3, #0]
 80155b8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80155bc:	601a      	str	r2, [r3, #0]

    /* Write the payload Input block in the IN FIFO */
    if (hcryp->Size == 0U)
 80155be:	687b      	ldr	r3, [r7, #4]
 80155c0:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	d110      	bne.n	80155ea <CRYP_AESGCM_Process_IT+0x526>
    {
      /* Disable interrupts */
      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	681b      	ldr	r3, [r3, #0]
 80155cc:	681a      	ldr	r2, [r3, #0]
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	681b      	ldr	r3, [r3, #0]
 80155d2:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80155d6:	601a      	str	r2, [r3, #0]

      /* Change the CRYP state */
      hcryp->State = HAL_CRYP_STATE_READY;
 80155d8:	687b      	ldr	r3, [r7, #4]
 80155da:	2201      	movs	r2, #1
 80155dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	2200      	movs	r2, #0
 80155e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80155e8:	e0aa      	b.n	8015740 <CRYP_AESGCM_Process_IT+0x67c>
    }
    else if (hcryp->Size >= 16U)
 80155ea:	687b      	ldr	r3, [r7, #4]
 80155ec:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80155f0:	2b0f      	cmp	r3, #15
 80155f2:	d955      	bls.n	80156a0 <CRYP_AESGCM_Process_IT+0x5dc>
    {
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80155f4:	687b      	ldr	r3, [r7, #4]
 80155f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80155f8:	687b      	ldr	r3, [r7, #4]
 80155fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80155fc:	b29b      	uxth	r3, r3
 80155fe:	009b      	lsls	r3, r3, #2
 8015600:	441a      	add	r2, r3
 8015602:	687b      	ldr	r3, [r7, #4]
 8015604:	681b      	ldr	r3, [r3, #0]
 8015606:	6812      	ldr	r2, [r2, #0]
 8015608:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 801560a:	687b      	ldr	r3, [r7, #4]
 801560c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801560e:	b29b      	uxth	r3, r3
 8015610:	3301      	adds	r3, #1
 8015612:	b29a      	uxth	r2, r3
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	87da      	strh	r2, [r3, #62]	; 0x3e
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015618:	687b      	ldr	r3, [r7, #4]
 801561a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801561c:	687b      	ldr	r3, [r7, #4]
 801561e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015620:	b29b      	uxth	r3, r3
 8015622:	009b      	lsls	r3, r3, #2
 8015624:	441a      	add	r2, r3
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	681b      	ldr	r3, [r3, #0]
 801562a:	6812      	ldr	r2, [r2, #0]
 801562c:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 801562e:	687b      	ldr	r3, [r7, #4]
 8015630:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015632:	b29b      	uxth	r3, r3
 8015634:	3301      	adds	r3, #1
 8015636:	b29a      	uxth	r2, r3
 8015638:	687b      	ldr	r3, [r7, #4]
 801563a:	87da      	strh	r2, [r3, #62]	; 0x3e
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 801563c:	687b      	ldr	r3, [r7, #4]
 801563e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015640:	687b      	ldr	r3, [r7, #4]
 8015642:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015644:	b29b      	uxth	r3, r3
 8015646:	009b      	lsls	r3, r3, #2
 8015648:	441a      	add	r2, r3
 801564a:	687b      	ldr	r3, [r7, #4]
 801564c:	681b      	ldr	r3, [r3, #0]
 801564e:	6812      	ldr	r2, [r2, #0]
 8015650:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015656:	b29b      	uxth	r3, r3
 8015658:	3301      	adds	r3, #1
 801565a:	b29a      	uxth	r2, r3
 801565c:	687b      	ldr	r3, [r7, #4]
 801565e:	87da      	strh	r2, [r3, #62]	; 0x3e
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015664:	687b      	ldr	r3, [r7, #4]
 8015666:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015668:	b29b      	uxth	r3, r3
 801566a:	009b      	lsls	r3, r3, #2
 801566c:	441a      	add	r2, r3
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	681b      	ldr	r3, [r3, #0]
 8015672:	6812      	ldr	r2, [r2, #0]
 8015674:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8015676:	687b      	ldr	r3, [r7, #4]
 8015678:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801567a:	b29b      	uxth	r3, r3
 801567c:	3301      	adds	r3, #1
 801567e:	b29a      	uxth	r2, r3
 8015680:	687b      	ldr	r3, [r7, #4]
 8015682:	87da      	strh	r2, [r3, #62]	; 0x3e
      if (hcryp->CrypInCount ==  (hcryp->Size / 4U))
 8015684:	687b      	ldr	r3, [r7, #4]
 8015686:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015688:	b29a      	uxth	r2, r3
 801568a:	687b      	ldr	r3, [r7, #4]
 801568c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015690:	089b      	lsrs	r3, r3, #2
 8015692:	b29b      	uxth	r3, r3
 8015694:	429a      	cmp	r2, r3
 8015696:	d153      	bne.n	8015740 <CRYP_AESGCM_Process_IT+0x67c>
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
        /*Call registered Input complete callback*/
        hcryp->InCpltCallback(hcryp);
#else
        /*Call legacy weak Input complete callback*/
        HAL_CRYP_InCpltCallback(hcryp);
 8015698:	6878      	ldr	r0, [r7, #4]
 801569a:	f7ff f9de 	bl	8014a5a <HAL_CRYP_InCpltCallback>
 801569e:	e04f      	b.n	8015740 <CRYP_AESGCM_Process_IT+0x67c>
      Workaround is implemented in polling mode, so if last block of
      payload <128bit do not use CRYP_Encrypt_IT otherwise TAG is incorrectly generated for GCM Encryption. */


      /* Compute the number of padding bytes in last block of payload */
      npblb = 16U - ((uint32_t)hcryp->Size);
 80156a0:	687b      	ldr	r3, [r7, #4]
 80156a2:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80156a6:	f1c3 0310 	rsb	r3, r3, #16
 80156aa:	647b      	str	r3, [r7, #68]	; 0x44

      if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT)
 80156ac:	687b      	ldr	r3, [r7, #4]
 80156ae:	681b      	ldr	r3, [r3, #0]
 80156b0:	681b      	ldr	r3, [r3, #0]
 80156b2:	f003 0318 	and.w	r3, r3, #24
 80156b6:	2b00      	cmp	r3, #0
 80156b8:	d10a      	bne.n	80156d0 <CRYP_AESGCM_Process_IT+0x60c>
      {
        /* Set to 0 the number of non-valid bytes using NPBLB register*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	681b      	ldr	r3, [r3, #0]
 80156be:	681b      	ldr	r3, [r3, #0]
 80156c0:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80156c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80156c6:	051a      	lsls	r2, r3, #20
 80156c8:	687b      	ldr	r3, [r7, #4]
 80156ca:	681b      	ldr	r3, [r3, #0]
 80156cc:	430a      	orrs	r2, r1
 80156ce:	601a      	str	r2, [r3, #0]
      }

      /* Number of valid words (lastwordsize) in last block */
      if ((npblb % 4U) == 0U)
 80156d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80156d2:	f003 0303 	and.w	r3, r3, #3
 80156d6:	2b00      	cmp	r3, #0
 80156d8:	d105      	bne.n	80156e6 <CRYP_AESGCM_Process_IT+0x622>
      {
        lastwordsize = (16U - npblb) / 4U;
 80156da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80156dc:	f1c3 0310 	rsb	r3, r3, #16
 80156e0:	089b      	lsrs	r3, r3, #2
 80156e2:	653b      	str	r3, [r7, #80]	; 0x50
 80156e4:	e005      	b.n	80156f2 <CRYP_AESGCM_Process_IT+0x62e>
      }
      else
      {
        lastwordsize = ((16U - npblb) / 4U) + 1U;
 80156e6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80156e8:	f1c3 0310 	rsb	r3, r3, #16
 80156ec:	089b      	lsrs	r3, r3, #2
 80156ee:	3301      	adds	r3, #1
 80156f0:	653b      	str	r3, [r7, #80]	; 0x50
      }

      /*  last block optionally pad the data with zeros*/
      for (loopcounter = 0U; loopcounter < lastwordsize ; loopcounter++)
 80156f2:	2300      	movs	r3, #0
 80156f4:	657b      	str	r3, [r7, #84]	; 0x54
 80156f6:	e014      	b.n	8015722 <CRYP_AESGCM_Process_IT+0x65e>
      {
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80156f8:	687b      	ldr	r3, [r7, #4]
 80156fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015700:	b29b      	uxth	r3, r3
 8015702:	009b      	lsls	r3, r3, #2
 8015704:	441a      	add	r2, r3
 8015706:	687b      	ldr	r3, [r7, #4]
 8015708:	681b      	ldr	r3, [r3, #0]
 801570a:	6812      	ldr	r2, [r2, #0]
 801570c:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015712:	b29b      	uxth	r3, r3
 8015714:	3301      	adds	r3, #1
 8015716:	b29a      	uxth	r2, r3
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	87da      	strh	r2, [r3, #62]	; 0x3e
      for (loopcounter = 0U; loopcounter < lastwordsize ; loopcounter++)
 801571c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801571e:	3301      	adds	r3, #1
 8015720:	657b      	str	r3, [r7, #84]	; 0x54
 8015722:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8015724:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8015726:	429a      	cmp	r2, r3
 8015728:	d3e6      	bcc.n	80156f8 <CRYP_AESGCM_Process_IT+0x634>
      }
      while (loopcounter < 4U)
 801572a:	e006      	b.n	801573a <CRYP_AESGCM_Process_IT+0x676>
      {
        /* pad the data with zeros to have a complete block */
        hcryp->Instance->DINR = 0x0U;
 801572c:	687b      	ldr	r3, [r7, #4]
 801572e:	681b      	ldr	r3, [r3, #0]
 8015730:	2200      	movs	r2, #0
 8015732:	609a      	str	r2, [r3, #8]
        loopcounter++;
 8015734:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8015736:	3301      	adds	r3, #1
 8015738:	657b      	str	r3, [r7, #84]	; 0x54
      while (loopcounter < 4U)
 801573a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801573c:	2b03      	cmp	r3, #3
 801573e:	d9f5      	bls.n	801572c <CRYP_AESGCM_Process_IT+0x668>
      }
    }
  }

  /* Return function status */
  return HAL_OK;
 8015740:	2300      	movs	r3, #0
}
 8015742:	4618      	mov	r0, r3
 8015744:	3758      	adds	r7, #88	; 0x58
 8015746:	46bd      	mov	sp, r7
 8015748:	bdb0      	pop	{r4, r5, r7, pc}
 801574a:	bf00      	nop

0801574c <CRYP_AESCCM_Process_IT>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AESCCM_Process_IT(CRYP_HandleTypeDef *hcryp)
{
 801574c:	b580      	push	{r7, lr}
 801574e:	b088      	sub	sp, #32
 8015750:	af00      	add	r7, sp, #0
 8015752:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8015754:	2300      	movs	r3, #0
 8015756:	60bb      	str	r3, [r7, #8]
  uint32_t loopcounter;
  uint32_t lastwordsize;
  uint32_t npblb;
  uint32_t mode;
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8015758:	2301      	movs	r3, #1
 801575a:	617b      	str	r3, [r7, #20]

#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U)
  if ((hcryp->Phase == CRYP_PHASE_HEADER_SUSPENDED) || (hcryp->Phase == CRYP_PHASE_PAYLOAD_SUSPENDED))
 801575c:	687b      	ldr	r3, [r7, #4]
 801575e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015760:	2b04      	cmp	r3, #4
 8015762:	d003      	beq.n	801576c <CRYP_AESCCM_Process_IT+0x20>
 8015764:	687b      	ldr	r3, [r7, #4]
 8015766:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8015768:	2b05      	cmp	r3, #5
 801576a:	d104      	bne.n	8015776 <CRYP_AESCCM_Process_IT+0x2a>
  {
    CRYP_PhaseProcessingResume(hcryp);
 801576c:	6878      	ldr	r0, [r7, #4]
 801576e:	f000 fe71 	bl	8016454 <CRYP_PhaseProcessingResume>
    return HAL_OK;
 8015772:	2300      	movs	r3, #0
 8015774:	e2f1      	b.n	8015d5a <CRYP_AESCCM_Process_IT+0x60e>
  }
#endif /* USE_HAL_CRYP_SUSPEND_RESUME */

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8015776:	687b      	ldr	r3, [r7, #4]
 8015778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801577a:	2b01      	cmp	r3, #1
 801577c:	d118      	bne.n	80157b0 <CRYP_AESCCM_Process_IT+0x64>
  {
    if (hcryp->KeyIVConfig == 1U)
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015782:	2b01      	cmp	r3, #1
 8015784:	d10a      	bne.n	801579c <CRYP_AESCCM_Process_IT+0x50>
    {
      /* If the Key and IV configuration has to be done only once
         and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8015786:	2300      	movs	r3, #0
 8015788:	617b      	str	r3, [r7, #20]
      hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */
 801578a:	687b      	ldr	r3, [r7, #4]
 801578c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801578e:	687a      	ldr	r2, [r7, #4]
 8015790:	f8b2 2042 	ldrh.w	r2, [r2, #66]	; 0x42
 8015794:	441a      	add	r2, r3
 8015796:	687b      	ldr	r3, [r7, #4]
 8015798:	65da      	str	r2, [r3, #92]	; 0x5c
 801579a:	e00f      	b.n	80157bc <CRYP_AESCCM_Process_IT+0x70>
    else
    {
      /* If the Key and IV configuration has to be done only once
         and if it has not been done already, do it and set KeyIVConfig
         to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 801579c:	687b      	ldr	r3, [r7, #4]
 801579e:	2201      	movs	r2, #1
 80157a0:	659a      	str	r2, [r3, #88]	; 0x58
      hcryp->SizesSum = hcryp->Size; /* Merely store payload length */
 80157a2:	687b      	ldr	r3, [r7, #4]
 80157a4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80157a8:	461a      	mov	r2, r3
 80157aa:	687b      	ldr	r3, [r7, #4]
 80157ac:	65da      	str	r2, [r3, #92]	; 0x5c
 80157ae:	e005      	b.n	80157bc <CRYP_AESCCM_Process_IT+0x70>
    }
  }
  else
  {
    hcryp->SizesSum = hcryp->Size;
 80157b0:	687b      	ldr	r3, [r7, #4]
 80157b2:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80157b6:	461a      	mov	r2, r3
 80157b8:	687b      	ldr	r3, [r7, #4]
 80157ba:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Configure Key, IV and process message (header and payload) */
  if (DoKeyIVConfig == 1U)
 80157bc:	697b      	ldr	r3, [r7, #20]
 80157be:	2b01      	cmp	r3, #1
 80157c0:	f040 81f3 	bne.w	8015baa <CRYP_AESCCM_Process_IT+0x45e>
  {
    /*  Reset CrypHeaderCount */
    hcryp->CrypHeaderCount = 0U;
 80157c4:	687b      	ldr	r3, [r7, #4]
 80157c6:	2200      	movs	r2, #0
 80157c8:	879a      	strh	r2, [r3, #60]	; 0x3c

    /********************** Init phase ******************************************/

    CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT);
 80157ca:	687b      	ldr	r3, [r7, #4]
 80157cc:	681b      	ldr	r3, [r3, #0]
 80157ce:	681a      	ldr	r2, [r3, #0]
 80157d0:	687b      	ldr	r3, [r7, #4]
 80157d2:	681b      	ldr	r3, [r3, #0]
 80157d4:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 80157d8:	601a      	str	r2, [r3, #0]

    /* Set the key */
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 80157da:	687b      	ldr	r3, [r7, #4]
 80157dc:	689b      	ldr	r3, [r3, #8]
 80157de:	4619      	mov	r1, r3
 80157e0:	6878      	ldr	r0, [r7, #4]
 80157e2:	f7ff fc0c 	bl	8014ffe <CRYP_SetKey>

    /* Set the initialization vector (IV) with B0 */
    hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.B0);
 80157e6:	687b      	ldr	r3, [r7, #4]
 80157e8:	6a1a      	ldr	r2, [r3, #32]
 80157ea:	687b      	ldr	r3, [r7, #4]
 80157ec:	681b      	ldr	r3, [r3, #0]
 80157ee:	6812      	ldr	r2, [r2, #0]
 80157f0:	62da      	str	r2, [r3, #44]	; 0x2c
    hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.B0 + 1U);
 80157f2:	687b      	ldr	r3, [r7, #4]
 80157f4:	6a1a      	ldr	r2, [r3, #32]
 80157f6:	687b      	ldr	r3, [r7, #4]
 80157f8:	681b      	ldr	r3, [r3, #0]
 80157fa:	6852      	ldr	r2, [r2, #4]
 80157fc:	629a      	str	r2, [r3, #40]	; 0x28
    hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.B0 + 2U);
 80157fe:	687b      	ldr	r3, [r7, #4]
 8015800:	6a1a      	ldr	r2, [r3, #32]
 8015802:	687b      	ldr	r3, [r7, #4]
 8015804:	681b      	ldr	r3, [r3, #0]
 8015806:	6892      	ldr	r2, [r2, #8]
 8015808:	625a      	str	r2, [r3, #36]	; 0x24
    hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.B0 + 3U);
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	6a1a      	ldr	r2, [r3, #32]
 801580e:	687b      	ldr	r3, [r7, #4]
 8015810:	681b      	ldr	r3, [r3, #0]
 8015812:	68d2      	ldr	r2, [r2, #12]
 8015814:	621a      	str	r2, [r3, #32]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 8015816:	687b      	ldr	r3, [r7, #4]
 8015818:	681b      	ldr	r3, [r3, #0]
 801581a:	681a      	ldr	r2, [r3, #0]
 801581c:	687b      	ldr	r3, [r7, #4]
 801581e:	681b      	ldr	r3, [r3, #0]
 8015820:	f042 0201 	orr.w	r2, r2, #1
 8015824:	601a      	str	r2, [r3, #0]

    /* just wait for hash computation */
    count = CRYP_TIMEOUT_GCMCCMINITPHASE;
 8015826:	f240 132b 	movw	r3, #299	; 0x12b
 801582a:	60bb      	str	r3, [r7, #8]
    do
    {
      count-- ;
 801582c:	68bb      	ldr	r3, [r7, #8]
 801582e:	3b01      	subs	r3, #1
 8015830:	60bb      	str	r3, [r7, #8]
      if (count == 0U)
 8015832:	68bb      	ldr	r3, [r7, #8]
 8015834:	2b00      	cmp	r3, #0
 8015836:	d117      	bne.n	8015868 <CRYP_AESCCM_Process_IT+0x11c>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 8015838:	687b      	ldr	r3, [r7, #4]
 801583a:	681b      	ldr	r3, [r3, #0]
 801583c:	681a      	ldr	r2, [r3, #0]
 801583e:	687b      	ldr	r3, [r7, #4]
 8015840:	681b      	ldr	r3, [r3, #0]
 8015842:	f022 0201 	bic.w	r2, r2, #1
 8015846:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8015848:	687b      	ldr	r3, [r7, #4]
 801584a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801584c:	f043 0210 	orr.w	r2, r3, #16
 8015850:	687b      	ldr	r3, [r7, #4]
 8015852:	655a      	str	r2, [r3, #84]	; 0x54
        hcryp->State = HAL_CRYP_STATE_READY;
 8015854:	687b      	ldr	r3, [r7, #4]
 8015856:	2201      	movs	r2, #1
 8015858:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 801585c:	687b      	ldr	r3, [r7, #4]
 801585e:	2200      	movs	r2, #0
 8015860:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        return HAL_ERROR;
 8015864:	2301      	movs	r3, #1
 8015866:	e278      	b.n	8015d5a <CRYP_AESCCM_Process_IT+0x60e>
      }
    }
    while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF));
 8015868:	687b      	ldr	r3, [r7, #4]
 801586a:	681b      	ldr	r3, [r3, #0]
 801586c:	685b      	ldr	r3, [r3, #4]
 801586e:	f003 0301 	and.w	r3, r3, #1
 8015872:	2b00      	cmp	r3, #0
 8015874:	d0da      	beq.n	801582c <CRYP_AESCCM_Process_IT+0xe0>

    /* Clear CCF flag */
    __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8015876:	687b      	ldr	r3, [r7, #4]
 8015878:	681b      	ldr	r3, [r3, #0]
 801587a:	681a      	ldr	r2, [r3, #0]
 801587c:	687b      	ldr	r3, [r7, #4]
 801587e:	681b      	ldr	r3, [r3, #0]
 8015880:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8015884:	601a      	str	r2, [r3, #0]

    /***************************** Header phase *********************************/

    /* Select header phase */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 8015886:	687b      	ldr	r3, [r7, #4]
 8015888:	681b      	ldr	r3, [r3, #0]
 801588a:	681b      	ldr	r3, [r3, #0]
 801588c:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8015890:	687b      	ldr	r3, [r7, #4]
 8015892:	681b      	ldr	r3, [r3, #0]
 8015894:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8015898:	601a      	str	r2, [r3, #0]

    /* Enable computation complete flag and error interrupts */
    __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
 801589a:	687b      	ldr	r3, [r7, #4]
 801589c:	681b      	ldr	r3, [r3, #0]
 801589e:	681a      	ldr	r2, [r3, #0]
 80158a0:	687b      	ldr	r3, [r7, #4]
 80158a2:	681b      	ldr	r3, [r3, #0]
 80158a4:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 80158a8:	601a      	str	r2, [r3, #0]

    /* Enable the CRYP peripheral */
    __HAL_CRYP_ENABLE(hcryp);
 80158aa:	687b      	ldr	r3, [r7, #4]
 80158ac:	681b      	ldr	r3, [r3, #0]
 80158ae:	681a      	ldr	r2, [r3, #0]
 80158b0:	687b      	ldr	r3, [r7, #4]
 80158b2:	681b      	ldr	r3, [r3, #0]
 80158b4:	f042 0201 	orr.w	r2, r2, #1
 80158b8:	601a      	str	r2, [r3, #0]

    if (hcryp->Init.HeaderSize ==   0U) /*header phase is  skipped*/
 80158ba:	687b      	ldr	r3, [r7, #4]
 80158bc:	69db      	ldr	r3, [r3, #28]
 80158be:	2b00      	cmp	r3, #0
 80158c0:	f040 80fb 	bne.w	8015aba <CRYP_AESCCM_Process_IT+0x36e>
    {
      /* Set the phase */
      hcryp->Phase = CRYP_PHASE_PROCESS;
 80158c4:	687b      	ldr	r3, [r7, #4]
 80158c6:	2202      	movs	r2, #2
 80158c8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Select payload phase once the header phase is performed */
      CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD);
 80158ca:	687b      	ldr	r3, [r7, #4]
 80158cc:	681b      	ldr	r3, [r3, #0]
 80158ce:	681b      	ldr	r3, [r3, #0]
 80158d0:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 80158d4:	687b      	ldr	r3, [r7, #4]
 80158d6:	681b      	ldr	r3, [r3, #0]
 80158d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80158dc:	601a      	str	r2, [r3, #0]
      /* Set to 0 the number of non-valid bytes using NPBLB register*/
      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
 80158de:	687b      	ldr	r3, [r7, #4]
 80158e0:	681b      	ldr	r3, [r3, #0]
 80158e2:	681a      	ldr	r2, [r3, #0]
 80158e4:	687b      	ldr	r3, [r7, #4]
 80158e6:	681b      	ldr	r3, [r3, #0]
 80158e8:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80158ec:	601a      	str	r2, [r3, #0]

      if (hcryp->Init.Algorithm == CRYP_AES_CCM)
 80158ee:	687b      	ldr	r3, [r7, #4]
 80158f0:	695b      	ldr	r3, [r3, #20]
 80158f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80158f6:	d106      	bne.n	8015906 <CRYP_AESCCM_Process_IT+0x1ba>
      {
        /* Increment CrypHeaderCount to pass in CRYP_GCMCCM_SetPayloadPhase_IT */
        hcryp->CrypHeaderCount++;
 80158f8:	687b      	ldr	r3, [r7, #4]
 80158fa:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80158fc:	b29b      	uxth	r3, r3
 80158fe:	3301      	adds	r3, #1
 8015900:	b29a      	uxth	r2, r3
 8015902:	687b      	ldr	r3, [r7, #4]
 8015904:	879a      	strh	r2, [r3, #60]	; 0x3c
      }
      /* Write the payload Input block in the IN FIFO */
      if (hcryp->Size == 0U)
 8015906:	687b      	ldr	r3, [r7, #4]
 8015908:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 801590c:	2b00      	cmp	r3, #0
 801590e:	d110      	bne.n	8015932 <CRYP_AESCCM_Process_IT+0x1e6>
      {
        /* Disable interrupts */
        __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
 8015910:	687b      	ldr	r3, [r7, #4]
 8015912:	681b      	ldr	r3, [r3, #0]
 8015914:	681a      	ldr	r2, [r3, #0]
 8015916:	687b      	ldr	r3, [r7, #4]
 8015918:	681b      	ldr	r3, [r3, #0]
 801591a:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 801591e:	601a      	str	r2, [r3, #0]

        /* Change the CRYP state */
        hcryp->State = HAL_CRYP_STATE_READY;
 8015920:	687b      	ldr	r3, [r7, #4]
 8015922:	2201      	movs	r2, #1
 8015924:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8015928:	687b      	ldr	r3, [r7, #4]
 801592a:	2200      	movs	r2, #0
 801592c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8015930:	e212      	b.n	8015d58 <CRYP_AESCCM_Process_IT+0x60c>
      }
      else if (hcryp->Size >= 16U)
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015938:	2b0f      	cmp	r3, #15
 801593a:	d95f      	bls.n	80159fc <CRYP_AESCCM_Process_IT+0x2b0>
      {
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 801593c:	687b      	ldr	r3, [r7, #4]
 801593e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015940:	687b      	ldr	r3, [r7, #4]
 8015942:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015944:	b29b      	uxth	r3, r3
 8015946:	009b      	lsls	r3, r3, #2
 8015948:	441a      	add	r2, r3
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	681b      	ldr	r3, [r3, #0]
 801594e:	6812      	ldr	r2, [r2, #0]
 8015950:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 8015952:	687b      	ldr	r3, [r7, #4]
 8015954:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015956:	b29b      	uxth	r3, r3
 8015958:	3301      	adds	r3, #1
 801595a:	b29a      	uxth	r2, r3
 801595c:	687b      	ldr	r3, [r7, #4]
 801595e:	87da      	strh	r2, [r3, #62]	; 0x3e
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015960:	687b      	ldr	r3, [r7, #4]
 8015962:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015964:	687b      	ldr	r3, [r7, #4]
 8015966:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015968:	b29b      	uxth	r3, r3
 801596a:	009b      	lsls	r3, r3, #2
 801596c:	441a      	add	r2, r3
 801596e:	687b      	ldr	r3, [r7, #4]
 8015970:	681b      	ldr	r3, [r3, #0]
 8015972:	6812      	ldr	r2, [r2, #0]
 8015974:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 8015976:	687b      	ldr	r3, [r7, #4]
 8015978:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801597a:	b29b      	uxth	r3, r3
 801597c:	3301      	adds	r3, #1
 801597e:	b29a      	uxth	r2, r3
 8015980:	687b      	ldr	r3, [r7, #4]
 8015982:	87da      	strh	r2, [r3, #62]	; 0x3e
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015984:	687b      	ldr	r3, [r7, #4]
 8015986:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015988:	687b      	ldr	r3, [r7, #4]
 801598a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801598c:	b29b      	uxth	r3, r3
 801598e:	009b      	lsls	r3, r3, #2
 8015990:	441a      	add	r2, r3
 8015992:	687b      	ldr	r3, [r7, #4]
 8015994:	681b      	ldr	r3, [r3, #0]
 8015996:	6812      	ldr	r2, [r2, #0]
 8015998:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 801599a:	687b      	ldr	r3, [r7, #4]
 801599c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801599e:	b29b      	uxth	r3, r3
 80159a0:	3301      	adds	r3, #1
 80159a2:	b29a      	uxth	r2, r3
 80159a4:	687b      	ldr	r3, [r7, #4]
 80159a6:	87da      	strh	r2, [r3, #62]	; 0x3e
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80159a8:	687b      	ldr	r3, [r7, #4]
 80159aa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80159b0:	b29b      	uxth	r3, r3
 80159b2:	009b      	lsls	r3, r3, #2
 80159b4:	441a      	add	r2, r3
 80159b6:	687b      	ldr	r3, [r7, #4]
 80159b8:	681b      	ldr	r3, [r3, #0]
 80159ba:	6812      	ldr	r2, [r2, #0]
 80159bc:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 80159be:	687b      	ldr	r3, [r7, #4]
 80159c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80159c2:	b29b      	uxth	r3, r3
 80159c4:	3301      	adds	r3, #1
 80159c6:	b29a      	uxth	r2, r3
 80159c8:	687b      	ldr	r3, [r7, #4]
 80159ca:	87da      	strh	r2, [r3, #62]	; 0x3e

        if ((hcryp->CrypInCount ==  (hcryp->Size / 4U)) && ((hcryp->Size % 16U) == 0U))
 80159cc:	687b      	ldr	r3, [r7, #4]
 80159ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80159d0:	b29a      	uxth	r2, r3
 80159d2:	687b      	ldr	r3, [r7, #4]
 80159d4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80159d8:	089b      	lsrs	r3, r3, #2
 80159da:	b29b      	uxth	r3, r3
 80159dc:	429a      	cmp	r2, r3
 80159de:	f040 81bb 	bne.w	8015d58 <CRYP_AESCCM_Process_IT+0x60c>
 80159e2:	687b      	ldr	r3, [r7, #4]
 80159e4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80159e8:	f003 030f 	and.w	r3, r3, #15
 80159ec:	b29b      	uxth	r3, r3
 80159ee:	2b00      	cmp	r3, #0
 80159f0:	f040 81b2 	bne.w	8015d58 <CRYP_AESCCM_Process_IT+0x60c>
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
          /*Call registered Input complete callback*/
          hcryp->InCpltCallback(hcryp);
#else
          /*Call legacy weak Input complete callback*/
          HAL_CRYP_InCpltCallback(hcryp);
 80159f4:	6878      	ldr	r0, [r7, #4]
 80159f6:	f7ff f830 	bl	8014a5a <HAL_CRYP_InCpltCallback>
 80159fa:	e1ad      	b.n	8015d58 <CRYP_AESCCM_Process_IT+0x60c>
        }
      }
      else /* Size < 4 words  : first block is the last block*/
      {
        /* Compute the number of padding bytes in last block of payload */
        npblb = 16U - (uint32_t)hcryp->Size;
 80159fc:	687b      	ldr	r3, [r7, #4]
 80159fe:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015a02:	f1c3 0310 	rsb	r3, r3, #16
 8015a06:	613b      	str	r3, [r7, #16]

        mode = hcryp->Instance->CR & AES_CR_MODE;
 8015a08:	687b      	ldr	r3, [r7, #4]
 8015a0a:	681b      	ldr	r3, [r3, #0]
 8015a0c:	681b      	ldr	r3, [r3, #0]
 8015a0e:	f003 0318 	and.w	r3, r3, #24
 8015a12:	60fb      	str	r3, [r7, #12]
        if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) ||
 8015a14:	68fb      	ldr	r3, [r7, #12]
 8015a16:	2b00      	cmp	r3, #0
 8015a18:	d103      	bne.n	8015a22 <CRYP_AESCCM_Process_IT+0x2d6>
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	695b      	ldr	r3, [r3, #20]
 8015a1e:	2b60      	cmp	r3, #96	; 0x60
 8015a20:	d007      	beq.n	8015a32 <CRYP_AESCCM_Process_IT+0x2e6>
 8015a22:	68fb      	ldr	r3, [r7, #12]
 8015a24:	2b10      	cmp	r3, #16
 8015a26:	d10f      	bne.n	8015a48 <CRYP_AESCCM_Process_IT+0x2fc>
            ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM)))
 8015a28:	687b      	ldr	r3, [r7, #4]
 8015a2a:	695b      	ldr	r3, [r3, #20]
 8015a2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015a30:	d10a      	bne.n	8015a48 <CRYP_AESCCM_Process_IT+0x2fc>
        {
          /* Specify the number of non-valid bytes using NPBLB register*/
          MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
 8015a32:	687b      	ldr	r3, [r7, #4]
 8015a34:	681b      	ldr	r3, [r3, #0]
 8015a36:	681b      	ldr	r3, [r3, #0]
 8015a38:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8015a3c:	693b      	ldr	r3, [r7, #16]
 8015a3e:	051a      	lsls	r2, r3, #20
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	681b      	ldr	r3, [r3, #0]
 8015a44:	430a      	orrs	r2, r1
 8015a46:	601a      	str	r2, [r3, #0]
        }

        /* Number of valid words (lastwordsize) in last block */
        if ((npblb % 4U) == 0U)
 8015a48:	693b      	ldr	r3, [r7, #16]
 8015a4a:	f003 0303 	and.w	r3, r3, #3
 8015a4e:	2b00      	cmp	r3, #0
 8015a50:	d105      	bne.n	8015a5e <CRYP_AESCCM_Process_IT+0x312>
        {
          lastwordsize = (16U - npblb) / 4U;
 8015a52:	693b      	ldr	r3, [r7, #16]
 8015a54:	f1c3 0310 	rsb	r3, r3, #16
 8015a58:	089b      	lsrs	r3, r3, #2
 8015a5a:	61bb      	str	r3, [r7, #24]
 8015a5c:	e005      	b.n	8015a6a <CRYP_AESCCM_Process_IT+0x31e>
        }
        else
        {
          lastwordsize = ((16U - npblb) / 4U) + 1U;
 8015a5e:	693b      	ldr	r3, [r7, #16]
 8015a60:	f1c3 0310 	rsb	r3, r3, #16
 8015a64:	089b      	lsrs	r3, r3, #2
 8015a66:	3301      	adds	r3, #1
 8015a68:	61bb      	str	r3, [r7, #24]
        }

        /*  Last block optionally pad the data with zeros*/
        for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
 8015a6a:	2300      	movs	r3, #0
 8015a6c:	61fb      	str	r3, [r7, #28]
 8015a6e:	e014      	b.n	8015a9a <CRYP_AESCCM_Process_IT+0x34e>
        {
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015a70:	687b      	ldr	r3, [r7, #4]
 8015a72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015a74:	687b      	ldr	r3, [r7, #4]
 8015a76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015a78:	b29b      	uxth	r3, r3
 8015a7a:	009b      	lsls	r3, r3, #2
 8015a7c:	441a      	add	r2, r3
 8015a7e:	687b      	ldr	r3, [r7, #4]
 8015a80:	681b      	ldr	r3, [r3, #0]
 8015a82:	6812      	ldr	r2, [r2, #0]
 8015a84:	609a      	str	r2, [r3, #8]
          hcryp->CrypInCount++;
 8015a86:	687b      	ldr	r3, [r7, #4]
 8015a88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015a8a:	b29b      	uxth	r3, r3
 8015a8c:	3301      	adds	r3, #1
 8015a8e:	b29a      	uxth	r2, r3
 8015a90:	687b      	ldr	r3, [r7, #4]
 8015a92:	87da      	strh	r2, [r3, #62]	; 0x3e
        for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
 8015a94:	69fb      	ldr	r3, [r7, #28]
 8015a96:	3301      	adds	r3, #1
 8015a98:	61fb      	str	r3, [r7, #28]
 8015a9a:	69fa      	ldr	r2, [r7, #28]
 8015a9c:	69bb      	ldr	r3, [r7, #24]
 8015a9e:	429a      	cmp	r2, r3
 8015aa0:	d3e6      	bcc.n	8015a70 <CRYP_AESCCM_Process_IT+0x324>
        }
        while (loopcounter < 4U)
 8015aa2:	e006      	b.n	8015ab2 <CRYP_AESCCM_Process_IT+0x366>
        {
          /* Pad the data with zeros to have a complete block */
          hcryp->Instance->DINR = 0x0U;
 8015aa4:	687b      	ldr	r3, [r7, #4]
 8015aa6:	681b      	ldr	r3, [r3, #0]
 8015aa8:	2200      	movs	r2, #0
 8015aaa:	609a      	str	r2, [r3, #8]
          loopcounter++;
 8015aac:	69fb      	ldr	r3, [r7, #28]
 8015aae:	3301      	adds	r3, #1
 8015ab0:	61fb      	str	r3, [r7, #28]
        while (loopcounter < 4U)
 8015ab2:	69fb      	ldr	r3, [r7, #28]
 8015ab4:	2b03      	cmp	r3, #3
 8015ab6:	d9f5      	bls.n	8015aa4 <CRYP_AESCCM_Process_IT+0x358>
 8015ab8:	e14e      	b.n	8015d58 <CRYP_AESCCM_Process_IT+0x60c>
        }
      }
    }
    else if ((hcryp->Init.HeaderSize) < 4U) /*HeaderSize < 4 */
 8015aba:	687b      	ldr	r3, [r7, #4]
 8015abc:	69db      	ldr	r3, [r3, #28]
 8015abe:	2b03      	cmp	r3, #3
 8015ac0:	d82a      	bhi.n	8015b18 <CRYP_AESCCM_Process_IT+0x3cc>
    {
      /*  Last block optionally pad the data with zeros*/
      for (loopcounter = 0U; loopcounter < (hcryp->Init.HeaderSize % 4U); loopcounter++)
 8015ac2:	2300      	movs	r3, #0
 8015ac4:	61fb      	str	r3, [r7, #28]
 8015ac6:	e014      	b.n	8015af2 <CRYP_AESCCM_Process_IT+0x3a6>
      {
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8015ac8:	687b      	ldr	r3, [r7, #4]
 8015aca:	699a      	ldr	r2, [r3, #24]
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015ad0:	b29b      	uxth	r3, r3
 8015ad2:	009b      	lsls	r3, r3, #2
 8015ad4:	441a      	add	r2, r3
 8015ad6:	687b      	ldr	r3, [r7, #4]
 8015ad8:	681b      	ldr	r3, [r3, #0]
 8015ada:	6812      	ldr	r2, [r2, #0]
 8015adc:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 8015ade:	687b      	ldr	r3, [r7, #4]
 8015ae0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015ae2:	b29b      	uxth	r3, r3
 8015ae4:	3301      	adds	r3, #1
 8015ae6:	b29a      	uxth	r2, r3
 8015ae8:	687b      	ldr	r3, [r7, #4]
 8015aea:	879a      	strh	r2, [r3, #60]	; 0x3c
      for (loopcounter = 0U; loopcounter < (hcryp->Init.HeaderSize % 4U); loopcounter++)
 8015aec:	69fb      	ldr	r3, [r7, #28]
 8015aee:	3301      	adds	r3, #1
 8015af0:	61fb      	str	r3, [r7, #28]
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	69db      	ldr	r3, [r3, #28]
 8015af6:	f003 0303 	and.w	r3, r3, #3
 8015afa:	69fa      	ldr	r2, [r7, #28]
 8015afc:	429a      	cmp	r2, r3
 8015afe:	d3e3      	bcc.n	8015ac8 <CRYP_AESCCM_Process_IT+0x37c>
      }
      while (loopcounter < 4U)
 8015b00:	e006      	b.n	8015b10 <CRYP_AESCCM_Process_IT+0x3c4>
      {
        /* pad the data with zeros to have a complete block */
        hcryp->Instance->DINR = 0x0U;
 8015b02:	687b      	ldr	r3, [r7, #4]
 8015b04:	681b      	ldr	r3, [r3, #0]
 8015b06:	2200      	movs	r2, #0
 8015b08:	609a      	str	r2, [r3, #8]
        loopcounter++;
 8015b0a:	69fb      	ldr	r3, [r7, #28]
 8015b0c:	3301      	adds	r3, #1
 8015b0e:	61fb      	str	r3, [r7, #28]
      while (loopcounter < 4U)
 8015b10:	69fb      	ldr	r3, [r7, #28]
 8015b12:	2b03      	cmp	r3, #3
 8015b14:	d9f5      	bls.n	8015b02 <CRYP_AESCCM_Process_IT+0x3b6>
 8015b16:	e11f      	b.n	8015d58 <CRYP_AESCCM_Process_IT+0x60c>
      }
    }
    else
    {
      /* Write the input block in the IN FIFO */
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8015b18:	687b      	ldr	r3, [r7, #4]
 8015b1a:	699a      	ldr	r2, [r3, #24]
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015b20:	b29b      	uxth	r3, r3
 8015b22:	009b      	lsls	r3, r3, #2
 8015b24:	441a      	add	r2, r3
 8015b26:	687b      	ldr	r3, [r7, #4]
 8015b28:	681b      	ldr	r3, [r3, #0]
 8015b2a:	6812      	ldr	r2, [r2, #0]
 8015b2c:	609a      	str	r2, [r3, #8]
      hcryp->CrypHeaderCount++;
 8015b2e:	687b      	ldr	r3, [r7, #4]
 8015b30:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015b32:	b29b      	uxth	r3, r3
 8015b34:	3301      	adds	r3, #1
 8015b36:	b29a      	uxth	r2, r3
 8015b38:	687b      	ldr	r3, [r7, #4]
 8015b3a:	879a      	strh	r2, [r3, #60]	; 0x3c
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8015b3c:	687b      	ldr	r3, [r7, #4]
 8015b3e:	699a      	ldr	r2, [r3, #24]
 8015b40:	687b      	ldr	r3, [r7, #4]
 8015b42:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015b44:	b29b      	uxth	r3, r3
 8015b46:	009b      	lsls	r3, r3, #2
 8015b48:	441a      	add	r2, r3
 8015b4a:	687b      	ldr	r3, [r7, #4]
 8015b4c:	681b      	ldr	r3, [r3, #0]
 8015b4e:	6812      	ldr	r2, [r2, #0]
 8015b50:	609a      	str	r2, [r3, #8]
      hcryp->CrypHeaderCount++;
 8015b52:	687b      	ldr	r3, [r7, #4]
 8015b54:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015b56:	b29b      	uxth	r3, r3
 8015b58:	3301      	adds	r3, #1
 8015b5a:	b29a      	uxth	r2, r3
 8015b5c:	687b      	ldr	r3, [r7, #4]
 8015b5e:	879a      	strh	r2, [r3, #60]	; 0x3c
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8015b60:	687b      	ldr	r3, [r7, #4]
 8015b62:	699a      	ldr	r2, [r3, #24]
 8015b64:	687b      	ldr	r3, [r7, #4]
 8015b66:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015b68:	b29b      	uxth	r3, r3
 8015b6a:	009b      	lsls	r3, r3, #2
 8015b6c:	441a      	add	r2, r3
 8015b6e:	687b      	ldr	r3, [r7, #4]
 8015b70:	681b      	ldr	r3, [r3, #0]
 8015b72:	6812      	ldr	r2, [r2, #0]
 8015b74:	609a      	str	r2, [r3, #8]
      hcryp->CrypHeaderCount++;
 8015b76:	687b      	ldr	r3, [r7, #4]
 8015b78:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015b7a:	b29b      	uxth	r3, r3
 8015b7c:	3301      	adds	r3, #1
 8015b7e:	b29a      	uxth	r2, r3
 8015b80:	687b      	ldr	r3, [r7, #4]
 8015b82:	879a      	strh	r2, [r3, #60]	; 0x3c
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8015b84:	687b      	ldr	r3, [r7, #4]
 8015b86:	699a      	ldr	r2, [r3, #24]
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015b8c:	b29b      	uxth	r3, r3
 8015b8e:	009b      	lsls	r3, r3, #2
 8015b90:	441a      	add	r2, r3
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	681b      	ldr	r3, [r3, #0]
 8015b96:	6812      	ldr	r2, [r2, #0]
 8015b98:	609a      	str	r2, [r3, #8]
      hcryp->CrypHeaderCount++;
 8015b9a:	687b      	ldr	r3, [r7, #4]
 8015b9c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8015b9e:	b29b      	uxth	r3, r3
 8015ba0:	3301      	adds	r3, #1
 8015ba2:	b29a      	uxth	r2, r3
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	879a      	strh	r2, [r3, #60]	; 0x3c
 8015ba8:	e0d6      	b.n	8015d58 <CRYP_AESCCM_Process_IT+0x60c>
  else  /* Key and IV have already been configured,
          header has already been processed;
          only process here message payload */
  {
    /* Write the payload Input block in the IN FIFO */
    if (hcryp->Size == 0U)
 8015baa:	687b      	ldr	r3, [r7, #4]
 8015bac:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015bb0:	2b00      	cmp	r3, #0
 8015bb2:	d110      	bne.n	8015bd6 <CRYP_AESCCM_Process_IT+0x48a>
    {
      /* Disable interrupts */
      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
 8015bb4:	687b      	ldr	r3, [r7, #4]
 8015bb6:	681b      	ldr	r3, [r3, #0]
 8015bb8:	681a      	ldr	r2, [r3, #0]
 8015bba:	687b      	ldr	r3, [r7, #4]
 8015bbc:	681b      	ldr	r3, [r3, #0]
 8015bbe:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8015bc2:	601a      	str	r2, [r3, #0]

      /* Change the CRYP state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8015bc4:	687b      	ldr	r3, [r7, #4]
 8015bc6:	2201      	movs	r2, #1
 8015bc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	2200      	movs	r2, #0
 8015bd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8015bd4:	e0c0      	b.n	8015d58 <CRYP_AESCCM_Process_IT+0x60c>
    }
    else if (hcryp->Size >= 16U)
 8015bd6:	687b      	ldr	r3, [r7, #4]
 8015bd8:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015bdc:	2b0f      	cmp	r3, #15
 8015bde:	d95d      	bls.n	8015c9c <CRYP_AESCCM_Process_IT+0x550>
    {
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015be0:	687b      	ldr	r3, [r7, #4]
 8015be2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015be4:	687b      	ldr	r3, [r7, #4]
 8015be6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015be8:	b29b      	uxth	r3, r3
 8015bea:	009b      	lsls	r3, r3, #2
 8015bec:	441a      	add	r2, r3
 8015bee:	687b      	ldr	r3, [r7, #4]
 8015bf0:	681b      	ldr	r3, [r3, #0]
 8015bf2:	6812      	ldr	r2, [r2, #0]
 8015bf4:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8015bf6:	687b      	ldr	r3, [r7, #4]
 8015bf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015bfa:	b29b      	uxth	r3, r3
 8015bfc:	3301      	adds	r3, #1
 8015bfe:	b29a      	uxth	r2, r3
 8015c00:	687b      	ldr	r3, [r7, #4]
 8015c02:	87da      	strh	r2, [r3, #62]	; 0x3e
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015c04:	687b      	ldr	r3, [r7, #4]
 8015c06:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015c08:	687b      	ldr	r3, [r7, #4]
 8015c0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015c0c:	b29b      	uxth	r3, r3
 8015c0e:	009b      	lsls	r3, r3, #2
 8015c10:	441a      	add	r2, r3
 8015c12:	687b      	ldr	r3, [r7, #4]
 8015c14:	681b      	ldr	r3, [r3, #0]
 8015c16:	6812      	ldr	r2, [r2, #0]
 8015c18:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8015c1a:	687b      	ldr	r3, [r7, #4]
 8015c1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015c1e:	b29b      	uxth	r3, r3
 8015c20:	3301      	adds	r3, #1
 8015c22:	b29a      	uxth	r2, r3
 8015c24:	687b      	ldr	r3, [r7, #4]
 8015c26:	87da      	strh	r2, [r3, #62]	; 0x3e
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015c28:	687b      	ldr	r3, [r7, #4]
 8015c2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015c2c:	687b      	ldr	r3, [r7, #4]
 8015c2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015c30:	b29b      	uxth	r3, r3
 8015c32:	009b      	lsls	r3, r3, #2
 8015c34:	441a      	add	r2, r3
 8015c36:	687b      	ldr	r3, [r7, #4]
 8015c38:	681b      	ldr	r3, [r3, #0]
 8015c3a:	6812      	ldr	r2, [r2, #0]
 8015c3c:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8015c3e:	687b      	ldr	r3, [r7, #4]
 8015c40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015c42:	b29b      	uxth	r3, r3
 8015c44:	3301      	adds	r3, #1
 8015c46:	b29a      	uxth	r2, r3
 8015c48:	687b      	ldr	r3, [r7, #4]
 8015c4a:	87da      	strh	r2, [r3, #62]	; 0x3e
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015c4c:	687b      	ldr	r3, [r7, #4]
 8015c4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015c50:	687b      	ldr	r3, [r7, #4]
 8015c52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015c54:	b29b      	uxth	r3, r3
 8015c56:	009b      	lsls	r3, r3, #2
 8015c58:	441a      	add	r2, r3
 8015c5a:	687b      	ldr	r3, [r7, #4]
 8015c5c:	681b      	ldr	r3, [r3, #0]
 8015c5e:	6812      	ldr	r2, [r2, #0]
 8015c60:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8015c62:	687b      	ldr	r3, [r7, #4]
 8015c64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015c66:	b29b      	uxth	r3, r3
 8015c68:	3301      	adds	r3, #1
 8015c6a:	b29a      	uxth	r2, r3
 8015c6c:	687b      	ldr	r3, [r7, #4]
 8015c6e:	87da      	strh	r2, [r3, #62]	; 0x3e

      if ((hcryp->CrypInCount ==  (hcryp->Size / 4U)) && ((hcryp->Size % 16U) == 0U))
 8015c70:	687b      	ldr	r3, [r7, #4]
 8015c72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015c74:	b29a      	uxth	r2, r3
 8015c76:	687b      	ldr	r3, [r7, #4]
 8015c78:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015c7c:	089b      	lsrs	r3, r3, #2
 8015c7e:	b29b      	uxth	r3, r3
 8015c80:	429a      	cmp	r2, r3
 8015c82:	d169      	bne.n	8015d58 <CRYP_AESCCM_Process_IT+0x60c>
 8015c84:	687b      	ldr	r3, [r7, #4]
 8015c86:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015c8a:	f003 030f 	and.w	r3, r3, #15
 8015c8e:	b29b      	uxth	r3, r3
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	d161      	bne.n	8015d58 <CRYP_AESCCM_Process_IT+0x60c>
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
        /*Call registered Input complete callback*/
        hcryp->InCpltCallback(hcryp);
#else
        /*Call legacy weak Input complete callback*/
        HAL_CRYP_InCpltCallback(hcryp);
 8015c94:	6878      	ldr	r0, [r7, #4]
 8015c96:	f7fe fee0 	bl	8014a5a <HAL_CRYP_InCpltCallback>
 8015c9a:	e05d      	b.n	8015d58 <CRYP_AESCCM_Process_IT+0x60c>
      }
    }
    else /* Size < 4 words  : first block is the last block*/
    {
      /* Compute the number of padding bytes in last block of payload */
      npblb = 16U - (uint32_t)hcryp->Size;
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015ca2:	f1c3 0310 	rsb	r3, r3, #16
 8015ca6:	613b      	str	r3, [r7, #16]

      mode = hcryp->Instance->CR & AES_CR_MODE;
 8015ca8:	687b      	ldr	r3, [r7, #4]
 8015caa:	681b      	ldr	r3, [r3, #0]
 8015cac:	681b      	ldr	r3, [r3, #0]
 8015cae:	f003 0318 	and.w	r3, r3, #24
 8015cb2:	60fb      	str	r3, [r7, #12]
      if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) ||
 8015cb4:	68fb      	ldr	r3, [r7, #12]
 8015cb6:	2b00      	cmp	r3, #0
 8015cb8:	d103      	bne.n	8015cc2 <CRYP_AESCCM_Process_IT+0x576>
 8015cba:	687b      	ldr	r3, [r7, #4]
 8015cbc:	695b      	ldr	r3, [r3, #20]
 8015cbe:	2b60      	cmp	r3, #96	; 0x60
 8015cc0:	d007      	beq.n	8015cd2 <CRYP_AESCCM_Process_IT+0x586>
 8015cc2:	68fb      	ldr	r3, [r7, #12]
 8015cc4:	2b10      	cmp	r3, #16
 8015cc6:	d10f      	bne.n	8015ce8 <CRYP_AESCCM_Process_IT+0x59c>
          ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM)))
 8015cc8:	687b      	ldr	r3, [r7, #4]
 8015cca:	695b      	ldr	r3, [r3, #20]
 8015ccc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015cd0:	d10a      	bne.n	8015ce8 <CRYP_AESCCM_Process_IT+0x59c>
      {
        /* Specify the number of non-valid bytes using NPBLB register*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
 8015cd2:	687b      	ldr	r3, [r7, #4]
 8015cd4:	681b      	ldr	r3, [r3, #0]
 8015cd6:	681b      	ldr	r3, [r3, #0]
 8015cd8:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8015cdc:	693b      	ldr	r3, [r7, #16]
 8015cde:	051a      	lsls	r2, r3, #20
 8015ce0:	687b      	ldr	r3, [r7, #4]
 8015ce2:	681b      	ldr	r3, [r3, #0]
 8015ce4:	430a      	orrs	r2, r1
 8015ce6:	601a      	str	r2, [r3, #0]
      }

      /* Number of valid words (lastwordsize) in last block */
      if ((npblb % 4U) == 0U)
 8015ce8:	693b      	ldr	r3, [r7, #16]
 8015cea:	f003 0303 	and.w	r3, r3, #3
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d105      	bne.n	8015cfe <CRYP_AESCCM_Process_IT+0x5b2>
      {
        lastwordsize = (16U - npblb) / 4U;
 8015cf2:	693b      	ldr	r3, [r7, #16]
 8015cf4:	f1c3 0310 	rsb	r3, r3, #16
 8015cf8:	089b      	lsrs	r3, r3, #2
 8015cfa:	61bb      	str	r3, [r7, #24]
 8015cfc:	e005      	b.n	8015d0a <CRYP_AESCCM_Process_IT+0x5be>
      }
      else
      {
        lastwordsize = ((16U - npblb) / 4U) + 1U;
 8015cfe:	693b      	ldr	r3, [r7, #16]
 8015d00:	f1c3 0310 	rsb	r3, r3, #16
 8015d04:	089b      	lsrs	r3, r3, #2
 8015d06:	3301      	adds	r3, #1
 8015d08:	61bb      	str	r3, [r7, #24]
      }

      /*  Last block optionally pad the data with zeros*/
      for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
 8015d0a:	2300      	movs	r3, #0
 8015d0c:	61fb      	str	r3, [r7, #28]
 8015d0e:	e014      	b.n	8015d3a <CRYP_AESCCM_Process_IT+0x5ee>
      {
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015d14:	687b      	ldr	r3, [r7, #4]
 8015d16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015d18:	b29b      	uxth	r3, r3
 8015d1a:	009b      	lsls	r3, r3, #2
 8015d1c:	441a      	add	r2, r3
 8015d1e:	687b      	ldr	r3, [r7, #4]
 8015d20:	681b      	ldr	r3, [r3, #0]
 8015d22:	6812      	ldr	r2, [r2, #0]
 8015d24:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 8015d26:	687b      	ldr	r3, [r7, #4]
 8015d28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015d2a:	b29b      	uxth	r3, r3
 8015d2c:	3301      	adds	r3, #1
 8015d2e:	b29a      	uxth	r2, r3
 8015d30:	687b      	ldr	r3, [r7, #4]
 8015d32:	87da      	strh	r2, [r3, #62]	; 0x3e
      for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
 8015d34:	69fb      	ldr	r3, [r7, #28]
 8015d36:	3301      	adds	r3, #1
 8015d38:	61fb      	str	r3, [r7, #28]
 8015d3a:	69fa      	ldr	r2, [r7, #28]
 8015d3c:	69bb      	ldr	r3, [r7, #24]
 8015d3e:	429a      	cmp	r2, r3
 8015d40:	d3e6      	bcc.n	8015d10 <CRYP_AESCCM_Process_IT+0x5c4>
      }
      while (loopcounter < 4U)
 8015d42:	e006      	b.n	8015d52 <CRYP_AESCCM_Process_IT+0x606>
      {
        /* Pad the data with zeros to have a complete block */
        hcryp->Instance->DINR = 0x0U;
 8015d44:	687b      	ldr	r3, [r7, #4]
 8015d46:	681b      	ldr	r3, [r3, #0]
 8015d48:	2200      	movs	r2, #0
 8015d4a:	609a      	str	r2, [r3, #8]
        loopcounter++;
 8015d4c:	69fb      	ldr	r3, [r7, #28]
 8015d4e:	3301      	adds	r3, #1
 8015d50:	61fb      	str	r3, [r7, #28]
      while (loopcounter < 4U)
 8015d52:	69fb      	ldr	r3, [r7, #28]
 8015d54:	2b03      	cmp	r3, #3
 8015d56:	d9f5      	bls.n	8015d44 <CRYP_AESCCM_Process_IT+0x5f8>
      }
    }
  }

  /* Return function status */
  return HAL_OK;
 8015d58:	2300      	movs	r3, #0
}
 8015d5a:	4618      	mov	r0, r3
 8015d5c:	3720      	adds	r7, #32
 8015d5e:	46bd      	mov	sp, r7
 8015d60:	bd80      	pop	{r7, pc}

08015d62 <CRYP_GCMCCM_SetPayloadPhase_IT>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval state
  */
static void CRYP_GCMCCM_SetPayloadPhase_IT(CRYP_HandleTypeDef *hcryp)
{
 8015d62:	b580      	push	{r7, lr}
 8015d64:	b08c      	sub	sp, #48	; 0x30
 8015d66:	af00      	add	r7, sp, #0
 8015d68:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /***************************** Payload phase *******************************/

  /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer*/
  for (i = 0U; i < 4U; i++)
 8015d6a:	2300      	movs	r3, #0
 8015d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8015d6e:	e00c      	b.n	8015d8a <CRYP_GCMCCM_SetPayloadPhase_IT+0x28>
  {
    temp[i] = hcryp->Instance->DOUTR;
 8015d70:	687b      	ldr	r3, [r7, #4]
 8015d72:	681b      	ldr	r3, [r3, #0]
 8015d74:	68da      	ldr	r2, [r3, #12]
 8015d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d78:	009b      	lsls	r3, r3, #2
 8015d7a:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8015d7e:	440b      	add	r3, r1
 8015d80:	f843 2c28 	str.w	r2, [r3, #-40]
  for (i = 0U; i < 4U; i++)
 8015d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d86:	3301      	adds	r3, #1
 8015d88:	627b      	str	r3, [r7, #36]	; 0x24
 8015d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015d8c:	2b03      	cmp	r3, #3
 8015d8e:	d9ef      	bls.n	8015d70 <CRYP_GCMCCM_SetPayloadPhase_IT+0xe>
  }
  i= 0U;
 8015d90:	2300      	movs	r3, #0
 8015d92:	627b      	str	r3, [r7, #36]	; 0x24
  while((hcryp->CrypOutCount < ((hcryp->Size + 3U)/4U)) && (i<4U))
 8015d94:	e01b      	b.n	8015dce <CRYP_GCMCCM_SetPayloadPhase_IT+0x6c>
  {
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8015d96:	687b      	ldr	r3, [r7, #4]
 8015d98:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8015d9a:	687b      	ldr	r3, [r7, #4]
 8015d9c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8015da0:	b29b      	uxth	r3, r3
 8015da2:	009b      	lsls	r3, r3, #2
 8015da4:	441a      	add	r2, r3
 8015da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015da8:	009b      	lsls	r3, r3, #2
 8015daa:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8015dae:	440b      	add	r3, r1
 8015db0:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8015db4:	6013      	str	r3, [r2, #0]
    hcryp->CrypOutCount++;
 8015db6:	687b      	ldr	r3, [r7, #4]
 8015db8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8015dbc:	b29b      	uxth	r3, r3
 8015dbe:	3301      	adds	r3, #1
 8015dc0:	b29a      	uxth	r2, r3
 8015dc2:	687b      	ldr	r3, [r7, #4]
 8015dc4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    i++;
 8015dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015dca:	3301      	adds	r3, #1
 8015dcc:	627b      	str	r3, [r7, #36]	; 0x24
  while((hcryp->CrypOutCount < ((hcryp->Size + 3U)/4U)) && (i<4U))
 8015dce:	687b      	ldr	r3, [r7, #4]
 8015dd0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8015dd4:	b29b      	uxth	r3, r3
 8015dd6:	461a      	mov	r2, r3
 8015dd8:	687b      	ldr	r3, [r7, #4]
 8015dda:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015dde:	3303      	adds	r3, #3
 8015de0:	089b      	lsrs	r3, r3, #2
 8015de2:	429a      	cmp	r2, r3
 8015de4:	d202      	bcs.n	8015dec <CRYP_GCMCCM_SetPayloadPhase_IT+0x8a>
 8015de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015de8:	2b03      	cmp	r3, #3
 8015dea:	d9d4      	bls.n	8015d96 <CRYP_GCMCCM_SetPayloadPhase_IT+0x34>
  }
  incount = hcryp->CrypInCount;
 8015dec:	687b      	ldr	r3, [r7, #4]
 8015dee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015df0:	847b      	strh	r3, [r7, #34]	; 0x22
  outcount = hcryp->CrypOutCount;
 8015df2:	687b      	ldr	r3, [r7, #4]
 8015df4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8015df8:	843b      	strh	r3, [r7, #32]
  if ((outcount >=  (hcryp->Size / 4U)) && ((incount * 4U) >=  hcryp->Size))
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015e00:	089b      	lsrs	r3, r3, #2
 8015e02:	b29b      	uxth	r3, r3
 8015e04:	8c3a      	ldrh	r2, [r7, #32]
 8015e06:	429a      	cmp	r2, r3
 8015e08:	d323      	bcc.n	8015e52 <CRYP_GCMCCM_SetPayloadPhase_IT+0xf0>
 8015e0a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8015e0c:	009b      	lsls	r3, r3, #2
 8015e0e:	687a      	ldr	r2, [r7, #4]
 8015e10:	f8b2 2042 	ldrh.w	r2, [r2, #66]	; 0x42
 8015e14:	4293      	cmp	r3, r2
 8015e16:	d31c      	bcc.n	8015e52 <CRYP_GCMCCM_SetPayloadPhase_IT+0xf0>
  {

     /* When in CCM with Key and IV configuration skipped, don't disable interruptions */
     if (!((hcryp->Init.Algorithm == CRYP_AES_CCM) && (hcryp->KeyIVConfig == 1U)))
 8015e18:	687b      	ldr	r3, [r7, #4]
 8015e1a:	695b      	ldr	r3, [r3, #20]
 8015e1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015e20:	d103      	bne.n	8015e2a <CRYP_GCMCCM_SetPayloadPhase_IT+0xc8>
 8015e22:	687b      	ldr	r3, [r7, #4]
 8015e24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015e26:	2b01      	cmp	r3, #1
 8015e28:	d007      	beq.n	8015e3a <CRYP_GCMCCM_SetPayloadPhase_IT+0xd8>
     {
      /* Disable computation complete flag and errors interrupts */
      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	681b      	ldr	r3, [r3, #0]
 8015e2e:	681a      	ldr	r2, [r3, #0]
 8015e30:	687b      	ldr	r3, [r7, #4]
 8015e32:	681b      	ldr	r3, [r3, #0]
 8015e34:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8015e38:	601a      	str	r2, [r3, #0]
     }

    /* Change the CRYP state */
    hcryp->State = HAL_CRYP_STATE_READY;
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	2201      	movs	r2, #1
 8015e3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 8015e42:	687b      	ldr	r3, [r7, #4]
 8015e44:	2200      	movs	r2, #0
 8015e46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U)
    /*Call registered Output complete callback*/
    hcryp->OutCpltCallback(hcryp);
#else
    /*Call legacy weak Output complete callback*/
    HAL_CRYP_OutCpltCallback(hcryp);
 8015e4a:	6878      	ldr	r0, [r7, #4]
 8015e4c:	f7fe fe0e 	bl	8014a6c <HAL_CRYP_OutCpltCallback>
      /* pad the data with zeros to have a complete block */
      hcryp->Instance->DINR = 0x0U;
      loopcounter++;
    }
  }
}
 8015e50:	e0ed      	b.n	801602e <CRYP_GCMCCM_SetPayloadPhase_IT+0x2cc>
  else if (((hcryp->Size / 4U) - (hcryp->CrypInCount)) >= 4U)
 8015e52:	687b      	ldr	r3, [r7, #4]
 8015e54:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015e58:	089b      	lsrs	r3, r3, #2
 8015e5a:	b29b      	uxth	r3, r3
 8015e5c:	461a      	mov	r2, r3
 8015e5e:	687b      	ldr	r3, [r7, #4]
 8015e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015e62:	b29b      	uxth	r3, r3
 8015e64:	1ad3      	subs	r3, r2, r3
 8015e66:	2b03      	cmp	r3, #3
 8015e68:	d97d      	bls.n	8015f66 <CRYP_GCMCCM_SetPayloadPhase_IT+0x204>
    if (hcryp->SuspendRequest == HAL_CRYP_SUSPEND)
 8015e6a:	687b      	ldr	r3, [r7, #4]
 8015e6c:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8015e70:	b2db      	uxtb	r3, r3
 8015e72:	2b01      	cmp	r3, #1
 8015e74:	d11f      	bne.n	8015eb6 <CRYP_GCMCCM_SetPayloadPhase_IT+0x154>
      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8015e76:	687b      	ldr	r3, [r7, #4]
 8015e78:	681b      	ldr	r3, [r3, #0]
 8015e7a:	681a      	ldr	r2, [r3, #0]
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	681b      	ldr	r3, [r3, #0]
 8015e80:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8015e84:	601a      	str	r2, [r3, #0]
      hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	2200      	movs	r2, #0
 8015e8a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE|CRYP_IT_ERRIE);
 8015e8e:	687b      	ldr	r3, [r7, #4]
 8015e90:	681b      	ldr	r3, [r3, #0]
 8015e92:	681a      	ldr	r2, [r3, #0]
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	681b      	ldr	r3, [r3, #0]
 8015e98:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8015e9c:	601a      	str	r2, [r3, #0]
      hcryp->State = HAL_CRYP_STATE_SUSPENDED;
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	2203      	movs	r2, #3
 8015ea2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      hcryp->Phase = CRYP_PHASE_PAYLOAD_SUSPENDED;
 8015ea6:	687b      	ldr	r3, [r7, #4]
 8015ea8:	2205      	movs	r2, #5
 8015eaa:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hcryp);
 8015eac:	687b      	ldr	r3, [r7, #4]
 8015eae:	2200      	movs	r2, #0
 8015eb0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 8015eb4:	e0bb      	b.n	801602e <CRYP_GCMCCM_SetPayloadPhase_IT+0x2cc>
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015eb6:	687b      	ldr	r3, [r7, #4]
 8015eb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015eba:	687b      	ldr	r3, [r7, #4]
 8015ebc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015ebe:	b29b      	uxth	r3, r3
 8015ec0:	009b      	lsls	r3, r3, #2
 8015ec2:	441a      	add	r2, r3
 8015ec4:	687b      	ldr	r3, [r7, #4]
 8015ec6:	681b      	ldr	r3, [r3, #0]
 8015ec8:	6812      	ldr	r2, [r2, #0]
 8015eca:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8015ecc:	687b      	ldr	r3, [r7, #4]
 8015ece:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015ed0:	b29b      	uxth	r3, r3
 8015ed2:	3301      	adds	r3, #1
 8015ed4:	b29a      	uxth	r2, r3
 8015ed6:	687b      	ldr	r3, [r7, #4]
 8015ed8:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015eda:	687b      	ldr	r3, [r7, #4]
 8015edc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015ede:	687b      	ldr	r3, [r7, #4]
 8015ee0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015ee2:	b29b      	uxth	r3, r3
 8015ee4:	009b      	lsls	r3, r3, #2
 8015ee6:	441a      	add	r2, r3
 8015ee8:	687b      	ldr	r3, [r7, #4]
 8015eea:	681b      	ldr	r3, [r3, #0]
 8015eec:	6812      	ldr	r2, [r2, #0]
 8015eee:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8015ef0:	687b      	ldr	r3, [r7, #4]
 8015ef2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015ef4:	b29b      	uxth	r3, r3
 8015ef6:	3301      	adds	r3, #1
 8015ef8:	b29a      	uxth	r2, r3
 8015efa:	687b      	ldr	r3, [r7, #4]
 8015efc:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015efe:	687b      	ldr	r3, [r7, #4]
 8015f00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015f02:	687b      	ldr	r3, [r7, #4]
 8015f04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015f06:	b29b      	uxth	r3, r3
 8015f08:	009b      	lsls	r3, r3, #2
 8015f0a:	441a      	add	r2, r3
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	681b      	ldr	r3, [r3, #0]
 8015f10:	6812      	ldr	r2, [r2, #0]
 8015f12:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8015f14:	687b      	ldr	r3, [r7, #4]
 8015f16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015f18:	b29b      	uxth	r3, r3
 8015f1a:	3301      	adds	r3, #1
 8015f1c:	b29a      	uxth	r2, r3
 8015f1e:	687b      	ldr	r3, [r7, #4]
 8015f20:	87da      	strh	r2, [r3, #62]	; 0x3e
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015f22:	687b      	ldr	r3, [r7, #4]
 8015f24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015f26:	687b      	ldr	r3, [r7, #4]
 8015f28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015f2a:	b29b      	uxth	r3, r3
 8015f2c:	009b      	lsls	r3, r3, #2
 8015f2e:	441a      	add	r2, r3
 8015f30:	687b      	ldr	r3, [r7, #4]
 8015f32:	681b      	ldr	r3, [r3, #0]
 8015f34:	6812      	ldr	r2, [r2, #0]
 8015f36:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8015f38:	687b      	ldr	r3, [r7, #4]
 8015f3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015f3c:	b29b      	uxth	r3, r3
 8015f3e:	3301      	adds	r3, #1
 8015f40:	b29a      	uxth	r2, r3
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	87da      	strh	r2, [r3, #62]	; 0x3e
    if ((hcryp->CrypInCount ==  hcryp->Size) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC))
 8015f46:	687b      	ldr	r3, [r7, #4]
 8015f48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015f4a:	b29a      	uxth	r2, r3
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015f52:	429a      	cmp	r2, r3
 8015f54:	d16b      	bne.n	801602e <CRYP_GCMCCM_SetPayloadPhase_IT+0x2cc>
 8015f56:	687b      	ldr	r3, [r7, #4]
 8015f58:	695b      	ldr	r3, [r3, #20]
 8015f5a:	2b60      	cmp	r3, #96	; 0x60
 8015f5c:	d167      	bne.n	801602e <CRYP_GCMCCM_SetPayloadPhase_IT+0x2cc>
      HAL_CRYP_InCpltCallback(hcryp);
 8015f5e:	6878      	ldr	r0, [r7, #4]
 8015f60:	f7fe fd7b 	bl	8014a5a <HAL_CRYP_InCpltCallback>
}
 8015f64:	e063      	b.n	801602e <CRYP_GCMCCM_SetPayloadPhase_IT+0x2cc>
    npblb = ((((uint32_t)hcryp->Size / 16U) + 1U) * 16U) - ((uint32_t)hcryp->Size);
 8015f66:	687b      	ldr	r3, [r7, #4]
 8015f68:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8015f6c:	091b      	lsrs	r3, r3, #4
 8015f6e:	b29b      	uxth	r3, r3
 8015f70:	3301      	adds	r3, #1
 8015f72:	011b      	lsls	r3, r3, #4
 8015f74:	687a      	ldr	r2, [r7, #4]
 8015f76:	f8b2 2042 	ldrh.w	r2, [r2, #66]	; 0x42
 8015f7a:	1a9b      	subs	r3, r3, r2
 8015f7c:	61fb      	str	r3, [r7, #28]
    mode = hcryp->Instance->CR & AES_CR_MODE;
 8015f7e:	687b      	ldr	r3, [r7, #4]
 8015f80:	681b      	ldr	r3, [r3, #0]
 8015f82:	681b      	ldr	r3, [r3, #0]
 8015f84:	f003 0318 	and.w	r3, r3, #24
 8015f88:	61bb      	str	r3, [r7, #24]
    if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) ||
 8015f8a:	69bb      	ldr	r3, [r7, #24]
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d103      	bne.n	8015f98 <CRYP_GCMCCM_SetPayloadPhase_IT+0x236>
 8015f90:	687b      	ldr	r3, [r7, #4]
 8015f92:	695b      	ldr	r3, [r3, #20]
 8015f94:	2b60      	cmp	r3, #96	; 0x60
 8015f96:	d007      	beq.n	8015fa8 <CRYP_GCMCCM_SetPayloadPhase_IT+0x246>
 8015f98:	69bb      	ldr	r3, [r7, #24]
 8015f9a:	2b10      	cmp	r3, #16
 8015f9c:	d10f      	bne.n	8015fbe <CRYP_GCMCCM_SetPayloadPhase_IT+0x25c>
        ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM)))
 8015f9e:	687b      	ldr	r3, [r7, #4]
 8015fa0:	695b      	ldr	r3, [r3, #20]
 8015fa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015fa6:	d10a      	bne.n	8015fbe <CRYP_GCMCCM_SetPayloadPhase_IT+0x25c>
      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
 8015fa8:	687b      	ldr	r3, [r7, #4]
 8015faa:	681b      	ldr	r3, [r3, #0]
 8015fac:	681b      	ldr	r3, [r3, #0]
 8015fae:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8015fb2:	69fb      	ldr	r3, [r7, #28]
 8015fb4:	051a      	lsls	r2, r3, #20
 8015fb6:	687b      	ldr	r3, [r7, #4]
 8015fb8:	681b      	ldr	r3, [r3, #0]
 8015fba:	430a      	orrs	r2, r1
 8015fbc:	601a      	str	r2, [r3, #0]
    if ((npblb % 4U) == 0U)
 8015fbe:	69fb      	ldr	r3, [r7, #28]
 8015fc0:	f003 0303 	and.w	r3, r3, #3
 8015fc4:	2b00      	cmp	r3, #0
 8015fc6:	d105      	bne.n	8015fd4 <CRYP_GCMCCM_SetPayloadPhase_IT+0x272>
      lastwordsize = (16U - npblb) / 4U;
 8015fc8:	69fb      	ldr	r3, [r7, #28]
 8015fca:	f1c3 0310 	rsb	r3, r3, #16
 8015fce:	089b      	lsrs	r3, r3, #2
 8015fd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8015fd2:	e005      	b.n	8015fe0 <CRYP_GCMCCM_SetPayloadPhase_IT+0x27e>
      lastwordsize = ((16U - npblb) / 4U) + 1U;
 8015fd4:	69fb      	ldr	r3, [r7, #28]
 8015fd6:	f1c3 0310 	rsb	r3, r3, #16
 8015fda:	089b      	lsrs	r3, r3, #2
 8015fdc:	3301      	adds	r3, #1
 8015fde:	62bb      	str	r3, [r7, #40]	; 0x28
    for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
 8015fe0:	2300      	movs	r3, #0
 8015fe2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015fe4:	e014      	b.n	8016010 <CRYP_GCMCCM_SetPayloadPhase_IT+0x2ae>
      hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8015fe6:	687b      	ldr	r3, [r7, #4]
 8015fe8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8015fea:	687b      	ldr	r3, [r7, #4]
 8015fec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8015fee:	b29b      	uxth	r3, r3
 8015ff0:	009b      	lsls	r3, r3, #2
 8015ff2:	441a      	add	r2, r3
 8015ff4:	687b      	ldr	r3, [r7, #4]
 8015ff6:	681b      	ldr	r3, [r3, #0]
 8015ff8:	6812      	ldr	r2, [r2, #0]
 8015ffa:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8015ffc:	687b      	ldr	r3, [r7, #4]
 8015ffe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016000:	b29b      	uxth	r3, r3
 8016002:	3301      	adds	r3, #1
 8016004:	b29a      	uxth	r2, r3
 8016006:	687b      	ldr	r3, [r7, #4]
 8016008:	87da      	strh	r2, [r3, #62]	; 0x3e
    for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
 801600a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801600c:	3301      	adds	r3, #1
 801600e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8016010:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016012:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016014:	429a      	cmp	r2, r3
 8016016:	d3e6      	bcc.n	8015fe6 <CRYP_GCMCCM_SetPayloadPhase_IT+0x284>
    while (loopcounter < 4U)
 8016018:	e006      	b.n	8016028 <CRYP_GCMCCM_SetPayloadPhase_IT+0x2c6>
      hcryp->Instance->DINR = 0x0U;
 801601a:	687b      	ldr	r3, [r7, #4]
 801601c:	681b      	ldr	r3, [r3, #0]
 801601e:	2200      	movs	r2, #0
 8016020:	609a      	str	r2, [r3, #8]
      loopcounter++;
 8016022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016024:	3301      	adds	r3, #1
 8016026:	62fb      	str	r3, [r7, #44]	; 0x2c
    while (loopcounter < 4U)
 8016028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801602a:	2b03      	cmp	r3, #3
 801602c:	d9f5      	bls.n	801601a <CRYP_GCMCCM_SetPayloadPhase_IT+0x2b8>
}
 801602e:	bf00      	nop
 8016030:	3730      	adds	r7, #48	; 0x30
 8016032:	46bd      	mov	sp, r7
 8016034:	bd80      	pop	{r7, pc}
	...

08016038 <CRYP_GCMCCM_SetHeaderPhase_IT>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module(Header & HeaderSize)
  * @retval None
  */
static void CRYP_GCMCCM_SetHeaderPhase_IT(CRYP_HandleTypeDef *hcryp)
{
 8016038:	b5b0      	push	{r4, r5, r7, lr}
 801603a:	b094      	sub	sp, #80	; 0x50
 801603c:	af00      	add	r7, sp, #0
 801603e:	6078      	str	r0, [r7, #4]
  uint32_t lastwordsize;
  uint32_t npblb;
  uint32_t mode;
  uint32_t headersize_in_bytes;
  uint32_t tmp;
  uint32_t mask[12] = {0x0U, 0xFF000000U, 0xFFFF0000U, 0xFFFFFF00U,  /* 32-bit data type */
 8016040:	4b8d      	ldr	r3, [pc, #564]	; (8016278 <CRYP_GCMCCM_SetHeaderPhase_IT+0x240>)
 8016042:	f107 0408 	add.w	r4, r7, #8
 8016046:	461d      	mov	r5, r3
 8016048:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801604a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801604c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801604e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016050:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8016054:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                       0x0U, 0x0000FF00U, 0x0000FFFFU, 0xFF00FFFFU,  /* 16-bit data type */
                       0x0U, 0x000000FFU, 0x0000FFFFU, 0x00FFFFFFU}; /*  8-bit data type */

  if (hcryp->Init.HeaderWidthUnit == CRYP_HEADERWIDTHUNIT_WORD)
 8016058:	687b      	ldr	r3, [r7, #4]
 801605a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801605c:	2b00      	cmp	r3, #0
 801605e:	d104      	bne.n	801606a <CRYP_GCMCCM_SetHeaderPhase_IT+0x32>
  {
    headersize_in_bytes = hcryp->Init.HeaderSize * 4U;
 8016060:	687b      	ldr	r3, [r7, #4]
 8016062:	69db      	ldr	r3, [r3, #28]
 8016064:	009b      	lsls	r3, r3, #2
 8016066:	647b      	str	r3, [r7, #68]	; 0x44
 8016068:	e002      	b.n	8016070 <CRYP_GCMCCM_SetHeaderPhase_IT+0x38>
  }
  else
  {
    headersize_in_bytes = hcryp->Init.HeaderSize;
 801606a:	687b      	ldr	r3, [r7, #4]
 801606c:	69db      	ldr	r3, [r3, #28]
 801606e:	647b      	str	r3, [r7, #68]	; 0x44
  }

  /***************************** Header phase *********************************/
  /* Test whether or not the header phase is over.
     If the test below is true, move to payload phase */
  if (headersize_in_bytes <= ((uint32_t)(hcryp->CrypHeaderCount) * 4U))
 8016070:	687b      	ldr	r3, [r7, #4]
 8016072:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8016074:	b29b      	uxth	r3, r3
 8016076:	009b      	lsls	r3, r3, #2
 8016078:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801607a:	429a      	cmp	r2, r3
 801607c:	f200 80fe 	bhi.w	801627c <CRYP_GCMCCM_SetHeaderPhase_IT+0x244>
  {
    /* Set the phase */
    hcryp->Phase = CRYP_PHASE_PROCESS;
 8016080:	687b      	ldr	r3, [r7, #4]
 8016082:	2202      	movs	r2, #2
 8016084:	645a      	str	r2, [r3, #68]	; 0x44
    /* Select payload phase */
    MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD);
 8016086:	687b      	ldr	r3, [r7, #4]
 8016088:	681b      	ldr	r3, [r3, #0]
 801608a:	681b      	ldr	r3, [r3, #0]
 801608c:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8016090:	687b      	ldr	r3, [r7, #4]
 8016092:	681b      	ldr	r3, [r3, #0]
 8016094:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8016098:	601a      	str	r2, [r3, #0]
    /* Set to 0 the number of non-valid bytes using NPBLB register*/
    MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
 801609a:	687b      	ldr	r3, [r7, #4]
 801609c:	681b      	ldr	r3, [r3, #0]
 801609e:	681a      	ldr	r2, [r3, #0]
 80160a0:	687b      	ldr	r3, [r7, #4]
 80160a2:	681b      	ldr	r3, [r3, #0]
 80160a4:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80160a8:	601a      	str	r2, [r3, #0]

    if (hcryp->Init.Algorithm == CRYP_AES_CCM)
 80160aa:	687b      	ldr	r3, [r7, #4]
 80160ac:	695b      	ldr	r3, [r3, #20]
 80160ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80160b2:	d106      	bne.n	80160c2 <CRYP_GCMCCM_SetHeaderPhase_IT+0x8a>
    {
      /* Increment CrypHeaderCount to pass in CRYP_GCMCCM_SetPayloadPhase_IT */
      hcryp->CrypHeaderCount++;
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80160b8:	b29b      	uxth	r3, r3
 80160ba:	3301      	adds	r3, #1
 80160bc:	b29a      	uxth	r2, r3
 80160be:	687b      	ldr	r3, [r7, #4]
 80160c0:	879a      	strh	r2, [r3, #60]	; 0x3c
    }
    /* Write the payload Input block in the IN FIFO */
    if (hcryp->Size == 0U)
 80160c2:	687b      	ldr	r3, [r7, #4]
 80160c4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80160c8:	2b00      	cmp	r3, #0
 80160ca:	d110      	bne.n	80160ee <CRYP_GCMCCM_SetHeaderPhase_IT+0xb6>
    {
      /* Disable interrupts */
      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
 80160cc:	687b      	ldr	r3, [r7, #4]
 80160ce:	681b      	ldr	r3, [r3, #0]
 80160d0:	681a      	ldr	r2, [r3, #0]
 80160d2:	687b      	ldr	r3, [r7, #4]
 80160d4:	681b      	ldr	r3, [r3, #0]
 80160d6:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80160da:	601a      	str	r2, [r3, #0]

      /* Change the CRYP state */
      hcryp->State = HAL_CRYP_STATE_READY;
 80160dc:	687b      	ldr	r3, [r7, #4]
 80160de:	2201      	movs	r2, #1
 80160e0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 80160e4:	687b      	ldr	r3, [r7, #4]
 80160e6:	2200      	movs	r2, #0
 80160e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      loopcounter++;
        hcryp->CrypHeaderCount++;
      }
    }
  }
}
 80160ec:	e1ad      	b.n	801644a <CRYP_GCMCCM_SetHeaderPhase_IT+0x412>
    else if (hcryp->Size >= 16U)
 80160ee:	687b      	ldr	r3, [r7, #4]
 80160f0:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80160f4:	2b0f      	cmp	r3, #15
 80160f6:	d95f      	bls.n	80161b8 <CRYP_GCMCCM_SetHeaderPhase_IT+0x180>
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 80160f8:	687b      	ldr	r3, [r7, #4]
 80160fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80160fc:	687b      	ldr	r3, [r7, #4]
 80160fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016100:	b29b      	uxth	r3, r3
 8016102:	009b      	lsls	r3, r3, #2
 8016104:	441a      	add	r2, r3
 8016106:	687b      	ldr	r3, [r7, #4]
 8016108:	681b      	ldr	r3, [r3, #0]
 801610a:	6812      	ldr	r2, [r2, #0]
 801610c:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 801610e:	687b      	ldr	r3, [r7, #4]
 8016110:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016112:	b29b      	uxth	r3, r3
 8016114:	3301      	adds	r3, #1
 8016116:	b29a      	uxth	r2, r3
 8016118:	687b      	ldr	r3, [r7, #4]
 801611a:	87da      	strh	r2, [r3, #62]	; 0x3e
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 801611c:	687b      	ldr	r3, [r7, #4]
 801611e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8016120:	687b      	ldr	r3, [r7, #4]
 8016122:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016124:	b29b      	uxth	r3, r3
 8016126:	009b      	lsls	r3, r3, #2
 8016128:	441a      	add	r2, r3
 801612a:	687b      	ldr	r3, [r7, #4]
 801612c:	681b      	ldr	r3, [r3, #0]
 801612e:	6812      	ldr	r2, [r2, #0]
 8016130:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016136:	b29b      	uxth	r3, r3
 8016138:	3301      	adds	r3, #1
 801613a:	b29a      	uxth	r2, r3
 801613c:	687b      	ldr	r3, [r7, #4]
 801613e:	87da      	strh	r2, [r3, #62]	; 0x3e
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8016144:	687b      	ldr	r3, [r7, #4]
 8016146:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016148:	b29b      	uxth	r3, r3
 801614a:	009b      	lsls	r3, r3, #2
 801614c:	441a      	add	r2, r3
 801614e:	687b      	ldr	r3, [r7, #4]
 8016150:	681b      	ldr	r3, [r3, #0]
 8016152:	6812      	ldr	r2, [r2, #0]
 8016154:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8016156:	687b      	ldr	r3, [r7, #4]
 8016158:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801615a:	b29b      	uxth	r3, r3
 801615c:	3301      	adds	r3, #1
 801615e:	b29a      	uxth	r2, r3
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	87da      	strh	r2, [r3, #62]	; 0x3e
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8016164:	687b      	ldr	r3, [r7, #4]
 8016166:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8016168:	687b      	ldr	r3, [r7, #4]
 801616a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801616c:	b29b      	uxth	r3, r3
 801616e:	009b      	lsls	r3, r3, #2
 8016170:	441a      	add	r2, r3
 8016172:	687b      	ldr	r3, [r7, #4]
 8016174:	681b      	ldr	r3, [r3, #0]
 8016176:	6812      	ldr	r2, [r2, #0]
 8016178:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801617e:	b29b      	uxth	r3, r3
 8016180:	3301      	adds	r3, #1
 8016182:	b29a      	uxth	r2, r3
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	87da      	strh	r2, [r3, #62]	; 0x3e
      if ((hcryp->CrypInCount ==  (hcryp->Size / 4U)) && ((hcryp->Size % 16U) == 0U))
 8016188:	687b      	ldr	r3, [r7, #4]
 801618a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801618c:	b29a      	uxth	r2, r3
 801618e:	687b      	ldr	r3, [r7, #4]
 8016190:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8016194:	089b      	lsrs	r3, r3, #2
 8016196:	b29b      	uxth	r3, r3
 8016198:	429a      	cmp	r2, r3
 801619a:	f040 8156 	bne.w	801644a <CRYP_GCMCCM_SetHeaderPhase_IT+0x412>
 801619e:	687b      	ldr	r3, [r7, #4]
 80161a0:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80161a4:	f003 030f 	and.w	r3, r3, #15
 80161a8:	b29b      	uxth	r3, r3
 80161aa:	2b00      	cmp	r3, #0
 80161ac:	f040 814d 	bne.w	801644a <CRYP_GCMCCM_SetHeaderPhase_IT+0x412>
        HAL_CRYP_InCpltCallback(hcryp);
 80161b0:	6878      	ldr	r0, [r7, #4]
 80161b2:	f7fe fc52 	bl	8014a5a <HAL_CRYP_InCpltCallback>
}
 80161b6:	e148      	b.n	801644a <CRYP_GCMCCM_SetHeaderPhase_IT+0x412>
      npblb = 16U - ((uint32_t)hcryp->Size);
 80161b8:	687b      	ldr	r3, [r7, #4]
 80161ba:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80161be:	f1c3 0310 	rsb	r3, r3, #16
 80161c2:	63fb      	str	r3, [r7, #60]	; 0x3c
      mode = hcryp->Instance->CR & AES_CR_MODE;
 80161c4:	687b      	ldr	r3, [r7, #4]
 80161c6:	681b      	ldr	r3, [r3, #0]
 80161c8:	681b      	ldr	r3, [r3, #0]
 80161ca:	f003 0318 	and.w	r3, r3, #24
 80161ce:	63bb      	str	r3, [r7, #56]	; 0x38
      if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) ||
 80161d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80161d2:	2b00      	cmp	r3, #0
 80161d4:	d103      	bne.n	80161de <CRYP_GCMCCM_SetHeaderPhase_IT+0x1a6>
 80161d6:	687b      	ldr	r3, [r7, #4]
 80161d8:	695b      	ldr	r3, [r3, #20]
 80161da:	2b60      	cmp	r3, #96	; 0x60
 80161dc:	d007      	beq.n	80161ee <CRYP_GCMCCM_SetHeaderPhase_IT+0x1b6>
 80161de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80161e0:	2b10      	cmp	r3, #16
 80161e2:	d10f      	bne.n	8016204 <CRYP_GCMCCM_SetHeaderPhase_IT+0x1cc>
          ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM)))
 80161e4:	687b      	ldr	r3, [r7, #4]
 80161e6:	695b      	ldr	r3, [r3, #20]
 80161e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80161ec:	d10a      	bne.n	8016204 <CRYP_GCMCCM_SetHeaderPhase_IT+0x1cc>
        MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U);
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	681b      	ldr	r3, [r3, #0]
 80161f2:	681b      	ldr	r3, [r3, #0]
 80161f4:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80161f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80161fa:	051a      	lsls	r2, r3, #20
 80161fc:	687b      	ldr	r3, [r7, #4]
 80161fe:	681b      	ldr	r3, [r3, #0]
 8016200:	430a      	orrs	r2, r1
 8016202:	601a      	str	r2, [r3, #0]
      if ((npblb % 4U) == 0U)
 8016204:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016206:	f003 0303 	and.w	r3, r3, #3
 801620a:	2b00      	cmp	r3, #0
 801620c:	d105      	bne.n	801621a <CRYP_GCMCCM_SetHeaderPhase_IT+0x1e2>
        lastwordsize = (16U - npblb) / 4U;
 801620e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8016210:	f1c3 0310 	rsb	r3, r3, #16
 8016214:	089b      	lsrs	r3, r3, #2
 8016216:	64bb      	str	r3, [r7, #72]	; 0x48
 8016218:	e005      	b.n	8016226 <CRYP_GCMCCM_SetHeaderPhase_IT+0x1ee>
        lastwordsize = ((16U - npblb) / 4U) + 1U;
 801621a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801621c:	f1c3 0310 	rsb	r3, r3, #16
 8016220:	089b      	lsrs	r3, r3, #2
 8016222:	3301      	adds	r3, #1
 8016224:	64bb      	str	r3, [r7, #72]	; 0x48
      for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
 8016226:	2300      	movs	r3, #0
 8016228:	64fb      	str	r3, [r7, #76]	; 0x4c
 801622a:	e014      	b.n	8016256 <CRYP_GCMCCM_SetHeaderPhase_IT+0x21e>
        hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 801622c:	687b      	ldr	r3, [r7, #4]
 801622e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8016230:	687b      	ldr	r3, [r7, #4]
 8016232:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016234:	b29b      	uxth	r3, r3
 8016236:	009b      	lsls	r3, r3, #2
 8016238:	441a      	add	r2, r3
 801623a:	687b      	ldr	r3, [r7, #4]
 801623c:	681b      	ldr	r3, [r3, #0]
 801623e:	6812      	ldr	r2, [r2, #0]
 8016240:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 8016242:	687b      	ldr	r3, [r7, #4]
 8016244:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016246:	b29b      	uxth	r3, r3
 8016248:	3301      	adds	r3, #1
 801624a:	b29a      	uxth	r2, r3
 801624c:	687b      	ldr	r3, [r7, #4]
 801624e:	87da      	strh	r2, [r3, #62]	; 0x3e
      for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
 8016250:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016252:	3301      	adds	r3, #1
 8016254:	64fb      	str	r3, [r7, #76]	; 0x4c
 8016256:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8016258:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 801625a:	429a      	cmp	r2, r3
 801625c:	d3e6      	bcc.n	801622c <CRYP_GCMCCM_SetHeaderPhase_IT+0x1f4>
      while (loopcounter < 4U)
 801625e:	e006      	b.n	801626e <CRYP_GCMCCM_SetHeaderPhase_IT+0x236>
        hcryp->Instance->DINR = 0x0U;
 8016260:	687b      	ldr	r3, [r7, #4]
 8016262:	681b      	ldr	r3, [r3, #0]
 8016264:	2200      	movs	r2, #0
 8016266:	609a      	str	r2, [r3, #8]
        loopcounter++;
 8016268:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801626a:	3301      	adds	r3, #1
 801626c:	64fb      	str	r3, [r7, #76]	; 0x4c
      while (loopcounter < 4U)
 801626e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016270:	2b03      	cmp	r3, #3
 8016272:	d9f5      	bls.n	8016260 <CRYP_GCMCCM_SetHeaderPhase_IT+0x228>
}
 8016274:	e0e9      	b.n	801644a <CRYP_GCMCCM_SetHeaderPhase_IT+0x412>
 8016276:	bf00      	nop
 8016278:	08024b14 	.word	0x08024b14
  else if ((((headersize_in_bytes / 4U) - (hcryp->CrypHeaderCount)) >= 4U))
 801627c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801627e:	089b      	lsrs	r3, r3, #2
 8016280:	687a      	ldr	r2, [r7, #4]
 8016282:	8f92      	ldrh	r2, [r2, #60]	; 0x3c
 8016284:	b292      	uxth	r2, r2
 8016286:	1a9b      	subs	r3, r3, r2
 8016288:	2b03      	cmp	r3, #3
 801628a:	d96e      	bls.n	801636a <CRYP_GCMCCM_SetHeaderPhase_IT+0x332>
    if (hcryp->SuspendRequest == HAL_CRYP_SUSPEND)
 801628c:	687b      	ldr	r3, [r7, #4]
 801628e:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 8016292:	b2db      	uxtb	r3, r3
 8016294:	2b01      	cmp	r3, #1
 8016296:	d11f      	bne.n	80162d8 <CRYP_GCMCCM_SetHeaderPhase_IT+0x2a0>
      __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR);
 8016298:	687b      	ldr	r3, [r7, #4]
 801629a:	681b      	ldr	r3, [r3, #0]
 801629c:	681a      	ldr	r2, [r3, #0]
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	681b      	ldr	r3, [r3, #0]
 80162a2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80162a6:	601a      	str	r2, [r3, #0]
      hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE;
 80162a8:	687b      	ldr	r3, [r7, #4]
 80162aa:	2200      	movs	r2, #0
 80162ac:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
      __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE|CRYP_IT_ERRIE);
 80162b0:	687b      	ldr	r3, [r7, #4]
 80162b2:	681b      	ldr	r3, [r3, #0]
 80162b4:	681a      	ldr	r2, [r3, #0]
 80162b6:	687b      	ldr	r3, [r7, #4]
 80162b8:	681b      	ldr	r3, [r3, #0]
 80162ba:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80162be:	601a      	str	r2, [r3, #0]
      hcryp->State = HAL_CRYP_STATE_SUSPENDED;
 80162c0:	687b      	ldr	r3, [r7, #4]
 80162c2:	2203      	movs	r2, #3
 80162c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      hcryp->Phase = CRYP_PHASE_HEADER_SUSPENDED;
 80162c8:	687b      	ldr	r3, [r7, #4]
 80162ca:	2204      	movs	r2, #4
 80162cc:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hcryp);
 80162ce:	687b      	ldr	r3, [r7, #4]
 80162d0:	2200      	movs	r2, #0
 80162d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
}
 80162d6:	e0b8      	b.n	801644a <CRYP_GCMCCM_SetHeaderPhase_IT+0x412>
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 80162d8:	687b      	ldr	r3, [r7, #4]
 80162da:	699a      	ldr	r2, [r3, #24]
 80162dc:	687b      	ldr	r3, [r7, #4]
 80162de:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80162e0:	b29b      	uxth	r3, r3
 80162e2:	009b      	lsls	r3, r3, #2
 80162e4:	441a      	add	r2, r3
 80162e6:	687b      	ldr	r3, [r7, #4]
 80162e8:	681b      	ldr	r3, [r3, #0]
 80162ea:	6812      	ldr	r2, [r2, #0]
 80162ec:	609a      	str	r2, [r3, #8]
    hcryp->CrypHeaderCount++;
 80162ee:	687b      	ldr	r3, [r7, #4]
 80162f0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80162f2:	b29b      	uxth	r3, r3
 80162f4:	3301      	adds	r3, #1
 80162f6:	b29a      	uxth	r2, r3
 80162f8:	687b      	ldr	r3, [r7, #4]
 80162fa:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 80162fc:	687b      	ldr	r3, [r7, #4]
 80162fe:	699a      	ldr	r2, [r3, #24]
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8016304:	b29b      	uxth	r3, r3
 8016306:	009b      	lsls	r3, r3, #2
 8016308:	441a      	add	r2, r3
 801630a:	687b      	ldr	r3, [r7, #4]
 801630c:	681b      	ldr	r3, [r3, #0]
 801630e:	6812      	ldr	r2, [r2, #0]
 8016310:	609a      	str	r2, [r3, #8]
    hcryp->CrypHeaderCount++;
 8016312:	687b      	ldr	r3, [r7, #4]
 8016314:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8016316:	b29b      	uxth	r3, r3
 8016318:	3301      	adds	r3, #1
 801631a:	b29a      	uxth	r2, r3
 801631c:	687b      	ldr	r3, [r7, #4]
 801631e:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	699a      	ldr	r2, [r3, #24]
 8016324:	687b      	ldr	r3, [r7, #4]
 8016326:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8016328:	b29b      	uxth	r3, r3
 801632a:	009b      	lsls	r3, r3, #2
 801632c:	441a      	add	r2, r3
 801632e:	687b      	ldr	r3, [r7, #4]
 8016330:	681b      	ldr	r3, [r3, #0]
 8016332:	6812      	ldr	r2, [r2, #0]
 8016334:	609a      	str	r2, [r3, #8]
    hcryp->CrypHeaderCount++;
 8016336:	687b      	ldr	r3, [r7, #4]
 8016338:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 801633a:	b29b      	uxth	r3, r3
 801633c:	3301      	adds	r3, #1
 801633e:	b29a      	uxth	r2, r3
 8016340:	687b      	ldr	r3, [r7, #4]
 8016342:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	699a      	ldr	r2, [r3, #24]
 8016348:	687b      	ldr	r3, [r7, #4]
 801634a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 801634c:	b29b      	uxth	r3, r3
 801634e:	009b      	lsls	r3, r3, #2
 8016350:	441a      	add	r2, r3
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	681b      	ldr	r3, [r3, #0]
 8016356:	6812      	ldr	r2, [r2, #0]
 8016358:	609a      	str	r2, [r3, #8]
    hcryp->CrypHeaderCount++;
 801635a:	687b      	ldr	r3, [r7, #4]
 801635c:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 801635e:	b29b      	uxth	r3, r3
 8016360:	3301      	adds	r3, #1
 8016362:	b29a      	uxth	r2, r3
 8016364:	687b      	ldr	r3, [r7, #4]
 8016366:	879a      	strh	r2, [r3, #60]	; 0x3c
}
 8016368:	e06f      	b.n	801644a <CRYP_GCMCCM_SetHeaderPhase_IT+0x412>
    for (loopcounter = 0U; (loopcounter < ((headersize_in_bytes / 4U) % 4U)); loopcounter++)
 801636a:	2300      	movs	r3, #0
 801636c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801636e:	e014      	b.n	801639a <CRYP_GCMCCM_SetHeaderPhase_IT+0x362>
      hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8016370:	687b      	ldr	r3, [r7, #4]
 8016372:	699a      	ldr	r2, [r3, #24]
 8016374:	687b      	ldr	r3, [r7, #4]
 8016376:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8016378:	b29b      	uxth	r3, r3
 801637a:	009b      	lsls	r3, r3, #2
 801637c:	441a      	add	r2, r3
 801637e:	687b      	ldr	r3, [r7, #4]
 8016380:	681b      	ldr	r3, [r3, #0]
 8016382:	6812      	ldr	r2, [r2, #0]
 8016384:	609a      	str	r2, [r3, #8]
      hcryp->CrypHeaderCount++ ;
 8016386:	687b      	ldr	r3, [r7, #4]
 8016388:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 801638a:	b29b      	uxth	r3, r3
 801638c:	3301      	adds	r3, #1
 801638e:	b29a      	uxth	r2, r3
 8016390:	687b      	ldr	r3, [r7, #4]
 8016392:	879a      	strh	r2, [r3, #60]	; 0x3c
    for (loopcounter = 0U; (loopcounter < ((headersize_in_bytes / 4U) % 4U)); loopcounter++)
 8016394:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016396:	3301      	adds	r3, #1
 8016398:	64fb      	str	r3, [r7, #76]	; 0x4c
 801639a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801639c:	089b      	lsrs	r3, r3, #2
 801639e:	f003 0303 	and.w	r3, r3, #3
 80163a2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80163a4:	429a      	cmp	r2, r3
 80163a6:	d3e3      	bcc.n	8016370 <CRYP_GCMCCM_SetHeaderPhase_IT+0x338>
    if ((headersize_in_bytes % 4U) == 0U)
 80163a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80163aa:	f003 0303 	and.w	r3, r3, #3
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	d112      	bne.n	80163d8 <CRYP_GCMCCM_SetHeaderPhase_IT+0x3a0>
      while (loopcounter < 4U)
 80163b2:	e00d      	b.n	80163d0 <CRYP_GCMCCM_SetHeaderPhase_IT+0x398>
        hcryp->Instance->DINR = 0x0U;
 80163b4:	687b      	ldr	r3, [r7, #4]
 80163b6:	681b      	ldr	r3, [r3, #0]
 80163b8:	2200      	movs	r2, #0
 80163ba:	609a      	str	r2, [r3, #8]
        loopcounter++;
 80163bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80163be:	3301      	adds	r3, #1
 80163c0:	64fb      	str	r3, [r7, #76]	; 0x4c
        hcryp->CrypHeaderCount++;
 80163c2:	687b      	ldr	r3, [r7, #4]
 80163c4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80163c6:	b29b      	uxth	r3, r3
 80163c8:	3301      	adds	r3, #1
 80163ca:	b29a      	uxth	r2, r3
 80163cc:	687b      	ldr	r3, [r7, #4]
 80163ce:	879a      	strh	r2, [r3, #60]	; 0x3c
      while (loopcounter < 4U)
 80163d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80163d2:	2b03      	cmp	r3, #3
 80163d4:	d9ee      	bls.n	80163b4 <CRYP_GCMCCM_SetHeaderPhase_IT+0x37c>
}
 80163d6:	e038      	b.n	801644a <CRYP_GCMCCM_SetHeaderPhase_IT+0x412>
      tmp =  *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 80163d8:	687b      	ldr	r3, [r7, #4]
 80163da:	699a      	ldr	r2, [r3, #24]
 80163dc:	687b      	ldr	r3, [r7, #4]
 80163de:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80163e0:	b29b      	uxth	r3, r3
 80163e2:	009b      	lsls	r3, r3, #2
 80163e4:	4413      	add	r3, r2
 80163e6:	681b      	ldr	r3, [r3, #0]
 80163e8:	643b      	str	r3, [r7, #64]	; 0x40
      tmp &= mask[(hcryp->Init.DataType * 2U) + (headersize_in_bytes % 4U)];
 80163ea:	687b      	ldr	r3, [r7, #4]
 80163ec:	685b      	ldr	r3, [r3, #4]
 80163ee:	005a      	lsls	r2, r3, #1
 80163f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80163f2:	f003 0303 	and.w	r3, r3, #3
 80163f6:	4413      	add	r3, r2
 80163f8:	009b      	lsls	r3, r3, #2
 80163fa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80163fe:	4413      	add	r3, r2
 8016400:	f853 3c48 	ldr.w	r3, [r3, #-72]
 8016404:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016406:	4013      	ands	r3, r2
 8016408:	643b      	str	r3, [r7, #64]	; 0x40
      hcryp->Instance->DINR = tmp;
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	681b      	ldr	r3, [r3, #0]
 801640e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8016410:	609a      	str	r2, [r3, #8]
      loopcounter++;
 8016412:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016414:	3301      	adds	r3, #1
 8016416:	64fb      	str	r3, [r7, #76]	; 0x4c
      hcryp->CrypHeaderCount++;
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 801641c:	b29b      	uxth	r3, r3
 801641e:	3301      	adds	r3, #1
 8016420:	b29a      	uxth	r2, r3
 8016422:	687b      	ldr	r3, [r7, #4]
 8016424:	879a      	strh	r2, [r3, #60]	; 0x3c
    while (loopcounter < 4U)
 8016426:	e00d      	b.n	8016444 <CRYP_GCMCCM_SetHeaderPhase_IT+0x40c>
      hcryp->Instance->DINR = 0x0U;
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	681b      	ldr	r3, [r3, #0]
 801642c:	2200      	movs	r2, #0
 801642e:	609a      	str	r2, [r3, #8]
      loopcounter++;
 8016430:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016432:	3301      	adds	r3, #1
 8016434:	64fb      	str	r3, [r7, #76]	; 0x4c
        hcryp->CrypHeaderCount++;
 8016436:	687b      	ldr	r3, [r7, #4]
 8016438:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 801643a:	b29b      	uxth	r3, r3
 801643c:	3301      	adds	r3, #1
 801643e:	b29a      	uxth	r2, r3
 8016440:	687b      	ldr	r3, [r7, #4]
 8016442:	879a      	strh	r2, [r3, #60]	; 0x3c
    while (loopcounter < 4U)
 8016444:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8016446:	2b03      	cmp	r3, #3
 8016448:	d9ee      	bls.n	8016428 <CRYP_GCMCCM_SetHeaderPhase_IT+0x3f0>
}
 801644a:	bf00      	nop
 801644c:	3750      	adds	r7, #80	; 0x50
 801644e:	46bd      	mov	sp, r7
 8016450:	bdb0      	pop	{r4, r5, r7, pc}
 8016452:	bf00      	nop

08016454 <CRYP_PhaseProcessingResume>:
  * @param  hcryp pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module(Header & HeaderSize)
  * @retval None
  */
static void CRYP_PhaseProcessingResume(CRYP_HandleTypeDef *hcryp)
{
 8016454:	b580      	push	{r7, lr}
 8016456:	b086      	sub	sp, #24
 8016458:	af00      	add	r7, sp, #0
 801645a:	6078      	str	r0, [r7, #4]
  uint16_t lastwordsize;
  uint16_t npblb;
  uint32_t cr_temp;


  __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_ERR_CLEAR | CRYP_CCF_CLEAR);
 801645c:	687b      	ldr	r3, [r7, #4]
 801645e:	681b      	ldr	r3, [r3, #0]
 8016460:	681a      	ldr	r2, [r3, #0]
 8016462:	687b      	ldr	r3, [r7, #4]
 8016464:	681b      	ldr	r3, [r3, #0]
 8016466:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801646a:	601a      	str	r2, [r3, #0]

  /* Enable computation complete flag and error interrupts */
  __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE);
 801646c:	687b      	ldr	r3, [r7, #4]
 801646e:	681b      	ldr	r3, [r3, #0]
 8016470:	681a      	ldr	r2, [r3, #0]
 8016472:	687b      	ldr	r3, [r7, #4]
 8016474:	681b      	ldr	r3, [r3, #0]
 8016476:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 801647a:	601a      	str	r2, [r3, #0]

  /* Enable the CRYP peripheral */
  __HAL_CRYP_ENABLE(hcryp);
 801647c:	687b      	ldr	r3, [r7, #4]
 801647e:	681b      	ldr	r3, [r3, #0]
 8016480:	681a      	ldr	r2, [r3, #0]
 8016482:	687b      	ldr	r3, [r7, #4]
 8016484:	681b      	ldr	r3, [r3, #0]
 8016486:	f042 0201 	orr.w	r2, r2, #1
 801648a:	601a      	str	r2, [r3, #0]

  /* Case of header phase resumption =================================================*/
  if (hcryp->Phase == CRYP_PHASE_HEADER_SUSPENDED)
 801648c:	687b      	ldr	r3, [r7, #4]
 801648e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016490:	2b04      	cmp	r3, #4
 8016492:	f040 8089 	bne.w	80165a8 <CRYP_PhaseProcessingResume+0x154>
  {
      /* Set the phase */
    hcryp->Phase = CRYP_PHASE_PROCESS;
 8016496:	687b      	ldr	r3, [r7, #4]
 8016498:	2202      	movs	r2, #2
 801649a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Select header phase */
    CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER);
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	681b      	ldr	r3, [r3, #0]
 80164a0:	681b      	ldr	r3, [r3, #0]
 80164a2:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	681b      	ldr	r3, [r3, #0]
 80164aa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80164ae:	601a      	str	r2, [r3, #0]

    if ((((hcryp->Init.HeaderSize) - (hcryp->CrypHeaderCount)) >= 4U))
 80164b0:	687b      	ldr	r3, [r7, #4]
 80164b2:	69db      	ldr	r3, [r3, #28]
 80164b4:	687a      	ldr	r2, [r7, #4]
 80164b6:	8f92      	ldrh	r2, [r2, #60]	; 0x3c
 80164b8:	b292      	uxth	r2, r2
 80164ba:	1a9b      	subs	r3, r3, r2
 80164bc:	2b03      	cmp	r3, #3
 80164be:	d948      	bls.n	8016552 <CRYP_PhaseProcessingResume+0xfe>
    {
      /* Write the input block in the IN FIFO */
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount );
 80164c0:	687b      	ldr	r3, [r7, #4]
 80164c2:	699a      	ldr	r2, [r3, #24]
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80164c8:	b29b      	uxth	r3, r3
 80164ca:	009b      	lsls	r3, r3, #2
 80164cc:	441a      	add	r2, r3
 80164ce:	687b      	ldr	r3, [r7, #4]
 80164d0:	681b      	ldr	r3, [r3, #0]
 80164d2:	6812      	ldr	r2, [r2, #0]
 80164d4:	609a      	str	r2, [r3, #8]
      hcryp->CrypHeaderCount++;
 80164d6:	687b      	ldr	r3, [r7, #4]
 80164d8:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80164da:	b29b      	uxth	r3, r3
 80164dc:	3301      	adds	r3, #1
 80164de:	b29a      	uxth	r2, r3
 80164e0:	687b      	ldr	r3, [r7, #4]
 80164e2:	879a      	strh	r2, [r3, #60]	; 0x3c
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount );
 80164e4:	687b      	ldr	r3, [r7, #4]
 80164e6:	699a      	ldr	r2, [r3, #24]
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80164ec:	b29b      	uxth	r3, r3
 80164ee:	009b      	lsls	r3, r3, #2
 80164f0:	441a      	add	r2, r3
 80164f2:	687b      	ldr	r3, [r7, #4]
 80164f4:	681b      	ldr	r3, [r3, #0]
 80164f6:	6812      	ldr	r2, [r2, #0]
 80164f8:	609a      	str	r2, [r3, #8]
      hcryp->CrypHeaderCount++;
 80164fa:	687b      	ldr	r3, [r7, #4]
 80164fc:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80164fe:	b29b      	uxth	r3, r3
 8016500:	3301      	adds	r3, #1
 8016502:	b29a      	uxth	r2, r3
 8016504:	687b      	ldr	r3, [r7, #4]
 8016506:	879a      	strh	r2, [r3, #60]	; 0x3c
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount );
 8016508:	687b      	ldr	r3, [r7, #4]
 801650a:	699a      	ldr	r2, [r3, #24]
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8016510:	b29b      	uxth	r3, r3
 8016512:	009b      	lsls	r3, r3, #2
 8016514:	441a      	add	r2, r3
 8016516:	687b      	ldr	r3, [r7, #4]
 8016518:	681b      	ldr	r3, [r3, #0]
 801651a:	6812      	ldr	r2, [r2, #0]
 801651c:	609a      	str	r2, [r3, #8]
      hcryp->CrypHeaderCount++;
 801651e:	687b      	ldr	r3, [r7, #4]
 8016520:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8016522:	b29b      	uxth	r3, r3
 8016524:	3301      	adds	r3, #1
 8016526:	b29a      	uxth	r2, r3
 8016528:	687b      	ldr	r3, [r7, #4]
 801652a:	879a      	strh	r2, [r3, #60]	; 0x3c
      hcryp->Instance->DINR  = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount );
 801652c:	687b      	ldr	r3, [r7, #4]
 801652e:	699a      	ldr	r2, [r3, #24]
 8016530:	687b      	ldr	r3, [r7, #4]
 8016532:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8016534:	b29b      	uxth	r3, r3
 8016536:	009b      	lsls	r3, r3, #2
 8016538:	441a      	add	r2, r3
 801653a:	687b      	ldr	r3, [r7, #4]
 801653c:	681b      	ldr	r3, [r3, #0]
 801653e:	6812      	ldr	r2, [r2, #0]
 8016540:	609a      	str	r2, [r3, #8]
      hcryp->CrypHeaderCount++;
 8016542:	687b      	ldr	r3, [r7, #4]
 8016544:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8016546:	b29b      	uxth	r3, r3
 8016548:	3301      	adds	r3, #1
 801654a:	b29a      	uxth	r2, r3
 801654c:	687b      	ldr	r3, [r7, #4]
 801654e:	879a      	strh	r2, [r3, #60]	; 0x3c
          loopcounter++;
        }
      }
    }
  }
}
 8016550:	e112      	b.n	8016778 <CRYP_PhaseProcessingResume+0x324>
      for(loopcounter = 0U; loopcounter < (hcryp->Init.HeaderSize %4U ); loopcounter++)
 8016552:	2300      	movs	r3, #0
 8016554:	617b      	str	r3, [r7, #20]
 8016556:	e014      	b.n	8016582 <CRYP_PhaseProcessingResume+0x12e>
        hcryp->Instance->DINR = *(uint32_t*)(hcryp->Init.Header + hcryp->CrypHeaderCount);
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	699a      	ldr	r2, [r3, #24]
 801655c:	687b      	ldr	r3, [r7, #4]
 801655e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8016560:	b29b      	uxth	r3, r3
 8016562:	009b      	lsls	r3, r3, #2
 8016564:	441a      	add	r2, r3
 8016566:	687b      	ldr	r3, [r7, #4]
 8016568:	681b      	ldr	r3, [r3, #0]
 801656a:	6812      	ldr	r2, [r2, #0]
 801656c:	609a      	str	r2, [r3, #8]
        hcryp->CrypHeaderCount++ ;
 801656e:	687b      	ldr	r3, [r7, #4]
 8016570:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8016572:	b29b      	uxth	r3, r3
 8016574:	3301      	adds	r3, #1
 8016576:	b29a      	uxth	r2, r3
 8016578:	687b      	ldr	r3, [r7, #4]
 801657a:	879a      	strh	r2, [r3, #60]	; 0x3c
      for(loopcounter = 0U; loopcounter < (hcryp->Init.HeaderSize %4U ); loopcounter++)
 801657c:	697b      	ldr	r3, [r7, #20]
 801657e:	3301      	adds	r3, #1
 8016580:	617b      	str	r3, [r7, #20]
 8016582:	687b      	ldr	r3, [r7, #4]
 8016584:	69db      	ldr	r3, [r3, #28]
 8016586:	f003 0303 	and.w	r3, r3, #3
 801658a:	697a      	ldr	r2, [r7, #20]
 801658c:	429a      	cmp	r2, r3
 801658e:	d3e3      	bcc.n	8016558 <CRYP_PhaseProcessingResume+0x104>
      while(loopcounter <4U )
 8016590:	e006      	b.n	80165a0 <CRYP_PhaseProcessingResume+0x14c>
        hcryp->Instance->DINR = 0x0U;
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	681b      	ldr	r3, [r3, #0]
 8016596:	2200      	movs	r2, #0
 8016598:	609a      	str	r2, [r3, #8]
        loopcounter++;
 801659a:	697b      	ldr	r3, [r7, #20]
 801659c:	3301      	adds	r3, #1
 801659e:	617b      	str	r3, [r7, #20]
      while(loopcounter <4U )
 80165a0:	697b      	ldr	r3, [r7, #20]
 80165a2:	2b03      	cmp	r3, #3
 80165a4:	d9f5      	bls.n	8016592 <CRYP_PhaseProcessingResume+0x13e>
}
 80165a6:	e0e7      	b.n	8016778 <CRYP_PhaseProcessingResume+0x324>
    if (hcryp->Phase == CRYP_PHASE_PAYLOAD_SUSPENDED)
 80165a8:	687b      	ldr	r3, [r7, #4]
 80165aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80165ac:	2b05      	cmp	r3, #5
 80165ae:	f040 80e3 	bne.w	8016778 <CRYP_PhaseProcessingResume+0x324>
      hcryp->Phase = CRYP_PHASE_PROCESS;
 80165b2:	687b      	ldr	r3, [r7, #4]
 80165b4:	2202      	movs	r2, #2
 80165b6:	645a      	str	r2, [r3, #68]	; 0x44
      MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD);
 80165b8:	687b      	ldr	r3, [r7, #4]
 80165ba:	681b      	ldr	r3, [r3, #0]
 80165bc:	681b      	ldr	r3, [r3, #0]
 80165be:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	681b      	ldr	r3, [r3, #0]
 80165c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80165ca:	601a      	str	r2, [r3, #0]
      MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U);
 80165cc:	687b      	ldr	r3, [r7, #4]
 80165ce:	681b      	ldr	r3, [r3, #0]
 80165d0:	681a      	ldr	r2, [r3, #0]
 80165d2:	687b      	ldr	r3, [r7, #4]
 80165d4:	681b      	ldr	r3, [r3, #0]
 80165d6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80165da:	601a      	str	r2, [r3, #0]
      if (((hcryp->Size/4U) - (hcryp->CrypInCount)) >= 4U)
 80165dc:	687b      	ldr	r3, [r7, #4]
 80165de:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80165e2:	089b      	lsrs	r3, r3, #2
 80165e4:	b29b      	uxth	r3, r3
 80165e6:	461a      	mov	r2, r3
 80165e8:	687b      	ldr	r3, [r7, #4]
 80165ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80165ec:	b29b      	uxth	r3, r3
 80165ee:	1ad3      	subs	r3, r2, r3
 80165f0:	2b03      	cmp	r3, #3
 80165f2:	d957      	bls.n	80166a4 <CRYP_PhaseProcessingResume+0x250>
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 80165f4:	687b      	ldr	r3, [r7, #4]
 80165f6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80165f8:	687b      	ldr	r3, [r7, #4]
 80165fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80165fc:	b29b      	uxth	r3, r3
 80165fe:	009b      	lsls	r3, r3, #2
 8016600:	441a      	add	r2, r3
 8016602:	687b      	ldr	r3, [r7, #4]
 8016604:	681b      	ldr	r3, [r3, #0]
 8016606:	6812      	ldr	r2, [r2, #0]
 8016608:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 801660a:	687b      	ldr	r3, [r7, #4]
 801660c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801660e:	b29b      	uxth	r3, r3
 8016610:	3301      	adds	r3, #1
 8016612:	b29a      	uxth	r2, r3
 8016614:	687b      	ldr	r3, [r7, #4]
 8016616:	87da      	strh	r2, [r3, #62]	; 0x3e
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8016618:	687b      	ldr	r3, [r7, #4]
 801661a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801661c:	687b      	ldr	r3, [r7, #4]
 801661e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016620:	b29b      	uxth	r3, r3
 8016622:	009b      	lsls	r3, r3, #2
 8016624:	441a      	add	r2, r3
 8016626:	687b      	ldr	r3, [r7, #4]
 8016628:	681b      	ldr	r3, [r3, #0]
 801662a:	6812      	ldr	r2, [r2, #0]
 801662c:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 801662e:	687b      	ldr	r3, [r7, #4]
 8016630:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016632:	b29b      	uxth	r3, r3
 8016634:	3301      	adds	r3, #1
 8016636:	b29a      	uxth	r2, r3
 8016638:	687b      	ldr	r3, [r7, #4]
 801663a:	87da      	strh	r2, [r3, #62]	; 0x3e
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 801663c:	687b      	ldr	r3, [r7, #4]
 801663e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8016640:	687b      	ldr	r3, [r7, #4]
 8016642:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016644:	b29b      	uxth	r3, r3
 8016646:	009b      	lsls	r3, r3, #2
 8016648:	441a      	add	r2, r3
 801664a:	687b      	ldr	r3, [r7, #4]
 801664c:	681b      	ldr	r3, [r3, #0]
 801664e:	6812      	ldr	r2, [r2, #0]
 8016650:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 8016652:	687b      	ldr	r3, [r7, #4]
 8016654:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016656:	b29b      	uxth	r3, r3
 8016658:	3301      	adds	r3, #1
 801665a:	b29a      	uxth	r2, r3
 801665c:	687b      	ldr	r3, [r7, #4]
 801665e:	87da      	strh	r2, [r3, #62]	; 0x3e
        hcryp->Instance->DINR  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8016660:	687b      	ldr	r3, [r7, #4]
 8016662:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8016664:	687b      	ldr	r3, [r7, #4]
 8016666:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016668:	b29b      	uxth	r3, r3
 801666a:	009b      	lsls	r3, r3, #2
 801666c:	441a      	add	r2, r3
 801666e:	687b      	ldr	r3, [r7, #4]
 8016670:	681b      	ldr	r3, [r3, #0]
 8016672:	6812      	ldr	r2, [r2, #0]
 8016674:	609a      	str	r2, [r3, #8]
        hcryp->CrypInCount++;
 8016676:	687b      	ldr	r3, [r7, #4]
 8016678:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801667a:	b29b      	uxth	r3, r3
 801667c:	3301      	adds	r3, #1
 801667e:	b29a      	uxth	r2, r3
 8016680:	687b      	ldr	r3, [r7, #4]
 8016682:	87da      	strh	r2, [r3, #62]	; 0x3e
        if((hcryp->CrypInCount ==  hcryp->Size) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC))
 8016684:	687b      	ldr	r3, [r7, #4]
 8016686:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016688:	b29a      	uxth	r2, r3
 801668a:	687b      	ldr	r3, [r7, #4]
 801668c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 8016690:	429a      	cmp	r2, r3
 8016692:	d171      	bne.n	8016778 <CRYP_PhaseProcessingResume+0x324>
 8016694:	687b      	ldr	r3, [r7, #4]
 8016696:	695b      	ldr	r3, [r3, #20]
 8016698:	2b60      	cmp	r3, #96	; 0x60
 801669a:	d16d      	bne.n	8016778 <CRYP_PhaseProcessingResume+0x324>
          HAL_CRYP_InCpltCallback(hcryp);
 801669c:	6878      	ldr	r0, [r7, #4]
 801669e:	f7fe f9dc 	bl	8014a5a <HAL_CRYP_InCpltCallback>
}
 80166a2:	e069      	b.n	8016778 <CRYP_PhaseProcessingResume+0x324>
        npblb = (((hcryp->Size/16U)+1U)*16U) - (hcryp->Size);
 80166a4:	687b      	ldr	r3, [r7, #4]
 80166a6:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80166aa:	091b      	lsrs	r3, r3, #4
 80166ac:	b29b      	uxth	r3, r3
 80166ae:	3301      	adds	r3, #1
 80166b0:	b29b      	uxth	r3, r3
 80166b2:	011b      	lsls	r3, r3, #4
 80166b4:	b29a      	uxth	r2, r3
 80166b6:	687b      	ldr	r3, [r7, #4]
 80166b8:	f8b3 3042 	ldrh.w	r3, [r3, #66]	; 0x42
 80166bc:	1ad3      	subs	r3, r2, r3
 80166be:	823b      	strh	r3, [r7, #16]
        cr_temp = hcryp->Instance->CR;
 80166c0:	687b      	ldr	r3, [r7, #4]
 80166c2:	681b      	ldr	r3, [r3, #0]
 80166c4:	681b      	ldr	r3, [r3, #0]
 80166c6:	60fb      	str	r3, [r7, #12]
        if((((cr_temp & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) ||
 80166c8:	68fb      	ldr	r3, [r7, #12]
 80166ca:	f003 0318 	and.w	r3, r3, #24
 80166ce:	2b00      	cmp	r3, #0
 80166d0:	d103      	bne.n	80166da <CRYP_PhaseProcessingResume+0x286>
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	695b      	ldr	r3, [r3, #20]
 80166d6:	2b60      	cmp	r3, #96	; 0x60
 80166d8:	d009      	beq.n	80166ee <CRYP_PhaseProcessingResume+0x29a>
           (((cr_temp& AES_CR_MODE) == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM)))
 80166da:	68fb      	ldr	r3, [r7, #12]
 80166dc:	f003 0318 	and.w	r3, r3, #24
        if((((cr_temp & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) ||
 80166e0:	2b10      	cmp	r3, #16
 80166e2:	d10f      	bne.n	8016704 <CRYP_PhaseProcessingResume+0x2b0>
           (((cr_temp& AES_CR_MODE) == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM)))
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	695b      	ldr	r3, [r3, #20]
 80166e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80166ec:	d10a      	bne.n	8016704 <CRYP_PhaseProcessingResume+0x2b0>
            MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, ((uint32_t)npblb)<< 20U);
 80166ee:	687b      	ldr	r3, [r7, #4]
 80166f0:	681b      	ldr	r3, [r3, #0]
 80166f2:	681b      	ldr	r3, [r3, #0]
 80166f4:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80166f8:	8a3b      	ldrh	r3, [r7, #16]
 80166fa:	051a      	lsls	r2, r3, #20
 80166fc:	687b      	ldr	r3, [r7, #4]
 80166fe:	681b      	ldr	r3, [r3, #0]
 8016700:	430a      	orrs	r2, r1
 8016702:	601a      	str	r2, [r3, #0]
        if ((npblb % 4U) ==0U)
 8016704:	8a3b      	ldrh	r3, [r7, #16]
 8016706:	f003 0303 	and.w	r3, r3, #3
 801670a:	b29b      	uxth	r3, r3
 801670c:	2b00      	cmp	r3, #0
 801670e:	d105      	bne.n	801671c <CRYP_PhaseProcessingResume+0x2c8>
          lastwordsize = (16U-npblb)/4U;
 8016710:	8a3b      	ldrh	r3, [r7, #16]
 8016712:	f1c3 0310 	rsb	r3, r3, #16
 8016716:	089b      	lsrs	r3, r3, #2
 8016718:	827b      	strh	r3, [r7, #18]
 801671a:	e006      	b.n	801672a <CRYP_PhaseProcessingResume+0x2d6>
          lastwordsize = ((16U-npblb)/4U) +1U;
 801671c:	8a3b      	ldrh	r3, [r7, #16]
 801671e:	f1c3 0310 	rsb	r3, r3, #16
 8016722:	089b      	lsrs	r3, r3, #2
 8016724:	b29b      	uxth	r3, r3
 8016726:	3301      	adds	r3, #1
 8016728:	827b      	strh	r3, [r7, #18]
        for(loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
 801672a:	2300      	movs	r3, #0
 801672c:	617b      	str	r3, [r7, #20]
 801672e:	e014      	b.n	801675a <CRYP_PhaseProcessingResume+0x306>
          hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount );
 8016730:	687b      	ldr	r3, [r7, #4]
 8016732:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8016734:	687b      	ldr	r3, [r7, #4]
 8016736:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8016738:	b29b      	uxth	r3, r3
 801673a:	009b      	lsls	r3, r3, #2
 801673c:	441a      	add	r2, r3
 801673e:	687b      	ldr	r3, [r7, #4]
 8016740:	681b      	ldr	r3, [r3, #0]
 8016742:	6812      	ldr	r2, [r2, #0]
 8016744:	609a      	str	r2, [r3, #8]
          hcryp->CrypInCount++;
 8016746:	687b      	ldr	r3, [r7, #4]
 8016748:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 801674a:	b29b      	uxth	r3, r3
 801674c:	3301      	adds	r3, #1
 801674e:	b29a      	uxth	r2, r3
 8016750:	687b      	ldr	r3, [r7, #4]
 8016752:	87da      	strh	r2, [r3, #62]	; 0x3e
        for(loopcounter = 0U; loopcounter < lastwordsize; loopcounter++)
 8016754:	697b      	ldr	r3, [r7, #20]
 8016756:	3301      	adds	r3, #1
 8016758:	617b      	str	r3, [r7, #20]
 801675a:	8a7b      	ldrh	r3, [r7, #18]
 801675c:	697a      	ldr	r2, [r7, #20]
 801675e:	429a      	cmp	r2, r3
 8016760:	d3e6      	bcc.n	8016730 <CRYP_PhaseProcessingResume+0x2dc>
        while(loopcounter < 4U )
 8016762:	e006      	b.n	8016772 <CRYP_PhaseProcessingResume+0x31e>
          hcryp->Instance->DINR = 0x0U;
 8016764:	687b      	ldr	r3, [r7, #4]
 8016766:	681b      	ldr	r3, [r3, #0]
 8016768:	2200      	movs	r2, #0
 801676a:	609a      	str	r2, [r3, #8]
          loopcounter++;
 801676c:	697b      	ldr	r3, [r7, #20]
 801676e:	3301      	adds	r3, #1
 8016770:	617b      	str	r3, [r7, #20]
        while(loopcounter < 4U )
 8016772:	697b      	ldr	r3, [r7, #20]
 8016774:	2b03      	cmp	r3, #3
 8016776:	d9f5      	bls.n	8016764 <CRYP_PhaseProcessingResume+0x310>
}
 8016778:	bf00      	nop
 801677a:	3718      	adds	r7, #24
 801677c:	46bd      	mov	sp, r7
 801677e:	bd80      	pop	{r7, pc}

08016780 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8016780:	b580      	push	{r7, lr}
 8016782:	b082      	sub	sp, #8
 8016784:	af00      	add	r7, sp, #0
 8016786:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8016788:	687b      	ldr	r3, [r7, #4]
 801678a:	2b00      	cmp	r3, #0
 801678c:	d101      	bne.n	8016792 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 801678e:	2301      	movs	r3, #1
 8016790:	e08e      	b.n	80168b0 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8016792:	687b      	ldr	r3, [r7, #4]
 8016794:	681b      	ldr	r3, [r3, #0]
 8016796:	461a      	mov	r2, r3
 8016798:	4b47      	ldr	r3, [pc, #284]	; (80168b8 <HAL_DMA_Init+0x138>)
 801679a:	429a      	cmp	r2, r3
 801679c:	d80f      	bhi.n	80167be <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 801679e:	687b      	ldr	r3, [r7, #4]
 80167a0:	681b      	ldr	r3, [r3, #0]
 80167a2:	461a      	mov	r2, r3
 80167a4:	4b45      	ldr	r3, [pc, #276]	; (80168bc <HAL_DMA_Init+0x13c>)
 80167a6:	4413      	add	r3, r2
 80167a8:	4a45      	ldr	r2, [pc, #276]	; (80168c0 <HAL_DMA_Init+0x140>)
 80167aa:	fba2 2303 	umull	r2, r3, r2, r3
 80167ae:	091b      	lsrs	r3, r3, #4
 80167b0:	009a      	lsls	r2, r3, #2
 80167b2:	687b      	ldr	r3, [r7, #4]
 80167b4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80167b6:	687b      	ldr	r3, [r7, #4]
 80167b8:	4a42      	ldr	r2, [pc, #264]	; (80168c4 <HAL_DMA_Init+0x144>)
 80167ba:	641a      	str	r2, [r3, #64]	; 0x40
 80167bc:	e00e      	b.n	80167dc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80167be:	687b      	ldr	r3, [r7, #4]
 80167c0:	681b      	ldr	r3, [r3, #0]
 80167c2:	461a      	mov	r2, r3
 80167c4:	4b40      	ldr	r3, [pc, #256]	; (80168c8 <HAL_DMA_Init+0x148>)
 80167c6:	4413      	add	r3, r2
 80167c8:	4a3d      	ldr	r2, [pc, #244]	; (80168c0 <HAL_DMA_Init+0x140>)
 80167ca:	fba2 2303 	umull	r2, r3, r2, r3
 80167ce:	091b      	lsrs	r3, r3, #4
 80167d0:	009a      	lsls	r2, r3, #2
 80167d2:	687b      	ldr	r3, [r7, #4]
 80167d4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80167d6:	687b      	ldr	r3, [r7, #4]
 80167d8:	4a3c      	ldr	r2, [pc, #240]	; (80168cc <HAL_DMA_Init+0x14c>)
 80167da:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	2202      	movs	r2, #2
 80167e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80167e4:	687b      	ldr	r3, [r7, #4]
 80167e6:	681b      	ldr	r3, [r3, #0]
 80167e8:	681b      	ldr	r3, [r3, #0]
 80167ea:	687a      	ldr	r2, [r7, #4]
 80167ec:	6812      	ldr	r2, [r2, #0]
 80167ee:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80167f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80167f6:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80167f8:	687b      	ldr	r3, [r7, #4]
 80167fa:	681b      	ldr	r3, [r3, #0]
 80167fc:	6819      	ldr	r1, [r3, #0]
 80167fe:	687b      	ldr	r3, [r7, #4]
 8016800:	689a      	ldr	r2, [r3, #8]
 8016802:	687b      	ldr	r3, [r7, #4]
 8016804:	68db      	ldr	r3, [r3, #12]
 8016806:	431a      	orrs	r2, r3
 8016808:	687b      	ldr	r3, [r7, #4]
 801680a:	691b      	ldr	r3, [r3, #16]
 801680c:	431a      	orrs	r2, r3
 801680e:	687b      	ldr	r3, [r7, #4]
 8016810:	695b      	ldr	r3, [r3, #20]
 8016812:	431a      	orrs	r2, r3
 8016814:	687b      	ldr	r3, [r7, #4]
 8016816:	699b      	ldr	r3, [r3, #24]
 8016818:	431a      	orrs	r2, r3
 801681a:	687b      	ldr	r3, [r7, #4]
 801681c:	69db      	ldr	r3, [r3, #28]
 801681e:	431a      	orrs	r2, r3
 8016820:	687b      	ldr	r3, [r7, #4]
 8016822:	6a1b      	ldr	r3, [r3, #32]
 8016824:	431a      	orrs	r2, r3
 8016826:	687b      	ldr	r3, [r7, #4]
 8016828:	681b      	ldr	r3, [r3, #0]
 801682a:	430a      	orrs	r2, r1
 801682c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 801682e:	6878      	ldr	r0, [r7, #4]
 8016830:	f000 fb6a 	bl	8016f08 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8016834:	687b      	ldr	r3, [r7, #4]
 8016836:	689b      	ldr	r3, [r3, #8]
 8016838:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801683c:	d102      	bne.n	8016844 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 801683e:	687b      	ldr	r3, [r7, #4]
 8016840:	2200      	movs	r2, #0
 8016842:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8016844:	687b      	ldr	r3, [r7, #4]
 8016846:	685a      	ldr	r2, [r3, #4]
 8016848:	687b      	ldr	r3, [r7, #4]
 801684a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801684c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8016850:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8016852:	687b      	ldr	r3, [r7, #4]
 8016854:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8016856:	687a      	ldr	r2, [r7, #4]
 8016858:	6d12      	ldr	r2, [r2, #80]	; 0x50
 801685a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 801685c:	687b      	ldr	r3, [r7, #4]
 801685e:	685b      	ldr	r3, [r3, #4]
 8016860:	2b00      	cmp	r3, #0
 8016862:	d010      	beq.n	8016886 <HAL_DMA_Init+0x106>
 8016864:	687b      	ldr	r3, [r7, #4]
 8016866:	685b      	ldr	r3, [r3, #4]
 8016868:	2b04      	cmp	r3, #4
 801686a:	d80c      	bhi.n	8016886 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 801686c:	6878      	ldr	r0, [r7, #4]
 801686e:	f000 fb93 	bl	8016f98 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8016872:	687b      	ldr	r3, [r7, #4]
 8016874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016876:	2200      	movs	r2, #0
 8016878:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 801687a:	687b      	ldr	r3, [r7, #4]
 801687c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801687e:	687a      	ldr	r2, [r7, #4]
 8016880:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8016882:	605a      	str	r2, [r3, #4]
 8016884:	e008      	b.n	8016898 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8016886:	687b      	ldr	r3, [r7, #4]
 8016888:	2200      	movs	r2, #0
 801688a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 801688c:	687b      	ldr	r3, [r7, #4]
 801688e:	2200      	movs	r2, #0
 8016890:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8016892:	687b      	ldr	r3, [r7, #4]
 8016894:	2200      	movs	r2, #0
 8016896:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8016898:	687b      	ldr	r3, [r7, #4]
 801689a:	2200      	movs	r2, #0
 801689c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 801689e:	687b      	ldr	r3, [r7, #4]
 80168a0:	2201      	movs	r2, #1
 80168a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80168a6:	687b      	ldr	r3, [r7, #4]
 80168a8:	2200      	movs	r2, #0
 80168aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80168ae:	2300      	movs	r3, #0
}
 80168b0:	4618      	mov	r0, r3
 80168b2:	3708      	adds	r7, #8
 80168b4:	46bd      	mov	sp, r7
 80168b6:	bd80      	pop	{r7, pc}
 80168b8:	40020407 	.word	0x40020407
 80168bc:	bffdfff8 	.word	0xbffdfff8
 80168c0:	cccccccd 	.word	0xcccccccd
 80168c4:	40020000 	.word	0x40020000
 80168c8:	bffdfbf8 	.word	0xbffdfbf8
 80168cc:	40020400 	.word	0x40020400

080168d0 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80168d0:	b580      	push	{r7, lr}
 80168d2:	b082      	sub	sp, #8
 80168d4:	af00      	add	r7, sp, #0
 80168d6:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80168d8:	687b      	ldr	r3, [r7, #4]
 80168da:	2b00      	cmp	r3, #0
 80168dc:	d101      	bne.n	80168e2 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80168de:	2301      	movs	r3, #1
 80168e0:	e07b      	b.n	80169da <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80168e2:	687b      	ldr	r3, [r7, #4]
 80168e4:	681b      	ldr	r3, [r3, #0]
 80168e6:	681a      	ldr	r2, [r3, #0]
 80168e8:	687b      	ldr	r3, [r7, #4]
 80168ea:	681b      	ldr	r3, [r3, #0]
 80168ec:	f022 0201 	bic.w	r2, r2, #1
 80168f0:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80168f2:	687b      	ldr	r3, [r7, #4]
 80168f4:	681b      	ldr	r3, [r3, #0]
 80168f6:	461a      	mov	r2, r3
 80168f8:	4b3a      	ldr	r3, [pc, #232]	; (80169e4 <HAL_DMA_DeInit+0x114>)
 80168fa:	429a      	cmp	r2, r3
 80168fc:	d80f      	bhi.n	801691e <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80168fe:	687b      	ldr	r3, [r7, #4]
 8016900:	681b      	ldr	r3, [r3, #0]
 8016902:	461a      	mov	r2, r3
 8016904:	4b38      	ldr	r3, [pc, #224]	; (80169e8 <HAL_DMA_DeInit+0x118>)
 8016906:	4413      	add	r3, r2
 8016908:	4a38      	ldr	r2, [pc, #224]	; (80169ec <HAL_DMA_DeInit+0x11c>)
 801690a:	fba2 2303 	umull	r2, r3, r2, r3
 801690e:	091b      	lsrs	r3, r3, #4
 8016910:	009a      	lsls	r2, r3, #2
 8016912:	687b      	ldr	r3, [r7, #4]
 8016914:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8016916:	687b      	ldr	r3, [r7, #4]
 8016918:	4a35      	ldr	r2, [pc, #212]	; (80169f0 <HAL_DMA_DeInit+0x120>)
 801691a:	641a      	str	r2, [r3, #64]	; 0x40
 801691c:	e00e      	b.n	801693c <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 801691e:	687b      	ldr	r3, [r7, #4]
 8016920:	681b      	ldr	r3, [r3, #0]
 8016922:	461a      	mov	r2, r3
 8016924:	4b33      	ldr	r3, [pc, #204]	; (80169f4 <HAL_DMA_DeInit+0x124>)
 8016926:	4413      	add	r3, r2
 8016928:	4a30      	ldr	r2, [pc, #192]	; (80169ec <HAL_DMA_DeInit+0x11c>)
 801692a:	fba2 2303 	umull	r2, r3, r2, r3
 801692e:	091b      	lsrs	r3, r3, #4
 8016930:	009a      	lsls	r2, r3, #2
 8016932:	687b      	ldr	r3, [r7, #4]
 8016934:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8016936:	687b      	ldr	r3, [r7, #4]
 8016938:	4a2f      	ldr	r2, [pc, #188]	; (80169f8 <HAL_DMA_DeInit+0x128>)
 801693a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 801693c:	687b      	ldr	r3, [r7, #4]
 801693e:	681b      	ldr	r3, [r3, #0]
 8016940:	2200      	movs	r2, #0
 8016942:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8016944:	687b      	ldr	r3, [r7, #4]
 8016946:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016948:	f003 021c 	and.w	r2, r3, #28
 801694c:	687b      	ldr	r3, [r7, #4]
 801694e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016950:	2101      	movs	r1, #1
 8016952:	fa01 f202 	lsl.w	r2, r1, r2
 8016956:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8016958:	6878      	ldr	r0, [r7, #4]
 801695a:	f000 fad5 	bl	8016f08 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 801695e:	687b      	ldr	r3, [r7, #4]
 8016960:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016962:	2200      	movs	r2, #0
 8016964:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8016966:	687b      	ldr	r3, [r7, #4]
 8016968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801696a:	687a      	ldr	r2, [r7, #4]
 801696c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 801696e:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8016970:	687b      	ldr	r3, [r7, #4]
 8016972:	685b      	ldr	r3, [r3, #4]
 8016974:	2b00      	cmp	r3, #0
 8016976:	d00f      	beq.n	8016998 <HAL_DMA_DeInit+0xc8>
 8016978:	687b      	ldr	r3, [r7, #4]
 801697a:	685b      	ldr	r3, [r3, #4]
 801697c:	2b04      	cmp	r3, #4
 801697e:	d80b      	bhi.n	8016998 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8016980:	6878      	ldr	r0, [r7, #4]
 8016982:	f000 fb09 	bl	8016f98 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8016986:	687b      	ldr	r3, [r7, #4]
 8016988:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801698a:	2200      	movs	r2, #0
 801698c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 801698e:	687b      	ldr	r3, [r7, #4]
 8016990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016992:	687a      	ldr	r2, [r7, #4]
 8016994:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8016996:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8016998:	687b      	ldr	r3, [r7, #4]
 801699a:	2200      	movs	r2, #0
 801699c:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 801699e:	687b      	ldr	r3, [r7, #4]
 80169a0:	2200      	movs	r2, #0
 80169a2:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80169a4:	687b      	ldr	r3, [r7, #4]
 80169a6:	2200      	movs	r2, #0
 80169a8:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80169aa:	687b      	ldr	r3, [r7, #4]
 80169ac:	2200      	movs	r2, #0
 80169ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80169b0:	687b      	ldr	r3, [r7, #4]
 80169b2:	2200      	movs	r2, #0
 80169b4:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80169b6:	687b      	ldr	r3, [r7, #4]
 80169b8:	2200      	movs	r2, #0
 80169ba:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80169bc:	687b      	ldr	r3, [r7, #4]
 80169be:	2200      	movs	r2, #0
 80169c0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80169c2:	687b      	ldr	r3, [r7, #4]
 80169c4:	2200      	movs	r2, #0
 80169c6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80169c8:	687b      	ldr	r3, [r7, #4]
 80169ca:	2200      	movs	r2, #0
 80169cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80169d0:	687b      	ldr	r3, [r7, #4]
 80169d2:	2200      	movs	r2, #0
 80169d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80169d8:	2300      	movs	r3, #0
}
 80169da:	4618      	mov	r0, r3
 80169dc:	3708      	adds	r7, #8
 80169de:	46bd      	mov	sp, r7
 80169e0:	bd80      	pop	{r7, pc}
 80169e2:	bf00      	nop
 80169e4:	40020407 	.word	0x40020407
 80169e8:	bffdfff8 	.word	0xbffdfff8
 80169ec:	cccccccd 	.word	0xcccccccd
 80169f0:	40020000 	.word	0x40020000
 80169f4:	bffdfbf8 	.word	0xbffdfbf8
 80169f8:	40020400 	.word	0x40020400

080169fc <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80169fc:	b580      	push	{r7, lr}
 80169fe:	b086      	sub	sp, #24
 8016a00:	af00      	add	r7, sp, #0
 8016a02:	60f8      	str	r0, [r7, #12]
 8016a04:	60b9      	str	r1, [r7, #8]
 8016a06:	607a      	str	r2, [r7, #4]
 8016a08:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8016a0a:	2300      	movs	r3, #0
 8016a0c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8016a0e:	68fb      	ldr	r3, [r7, #12]
 8016a10:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016a14:	2b01      	cmp	r3, #1
 8016a16:	d101      	bne.n	8016a1c <HAL_DMA_Start_IT+0x20>
 8016a18:	2302      	movs	r3, #2
 8016a1a:	e069      	b.n	8016af0 <HAL_DMA_Start_IT+0xf4>
 8016a1c:	68fb      	ldr	r3, [r7, #12]
 8016a1e:	2201      	movs	r2, #1
 8016a20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8016a24:	68fb      	ldr	r3, [r7, #12]
 8016a26:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8016a2a:	b2db      	uxtb	r3, r3
 8016a2c:	2b01      	cmp	r3, #1
 8016a2e:	d155      	bne.n	8016adc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8016a30:	68fb      	ldr	r3, [r7, #12]
 8016a32:	2202      	movs	r2, #2
 8016a34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8016a38:	68fb      	ldr	r3, [r7, #12]
 8016a3a:	2200      	movs	r2, #0
 8016a3c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8016a3e:	68fb      	ldr	r3, [r7, #12]
 8016a40:	681b      	ldr	r3, [r3, #0]
 8016a42:	681a      	ldr	r2, [r3, #0]
 8016a44:	68fb      	ldr	r3, [r7, #12]
 8016a46:	681b      	ldr	r3, [r3, #0]
 8016a48:	f022 0201 	bic.w	r2, r2, #1
 8016a4c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8016a4e:	683b      	ldr	r3, [r7, #0]
 8016a50:	687a      	ldr	r2, [r7, #4]
 8016a52:	68b9      	ldr	r1, [r7, #8]
 8016a54:	68f8      	ldr	r0, [r7, #12]
 8016a56:	f000 fa1a 	bl	8016e8e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8016a5a:	68fb      	ldr	r3, [r7, #12]
 8016a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016a5e:	2b00      	cmp	r3, #0
 8016a60:	d008      	beq.n	8016a74 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8016a62:	68fb      	ldr	r3, [r7, #12]
 8016a64:	681b      	ldr	r3, [r3, #0]
 8016a66:	681a      	ldr	r2, [r3, #0]
 8016a68:	68fb      	ldr	r3, [r7, #12]
 8016a6a:	681b      	ldr	r3, [r3, #0]
 8016a6c:	f042 020e 	orr.w	r2, r2, #14
 8016a70:	601a      	str	r2, [r3, #0]
 8016a72:	e00f      	b.n	8016a94 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8016a74:	68fb      	ldr	r3, [r7, #12]
 8016a76:	681b      	ldr	r3, [r3, #0]
 8016a78:	681a      	ldr	r2, [r3, #0]
 8016a7a:	68fb      	ldr	r3, [r7, #12]
 8016a7c:	681b      	ldr	r3, [r3, #0]
 8016a7e:	f022 0204 	bic.w	r2, r2, #4
 8016a82:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8016a84:	68fb      	ldr	r3, [r7, #12]
 8016a86:	681b      	ldr	r3, [r3, #0]
 8016a88:	681a      	ldr	r2, [r3, #0]
 8016a8a:	68fb      	ldr	r3, [r7, #12]
 8016a8c:	681b      	ldr	r3, [r3, #0]
 8016a8e:	f042 020a 	orr.w	r2, r2, #10
 8016a92:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8016a94:	68fb      	ldr	r3, [r7, #12]
 8016a96:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016a98:	681b      	ldr	r3, [r3, #0]
 8016a9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8016a9e:	2b00      	cmp	r3, #0
 8016aa0:	d007      	beq.n	8016ab2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8016aa2:	68fb      	ldr	r3, [r7, #12]
 8016aa4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016aa6:	681a      	ldr	r2, [r3, #0]
 8016aa8:	68fb      	ldr	r3, [r7, #12]
 8016aaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016aac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016ab0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8016ab2:	68fb      	ldr	r3, [r7, #12]
 8016ab4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016ab6:	2b00      	cmp	r3, #0
 8016ab8:	d007      	beq.n	8016aca <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8016aba:	68fb      	ldr	r3, [r7, #12]
 8016abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016abe:	681a      	ldr	r2, [r3, #0]
 8016ac0:	68fb      	ldr	r3, [r7, #12]
 8016ac2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016ac4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8016ac8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8016aca:	68fb      	ldr	r3, [r7, #12]
 8016acc:	681b      	ldr	r3, [r3, #0]
 8016ace:	681a      	ldr	r2, [r3, #0]
 8016ad0:	68fb      	ldr	r3, [r7, #12]
 8016ad2:	681b      	ldr	r3, [r3, #0]
 8016ad4:	f042 0201 	orr.w	r2, r2, #1
 8016ad8:	601a      	str	r2, [r3, #0]
 8016ada:	e008      	b.n	8016aee <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8016adc:	68fb      	ldr	r3, [r7, #12]
 8016ade:	2280      	movs	r2, #128	; 0x80
 8016ae0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8016ae2:	68fb      	ldr	r3, [r7, #12]
 8016ae4:	2200      	movs	r2, #0
 8016ae6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 8016aea:	2301      	movs	r3, #1
 8016aec:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8016aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8016af0:	4618      	mov	r0, r3
 8016af2:	3718      	adds	r7, #24
 8016af4:	46bd      	mov	sp, r7
 8016af6:	bd80      	pop	{r7, pc}

08016af8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8016af8:	b480      	push	{r7}
 8016afa:	b083      	sub	sp, #12
 8016afc:	af00      	add	r7, sp, #0
 8016afe:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	2b00      	cmp	r3, #0
 8016b04:	d101      	bne.n	8016b0a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8016b06:	2301      	movs	r3, #1
 8016b08:	e04f      	b.n	8016baa <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8016b0a:	687b      	ldr	r3, [r7, #4]
 8016b0c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8016b10:	b2db      	uxtb	r3, r3
 8016b12:	2b02      	cmp	r3, #2
 8016b14:	d008      	beq.n	8016b28 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8016b16:	687b      	ldr	r3, [r7, #4]
 8016b18:	2204      	movs	r2, #4
 8016b1a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8016b1c:	687b      	ldr	r3, [r7, #4]
 8016b1e:	2200      	movs	r2, #0
 8016b20:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8016b24:	2301      	movs	r3, #1
 8016b26:	e040      	b.n	8016baa <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8016b28:	687b      	ldr	r3, [r7, #4]
 8016b2a:	681b      	ldr	r3, [r3, #0]
 8016b2c:	681a      	ldr	r2, [r3, #0]
 8016b2e:	687b      	ldr	r3, [r7, #4]
 8016b30:	681b      	ldr	r3, [r3, #0]
 8016b32:	f022 020e 	bic.w	r2, r2, #14
 8016b36:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8016b38:	687b      	ldr	r3, [r7, #4]
 8016b3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016b3c:	681a      	ldr	r2, [r3, #0]
 8016b3e:	687b      	ldr	r3, [r7, #4]
 8016b40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016b42:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8016b46:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8016b48:	687b      	ldr	r3, [r7, #4]
 8016b4a:	681b      	ldr	r3, [r3, #0]
 8016b4c:	681a      	ldr	r2, [r3, #0]
 8016b4e:	687b      	ldr	r3, [r7, #4]
 8016b50:	681b      	ldr	r3, [r3, #0]
 8016b52:	f022 0201 	bic.w	r2, r2, #1
 8016b56:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8016b58:	687b      	ldr	r3, [r7, #4]
 8016b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016b5c:	f003 021c 	and.w	r2, r3, #28
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016b64:	2101      	movs	r1, #1
 8016b66:	fa01 f202 	lsl.w	r2, r1, r2
 8016b6a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8016b6c:	687b      	ldr	r3, [r7, #4]
 8016b6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8016b70:	687a      	ldr	r2, [r7, #4]
 8016b72:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8016b74:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	d00c      	beq.n	8016b98 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8016b7e:	687b      	ldr	r3, [r7, #4]
 8016b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016b82:	681a      	ldr	r2, [r3, #0]
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016b88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8016b8c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8016b8e:	687b      	ldr	r3, [r7, #4]
 8016b90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016b92:	687a      	ldr	r2, [r7, #4]
 8016b94:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8016b96:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8016b98:	687b      	ldr	r3, [r7, #4]
 8016b9a:	2201      	movs	r2, #1
 8016b9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8016ba0:	687b      	ldr	r3, [r7, #4]
 8016ba2:	2200      	movs	r2, #0
 8016ba4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8016ba8:	2300      	movs	r3, #0
}
 8016baa:	4618      	mov	r0, r3
 8016bac:	370c      	adds	r7, #12
 8016bae:	46bd      	mov	sp, r7
 8016bb0:	bc80      	pop	{r7}
 8016bb2:	4770      	bx	lr

08016bb4 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8016bb4:	b580      	push	{r7, lr}
 8016bb6:	b084      	sub	sp, #16
 8016bb8:	af00      	add	r7, sp, #0
 8016bba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8016bbc:	2300      	movs	r3, #0
 8016bbe:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8016bc0:	687b      	ldr	r3, [r7, #4]
 8016bc2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8016bc6:	b2db      	uxtb	r3, r3
 8016bc8:	2b02      	cmp	r3, #2
 8016bca:	d005      	beq.n	8016bd8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8016bcc:	687b      	ldr	r3, [r7, #4]
 8016bce:	2204      	movs	r2, #4
 8016bd0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8016bd2:	2301      	movs	r3, #1
 8016bd4:	73fb      	strb	r3, [r7, #15]
 8016bd6:	e047      	b.n	8016c68 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8016bd8:	687b      	ldr	r3, [r7, #4]
 8016bda:	681b      	ldr	r3, [r3, #0]
 8016bdc:	681a      	ldr	r2, [r3, #0]
 8016bde:	687b      	ldr	r3, [r7, #4]
 8016be0:	681b      	ldr	r3, [r3, #0]
 8016be2:	f022 020e 	bic.w	r2, r2, #14
 8016be6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8016be8:	687b      	ldr	r3, [r7, #4]
 8016bea:	681b      	ldr	r3, [r3, #0]
 8016bec:	681a      	ldr	r2, [r3, #0]
 8016bee:	687b      	ldr	r3, [r7, #4]
 8016bf0:	681b      	ldr	r3, [r3, #0]
 8016bf2:	f022 0201 	bic.w	r2, r2, #1
 8016bf6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8016bf8:	687b      	ldr	r3, [r7, #4]
 8016bfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016bfc:	681a      	ldr	r2, [r3, #0]
 8016bfe:	687b      	ldr	r3, [r7, #4]
 8016c00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016c02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8016c06:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8016c08:	687b      	ldr	r3, [r7, #4]
 8016c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016c0c:	f003 021c 	and.w	r2, r3, #28
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016c14:	2101      	movs	r1, #1
 8016c16:	fa01 f202 	lsl.w	r2, r1, r2
 8016c1a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8016c1c:	687b      	ldr	r3, [r7, #4]
 8016c1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8016c20:	687a      	ldr	r2, [r7, #4]
 8016c22:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8016c24:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8016c26:	687b      	ldr	r3, [r7, #4]
 8016c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016c2a:	2b00      	cmp	r3, #0
 8016c2c:	d00c      	beq.n	8016c48 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8016c2e:	687b      	ldr	r3, [r7, #4]
 8016c30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016c32:	681a      	ldr	r2, [r3, #0]
 8016c34:	687b      	ldr	r3, [r7, #4]
 8016c36:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016c38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8016c3c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8016c3e:	687b      	ldr	r3, [r7, #4]
 8016c40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016c42:	687a      	ldr	r2, [r7, #4]
 8016c44:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8016c46:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8016c48:	687b      	ldr	r3, [r7, #4]
 8016c4a:	2201      	movs	r2, #1
 8016c4c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8016c50:	687b      	ldr	r3, [r7, #4]
 8016c52:	2200      	movs	r2, #0
 8016c54:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8016c58:	687b      	ldr	r3, [r7, #4]
 8016c5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016c5c:	2b00      	cmp	r3, #0
 8016c5e:	d003      	beq.n	8016c68 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8016c60:	687b      	ldr	r3, [r7, #4]
 8016c62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016c64:	6878      	ldr	r0, [r7, #4]
 8016c66:	4798      	blx	r3
    }
  }
  return status;
 8016c68:	7bfb      	ldrb	r3, [r7, #15]
}
 8016c6a:	4618      	mov	r0, r3
 8016c6c:	3710      	adds	r7, #16
 8016c6e:	46bd      	mov	sp, r7
 8016c70:	bd80      	pop	{r7, pc}
	...

08016c74 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8016c74:	b580      	push	{r7, lr}
 8016c76:	b084      	sub	sp, #16
 8016c78:	af00      	add	r7, sp, #0
 8016c7a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8016c7c:	687b      	ldr	r3, [r7, #4]
 8016c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016c80:	681b      	ldr	r3, [r3, #0]
 8016c82:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8016c84:	687b      	ldr	r3, [r7, #4]
 8016c86:	681b      	ldr	r3, [r3, #0]
 8016c88:	681b      	ldr	r3, [r3, #0]
 8016c8a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8016c8c:	687b      	ldr	r3, [r7, #4]
 8016c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016c90:	f003 031c 	and.w	r3, r3, #28
 8016c94:	2204      	movs	r2, #4
 8016c96:	409a      	lsls	r2, r3
 8016c98:	68fb      	ldr	r3, [r7, #12]
 8016c9a:	4013      	ands	r3, r2
 8016c9c:	2b00      	cmp	r3, #0
 8016c9e:	d027      	beq.n	8016cf0 <HAL_DMA_IRQHandler+0x7c>
 8016ca0:	68bb      	ldr	r3, [r7, #8]
 8016ca2:	f003 0304 	and.w	r3, r3, #4
 8016ca6:	2b00      	cmp	r3, #0
 8016ca8:	d022      	beq.n	8016cf0 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	681b      	ldr	r3, [r3, #0]
 8016cae:	681b      	ldr	r3, [r3, #0]
 8016cb0:	f003 0320 	and.w	r3, r3, #32
 8016cb4:	2b00      	cmp	r3, #0
 8016cb6:	d107      	bne.n	8016cc8 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8016cb8:	687b      	ldr	r3, [r7, #4]
 8016cba:	681b      	ldr	r3, [r3, #0]
 8016cbc:	681a      	ldr	r2, [r3, #0]
 8016cbe:	687b      	ldr	r3, [r7, #4]
 8016cc0:	681b      	ldr	r3, [r3, #0]
 8016cc2:	f022 0204 	bic.w	r2, r2, #4
 8016cc6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8016cc8:	687b      	ldr	r3, [r7, #4]
 8016cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016ccc:	f003 021c 	and.w	r2, r3, #28
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016cd4:	2104      	movs	r1, #4
 8016cd6:	fa01 f202 	lsl.w	r2, r1, r2
 8016cda:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8016cdc:	687b      	ldr	r3, [r7, #4]
 8016cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016ce0:	2b00      	cmp	r3, #0
 8016ce2:	f000 8081 	beq.w	8016de8 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8016ce6:	687b      	ldr	r3, [r7, #4]
 8016ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016cea:	6878      	ldr	r0, [r7, #4]
 8016cec:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8016cee:	e07b      	b.n	8016de8 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8016cf0:	687b      	ldr	r3, [r7, #4]
 8016cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016cf4:	f003 031c 	and.w	r3, r3, #28
 8016cf8:	2202      	movs	r2, #2
 8016cfa:	409a      	lsls	r2, r3
 8016cfc:	68fb      	ldr	r3, [r7, #12]
 8016cfe:	4013      	ands	r3, r2
 8016d00:	2b00      	cmp	r3, #0
 8016d02:	d03d      	beq.n	8016d80 <HAL_DMA_IRQHandler+0x10c>
 8016d04:	68bb      	ldr	r3, [r7, #8]
 8016d06:	f003 0302 	and.w	r3, r3, #2
 8016d0a:	2b00      	cmp	r3, #0
 8016d0c:	d038      	beq.n	8016d80 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8016d0e:	687b      	ldr	r3, [r7, #4]
 8016d10:	681b      	ldr	r3, [r3, #0]
 8016d12:	681b      	ldr	r3, [r3, #0]
 8016d14:	f003 0320 	and.w	r3, r3, #32
 8016d18:	2b00      	cmp	r3, #0
 8016d1a:	d10b      	bne.n	8016d34 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8016d1c:	687b      	ldr	r3, [r7, #4]
 8016d1e:	681b      	ldr	r3, [r3, #0]
 8016d20:	681a      	ldr	r2, [r3, #0]
 8016d22:	687b      	ldr	r3, [r7, #4]
 8016d24:	681b      	ldr	r3, [r3, #0]
 8016d26:	f022 020a 	bic.w	r2, r2, #10
 8016d2a:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8016d2c:	687b      	ldr	r3, [r7, #4]
 8016d2e:	2201      	movs	r2, #1
 8016d30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8016d34:	687b      	ldr	r3, [r7, #4]
 8016d36:	681b      	ldr	r3, [r3, #0]
 8016d38:	461a      	mov	r2, r3
 8016d3a:	4b2e      	ldr	r3, [pc, #184]	; (8016df4 <HAL_DMA_IRQHandler+0x180>)
 8016d3c:	429a      	cmp	r2, r3
 8016d3e:	d909      	bls.n	8016d54 <HAL_DMA_IRQHandler+0xe0>
 8016d40:	687b      	ldr	r3, [r7, #4]
 8016d42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016d44:	f003 031c 	and.w	r3, r3, #28
 8016d48:	4a2b      	ldr	r2, [pc, #172]	; (8016df8 <HAL_DMA_IRQHandler+0x184>)
 8016d4a:	2102      	movs	r1, #2
 8016d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8016d50:	6053      	str	r3, [r2, #4]
 8016d52:	e008      	b.n	8016d66 <HAL_DMA_IRQHandler+0xf2>
 8016d54:	687b      	ldr	r3, [r7, #4]
 8016d56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016d58:	f003 031c 	and.w	r3, r3, #28
 8016d5c:	4a27      	ldr	r2, [pc, #156]	; (8016dfc <HAL_DMA_IRQHandler+0x188>)
 8016d5e:	2102      	movs	r1, #2
 8016d60:	fa01 f303 	lsl.w	r3, r1, r3
 8016d64:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8016d66:	687b      	ldr	r3, [r7, #4]
 8016d68:	2200      	movs	r2, #0
 8016d6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 8016d6e:	687b      	ldr	r3, [r7, #4]
 8016d70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	d038      	beq.n	8016de8 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8016d76:	687b      	ldr	r3, [r7, #4]
 8016d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8016d7a:	6878      	ldr	r0, [r7, #4]
 8016d7c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8016d7e:	e033      	b.n	8016de8 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016d84:	f003 031c 	and.w	r3, r3, #28
 8016d88:	2208      	movs	r2, #8
 8016d8a:	409a      	lsls	r2, r3
 8016d8c:	68fb      	ldr	r3, [r7, #12]
 8016d8e:	4013      	ands	r3, r2
 8016d90:	2b00      	cmp	r3, #0
 8016d92:	d02a      	beq.n	8016dea <HAL_DMA_IRQHandler+0x176>
 8016d94:	68bb      	ldr	r3, [r7, #8]
 8016d96:	f003 0308 	and.w	r3, r3, #8
 8016d9a:	2b00      	cmp	r3, #0
 8016d9c:	d025      	beq.n	8016dea <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8016d9e:	687b      	ldr	r3, [r7, #4]
 8016da0:	681b      	ldr	r3, [r3, #0]
 8016da2:	681a      	ldr	r2, [r3, #0]
 8016da4:	687b      	ldr	r3, [r7, #4]
 8016da6:	681b      	ldr	r3, [r3, #0]
 8016da8:	f022 020e 	bic.w	r2, r2, #14
 8016dac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8016dae:	687b      	ldr	r3, [r7, #4]
 8016db0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016db2:	f003 021c 	and.w	r2, r3, #28
 8016db6:	687b      	ldr	r3, [r7, #4]
 8016db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016dba:	2101      	movs	r1, #1
 8016dbc:	fa01 f202 	lsl.w	r2, r1, r2
 8016dc0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8016dc2:	687b      	ldr	r3, [r7, #4]
 8016dc4:	2201      	movs	r2, #1
 8016dc6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8016dc8:	687b      	ldr	r3, [r7, #4]
 8016dca:	2201      	movs	r2, #1
 8016dcc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8016dd0:	687b      	ldr	r3, [r7, #4]
 8016dd2:	2200      	movs	r2, #0
 8016dd4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8016dd8:	687b      	ldr	r3, [r7, #4]
 8016dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016ddc:	2b00      	cmp	r3, #0
 8016dde:	d004      	beq.n	8016dea <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8016de0:	687b      	ldr	r3, [r7, #4]
 8016de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8016de4:	6878      	ldr	r0, [r7, #4]
 8016de6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8016de8:	bf00      	nop
 8016dea:	bf00      	nop
}
 8016dec:	3710      	adds	r7, #16
 8016dee:	46bd      	mov	sp, r7
 8016df0:	bd80      	pop	{r7, pc}
 8016df2:	bf00      	nop
 8016df4:	40020080 	.word	0x40020080
 8016df8:	40020400 	.word	0x40020400
 8016dfc:	40020000 	.word	0x40020000

08016e00 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8016e00:	b480      	push	{r7}
 8016e02:	b083      	sub	sp, #12
 8016e04:	af00      	add	r7, sp, #0
 8016e06:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8016e08:	687b      	ldr	r3, [r7, #4]
 8016e0a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8016e0e:	b2db      	uxtb	r3, r3
}
 8016e10:	4618      	mov	r0, r3
 8016e12:	370c      	adds	r7, #12
 8016e14:	46bd      	mov	sp, r7
 8016e16:	bc80      	pop	{r7}
 8016e18:	4770      	bx	lr

08016e1a <HAL_DMA_GetError>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8016e1a:	b480      	push	{r7}
 8016e1c:	b083      	sub	sp, #12
 8016e1e:	af00      	add	r7, sp, #0
 8016e20:	6078      	str	r0, [r7, #4]
  /* Return the DMA error code */
  return hdma->ErrorCode;
 8016e22:	687b      	ldr	r3, [r7, #4]
 8016e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8016e26:	4618      	mov	r0, r3
 8016e28:	370c      	adds	r7, #12
 8016e2a:	46bd      	mov	sp, r7
 8016e2c:	bc80      	pop	{r7}
 8016e2e:	4770      	bx	lr

08016e30 <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 8016e30:	b480      	push	{r7}
 8016e32:	b085      	sub	sp, #20
 8016e34:	af00      	add	r7, sp, #0
 8016e36:	6078      	str	r0, [r7, #4]
 8016e38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8016e3a:	2300      	movs	r3, #0
 8016e3c:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 8016e3e:	687b      	ldr	r3, [r7, #4]
 8016e40:	2b00      	cmp	r3, #0
 8016e42:	d103      	bne.n	8016e4c <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8016e44:	2301      	movs	r3, #1
 8016e46:	72fb      	strb	r3, [r7, #11]
    return status;
 8016e48:	7afb      	ldrb	r3, [r7, #11]
 8016e4a:	e01b      	b.n	8016e84 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8016e4c:	687b      	ldr	r3, [r7, #4]
 8016e4e:	681b      	ldr	r3, [r3, #0]
 8016e50:	681b      	ldr	r3, [r3, #0]
 8016e52:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8016e54:	683b      	ldr	r3, [r7, #0]
 8016e56:	f003 0310 	and.w	r3, r3, #16
 8016e5a:	2b00      	cmp	r3, #0
 8016e5c:	d00d      	beq.n	8016e7a <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8016e5e:	683b      	ldr	r3, [r7, #0]
 8016e60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8016e64:	2b00      	cmp	r3, #0
 8016e66:	d004      	beq.n	8016e72 <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8016e68:	68fb      	ldr	r3, [r7, #12]
 8016e6a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8016e6e:	60fb      	str	r3, [r7, #12]
 8016e70:	e003      	b.n	8016e7a <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8016e72:	68fb      	ldr	r3, [r7, #12]
 8016e74:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8016e78:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 8016e7a:	687b      	ldr	r3, [r7, #4]
 8016e7c:	681b      	ldr	r3, [r3, #0]
 8016e7e:	68fa      	ldr	r2, [r7, #12]
 8016e80:	601a      	str	r2, [r3, #0]

  return status;
 8016e82:	7afb      	ldrb	r3, [r7, #11]
}
 8016e84:	4618      	mov	r0, r3
 8016e86:	3714      	adds	r7, #20
 8016e88:	46bd      	mov	sp, r7
 8016e8a:	bc80      	pop	{r7}
 8016e8c:	4770      	bx	lr

08016e8e <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8016e8e:	b480      	push	{r7}
 8016e90:	b085      	sub	sp, #20
 8016e92:	af00      	add	r7, sp, #0
 8016e94:	60f8      	str	r0, [r7, #12]
 8016e96:	60b9      	str	r1, [r7, #8]
 8016e98:	607a      	str	r2, [r7, #4]
 8016e9a:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8016e9c:	68fb      	ldr	r3, [r7, #12]
 8016e9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8016ea0:	68fa      	ldr	r2, [r7, #12]
 8016ea2:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8016ea4:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8016ea6:	68fb      	ldr	r3, [r7, #12]
 8016ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8016eaa:	2b00      	cmp	r3, #0
 8016eac:	d004      	beq.n	8016eb8 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8016eae:	68fb      	ldr	r3, [r7, #12]
 8016eb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8016eb2:	68fa      	ldr	r2, [r7, #12]
 8016eb4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8016eb6:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8016eb8:	68fb      	ldr	r3, [r7, #12]
 8016eba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016ebc:	f003 021c 	and.w	r2, r3, #28
 8016ec0:	68fb      	ldr	r3, [r7, #12]
 8016ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016ec4:	2101      	movs	r1, #1
 8016ec6:	fa01 f202 	lsl.w	r2, r1, r2
 8016eca:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8016ecc:	68fb      	ldr	r3, [r7, #12]
 8016ece:	681b      	ldr	r3, [r3, #0]
 8016ed0:	683a      	ldr	r2, [r7, #0]
 8016ed2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8016ed4:	68fb      	ldr	r3, [r7, #12]
 8016ed6:	689b      	ldr	r3, [r3, #8]
 8016ed8:	2b10      	cmp	r3, #16
 8016eda:	d108      	bne.n	8016eee <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8016edc:	68fb      	ldr	r3, [r7, #12]
 8016ede:	681b      	ldr	r3, [r3, #0]
 8016ee0:	687a      	ldr	r2, [r7, #4]
 8016ee2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8016ee4:	68fb      	ldr	r3, [r7, #12]
 8016ee6:	681b      	ldr	r3, [r3, #0]
 8016ee8:	68ba      	ldr	r2, [r7, #8]
 8016eea:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8016eec:	e007      	b.n	8016efe <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8016eee:	68fb      	ldr	r3, [r7, #12]
 8016ef0:	681b      	ldr	r3, [r3, #0]
 8016ef2:	68ba      	ldr	r2, [r7, #8]
 8016ef4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8016ef6:	68fb      	ldr	r3, [r7, #12]
 8016ef8:	681b      	ldr	r3, [r3, #0]
 8016efa:	687a      	ldr	r2, [r7, #4]
 8016efc:	60da      	str	r2, [r3, #12]
}
 8016efe:	bf00      	nop
 8016f00:	3714      	adds	r7, #20
 8016f02:	46bd      	mov	sp, r7
 8016f04:	bc80      	pop	{r7}
 8016f06:	4770      	bx	lr

08016f08 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8016f08:	b480      	push	{r7}
 8016f0a:	b085      	sub	sp, #20
 8016f0c:	af00      	add	r7, sp, #0
 8016f0e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8016f10:	687b      	ldr	r3, [r7, #4]
 8016f12:	681b      	ldr	r3, [r3, #0]
 8016f14:	461a      	mov	r2, r3
 8016f16:	4b1c      	ldr	r3, [pc, #112]	; (8016f88 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8016f18:	429a      	cmp	r2, r3
 8016f1a:	d813      	bhi.n	8016f44 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8016f1c:	687b      	ldr	r3, [r7, #4]
 8016f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016f20:	089b      	lsrs	r3, r3, #2
 8016f22:	009b      	lsls	r3, r3, #2
 8016f24:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8016f28:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8016f2c:	687a      	ldr	r2, [r7, #4]
 8016f2e:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8016f30:	687b      	ldr	r3, [r7, #4]
 8016f32:	681b      	ldr	r3, [r3, #0]
 8016f34:	b2db      	uxtb	r3, r3
 8016f36:	3b08      	subs	r3, #8
 8016f38:	4a14      	ldr	r2, [pc, #80]	; (8016f8c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8016f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8016f3e:	091b      	lsrs	r3, r3, #4
 8016f40:	60fb      	str	r3, [r7, #12]
 8016f42:	e011      	b.n	8016f68 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8016f44:	687b      	ldr	r3, [r7, #4]
 8016f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016f48:	089b      	lsrs	r3, r3, #2
 8016f4a:	009a      	lsls	r2, r3, #2
 8016f4c:	4b10      	ldr	r3, [pc, #64]	; (8016f90 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8016f4e:	4413      	add	r3, r2
 8016f50:	687a      	ldr	r2, [r7, #4]
 8016f52:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8016f54:	687b      	ldr	r3, [r7, #4]
 8016f56:	681b      	ldr	r3, [r3, #0]
 8016f58:	b2db      	uxtb	r3, r3
 8016f5a:	3b08      	subs	r3, #8
 8016f5c:	4a0b      	ldr	r2, [pc, #44]	; (8016f8c <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8016f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8016f62:	091b      	lsrs	r3, r3, #4
 8016f64:	3307      	adds	r3, #7
 8016f66:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8016f68:	687b      	ldr	r3, [r7, #4]
 8016f6a:	4a0a      	ldr	r2, [pc, #40]	; (8016f94 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8016f6c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8016f6e:	68fb      	ldr	r3, [r7, #12]
 8016f70:	f003 031f 	and.w	r3, r3, #31
 8016f74:	2201      	movs	r2, #1
 8016f76:	409a      	lsls	r2, r3
 8016f78:	687b      	ldr	r3, [r7, #4]
 8016f7a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8016f7c:	bf00      	nop
 8016f7e:	3714      	adds	r7, #20
 8016f80:	46bd      	mov	sp, r7
 8016f82:	bc80      	pop	{r7}
 8016f84:	4770      	bx	lr
 8016f86:	bf00      	nop
 8016f88:	40020407 	.word	0x40020407
 8016f8c:	cccccccd 	.word	0xcccccccd
 8016f90:	4002081c 	.word	0x4002081c
 8016f94:	40020880 	.word	0x40020880

08016f98 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8016f98:	b480      	push	{r7}
 8016f9a:	b085      	sub	sp, #20
 8016f9c:	af00      	add	r7, sp, #0
 8016f9e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8016fa0:	687b      	ldr	r3, [r7, #4]
 8016fa2:	685b      	ldr	r3, [r3, #4]
 8016fa4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8016fa8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8016faa:	68fa      	ldr	r2, [r7, #12]
 8016fac:	4b0a      	ldr	r3, [pc, #40]	; (8016fd8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8016fae:	4413      	add	r3, r2
 8016fb0:	009b      	lsls	r3, r3, #2
 8016fb2:	461a      	mov	r2, r3
 8016fb4:	687b      	ldr	r3, [r7, #4]
 8016fb6:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8016fb8:	687b      	ldr	r3, [r7, #4]
 8016fba:	4a08      	ldr	r2, [pc, #32]	; (8016fdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8016fbc:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8016fbe:	68fb      	ldr	r3, [r7, #12]
 8016fc0:	3b01      	subs	r3, #1
 8016fc2:	f003 0303 	and.w	r3, r3, #3
 8016fc6:	2201      	movs	r2, #1
 8016fc8:	409a      	lsls	r2, r3
 8016fca:	687b      	ldr	r3, [r7, #4]
 8016fcc:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8016fce:	bf00      	nop
 8016fd0:	3714      	adds	r7, #20
 8016fd2:	46bd      	mov	sp, r7
 8016fd4:	bc80      	pop	{r7}
 8016fd6:	4770      	bx	lr
 8016fd8:	1000823f 	.word	0x1000823f
 8016fdc:	40020940 	.word	0x40020940

08016fe0 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8016fe0:	b580      	push	{r7, lr}
 8016fe2:	b086      	sub	sp, #24
 8016fe4:	af00      	add	r7, sp, #0
 8016fe6:	60f8      	str	r0, [r7, #12]
 8016fe8:	60b9      	str	r1, [r7, #8]
 8016fea:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8016fee:	4b1c      	ldr	r3, [pc, #112]	; (8017060 <HAL_FLASH_Program+0x80>)
 8016ff0:	781b      	ldrb	r3, [r3, #0]
 8016ff2:	2b01      	cmp	r3, #1
 8016ff4:	d101      	bne.n	8016ffa <HAL_FLASH_Program+0x1a>
 8016ff6:	2302      	movs	r3, #2
 8016ff8:	e02d      	b.n	8017056 <HAL_FLASH_Program+0x76>
 8016ffa:	4b19      	ldr	r3, [pc, #100]	; (8017060 <HAL_FLASH_Program+0x80>)
 8016ffc:	2201      	movs	r2, #1
 8016ffe:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8017000:	4b17      	ldr	r3, [pc, #92]	; (8017060 <HAL_FLASH_Program+0x80>)
 8017002:	2200      	movs	r2, #0
 8017004:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8017006:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801700a:	f000 f869 	bl	80170e0 <FLASH_WaitForLastOperation>
 801700e:	4603      	mov	r3, r0
 8017010:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8017012:	7dfb      	ldrb	r3, [r7, #23]
 8017014:	2b00      	cmp	r3, #0
 8017016:	d11a      	bne.n	801704e <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8017018:	68fb      	ldr	r3, [r7, #12]
 801701a:	2b01      	cmp	r3, #1
 801701c:	d105      	bne.n	801702a <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 801701e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017022:	68b8      	ldr	r0, [r7, #8]
 8017024:	f000 f8be 	bl	80171a4 <FLASH_Program_DoubleWord>
 8017028:	e004      	b.n	8017034 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 801702a:	683b      	ldr	r3, [r7, #0]
 801702c:	4619      	mov	r1, r3
 801702e:	68b8      	ldr	r0, [r7, #8]
 8017030:	f000 f8de 	bl	80171f0 <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8017034:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8017038:	f000 f852 	bl	80170e0 <FLASH_WaitForLastOperation>
 801703c:	4603      	mov	r3, r0
 801703e:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8017040:	4b08      	ldr	r3, [pc, #32]	; (8017064 <HAL_FLASH_Program+0x84>)
 8017042:	695a      	ldr	r2, [r3, #20]
 8017044:	68fb      	ldr	r3, [r7, #12]
 8017046:	43db      	mvns	r3, r3
 8017048:	4906      	ldr	r1, [pc, #24]	; (8017064 <HAL_FLASH_Program+0x84>)
 801704a:	4013      	ands	r3, r2
 801704c:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 801704e:	4b04      	ldr	r3, [pc, #16]	; (8017060 <HAL_FLASH_Program+0x80>)
 8017050:	2200      	movs	r2, #0
 8017052:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8017054:	7dfb      	ldrb	r3, [r7, #23]
}
 8017056:	4618      	mov	r0, r3
 8017058:	3718      	adds	r7, #24
 801705a:	46bd      	mov	sp, r7
 801705c:	bd80      	pop	{r7, pc}
 801705e:	bf00      	nop
 8017060:	20001240 	.word	0x20001240
 8017064:	58004000 	.word	0x58004000

08017068 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8017068:	b480      	push	{r7}
 801706a:	b083      	sub	sp, #12
 801706c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 801706e:	2300      	movs	r3, #0
 8017070:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8017072:	4b0b      	ldr	r3, [pc, #44]	; (80170a0 <HAL_FLASH_Unlock+0x38>)
 8017074:	695b      	ldr	r3, [r3, #20]
 8017076:	2b00      	cmp	r3, #0
 8017078:	da0b      	bge.n	8017092 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 801707a:	4b09      	ldr	r3, [pc, #36]	; (80170a0 <HAL_FLASH_Unlock+0x38>)
 801707c:	4a09      	ldr	r2, [pc, #36]	; (80170a4 <HAL_FLASH_Unlock+0x3c>)
 801707e:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8017080:	4b07      	ldr	r3, [pc, #28]	; (80170a0 <HAL_FLASH_Unlock+0x38>)
 8017082:	4a09      	ldr	r2, [pc, #36]	; (80170a8 <HAL_FLASH_Unlock+0x40>)
 8017084:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8017086:	4b06      	ldr	r3, [pc, #24]	; (80170a0 <HAL_FLASH_Unlock+0x38>)
 8017088:	695b      	ldr	r3, [r3, #20]
 801708a:	2b00      	cmp	r3, #0
 801708c:	da01      	bge.n	8017092 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 801708e:	2301      	movs	r3, #1
 8017090:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8017092:	79fb      	ldrb	r3, [r7, #7]
}
 8017094:	4618      	mov	r0, r3
 8017096:	370c      	adds	r7, #12
 8017098:	46bd      	mov	sp, r7
 801709a:	bc80      	pop	{r7}
 801709c:	4770      	bx	lr
 801709e:	bf00      	nop
 80170a0:	58004000 	.word	0x58004000
 80170a4:	45670123 	.word	0x45670123
 80170a8:	cdef89ab 	.word	0xcdef89ab

080170ac <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80170ac:	b480      	push	{r7}
 80170ae:	b083      	sub	sp, #12
 80170b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80170b2:	2300      	movs	r3, #0
 80170b4:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80170b6:	4b09      	ldr	r3, [pc, #36]	; (80170dc <HAL_FLASH_Lock+0x30>)
 80170b8:	695b      	ldr	r3, [r3, #20]
 80170ba:	4a08      	ldr	r2, [pc, #32]	; (80170dc <HAL_FLASH_Lock+0x30>)
 80170bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80170c0:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 80170c2:	4b06      	ldr	r3, [pc, #24]	; (80170dc <HAL_FLASH_Lock+0x30>)
 80170c4:	695b      	ldr	r3, [r3, #20]
 80170c6:	2b00      	cmp	r3, #0
 80170c8:	db01      	blt.n	80170ce <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 80170ca:	2301      	movs	r3, #1
 80170cc:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80170ce:	79fb      	ldrb	r3, [r7, #7]
}
 80170d0:	4618      	mov	r0, r3
 80170d2:	370c      	adds	r7, #12
 80170d4:	46bd      	mov	sp, r7
 80170d6:	bc80      	pop	{r7}
 80170d8:	4770      	bx	lr
 80170da:	bf00      	nop
 80170dc:	58004000 	.word	0x58004000

080170e0 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80170e0:	b580      	push	{r7, lr}
 80170e2:	b084      	sub	sp, #16
 80170e4:	af00      	add	r7, sp, #0
 80170e6:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 80170e8:	f7fb fd40 	bl	8012b6c <HAL_GetTick>
 80170ec:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80170ee:	e009      	b.n	8017104 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80170f0:	f7fb fd3c 	bl	8012b6c <HAL_GetTick>
 80170f4:	4602      	mov	r2, r0
 80170f6:	68fb      	ldr	r3, [r7, #12]
 80170f8:	1ad3      	subs	r3, r2, r3
 80170fa:	687a      	ldr	r2, [r7, #4]
 80170fc:	429a      	cmp	r2, r3
 80170fe:	d801      	bhi.n	8017104 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8017100:	2303      	movs	r3, #3
 8017102:	e047      	b.n	8017194 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8017104:	4b25      	ldr	r3, [pc, #148]	; (801719c <FLASH_WaitForLastOperation+0xbc>)
 8017106:	691b      	ldr	r3, [r3, #16]
 8017108:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801710c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8017110:	d0ee      	beq.n	80170f0 <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 8017112:	4b22      	ldr	r3, [pc, #136]	; (801719c <FLASH_WaitForLastOperation+0xbc>)
 8017114:	691b      	ldr	r3, [r3, #16]
 8017116:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 8017118:	68bb      	ldr	r3, [r7, #8]
 801711a:	f003 0301 	and.w	r3, r3, #1
 801711e:	2b00      	cmp	r3, #0
 8017120:	d002      	beq.n	8017128 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8017122:	4b1e      	ldr	r3, [pc, #120]	; (801719c <FLASH_WaitForLastOperation+0xbc>)
 8017124:	2201      	movs	r2, #1
 8017126:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 8017128:	68ba      	ldr	r2, [r7, #8]
 801712a:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 801712e:	4013      	ands	r3, r2
 8017130:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8017132:	68bb      	ldr	r3, [r7, #8]
 8017134:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8017138:	2b00      	cmp	r3, #0
 801713a:	d007      	beq.n	801714c <FLASH_WaitForLastOperation+0x6c>
 801713c:	4b17      	ldr	r3, [pc, #92]	; (801719c <FLASH_WaitForLastOperation+0xbc>)
 801713e:	699a      	ldr	r2, [r3, #24]
 8017140:	68bb      	ldr	r3, [r7, #8]
 8017142:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8017146:	4915      	ldr	r1, [pc, #84]	; (801719c <FLASH_WaitForLastOperation+0xbc>)
 8017148:	4313      	orrs	r3, r2
 801714a:	618b      	str	r3, [r1, #24]
 801714c:	68bb      	ldr	r3, [r7, #8]
 801714e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8017152:	2b00      	cmp	r3, #0
 8017154:	d004      	beq.n	8017160 <FLASH_WaitForLastOperation+0x80>
 8017156:	4a11      	ldr	r2, [pc, #68]	; (801719c <FLASH_WaitForLastOperation+0xbc>)
 8017158:	68bb      	ldr	r3, [r7, #8]
 801715a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 801715e:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 8017160:	68bb      	ldr	r3, [r7, #8]
 8017162:	2b00      	cmp	r3, #0
 8017164:	d00e      	beq.n	8017184 <FLASH_WaitForLastOperation+0xa4>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8017166:	4a0e      	ldr	r2, [pc, #56]	; (80171a0 <FLASH_WaitForLastOperation+0xc0>)
 8017168:	68bb      	ldr	r3, [r7, #8]
 801716a:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 801716c:	2301      	movs	r3, #1
 801716e:	e011      	b.n	8017194 <FLASH_WaitForLastOperation+0xb4>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8017170:	f7fb fcfc 	bl	8012b6c <HAL_GetTick>
 8017174:	4602      	mov	r2, r0
 8017176:	68fb      	ldr	r3, [r7, #12]
 8017178:	1ad3      	subs	r3, r2, r3
 801717a:	687a      	ldr	r2, [r7, #4]
 801717c:	429a      	cmp	r2, r3
 801717e:	d801      	bhi.n	8017184 <FLASH_WaitForLastOperation+0xa4>
    {
      return HAL_TIMEOUT;
 8017180:	2303      	movs	r3, #3
 8017182:	e007      	b.n	8017194 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8017184:	4b05      	ldr	r3, [pc, #20]	; (801719c <FLASH_WaitForLastOperation+0xbc>)
 8017186:	691b      	ldr	r3, [r3, #16]
 8017188:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 801718c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8017190:	d0ee      	beq.n	8017170 <FLASH_WaitForLastOperation+0x90>
    }
  }

  return HAL_OK;
 8017192:	2300      	movs	r3, #0
}
 8017194:	4618      	mov	r0, r3
 8017196:	3710      	adds	r7, #16
 8017198:	46bd      	mov	sp, r7
 801719a:	bd80      	pop	{r7, pc}
 801719c:	58004000 	.word	0x58004000
 80171a0:	20001240 	.word	0x20001240

080171a4 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80171a4:	b480      	push	{r7}
 80171a6:	b085      	sub	sp, #20
 80171a8:	af00      	add	r7, sp, #0
 80171aa:	60f8      	str	r0, [r7, #12]
 80171ac:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80171b0:	4b0e      	ldr	r3, [pc, #56]	; (80171ec <FLASH_Program_DoubleWord+0x48>)
 80171b2:	695b      	ldr	r3, [r3, #20]
 80171b4:	4a0d      	ldr	r2, [pc, #52]	; (80171ec <FLASH_Program_DoubleWord+0x48>)
 80171b6:	f043 0301 	orr.w	r3, r3, #1
 80171ba:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80171bc:	68fb      	ldr	r3, [r7, #12]
 80171be:	683a      	ldr	r2, [r7, #0]
 80171c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80171c2:	f3bf 8f6f 	isb	sy
}
 80171c6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80171c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80171cc:	f04f 0200 	mov.w	r2, #0
 80171d0:	f04f 0300 	mov.w	r3, #0
 80171d4:	000a      	movs	r2, r1
 80171d6:	2300      	movs	r3, #0
 80171d8:	68f9      	ldr	r1, [r7, #12]
 80171da:	3104      	adds	r1, #4
 80171dc:	4613      	mov	r3, r2
 80171de:	600b      	str	r3, [r1, #0]
}
 80171e0:	bf00      	nop
 80171e2:	3714      	adds	r7, #20
 80171e4:	46bd      	mov	sp, r7
 80171e6:	bc80      	pop	{r7}
 80171e8:	4770      	bx	lr
 80171ea:	bf00      	nop
 80171ec:	58004000 	.word	0x58004000

080171f0 <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 80171f0:	b480      	push	{r7}
 80171f2:	b089      	sub	sp, #36	; 0x24
 80171f4:	af00      	add	r7, sp, #0
 80171f6:	6078      	str	r0, [r7, #4]
 80171f8:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 80171fa:	2340      	movs	r3, #64	; 0x40
 80171fc:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 80171fe:	687b      	ldr	r3, [r7, #4]
 8017200:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 8017202:	683b      	ldr	r3, [r7, #0]
 8017204:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8017206:	4b18      	ldr	r3, [pc, #96]	; (8017268 <FLASH_Program_Fast+0x78>)
 8017208:	695b      	ldr	r3, [r3, #20]
 801720a:	4a17      	ldr	r2, [pc, #92]	; (8017268 <FLASH_Program_Fast+0x78>)
 801720c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8017210:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8017212:	f3ef 8310 	mrs	r3, PRIMASK
 8017216:	60fb      	str	r3, [r7, #12]
  return(result);
 8017218:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 801721a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801721c:	b672      	cpsid	i
}
 801721e:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8017220:	697b      	ldr	r3, [r7, #20]
 8017222:	681a      	ldr	r2, [r3, #0]
 8017224:	69bb      	ldr	r3, [r7, #24]
 8017226:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8017228:	69bb      	ldr	r3, [r7, #24]
 801722a:	3304      	adds	r3, #4
 801722c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 801722e:	697b      	ldr	r3, [r7, #20]
 8017230:	3304      	adds	r3, #4
 8017232:	617b      	str	r3, [r7, #20]
    row_index--;
 8017234:	7ffb      	ldrb	r3, [r7, #31]
 8017236:	3b01      	subs	r3, #1
 8017238:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 801723a:	7ffb      	ldrb	r3, [r7, #31]
 801723c:	2b00      	cmp	r3, #0
 801723e:	d1ef      	bne.n	8017220 <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8017240:	bf00      	nop
 8017242:	4b09      	ldr	r3, [pc, #36]	; (8017268 <FLASH_Program_Fast+0x78>)
 8017244:	691b      	ldr	r3, [r3, #16]
 8017246:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801724a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801724e:	d0f8      	beq.n	8017242 <FLASH_Program_Fast+0x52>
 8017250:	693b      	ldr	r3, [r7, #16]
 8017252:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8017254:	68bb      	ldr	r3, [r7, #8]
 8017256:	f383 8810 	msr	PRIMASK, r3
}
 801725a:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 801725c:	bf00      	nop
 801725e:	3724      	adds	r7, #36	; 0x24
 8017260:	46bd      	mov	sp, r7
 8017262:	bc80      	pop	{r7}
 8017264:	4770      	bx	lr
 8017266:	bf00      	nop
 8017268:	58004000 	.word	0x58004000

0801726c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 801726c:	b580      	push	{r7, lr}
 801726e:	b084      	sub	sp, #16
 8017270:	af00      	add	r7, sp, #0
 8017272:	6078      	str	r0, [r7, #4]
 8017274:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8017276:	4b28      	ldr	r3, [pc, #160]	; (8017318 <HAL_FLASHEx_Erase+0xac>)
 8017278:	781b      	ldrb	r3, [r3, #0]
 801727a:	2b01      	cmp	r3, #1
 801727c:	d101      	bne.n	8017282 <HAL_FLASHEx_Erase+0x16>
 801727e:	2302      	movs	r3, #2
 8017280:	e046      	b.n	8017310 <HAL_FLASHEx_Erase+0xa4>
 8017282:	4b25      	ldr	r3, [pc, #148]	; (8017318 <HAL_FLASHEx_Erase+0xac>)
 8017284:	2201      	movs	r2, #1
 8017286:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8017288:	4b23      	ldr	r3, [pc, #140]	; (8017318 <HAL_FLASHEx_Erase+0xac>)
 801728a:	2200      	movs	r2, #0
 801728c:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 801728e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8017292:	f7ff ff25 	bl	80170e0 <FLASH_WaitForLastOperation>
 8017296:	4603      	mov	r3, r0
 8017298:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 801729a:	7bfb      	ldrb	r3, [r7, #15]
 801729c:	2b00      	cmp	r3, #0
 801729e:	d133      	bne.n	8017308 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80172a0:	687b      	ldr	r3, [r7, #4]
 80172a2:	681b      	ldr	r3, [r3, #0]
 80172a4:	2b04      	cmp	r3, #4
 80172a6:	d108      	bne.n	80172ba <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 80172a8:	f000 f838 	bl	801731c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80172ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80172b0:	f7ff ff16 	bl	80170e0 <FLASH_WaitForLastOperation>
 80172b4:	4603      	mov	r3, r0
 80172b6:	73fb      	strb	r3, [r7, #15]
 80172b8:	e024      	b.n	8017304 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80172ba:	683b      	ldr	r3, [r7, #0]
 80172bc:	f04f 32ff 	mov.w	r2, #4294967295
 80172c0:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	685b      	ldr	r3, [r3, #4]
 80172c6:	60bb      	str	r3, [r7, #8]
 80172c8:	e012      	b.n	80172f0 <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 80172ca:	68b8      	ldr	r0, [r7, #8]
 80172cc:	f000 f836 	bl	801733c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80172d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80172d4:	f7ff ff04 	bl	80170e0 <FLASH_WaitForLastOperation>
 80172d8:	4603      	mov	r3, r0
 80172da:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 80172dc:	7bfb      	ldrb	r3, [r7, #15]
 80172de:	2b00      	cmp	r3, #0
 80172e0:	d003      	beq.n	80172ea <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 80172e2:	683b      	ldr	r3, [r7, #0]
 80172e4:	68ba      	ldr	r2, [r7, #8]
 80172e6:	601a      	str	r2, [r3, #0]
          break;
 80172e8:	e00a      	b.n	8017300 <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80172ea:	68bb      	ldr	r3, [r7, #8]
 80172ec:	3301      	adds	r3, #1
 80172ee:	60bb      	str	r3, [r7, #8]
 80172f0:	687b      	ldr	r3, [r7, #4]
 80172f2:	685a      	ldr	r2, [r3, #4]
 80172f4:	687b      	ldr	r3, [r7, #4]
 80172f6:	689b      	ldr	r3, [r3, #8]
 80172f8:	4413      	add	r3, r2
 80172fa:	68ba      	ldr	r2, [r7, #8]
 80172fc:	429a      	cmp	r2, r3
 80172fe:	d3e4      	bcc.n	80172ca <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 8017300:	f000 f878 	bl	80173f4 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8017304:	f000 f832 	bl	801736c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8017308:	4b03      	ldr	r3, [pc, #12]	; (8017318 <HAL_FLASHEx_Erase+0xac>)
 801730a:	2200      	movs	r2, #0
 801730c:	701a      	strb	r2, [r3, #0]

  return status;
 801730e:	7bfb      	ldrb	r3, [r7, #15]
}
 8017310:	4618      	mov	r0, r3
 8017312:	3710      	adds	r7, #16
 8017314:	46bd      	mov	sp, r7
 8017316:	bd80      	pop	{r7, pc}
 8017318:	20001240 	.word	0x20001240

0801731c <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 801731c:	b480      	push	{r7}
 801731e:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 8017320:	4b05      	ldr	r3, [pc, #20]	; (8017338 <FLASH_MassErase+0x1c>)
 8017322:	695b      	ldr	r3, [r3, #20]
 8017324:	4a04      	ldr	r2, [pc, #16]	; (8017338 <FLASH_MassErase+0x1c>)
 8017326:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801732a:	f043 0304 	orr.w	r3, r3, #4
 801732e:	6153      	str	r3, [r2, #20]
#endif
}
 8017330:	bf00      	nop
 8017332:	46bd      	mov	sp, r7
 8017334:	bc80      	pop	{r7}
 8017336:	4770      	bx	lr
 8017338:	58004000 	.word	0x58004000

0801733c <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 801733c:	b480      	push	{r7}
 801733e:	b083      	sub	sp, #12
 8017340:	af00      	add	r7, sp, #0
 8017342:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8017344:	4b08      	ldr	r3, [pc, #32]	; (8017368 <FLASH_PageErase+0x2c>)
 8017346:	695b      	ldr	r3, [r3, #20]
 8017348:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 801734c:	687b      	ldr	r3, [r7, #4]
 801734e:	00db      	lsls	r3, r3, #3
 8017350:	4313      	orrs	r3, r2
 8017352:	4a05      	ldr	r2, [pc, #20]	; (8017368 <FLASH_PageErase+0x2c>)
 8017354:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8017358:	f043 0302 	orr.w	r3, r3, #2
 801735c:	6153      	str	r3, [r2, #20]
#endif
}
 801735e:	bf00      	nop
 8017360:	370c      	adds	r7, #12
 8017362:	46bd      	mov	sp, r7
 8017364:	bc80      	pop	{r7}
 8017366:	4770      	bx	lr
 8017368:	58004000 	.word	0x58004000

0801736c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 801736c:	b480      	push	{r7}
 801736e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 8017370:	4b1f      	ldr	r3, [pc, #124]	; (80173f0 <FLASH_FlushCaches+0x84>)
 8017372:	681b      	ldr	r3, [r3, #0]
 8017374:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8017378:	2b01      	cmp	r3, #1
 801737a:	d117      	bne.n	80173ac <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 801737c:	4b1c      	ldr	r3, [pc, #112]	; (80173f0 <FLASH_FlushCaches+0x84>)
 801737e:	681b      	ldr	r3, [r3, #0]
 8017380:	4a1b      	ldr	r2, [pc, #108]	; (80173f0 <FLASH_FlushCaches+0x84>)
 8017382:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8017386:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8017388:	4b19      	ldr	r3, [pc, #100]	; (80173f0 <FLASH_FlushCaches+0x84>)
 801738a:	681b      	ldr	r3, [r3, #0]
 801738c:	4a18      	ldr	r2, [pc, #96]	; (80173f0 <FLASH_FlushCaches+0x84>)
 801738e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8017392:	6013      	str	r3, [r2, #0]
 8017394:	4b16      	ldr	r3, [pc, #88]	; (80173f0 <FLASH_FlushCaches+0x84>)
 8017396:	681b      	ldr	r3, [r3, #0]
 8017398:	4a15      	ldr	r2, [pc, #84]	; (80173f0 <FLASH_FlushCaches+0x84>)
 801739a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801739e:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80173a0:	4b13      	ldr	r3, [pc, #76]	; (80173f0 <FLASH_FlushCaches+0x84>)
 80173a2:	681b      	ldr	r3, [r3, #0]
 80173a4:	4a12      	ldr	r2, [pc, #72]	; (80173f0 <FLASH_FlushCaches+0x84>)
 80173a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80173aa:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 80173ac:	4b10      	ldr	r3, [pc, #64]	; (80173f0 <FLASH_FlushCaches+0x84>)
 80173ae:	681b      	ldr	r3, [r3, #0]
 80173b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80173b4:	2b01      	cmp	r3, #1
 80173b6:	d117      	bne.n	80173e8 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80173b8:	4b0d      	ldr	r3, [pc, #52]	; (80173f0 <FLASH_FlushCaches+0x84>)
 80173ba:	681b      	ldr	r3, [r3, #0]
 80173bc:	4a0c      	ldr	r2, [pc, #48]	; (80173f0 <FLASH_FlushCaches+0x84>)
 80173be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80173c2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80173c4:	4b0a      	ldr	r3, [pc, #40]	; (80173f0 <FLASH_FlushCaches+0x84>)
 80173c6:	681b      	ldr	r3, [r3, #0]
 80173c8:	4a09      	ldr	r2, [pc, #36]	; (80173f0 <FLASH_FlushCaches+0x84>)
 80173ca:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80173ce:	6013      	str	r3, [r2, #0]
 80173d0:	4b07      	ldr	r3, [pc, #28]	; (80173f0 <FLASH_FlushCaches+0x84>)
 80173d2:	681b      	ldr	r3, [r3, #0]
 80173d4:	4a06      	ldr	r2, [pc, #24]	; (80173f0 <FLASH_FlushCaches+0x84>)
 80173d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80173da:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 80173dc:	4b04      	ldr	r3, [pc, #16]	; (80173f0 <FLASH_FlushCaches+0x84>)
 80173de:	681b      	ldr	r3, [r3, #0]
 80173e0:	4a03      	ldr	r2, [pc, #12]	; (80173f0 <FLASH_FlushCaches+0x84>)
 80173e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80173e6:	6013      	str	r3, [r2, #0]
  }
#endif
}
 80173e8:	bf00      	nop
 80173ea:	46bd      	mov	sp, r7
 80173ec:	bc80      	pop	{r7}
 80173ee:	4770      	bx	lr
 80173f0:	58004000 	.word	0x58004000

080173f4 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 80173f4:	b480      	push	{r7}
 80173f6:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 80173f8:	4b05      	ldr	r3, [pc, #20]	; (8017410 <FLASH_AcknowledgePageErase+0x1c>)
 80173fa:	695b      	ldr	r3, [r3, #20]
 80173fc:	4a04      	ldr	r2, [pc, #16]	; (8017410 <FLASH_AcknowledgePageErase+0x1c>)
 80173fe:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8017402:	f023 0302 	bic.w	r3, r3, #2
 8017406:	6153      	str	r3, [r2, #20]
#endif
}
 8017408:	bf00      	nop
 801740a:	46bd      	mov	sp, r7
 801740c:	bc80      	pop	{r7}
 801740e:	4770      	bx	lr
 8017410:	58004000 	.word	0x58004000

08017414 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8017414:	b480      	push	{r7}
 8017416:	b087      	sub	sp, #28
 8017418:	af00      	add	r7, sp, #0
 801741a:	6078      	str	r0, [r7, #4]
 801741c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 801741e:	2300      	movs	r3, #0
 8017420:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8017422:	e140      	b.n	80176a6 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8017424:	683b      	ldr	r3, [r7, #0]
 8017426:	681a      	ldr	r2, [r3, #0]
 8017428:	2101      	movs	r1, #1
 801742a:	697b      	ldr	r3, [r7, #20]
 801742c:	fa01 f303 	lsl.w	r3, r1, r3
 8017430:	4013      	ands	r3, r2
 8017432:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8017434:	68fb      	ldr	r3, [r7, #12]
 8017436:	2b00      	cmp	r3, #0
 8017438:	f000 8132 	beq.w	80176a0 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 801743c:	683b      	ldr	r3, [r7, #0]
 801743e:	685b      	ldr	r3, [r3, #4]
 8017440:	2b01      	cmp	r3, #1
 8017442:	d00b      	beq.n	801745c <HAL_GPIO_Init+0x48>
 8017444:	683b      	ldr	r3, [r7, #0]
 8017446:	685b      	ldr	r3, [r3, #4]
 8017448:	2b02      	cmp	r3, #2
 801744a:	d007      	beq.n	801745c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 801744c:	683b      	ldr	r3, [r7, #0]
 801744e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8017450:	2b11      	cmp	r3, #17
 8017452:	d003      	beq.n	801745c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8017454:	683b      	ldr	r3, [r7, #0]
 8017456:	685b      	ldr	r3, [r3, #4]
 8017458:	2b12      	cmp	r3, #18
 801745a:	d130      	bne.n	80174be <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 801745c:	687b      	ldr	r3, [r7, #4]
 801745e:	689b      	ldr	r3, [r3, #8]
 8017460:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8017462:	697b      	ldr	r3, [r7, #20]
 8017464:	005b      	lsls	r3, r3, #1
 8017466:	2203      	movs	r2, #3
 8017468:	fa02 f303 	lsl.w	r3, r2, r3
 801746c:	43db      	mvns	r3, r3
 801746e:	693a      	ldr	r2, [r7, #16]
 8017470:	4013      	ands	r3, r2
 8017472:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8017474:	683b      	ldr	r3, [r7, #0]
 8017476:	68da      	ldr	r2, [r3, #12]
 8017478:	697b      	ldr	r3, [r7, #20]
 801747a:	005b      	lsls	r3, r3, #1
 801747c:	fa02 f303 	lsl.w	r3, r2, r3
 8017480:	693a      	ldr	r2, [r7, #16]
 8017482:	4313      	orrs	r3, r2
 8017484:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8017486:	687b      	ldr	r3, [r7, #4]
 8017488:	693a      	ldr	r2, [r7, #16]
 801748a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 801748c:	687b      	ldr	r3, [r7, #4]
 801748e:	685b      	ldr	r3, [r3, #4]
 8017490:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8017492:	2201      	movs	r2, #1
 8017494:	697b      	ldr	r3, [r7, #20]
 8017496:	fa02 f303 	lsl.w	r3, r2, r3
 801749a:	43db      	mvns	r3, r3
 801749c:	693a      	ldr	r2, [r7, #16]
 801749e:	4013      	ands	r3, r2
 80174a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80174a2:	683b      	ldr	r3, [r7, #0]
 80174a4:	685b      	ldr	r3, [r3, #4]
 80174a6:	091b      	lsrs	r3, r3, #4
 80174a8:	f003 0201 	and.w	r2, r3, #1
 80174ac:	697b      	ldr	r3, [r7, #20]
 80174ae:	fa02 f303 	lsl.w	r3, r2, r3
 80174b2:	693a      	ldr	r2, [r7, #16]
 80174b4:	4313      	orrs	r3, r2
 80174b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80174b8:	687b      	ldr	r3, [r7, #4]
 80174ba:	693a      	ldr	r2, [r7, #16]
 80174bc:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80174be:	687b      	ldr	r3, [r7, #4]
 80174c0:	68db      	ldr	r3, [r3, #12]
 80174c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80174c4:	697b      	ldr	r3, [r7, #20]
 80174c6:	005b      	lsls	r3, r3, #1
 80174c8:	2203      	movs	r2, #3
 80174ca:	fa02 f303 	lsl.w	r3, r2, r3
 80174ce:	43db      	mvns	r3, r3
 80174d0:	693a      	ldr	r2, [r7, #16]
 80174d2:	4013      	ands	r3, r2
 80174d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80174d6:	683b      	ldr	r3, [r7, #0]
 80174d8:	689a      	ldr	r2, [r3, #8]
 80174da:	697b      	ldr	r3, [r7, #20]
 80174dc:	005b      	lsls	r3, r3, #1
 80174de:	fa02 f303 	lsl.w	r3, r2, r3
 80174e2:	693a      	ldr	r2, [r7, #16]
 80174e4:	4313      	orrs	r3, r2
 80174e6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80174e8:	687b      	ldr	r3, [r7, #4]
 80174ea:	693a      	ldr	r2, [r7, #16]
 80174ec:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80174ee:	683b      	ldr	r3, [r7, #0]
 80174f0:	685b      	ldr	r3, [r3, #4]
 80174f2:	2b02      	cmp	r3, #2
 80174f4:	d003      	beq.n	80174fe <HAL_GPIO_Init+0xea>
 80174f6:	683b      	ldr	r3, [r7, #0]
 80174f8:	685b      	ldr	r3, [r3, #4]
 80174fa:	2b12      	cmp	r3, #18
 80174fc:	d123      	bne.n	8017546 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80174fe:	697b      	ldr	r3, [r7, #20]
 8017500:	08da      	lsrs	r2, r3, #3
 8017502:	687b      	ldr	r3, [r7, #4]
 8017504:	3208      	adds	r2, #8
 8017506:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801750a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 801750c:	697b      	ldr	r3, [r7, #20]
 801750e:	f003 0307 	and.w	r3, r3, #7
 8017512:	009b      	lsls	r3, r3, #2
 8017514:	220f      	movs	r2, #15
 8017516:	fa02 f303 	lsl.w	r3, r2, r3
 801751a:	43db      	mvns	r3, r3
 801751c:	693a      	ldr	r2, [r7, #16]
 801751e:	4013      	ands	r3, r2
 8017520:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8017522:	683b      	ldr	r3, [r7, #0]
 8017524:	691a      	ldr	r2, [r3, #16]
 8017526:	697b      	ldr	r3, [r7, #20]
 8017528:	f003 0307 	and.w	r3, r3, #7
 801752c:	009b      	lsls	r3, r3, #2
 801752e:	fa02 f303 	lsl.w	r3, r2, r3
 8017532:	693a      	ldr	r2, [r7, #16]
 8017534:	4313      	orrs	r3, r2
 8017536:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8017538:	697b      	ldr	r3, [r7, #20]
 801753a:	08da      	lsrs	r2, r3, #3
 801753c:	687b      	ldr	r3, [r7, #4]
 801753e:	3208      	adds	r2, #8
 8017540:	6939      	ldr	r1, [r7, #16]
 8017542:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8017546:	687b      	ldr	r3, [r7, #4]
 8017548:	681b      	ldr	r3, [r3, #0]
 801754a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 801754c:	697b      	ldr	r3, [r7, #20]
 801754e:	005b      	lsls	r3, r3, #1
 8017550:	2203      	movs	r2, #3
 8017552:	fa02 f303 	lsl.w	r3, r2, r3
 8017556:	43db      	mvns	r3, r3
 8017558:	693a      	ldr	r2, [r7, #16]
 801755a:	4013      	ands	r3, r2
 801755c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 801755e:	683b      	ldr	r3, [r7, #0]
 8017560:	685b      	ldr	r3, [r3, #4]
 8017562:	f003 0203 	and.w	r2, r3, #3
 8017566:	697b      	ldr	r3, [r7, #20]
 8017568:	005b      	lsls	r3, r3, #1
 801756a:	fa02 f303 	lsl.w	r3, r2, r3
 801756e:	693a      	ldr	r2, [r7, #16]
 8017570:	4313      	orrs	r3, r2
 8017572:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8017574:	687b      	ldr	r3, [r7, #4]
 8017576:	693a      	ldr	r2, [r7, #16]
 8017578:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 801757a:	683b      	ldr	r3, [r7, #0]
 801757c:	685b      	ldr	r3, [r3, #4]
 801757e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8017582:	2b00      	cmp	r3, #0
 8017584:	f000 808c 	beq.w	80176a0 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8017588:	4a4e      	ldr	r2, [pc, #312]	; (80176c4 <HAL_GPIO_Init+0x2b0>)
 801758a:	697b      	ldr	r3, [r7, #20]
 801758c:	089b      	lsrs	r3, r3, #2
 801758e:	3302      	adds	r3, #2
 8017590:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017594:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8017596:	697b      	ldr	r3, [r7, #20]
 8017598:	f003 0303 	and.w	r3, r3, #3
 801759c:	009b      	lsls	r3, r3, #2
 801759e:	2207      	movs	r2, #7
 80175a0:	fa02 f303 	lsl.w	r3, r2, r3
 80175a4:	43db      	mvns	r3, r3
 80175a6:	693a      	ldr	r2, [r7, #16]
 80175a8:	4013      	ands	r3, r2
 80175aa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80175ac:	687b      	ldr	r3, [r7, #4]
 80175ae:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80175b2:	d00d      	beq.n	80175d0 <HAL_GPIO_Init+0x1bc>
 80175b4:	687b      	ldr	r3, [r7, #4]
 80175b6:	4a44      	ldr	r2, [pc, #272]	; (80176c8 <HAL_GPIO_Init+0x2b4>)
 80175b8:	4293      	cmp	r3, r2
 80175ba:	d007      	beq.n	80175cc <HAL_GPIO_Init+0x1b8>
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	4a43      	ldr	r2, [pc, #268]	; (80176cc <HAL_GPIO_Init+0x2b8>)
 80175c0:	4293      	cmp	r3, r2
 80175c2:	d101      	bne.n	80175c8 <HAL_GPIO_Init+0x1b4>
 80175c4:	2302      	movs	r3, #2
 80175c6:	e004      	b.n	80175d2 <HAL_GPIO_Init+0x1be>
 80175c8:	2307      	movs	r3, #7
 80175ca:	e002      	b.n	80175d2 <HAL_GPIO_Init+0x1be>
 80175cc:	2301      	movs	r3, #1
 80175ce:	e000      	b.n	80175d2 <HAL_GPIO_Init+0x1be>
 80175d0:	2300      	movs	r3, #0
 80175d2:	697a      	ldr	r2, [r7, #20]
 80175d4:	f002 0203 	and.w	r2, r2, #3
 80175d8:	0092      	lsls	r2, r2, #2
 80175da:	4093      	lsls	r3, r2
 80175dc:	693a      	ldr	r2, [r7, #16]
 80175de:	4313      	orrs	r3, r2
 80175e0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80175e2:	4938      	ldr	r1, [pc, #224]	; (80176c4 <HAL_GPIO_Init+0x2b0>)
 80175e4:	697b      	ldr	r3, [r7, #20]
 80175e6:	089b      	lsrs	r3, r3, #2
 80175e8:	3302      	adds	r3, #2
 80175ea:	693a      	ldr	r2, [r7, #16]
 80175ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 80175f0:	4b37      	ldr	r3, [pc, #220]	; (80176d0 <HAL_GPIO_Init+0x2bc>)
 80175f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80175f6:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80175f8:	68fb      	ldr	r3, [r7, #12]
 80175fa:	43db      	mvns	r3, r3
 80175fc:	693a      	ldr	r2, [r7, #16]
 80175fe:	4013      	ands	r3, r2
 8017600:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8017602:	683b      	ldr	r3, [r7, #0]
 8017604:	685b      	ldr	r3, [r3, #4]
 8017606:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801760a:	2b00      	cmp	r3, #0
 801760c:	d003      	beq.n	8017616 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 801760e:	693a      	ldr	r2, [r7, #16]
 8017610:	68fb      	ldr	r3, [r7, #12]
 8017612:	4313      	orrs	r3, r2
 8017614:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8017616:	4a2e      	ldr	r2, [pc, #184]	; (80176d0 <HAL_GPIO_Init+0x2bc>)
 8017618:	693b      	ldr	r3, [r7, #16]
 801761a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 801761e:	4b2c      	ldr	r3, [pc, #176]	; (80176d0 <HAL_GPIO_Init+0x2bc>)
 8017620:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8017624:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8017626:	68fb      	ldr	r3, [r7, #12]
 8017628:	43db      	mvns	r3, r3
 801762a:	693a      	ldr	r2, [r7, #16]
 801762c:	4013      	ands	r3, r2
 801762e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8017630:	683b      	ldr	r3, [r7, #0]
 8017632:	685b      	ldr	r3, [r3, #4]
 8017634:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8017638:	2b00      	cmp	r3, #0
 801763a:	d003      	beq.n	8017644 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 801763c:	693a      	ldr	r2, [r7, #16]
 801763e:	68fb      	ldr	r3, [r7, #12]
 8017640:	4313      	orrs	r3, r2
 8017642:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8017644:	4a22      	ldr	r2, [pc, #136]	; (80176d0 <HAL_GPIO_Init+0x2bc>)
 8017646:	693b      	ldr	r3, [r7, #16]
 8017648:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 801764c:	4b20      	ldr	r3, [pc, #128]	; (80176d0 <HAL_GPIO_Init+0x2bc>)
 801764e:	681b      	ldr	r3, [r3, #0]
 8017650:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8017652:	68fb      	ldr	r3, [r7, #12]
 8017654:	43db      	mvns	r3, r3
 8017656:	693a      	ldr	r2, [r7, #16]
 8017658:	4013      	ands	r3, r2
 801765a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 801765c:	683b      	ldr	r3, [r7, #0]
 801765e:	685b      	ldr	r3, [r3, #4]
 8017660:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8017664:	2b00      	cmp	r3, #0
 8017666:	d003      	beq.n	8017670 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8017668:	693a      	ldr	r2, [r7, #16]
 801766a:	68fb      	ldr	r3, [r7, #12]
 801766c:	4313      	orrs	r3, r2
 801766e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8017670:	4a17      	ldr	r2, [pc, #92]	; (80176d0 <HAL_GPIO_Init+0x2bc>)
 8017672:	693b      	ldr	r3, [r7, #16]
 8017674:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8017676:	4b16      	ldr	r3, [pc, #88]	; (80176d0 <HAL_GPIO_Init+0x2bc>)
 8017678:	685b      	ldr	r3, [r3, #4]
 801767a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 801767c:	68fb      	ldr	r3, [r7, #12]
 801767e:	43db      	mvns	r3, r3
 8017680:	693a      	ldr	r2, [r7, #16]
 8017682:	4013      	ands	r3, r2
 8017684:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8017686:	683b      	ldr	r3, [r7, #0]
 8017688:	685b      	ldr	r3, [r3, #4]
 801768a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 801768e:	2b00      	cmp	r3, #0
 8017690:	d003      	beq.n	801769a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8017692:	693a      	ldr	r2, [r7, #16]
 8017694:	68fb      	ldr	r3, [r7, #12]
 8017696:	4313      	orrs	r3, r2
 8017698:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 801769a:	4a0d      	ldr	r2, [pc, #52]	; (80176d0 <HAL_GPIO_Init+0x2bc>)
 801769c:	693b      	ldr	r3, [r7, #16]
 801769e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 80176a0:	697b      	ldr	r3, [r7, #20]
 80176a2:	3301      	adds	r3, #1
 80176a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80176a6:	683b      	ldr	r3, [r7, #0]
 80176a8:	681a      	ldr	r2, [r3, #0]
 80176aa:	697b      	ldr	r3, [r7, #20]
 80176ac:	fa22 f303 	lsr.w	r3, r2, r3
 80176b0:	2b00      	cmp	r3, #0
 80176b2:	f47f aeb7 	bne.w	8017424 <HAL_GPIO_Init+0x10>
  }
}
 80176b6:	bf00      	nop
 80176b8:	bf00      	nop
 80176ba:	371c      	adds	r7, #28
 80176bc:	46bd      	mov	sp, r7
 80176be:	bc80      	pop	{r7}
 80176c0:	4770      	bx	lr
 80176c2:	bf00      	nop
 80176c4:	40010000 	.word	0x40010000
 80176c8:	48000400 	.word	0x48000400
 80176cc:	48000800 	.word	0x48000800
 80176d0:	58000800 	.word	0x58000800

080176d4 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80176d4:	b480      	push	{r7}
 80176d6:	b087      	sub	sp, #28
 80176d8:	af00      	add	r7, sp, #0
 80176da:	6078      	str	r0, [r7, #4]
 80176dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80176de:	2300      	movs	r3, #0
 80176e0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80176e2:	e0af      	b.n	8017844 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80176e4:	2201      	movs	r2, #1
 80176e6:	697b      	ldr	r3, [r7, #20]
 80176e8:	fa02 f303 	lsl.w	r3, r2, r3
 80176ec:	683a      	ldr	r2, [r7, #0]
 80176ee:	4013      	ands	r3, r2
 80176f0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80176f2:	693b      	ldr	r3, [r7, #16]
 80176f4:	2b00      	cmp	r3, #0
 80176f6:	f000 80a2 	beq.w	801783e <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80176fa:	4a59      	ldr	r2, [pc, #356]	; (8017860 <HAL_GPIO_DeInit+0x18c>)
 80176fc:	697b      	ldr	r3, [r7, #20]
 80176fe:	089b      	lsrs	r3, r3, #2
 8017700:	3302      	adds	r3, #2
 8017702:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8017706:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8017708:	697b      	ldr	r3, [r7, #20]
 801770a:	f003 0303 	and.w	r3, r3, #3
 801770e:	009b      	lsls	r3, r3, #2
 8017710:	2207      	movs	r2, #7
 8017712:	fa02 f303 	lsl.w	r3, r2, r3
 8017716:	68fa      	ldr	r2, [r7, #12]
 8017718:	4013      	ands	r3, r2
 801771a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8017722:	d00d      	beq.n	8017740 <HAL_GPIO_DeInit+0x6c>
 8017724:	687b      	ldr	r3, [r7, #4]
 8017726:	4a4f      	ldr	r2, [pc, #316]	; (8017864 <HAL_GPIO_DeInit+0x190>)
 8017728:	4293      	cmp	r3, r2
 801772a:	d007      	beq.n	801773c <HAL_GPIO_DeInit+0x68>
 801772c:	687b      	ldr	r3, [r7, #4]
 801772e:	4a4e      	ldr	r2, [pc, #312]	; (8017868 <HAL_GPIO_DeInit+0x194>)
 8017730:	4293      	cmp	r3, r2
 8017732:	d101      	bne.n	8017738 <HAL_GPIO_DeInit+0x64>
 8017734:	2302      	movs	r3, #2
 8017736:	e004      	b.n	8017742 <HAL_GPIO_DeInit+0x6e>
 8017738:	2307      	movs	r3, #7
 801773a:	e002      	b.n	8017742 <HAL_GPIO_DeInit+0x6e>
 801773c:	2301      	movs	r3, #1
 801773e:	e000      	b.n	8017742 <HAL_GPIO_DeInit+0x6e>
 8017740:	2300      	movs	r3, #0
 8017742:	697a      	ldr	r2, [r7, #20]
 8017744:	f002 0203 	and.w	r2, r2, #3
 8017748:	0092      	lsls	r2, r2, #2
 801774a:	4093      	lsls	r3, r2
 801774c:	68fa      	ldr	r2, [r7, #12]
 801774e:	429a      	cmp	r2, r3
 8017750:	d136      	bne.n	80177c0 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8017752:	4b46      	ldr	r3, [pc, #280]	; (801786c <HAL_GPIO_DeInit+0x198>)
 8017754:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8017758:	693b      	ldr	r3, [r7, #16]
 801775a:	43db      	mvns	r3, r3
 801775c:	4943      	ldr	r1, [pc, #268]	; (801786c <HAL_GPIO_DeInit+0x198>)
 801775e:	4013      	ands	r3, r2
 8017760:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8017764:	4b41      	ldr	r3, [pc, #260]	; (801786c <HAL_GPIO_DeInit+0x198>)
 8017766:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 801776a:	693b      	ldr	r3, [r7, #16]
 801776c:	43db      	mvns	r3, r3
 801776e:	493f      	ldr	r1, [pc, #252]	; (801786c <HAL_GPIO_DeInit+0x198>)
 8017770:	4013      	ands	r3, r2
 8017772:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8017776:	4b3d      	ldr	r3, [pc, #244]	; (801786c <HAL_GPIO_DeInit+0x198>)
 8017778:	681a      	ldr	r2, [r3, #0]
 801777a:	693b      	ldr	r3, [r7, #16]
 801777c:	43db      	mvns	r3, r3
 801777e:	493b      	ldr	r1, [pc, #236]	; (801786c <HAL_GPIO_DeInit+0x198>)
 8017780:	4013      	ands	r3, r2
 8017782:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8017784:	4b39      	ldr	r3, [pc, #228]	; (801786c <HAL_GPIO_DeInit+0x198>)
 8017786:	685a      	ldr	r2, [r3, #4]
 8017788:	693b      	ldr	r3, [r7, #16]
 801778a:	43db      	mvns	r3, r3
 801778c:	4937      	ldr	r1, [pc, #220]	; (801786c <HAL_GPIO_DeInit+0x198>)
 801778e:	4013      	ands	r3, r2
 8017790:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8017792:	697b      	ldr	r3, [r7, #20]
 8017794:	f003 0303 	and.w	r3, r3, #3
 8017798:	009b      	lsls	r3, r3, #2
 801779a:	2207      	movs	r2, #7
 801779c:	fa02 f303 	lsl.w	r3, r2, r3
 80177a0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80177a2:	4a2f      	ldr	r2, [pc, #188]	; (8017860 <HAL_GPIO_DeInit+0x18c>)
 80177a4:	697b      	ldr	r3, [r7, #20]
 80177a6:	089b      	lsrs	r3, r3, #2
 80177a8:	3302      	adds	r3, #2
 80177aa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80177ae:	68fb      	ldr	r3, [r7, #12]
 80177b0:	43da      	mvns	r2, r3
 80177b2:	482b      	ldr	r0, [pc, #172]	; (8017860 <HAL_GPIO_DeInit+0x18c>)
 80177b4:	697b      	ldr	r3, [r7, #20]
 80177b6:	089b      	lsrs	r3, r3, #2
 80177b8:	400a      	ands	r2, r1
 80177ba:	3302      	adds	r3, #2
 80177bc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	681a      	ldr	r2, [r3, #0]
 80177c4:	697b      	ldr	r3, [r7, #20]
 80177c6:	005b      	lsls	r3, r3, #1
 80177c8:	2103      	movs	r1, #3
 80177ca:	fa01 f303 	lsl.w	r3, r1, r3
 80177ce:	431a      	orrs	r2, r3
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80177d4:	697b      	ldr	r3, [r7, #20]
 80177d6:	08da      	lsrs	r2, r3, #3
 80177d8:	687b      	ldr	r3, [r7, #4]
 80177da:	3208      	adds	r2, #8
 80177dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80177e0:	697b      	ldr	r3, [r7, #20]
 80177e2:	f003 0307 	and.w	r3, r3, #7
 80177e6:	009b      	lsls	r3, r3, #2
 80177e8:	220f      	movs	r2, #15
 80177ea:	fa02 f303 	lsl.w	r3, r2, r3
 80177ee:	43db      	mvns	r3, r3
 80177f0:	697a      	ldr	r2, [r7, #20]
 80177f2:	08d2      	lsrs	r2, r2, #3
 80177f4:	4019      	ands	r1, r3
 80177f6:	687b      	ldr	r3, [r7, #4]
 80177f8:	3208      	adds	r2, #8
 80177fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80177fe:	687b      	ldr	r3, [r7, #4]
 8017800:	689a      	ldr	r2, [r3, #8]
 8017802:	697b      	ldr	r3, [r7, #20]
 8017804:	005b      	lsls	r3, r3, #1
 8017806:	2103      	movs	r1, #3
 8017808:	fa01 f303 	lsl.w	r3, r1, r3
 801780c:	43db      	mvns	r3, r3
 801780e:	401a      	ands	r2, r3
 8017810:	687b      	ldr	r3, [r7, #4]
 8017812:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8017814:	687b      	ldr	r3, [r7, #4]
 8017816:	685a      	ldr	r2, [r3, #4]
 8017818:	2101      	movs	r1, #1
 801781a:	697b      	ldr	r3, [r7, #20]
 801781c:	fa01 f303 	lsl.w	r3, r1, r3
 8017820:	43db      	mvns	r3, r3
 8017822:	401a      	ands	r2, r3
 8017824:	687b      	ldr	r3, [r7, #4]
 8017826:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8017828:	687b      	ldr	r3, [r7, #4]
 801782a:	68da      	ldr	r2, [r3, #12]
 801782c:	697b      	ldr	r3, [r7, #20]
 801782e:	005b      	lsls	r3, r3, #1
 8017830:	2103      	movs	r1, #3
 8017832:	fa01 f303 	lsl.w	r3, r1, r3
 8017836:	43db      	mvns	r3, r3
 8017838:	401a      	ands	r2, r3
 801783a:	687b      	ldr	r3, [r7, #4]
 801783c:	60da      	str	r2, [r3, #12]
    }

    position++;
 801783e:	697b      	ldr	r3, [r7, #20]
 8017840:	3301      	adds	r3, #1
 8017842:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8017844:	683a      	ldr	r2, [r7, #0]
 8017846:	697b      	ldr	r3, [r7, #20]
 8017848:	fa22 f303 	lsr.w	r3, r2, r3
 801784c:	2b00      	cmp	r3, #0
 801784e:	f47f af49 	bne.w	80176e4 <HAL_GPIO_DeInit+0x10>
  }
}
 8017852:	bf00      	nop
 8017854:	bf00      	nop
 8017856:	371c      	adds	r7, #28
 8017858:	46bd      	mov	sp, r7
 801785a:	bc80      	pop	{r7}
 801785c:	4770      	bx	lr
 801785e:	bf00      	nop
 8017860:	40010000 	.word	0x40010000
 8017864:	48000400 	.word	0x48000400
 8017868:	48000800 	.word	0x48000800
 801786c:	58000800 	.word	0x58000800

08017870 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8017870:	b480      	push	{r7}
 8017872:	b085      	sub	sp, #20
 8017874:	af00      	add	r7, sp, #0
 8017876:	6078      	str	r0, [r7, #4]
 8017878:	460b      	mov	r3, r1
 801787a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 801787c:	687b      	ldr	r3, [r7, #4]
 801787e:	691a      	ldr	r2, [r3, #16]
 8017880:	887b      	ldrh	r3, [r7, #2]
 8017882:	4013      	ands	r3, r2
 8017884:	2b00      	cmp	r3, #0
 8017886:	d002      	beq.n	801788e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8017888:	2301      	movs	r3, #1
 801788a:	73fb      	strb	r3, [r7, #15]
 801788c:	e001      	b.n	8017892 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 801788e:	2300      	movs	r3, #0
 8017890:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8017892:	7bfb      	ldrb	r3, [r7, #15]
}
 8017894:	4618      	mov	r0, r3
 8017896:	3714      	adds	r7, #20
 8017898:	46bd      	mov	sp, r7
 801789a:	bc80      	pop	{r7}
 801789c:	4770      	bx	lr

0801789e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 801789e:	b480      	push	{r7}
 80178a0:	b083      	sub	sp, #12
 80178a2:	af00      	add	r7, sp, #0
 80178a4:	6078      	str	r0, [r7, #4]
 80178a6:	460b      	mov	r3, r1
 80178a8:	807b      	strh	r3, [r7, #2]
 80178aa:	4613      	mov	r3, r2
 80178ac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80178ae:	787b      	ldrb	r3, [r7, #1]
 80178b0:	2b00      	cmp	r3, #0
 80178b2:	d003      	beq.n	80178bc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80178b4:	887a      	ldrh	r2, [r7, #2]
 80178b6:	687b      	ldr	r3, [r7, #4]
 80178b8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80178ba:	e002      	b.n	80178c2 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80178bc:	887a      	ldrh	r2, [r7, #2]
 80178be:	687b      	ldr	r3, [r7, #4]
 80178c0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80178c2:	bf00      	nop
 80178c4:	370c      	adds	r7, #12
 80178c6:	46bd      	mov	sp, r7
 80178c8:	bc80      	pop	{r7}
 80178ca:	4770      	bx	lr

080178cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80178cc:	b580      	push	{r7, lr}
 80178ce:	b082      	sub	sp, #8
 80178d0:	af00      	add	r7, sp, #0
 80178d2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80178d4:	687b      	ldr	r3, [r7, #4]
 80178d6:	2b00      	cmp	r3, #0
 80178d8:	d101      	bne.n	80178de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80178da:	2301      	movs	r3, #1
 80178dc:	e081      	b.n	80179e2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80178de:	687b      	ldr	r3, [r7, #4]
 80178e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80178e4:	b2db      	uxtb	r3, r3
 80178e6:	2b00      	cmp	r3, #0
 80178e8:	d106      	bne.n	80178f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80178ea:	687b      	ldr	r3, [r7, #4]
 80178ec:	2200      	movs	r2, #0
 80178ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80178f2:	6878      	ldr	r0, [r7, #4]
 80178f4:	f7fa f9c8 	bl	8011c88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80178f8:	687b      	ldr	r3, [r7, #4]
 80178fa:	2224      	movs	r2, #36	; 0x24
 80178fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8017900:	687b      	ldr	r3, [r7, #4]
 8017902:	681b      	ldr	r3, [r3, #0]
 8017904:	681a      	ldr	r2, [r3, #0]
 8017906:	687b      	ldr	r3, [r7, #4]
 8017908:	681b      	ldr	r3, [r3, #0]
 801790a:	f022 0201 	bic.w	r2, r2, #1
 801790e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8017910:	687b      	ldr	r3, [r7, #4]
 8017912:	685a      	ldr	r2, [r3, #4]
 8017914:	687b      	ldr	r3, [r7, #4]
 8017916:	681b      	ldr	r3, [r3, #0]
 8017918:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 801791c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 801791e:	687b      	ldr	r3, [r7, #4]
 8017920:	681b      	ldr	r3, [r3, #0]
 8017922:	689a      	ldr	r2, [r3, #8]
 8017924:	687b      	ldr	r3, [r7, #4]
 8017926:	681b      	ldr	r3, [r3, #0]
 8017928:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 801792c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	68db      	ldr	r3, [r3, #12]
 8017932:	2b01      	cmp	r3, #1
 8017934:	d107      	bne.n	8017946 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8017936:	687b      	ldr	r3, [r7, #4]
 8017938:	689a      	ldr	r2, [r3, #8]
 801793a:	687b      	ldr	r3, [r7, #4]
 801793c:	681b      	ldr	r3, [r3, #0]
 801793e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8017942:	609a      	str	r2, [r3, #8]
 8017944:	e006      	b.n	8017954 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8017946:	687b      	ldr	r3, [r7, #4]
 8017948:	689a      	ldr	r2, [r3, #8]
 801794a:	687b      	ldr	r3, [r7, #4]
 801794c:	681b      	ldr	r3, [r3, #0]
 801794e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8017952:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8017954:	687b      	ldr	r3, [r7, #4]
 8017956:	68db      	ldr	r3, [r3, #12]
 8017958:	2b02      	cmp	r3, #2
 801795a:	d104      	bne.n	8017966 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 801795c:	687b      	ldr	r3, [r7, #4]
 801795e:	681b      	ldr	r3, [r3, #0]
 8017960:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8017964:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8017966:	687b      	ldr	r3, [r7, #4]
 8017968:	681b      	ldr	r3, [r3, #0]
 801796a:	685b      	ldr	r3, [r3, #4]
 801796c:	687a      	ldr	r2, [r7, #4]
 801796e:	6812      	ldr	r2, [r2, #0]
 8017970:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8017974:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8017978:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 801797a:	687b      	ldr	r3, [r7, #4]
 801797c:	681b      	ldr	r3, [r3, #0]
 801797e:	68da      	ldr	r2, [r3, #12]
 8017980:	687b      	ldr	r3, [r7, #4]
 8017982:	681b      	ldr	r3, [r3, #0]
 8017984:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8017988:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 801798a:	687b      	ldr	r3, [r7, #4]
 801798c:	691a      	ldr	r2, [r3, #16]
 801798e:	687b      	ldr	r3, [r7, #4]
 8017990:	695b      	ldr	r3, [r3, #20]
 8017992:	ea42 0103 	orr.w	r1, r2, r3
 8017996:	687b      	ldr	r3, [r7, #4]
 8017998:	699b      	ldr	r3, [r3, #24]
 801799a:	021a      	lsls	r2, r3, #8
 801799c:	687b      	ldr	r3, [r7, #4]
 801799e:	681b      	ldr	r3, [r3, #0]
 80179a0:	430a      	orrs	r2, r1
 80179a2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80179a4:	687b      	ldr	r3, [r7, #4]
 80179a6:	69d9      	ldr	r1, [r3, #28]
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	6a1a      	ldr	r2, [r3, #32]
 80179ac:	687b      	ldr	r3, [r7, #4]
 80179ae:	681b      	ldr	r3, [r3, #0]
 80179b0:	430a      	orrs	r2, r1
 80179b2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80179b4:	687b      	ldr	r3, [r7, #4]
 80179b6:	681b      	ldr	r3, [r3, #0]
 80179b8:	681a      	ldr	r2, [r3, #0]
 80179ba:	687b      	ldr	r3, [r7, #4]
 80179bc:	681b      	ldr	r3, [r3, #0]
 80179be:	f042 0201 	orr.w	r2, r2, #1
 80179c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80179c4:	687b      	ldr	r3, [r7, #4]
 80179c6:	2200      	movs	r2, #0
 80179c8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80179ca:	687b      	ldr	r3, [r7, #4]
 80179cc:	2220      	movs	r2, #32
 80179ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80179d2:	687b      	ldr	r3, [r7, #4]
 80179d4:	2200      	movs	r2, #0
 80179d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80179d8:	687b      	ldr	r3, [r7, #4]
 80179da:	2200      	movs	r2, #0
 80179dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80179e0:	2300      	movs	r3, #0
}
 80179e2:	4618      	mov	r0, r3
 80179e4:	3708      	adds	r7, #8
 80179e6:	46bd      	mov	sp, r7
 80179e8:	bd80      	pop	{r7, pc}

080179ea <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80179ea:	b580      	push	{r7, lr}
 80179ec:	b082      	sub	sp, #8
 80179ee:	af00      	add	r7, sp, #0
 80179f0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80179f2:	687b      	ldr	r3, [r7, #4]
 80179f4:	2b00      	cmp	r3, #0
 80179f6:	d101      	bne.n	80179fc <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80179f8:	2301      	movs	r3, #1
 80179fa:	e021      	b.n	8017a40 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80179fc:	687b      	ldr	r3, [r7, #4]
 80179fe:	2224      	movs	r2, #36	; 0x24
 8017a00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8017a04:	687b      	ldr	r3, [r7, #4]
 8017a06:	681b      	ldr	r3, [r3, #0]
 8017a08:	681a      	ldr	r2, [r3, #0]
 8017a0a:	687b      	ldr	r3, [r7, #4]
 8017a0c:	681b      	ldr	r3, [r3, #0]
 8017a0e:	f022 0201 	bic.w	r2, r2, #1
 8017a12:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8017a14:	6878      	ldr	r0, [r7, #4]
 8017a16:	f7fa f9f7 	bl	8011e08 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8017a1a:	687b      	ldr	r3, [r7, #4]
 8017a1c:	2200      	movs	r2, #0
 8017a1e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8017a20:	687b      	ldr	r3, [r7, #4]
 8017a22:	2200      	movs	r2, #0
 8017a24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8017a28:	687b      	ldr	r3, [r7, #4]
 8017a2a:	2200      	movs	r2, #0
 8017a2c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8017a2e:	687b      	ldr	r3, [r7, #4]
 8017a30:	2200      	movs	r2, #0
 8017a32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8017a36:	687b      	ldr	r3, [r7, #4]
 8017a38:	2200      	movs	r2, #0
 8017a3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8017a3e:	2300      	movs	r3, #0
}
 8017a40:	4618      	mov	r0, r3
 8017a42:	3708      	adds	r7, #8
 8017a44:	46bd      	mov	sp, r7
 8017a46:	bd80      	pop	{r7, pc}

08017a48 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8017a48:	b580      	push	{r7, lr}
 8017a4a:	b088      	sub	sp, #32
 8017a4c:	af02      	add	r7, sp, #8
 8017a4e:	60f8      	str	r0, [r7, #12]
 8017a50:	607a      	str	r2, [r7, #4]
 8017a52:	461a      	mov	r2, r3
 8017a54:	460b      	mov	r3, r1
 8017a56:	817b      	strh	r3, [r7, #10]
 8017a58:	4613      	mov	r3, r2
 8017a5a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8017a5c:	68fb      	ldr	r3, [r7, #12]
 8017a5e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8017a62:	b2db      	uxtb	r3, r3
 8017a64:	2b20      	cmp	r3, #32
 8017a66:	f040 80da 	bne.w	8017c1e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8017a6a:	68fb      	ldr	r3, [r7, #12]
 8017a6c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8017a70:	2b01      	cmp	r3, #1
 8017a72:	d101      	bne.n	8017a78 <HAL_I2C_Master_Transmit+0x30>
 8017a74:	2302      	movs	r3, #2
 8017a76:	e0d3      	b.n	8017c20 <HAL_I2C_Master_Transmit+0x1d8>
 8017a78:	68fb      	ldr	r3, [r7, #12]
 8017a7a:	2201      	movs	r2, #1
 8017a7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8017a80:	f7fb f874 	bl	8012b6c <HAL_GetTick>
 8017a84:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8017a86:	697b      	ldr	r3, [r7, #20]
 8017a88:	9300      	str	r3, [sp, #0]
 8017a8a:	2319      	movs	r3, #25
 8017a8c:	2201      	movs	r2, #1
 8017a8e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8017a92:	68f8      	ldr	r0, [r7, #12]
 8017a94:	f000 fef4 	bl	8018880 <I2C_WaitOnFlagUntilTimeout>
 8017a98:	4603      	mov	r3, r0
 8017a9a:	2b00      	cmp	r3, #0
 8017a9c:	d001      	beq.n	8017aa2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8017a9e:	2301      	movs	r3, #1
 8017aa0:	e0be      	b.n	8017c20 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8017aa2:	68fb      	ldr	r3, [r7, #12]
 8017aa4:	2221      	movs	r2, #33	; 0x21
 8017aa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8017aaa:	68fb      	ldr	r3, [r7, #12]
 8017aac:	2210      	movs	r2, #16
 8017aae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8017ab2:	68fb      	ldr	r3, [r7, #12]
 8017ab4:	2200      	movs	r2, #0
 8017ab6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8017ab8:	68fb      	ldr	r3, [r7, #12]
 8017aba:	687a      	ldr	r2, [r7, #4]
 8017abc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8017abe:	68fb      	ldr	r3, [r7, #12]
 8017ac0:	893a      	ldrh	r2, [r7, #8]
 8017ac2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8017ac4:	68fb      	ldr	r3, [r7, #12]
 8017ac6:	2200      	movs	r2, #0
 8017ac8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8017aca:	68fb      	ldr	r3, [r7, #12]
 8017acc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017ace:	b29b      	uxth	r3, r3
 8017ad0:	2bff      	cmp	r3, #255	; 0xff
 8017ad2:	d90e      	bls.n	8017af2 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8017ad4:	68fb      	ldr	r3, [r7, #12]
 8017ad6:	22ff      	movs	r2, #255	; 0xff
 8017ad8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8017ada:	68fb      	ldr	r3, [r7, #12]
 8017adc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017ade:	b2da      	uxtb	r2, r3
 8017ae0:	8979      	ldrh	r1, [r7, #10]
 8017ae2:	4b51      	ldr	r3, [pc, #324]	; (8017c28 <HAL_I2C_Master_Transmit+0x1e0>)
 8017ae4:	9300      	str	r3, [sp, #0]
 8017ae6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8017aea:	68f8      	ldr	r0, [r7, #12]
 8017aec:	f001 f856 	bl	8018b9c <I2C_TransferConfig>
 8017af0:	e06c      	b.n	8017bcc <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8017af2:	68fb      	ldr	r3, [r7, #12]
 8017af4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017af6:	b29a      	uxth	r2, r3
 8017af8:	68fb      	ldr	r3, [r7, #12]
 8017afa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8017afc:	68fb      	ldr	r3, [r7, #12]
 8017afe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017b00:	b2da      	uxtb	r2, r3
 8017b02:	8979      	ldrh	r1, [r7, #10]
 8017b04:	4b48      	ldr	r3, [pc, #288]	; (8017c28 <HAL_I2C_Master_Transmit+0x1e0>)
 8017b06:	9300      	str	r3, [sp, #0]
 8017b08:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8017b0c:	68f8      	ldr	r0, [r7, #12]
 8017b0e:	f001 f845 	bl	8018b9c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8017b12:	e05b      	b.n	8017bcc <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8017b14:	697a      	ldr	r2, [r7, #20]
 8017b16:	6a39      	ldr	r1, [r7, #32]
 8017b18:	68f8      	ldr	r0, [r7, #12]
 8017b1a:	f000 fef1 	bl	8018900 <I2C_WaitOnTXISFlagUntilTimeout>
 8017b1e:	4603      	mov	r3, r0
 8017b20:	2b00      	cmp	r3, #0
 8017b22:	d001      	beq.n	8017b28 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8017b24:	2301      	movs	r3, #1
 8017b26:	e07b      	b.n	8017c20 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8017b28:	68fb      	ldr	r3, [r7, #12]
 8017b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017b2c:	781a      	ldrb	r2, [r3, #0]
 8017b2e:	68fb      	ldr	r3, [r7, #12]
 8017b30:	681b      	ldr	r3, [r3, #0]
 8017b32:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8017b34:	68fb      	ldr	r3, [r7, #12]
 8017b36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017b38:	1c5a      	adds	r2, r3, #1
 8017b3a:	68fb      	ldr	r3, [r7, #12]
 8017b3c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8017b3e:	68fb      	ldr	r3, [r7, #12]
 8017b40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017b42:	b29b      	uxth	r3, r3
 8017b44:	3b01      	subs	r3, #1
 8017b46:	b29a      	uxth	r2, r3
 8017b48:	68fb      	ldr	r3, [r7, #12]
 8017b4a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8017b4c:	68fb      	ldr	r3, [r7, #12]
 8017b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017b50:	3b01      	subs	r3, #1
 8017b52:	b29a      	uxth	r2, r3
 8017b54:	68fb      	ldr	r3, [r7, #12]
 8017b56:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8017b58:	68fb      	ldr	r3, [r7, #12]
 8017b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017b5c:	b29b      	uxth	r3, r3
 8017b5e:	2b00      	cmp	r3, #0
 8017b60:	d034      	beq.n	8017bcc <HAL_I2C_Master_Transmit+0x184>
 8017b62:	68fb      	ldr	r3, [r7, #12]
 8017b64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017b66:	2b00      	cmp	r3, #0
 8017b68:	d130      	bne.n	8017bcc <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8017b6a:	697b      	ldr	r3, [r7, #20]
 8017b6c:	9300      	str	r3, [sp, #0]
 8017b6e:	6a3b      	ldr	r3, [r7, #32]
 8017b70:	2200      	movs	r2, #0
 8017b72:	2180      	movs	r1, #128	; 0x80
 8017b74:	68f8      	ldr	r0, [r7, #12]
 8017b76:	f000 fe83 	bl	8018880 <I2C_WaitOnFlagUntilTimeout>
 8017b7a:	4603      	mov	r3, r0
 8017b7c:	2b00      	cmp	r3, #0
 8017b7e:	d001      	beq.n	8017b84 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8017b80:	2301      	movs	r3, #1
 8017b82:	e04d      	b.n	8017c20 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8017b84:	68fb      	ldr	r3, [r7, #12]
 8017b86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017b88:	b29b      	uxth	r3, r3
 8017b8a:	2bff      	cmp	r3, #255	; 0xff
 8017b8c:	d90e      	bls.n	8017bac <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8017b8e:	68fb      	ldr	r3, [r7, #12]
 8017b90:	22ff      	movs	r2, #255	; 0xff
 8017b92:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8017b94:	68fb      	ldr	r3, [r7, #12]
 8017b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017b98:	b2da      	uxtb	r2, r3
 8017b9a:	8979      	ldrh	r1, [r7, #10]
 8017b9c:	2300      	movs	r3, #0
 8017b9e:	9300      	str	r3, [sp, #0]
 8017ba0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8017ba4:	68f8      	ldr	r0, [r7, #12]
 8017ba6:	f000 fff9 	bl	8018b9c <I2C_TransferConfig>
 8017baa:	e00f      	b.n	8017bcc <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8017bac:	68fb      	ldr	r3, [r7, #12]
 8017bae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017bb0:	b29a      	uxth	r2, r3
 8017bb2:	68fb      	ldr	r3, [r7, #12]
 8017bb4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8017bb6:	68fb      	ldr	r3, [r7, #12]
 8017bb8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017bba:	b2da      	uxtb	r2, r3
 8017bbc:	8979      	ldrh	r1, [r7, #10]
 8017bbe:	2300      	movs	r3, #0
 8017bc0:	9300      	str	r3, [sp, #0]
 8017bc2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8017bc6:	68f8      	ldr	r0, [r7, #12]
 8017bc8:	f000 ffe8 	bl	8018b9c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8017bcc:	68fb      	ldr	r3, [r7, #12]
 8017bce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017bd0:	b29b      	uxth	r3, r3
 8017bd2:	2b00      	cmp	r3, #0
 8017bd4:	d19e      	bne.n	8017b14 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8017bd6:	697a      	ldr	r2, [r7, #20]
 8017bd8:	6a39      	ldr	r1, [r7, #32]
 8017bda:	68f8      	ldr	r0, [r7, #12]
 8017bdc:	f000 fed0 	bl	8018980 <I2C_WaitOnSTOPFlagUntilTimeout>
 8017be0:	4603      	mov	r3, r0
 8017be2:	2b00      	cmp	r3, #0
 8017be4:	d001      	beq.n	8017bea <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8017be6:	2301      	movs	r3, #1
 8017be8:	e01a      	b.n	8017c20 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8017bea:	68fb      	ldr	r3, [r7, #12]
 8017bec:	681b      	ldr	r3, [r3, #0]
 8017bee:	2220      	movs	r2, #32
 8017bf0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8017bf2:	68fb      	ldr	r3, [r7, #12]
 8017bf4:	681b      	ldr	r3, [r3, #0]
 8017bf6:	6859      	ldr	r1, [r3, #4]
 8017bf8:	68fb      	ldr	r3, [r7, #12]
 8017bfa:	681a      	ldr	r2, [r3, #0]
 8017bfc:	4b0b      	ldr	r3, [pc, #44]	; (8017c2c <HAL_I2C_Master_Transmit+0x1e4>)
 8017bfe:	400b      	ands	r3, r1
 8017c00:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8017c02:	68fb      	ldr	r3, [r7, #12]
 8017c04:	2220      	movs	r2, #32
 8017c06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8017c0a:	68fb      	ldr	r3, [r7, #12]
 8017c0c:	2200      	movs	r2, #0
 8017c0e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8017c12:	68fb      	ldr	r3, [r7, #12]
 8017c14:	2200      	movs	r2, #0
 8017c16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8017c1a:	2300      	movs	r3, #0
 8017c1c:	e000      	b.n	8017c20 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8017c1e:	2302      	movs	r3, #2
  }
}
 8017c20:	4618      	mov	r0, r3
 8017c22:	3718      	adds	r7, #24
 8017c24:	46bd      	mov	sp, r7
 8017c26:	bd80      	pop	{r7, pc}
 8017c28:	80002000 	.word	0x80002000
 8017c2c:	fe00e800 	.word	0xfe00e800

08017c30 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 8017c30:	b580      	push	{r7, lr}
 8017c32:	b088      	sub	sp, #32
 8017c34:	af02      	add	r7, sp, #8
 8017c36:	60f8      	str	r0, [r7, #12]
 8017c38:	607a      	str	r2, [r7, #4]
 8017c3a:	461a      	mov	r2, r3
 8017c3c:	460b      	mov	r3, r1
 8017c3e:	817b      	strh	r3, [r7, #10]
 8017c40:	4613      	mov	r3, r2
 8017c42:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8017c44:	68fb      	ldr	r3, [r7, #12]
 8017c46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8017c4a:	b2db      	uxtb	r3, r3
 8017c4c:	2b20      	cmp	r3, #32
 8017c4e:	f040 80db 	bne.w	8017e08 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8017c52:	68fb      	ldr	r3, [r7, #12]
 8017c54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8017c58:	2b01      	cmp	r3, #1
 8017c5a:	d101      	bne.n	8017c60 <HAL_I2C_Master_Receive+0x30>
 8017c5c:	2302      	movs	r3, #2
 8017c5e:	e0d4      	b.n	8017e0a <HAL_I2C_Master_Receive+0x1da>
 8017c60:	68fb      	ldr	r3, [r7, #12]
 8017c62:	2201      	movs	r2, #1
 8017c64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8017c68:	f7fa ff80 	bl	8012b6c <HAL_GetTick>
 8017c6c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8017c6e:	697b      	ldr	r3, [r7, #20]
 8017c70:	9300      	str	r3, [sp, #0]
 8017c72:	2319      	movs	r3, #25
 8017c74:	2201      	movs	r2, #1
 8017c76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8017c7a:	68f8      	ldr	r0, [r7, #12]
 8017c7c:	f000 fe00 	bl	8018880 <I2C_WaitOnFlagUntilTimeout>
 8017c80:	4603      	mov	r3, r0
 8017c82:	2b00      	cmp	r3, #0
 8017c84:	d001      	beq.n	8017c8a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8017c86:	2301      	movs	r3, #1
 8017c88:	e0bf      	b.n	8017e0a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8017c8a:	68fb      	ldr	r3, [r7, #12]
 8017c8c:	2222      	movs	r2, #34	; 0x22
 8017c8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8017c92:	68fb      	ldr	r3, [r7, #12]
 8017c94:	2210      	movs	r2, #16
 8017c96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8017c9a:	68fb      	ldr	r3, [r7, #12]
 8017c9c:	2200      	movs	r2, #0
 8017c9e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8017ca0:	68fb      	ldr	r3, [r7, #12]
 8017ca2:	687a      	ldr	r2, [r7, #4]
 8017ca4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8017ca6:	68fb      	ldr	r3, [r7, #12]
 8017ca8:	893a      	ldrh	r2, [r7, #8]
 8017caa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8017cac:	68fb      	ldr	r3, [r7, #12]
 8017cae:	2200      	movs	r2, #0
 8017cb0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8017cb2:	68fb      	ldr	r3, [r7, #12]
 8017cb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017cb6:	b29b      	uxth	r3, r3
 8017cb8:	2bff      	cmp	r3, #255	; 0xff
 8017cba:	d90e      	bls.n	8017cda <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8017cbc:	68fb      	ldr	r3, [r7, #12]
 8017cbe:	22ff      	movs	r2, #255	; 0xff
 8017cc0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8017cc2:	68fb      	ldr	r3, [r7, #12]
 8017cc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017cc6:	b2da      	uxtb	r2, r3
 8017cc8:	8979      	ldrh	r1, [r7, #10]
 8017cca:	4b52      	ldr	r3, [pc, #328]	; (8017e14 <HAL_I2C_Master_Receive+0x1e4>)
 8017ccc:	9300      	str	r3, [sp, #0]
 8017cce:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8017cd2:	68f8      	ldr	r0, [r7, #12]
 8017cd4:	f000 ff62 	bl	8018b9c <I2C_TransferConfig>
 8017cd8:	e06d      	b.n	8017db6 <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8017cda:	68fb      	ldr	r3, [r7, #12]
 8017cdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017cde:	b29a      	uxth	r2, r3
 8017ce0:	68fb      	ldr	r3, [r7, #12]
 8017ce2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8017ce4:	68fb      	ldr	r3, [r7, #12]
 8017ce6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017ce8:	b2da      	uxtb	r2, r3
 8017cea:	8979      	ldrh	r1, [r7, #10]
 8017cec:	4b49      	ldr	r3, [pc, #292]	; (8017e14 <HAL_I2C_Master_Receive+0x1e4>)
 8017cee:	9300      	str	r3, [sp, #0]
 8017cf0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8017cf4:	68f8      	ldr	r0, [r7, #12]
 8017cf6:	f000 ff51 	bl	8018b9c <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8017cfa:	e05c      	b.n	8017db6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8017cfc:	697a      	ldr	r2, [r7, #20]
 8017cfe:	6a39      	ldr	r1, [r7, #32]
 8017d00:	68f8      	ldr	r0, [r7, #12]
 8017d02:	f000 fe79 	bl	80189f8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8017d06:	4603      	mov	r3, r0
 8017d08:	2b00      	cmp	r3, #0
 8017d0a:	d001      	beq.n	8017d10 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8017d0c:	2301      	movs	r3, #1
 8017d0e:	e07c      	b.n	8017e0a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8017d10:	68fb      	ldr	r3, [r7, #12]
 8017d12:	681b      	ldr	r3, [r3, #0]
 8017d14:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017d16:	68fb      	ldr	r3, [r7, #12]
 8017d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017d1a:	b2d2      	uxtb	r2, r2
 8017d1c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8017d1e:	68fb      	ldr	r3, [r7, #12]
 8017d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017d22:	1c5a      	adds	r2, r3, #1
 8017d24:	68fb      	ldr	r3, [r7, #12]
 8017d26:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8017d28:	68fb      	ldr	r3, [r7, #12]
 8017d2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017d2c:	3b01      	subs	r3, #1
 8017d2e:	b29a      	uxth	r2, r3
 8017d30:	68fb      	ldr	r3, [r7, #12]
 8017d32:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8017d34:	68fb      	ldr	r3, [r7, #12]
 8017d36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017d38:	b29b      	uxth	r3, r3
 8017d3a:	3b01      	subs	r3, #1
 8017d3c:	b29a      	uxth	r2, r3
 8017d3e:	68fb      	ldr	r3, [r7, #12]
 8017d40:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8017d42:	68fb      	ldr	r3, [r7, #12]
 8017d44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017d46:	b29b      	uxth	r3, r3
 8017d48:	2b00      	cmp	r3, #0
 8017d4a:	d034      	beq.n	8017db6 <HAL_I2C_Master_Receive+0x186>
 8017d4c:	68fb      	ldr	r3, [r7, #12]
 8017d4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017d50:	2b00      	cmp	r3, #0
 8017d52:	d130      	bne.n	8017db6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8017d54:	697b      	ldr	r3, [r7, #20]
 8017d56:	9300      	str	r3, [sp, #0]
 8017d58:	6a3b      	ldr	r3, [r7, #32]
 8017d5a:	2200      	movs	r2, #0
 8017d5c:	2180      	movs	r1, #128	; 0x80
 8017d5e:	68f8      	ldr	r0, [r7, #12]
 8017d60:	f000 fd8e 	bl	8018880 <I2C_WaitOnFlagUntilTimeout>
 8017d64:	4603      	mov	r3, r0
 8017d66:	2b00      	cmp	r3, #0
 8017d68:	d001      	beq.n	8017d6e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8017d6a:	2301      	movs	r3, #1
 8017d6c:	e04d      	b.n	8017e0a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8017d6e:	68fb      	ldr	r3, [r7, #12]
 8017d70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017d72:	b29b      	uxth	r3, r3
 8017d74:	2bff      	cmp	r3, #255	; 0xff
 8017d76:	d90e      	bls.n	8017d96 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8017d78:	68fb      	ldr	r3, [r7, #12]
 8017d7a:	22ff      	movs	r2, #255	; 0xff
 8017d7c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8017d7e:	68fb      	ldr	r3, [r7, #12]
 8017d80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017d82:	b2da      	uxtb	r2, r3
 8017d84:	8979      	ldrh	r1, [r7, #10]
 8017d86:	2300      	movs	r3, #0
 8017d88:	9300      	str	r3, [sp, #0]
 8017d8a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8017d8e:	68f8      	ldr	r0, [r7, #12]
 8017d90:	f000 ff04 	bl	8018b9c <I2C_TransferConfig>
 8017d94:	e00f      	b.n	8017db6 <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8017d96:	68fb      	ldr	r3, [r7, #12]
 8017d98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017d9a:	b29a      	uxth	r2, r3
 8017d9c:	68fb      	ldr	r3, [r7, #12]
 8017d9e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8017da0:	68fb      	ldr	r3, [r7, #12]
 8017da2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017da4:	b2da      	uxtb	r2, r3
 8017da6:	8979      	ldrh	r1, [r7, #10]
 8017da8:	2300      	movs	r3, #0
 8017daa:	9300      	str	r3, [sp, #0]
 8017dac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8017db0:	68f8      	ldr	r0, [r7, #12]
 8017db2:	f000 fef3 	bl	8018b9c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8017db6:	68fb      	ldr	r3, [r7, #12]
 8017db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017dba:	b29b      	uxth	r3, r3
 8017dbc:	2b00      	cmp	r3, #0
 8017dbe:	d19d      	bne.n	8017cfc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8017dc0:	697a      	ldr	r2, [r7, #20]
 8017dc2:	6a39      	ldr	r1, [r7, #32]
 8017dc4:	68f8      	ldr	r0, [r7, #12]
 8017dc6:	f000 fddb 	bl	8018980 <I2C_WaitOnSTOPFlagUntilTimeout>
 8017dca:	4603      	mov	r3, r0
 8017dcc:	2b00      	cmp	r3, #0
 8017dce:	d001      	beq.n	8017dd4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8017dd0:	2301      	movs	r3, #1
 8017dd2:	e01a      	b.n	8017e0a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8017dd4:	68fb      	ldr	r3, [r7, #12]
 8017dd6:	681b      	ldr	r3, [r3, #0]
 8017dd8:	2220      	movs	r2, #32
 8017dda:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8017ddc:	68fb      	ldr	r3, [r7, #12]
 8017dde:	681b      	ldr	r3, [r3, #0]
 8017de0:	6859      	ldr	r1, [r3, #4]
 8017de2:	68fb      	ldr	r3, [r7, #12]
 8017de4:	681a      	ldr	r2, [r3, #0]
 8017de6:	4b0c      	ldr	r3, [pc, #48]	; (8017e18 <HAL_I2C_Master_Receive+0x1e8>)
 8017de8:	400b      	ands	r3, r1
 8017dea:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8017dec:	68fb      	ldr	r3, [r7, #12]
 8017dee:	2220      	movs	r2, #32
 8017df0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8017df4:	68fb      	ldr	r3, [r7, #12]
 8017df6:	2200      	movs	r2, #0
 8017df8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8017dfc:	68fb      	ldr	r3, [r7, #12]
 8017dfe:	2200      	movs	r2, #0
 8017e00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8017e04:	2300      	movs	r3, #0
 8017e06:	e000      	b.n	8017e0a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8017e08:	2302      	movs	r3, #2
  }
}
 8017e0a:	4618      	mov	r0, r3
 8017e0c:	3718      	adds	r7, #24
 8017e0e:	46bd      	mov	sp, r7
 8017e10:	bd80      	pop	{r7, pc}
 8017e12:	bf00      	nop
 8017e14:	80002400 	.word	0x80002400
 8017e18:	fe00e800 	.word	0xfe00e800

08017e1c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8017e1c:	b580      	push	{r7, lr}
 8017e1e:	b084      	sub	sp, #16
 8017e20:	af00      	add	r7, sp, #0
 8017e22:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8017e24:	687b      	ldr	r3, [r7, #4]
 8017e26:	681b      	ldr	r3, [r3, #0]
 8017e28:	699b      	ldr	r3, [r3, #24]
 8017e2a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8017e2c:	687b      	ldr	r3, [r7, #4]
 8017e2e:	681b      	ldr	r3, [r3, #0]
 8017e30:	681b      	ldr	r3, [r3, #0]
 8017e32:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8017e34:	687b      	ldr	r3, [r7, #4]
 8017e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017e38:	2b00      	cmp	r3, #0
 8017e3a:	d005      	beq.n	8017e48 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8017e3c:	687b      	ldr	r3, [r7, #4]
 8017e3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8017e40:	68ba      	ldr	r2, [r7, #8]
 8017e42:	68f9      	ldr	r1, [r7, #12]
 8017e44:	6878      	ldr	r0, [r7, #4]
 8017e46:	4798      	blx	r3
  }
}
 8017e48:	bf00      	nop
 8017e4a:	3710      	adds	r7, #16
 8017e4c:	46bd      	mov	sp, r7
 8017e4e:	bd80      	pop	{r7, pc}

08017e50 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8017e50:	b580      	push	{r7, lr}
 8017e52:	b086      	sub	sp, #24
 8017e54:	af00      	add	r7, sp, #0
 8017e56:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8017e58:	687b      	ldr	r3, [r7, #4]
 8017e5a:	681b      	ldr	r3, [r3, #0]
 8017e5c:	699b      	ldr	r3, [r3, #24]
 8017e5e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8017e60:	687b      	ldr	r3, [r7, #4]
 8017e62:	681b      	ldr	r3, [r3, #0]
 8017e64:	681b      	ldr	r3, [r3, #0]
 8017e66:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8017e68:	697b      	ldr	r3, [r7, #20]
 8017e6a:	0a1b      	lsrs	r3, r3, #8
 8017e6c:	f003 0301 	and.w	r3, r3, #1
 8017e70:	2b00      	cmp	r3, #0
 8017e72:	d010      	beq.n	8017e96 <HAL_I2C_ER_IRQHandler+0x46>
 8017e74:	693b      	ldr	r3, [r7, #16]
 8017e76:	09db      	lsrs	r3, r3, #7
 8017e78:	f003 0301 	and.w	r3, r3, #1
 8017e7c:	2b00      	cmp	r3, #0
 8017e7e:	d00a      	beq.n	8017e96 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8017e80:	687b      	ldr	r3, [r7, #4]
 8017e82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017e84:	f043 0201 	orr.w	r2, r3, #1
 8017e88:	687b      	ldr	r3, [r7, #4]
 8017e8a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8017e8c:	687b      	ldr	r3, [r7, #4]
 8017e8e:	681b      	ldr	r3, [r3, #0]
 8017e90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8017e94:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8017e96:	697b      	ldr	r3, [r7, #20]
 8017e98:	0a9b      	lsrs	r3, r3, #10
 8017e9a:	f003 0301 	and.w	r3, r3, #1
 8017e9e:	2b00      	cmp	r3, #0
 8017ea0:	d010      	beq.n	8017ec4 <HAL_I2C_ER_IRQHandler+0x74>
 8017ea2:	693b      	ldr	r3, [r7, #16]
 8017ea4:	09db      	lsrs	r3, r3, #7
 8017ea6:	f003 0301 	and.w	r3, r3, #1
 8017eaa:	2b00      	cmp	r3, #0
 8017eac:	d00a      	beq.n	8017ec4 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8017eae:	687b      	ldr	r3, [r7, #4]
 8017eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017eb2:	f043 0208 	orr.w	r2, r3, #8
 8017eb6:	687b      	ldr	r3, [r7, #4]
 8017eb8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8017eba:	687b      	ldr	r3, [r7, #4]
 8017ebc:	681b      	ldr	r3, [r3, #0]
 8017ebe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8017ec2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8017ec4:	697b      	ldr	r3, [r7, #20]
 8017ec6:	0a5b      	lsrs	r3, r3, #9
 8017ec8:	f003 0301 	and.w	r3, r3, #1
 8017ecc:	2b00      	cmp	r3, #0
 8017ece:	d010      	beq.n	8017ef2 <HAL_I2C_ER_IRQHandler+0xa2>
 8017ed0:	693b      	ldr	r3, [r7, #16]
 8017ed2:	09db      	lsrs	r3, r3, #7
 8017ed4:	f003 0301 	and.w	r3, r3, #1
 8017ed8:	2b00      	cmp	r3, #0
 8017eda:	d00a      	beq.n	8017ef2 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8017edc:	687b      	ldr	r3, [r7, #4]
 8017ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017ee0:	f043 0202 	orr.w	r2, r3, #2
 8017ee4:	687b      	ldr	r3, [r7, #4]
 8017ee6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8017ee8:	687b      	ldr	r3, [r7, #4]
 8017eea:	681b      	ldr	r3, [r3, #0]
 8017eec:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017ef0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8017ef2:	687b      	ldr	r3, [r7, #4]
 8017ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017ef6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8017ef8:	68fb      	ldr	r3, [r7, #12]
 8017efa:	f003 030b 	and.w	r3, r3, #11
 8017efe:	2b00      	cmp	r3, #0
 8017f00:	d003      	beq.n	8017f0a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8017f02:	68f9      	ldr	r1, [r7, #12]
 8017f04:	6878      	ldr	r0, [r7, #4]
 8017f06:	f000 fb83 	bl	8018610 <I2C_ITError>
  }
}
 8017f0a:	bf00      	nop
 8017f0c:	3718      	adds	r7, #24
 8017f0e:	46bd      	mov	sp, r7
 8017f10:	bd80      	pop	{r7, pc}

08017f12 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8017f12:	b480      	push	{r7}
 8017f14:	b083      	sub	sp, #12
 8017f16:	af00      	add	r7, sp, #0
 8017f18:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8017f1a:	bf00      	nop
 8017f1c:	370c      	adds	r7, #12
 8017f1e:	46bd      	mov	sp, r7
 8017f20:	bc80      	pop	{r7}
 8017f22:	4770      	bx	lr

08017f24 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8017f24:	b480      	push	{r7}
 8017f26:	b083      	sub	sp, #12
 8017f28:	af00      	add	r7, sp, #0
 8017f2a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8017f2c:	bf00      	nop
 8017f2e:	370c      	adds	r7, #12
 8017f30:	46bd      	mov	sp, r7
 8017f32:	bc80      	pop	{r7}
 8017f34:	4770      	bx	lr

08017f36 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8017f36:	b480      	push	{r7}
 8017f38:	b083      	sub	sp, #12
 8017f3a:	af00      	add	r7, sp, #0
 8017f3c:	6078      	str	r0, [r7, #4]
 8017f3e:	460b      	mov	r3, r1
 8017f40:	70fb      	strb	r3, [r7, #3]
 8017f42:	4613      	mov	r3, r2
 8017f44:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8017f46:	bf00      	nop
 8017f48:	370c      	adds	r7, #12
 8017f4a:	46bd      	mov	sp, r7
 8017f4c:	bc80      	pop	{r7}
 8017f4e:	4770      	bx	lr

08017f50 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8017f50:	b480      	push	{r7}
 8017f52:	b083      	sub	sp, #12
 8017f54:	af00      	add	r7, sp, #0
 8017f56:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8017f58:	bf00      	nop
 8017f5a:	370c      	adds	r7, #12
 8017f5c:	46bd      	mov	sp, r7
 8017f5e:	bc80      	pop	{r7}
 8017f60:	4770      	bx	lr

08017f62 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8017f62:	b480      	push	{r7}
 8017f64:	b083      	sub	sp, #12
 8017f66:	af00      	add	r7, sp, #0
 8017f68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8017f6a:	bf00      	nop
 8017f6c:	370c      	adds	r7, #12
 8017f6e:	46bd      	mov	sp, r7
 8017f70:	bc80      	pop	{r7}
 8017f72:	4770      	bx	lr

08017f74 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8017f74:	b480      	push	{r7}
 8017f76:	b083      	sub	sp, #12
 8017f78:	af00      	add	r7, sp, #0
 8017f7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8017f7c:	bf00      	nop
 8017f7e:	370c      	adds	r7, #12
 8017f80:	46bd      	mov	sp, r7
 8017f82:	bc80      	pop	{r7}
 8017f84:	4770      	bx	lr

08017f86 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8017f86:	b580      	push	{r7, lr}
 8017f88:	b086      	sub	sp, #24
 8017f8a:	af00      	add	r7, sp, #0
 8017f8c:	60f8      	str	r0, [r7, #12]
 8017f8e:	60b9      	str	r1, [r7, #8]
 8017f90:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8017f92:	68fb      	ldr	r3, [r7, #12]
 8017f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017f96:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8017f98:	68bb      	ldr	r3, [r7, #8]
 8017f9a:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8017f9c:	68fb      	ldr	r3, [r7, #12]
 8017f9e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8017fa2:	2b01      	cmp	r3, #1
 8017fa4:	d101      	bne.n	8017faa <I2C_Slave_ISR_IT+0x24>
 8017fa6:	2302      	movs	r3, #2
 8017fa8:	e0ec      	b.n	8018184 <I2C_Slave_ISR_IT+0x1fe>
 8017faa:	68fb      	ldr	r3, [r7, #12]
 8017fac:	2201      	movs	r2, #1
 8017fae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8017fb2:	693b      	ldr	r3, [r7, #16]
 8017fb4:	095b      	lsrs	r3, r3, #5
 8017fb6:	f003 0301 	and.w	r3, r3, #1
 8017fba:	2b00      	cmp	r3, #0
 8017fbc:	d009      	beq.n	8017fd2 <I2C_Slave_ISR_IT+0x4c>
 8017fbe:	687b      	ldr	r3, [r7, #4]
 8017fc0:	095b      	lsrs	r3, r3, #5
 8017fc2:	f003 0301 	and.w	r3, r3, #1
 8017fc6:	2b00      	cmp	r3, #0
 8017fc8:	d003      	beq.n	8017fd2 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8017fca:	6939      	ldr	r1, [r7, #16]
 8017fcc:	68f8      	ldr	r0, [r7, #12]
 8017fce:	f000 f9bf 	bl	8018350 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8017fd2:	693b      	ldr	r3, [r7, #16]
 8017fd4:	091b      	lsrs	r3, r3, #4
 8017fd6:	f003 0301 	and.w	r3, r3, #1
 8017fda:	2b00      	cmp	r3, #0
 8017fdc:	d04d      	beq.n	801807a <I2C_Slave_ISR_IT+0xf4>
 8017fde:	687b      	ldr	r3, [r7, #4]
 8017fe0:	091b      	lsrs	r3, r3, #4
 8017fe2:	f003 0301 	and.w	r3, r3, #1
 8017fe6:	2b00      	cmp	r3, #0
 8017fe8:	d047      	beq.n	801807a <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8017fea:	68fb      	ldr	r3, [r7, #12]
 8017fec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017fee:	b29b      	uxth	r3, r3
 8017ff0:	2b00      	cmp	r3, #0
 8017ff2:	d128      	bne.n	8018046 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8017ff4:	68fb      	ldr	r3, [r7, #12]
 8017ff6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8017ffa:	b2db      	uxtb	r3, r3
 8017ffc:	2b28      	cmp	r3, #40	; 0x28
 8017ffe:	d108      	bne.n	8018012 <I2C_Slave_ISR_IT+0x8c>
 8018000:	697b      	ldr	r3, [r7, #20]
 8018002:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8018006:	d104      	bne.n	8018012 <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8018008:	6939      	ldr	r1, [r7, #16]
 801800a:	68f8      	ldr	r0, [r7, #12]
 801800c:	f000 faaa 	bl	8018564 <I2C_ITListenCplt>
 8018010:	e032      	b.n	8018078 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8018012:	68fb      	ldr	r3, [r7, #12]
 8018014:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8018018:	b2db      	uxtb	r3, r3
 801801a:	2b29      	cmp	r3, #41	; 0x29
 801801c:	d10e      	bne.n	801803c <I2C_Slave_ISR_IT+0xb6>
 801801e:	697b      	ldr	r3, [r7, #20]
 8018020:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8018024:	d00a      	beq.n	801803c <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8018026:	68fb      	ldr	r3, [r7, #12]
 8018028:	681b      	ldr	r3, [r3, #0]
 801802a:	2210      	movs	r2, #16
 801802c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 801802e:	68f8      	ldr	r0, [r7, #12]
 8018030:	f000 fbe5 	bl	80187fe <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8018034:	68f8      	ldr	r0, [r7, #12]
 8018036:	f000 f92d 	bl	8018294 <I2C_ITSlaveSeqCplt>
 801803a:	e01d      	b.n	8018078 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 801803c:	68fb      	ldr	r3, [r7, #12]
 801803e:	681b      	ldr	r3, [r3, #0]
 8018040:	2210      	movs	r2, #16
 8018042:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8018044:	e096      	b.n	8018174 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8018046:	68fb      	ldr	r3, [r7, #12]
 8018048:	681b      	ldr	r3, [r3, #0]
 801804a:	2210      	movs	r2, #16
 801804c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 801804e:	68fb      	ldr	r3, [r7, #12]
 8018050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018052:	f043 0204 	orr.w	r2, r3, #4
 8018056:	68fb      	ldr	r3, [r7, #12]
 8018058:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 801805a:	697b      	ldr	r3, [r7, #20]
 801805c:	2b00      	cmp	r3, #0
 801805e:	d004      	beq.n	801806a <I2C_Slave_ISR_IT+0xe4>
 8018060:	697b      	ldr	r3, [r7, #20]
 8018062:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8018066:	f040 8085 	bne.w	8018174 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 801806a:	68fb      	ldr	r3, [r7, #12]
 801806c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801806e:	4619      	mov	r1, r3
 8018070:	68f8      	ldr	r0, [r7, #12]
 8018072:	f000 facd 	bl	8018610 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8018076:	e07d      	b.n	8018174 <I2C_Slave_ISR_IT+0x1ee>
 8018078:	e07c      	b.n	8018174 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 801807a:	693b      	ldr	r3, [r7, #16]
 801807c:	089b      	lsrs	r3, r3, #2
 801807e:	f003 0301 	and.w	r3, r3, #1
 8018082:	2b00      	cmp	r3, #0
 8018084:	d030      	beq.n	80180e8 <I2C_Slave_ISR_IT+0x162>
 8018086:	687b      	ldr	r3, [r7, #4]
 8018088:	089b      	lsrs	r3, r3, #2
 801808a:	f003 0301 	and.w	r3, r3, #1
 801808e:	2b00      	cmp	r3, #0
 8018090:	d02a      	beq.n	80180e8 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8018092:	68fb      	ldr	r3, [r7, #12]
 8018094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8018096:	b29b      	uxth	r3, r3
 8018098:	2b00      	cmp	r3, #0
 801809a:	d018      	beq.n	80180ce <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 801809c:	68fb      	ldr	r3, [r7, #12]
 801809e:	681b      	ldr	r3, [r3, #0]
 80180a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80180a2:	68fb      	ldr	r3, [r7, #12]
 80180a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80180a6:	b2d2      	uxtb	r2, r2
 80180a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80180aa:	68fb      	ldr	r3, [r7, #12]
 80180ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80180ae:	1c5a      	adds	r2, r3, #1
 80180b0:	68fb      	ldr	r3, [r7, #12]
 80180b2:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80180b4:	68fb      	ldr	r3, [r7, #12]
 80180b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80180b8:	3b01      	subs	r3, #1
 80180ba:	b29a      	uxth	r2, r3
 80180bc:	68fb      	ldr	r3, [r7, #12]
 80180be:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80180c0:	68fb      	ldr	r3, [r7, #12]
 80180c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80180c4:	b29b      	uxth	r3, r3
 80180c6:	3b01      	subs	r3, #1
 80180c8:	b29a      	uxth	r2, r3
 80180ca:	68fb      	ldr	r3, [r7, #12]
 80180cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80180ce:	68fb      	ldr	r3, [r7, #12]
 80180d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80180d2:	b29b      	uxth	r3, r3
 80180d4:	2b00      	cmp	r3, #0
 80180d6:	d14f      	bne.n	8018178 <I2C_Slave_ISR_IT+0x1f2>
 80180d8:	697b      	ldr	r3, [r7, #20]
 80180da:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80180de:	d04b      	beq.n	8018178 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80180e0:	68f8      	ldr	r0, [r7, #12]
 80180e2:	f000 f8d7 	bl	8018294 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80180e6:	e047      	b.n	8018178 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80180e8:	693b      	ldr	r3, [r7, #16]
 80180ea:	08db      	lsrs	r3, r3, #3
 80180ec:	f003 0301 	and.w	r3, r3, #1
 80180f0:	2b00      	cmp	r3, #0
 80180f2:	d00a      	beq.n	801810a <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80180f4:	687b      	ldr	r3, [r7, #4]
 80180f6:	08db      	lsrs	r3, r3, #3
 80180f8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80180fc:	2b00      	cmp	r3, #0
 80180fe:	d004      	beq.n	801810a <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8018100:	6939      	ldr	r1, [r7, #16]
 8018102:	68f8      	ldr	r0, [r7, #12]
 8018104:	f000 f842 	bl	801818c <I2C_ITAddrCplt>
 8018108:	e037      	b.n	801817a <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 801810a:	693b      	ldr	r3, [r7, #16]
 801810c:	085b      	lsrs	r3, r3, #1
 801810e:	f003 0301 	and.w	r3, r3, #1
 8018112:	2b00      	cmp	r3, #0
 8018114:	d031      	beq.n	801817a <I2C_Slave_ISR_IT+0x1f4>
 8018116:	687b      	ldr	r3, [r7, #4]
 8018118:	085b      	lsrs	r3, r3, #1
 801811a:	f003 0301 	and.w	r3, r3, #1
 801811e:	2b00      	cmp	r3, #0
 8018120:	d02b      	beq.n	801817a <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8018122:	68fb      	ldr	r3, [r7, #12]
 8018124:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8018126:	b29b      	uxth	r3, r3
 8018128:	2b00      	cmp	r3, #0
 801812a:	d018      	beq.n	801815e <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 801812c:	68fb      	ldr	r3, [r7, #12]
 801812e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018130:	781a      	ldrb	r2, [r3, #0]
 8018132:	68fb      	ldr	r3, [r7, #12]
 8018134:	681b      	ldr	r3, [r3, #0]
 8018136:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8018138:	68fb      	ldr	r3, [r7, #12]
 801813a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801813c:	1c5a      	adds	r2, r3, #1
 801813e:	68fb      	ldr	r3, [r7, #12]
 8018140:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8018142:	68fb      	ldr	r3, [r7, #12]
 8018144:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8018146:	b29b      	uxth	r3, r3
 8018148:	3b01      	subs	r3, #1
 801814a:	b29a      	uxth	r2, r3
 801814c:	68fb      	ldr	r3, [r7, #12]
 801814e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8018150:	68fb      	ldr	r3, [r7, #12]
 8018152:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8018154:	3b01      	subs	r3, #1
 8018156:	b29a      	uxth	r2, r3
 8018158:	68fb      	ldr	r3, [r7, #12]
 801815a:	851a      	strh	r2, [r3, #40]	; 0x28
 801815c:	e00d      	b.n	801817a <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 801815e:	697b      	ldr	r3, [r7, #20]
 8018160:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8018164:	d002      	beq.n	801816c <I2C_Slave_ISR_IT+0x1e6>
 8018166:	697b      	ldr	r3, [r7, #20]
 8018168:	2b00      	cmp	r3, #0
 801816a:	d106      	bne.n	801817a <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 801816c:	68f8      	ldr	r0, [r7, #12]
 801816e:	f000 f891 	bl	8018294 <I2C_ITSlaveSeqCplt>
 8018172:	e002      	b.n	801817a <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8018174:	bf00      	nop
 8018176:	e000      	b.n	801817a <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8018178:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 801817a:	68fb      	ldr	r3, [r7, #12]
 801817c:	2200      	movs	r2, #0
 801817e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8018182:	2300      	movs	r3, #0
}
 8018184:	4618      	mov	r0, r3
 8018186:	3718      	adds	r7, #24
 8018188:	46bd      	mov	sp, r7
 801818a:	bd80      	pop	{r7, pc}

0801818c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 801818c:	b580      	push	{r7, lr}
 801818e:	b084      	sub	sp, #16
 8018190:	af00      	add	r7, sp, #0
 8018192:	6078      	str	r0, [r7, #4]
 8018194:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8018196:	687b      	ldr	r3, [r7, #4]
 8018198:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801819c:	b2db      	uxtb	r3, r3
 801819e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80181a2:	2b28      	cmp	r3, #40	; 0x28
 80181a4:	d16a      	bne.n	801827c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80181a6:	687b      	ldr	r3, [r7, #4]
 80181a8:	681b      	ldr	r3, [r3, #0]
 80181aa:	699b      	ldr	r3, [r3, #24]
 80181ac:	0c1b      	lsrs	r3, r3, #16
 80181ae:	b2db      	uxtb	r3, r3
 80181b0:	f003 0301 	and.w	r3, r3, #1
 80181b4:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80181b6:	687b      	ldr	r3, [r7, #4]
 80181b8:	681b      	ldr	r3, [r3, #0]
 80181ba:	699b      	ldr	r3, [r3, #24]
 80181bc:	0c1b      	lsrs	r3, r3, #16
 80181be:	b29b      	uxth	r3, r3
 80181c0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80181c4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80181c6:	687b      	ldr	r3, [r7, #4]
 80181c8:	681b      	ldr	r3, [r3, #0]
 80181ca:	689b      	ldr	r3, [r3, #8]
 80181cc:	b29b      	uxth	r3, r3
 80181ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80181d2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80181d4:	687b      	ldr	r3, [r7, #4]
 80181d6:	681b      	ldr	r3, [r3, #0]
 80181d8:	68db      	ldr	r3, [r3, #12]
 80181da:	b29b      	uxth	r3, r3
 80181dc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80181e0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80181e2:	687b      	ldr	r3, [r7, #4]
 80181e4:	68db      	ldr	r3, [r3, #12]
 80181e6:	2b02      	cmp	r3, #2
 80181e8:	d138      	bne.n	801825c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 80181ea:	897b      	ldrh	r3, [r7, #10]
 80181ec:	09db      	lsrs	r3, r3, #7
 80181ee:	b29a      	uxth	r2, r3
 80181f0:	89bb      	ldrh	r3, [r7, #12]
 80181f2:	4053      	eors	r3, r2
 80181f4:	b29b      	uxth	r3, r3
 80181f6:	f003 0306 	and.w	r3, r3, #6
 80181fa:	2b00      	cmp	r3, #0
 80181fc:	d11c      	bne.n	8018238 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80181fe:	897b      	ldrh	r3, [r7, #10]
 8018200:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8018202:	687b      	ldr	r3, [r7, #4]
 8018204:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8018206:	1c5a      	adds	r2, r3, #1
 8018208:	687b      	ldr	r3, [r7, #4]
 801820a:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 801820c:	687b      	ldr	r3, [r7, #4]
 801820e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8018210:	2b02      	cmp	r3, #2
 8018212:	d13b      	bne.n	801828c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8018214:	687b      	ldr	r3, [r7, #4]
 8018216:	2200      	movs	r2, #0
 8018218:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 801821a:	687b      	ldr	r3, [r7, #4]
 801821c:	681b      	ldr	r3, [r3, #0]
 801821e:	2208      	movs	r2, #8
 8018220:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8018222:	687b      	ldr	r3, [r7, #4]
 8018224:	2200      	movs	r2, #0
 8018226:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 801822a:	89ba      	ldrh	r2, [r7, #12]
 801822c:	7bfb      	ldrb	r3, [r7, #15]
 801822e:	4619      	mov	r1, r3
 8018230:	6878      	ldr	r0, [r7, #4]
 8018232:	f7ff fe80 	bl	8017f36 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8018236:	e029      	b.n	801828c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8018238:	893b      	ldrh	r3, [r7, #8]
 801823a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 801823c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8018240:	6878      	ldr	r0, [r7, #4]
 8018242:	f000 fcd7 	bl	8018bf4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8018246:	687b      	ldr	r3, [r7, #4]
 8018248:	2200      	movs	r2, #0
 801824a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 801824e:	89ba      	ldrh	r2, [r7, #12]
 8018250:	7bfb      	ldrb	r3, [r7, #15]
 8018252:	4619      	mov	r1, r3
 8018254:	6878      	ldr	r0, [r7, #4]
 8018256:	f7ff fe6e 	bl	8017f36 <HAL_I2C_AddrCallback>
}
 801825a:	e017      	b.n	801828c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 801825c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8018260:	6878      	ldr	r0, [r7, #4]
 8018262:	f000 fcc7 	bl	8018bf4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8018266:	687b      	ldr	r3, [r7, #4]
 8018268:	2200      	movs	r2, #0
 801826a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 801826e:	89ba      	ldrh	r2, [r7, #12]
 8018270:	7bfb      	ldrb	r3, [r7, #15]
 8018272:	4619      	mov	r1, r3
 8018274:	6878      	ldr	r0, [r7, #4]
 8018276:	f7ff fe5e 	bl	8017f36 <HAL_I2C_AddrCallback>
}
 801827a:	e007      	b.n	801828c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 801827c:	687b      	ldr	r3, [r7, #4]
 801827e:	681b      	ldr	r3, [r3, #0]
 8018280:	2208      	movs	r2, #8
 8018282:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8018284:	687b      	ldr	r3, [r7, #4]
 8018286:	2200      	movs	r2, #0
 8018288:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 801828c:	bf00      	nop
 801828e:	3710      	adds	r7, #16
 8018290:	46bd      	mov	sp, r7
 8018292:	bd80      	pop	{r7, pc}

08018294 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8018294:	b580      	push	{r7, lr}
 8018296:	b084      	sub	sp, #16
 8018298:	af00      	add	r7, sp, #0
 801829a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 801829c:	687b      	ldr	r3, [r7, #4]
 801829e:	681b      	ldr	r3, [r3, #0]
 80182a0:	681b      	ldr	r3, [r3, #0]
 80182a2:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80182a4:	687b      	ldr	r3, [r7, #4]
 80182a6:	2200      	movs	r2, #0
 80182a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80182ac:	68fb      	ldr	r3, [r7, #12]
 80182ae:	0b9b      	lsrs	r3, r3, #14
 80182b0:	f003 0301 	and.w	r3, r3, #1
 80182b4:	2b00      	cmp	r3, #0
 80182b6:	d008      	beq.n	80182ca <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80182b8:	687b      	ldr	r3, [r7, #4]
 80182ba:	681b      	ldr	r3, [r3, #0]
 80182bc:	681a      	ldr	r2, [r3, #0]
 80182be:	687b      	ldr	r3, [r7, #4]
 80182c0:	681b      	ldr	r3, [r3, #0]
 80182c2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80182c6:	601a      	str	r2, [r3, #0]
 80182c8:	e00d      	b.n	80182e6 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80182ca:	68fb      	ldr	r3, [r7, #12]
 80182cc:	0bdb      	lsrs	r3, r3, #15
 80182ce:	f003 0301 	and.w	r3, r3, #1
 80182d2:	2b00      	cmp	r3, #0
 80182d4:	d007      	beq.n	80182e6 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80182d6:	687b      	ldr	r3, [r7, #4]
 80182d8:	681b      	ldr	r3, [r3, #0]
 80182da:	681a      	ldr	r2, [r3, #0]
 80182dc:	687b      	ldr	r3, [r7, #4]
 80182de:	681b      	ldr	r3, [r3, #0]
 80182e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80182e4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80182e6:	687b      	ldr	r3, [r7, #4]
 80182e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80182ec:	b2db      	uxtb	r3, r3
 80182ee:	2b29      	cmp	r3, #41	; 0x29
 80182f0:	d112      	bne.n	8018318 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80182f2:	687b      	ldr	r3, [r7, #4]
 80182f4:	2228      	movs	r2, #40	; 0x28
 80182f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80182fa:	687b      	ldr	r3, [r7, #4]
 80182fc:	2221      	movs	r2, #33	; 0x21
 80182fe:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8018300:	2101      	movs	r1, #1
 8018302:	6878      	ldr	r0, [r7, #4]
 8018304:	f000 fc76 	bl	8018bf4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8018308:	687b      	ldr	r3, [r7, #4]
 801830a:	2200      	movs	r2, #0
 801830c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8018310:	6878      	ldr	r0, [r7, #4]
 8018312:	f7ff fdfe 	bl	8017f12 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8018316:	e017      	b.n	8018348 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8018318:	687b      	ldr	r3, [r7, #4]
 801831a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801831e:	b2db      	uxtb	r3, r3
 8018320:	2b2a      	cmp	r3, #42	; 0x2a
 8018322:	d111      	bne.n	8018348 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8018324:	687b      	ldr	r3, [r7, #4]
 8018326:	2228      	movs	r2, #40	; 0x28
 8018328:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 801832c:	687b      	ldr	r3, [r7, #4]
 801832e:	2222      	movs	r2, #34	; 0x22
 8018330:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8018332:	2102      	movs	r1, #2
 8018334:	6878      	ldr	r0, [r7, #4]
 8018336:	f000 fc5d 	bl	8018bf4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 801833a:	687b      	ldr	r3, [r7, #4]
 801833c:	2200      	movs	r2, #0
 801833e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8018342:	6878      	ldr	r0, [r7, #4]
 8018344:	f7ff fdee 	bl	8017f24 <HAL_I2C_SlaveRxCpltCallback>
}
 8018348:	bf00      	nop
 801834a:	3710      	adds	r7, #16
 801834c:	46bd      	mov	sp, r7
 801834e:	bd80      	pop	{r7, pc}

08018350 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8018350:	b580      	push	{r7, lr}
 8018352:	b086      	sub	sp, #24
 8018354:	af00      	add	r7, sp, #0
 8018356:	6078      	str	r0, [r7, #4]
 8018358:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 801835a:	687b      	ldr	r3, [r7, #4]
 801835c:	681b      	ldr	r3, [r3, #0]
 801835e:	681b      	ldr	r3, [r3, #0]
 8018360:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8018362:	683b      	ldr	r3, [r7, #0]
 8018364:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8018366:	687b      	ldr	r3, [r7, #4]
 8018368:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801836c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 801836e:	687b      	ldr	r3, [r7, #4]
 8018370:	681b      	ldr	r3, [r3, #0]
 8018372:	2220      	movs	r2, #32
 8018374:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8018376:	7bfb      	ldrb	r3, [r7, #15]
 8018378:	2b21      	cmp	r3, #33	; 0x21
 801837a:	d002      	beq.n	8018382 <I2C_ITSlaveCplt+0x32>
 801837c:	7bfb      	ldrb	r3, [r7, #15]
 801837e:	2b29      	cmp	r3, #41	; 0x29
 8018380:	d108      	bne.n	8018394 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8018382:	f248 0101 	movw	r1, #32769	; 0x8001
 8018386:	6878      	ldr	r0, [r7, #4]
 8018388:	f000 fc34 	bl	8018bf4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 801838c:	687b      	ldr	r3, [r7, #4]
 801838e:	2221      	movs	r2, #33	; 0x21
 8018390:	631a      	str	r2, [r3, #48]	; 0x30
 8018392:	e00d      	b.n	80183b0 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8018394:	7bfb      	ldrb	r3, [r7, #15]
 8018396:	2b22      	cmp	r3, #34	; 0x22
 8018398:	d002      	beq.n	80183a0 <I2C_ITSlaveCplt+0x50>
 801839a:	7bfb      	ldrb	r3, [r7, #15]
 801839c:	2b2a      	cmp	r3, #42	; 0x2a
 801839e:	d107      	bne.n	80183b0 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80183a0:	f248 0102 	movw	r1, #32770	; 0x8002
 80183a4:	6878      	ldr	r0, [r7, #4]
 80183a6:	f000 fc25 	bl	8018bf4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80183aa:	687b      	ldr	r3, [r7, #4]
 80183ac:	2222      	movs	r2, #34	; 0x22
 80183ae:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80183b0:	687b      	ldr	r3, [r7, #4]
 80183b2:	681b      	ldr	r3, [r3, #0]
 80183b4:	685a      	ldr	r2, [r3, #4]
 80183b6:	687b      	ldr	r3, [r7, #4]
 80183b8:	681b      	ldr	r3, [r3, #0]
 80183ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80183be:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80183c0:	687b      	ldr	r3, [r7, #4]
 80183c2:	681b      	ldr	r3, [r3, #0]
 80183c4:	6859      	ldr	r1, [r3, #4]
 80183c6:	687b      	ldr	r3, [r7, #4]
 80183c8:	681a      	ldr	r2, [r3, #0]
 80183ca:	4b64      	ldr	r3, [pc, #400]	; (801855c <I2C_ITSlaveCplt+0x20c>)
 80183cc:	400b      	ands	r3, r1
 80183ce:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80183d0:	6878      	ldr	r0, [r7, #4]
 80183d2:	f000 fa14 	bl	80187fe <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80183d6:	693b      	ldr	r3, [r7, #16]
 80183d8:	0b9b      	lsrs	r3, r3, #14
 80183da:	f003 0301 	and.w	r3, r3, #1
 80183de:	2b00      	cmp	r3, #0
 80183e0:	d013      	beq.n	801840a <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80183e2:	687b      	ldr	r3, [r7, #4]
 80183e4:	681b      	ldr	r3, [r3, #0]
 80183e6:	681a      	ldr	r2, [r3, #0]
 80183e8:	687b      	ldr	r3, [r7, #4]
 80183ea:	681b      	ldr	r3, [r3, #0]
 80183ec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80183f0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80183f2:	687b      	ldr	r3, [r7, #4]
 80183f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80183f6:	2b00      	cmp	r3, #0
 80183f8:	d020      	beq.n	801843c <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80183fa:	687b      	ldr	r3, [r7, #4]
 80183fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80183fe:	681b      	ldr	r3, [r3, #0]
 8018400:	685b      	ldr	r3, [r3, #4]
 8018402:	b29a      	uxth	r2, r3
 8018404:	687b      	ldr	r3, [r7, #4]
 8018406:	855a      	strh	r2, [r3, #42]	; 0x2a
 8018408:	e018      	b.n	801843c <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 801840a:	693b      	ldr	r3, [r7, #16]
 801840c:	0bdb      	lsrs	r3, r3, #15
 801840e:	f003 0301 	and.w	r3, r3, #1
 8018412:	2b00      	cmp	r3, #0
 8018414:	d012      	beq.n	801843c <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8018416:	687b      	ldr	r3, [r7, #4]
 8018418:	681b      	ldr	r3, [r3, #0]
 801841a:	681a      	ldr	r2, [r3, #0]
 801841c:	687b      	ldr	r3, [r7, #4]
 801841e:	681b      	ldr	r3, [r3, #0]
 8018420:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8018424:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8018426:	687b      	ldr	r3, [r7, #4]
 8018428:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801842a:	2b00      	cmp	r3, #0
 801842c:	d006      	beq.n	801843c <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 801842e:	687b      	ldr	r3, [r7, #4]
 8018430:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8018432:	681b      	ldr	r3, [r3, #0]
 8018434:	685b      	ldr	r3, [r3, #4]
 8018436:	b29a      	uxth	r2, r3
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 801843c:	697b      	ldr	r3, [r7, #20]
 801843e:	089b      	lsrs	r3, r3, #2
 8018440:	f003 0301 	and.w	r3, r3, #1
 8018444:	2b00      	cmp	r3, #0
 8018446:	d020      	beq.n	801848a <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8018448:	697b      	ldr	r3, [r7, #20]
 801844a:	f023 0304 	bic.w	r3, r3, #4
 801844e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8018450:	687b      	ldr	r3, [r7, #4]
 8018452:	681b      	ldr	r3, [r3, #0]
 8018454:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018456:	687b      	ldr	r3, [r7, #4]
 8018458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801845a:	b2d2      	uxtb	r2, r2
 801845c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 801845e:	687b      	ldr	r3, [r7, #4]
 8018460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018462:	1c5a      	adds	r2, r3, #1
 8018464:	687b      	ldr	r3, [r7, #4]
 8018466:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8018468:	687b      	ldr	r3, [r7, #4]
 801846a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801846c:	2b00      	cmp	r3, #0
 801846e:	d00c      	beq.n	801848a <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8018470:	687b      	ldr	r3, [r7, #4]
 8018472:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8018474:	3b01      	subs	r3, #1
 8018476:	b29a      	uxth	r2, r3
 8018478:	687b      	ldr	r3, [r7, #4]
 801847a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 801847c:	687b      	ldr	r3, [r7, #4]
 801847e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8018480:	b29b      	uxth	r3, r3
 8018482:	3b01      	subs	r3, #1
 8018484:	b29a      	uxth	r2, r3
 8018486:	687b      	ldr	r3, [r7, #4]
 8018488:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 801848a:	687b      	ldr	r3, [r7, #4]
 801848c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 801848e:	b29b      	uxth	r3, r3
 8018490:	2b00      	cmp	r3, #0
 8018492:	d005      	beq.n	80184a0 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8018494:	687b      	ldr	r3, [r7, #4]
 8018496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018498:	f043 0204 	orr.w	r2, r3, #4
 801849c:	687b      	ldr	r3, [r7, #4]
 801849e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80184a0:	687b      	ldr	r3, [r7, #4]
 80184a2:	2200      	movs	r2, #0
 80184a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80184a8:	687b      	ldr	r3, [r7, #4]
 80184aa:	2200      	movs	r2, #0
 80184ac:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80184ae:	687b      	ldr	r3, [r7, #4]
 80184b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80184b2:	2b00      	cmp	r3, #0
 80184b4:	d010      	beq.n	80184d8 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80184b6:	687b      	ldr	r3, [r7, #4]
 80184b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80184ba:	4619      	mov	r1, r3
 80184bc:	6878      	ldr	r0, [r7, #4]
 80184be:	f000 f8a7 	bl	8018610 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80184c2:	687b      	ldr	r3, [r7, #4]
 80184c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80184c8:	b2db      	uxtb	r3, r3
 80184ca:	2b28      	cmp	r3, #40	; 0x28
 80184cc:	d141      	bne.n	8018552 <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80184ce:	6979      	ldr	r1, [r7, #20]
 80184d0:	6878      	ldr	r0, [r7, #4]
 80184d2:	f000 f847 	bl	8018564 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80184d6:	e03c      	b.n	8018552 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80184d8:	687b      	ldr	r3, [r7, #4]
 80184da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80184dc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80184e0:	d014      	beq.n	801850c <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 80184e2:	6878      	ldr	r0, [r7, #4]
 80184e4:	f7ff fed6 	bl	8018294 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80184e8:	687b      	ldr	r3, [r7, #4]
 80184ea:	4a1d      	ldr	r2, [pc, #116]	; (8018560 <I2C_ITSlaveCplt+0x210>)
 80184ec:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80184ee:	687b      	ldr	r3, [r7, #4]
 80184f0:	2220      	movs	r2, #32
 80184f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80184f6:	687b      	ldr	r3, [r7, #4]
 80184f8:	2200      	movs	r2, #0
 80184fa:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80184fc:	687b      	ldr	r3, [r7, #4]
 80184fe:	2200      	movs	r2, #0
 8018500:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8018504:	6878      	ldr	r0, [r7, #4]
 8018506:	f7ff fd23 	bl	8017f50 <HAL_I2C_ListenCpltCallback>
}
 801850a:	e022      	b.n	8018552 <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 801850c:	687b      	ldr	r3, [r7, #4]
 801850e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8018512:	b2db      	uxtb	r3, r3
 8018514:	2b22      	cmp	r3, #34	; 0x22
 8018516:	d10e      	bne.n	8018536 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8018518:	687b      	ldr	r3, [r7, #4]
 801851a:	2220      	movs	r2, #32
 801851c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8018520:	687b      	ldr	r3, [r7, #4]
 8018522:	2200      	movs	r2, #0
 8018524:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8018526:	687b      	ldr	r3, [r7, #4]
 8018528:	2200      	movs	r2, #0
 801852a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 801852e:	6878      	ldr	r0, [r7, #4]
 8018530:	f7ff fcf8 	bl	8017f24 <HAL_I2C_SlaveRxCpltCallback>
}
 8018534:	e00d      	b.n	8018552 <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8018536:	687b      	ldr	r3, [r7, #4]
 8018538:	2220      	movs	r2, #32
 801853a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 801853e:	687b      	ldr	r3, [r7, #4]
 8018540:	2200      	movs	r2, #0
 8018542:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8018544:	687b      	ldr	r3, [r7, #4]
 8018546:	2200      	movs	r2, #0
 8018548:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 801854c:	6878      	ldr	r0, [r7, #4]
 801854e:	f7ff fce0 	bl	8017f12 <HAL_I2C_SlaveTxCpltCallback>
}
 8018552:	bf00      	nop
 8018554:	3718      	adds	r7, #24
 8018556:	46bd      	mov	sp, r7
 8018558:	bd80      	pop	{r7, pc}
 801855a:	bf00      	nop
 801855c:	fe00e800 	.word	0xfe00e800
 8018560:	ffff0000 	.word	0xffff0000

08018564 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8018564:	b580      	push	{r7, lr}
 8018566:	b082      	sub	sp, #8
 8018568:	af00      	add	r7, sp, #0
 801856a:	6078      	str	r0, [r7, #4]
 801856c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 801856e:	687b      	ldr	r3, [r7, #4]
 8018570:	4a26      	ldr	r2, [pc, #152]	; (801860c <I2C_ITListenCplt+0xa8>)
 8018572:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8018574:	687b      	ldr	r3, [r7, #4]
 8018576:	2200      	movs	r2, #0
 8018578:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 801857a:	687b      	ldr	r3, [r7, #4]
 801857c:	2220      	movs	r2, #32
 801857e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8018582:	687b      	ldr	r3, [r7, #4]
 8018584:	2200      	movs	r2, #0
 8018586:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 801858a:	687b      	ldr	r3, [r7, #4]
 801858c:	2200      	movs	r2, #0
 801858e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8018590:	683b      	ldr	r3, [r7, #0]
 8018592:	089b      	lsrs	r3, r3, #2
 8018594:	f003 0301 	and.w	r3, r3, #1
 8018598:	2b00      	cmp	r3, #0
 801859a:	d022      	beq.n	80185e2 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 801859c:	687b      	ldr	r3, [r7, #4]
 801859e:	681b      	ldr	r3, [r3, #0]
 80185a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80185a2:	687b      	ldr	r3, [r7, #4]
 80185a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80185a6:	b2d2      	uxtb	r2, r2
 80185a8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80185aa:	687b      	ldr	r3, [r7, #4]
 80185ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80185ae:	1c5a      	adds	r2, r3, #1
 80185b0:	687b      	ldr	r3, [r7, #4]
 80185b2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80185b4:	687b      	ldr	r3, [r7, #4]
 80185b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80185b8:	2b00      	cmp	r3, #0
 80185ba:	d012      	beq.n	80185e2 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80185bc:	687b      	ldr	r3, [r7, #4]
 80185be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80185c0:	3b01      	subs	r3, #1
 80185c2:	b29a      	uxth	r2, r3
 80185c4:	687b      	ldr	r3, [r7, #4]
 80185c6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80185c8:	687b      	ldr	r3, [r7, #4]
 80185ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80185cc:	b29b      	uxth	r3, r3
 80185ce:	3b01      	subs	r3, #1
 80185d0:	b29a      	uxth	r2, r3
 80185d2:	687b      	ldr	r3, [r7, #4]
 80185d4:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80185d6:	687b      	ldr	r3, [r7, #4]
 80185d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80185da:	f043 0204 	orr.w	r2, r3, #4
 80185de:	687b      	ldr	r3, [r7, #4]
 80185e0:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80185e2:	f248 0103 	movw	r1, #32771	; 0x8003
 80185e6:	6878      	ldr	r0, [r7, #4]
 80185e8:	f000 fb04 	bl	8018bf4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80185ec:	687b      	ldr	r3, [r7, #4]
 80185ee:	681b      	ldr	r3, [r3, #0]
 80185f0:	2210      	movs	r2, #16
 80185f2:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80185f4:	687b      	ldr	r3, [r7, #4]
 80185f6:	2200      	movs	r2, #0
 80185f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80185fc:	6878      	ldr	r0, [r7, #4]
 80185fe:	f7ff fca7 	bl	8017f50 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8018602:	bf00      	nop
 8018604:	3708      	adds	r7, #8
 8018606:	46bd      	mov	sp, r7
 8018608:	bd80      	pop	{r7, pc}
 801860a:	bf00      	nop
 801860c:	ffff0000 	.word	0xffff0000

08018610 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8018610:	b580      	push	{r7, lr}
 8018612:	b084      	sub	sp, #16
 8018614:	af00      	add	r7, sp, #0
 8018616:	6078      	str	r0, [r7, #4]
 8018618:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 801861a:	687b      	ldr	r3, [r7, #4]
 801861c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8018620:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8018622:	687b      	ldr	r3, [r7, #4]
 8018624:	2200      	movs	r2, #0
 8018626:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 801862a:	687b      	ldr	r3, [r7, #4]
 801862c:	4a5d      	ldr	r2, [pc, #372]	; (80187a4 <I2C_ITError+0x194>)
 801862e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8018630:	687b      	ldr	r3, [r7, #4]
 8018632:	2200      	movs	r2, #0
 8018634:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8018636:	687b      	ldr	r3, [r7, #4]
 8018638:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801863a:	683b      	ldr	r3, [r7, #0]
 801863c:	431a      	orrs	r2, r3
 801863e:	687b      	ldr	r3, [r7, #4]
 8018640:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8018642:	7bfb      	ldrb	r3, [r7, #15]
 8018644:	2b28      	cmp	r3, #40	; 0x28
 8018646:	d005      	beq.n	8018654 <I2C_ITError+0x44>
 8018648:	7bfb      	ldrb	r3, [r7, #15]
 801864a:	2b29      	cmp	r3, #41	; 0x29
 801864c:	d002      	beq.n	8018654 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 801864e:	7bfb      	ldrb	r3, [r7, #15]
 8018650:	2b2a      	cmp	r3, #42	; 0x2a
 8018652:	d10b      	bne.n	801866c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8018654:	2103      	movs	r1, #3
 8018656:	6878      	ldr	r0, [r7, #4]
 8018658:	f000 facc 	bl	8018bf4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 801865c:	687b      	ldr	r3, [r7, #4]
 801865e:	2228      	movs	r2, #40	; 0x28
 8018660:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8018664:	687b      	ldr	r3, [r7, #4]
 8018666:	4a50      	ldr	r2, [pc, #320]	; (80187a8 <I2C_ITError+0x198>)
 8018668:	635a      	str	r2, [r3, #52]	; 0x34
 801866a:	e011      	b.n	8018690 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 801866c:	f248 0103 	movw	r1, #32771	; 0x8003
 8018670:	6878      	ldr	r0, [r7, #4]
 8018672:	f000 fabf 	bl	8018bf4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8018676:	687b      	ldr	r3, [r7, #4]
 8018678:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 801867c:	b2db      	uxtb	r3, r3
 801867e:	2b60      	cmp	r3, #96	; 0x60
 8018680:	d003      	beq.n	801868a <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8018682:	687b      	ldr	r3, [r7, #4]
 8018684:	2220      	movs	r2, #32
 8018686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 801868a:	687b      	ldr	r3, [r7, #4]
 801868c:	2200      	movs	r2, #0
 801868e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8018690:	687b      	ldr	r3, [r7, #4]
 8018692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8018694:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8018696:	687b      	ldr	r3, [r7, #4]
 8018698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801869a:	2b00      	cmp	r3, #0
 801869c:	d039      	beq.n	8018712 <I2C_ITError+0x102>
 801869e:	68bb      	ldr	r3, [r7, #8]
 80186a0:	2b11      	cmp	r3, #17
 80186a2:	d002      	beq.n	80186aa <I2C_ITError+0x9a>
 80186a4:	68bb      	ldr	r3, [r7, #8]
 80186a6:	2b21      	cmp	r3, #33	; 0x21
 80186a8:	d133      	bne.n	8018712 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80186aa:	687b      	ldr	r3, [r7, #4]
 80186ac:	681b      	ldr	r3, [r3, #0]
 80186ae:	681b      	ldr	r3, [r3, #0]
 80186b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80186b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80186b8:	d107      	bne.n	80186ca <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80186ba:	687b      	ldr	r3, [r7, #4]
 80186bc:	681b      	ldr	r3, [r3, #0]
 80186be:	681a      	ldr	r2, [r3, #0]
 80186c0:	687b      	ldr	r3, [r7, #4]
 80186c2:	681b      	ldr	r3, [r3, #0]
 80186c4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80186c8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80186ca:	687b      	ldr	r3, [r7, #4]
 80186cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80186ce:	4618      	mov	r0, r3
 80186d0:	f7fe fb96 	bl	8016e00 <HAL_DMA_GetState>
 80186d4:	4603      	mov	r3, r0
 80186d6:	2b01      	cmp	r3, #1
 80186d8:	d017      	beq.n	801870a <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80186da:	687b      	ldr	r3, [r7, #4]
 80186dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80186de:	4a33      	ldr	r2, [pc, #204]	; (80187ac <I2C_ITError+0x19c>)
 80186e0:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80186e2:	687b      	ldr	r3, [r7, #4]
 80186e4:	2200      	movs	r2, #0
 80186e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80186ea:	687b      	ldr	r3, [r7, #4]
 80186ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80186ee:	4618      	mov	r0, r3
 80186f0:	f7fe fa60 	bl	8016bb4 <HAL_DMA_Abort_IT>
 80186f4:	4603      	mov	r3, r0
 80186f6:	2b00      	cmp	r3, #0
 80186f8:	d04d      	beq.n	8018796 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80186fa:	687b      	ldr	r3, [r7, #4]
 80186fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80186fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8018700:	687a      	ldr	r2, [r7, #4]
 8018702:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8018704:	4610      	mov	r0, r2
 8018706:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8018708:	e045      	b.n	8018796 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 801870a:	6878      	ldr	r0, [r7, #4]
 801870c:	f000 f850 	bl	80187b0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8018710:	e041      	b.n	8018796 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8018712:	687b      	ldr	r3, [r7, #4]
 8018714:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8018716:	2b00      	cmp	r3, #0
 8018718:	d039      	beq.n	801878e <I2C_ITError+0x17e>
 801871a:	68bb      	ldr	r3, [r7, #8]
 801871c:	2b12      	cmp	r3, #18
 801871e:	d002      	beq.n	8018726 <I2C_ITError+0x116>
 8018720:	68bb      	ldr	r3, [r7, #8]
 8018722:	2b22      	cmp	r3, #34	; 0x22
 8018724:	d133      	bne.n	801878e <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8018726:	687b      	ldr	r3, [r7, #4]
 8018728:	681b      	ldr	r3, [r3, #0]
 801872a:	681b      	ldr	r3, [r3, #0]
 801872c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8018730:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8018734:	d107      	bne.n	8018746 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8018736:	687b      	ldr	r3, [r7, #4]
 8018738:	681b      	ldr	r3, [r3, #0]
 801873a:	681a      	ldr	r2, [r3, #0]
 801873c:	687b      	ldr	r3, [r7, #4]
 801873e:	681b      	ldr	r3, [r3, #0]
 8018740:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8018744:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8018746:	687b      	ldr	r3, [r7, #4]
 8018748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801874a:	4618      	mov	r0, r3
 801874c:	f7fe fb58 	bl	8016e00 <HAL_DMA_GetState>
 8018750:	4603      	mov	r3, r0
 8018752:	2b01      	cmp	r3, #1
 8018754:	d017      	beq.n	8018786 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8018756:	687b      	ldr	r3, [r7, #4]
 8018758:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801875a:	4a14      	ldr	r2, [pc, #80]	; (80187ac <I2C_ITError+0x19c>)
 801875c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 801875e:	687b      	ldr	r3, [r7, #4]
 8018760:	2200      	movs	r2, #0
 8018762:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8018766:	687b      	ldr	r3, [r7, #4]
 8018768:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801876a:	4618      	mov	r0, r3
 801876c:	f7fe fa22 	bl	8016bb4 <HAL_DMA_Abort_IT>
 8018770:	4603      	mov	r3, r0
 8018772:	2b00      	cmp	r3, #0
 8018774:	d011      	beq.n	801879a <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8018776:	687b      	ldr	r3, [r7, #4]
 8018778:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801877a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801877c:	687a      	ldr	r2, [r7, #4]
 801877e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8018780:	4610      	mov	r0, r2
 8018782:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8018784:	e009      	b.n	801879a <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8018786:	6878      	ldr	r0, [r7, #4]
 8018788:	f000 f812 	bl	80187b0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 801878c:	e005      	b.n	801879a <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 801878e:	6878      	ldr	r0, [r7, #4]
 8018790:	f000 f80e 	bl	80187b0 <I2C_TreatErrorCallback>
  }
}
 8018794:	e002      	b.n	801879c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8018796:	bf00      	nop
 8018798:	e000      	b.n	801879c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 801879a:	bf00      	nop
}
 801879c:	bf00      	nop
 801879e:	3710      	adds	r7, #16
 80187a0:	46bd      	mov	sp, r7
 80187a2:	bd80      	pop	{r7, pc}
 80187a4:	ffff0000 	.word	0xffff0000
 80187a8:	08017f87 	.word	0x08017f87
 80187ac:	08018845 	.word	0x08018845

080187b0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80187b0:	b580      	push	{r7, lr}
 80187b2:	b082      	sub	sp, #8
 80187b4:	af00      	add	r7, sp, #0
 80187b6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80187b8:	687b      	ldr	r3, [r7, #4]
 80187ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80187be:	b2db      	uxtb	r3, r3
 80187c0:	2b60      	cmp	r3, #96	; 0x60
 80187c2:	d10e      	bne.n	80187e2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80187c4:	687b      	ldr	r3, [r7, #4]
 80187c6:	2220      	movs	r2, #32
 80187c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80187cc:	687b      	ldr	r3, [r7, #4]
 80187ce:	2200      	movs	r2, #0
 80187d0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80187d2:	687b      	ldr	r3, [r7, #4]
 80187d4:	2200      	movs	r2, #0
 80187d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80187da:	6878      	ldr	r0, [r7, #4]
 80187dc:	f7ff fbca 	bl	8017f74 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80187e0:	e009      	b.n	80187f6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80187e2:	687b      	ldr	r3, [r7, #4]
 80187e4:	2200      	movs	r2, #0
 80187e6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80187e8:	687b      	ldr	r3, [r7, #4]
 80187ea:	2200      	movs	r2, #0
 80187ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80187f0:	6878      	ldr	r0, [r7, #4]
 80187f2:	f7ff fbb6 	bl	8017f62 <HAL_I2C_ErrorCallback>
}
 80187f6:	bf00      	nop
 80187f8:	3708      	adds	r7, #8
 80187fa:	46bd      	mov	sp, r7
 80187fc:	bd80      	pop	{r7, pc}

080187fe <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80187fe:	b480      	push	{r7}
 8018800:	b083      	sub	sp, #12
 8018802:	af00      	add	r7, sp, #0
 8018804:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8018806:	687b      	ldr	r3, [r7, #4]
 8018808:	681b      	ldr	r3, [r3, #0]
 801880a:	699b      	ldr	r3, [r3, #24]
 801880c:	f003 0302 	and.w	r3, r3, #2
 8018810:	2b02      	cmp	r3, #2
 8018812:	d103      	bne.n	801881c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8018814:	687b      	ldr	r3, [r7, #4]
 8018816:	681b      	ldr	r3, [r3, #0]
 8018818:	2200      	movs	r2, #0
 801881a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 801881c:	687b      	ldr	r3, [r7, #4]
 801881e:	681b      	ldr	r3, [r3, #0]
 8018820:	699b      	ldr	r3, [r3, #24]
 8018822:	f003 0301 	and.w	r3, r3, #1
 8018826:	2b01      	cmp	r3, #1
 8018828:	d007      	beq.n	801883a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 801882a:	687b      	ldr	r3, [r7, #4]
 801882c:	681b      	ldr	r3, [r3, #0]
 801882e:	699a      	ldr	r2, [r3, #24]
 8018830:	687b      	ldr	r3, [r7, #4]
 8018832:	681b      	ldr	r3, [r3, #0]
 8018834:	f042 0201 	orr.w	r2, r2, #1
 8018838:	619a      	str	r2, [r3, #24]
  }
}
 801883a:	bf00      	nop
 801883c:	370c      	adds	r7, #12
 801883e:	46bd      	mov	sp, r7
 8018840:	bc80      	pop	{r7}
 8018842:	4770      	bx	lr

08018844 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8018844:	b580      	push	{r7, lr}
 8018846:	b084      	sub	sp, #16
 8018848:	af00      	add	r7, sp, #0
 801884a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 801884c:	687b      	ldr	r3, [r7, #4]
 801884e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8018850:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8018852:	68fb      	ldr	r3, [r7, #12]
 8018854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8018856:	2b00      	cmp	r3, #0
 8018858:	d003      	beq.n	8018862 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 801885a:	68fb      	ldr	r3, [r7, #12]
 801885c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801885e:	2200      	movs	r2, #0
 8018860:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8018862:	68fb      	ldr	r3, [r7, #12]
 8018864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8018866:	2b00      	cmp	r3, #0
 8018868:	d003      	beq.n	8018872 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 801886a:	68fb      	ldr	r3, [r7, #12]
 801886c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801886e:	2200      	movs	r2, #0
 8018870:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8018872:	68f8      	ldr	r0, [r7, #12]
 8018874:	f7ff ff9c 	bl	80187b0 <I2C_TreatErrorCallback>
}
 8018878:	bf00      	nop
 801887a:	3710      	adds	r7, #16
 801887c:	46bd      	mov	sp, r7
 801887e:	bd80      	pop	{r7, pc}

08018880 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8018880:	b580      	push	{r7, lr}
 8018882:	b084      	sub	sp, #16
 8018884:	af00      	add	r7, sp, #0
 8018886:	60f8      	str	r0, [r7, #12]
 8018888:	60b9      	str	r1, [r7, #8]
 801888a:	603b      	str	r3, [r7, #0]
 801888c:	4613      	mov	r3, r2
 801888e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8018890:	e022      	b.n	80188d8 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8018892:	683b      	ldr	r3, [r7, #0]
 8018894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018898:	d01e      	beq.n	80188d8 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801889a:	f7fa f967 	bl	8012b6c <HAL_GetTick>
 801889e:	4602      	mov	r2, r0
 80188a0:	69bb      	ldr	r3, [r7, #24]
 80188a2:	1ad3      	subs	r3, r2, r3
 80188a4:	683a      	ldr	r2, [r7, #0]
 80188a6:	429a      	cmp	r2, r3
 80188a8:	d302      	bcc.n	80188b0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80188aa:	683b      	ldr	r3, [r7, #0]
 80188ac:	2b00      	cmp	r3, #0
 80188ae:	d113      	bne.n	80188d8 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80188b0:	68fb      	ldr	r3, [r7, #12]
 80188b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80188b4:	f043 0220 	orr.w	r2, r3, #32
 80188b8:	68fb      	ldr	r3, [r7, #12]
 80188ba:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80188bc:	68fb      	ldr	r3, [r7, #12]
 80188be:	2220      	movs	r2, #32
 80188c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80188c4:	68fb      	ldr	r3, [r7, #12]
 80188c6:	2200      	movs	r2, #0
 80188c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80188cc:	68fb      	ldr	r3, [r7, #12]
 80188ce:	2200      	movs	r2, #0
 80188d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80188d4:	2301      	movs	r3, #1
 80188d6:	e00f      	b.n	80188f8 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80188d8:	68fb      	ldr	r3, [r7, #12]
 80188da:	681b      	ldr	r3, [r3, #0]
 80188dc:	699a      	ldr	r2, [r3, #24]
 80188de:	68bb      	ldr	r3, [r7, #8]
 80188e0:	4013      	ands	r3, r2
 80188e2:	68ba      	ldr	r2, [r7, #8]
 80188e4:	429a      	cmp	r2, r3
 80188e6:	bf0c      	ite	eq
 80188e8:	2301      	moveq	r3, #1
 80188ea:	2300      	movne	r3, #0
 80188ec:	b2db      	uxtb	r3, r3
 80188ee:	461a      	mov	r2, r3
 80188f0:	79fb      	ldrb	r3, [r7, #7]
 80188f2:	429a      	cmp	r2, r3
 80188f4:	d0cd      	beq.n	8018892 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80188f6:	2300      	movs	r3, #0
}
 80188f8:	4618      	mov	r0, r3
 80188fa:	3710      	adds	r7, #16
 80188fc:	46bd      	mov	sp, r7
 80188fe:	bd80      	pop	{r7, pc}

08018900 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8018900:	b580      	push	{r7, lr}
 8018902:	b084      	sub	sp, #16
 8018904:	af00      	add	r7, sp, #0
 8018906:	60f8      	str	r0, [r7, #12]
 8018908:	60b9      	str	r1, [r7, #8]
 801890a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 801890c:	e02c      	b.n	8018968 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 801890e:	687a      	ldr	r2, [r7, #4]
 8018910:	68b9      	ldr	r1, [r7, #8]
 8018912:	68f8      	ldr	r0, [r7, #12]
 8018914:	f000 f8dc 	bl	8018ad0 <I2C_IsAcknowledgeFailed>
 8018918:	4603      	mov	r3, r0
 801891a:	2b00      	cmp	r3, #0
 801891c:	d001      	beq.n	8018922 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801891e:	2301      	movs	r3, #1
 8018920:	e02a      	b.n	8018978 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8018922:	68bb      	ldr	r3, [r7, #8]
 8018924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018928:	d01e      	beq.n	8018968 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801892a:	f7fa f91f 	bl	8012b6c <HAL_GetTick>
 801892e:	4602      	mov	r2, r0
 8018930:	687b      	ldr	r3, [r7, #4]
 8018932:	1ad3      	subs	r3, r2, r3
 8018934:	68ba      	ldr	r2, [r7, #8]
 8018936:	429a      	cmp	r2, r3
 8018938:	d302      	bcc.n	8018940 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 801893a:	68bb      	ldr	r3, [r7, #8]
 801893c:	2b00      	cmp	r3, #0
 801893e:	d113      	bne.n	8018968 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8018940:	68fb      	ldr	r3, [r7, #12]
 8018942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018944:	f043 0220 	orr.w	r2, r3, #32
 8018948:	68fb      	ldr	r3, [r7, #12]
 801894a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 801894c:	68fb      	ldr	r3, [r7, #12]
 801894e:	2220      	movs	r2, #32
 8018950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8018954:	68fb      	ldr	r3, [r7, #12]
 8018956:	2200      	movs	r2, #0
 8018958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 801895c:	68fb      	ldr	r3, [r7, #12]
 801895e:	2200      	movs	r2, #0
 8018960:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8018964:	2301      	movs	r3, #1
 8018966:	e007      	b.n	8018978 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8018968:	68fb      	ldr	r3, [r7, #12]
 801896a:	681b      	ldr	r3, [r3, #0]
 801896c:	699b      	ldr	r3, [r3, #24]
 801896e:	f003 0302 	and.w	r3, r3, #2
 8018972:	2b02      	cmp	r3, #2
 8018974:	d1cb      	bne.n	801890e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8018976:	2300      	movs	r3, #0
}
 8018978:	4618      	mov	r0, r3
 801897a:	3710      	adds	r7, #16
 801897c:	46bd      	mov	sp, r7
 801897e:	bd80      	pop	{r7, pc}

08018980 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8018980:	b580      	push	{r7, lr}
 8018982:	b084      	sub	sp, #16
 8018984:	af00      	add	r7, sp, #0
 8018986:	60f8      	str	r0, [r7, #12]
 8018988:	60b9      	str	r1, [r7, #8]
 801898a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 801898c:	e028      	b.n	80189e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 801898e:	687a      	ldr	r2, [r7, #4]
 8018990:	68b9      	ldr	r1, [r7, #8]
 8018992:	68f8      	ldr	r0, [r7, #12]
 8018994:	f000 f89c 	bl	8018ad0 <I2C_IsAcknowledgeFailed>
 8018998:	4603      	mov	r3, r0
 801899a:	2b00      	cmp	r3, #0
 801899c:	d001      	beq.n	80189a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801899e:	2301      	movs	r3, #1
 80189a0:	e026      	b.n	80189f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80189a2:	f7fa f8e3 	bl	8012b6c <HAL_GetTick>
 80189a6:	4602      	mov	r2, r0
 80189a8:	687b      	ldr	r3, [r7, #4]
 80189aa:	1ad3      	subs	r3, r2, r3
 80189ac:	68ba      	ldr	r2, [r7, #8]
 80189ae:	429a      	cmp	r2, r3
 80189b0:	d302      	bcc.n	80189b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80189b2:	68bb      	ldr	r3, [r7, #8]
 80189b4:	2b00      	cmp	r3, #0
 80189b6:	d113      	bne.n	80189e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80189b8:	68fb      	ldr	r3, [r7, #12]
 80189ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80189bc:	f043 0220 	orr.w	r2, r3, #32
 80189c0:	68fb      	ldr	r3, [r7, #12]
 80189c2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80189c4:	68fb      	ldr	r3, [r7, #12]
 80189c6:	2220      	movs	r2, #32
 80189c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80189cc:	68fb      	ldr	r3, [r7, #12]
 80189ce:	2200      	movs	r2, #0
 80189d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80189d4:	68fb      	ldr	r3, [r7, #12]
 80189d6:	2200      	movs	r2, #0
 80189d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80189dc:	2301      	movs	r3, #1
 80189de:	e007      	b.n	80189f0 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80189e0:	68fb      	ldr	r3, [r7, #12]
 80189e2:	681b      	ldr	r3, [r3, #0]
 80189e4:	699b      	ldr	r3, [r3, #24]
 80189e6:	f003 0320 	and.w	r3, r3, #32
 80189ea:	2b20      	cmp	r3, #32
 80189ec:	d1cf      	bne.n	801898e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80189ee:	2300      	movs	r3, #0
}
 80189f0:	4618      	mov	r0, r3
 80189f2:	3710      	adds	r7, #16
 80189f4:	46bd      	mov	sp, r7
 80189f6:	bd80      	pop	{r7, pc}

080189f8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80189f8:	b580      	push	{r7, lr}
 80189fa:	b084      	sub	sp, #16
 80189fc:	af00      	add	r7, sp, #0
 80189fe:	60f8      	str	r0, [r7, #12]
 8018a00:	60b9      	str	r1, [r7, #8]
 8018a02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8018a04:	e055      	b.n	8018ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8018a06:	687a      	ldr	r2, [r7, #4]
 8018a08:	68b9      	ldr	r1, [r7, #8]
 8018a0a:	68f8      	ldr	r0, [r7, #12]
 8018a0c:	f000 f860 	bl	8018ad0 <I2C_IsAcknowledgeFailed>
 8018a10:	4603      	mov	r3, r0
 8018a12:	2b00      	cmp	r3, #0
 8018a14:	d001      	beq.n	8018a1a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8018a16:	2301      	movs	r3, #1
 8018a18:	e053      	b.n	8018ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8018a1a:	68fb      	ldr	r3, [r7, #12]
 8018a1c:	681b      	ldr	r3, [r3, #0]
 8018a1e:	699b      	ldr	r3, [r3, #24]
 8018a20:	f003 0320 	and.w	r3, r3, #32
 8018a24:	2b20      	cmp	r3, #32
 8018a26:	d129      	bne.n	8018a7c <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8018a28:	68fb      	ldr	r3, [r7, #12]
 8018a2a:	681b      	ldr	r3, [r3, #0]
 8018a2c:	699b      	ldr	r3, [r3, #24]
 8018a2e:	f003 0304 	and.w	r3, r3, #4
 8018a32:	2b04      	cmp	r3, #4
 8018a34:	d105      	bne.n	8018a42 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8018a36:	68fb      	ldr	r3, [r7, #12]
 8018a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8018a3a:	2b00      	cmp	r3, #0
 8018a3c:	d001      	beq.n	8018a42 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8018a3e:	2300      	movs	r3, #0
 8018a40:	e03f      	b.n	8018ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8018a42:	68fb      	ldr	r3, [r7, #12]
 8018a44:	681b      	ldr	r3, [r3, #0]
 8018a46:	2220      	movs	r2, #32
 8018a48:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8018a4a:	68fb      	ldr	r3, [r7, #12]
 8018a4c:	681b      	ldr	r3, [r3, #0]
 8018a4e:	6859      	ldr	r1, [r3, #4]
 8018a50:	68fb      	ldr	r3, [r7, #12]
 8018a52:	681a      	ldr	r2, [r3, #0]
 8018a54:	4b1d      	ldr	r3, [pc, #116]	; (8018acc <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8018a56:	400b      	ands	r3, r1
 8018a58:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8018a5a:	68fb      	ldr	r3, [r7, #12]
 8018a5c:	2200      	movs	r2, #0
 8018a5e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8018a60:	68fb      	ldr	r3, [r7, #12]
 8018a62:	2220      	movs	r2, #32
 8018a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8018a68:	68fb      	ldr	r3, [r7, #12]
 8018a6a:	2200      	movs	r2, #0
 8018a6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8018a70:	68fb      	ldr	r3, [r7, #12]
 8018a72:	2200      	movs	r2, #0
 8018a74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8018a78:	2301      	movs	r3, #1
 8018a7a:	e022      	b.n	8018ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8018a7c:	f7fa f876 	bl	8012b6c <HAL_GetTick>
 8018a80:	4602      	mov	r2, r0
 8018a82:	687b      	ldr	r3, [r7, #4]
 8018a84:	1ad3      	subs	r3, r2, r3
 8018a86:	68ba      	ldr	r2, [r7, #8]
 8018a88:	429a      	cmp	r2, r3
 8018a8a:	d302      	bcc.n	8018a92 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8018a8c:	68bb      	ldr	r3, [r7, #8]
 8018a8e:	2b00      	cmp	r3, #0
 8018a90:	d10f      	bne.n	8018ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8018a92:	68fb      	ldr	r3, [r7, #12]
 8018a94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018a96:	f043 0220 	orr.w	r2, r3, #32
 8018a9a:	68fb      	ldr	r3, [r7, #12]
 8018a9c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8018a9e:	68fb      	ldr	r3, [r7, #12]
 8018aa0:	2220      	movs	r2, #32
 8018aa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8018aa6:	68fb      	ldr	r3, [r7, #12]
 8018aa8:	2200      	movs	r2, #0
 8018aaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8018aae:	2301      	movs	r3, #1
 8018ab0:	e007      	b.n	8018ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8018ab2:	68fb      	ldr	r3, [r7, #12]
 8018ab4:	681b      	ldr	r3, [r3, #0]
 8018ab6:	699b      	ldr	r3, [r3, #24]
 8018ab8:	f003 0304 	and.w	r3, r3, #4
 8018abc:	2b04      	cmp	r3, #4
 8018abe:	d1a2      	bne.n	8018a06 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8018ac0:	2300      	movs	r3, #0
}
 8018ac2:	4618      	mov	r0, r3
 8018ac4:	3710      	adds	r7, #16
 8018ac6:	46bd      	mov	sp, r7
 8018ac8:	bd80      	pop	{r7, pc}
 8018aca:	bf00      	nop
 8018acc:	fe00e800 	.word	0xfe00e800

08018ad0 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8018ad0:	b580      	push	{r7, lr}
 8018ad2:	b084      	sub	sp, #16
 8018ad4:	af00      	add	r7, sp, #0
 8018ad6:	60f8      	str	r0, [r7, #12]
 8018ad8:	60b9      	str	r1, [r7, #8]
 8018ada:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8018adc:	68fb      	ldr	r3, [r7, #12]
 8018ade:	681b      	ldr	r3, [r3, #0]
 8018ae0:	699b      	ldr	r3, [r3, #24]
 8018ae2:	f003 0310 	and.w	r3, r3, #16
 8018ae6:	2b10      	cmp	r3, #16
 8018ae8:	d151      	bne.n	8018b8e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8018aea:	e022      	b.n	8018b32 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8018aec:	68bb      	ldr	r3, [r7, #8]
 8018aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018af2:	d01e      	beq.n	8018b32 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8018af4:	f7fa f83a 	bl	8012b6c <HAL_GetTick>
 8018af8:	4602      	mov	r2, r0
 8018afa:	687b      	ldr	r3, [r7, #4]
 8018afc:	1ad3      	subs	r3, r2, r3
 8018afe:	68ba      	ldr	r2, [r7, #8]
 8018b00:	429a      	cmp	r2, r3
 8018b02:	d302      	bcc.n	8018b0a <I2C_IsAcknowledgeFailed+0x3a>
 8018b04:	68bb      	ldr	r3, [r7, #8]
 8018b06:	2b00      	cmp	r3, #0
 8018b08:	d113      	bne.n	8018b32 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8018b0a:	68fb      	ldr	r3, [r7, #12]
 8018b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018b0e:	f043 0220 	orr.w	r2, r3, #32
 8018b12:	68fb      	ldr	r3, [r7, #12]
 8018b14:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8018b16:	68fb      	ldr	r3, [r7, #12]
 8018b18:	2220      	movs	r2, #32
 8018b1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8018b1e:	68fb      	ldr	r3, [r7, #12]
 8018b20:	2200      	movs	r2, #0
 8018b22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8018b26:	68fb      	ldr	r3, [r7, #12]
 8018b28:	2200      	movs	r2, #0
 8018b2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8018b2e:	2301      	movs	r3, #1
 8018b30:	e02e      	b.n	8018b90 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8018b32:	68fb      	ldr	r3, [r7, #12]
 8018b34:	681b      	ldr	r3, [r3, #0]
 8018b36:	699b      	ldr	r3, [r3, #24]
 8018b38:	f003 0320 	and.w	r3, r3, #32
 8018b3c:	2b20      	cmp	r3, #32
 8018b3e:	d1d5      	bne.n	8018aec <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8018b40:	68fb      	ldr	r3, [r7, #12]
 8018b42:	681b      	ldr	r3, [r3, #0]
 8018b44:	2210      	movs	r2, #16
 8018b46:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8018b48:	68fb      	ldr	r3, [r7, #12]
 8018b4a:	681b      	ldr	r3, [r3, #0]
 8018b4c:	2220      	movs	r2, #32
 8018b4e:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8018b50:	68f8      	ldr	r0, [r7, #12]
 8018b52:	f7ff fe54 	bl	80187fe <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8018b56:	68fb      	ldr	r3, [r7, #12]
 8018b58:	681b      	ldr	r3, [r3, #0]
 8018b5a:	6859      	ldr	r1, [r3, #4]
 8018b5c:	68fb      	ldr	r3, [r7, #12]
 8018b5e:	681a      	ldr	r2, [r3, #0]
 8018b60:	4b0d      	ldr	r3, [pc, #52]	; (8018b98 <I2C_IsAcknowledgeFailed+0xc8>)
 8018b62:	400b      	ands	r3, r1
 8018b64:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8018b66:	68fb      	ldr	r3, [r7, #12]
 8018b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018b6a:	f043 0204 	orr.w	r2, r3, #4
 8018b6e:	68fb      	ldr	r3, [r7, #12]
 8018b70:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8018b72:	68fb      	ldr	r3, [r7, #12]
 8018b74:	2220      	movs	r2, #32
 8018b76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8018b7a:	68fb      	ldr	r3, [r7, #12]
 8018b7c:	2200      	movs	r2, #0
 8018b7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8018b82:	68fb      	ldr	r3, [r7, #12]
 8018b84:	2200      	movs	r2, #0
 8018b86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8018b8a:	2301      	movs	r3, #1
 8018b8c:	e000      	b.n	8018b90 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8018b8e:	2300      	movs	r3, #0
}
 8018b90:	4618      	mov	r0, r3
 8018b92:	3710      	adds	r7, #16
 8018b94:	46bd      	mov	sp, r7
 8018b96:	bd80      	pop	{r7, pc}
 8018b98:	fe00e800 	.word	0xfe00e800

08018b9c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8018b9c:	b480      	push	{r7}
 8018b9e:	b085      	sub	sp, #20
 8018ba0:	af00      	add	r7, sp, #0
 8018ba2:	60f8      	str	r0, [r7, #12]
 8018ba4:	607b      	str	r3, [r7, #4]
 8018ba6:	460b      	mov	r3, r1
 8018ba8:	817b      	strh	r3, [r7, #10]
 8018baa:	4613      	mov	r3, r2
 8018bac:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8018bae:	68fb      	ldr	r3, [r7, #12]
 8018bb0:	681b      	ldr	r3, [r3, #0]
 8018bb2:	685a      	ldr	r2, [r3, #4]
 8018bb4:	69bb      	ldr	r3, [r7, #24]
 8018bb6:	0d5b      	lsrs	r3, r3, #21
 8018bb8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8018bbc:	4b0c      	ldr	r3, [pc, #48]	; (8018bf0 <I2C_TransferConfig+0x54>)
 8018bbe:	430b      	orrs	r3, r1
 8018bc0:	43db      	mvns	r3, r3
 8018bc2:	ea02 0103 	and.w	r1, r2, r3
 8018bc6:	897b      	ldrh	r3, [r7, #10]
 8018bc8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8018bcc:	7a7b      	ldrb	r3, [r7, #9]
 8018bce:	041b      	lsls	r3, r3, #16
 8018bd0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8018bd4:	431a      	orrs	r2, r3
 8018bd6:	687b      	ldr	r3, [r7, #4]
 8018bd8:	431a      	orrs	r2, r3
 8018bda:	69bb      	ldr	r3, [r7, #24]
 8018bdc:	431a      	orrs	r2, r3
 8018bde:	68fb      	ldr	r3, [r7, #12]
 8018be0:	681b      	ldr	r3, [r3, #0]
 8018be2:	430a      	orrs	r2, r1
 8018be4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8018be6:	bf00      	nop
 8018be8:	3714      	adds	r7, #20
 8018bea:	46bd      	mov	sp, r7
 8018bec:	bc80      	pop	{r7}
 8018bee:	4770      	bx	lr
 8018bf0:	03ff63ff 	.word	0x03ff63ff

08018bf4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8018bf4:	b480      	push	{r7}
 8018bf6:	b085      	sub	sp, #20
 8018bf8:	af00      	add	r7, sp, #0
 8018bfa:	6078      	str	r0, [r7, #4]
 8018bfc:	460b      	mov	r3, r1
 8018bfe:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8018c00:	2300      	movs	r3, #0
 8018c02:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8018c04:	887b      	ldrh	r3, [r7, #2]
 8018c06:	f003 0301 	and.w	r3, r3, #1
 8018c0a:	2b00      	cmp	r3, #0
 8018c0c:	d00f      	beq.n	8018c2e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8018c0e:	68fb      	ldr	r3, [r7, #12]
 8018c10:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8018c14:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8018c16:	687b      	ldr	r3, [r7, #4]
 8018c18:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8018c1c:	b2db      	uxtb	r3, r3
 8018c1e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8018c22:	2b28      	cmp	r3, #40	; 0x28
 8018c24:	d003      	beq.n	8018c2e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8018c26:	68fb      	ldr	r3, [r7, #12]
 8018c28:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8018c2c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8018c2e:	887b      	ldrh	r3, [r7, #2]
 8018c30:	f003 0302 	and.w	r3, r3, #2
 8018c34:	2b00      	cmp	r3, #0
 8018c36:	d00f      	beq.n	8018c58 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8018c38:	68fb      	ldr	r3, [r7, #12]
 8018c3a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8018c3e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8018c40:	687b      	ldr	r3, [r7, #4]
 8018c42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8018c46:	b2db      	uxtb	r3, r3
 8018c48:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8018c4c:	2b28      	cmp	r3, #40	; 0x28
 8018c4e:	d003      	beq.n	8018c58 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8018c50:	68fb      	ldr	r3, [r7, #12]
 8018c52:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8018c56:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8018c58:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8018c5c:	2b00      	cmp	r3, #0
 8018c5e:	da03      	bge.n	8018c68 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8018c60:	68fb      	ldr	r3, [r7, #12]
 8018c62:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8018c66:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8018c68:	887b      	ldrh	r3, [r7, #2]
 8018c6a:	2b10      	cmp	r3, #16
 8018c6c:	d103      	bne.n	8018c76 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8018c6e:	68fb      	ldr	r3, [r7, #12]
 8018c70:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8018c74:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8018c76:	887b      	ldrh	r3, [r7, #2]
 8018c78:	2b20      	cmp	r3, #32
 8018c7a:	d103      	bne.n	8018c84 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8018c7c:	68fb      	ldr	r3, [r7, #12]
 8018c7e:	f043 0320 	orr.w	r3, r3, #32
 8018c82:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8018c84:	887b      	ldrh	r3, [r7, #2]
 8018c86:	2b40      	cmp	r3, #64	; 0x40
 8018c88:	d103      	bne.n	8018c92 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8018c8a:	68fb      	ldr	r3, [r7, #12]
 8018c8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018c90:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8018c92:	687b      	ldr	r3, [r7, #4]
 8018c94:	681b      	ldr	r3, [r3, #0]
 8018c96:	6819      	ldr	r1, [r3, #0]
 8018c98:	68fb      	ldr	r3, [r7, #12]
 8018c9a:	43da      	mvns	r2, r3
 8018c9c:	687b      	ldr	r3, [r7, #4]
 8018c9e:	681b      	ldr	r3, [r3, #0]
 8018ca0:	400a      	ands	r2, r1
 8018ca2:	601a      	str	r2, [r3, #0]
}
 8018ca4:	bf00      	nop
 8018ca6:	3714      	adds	r7, #20
 8018ca8:	46bd      	mov	sp, r7
 8018caa:	bc80      	pop	{r7}
 8018cac:	4770      	bx	lr

08018cae <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8018cae:	b480      	push	{r7}
 8018cb0:	b083      	sub	sp, #12
 8018cb2:	af00      	add	r7, sp, #0
 8018cb4:	6078      	str	r0, [r7, #4]
 8018cb6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8018cb8:	687b      	ldr	r3, [r7, #4]
 8018cba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8018cbe:	b2db      	uxtb	r3, r3
 8018cc0:	2b20      	cmp	r3, #32
 8018cc2:	d138      	bne.n	8018d36 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8018cc4:	687b      	ldr	r3, [r7, #4]
 8018cc6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8018cca:	2b01      	cmp	r3, #1
 8018ccc:	d101      	bne.n	8018cd2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8018cce:	2302      	movs	r3, #2
 8018cd0:	e032      	b.n	8018d38 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8018cd2:	687b      	ldr	r3, [r7, #4]
 8018cd4:	2201      	movs	r2, #1
 8018cd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8018cda:	687b      	ldr	r3, [r7, #4]
 8018cdc:	2224      	movs	r2, #36	; 0x24
 8018cde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8018ce2:	687b      	ldr	r3, [r7, #4]
 8018ce4:	681b      	ldr	r3, [r3, #0]
 8018ce6:	681a      	ldr	r2, [r3, #0]
 8018ce8:	687b      	ldr	r3, [r7, #4]
 8018cea:	681b      	ldr	r3, [r3, #0]
 8018cec:	f022 0201 	bic.w	r2, r2, #1
 8018cf0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8018cf2:	687b      	ldr	r3, [r7, #4]
 8018cf4:	681b      	ldr	r3, [r3, #0]
 8018cf6:	681a      	ldr	r2, [r3, #0]
 8018cf8:	687b      	ldr	r3, [r7, #4]
 8018cfa:	681b      	ldr	r3, [r3, #0]
 8018cfc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8018d00:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8018d02:	687b      	ldr	r3, [r7, #4]
 8018d04:	681b      	ldr	r3, [r3, #0]
 8018d06:	6819      	ldr	r1, [r3, #0]
 8018d08:	687b      	ldr	r3, [r7, #4]
 8018d0a:	681b      	ldr	r3, [r3, #0]
 8018d0c:	683a      	ldr	r2, [r7, #0]
 8018d0e:	430a      	orrs	r2, r1
 8018d10:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8018d12:	687b      	ldr	r3, [r7, #4]
 8018d14:	681b      	ldr	r3, [r3, #0]
 8018d16:	681a      	ldr	r2, [r3, #0]
 8018d18:	687b      	ldr	r3, [r7, #4]
 8018d1a:	681b      	ldr	r3, [r3, #0]
 8018d1c:	f042 0201 	orr.w	r2, r2, #1
 8018d20:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8018d22:	687b      	ldr	r3, [r7, #4]
 8018d24:	2220      	movs	r2, #32
 8018d26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8018d2a:	687b      	ldr	r3, [r7, #4]
 8018d2c:	2200      	movs	r2, #0
 8018d2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8018d32:	2300      	movs	r3, #0
 8018d34:	e000      	b.n	8018d38 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8018d36:	2302      	movs	r3, #2
  }
}
 8018d38:	4618      	mov	r0, r3
 8018d3a:	370c      	adds	r7, #12
 8018d3c:	46bd      	mov	sp, r7
 8018d3e:	bc80      	pop	{r7}
 8018d40:	4770      	bx	lr

08018d42 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8018d42:	b480      	push	{r7}
 8018d44:	b085      	sub	sp, #20
 8018d46:	af00      	add	r7, sp, #0
 8018d48:	6078      	str	r0, [r7, #4]
 8018d4a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8018d4c:	687b      	ldr	r3, [r7, #4]
 8018d4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8018d52:	b2db      	uxtb	r3, r3
 8018d54:	2b20      	cmp	r3, #32
 8018d56:	d139      	bne.n	8018dcc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8018d58:	687b      	ldr	r3, [r7, #4]
 8018d5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8018d5e:	2b01      	cmp	r3, #1
 8018d60:	d101      	bne.n	8018d66 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8018d62:	2302      	movs	r3, #2
 8018d64:	e033      	b.n	8018dce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8018d66:	687b      	ldr	r3, [r7, #4]
 8018d68:	2201      	movs	r2, #1
 8018d6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8018d6e:	687b      	ldr	r3, [r7, #4]
 8018d70:	2224      	movs	r2, #36	; 0x24
 8018d72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8018d76:	687b      	ldr	r3, [r7, #4]
 8018d78:	681b      	ldr	r3, [r3, #0]
 8018d7a:	681a      	ldr	r2, [r3, #0]
 8018d7c:	687b      	ldr	r3, [r7, #4]
 8018d7e:	681b      	ldr	r3, [r3, #0]
 8018d80:	f022 0201 	bic.w	r2, r2, #1
 8018d84:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8018d86:	687b      	ldr	r3, [r7, #4]
 8018d88:	681b      	ldr	r3, [r3, #0]
 8018d8a:	681b      	ldr	r3, [r3, #0]
 8018d8c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8018d8e:	68fb      	ldr	r3, [r7, #12]
 8018d90:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8018d94:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8018d96:	683b      	ldr	r3, [r7, #0]
 8018d98:	021b      	lsls	r3, r3, #8
 8018d9a:	68fa      	ldr	r2, [r7, #12]
 8018d9c:	4313      	orrs	r3, r2
 8018d9e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8018da0:	687b      	ldr	r3, [r7, #4]
 8018da2:	681b      	ldr	r3, [r3, #0]
 8018da4:	68fa      	ldr	r2, [r7, #12]
 8018da6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8018da8:	687b      	ldr	r3, [r7, #4]
 8018daa:	681b      	ldr	r3, [r3, #0]
 8018dac:	681a      	ldr	r2, [r3, #0]
 8018dae:	687b      	ldr	r3, [r7, #4]
 8018db0:	681b      	ldr	r3, [r3, #0]
 8018db2:	f042 0201 	orr.w	r2, r2, #1
 8018db6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8018db8:	687b      	ldr	r3, [r7, #4]
 8018dba:	2220      	movs	r2, #32
 8018dbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8018dc0:	687b      	ldr	r3, [r7, #4]
 8018dc2:	2200      	movs	r2, #0
 8018dc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8018dc8:	2300      	movs	r3, #0
 8018dca:	e000      	b.n	8018dce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8018dcc:	2302      	movs	r3, #2
  }
}
 8018dce:	4618      	mov	r0, r3
 8018dd0:	3714      	adds	r7, #20
 8018dd2:	46bd      	mov	sp, r7
 8018dd4:	bc80      	pop	{r7}
 8018dd6:	4770      	bx	lr

08018dd8 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8018dd8:	b480      	push	{r7}
 8018dda:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8018ddc:	4b04      	ldr	r3, [pc, #16]	; (8018df0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8018dde:	681b      	ldr	r3, [r3, #0]
 8018de0:	4a03      	ldr	r2, [pc, #12]	; (8018df0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8018de2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8018de6:	6013      	str	r3, [r2, #0]
}
 8018de8:	bf00      	nop
 8018dea:	46bd      	mov	sp, r7
 8018dec:	bc80      	pop	{r7}
 8018dee:	4770      	bx	lr
 8018df0:	58000400 	.word	0x58000400

08018df4 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8018df4:	b580      	push	{r7, lr}
 8018df6:	b082      	sub	sp, #8
 8018df8:	af00      	add	r7, sp, #0
 8018dfa:	6078      	str	r0, [r7, #4]
 8018dfc:	460b      	mov	r3, r1
 8018dfe:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8018e00:	687b      	ldr	r3, [r7, #4]
 8018e02:	2b00      	cmp	r3, #0
 8018e04:	d10c      	bne.n	8018e20 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8018e06:	4b13      	ldr	r3, [pc, #76]	; (8018e54 <HAL_PWR_EnterSLEEPMode+0x60>)
 8018e08:	695b      	ldr	r3, [r3, #20]
 8018e0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8018e0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018e12:	d10d      	bne.n	8018e30 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8018e14:	f000 f83c 	bl	8018e90 <HAL_PWREx_DisableLowPowerRunMode>
 8018e18:	4603      	mov	r3, r0
 8018e1a:	2b00      	cmp	r3, #0
 8018e1c:	d008      	beq.n	8018e30 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8018e1e:	e015      	b.n	8018e4c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8018e20:	4b0c      	ldr	r3, [pc, #48]	; (8018e54 <HAL_PWR_EnterSLEEPMode+0x60>)
 8018e22:	695b      	ldr	r3, [r3, #20]
 8018e24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8018e28:	2b00      	cmp	r3, #0
 8018e2a:	d101      	bne.n	8018e30 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8018e2c:	f000 f822 	bl	8018e74 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8018e30:	4b09      	ldr	r3, [pc, #36]	; (8018e58 <HAL_PWR_EnterSLEEPMode+0x64>)
 8018e32:	691b      	ldr	r3, [r3, #16]
 8018e34:	4a08      	ldr	r2, [pc, #32]	; (8018e58 <HAL_PWR_EnterSLEEPMode+0x64>)
 8018e36:	f023 0304 	bic.w	r3, r3, #4
 8018e3a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8018e3c:	78fb      	ldrb	r3, [r7, #3]
 8018e3e:	2b01      	cmp	r3, #1
 8018e40:	d101      	bne.n	8018e46 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8018e42:	bf30      	wfi
 8018e44:	e002      	b.n	8018e4c <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8018e46:	bf40      	sev
    __WFE();
 8018e48:	bf20      	wfe
    __WFE();
 8018e4a:	bf20      	wfe
  }
}
 8018e4c:	3708      	adds	r7, #8
 8018e4e:	46bd      	mov	sp, r7
 8018e50:	bd80      	pop	{r7, pc}
 8018e52:	bf00      	nop
 8018e54:	58000400 	.word	0x58000400
 8018e58:	e000ed00 	.word	0xe000ed00

08018e5c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8018e5c:	b480      	push	{r7}
 8018e5e:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8018e60:	4b03      	ldr	r3, [pc, #12]	; (8018e70 <HAL_PWREx_GetVoltageRange+0x14>)
 8018e62:	681b      	ldr	r3, [r3, #0]
 8018e64:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8018e68:	4618      	mov	r0, r3
 8018e6a:	46bd      	mov	sp, r7
 8018e6c:	bc80      	pop	{r7}
 8018e6e:	4770      	bx	lr
 8018e70:	58000400 	.word	0x58000400

08018e74 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8018e74:	b480      	push	{r7}
 8018e76:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8018e78:	4b04      	ldr	r3, [pc, #16]	; (8018e8c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8018e7a:	681b      	ldr	r3, [r3, #0]
 8018e7c:	4a03      	ldr	r2, [pc, #12]	; (8018e8c <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8018e7e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8018e82:	6013      	str	r3, [r2, #0]
}
 8018e84:	bf00      	nop
 8018e86:	46bd      	mov	sp, r7
 8018e88:	bc80      	pop	{r7}
 8018e8a:	4770      	bx	lr
 8018e8c:	58000400 	.word	0x58000400

08018e90 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8018e90:	b480      	push	{r7}
 8018e92:	b083      	sub	sp, #12
 8018e94:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8018e96:	4b16      	ldr	r3, [pc, #88]	; (8018ef0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8018e98:	681b      	ldr	r3, [r3, #0]
 8018e9a:	4a15      	ldr	r2, [pc, #84]	; (8018ef0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8018e9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8018ea0:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8018ea2:	4b14      	ldr	r3, [pc, #80]	; (8018ef4 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8018ea4:	681b      	ldr	r3, [r3, #0]
 8018ea6:	2232      	movs	r2, #50	; 0x32
 8018ea8:	fb02 f303 	mul.w	r3, r2, r3
 8018eac:	4a12      	ldr	r2, [pc, #72]	; (8018ef8 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8018eae:	fba2 2303 	umull	r2, r3, r2, r3
 8018eb2:	0c9b      	lsrs	r3, r3, #18
 8018eb4:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8018eb6:	e002      	b.n	8018ebe <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8018eb8:	687b      	ldr	r3, [r7, #4]
 8018eba:	3b01      	subs	r3, #1
 8018ebc:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8018ebe:	4b0c      	ldr	r3, [pc, #48]	; (8018ef0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8018ec0:	695b      	ldr	r3, [r3, #20]
 8018ec2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8018ec6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018eca:	d102      	bne.n	8018ed2 <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8018ecc:	687b      	ldr	r3, [r7, #4]
 8018ece:	2b00      	cmp	r3, #0
 8018ed0:	d1f2      	bne.n	8018eb8 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8018ed2:	4b07      	ldr	r3, [pc, #28]	; (8018ef0 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8018ed4:	695b      	ldr	r3, [r3, #20]
 8018ed6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8018eda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8018ede:	d101      	bne.n	8018ee4 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8018ee0:	2303      	movs	r3, #3
 8018ee2:	e000      	b.n	8018ee6 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8018ee4:	2300      	movs	r3, #0
}
 8018ee6:	4618      	mov	r0, r3
 8018ee8:	370c      	adds	r7, #12
 8018eea:	46bd      	mov	sp, r7
 8018eec:	bc80      	pop	{r7}
 8018eee:	4770      	bx	lr
 8018ef0:	58000400 	.word	0x58000400
 8018ef4:	2000005c 	.word	0x2000005c
 8018ef8:	431bde83 	.word	0x431bde83

08018efc <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8018efc:	b480      	push	{r7}
 8018efe:	b083      	sub	sp, #12
 8018f00:	af00      	add	r7, sp, #0
 8018f02:	4603      	mov	r3, r0
 8018f04:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8018f06:	4b10      	ldr	r3, [pc, #64]	; (8018f48 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8018f08:	681b      	ldr	r3, [r3, #0]
 8018f0a:	f023 0307 	bic.w	r3, r3, #7
 8018f0e:	4a0e      	ldr	r2, [pc, #56]	; (8018f48 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8018f10:	f043 0302 	orr.w	r3, r3, #2
 8018f14:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8018f16:	4b0d      	ldr	r3, [pc, #52]	; (8018f4c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8018f18:	691b      	ldr	r3, [r3, #16]
 8018f1a:	4a0c      	ldr	r2, [pc, #48]	; (8018f4c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8018f1c:	f043 0304 	orr.w	r3, r3, #4
 8018f20:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8018f22:	79fb      	ldrb	r3, [r7, #7]
 8018f24:	2b01      	cmp	r3, #1
 8018f26:	d101      	bne.n	8018f2c <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8018f28:	bf30      	wfi
 8018f2a:	e002      	b.n	8018f32 <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8018f2c:	bf40      	sev
    __WFE();
 8018f2e:	bf20      	wfe
    __WFE();
 8018f30:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8018f32:	4b06      	ldr	r3, [pc, #24]	; (8018f4c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8018f34:	691b      	ldr	r3, [r3, #16]
 8018f36:	4a05      	ldr	r2, [pc, #20]	; (8018f4c <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8018f38:	f023 0304 	bic.w	r3, r3, #4
 8018f3c:	6113      	str	r3, [r2, #16]
}
 8018f3e:	bf00      	nop
 8018f40:	370c      	adds	r7, #12
 8018f42:	46bd      	mov	sp, r7
 8018f44:	bc80      	pop	{r7}
 8018f46:	4770      	bx	lr
 8018f48:	58000400 	.word	0x58000400
 8018f4c:	e000ed00 	.word	0xe000ed00

08018f50 <LL_PWR_IsEnabledBkUpAccess>:
{
 8018f50:	b480      	push	{r7}
 8018f52:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8018f54:	4b06      	ldr	r3, [pc, #24]	; (8018f70 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8018f56:	681b      	ldr	r3, [r3, #0]
 8018f58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8018f5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018f60:	d101      	bne.n	8018f66 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8018f62:	2301      	movs	r3, #1
 8018f64:	e000      	b.n	8018f68 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8018f66:	2300      	movs	r3, #0
}
 8018f68:	4618      	mov	r0, r3
 8018f6a:	46bd      	mov	sp, r7
 8018f6c:	bc80      	pop	{r7}
 8018f6e:	4770      	bx	lr
 8018f70:	58000400 	.word	0x58000400

08018f74 <LL_RCC_HSE_EnableTcxo>:
{
 8018f74:	b480      	push	{r7}
 8018f76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8018f78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8018f7c:	681b      	ldr	r3, [r3, #0]
 8018f7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8018f82:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8018f86:	6013      	str	r3, [r2, #0]
}
 8018f88:	bf00      	nop
 8018f8a:	46bd      	mov	sp, r7
 8018f8c:	bc80      	pop	{r7}
 8018f8e:	4770      	bx	lr

08018f90 <LL_RCC_HSE_DisableTcxo>:
{
 8018f90:	b480      	push	{r7}
 8018f92:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8018f94:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8018f98:	681b      	ldr	r3, [r3, #0]
 8018f9a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8018f9e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8018fa2:	6013      	str	r3, [r2, #0]
}
 8018fa4:	bf00      	nop
 8018fa6:	46bd      	mov	sp, r7
 8018fa8:	bc80      	pop	{r7}
 8018faa:	4770      	bx	lr

08018fac <LL_RCC_HSE_IsEnabledDiv2>:
{
 8018fac:	b480      	push	{r7}
 8018fae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8018fb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8018fb4:	681b      	ldr	r3, [r3, #0]
 8018fb6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8018fba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8018fbe:	d101      	bne.n	8018fc4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8018fc0:	2301      	movs	r3, #1
 8018fc2:	e000      	b.n	8018fc6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8018fc4:	2300      	movs	r3, #0
}
 8018fc6:	4618      	mov	r0, r3
 8018fc8:	46bd      	mov	sp, r7
 8018fca:	bc80      	pop	{r7}
 8018fcc:	4770      	bx	lr

08018fce <LL_RCC_HSE_Enable>:
{
 8018fce:	b480      	push	{r7}
 8018fd0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8018fd2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8018fd6:	681b      	ldr	r3, [r3, #0]
 8018fd8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8018fdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8018fe0:	6013      	str	r3, [r2, #0]
}
 8018fe2:	bf00      	nop
 8018fe4:	46bd      	mov	sp, r7
 8018fe6:	bc80      	pop	{r7}
 8018fe8:	4770      	bx	lr

08018fea <LL_RCC_HSE_Disable>:
{
 8018fea:	b480      	push	{r7}
 8018fec:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8018fee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8018ff2:	681b      	ldr	r3, [r3, #0]
 8018ff4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8018ff8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8018ffc:	6013      	str	r3, [r2, #0]
}
 8018ffe:	bf00      	nop
 8019000:	46bd      	mov	sp, r7
 8019002:	bc80      	pop	{r7}
 8019004:	4770      	bx	lr

08019006 <LL_RCC_HSE_IsReady>:
{
 8019006:	b480      	push	{r7}
 8019008:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 801900a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801900e:	681b      	ldr	r3, [r3, #0]
 8019010:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8019014:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8019018:	d101      	bne.n	801901e <LL_RCC_HSE_IsReady+0x18>
 801901a:	2301      	movs	r3, #1
 801901c:	e000      	b.n	8019020 <LL_RCC_HSE_IsReady+0x1a>
 801901e:	2300      	movs	r3, #0
}
 8019020:	4618      	mov	r0, r3
 8019022:	46bd      	mov	sp, r7
 8019024:	bc80      	pop	{r7}
 8019026:	4770      	bx	lr

08019028 <LL_RCC_HSI_Enable>:
{
 8019028:	b480      	push	{r7}
 801902a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 801902c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019030:	681b      	ldr	r3, [r3, #0]
 8019032:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8019036:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801903a:	6013      	str	r3, [r2, #0]
}
 801903c:	bf00      	nop
 801903e:	46bd      	mov	sp, r7
 8019040:	bc80      	pop	{r7}
 8019042:	4770      	bx	lr

08019044 <LL_RCC_HSI_Disable>:
{
 8019044:	b480      	push	{r7}
 8019046:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8019048:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801904c:	681b      	ldr	r3, [r3, #0]
 801904e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8019052:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8019056:	6013      	str	r3, [r2, #0]
}
 8019058:	bf00      	nop
 801905a:	46bd      	mov	sp, r7
 801905c:	bc80      	pop	{r7}
 801905e:	4770      	bx	lr

08019060 <LL_RCC_HSI_IsReady>:
{
 8019060:	b480      	push	{r7}
 8019062:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8019064:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019068:	681b      	ldr	r3, [r3, #0]
 801906a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801906e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8019072:	d101      	bne.n	8019078 <LL_RCC_HSI_IsReady+0x18>
 8019074:	2301      	movs	r3, #1
 8019076:	e000      	b.n	801907a <LL_RCC_HSI_IsReady+0x1a>
 8019078:	2300      	movs	r3, #0
}
 801907a:	4618      	mov	r0, r3
 801907c:	46bd      	mov	sp, r7
 801907e:	bc80      	pop	{r7}
 8019080:	4770      	bx	lr

08019082 <LL_RCC_HSI_SetCalibTrimming>:
{
 8019082:	b480      	push	{r7}
 8019084:	b083      	sub	sp, #12
 8019086:	af00      	add	r7, sp, #0
 8019088:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 801908a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801908e:	685b      	ldr	r3, [r3, #4]
 8019090:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8019094:	687b      	ldr	r3, [r7, #4]
 8019096:	061b      	lsls	r3, r3, #24
 8019098:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801909c:	4313      	orrs	r3, r2
 801909e:	604b      	str	r3, [r1, #4]
}
 80190a0:	bf00      	nop
 80190a2:	370c      	adds	r7, #12
 80190a4:	46bd      	mov	sp, r7
 80190a6:	bc80      	pop	{r7}
 80190a8:	4770      	bx	lr

080190aa <LL_RCC_LSE_IsReady>:
{
 80190aa:	b480      	push	{r7}
 80190ac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80190ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80190b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80190b6:	f003 0302 	and.w	r3, r3, #2
 80190ba:	2b02      	cmp	r3, #2
 80190bc:	d101      	bne.n	80190c2 <LL_RCC_LSE_IsReady+0x18>
 80190be:	2301      	movs	r3, #1
 80190c0:	e000      	b.n	80190c4 <LL_RCC_LSE_IsReady+0x1a>
 80190c2:	2300      	movs	r3, #0
}
 80190c4:	4618      	mov	r0, r3
 80190c6:	46bd      	mov	sp, r7
 80190c8:	bc80      	pop	{r7}
 80190ca:	4770      	bx	lr

080190cc <LL_RCC_LSI_Enable>:
{
 80190cc:	b480      	push	{r7}
 80190ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 80190d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80190d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80190d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80190dc:	f043 0301 	orr.w	r3, r3, #1
 80190e0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80190e4:	bf00      	nop
 80190e6:	46bd      	mov	sp, r7
 80190e8:	bc80      	pop	{r7}
 80190ea:	4770      	bx	lr

080190ec <LL_RCC_LSI_Disable>:
{
 80190ec:	b480      	push	{r7}
 80190ee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80190f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80190f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80190f8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80190fc:	f023 0301 	bic.w	r3, r3, #1
 8019100:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8019104:	bf00      	nop
 8019106:	46bd      	mov	sp, r7
 8019108:	bc80      	pop	{r7}
 801910a:	4770      	bx	lr

0801910c <LL_RCC_LSI_IsReady>:
{
 801910c:	b480      	push	{r7}
 801910e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8019110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019114:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8019118:	f003 0302 	and.w	r3, r3, #2
 801911c:	2b02      	cmp	r3, #2
 801911e:	d101      	bne.n	8019124 <LL_RCC_LSI_IsReady+0x18>
 8019120:	2301      	movs	r3, #1
 8019122:	e000      	b.n	8019126 <LL_RCC_LSI_IsReady+0x1a>
 8019124:	2300      	movs	r3, #0
}
 8019126:	4618      	mov	r0, r3
 8019128:	46bd      	mov	sp, r7
 801912a:	bc80      	pop	{r7}
 801912c:	4770      	bx	lr

0801912e <LL_RCC_MSI_Enable>:
{
 801912e:	b480      	push	{r7}
 8019130:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8019132:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019136:	681b      	ldr	r3, [r3, #0]
 8019138:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 801913c:	f043 0301 	orr.w	r3, r3, #1
 8019140:	6013      	str	r3, [r2, #0]
}
 8019142:	bf00      	nop
 8019144:	46bd      	mov	sp, r7
 8019146:	bc80      	pop	{r7}
 8019148:	4770      	bx	lr

0801914a <LL_RCC_MSI_Disable>:
{
 801914a:	b480      	push	{r7}
 801914c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 801914e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019152:	681b      	ldr	r3, [r3, #0]
 8019154:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8019158:	f023 0301 	bic.w	r3, r3, #1
 801915c:	6013      	str	r3, [r2, #0]
}
 801915e:	bf00      	nop
 8019160:	46bd      	mov	sp, r7
 8019162:	bc80      	pop	{r7}
 8019164:	4770      	bx	lr

08019166 <LL_RCC_MSI_IsReady>:
{
 8019166:	b480      	push	{r7}
 8019168:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 801916a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801916e:	681b      	ldr	r3, [r3, #0]
 8019170:	f003 0302 	and.w	r3, r3, #2
 8019174:	2b02      	cmp	r3, #2
 8019176:	d101      	bne.n	801917c <LL_RCC_MSI_IsReady+0x16>
 8019178:	2301      	movs	r3, #1
 801917a:	e000      	b.n	801917e <LL_RCC_MSI_IsReady+0x18>
 801917c:	2300      	movs	r3, #0
}
 801917e:	4618      	mov	r0, r3
 8019180:	46bd      	mov	sp, r7
 8019182:	bc80      	pop	{r7}
 8019184:	4770      	bx	lr

08019186 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8019186:	b480      	push	{r7}
 8019188:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 801918a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801918e:	681b      	ldr	r3, [r3, #0]
 8019190:	f003 0308 	and.w	r3, r3, #8
 8019194:	2b08      	cmp	r3, #8
 8019196:	d101      	bne.n	801919c <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8019198:	2301      	movs	r3, #1
 801919a:	e000      	b.n	801919e <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 801919c:	2300      	movs	r3, #0
}
 801919e:	4618      	mov	r0, r3
 80191a0:	46bd      	mov	sp, r7
 80191a2:	bc80      	pop	{r7}
 80191a4:	4770      	bx	lr

080191a6 <LL_RCC_MSI_GetRange>:
{
 80191a6:	b480      	push	{r7}
 80191a8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80191aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80191ae:	681b      	ldr	r3, [r3, #0]
 80191b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80191b4:	4618      	mov	r0, r3
 80191b6:	46bd      	mov	sp, r7
 80191b8:	bc80      	pop	{r7}
 80191ba:	4770      	bx	lr

080191bc <LL_RCC_MSI_GetRangeAfterStandby>:
{
 80191bc:	b480      	push	{r7}
 80191be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80191c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80191c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80191c8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 80191cc:	4618      	mov	r0, r3
 80191ce:	46bd      	mov	sp, r7
 80191d0:	bc80      	pop	{r7}
 80191d2:	4770      	bx	lr

080191d4 <LL_RCC_MSI_SetCalibTrimming>:
{
 80191d4:	b480      	push	{r7}
 80191d6:	b083      	sub	sp, #12
 80191d8:	af00      	add	r7, sp, #0
 80191da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80191dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80191e0:	685b      	ldr	r3, [r3, #4]
 80191e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80191e6:	687b      	ldr	r3, [r7, #4]
 80191e8:	021b      	lsls	r3, r3, #8
 80191ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80191ee:	4313      	orrs	r3, r2
 80191f0:	604b      	str	r3, [r1, #4]
}
 80191f2:	bf00      	nop
 80191f4:	370c      	adds	r7, #12
 80191f6:	46bd      	mov	sp, r7
 80191f8:	bc80      	pop	{r7}
 80191fa:	4770      	bx	lr

080191fc <LL_RCC_SetSysClkSource>:
{
 80191fc:	b480      	push	{r7}
 80191fe:	b083      	sub	sp, #12
 8019200:	af00      	add	r7, sp, #0
 8019202:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8019204:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019208:	689b      	ldr	r3, [r3, #8]
 801920a:	f023 0203 	bic.w	r2, r3, #3
 801920e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8019212:	687b      	ldr	r3, [r7, #4]
 8019214:	4313      	orrs	r3, r2
 8019216:	608b      	str	r3, [r1, #8]
}
 8019218:	bf00      	nop
 801921a:	370c      	adds	r7, #12
 801921c:	46bd      	mov	sp, r7
 801921e:	bc80      	pop	{r7}
 8019220:	4770      	bx	lr

08019222 <LL_RCC_GetSysClkSource>:
{
 8019222:	b480      	push	{r7}
 8019224:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8019226:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801922a:	689b      	ldr	r3, [r3, #8]
 801922c:	f003 030c 	and.w	r3, r3, #12
}
 8019230:	4618      	mov	r0, r3
 8019232:	46bd      	mov	sp, r7
 8019234:	bc80      	pop	{r7}
 8019236:	4770      	bx	lr

08019238 <LL_RCC_SetAHBPrescaler>:
{
 8019238:	b480      	push	{r7}
 801923a:	b083      	sub	sp, #12
 801923c:	af00      	add	r7, sp, #0
 801923e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8019240:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019244:	689b      	ldr	r3, [r3, #8]
 8019246:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 801924a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801924e:	687b      	ldr	r3, [r7, #4]
 8019250:	4313      	orrs	r3, r2
 8019252:	608b      	str	r3, [r1, #8]
}
 8019254:	bf00      	nop
 8019256:	370c      	adds	r7, #12
 8019258:	46bd      	mov	sp, r7
 801925a:	bc80      	pop	{r7}
 801925c:	4770      	bx	lr

0801925e <LL_C2_RCC_SetAHBPrescaler>:
{
 801925e:	b480      	push	{r7}
 8019260:	b083      	sub	sp, #12
 8019262:	af00      	add	r7, sp, #0
 8019264:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8019266:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801926a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 801926e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8019272:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8019276:	687b      	ldr	r3, [r7, #4]
 8019278:	4313      	orrs	r3, r2
 801927a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 801927e:	bf00      	nop
 8019280:	370c      	adds	r7, #12
 8019282:	46bd      	mov	sp, r7
 8019284:	bc80      	pop	{r7}
 8019286:	4770      	bx	lr

08019288 <LL_RCC_SetAHB3Prescaler>:
{
 8019288:	b480      	push	{r7}
 801928a:	b083      	sub	sp, #12
 801928c:	af00      	add	r7, sp, #0
 801928e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8019290:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019294:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8019298:	f023 020f 	bic.w	r2, r3, #15
 801929c:	687b      	ldr	r3, [r7, #4]
 801929e:	091b      	lsrs	r3, r3, #4
 80192a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80192a4:	4313      	orrs	r3, r2
 80192a6:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80192aa:	bf00      	nop
 80192ac:	370c      	adds	r7, #12
 80192ae:	46bd      	mov	sp, r7
 80192b0:	bc80      	pop	{r7}
 80192b2:	4770      	bx	lr

080192b4 <LL_RCC_SetAPB1Prescaler>:
{
 80192b4:	b480      	push	{r7}
 80192b6:	b083      	sub	sp, #12
 80192b8:	af00      	add	r7, sp, #0
 80192ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80192bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80192c0:	689b      	ldr	r3, [r3, #8]
 80192c2:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80192c6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80192ca:	687b      	ldr	r3, [r7, #4]
 80192cc:	4313      	orrs	r3, r2
 80192ce:	608b      	str	r3, [r1, #8]
}
 80192d0:	bf00      	nop
 80192d2:	370c      	adds	r7, #12
 80192d4:	46bd      	mov	sp, r7
 80192d6:	bc80      	pop	{r7}
 80192d8:	4770      	bx	lr

080192da <LL_RCC_SetAPB2Prescaler>:
{
 80192da:	b480      	push	{r7}
 80192dc:	b083      	sub	sp, #12
 80192de:	af00      	add	r7, sp, #0
 80192e0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80192e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80192e6:	689b      	ldr	r3, [r3, #8]
 80192e8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80192ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80192f0:	687b      	ldr	r3, [r7, #4]
 80192f2:	4313      	orrs	r3, r2
 80192f4:	608b      	str	r3, [r1, #8]
}
 80192f6:	bf00      	nop
 80192f8:	370c      	adds	r7, #12
 80192fa:	46bd      	mov	sp, r7
 80192fc:	bc80      	pop	{r7}
 80192fe:	4770      	bx	lr

08019300 <LL_RCC_GetAHBPrescaler>:
{
 8019300:	b480      	push	{r7}
 8019302:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8019304:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019308:	689b      	ldr	r3, [r3, #8]
 801930a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 801930e:	4618      	mov	r0, r3
 8019310:	46bd      	mov	sp, r7
 8019312:	bc80      	pop	{r7}
 8019314:	4770      	bx	lr

08019316 <LL_RCC_GetAHB3Prescaler>:
{
 8019316:	b480      	push	{r7}
 8019318:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 801931a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801931e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8019322:	011b      	lsls	r3, r3, #4
 8019324:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8019328:	4618      	mov	r0, r3
 801932a:	46bd      	mov	sp, r7
 801932c:	bc80      	pop	{r7}
 801932e:	4770      	bx	lr

08019330 <LL_RCC_GetAPB1Prescaler>:
{
 8019330:	b480      	push	{r7}
 8019332:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8019334:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019338:	689b      	ldr	r3, [r3, #8]
 801933a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 801933e:	4618      	mov	r0, r3
 8019340:	46bd      	mov	sp, r7
 8019342:	bc80      	pop	{r7}
 8019344:	4770      	bx	lr

08019346 <LL_RCC_GetAPB2Prescaler>:
{
 8019346:	b480      	push	{r7}
 8019348:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 801934a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801934e:	689b      	ldr	r3, [r3, #8]
 8019350:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8019354:	4618      	mov	r0, r3
 8019356:	46bd      	mov	sp, r7
 8019358:	bc80      	pop	{r7}
 801935a:	4770      	bx	lr

0801935c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 801935c:	b480      	push	{r7}
 801935e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8019360:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019364:	681b      	ldr	r3, [r3, #0]
 8019366:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 801936a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801936e:	6013      	str	r3, [r2, #0]
}
 8019370:	bf00      	nop
 8019372:	46bd      	mov	sp, r7
 8019374:	bc80      	pop	{r7}
 8019376:	4770      	bx	lr

08019378 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8019378:	b480      	push	{r7}
 801937a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 801937c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019380:	681b      	ldr	r3, [r3, #0]
 8019382:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8019386:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801938a:	6013      	str	r3, [r2, #0]
}
 801938c:	bf00      	nop
 801938e:	46bd      	mov	sp, r7
 8019390:	bc80      	pop	{r7}
 8019392:	4770      	bx	lr

08019394 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8019394:	b480      	push	{r7}
 8019396:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8019398:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801939c:	681b      	ldr	r3, [r3, #0]
 801939e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80193a2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80193a6:	d101      	bne.n	80193ac <LL_RCC_PLL_IsReady+0x18>
 80193a8:	2301      	movs	r3, #1
 80193aa:	e000      	b.n	80193ae <LL_RCC_PLL_IsReady+0x1a>
 80193ac:	2300      	movs	r3, #0
}
 80193ae:	4618      	mov	r0, r3
 80193b0:	46bd      	mov	sp, r7
 80193b2:	bc80      	pop	{r7}
 80193b4:	4770      	bx	lr

080193b6 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80193b6:	b480      	push	{r7}
 80193b8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80193ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80193be:	68db      	ldr	r3, [r3, #12]
 80193c0:	0a1b      	lsrs	r3, r3, #8
 80193c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80193c6:	4618      	mov	r0, r3
 80193c8:	46bd      	mov	sp, r7
 80193ca:	bc80      	pop	{r7}
 80193cc:	4770      	bx	lr

080193ce <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80193ce:	b480      	push	{r7}
 80193d0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80193d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80193d6:	68db      	ldr	r3, [r3, #12]
 80193d8:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80193dc:	4618      	mov	r0, r3
 80193de:	46bd      	mov	sp, r7
 80193e0:	bc80      	pop	{r7}
 80193e2:	4770      	bx	lr

080193e4 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80193e4:	b480      	push	{r7}
 80193e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80193e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80193ec:	68db      	ldr	r3, [r3, #12]
 80193ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80193f2:	4618      	mov	r0, r3
 80193f4:	46bd      	mov	sp, r7
 80193f6:	bc80      	pop	{r7}
 80193f8:	4770      	bx	lr

080193fa <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80193fa:	b480      	push	{r7}
 80193fc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80193fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019402:	68db      	ldr	r3, [r3, #12]
 8019404:	f003 0303 	and.w	r3, r3, #3
}
 8019408:	4618      	mov	r0, r3
 801940a:	46bd      	mov	sp, r7
 801940c:	bc80      	pop	{r7}
 801940e:	4770      	bx	lr

08019410 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8019410:	b480      	push	{r7}
 8019412:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8019414:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019418:	689b      	ldr	r3, [r3, #8]
 801941a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801941e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8019422:	d101      	bne.n	8019428 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8019424:	2301      	movs	r3, #1
 8019426:	e000      	b.n	801942a <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8019428:	2300      	movs	r3, #0
}
 801942a:	4618      	mov	r0, r3
 801942c:	46bd      	mov	sp, r7
 801942e:	bc80      	pop	{r7}
 8019430:	4770      	bx	lr

08019432 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8019432:	b480      	push	{r7}
 8019434:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8019436:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801943a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 801943e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8019442:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8019446:	d101      	bne.n	801944c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8019448:	2301      	movs	r3, #1
 801944a:	e000      	b.n	801944e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 801944c:	2300      	movs	r3, #0
}
 801944e:	4618      	mov	r0, r3
 8019450:	46bd      	mov	sp, r7
 8019452:	bc80      	pop	{r7}
 8019454:	4770      	bx	lr

08019456 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8019456:	b480      	push	{r7}
 8019458:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 801945a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801945e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8019462:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8019466:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801946a:	d101      	bne.n	8019470 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 801946c:	2301      	movs	r3, #1
 801946e:	e000      	b.n	8019472 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8019470:	2300      	movs	r3, #0
}
 8019472:	4618      	mov	r0, r3
 8019474:	46bd      	mov	sp, r7
 8019476:	bc80      	pop	{r7}
 8019478:	4770      	bx	lr

0801947a <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 801947a:	b480      	push	{r7}
 801947c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 801947e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019482:	689b      	ldr	r3, [r3, #8]
 8019484:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8019488:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 801948c:	d101      	bne.n	8019492 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 801948e:	2301      	movs	r3, #1
 8019490:	e000      	b.n	8019494 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8019492:	2300      	movs	r3, #0
}
 8019494:	4618      	mov	r0, r3
 8019496:	46bd      	mov	sp, r7
 8019498:	bc80      	pop	{r7}
 801949a:	4770      	bx	lr

0801949c <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 801949c:	b480      	push	{r7}
 801949e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80194a0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80194a4:	689b      	ldr	r3, [r3, #8]
 80194a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80194aa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80194ae:	d101      	bne.n	80194b4 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80194b0:	2301      	movs	r3, #1
 80194b2:	e000      	b.n	80194b6 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80194b4:	2300      	movs	r3, #0
}
 80194b6:	4618      	mov	r0, r3
 80194b8:	46bd      	mov	sp, r7
 80194ba:	bc80      	pop	{r7}
 80194bc:	4770      	bx	lr
	...

080194c0 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80194c0:	b580      	push	{r7, lr}
 80194c2:	b088      	sub	sp, #32
 80194c4:	af00      	add	r7, sp, #0
 80194c6:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80194c8:	687b      	ldr	r3, [r7, #4]
 80194ca:	2b00      	cmp	r3, #0
 80194cc:	d101      	bne.n	80194d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80194ce:	2301      	movs	r3, #1
 80194d0:	e38a      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80194d2:	f7ff fea6 	bl	8019222 <LL_RCC_GetSysClkSource>
 80194d6:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80194d8:	f7ff ff8f 	bl	80193fa <LL_RCC_PLL_GetMainSource>
 80194dc:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80194de:	687b      	ldr	r3, [r7, #4]
 80194e0:	681b      	ldr	r3, [r3, #0]
 80194e2:	f003 0320 	and.w	r3, r3, #32
 80194e6:	2b00      	cmp	r3, #0
 80194e8:	f000 80c9 	beq.w	801967e <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80194ec:	69fb      	ldr	r3, [r7, #28]
 80194ee:	2b00      	cmp	r3, #0
 80194f0:	d005      	beq.n	80194fe <HAL_RCC_OscConfig+0x3e>
 80194f2:	69fb      	ldr	r3, [r7, #28]
 80194f4:	2b0c      	cmp	r3, #12
 80194f6:	d17b      	bne.n	80195f0 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80194f8:	69bb      	ldr	r3, [r7, #24]
 80194fa:	2b01      	cmp	r3, #1
 80194fc:	d178      	bne.n	80195f0 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80194fe:	f7ff fe32 	bl	8019166 <LL_RCC_MSI_IsReady>
 8019502:	4603      	mov	r3, r0
 8019504:	2b00      	cmp	r3, #0
 8019506:	d005      	beq.n	8019514 <HAL_RCC_OscConfig+0x54>
 8019508:	687b      	ldr	r3, [r7, #4]
 801950a:	6a1b      	ldr	r3, [r3, #32]
 801950c:	2b00      	cmp	r3, #0
 801950e:	d101      	bne.n	8019514 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8019510:	2301      	movs	r3, #1
 8019512:	e369      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8019514:	687b      	ldr	r3, [r7, #4]
 8019516:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8019518:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801951c:	681b      	ldr	r3, [r3, #0]
 801951e:	f003 0308 	and.w	r3, r3, #8
 8019522:	2b00      	cmp	r3, #0
 8019524:	d005      	beq.n	8019532 <HAL_RCC_OscConfig+0x72>
 8019526:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801952a:	681b      	ldr	r3, [r3, #0]
 801952c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8019530:	e006      	b.n	8019540 <HAL_RCC_OscConfig+0x80>
 8019532:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019536:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801953a:	091b      	lsrs	r3, r3, #4
 801953c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8019540:	4293      	cmp	r3, r2
 8019542:	d222      	bcs.n	801958a <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8019544:	687b      	ldr	r3, [r7, #4]
 8019546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8019548:	4618      	mov	r0, r3
 801954a:	f000 fd6d 	bl	801a028 <RCC_SetFlashLatencyFromMSIRange>
 801954e:	4603      	mov	r3, r0
 8019550:	2b00      	cmp	r3, #0
 8019552:	d001      	beq.n	8019558 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 8019554:	2301      	movs	r3, #1
 8019556:	e347      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8019558:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801955c:	681b      	ldr	r3, [r3, #0]
 801955e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8019562:	f043 0308 	orr.w	r3, r3, #8
 8019566:	6013      	str	r3, [r2, #0]
 8019568:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801956c:	681b      	ldr	r3, [r3, #0]
 801956e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8019572:	687b      	ldr	r3, [r7, #4]
 8019574:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8019576:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801957a:	4313      	orrs	r3, r2
 801957c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 801957e:	687b      	ldr	r3, [r7, #4]
 8019580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019582:	4618      	mov	r0, r3
 8019584:	f7ff fe26 	bl	80191d4 <LL_RCC_MSI_SetCalibTrimming>
 8019588:	e021      	b.n	80195ce <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 801958a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801958e:	681b      	ldr	r3, [r3, #0]
 8019590:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8019594:	f043 0308 	orr.w	r3, r3, #8
 8019598:	6013      	str	r3, [r2, #0]
 801959a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801959e:	681b      	ldr	r3, [r3, #0]
 80195a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80195a4:	687b      	ldr	r3, [r7, #4]
 80195a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80195a8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80195ac:	4313      	orrs	r3, r2
 80195ae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80195b0:	687b      	ldr	r3, [r7, #4]
 80195b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80195b4:	4618      	mov	r0, r3
 80195b6:	f7ff fe0d 	bl	80191d4 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80195ba:	687b      	ldr	r3, [r7, #4]
 80195bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80195be:	4618      	mov	r0, r3
 80195c0:	f000 fd32 	bl	801a028 <RCC_SetFlashLatencyFromMSIRange>
 80195c4:	4603      	mov	r3, r0
 80195c6:	2b00      	cmp	r3, #0
 80195c8:	d001      	beq.n	80195ce <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 80195ca:	2301      	movs	r3, #1
 80195cc:	e30c      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80195ce:	f000 fcf3 	bl	8019fb8 <HAL_RCC_GetHCLKFreq>
 80195d2:	4603      	mov	r3, r0
 80195d4:	4ab4      	ldr	r2, [pc, #720]	; (80198a8 <HAL_RCC_OscConfig+0x3e8>)
 80195d6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80195d8:	4bb4      	ldr	r3, [pc, #720]	; (80198ac <HAL_RCC_OscConfig+0x3ec>)
 80195da:	681b      	ldr	r3, [r3, #0]
 80195dc:	4618      	mov	r0, r3
 80195de:	f7f9 fabb 	bl	8012b58 <HAL_InitTick>
 80195e2:	4603      	mov	r3, r0
 80195e4:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80195e6:	7cfb      	ldrb	r3, [r7, #19]
 80195e8:	2b00      	cmp	r3, #0
 80195ea:	d047      	beq.n	801967c <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 80195ec:	7cfb      	ldrb	r3, [r7, #19]
 80195ee:	e2fb      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80195f0:	687b      	ldr	r3, [r7, #4]
 80195f2:	6a1b      	ldr	r3, [r3, #32]
 80195f4:	2b00      	cmp	r3, #0
 80195f6:	d02c      	beq.n	8019652 <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80195f8:	f7ff fd99 	bl	801912e <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80195fc:	f7f9 fab6 	bl	8012b6c <HAL_GetTick>
 8019600:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8019602:	e008      	b.n	8019616 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8019604:	f7f9 fab2 	bl	8012b6c <HAL_GetTick>
 8019608:	4602      	mov	r2, r0
 801960a:	697b      	ldr	r3, [r7, #20]
 801960c:	1ad3      	subs	r3, r2, r3
 801960e:	2b02      	cmp	r3, #2
 8019610:	d901      	bls.n	8019616 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 8019612:	2303      	movs	r3, #3
 8019614:	e2e8      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 8019616:	f7ff fda6 	bl	8019166 <LL_RCC_MSI_IsReady>
 801961a:	4603      	mov	r3, r0
 801961c:	2b00      	cmp	r3, #0
 801961e:	d0f1      	beq.n	8019604 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8019620:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019624:	681b      	ldr	r3, [r3, #0]
 8019626:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 801962a:	f043 0308 	orr.w	r3, r3, #8
 801962e:	6013      	str	r3, [r2, #0]
 8019630:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019634:	681b      	ldr	r3, [r3, #0]
 8019636:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 801963a:	687b      	ldr	r3, [r7, #4]
 801963c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801963e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8019642:	4313      	orrs	r3, r2
 8019644:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8019646:	687b      	ldr	r3, [r7, #4]
 8019648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801964a:	4618      	mov	r0, r3
 801964c:	f7ff fdc2 	bl	80191d4 <LL_RCC_MSI_SetCalibTrimming>
 8019650:	e015      	b.n	801967e <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8019652:	f7ff fd7a 	bl	801914a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8019656:	f7f9 fa89 	bl	8012b6c <HAL_GetTick>
 801965a:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 801965c:	e008      	b.n	8019670 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 801965e:	f7f9 fa85 	bl	8012b6c <HAL_GetTick>
 8019662:	4602      	mov	r2, r0
 8019664:	697b      	ldr	r3, [r7, #20]
 8019666:	1ad3      	subs	r3, r2, r3
 8019668:	2b02      	cmp	r3, #2
 801966a:	d901      	bls.n	8019670 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 801966c:	2303      	movs	r3, #3
 801966e:	e2bb      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 8019670:	f7ff fd79 	bl	8019166 <LL_RCC_MSI_IsReady>
 8019674:	4603      	mov	r3, r0
 8019676:	2b00      	cmp	r3, #0
 8019678:	d1f1      	bne.n	801965e <HAL_RCC_OscConfig+0x19e>
 801967a:	e000      	b.n	801967e <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 801967c:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 801967e:	687b      	ldr	r3, [r7, #4]
 8019680:	681b      	ldr	r3, [r3, #0]
 8019682:	f003 0301 	and.w	r3, r3, #1
 8019686:	2b00      	cmp	r3, #0
 8019688:	d05f      	beq.n	801974a <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 801968a:	69fb      	ldr	r3, [r7, #28]
 801968c:	2b08      	cmp	r3, #8
 801968e:	d005      	beq.n	801969c <HAL_RCC_OscConfig+0x1dc>
 8019690:	69fb      	ldr	r3, [r7, #28]
 8019692:	2b0c      	cmp	r3, #12
 8019694:	d10d      	bne.n	80196b2 <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8019696:	69bb      	ldr	r3, [r7, #24]
 8019698:	2b03      	cmp	r3, #3
 801969a:	d10a      	bne.n	80196b2 <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801969c:	f7ff fcb3 	bl	8019006 <LL_RCC_HSE_IsReady>
 80196a0:	4603      	mov	r3, r0
 80196a2:	2b00      	cmp	r3, #0
 80196a4:	d050      	beq.n	8019748 <HAL_RCC_OscConfig+0x288>
 80196a6:	687b      	ldr	r3, [r7, #4]
 80196a8:	685b      	ldr	r3, [r3, #4]
 80196aa:	2b00      	cmp	r3, #0
 80196ac:	d14c      	bne.n	8019748 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 80196ae:	2301      	movs	r3, #1
 80196b0:	e29a      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80196b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80196b6:	681b      	ldr	r3, [r3, #0]
 80196b8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80196bc:	687b      	ldr	r3, [r7, #4]
 80196be:	689b      	ldr	r3, [r3, #8]
 80196c0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80196c4:	4313      	orrs	r3, r2
 80196c6:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80196c8:	687b      	ldr	r3, [r7, #4]
 80196ca:	685b      	ldr	r3, [r3, #4]
 80196cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80196d0:	d102      	bne.n	80196d8 <HAL_RCC_OscConfig+0x218>
 80196d2:	f7ff fc7c 	bl	8018fce <LL_RCC_HSE_Enable>
 80196d6:	e00d      	b.n	80196f4 <HAL_RCC_OscConfig+0x234>
 80196d8:	687b      	ldr	r3, [r7, #4]
 80196da:	685b      	ldr	r3, [r3, #4]
 80196dc:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80196e0:	d104      	bne.n	80196ec <HAL_RCC_OscConfig+0x22c>
 80196e2:	f7ff fc47 	bl	8018f74 <LL_RCC_HSE_EnableTcxo>
 80196e6:	f7ff fc72 	bl	8018fce <LL_RCC_HSE_Enable>
 80196ea:	e003      	b.n	80196f4 <HAL_RCC_OscConfig+0x234>
 80196ec:	f7ff fc7d 	bl	8018fea <LL_RCC_HSE_Disable>
 80196f0:	f7ff fc4e 	bl	8018f90 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80196f4:	687b      	ldr	r3, [r7, #4]
 80196f6:	685b      	ldr	r3, [r3, #4]
 80196f8:	2b00      	cmp	r3, #0
 80196fa:	d012      	beq.n	8019722 <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80196fc:	f7f9 fa36 	bl	8012b6c <HAL_GetTick>
 8019700:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8019702:	e008      	b.n	8019716 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8019704:	f7f9 fa32 	bl	8012b6c <HAL_GetTick>
 8019708:	4602      	mov	r2, r0
 801970a:	697b      	ldr	r3, [r7, #20]
 801970c:	1ad3      	subs	r3, r2, r3
 801970e:	2b64      	cmp	r3, #100	; 0x64
 8019710:	d901      	bls.n	8019716 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 8019712:	2303      	movs	r3, #3
 8019714:	e268      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 8019716:	f7ff fc76 	bl	8019006 <LL_RCC_HSE_IsReady>
 801971a:	4603      	mov	r3, r0
 801971c:	2b00      	cmp	r3, #0
 801971e:	d0f1      	beq.n	8019704 <HAL_RCC_OscConfig+0x244>
 8019720:	e013      	b.n	801974a <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8019722:	f7f9 fa23 	bl	8012b6c <HAL_GetTick>
 8019726:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8019728:	e008      	b.n	801973c <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 801972a:	f7f9 fa1f 	bl	8012b6c <HAL_GetTick>
 801972e:	4602      	mov	r2, r0
 8019730:	697b      	ldr	r3, [r7, #20]
 8019732:	1ad3      	subs	r3, r2, r3
 8019734:	2b64      	cmp	r3, #100	; 0x64
 8019736:	d901      	bls.n	801973c <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8019738:	2303      	movs	r3, #3
 801973a:	e255      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 801973c:	f7ff fc63 	bl	8019006 <LL_RCC_HSE_IsReady>
 8019740:	4603      	mov	r3, r0
 8019742:	2b00      	cmp	r3, #0
 8019744:	d1f1      	bne.n	801972a <HAL_RCC_OscConfig+0x26a>
 8019746:	e000      	b.n	801974a <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8019748:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801974a:	687b      	ldr	r3, [r7, #4]
 801974c:	681b      	ldr	r3, [r3, #0]
 801974e:	f003 0302 	and.w	r3, r3, #2
 8019752:	2b00      	cmp	r3, #0
 8019754:	d04b      	beq.n	80197ee <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8019756:	69fb      	ldr	r3, [r7, #28]
 8019758:	2b04      	cmp	r3, #4
 801975a:	d005      	beq.n	8019768 <HAL_RCC_OscConfig+0x2a8>
 801975c:	69fb      	ldr	r3, [r7, #28]
 801975e:	2b0c      	cmp	r3, #12
 8019760:	d113      	bne.n	801978a <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8019762:	69bb      	ldr	r3, [r7, #24]
 8019764:	2b02      	cmp	r3, #2
 8019766:	d110      	bne.n	801978a <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8019768:	f7ff fc7a 	bl	8019060 <LL_RCC_HSI_IsReady>
 801976c:	4603      	mov	r3, r0
 801976e:	2b00      	cmp	r3, #0
 8019770:	d005      	beq.n	801977e <HAL_RCC_OscConfig+0x2be>
 8019772:	687b      	ldr	r3, [r7, #4]
 8019774:	691b      	ldr	r3, [r3, #16]
 8019776:	2b00      	cmp	r3, #0
 8019778:	d101      	bne.n	801977e <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 801977a:	2301      	movs	r3, #1
 801977c:	e234      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801977e:	687b      	ldr	r3, [r7, #4]
 8019780:	695b      	ldr	r3, [r3, #20]
 8019782:	4618      	mov	r0, r3
 8019784:	f7ff fc7d 	bl	8019082 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8019788:	e031      	b.n	80197ee <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 801978a:	687b      	ldr	r3, [r7, #4]
 801978c:	691b      	ldr	r3, [r3, #16]
 801978e:	2b00      	cmp	r3, #0
 8019790:	d019      	beq.n	80197c6 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8019792:	f7ff fc49 	bl	8019028 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8019796:	f7f9 f9e9 	bl	8012b6c <HAL_GetTick>
 801979a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 801979c:	e008      	b.n	80197b0 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801979e:	f7f9 f9e5 	bl	8012b6c <HAL_GetTick>
 80197a2:	4602      	mov	r2, r0
 80197a4:	697b      	ldr	r3, [r7, #20]
 80197a6:	1ad3      	subs	r3, r2, r3
 80197a8:	2b02      	cmp	r3, #2
 80197aa:	d901      	bls.n	80197b0 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 80197ac:	2303      	movs	r3, #3
 80197ae:	e21b      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 80197b0:	f7ff fc56 	bl	8019060 <LL_RCC_HSI_IsReady>
 80197b4:	4603      	mov	r3, r0
 80197b6:	2b00      	cmp	r3, #0
 80197b8:	d0f1      	beq.n	801979e <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80197ba:	687b      	ldr	r3, [r7, #4]
 80197bc:	695b      	ldr	r3, [r3, #20]
 80197be:	4618      	mov	r0, r3
 80197c0:	f7ff fc5f 	bl	8019082 <LL_RCC_HSI_SetCalibTrimming>
 80197c4:	e013      	b.n	80197ee <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80197c6:	f7ff fc3d 	bl	8019044 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80197ca:	f7f9 f9cf 	bl	8012b6c <HAL_GetTick>
 80197ce:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80197d0:	e008      	b.n	80197e4 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80197d2:	f7f9 f9cb 	bl	8012b6c <HAL_GetTick>
 80197d6:	4602      	mov	r2, r0
 80197d8:	697b      	ldr	r3, [r7, #20]
 80197da:	1ad3      	subs	r3, r2, r3
 80197dc:	2b02      	cmp	r3, #2
 80197de:	d901      	bls.n	80197e4 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 80197e0:	2303      	movs	r3, #3
 80197e2:	e201      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 80197e4:	f7ff fc3c 	bl	8019060 <LL_RCC_HSI_IsReady>
 80197e8:	4603      	mov	r3, r0
 80197ea:	2b00      	cmp	r3, #0
 80197ec:	d1f1      	bne.n	80197d2 <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80197ee:	687b      	ldr	r3, [r7, #4]
 80197f0:	681b      	ldr	r3, [r3, #0]
 80197f2:	f003 0308 	and.w	r3, r3, #8
 80197f6:	2b00      	cmp	r3, #0
 80197f8:	d06e      	beq.n	80198d8 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80197fa:	687b      	ldr	r3, [r7, #4]
 80197fc:	699b      	ldr	r3, [r3, #24]
 80197fe:	2b00      	cmp	r3, #0
 8019800:	d056      	beq.n	80198b0 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 8019802:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019806:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801980a:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 801980c:	687b      	ldr	r3, [r7, #4]
 801980e:	69da      	ldr	r2, [r3, #28]
 8019810:	68fb      	ldr	r3, [r7, #12]
 8019812:	f003 0310 	and.w	r3, r3, #16
 8019816:	429a      	cmp	r2, r3
 8019818:	d031      	beq.n	801987e <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 801981a:	68fb      	ldr	r3, [r7, #12]
 801981c:	f003 0302 	and.w	r3, r3, #2
 8019820:	2b00      	cmp	r3, #0
 8019822:	d006      	beq.n	8019832 <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8019824:	68fb      	ldr	r3, [r7, #12]
 8019826:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 801982a:	2b00      	cmp	r3, #0
 801982c:	d101      	bne.n	8019832 <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 801982e:	2301      	movs	r3, #1
 8019830:	e1da      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8019832:	68fb      	ldr	r3, [r7, #12]
 8019834:	f003 0301 	and.w	r3, r3, #1
 8019838:	2b00      	cmp	r3, #0
 801983a:	d013      	beq.n	8019864 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 801983c:	f7ff fc56 	bl	80190ec <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8019840:	f7f9 f994 	bl	8012b6c <HAL_GetTick>
 8019844:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8019846:	e008      	b.n	801985a <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8019848:	f7f9 f990 	bl	8012b6c <HAL_GetTick>
 801984c:	4602      	mov	r2, r0
 801984e:	697b      	ldr	r3, [r7, #20]
 8019850:	1ad3      	subs	r3, r2, r3
 8019852:	2b11      	cmp	r3, #17
 8019854:	d901      	bls.n	801985a <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 8019856:	2303      	movs	r3, #3
 8019858:	e1c6      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 801985a:	f7ff fc57 	bl	801910c <LL_RCC_LSI_IsReady>
 801985e:	4603      	mov	r3, r0
 8019860:	2b00      	cmp	r3, #0
 8019862:	d1f1      	bne.n	8019848 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8019864:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019868:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801986c:	f023 0210 	bic.w	r2, r3, #16
 8019870:	687b      	ldr	r3, [r7, #4]
 8019872:	69db      	ldr	r3, [r3, #28]
 8019874:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8019878:	4313      	orrs	r3, r2
 801987a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801987e:	f7ff fc25 	bl	80190cc <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8019882:	f7f9 f973 	bl	8012b6c <HAL_GetTick>
 8019886:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8019888:	e008      	b.n	801989c <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801988a:	f7f9 f96f 	bl	8012b6c <HAL_GetTick>
 801988e:	4602      	mov	r2, r0
 8019890:	697b      	ldr	r3, [r7, #20]
 8019892:	1ad3      	subs	r3, r2, r3
 8019894:	2b11      	cmp	r3, #17
 8019896:	d901      	bls.n	801989c <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8019898:	2303      	movs	r3, #3
 801989a:	e1a5      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 801989c:	f7ff fc36 	bl	801910c <LL_RCC_LSI_IsReady>
 80198a0:	4603      	mov	r3, r0
 80198a2:	2b00      	cmp	r3, #0
 80198a4:	d0f1      	beq.n	801988a <HAL_RCC_OscConfig+0x3ca>
 80198a6:	e017      	b.n	80198d8 <HAL_RCC_OscConfig+0x418>
 80198a8:	2000005c 	.word	0x2000005c
 80198ac:	20000074 	.word	0x20000074
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80198b0:	f7ff fc1c 	bl	80190ec <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80198b4:	f7f9 f95a 	bl	8012b6c <HAL_GetTick>
 80198b8:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 80198ba:	e008      	b.n	80198ce <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80198bc:	f7f9 f956 	bl	8012b6c <HAL_GetTick>
 80198c0:	4602      	mov	r2, r0
 80198c2:	697b      	ldr	r3, [r7, #20]
 80198c4:	1ad3      	subs	r3, r2, r3
 80198c6:	2b11      	cmp	r3, #17
 80198c8:	d901      	bls.n	80198ce <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 80198ca:	2303      	movs	r3, #3
 80198cc:	e18c      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 80198ce:	f7ff fc1d 	bl	801910c <LL_RCC_LSI_IsReady>
 80198d2:	4603      	mov	r3, r0
 80198d4:	2b00      	cmp	r3, #0
 80198d6:	d1f1      	bne.n	80198bc <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80198d8:	687b      	ldr	r3, [r7, #4]
 80198da:	681b      	ldr	r3, [r3, #0]
 80198dc:	f003 0304 	and.w	r3, r3, #4
 80198e0:	2b00      	cmp	r3, #0
 80198e2:	f000 80d8 	beq.w	8019a96 <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80198e6:	f7ff fb33 	bl	8018f50 <LL_PWR_IsEnabledBkUpAccess>
 80198ea:	4603      	mov	r3, r0
 80198ec:	2b00      	cmp	r3, #0
 80198ee:	d113      	bne.n	8019918 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80198f0:	f7ff fa72 	bl	8018dd8 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80198f4:	f7f9 f93a 	bl	8012b6c <HAL_GetTick>
 80198f8:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80198fa:	e008      	b.n	801990e <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80198fc:	f7f9 f936 	bl	8012b6c <HAL_GetTick>
 8019900:	4602      	mov	r2, r0
 8019902:	697b      	ldr	r3, [r7, #20]
 8019904:	1ad3      	subs	r3, r2, r3
 8019906:	2b02      	cmp	r3, #2
 8019908:	d901      	bls.n	801990e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 801990a:	2303      	movs	r3, #3
 801990c:	e16c      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 801990e:	f7ff fb1f 	bl	8018f50 <LL_PWR_IsEnabledBkUpAccess>
 8019912:	4603      	mov	r3, r0
 8019914:	2b00      	cmp	r3, #0
 8019916:	d0f1      	beq.n	80198fc <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8019918:	687b      	ldr	r3, [r7, #4]
 801991a:	68db      	ldr	r3, [r3, #12]
 801991c:	2b00      	cmp	r3, #0
 801991e:	d07b      	beq.n	8019a18 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8019920:	687b      	ldr	r3, [r7, #4]
 8019922:	68db      	ldr	r3, [r3, #12]
 8019924:	2b85      	cmp	r3, #133	; 0x85
 8019926:	d003      	beq.n	8019930 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8019928:	687b      	ldr	r3, [r7, #4]
 801992a:	68db      	ldr	r3, [r3, #12]
 801992c:	2b05      	cmp	r3, #5
 801992e:	d109      	bne.n	8019944 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8019930:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019934:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8019938:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 801993c:	f043 0304 	orr.w	r3, r3, #4
 8019940:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8019944:	f7f9 f912 	bl	8012b6c <HAL_GetTick>
 8019948:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 801994a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801994e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8019952:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8019956:	f043 0301 	orr.w	r3, r3, #1
 801995a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 801995e:	e00a      	b.n	8019976 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8019960:	f7f9 f904 	bl	8012b6c <HAL_GetTick>
 8019964:	4602      	mov	r2, r0
 8019966:	697b      	ldr	r3, [r7, #20]
 8019968:	1ad3      	subs	r3, r2, r3
 801996a:	f241 3288 	movw	r2, #5000	; 0x1388
 801996e:	4293      	cmp	r3, r2
 8019970:	d901      	bls.n	8019976 <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 8019972:	2303      	movs	r3, #3
 8019974:	e138      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 8019976:	f7ff fb98 	bl	80190aa <LL_RCC_LSE_IsReady>
 801997a:	4603      	mov	r3, r0
 801997c:	2b00      	cmp	r3, #0
 801997e:	d0ef      	beq.n	8019960 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8019980:	687b      	ldr	r3, [r7, #4]
 8019982:	68db      	ldr	r3, [r3, #12]
 8019984:	2b81      	cmp	r3, #129	; 0x81
 8019986:	d003      	beq.n	8019990 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8019988:	687b      	ldr	r3, [r7, #4]
 801998a:	68db      	ldr	r3, [r3, #12]
 801998c:	2b85      	cmp	r3, #133	; 0x85
 801998e:	d121      	bne.n	80199d4 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8019990:	f7f9 f8ec 	bl	8012b6c <HAL_GetTick>
 8019994:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8019996:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801999a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801999e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80199a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80199a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80199aa:	e00a      	b.n	80199c2 <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80199ac:	f7f9 f8de 	bl	8012b6c <HAL_GetTick>
 80199b0:	4602      	mov	r2, r0
 80199b2:	697b      	ldr	r3, [r7, #20]
 80199b4:	1ad3      	subs	r3, r2, r3
 80199b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80199ba:	4293      	cmp	r3, r2
 80199bc:	d901      	bls.n	80199c2 <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 80199be:	2303      	movs	r3, #3
 80199c0:	e112      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80199c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80199c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80199ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80199ce:	2b00      	cmp	r3, #0
 80199d0:	d0ec      	beq.n	80199ac <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80199d2:	e060      	b.n	8019a96 <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80199d4:	f7f9 f8ca 	bl	8012b6c <HAL_GetTick>
 80199d8:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80199da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80199de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80199e2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80199e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80199ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80199ee:	e00a      	b.n	8019a06 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80199f0:	f7f9 f8bc 	bl	8012b6c <HAL_GetTick>
 80199f4:	4602      	mov	r2, r0
 80199f6:	697b      	ldr	r3, [r7, #20]
 80199f8:	1ad3      	subs	r3, r2, r3
 80199fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80199fe:	4293      	cmp	r3, r2
 8019a00:	d901      	bls.n	8019a06 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8019a02:	2303      	movs	r3, #3
 8019a04:	e0f0      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8019a06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8019a0e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8019a12:	2b00      	cmp	r3, #0
 8019a14:	d1ec      	bne.n	80199f0 <HAL_RCC_OscConfig+0x530>
 8019a16:	e03e      	b.n	8019a96 <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8019a18:	f7f9 f8a8 	bl	8012b6c <HAL_GetTick>
 8019a1c:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8019a1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019a22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8019a26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8019a2a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8019a2e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8019a32:	e00a      	b.n	8019a4a <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8019a34:	f7f9 f89a 	bl	8012b6c <HAL_GetTick>
 8019a38:	4602      	mov	r2, r0
 8019a3a:	697b      	ldr	r3, [r7, #20]
 8019a3c:	1ad3      	subs	r3, r2, r3
 8019a3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8019a42:	4293      	cmp	r3, r2
 8019a44:	d901      	bls.n	8019a4a <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 8019a46:	2303      	movs	r3, #3
 8019a48:	e0ce      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8019a4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019a4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8019a52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8019a56:	2b00      	cmp	r3, #0
 8019a58:	d1ec      	bne.n	8019a34 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8019a5a:	f7f9 f887 	bl	8012b6c <HAL_GetTick>
 8019a5e:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8019a60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8019a68:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8019a6c:	f023 0301 	bic.w	r3, r3, #1
 8019a70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8019a74:	e00a      	b.n	8019a8c <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8019a76:	f7f9 f879 	bl	8012b6c <HAL_GetTick>
 8019a7a:	4602      	mov	r2, r0
 8019a7c:	697b      	ldr	r3, [r7, #20]
 8019a7e:	1ad3      	subs	r3, r2, r3
 8019a80:	f241 3288 	movw	r2, #5000	; 0x1388
 8019a84:	4293      	cmp	r3, r2
 8019a86:	d901      	bls.n	8019a8c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8019a88:	2303      	movs	r3, #3
 8019a8a:	e0ad      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 8019a8c:	f7ff fb0d 	bl	80190aa <LL_RCC_LSE_IsReady>
 8019a90:	4603      	mov	r3, r0
 8019a92:	2b00      	cmp	r3, #0
 8019a94:	d1ef      	bne.n	8019a76 <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8019a96:	687b      	ldr	r3, [r7, #4]
 8019a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019a9a:	2b00      	cmp	r3, #0
 8019a9c:	f000 80a3 	beq.w	8019be6 <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8019aa0:	69fb      	ldr	r3, [r7, #28]
 8019aa2:	2b0c      	cmp	r3, #12
 8019aa4:	d076      	beq.n	8019b94 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8019aa6:	687b      	ldr	r3, [r7, #4]
 8019aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019aaa:	2b02      	cmp	r3, #2
 8019aac:	d14b      	bne.n	8019b46 <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8019aae:	f7ff fc63 	bl	8019378 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8019ab2:	f7f9 f85b 	bl	8012b6c <HAL_GetTick>
 8019ab6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8019ab8:	e008      	b.n	8019acc <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8019aba:	f7f9 f857 	bl	8012b6c <HAL_GetTick>
 8019abe:	4602      	mov	r2, r0
 8019ac0:	697b      	ldr	r3, [r7, #20]
 8019ac2:	1ad3      	subs	r3, r2, r3
 8019ac4:	2b0a      	cmp	r3, #10
 8019ac6:	d901      	bls.n	8019acc <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 8019ac8:	2303      	movs	r3, #3
 8019aca:	e08d      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8019acc:	f7ff fc62 	bl	8019394 <LL_RCC_PLL_IsReady>
 8019ad0:	4603      	mov	r3, r0
 8019ad2:	2b00      	cmp	r3, #0
 8019ad4:	d1f1      	bne.n	8019aba <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8019ad6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019ada:	68da      	ldr	r2, [r3, #12]
 8019adc:	4b44      	ldr	r3, [pc, #272]	; (8019bf0 <HAL_RCC_OscConfig+0x730>)
 8019ade:	4013      	ands	r3, r2
 8019ae0:	687a      	ldr	r2, [r7, #4]
 8019ae2:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8019ae4:	687a      	ldr	r2, [r7, #4]
 8019ae6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8019ae8:	4311      	orrs	r1, r2
 8019aea:	687a      	ldr	r2, [r7, #4]
 8019aec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8019aee:	0212      	lsls	r2, r2, #8
 8019af0:	4311      	orrs	r1, r2
 8019af2:	687a      	ldr	r2, [r7, #4]
 8019af4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8019af6:	4311      	orrs	r1, r2
 8019af8:	687a      	ldr	r2, [r7, #4]
 8019afa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8019afc:	4311      	orrs	r1, r2
 8019afe:	687a      	ldr	r2, [r7, #4]
 8019b00:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8019b02:	430a      	orrs	r2, r1
 8019b04:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8019b08:	4313      	orrs	r3, r2
 8019b0a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8019b0c:	f7ff fc26 	bl	801935c <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8019b10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019b14:	68db      	ldr	r3, [r3, #12]
 8019b16:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8019b1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8019b1e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8019b20:	f7f9 f824 	bl	8012b6c <HAL_GetTick>
 8019b24:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8019b26:	e008      	b.n	8019b3a <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8019b28:	f7f9 f820 	bl	8012b6c <HAL_GetTick>
 8019b2c:	4602      	mov	r2, r0
 8019b2e:	697b      	ldr	r3, [r7, #20]
 8019b30:	1ad3      	subs	r3, r2, r3
 8019b32:	2b0a      	cmp	r3, #10
 8019b34:	d901      	bls.n	8019b3a <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 8019b36:	2303      	movs	r3, #3
 8019b38:	e056      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 8019b3a:	f7ff fc2b 	bl	8019394 <LL_RCC_PLL_IsReady>
 8019b3e:	4603      	mov	r3, r0
 8019b40:	2b00      	cmp	r3, #0
 8019b42:	d0f1      	beq.n	8019b28 <HAL_RCC_OscConfig+0x668>
 8019b44:	e04f      	b.n	8019be6 <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8019b46:	f7ff fc17 	bl	8019378 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8019b4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019b4e:	68db      	ldr	r3, [r3, #12]
 8019b50:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8019b54:	f023 0303 	bic.w	r3, r3, #3
 8019b58:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8019b5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019b5e:	68db      	ldr	r3, [r3, #12]
 8019b60:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8019b64:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8019b68:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8019b6c:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8019b6e:	f7f8 fffd 	bl	8012b6c <HAL_GetTick>
 8019b72:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8019b74:	e008      	b.n	8019b88 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8019b76:	f7f8 fff9 	bl	8012b6c <HAL_GetTick>
 8019b7a:	4602      	mov	r2, r0
 8019b7c:	697b      	ldr	r3, [r7, #20]
 8019b7e:	1ad3      	subs	r3, r2, r3
 8019b80:	2b0a      	cmp	r3, #10
 8019b82:	d901      	bls.n	8019b88 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 8019b84:	2303      	movs	r3, #3
 8019b86:	e02f      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8019b88:	f7ff fc04 	bl	8019394 <LL_RCC_PLL_IsReady>
 8019b8c:	4603      	mov	r3, r0
 8019b8e:	2b00      	cmp	r3, #0
 8019b90:	d1f1      	bne.n	8019b76 <HAL_RCC_OscConfig+0x6b6>
 8019b92:	e028      	b.n	8019be6 <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8019b94:	687b      	ldr	r3, [r7, #4]
 8019b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019b98:	2b01      	cmp	r3, #1
 8019b9a:	d101      	bne.n	8019ba0 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 8019b9c:	2301      	movs	r3, #1
 8019b9e:	e023      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8019ba0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8019ba4:	68db      	ldr	r3, [r3, #12]
 8019ba6:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8019ba8:	69bb      	ldr	r3, [r7, #24]
 8019baa:	f003 0203 	and.w	r2, r3, #3
 8019bae:	687b      	ldr	r3, [r7, #4]
 8019bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019bb2:	429a      	cmp	r2, r3
 8019bb4:	d115      	bne.n	8019be2 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8019bb6:	69bb      	ldr	r3, [r7, #24]
 8019bb8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8019bbc:	687b      	ldr	r3, [r7, #4]
 8019bbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8019bc0:	429a      	cmp	r2, r3
 8019bc2:	d10e      	bne.n	8019be2 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8019bc4:	69bb      	ldr	r3, [r7, #24]
 8019bc6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8019bca:	687b      	ldr	r3, [r7, #4]
 8019bcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8019bce:	021b      	lsls	r3, r3, #8
 8019bd0:	429a      	cmp	r2, r3
 8019bd2:	d106      	bne.n	8019be2 <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8019bd4:	69bb      	ldr	r3, [r7, #24]
 8019bd6:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8019bda:	687b      	ldr	r3, [r7, #4]
 8019bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019bde:	429a      	cmp	r2, r3
 8019be0:	d001      	beq.n	8019be6 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 8019be2:	2301      	movs	r3, #1
 8019be4:	e000      	b.n	8019be8 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 8019be6:	2300      	movs	r3, #0
}
 8019be8:	4618      	mov	r0, r3
 8019bea:	3720      	adds	r7, #32
 8019bec:	46bd      	mov	sp, r7
 8019bee:	bd80      	pop	{r7, pc}
 8019bf0:	11c1808c 	.word	0x11c1808c

08019bf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8019bf4:	b580      	push	{r7, lr}
 8019bf6:	b084      	sub	sp, #16
 8019bf8:	af00      	add	r7, sp, #0
 8019bfa:	6078      	str	r0, [r7, #4]
 8019bfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8019bfe:	687b      	ldr	r3, [r7, #4]
 8019c00:	2b00      	cmp	r3, #0
 8019c02:	d101      	bne.n	8019c08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8019c04:	2301      	movs	r3, #1
 8019c06:	e12c      	b.n	8019e62 <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8019c08:	4b98      	ldr	r3, [pc, #608]	; (8019e6c <HAL_RCC_ClockConfig+0x278>)
 8019c0a:	681b      	ldr	r3, [r3, #0]
 8019c0c:	f003 0307 	and.w	r3, r3, #7
 8019c10:	683a      	ldr	r2, [r7, #0]
 8019c12:	429a      	cmp	r2, r3
 8019c14:	d91b      	bls.n	8019c4e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8019c16:	4b95      	ldr	r3, [pc, #596]	; (8019e6c <HAL_RCC_ClockConfig+0x278>)
 8019c18:	681b      	ldr	r3, [r3, #0]
 8019c1a:	f023 0207 	bic.w	r2, r3, #7
 8019c1e:	4993      	ldr	r1, [pc, #588]	; (8019e6c <HAL_RCC_ClockConfig+0x278>)
 8019c20:	683b      	ldr	r3, [r7, #0]
 8019c22:	4313      	orrs	r3, r2
 8019c24:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8019c26:	f7f8 ffa1 	bl	8012b6c <HAL_GetTick>
 8019c2a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8019c2c:	e008      	b.n	8019c40 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8019c2e:	f7f8 ff9d 	bl	8012b6c <HAL_GetTick>
 8019c32:	4602      	mov	r2, r0
 8019c34:	68fb      	ldr	r3, [r7, #12]
 8019c36:	1ad3      	subs	r3, r2, r3
 8019c38:	2b02      	cmp	r3, #2
 8019c3a:	d901      	bls.n	8019c40 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8019c3c:	2303      	movs	r3, #3
 8019c3e:	e110      	b.n	8019e62 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8019c40:	4b8a      	ldr	r3, [pc, #552]	; (8019e6c <HAL_RCC_ClockConfig+0x278>)
 8019c42:	681b      	ldr	r3, [r3, #0]
 8019c44:	f003 0307 	and.w	r3, r3, #7
 8019c48:	683a      	ldr	r2, [r7, #0]
 8019c4a:	429a      	cmp	r2, r3
 8019c4c:	d1ef      	bne.n	8019c2e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8019c4e:	687b      	ldr	r3, [r7, #4]
 8019c50:	681b      	ldr	r3, [r3, #0]
 8019c52:	f003 0302 	and.w	r3, r3, #2
 8019c56:	2b00      	cmp	r3, #0
 8019c58:	d016      	beq.n	8019c88 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8019c5a:	687b      	ldr	r3, [r7, #4]
 8019c5c:	689b      	ldr	r3, [r3, #8]
 8019c5e:	4618      	mov	r0, r3
 8019c60:	f7ff faea 	bl	8019238 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8019c64:	f7f8 ff82 	bl	8012b6c <HAL_GetTick>
 8019c68:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8019c6a:	e008      	b.n	8019c7e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8019c6c:	f7f8 ff7e 	bl	8012b6c <HAL_GetTick>
 8019c70:	4602      	mov	r2, r0
 8019c72:	68fb      	ldr	r3, [r7, #12]
 8019c74:	1ad3      	subs	r3, r2, r3
 8019c76:	2b02      	cmp	r3, #2
 8019c78:	d901      	bls.n	8019c7e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8019c7a:	2303      	movs	r3, #3
 8019c7c:	e0f1      	b.n	8019e62 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8019c7e:	f7ff fbc7 	bl	8019410 <LL_RCC_IsActiveFlag_HPRE>
 8019c82:	4603      	mov	r3, r0
 8019c84:	2b00      	cmp	r3, #0
 8019c86:	d0f1      	beq.n	8019c6c <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8019c88:	687b      	ldr	r3, [r7, #4]
 8019c8a:	681b      	ldr	r3, [r3, #0]
 8019c8c:	f003 0320 	and.w	r3, r3, #32
 8019c90:	2b00      	cmp	r3, #0
 8019c92:	d016      	beq.n	8019cc2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8019c94:	687b      	ldr	r3, [r7, #4]
 8019c96:	695b      	ldr	r3, [r3, #20]
 8019c98:	4618      	mov	r0, r3
 8019c9a:	f7ff fae0 	bl	801925e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8019c9e:	f7f8 ff65 	bl	8012b6c <HAL_GetTick>
 8019ca2:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8019ca4:	e008      	b.n	8019cb8 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8019ca6:	f7f8 ff61 	bl	8012b6c <HAL_GetTick>
 8019caa:	4602      	mov	r2, r0
 8019cac:	68fb      	ldr	r3, [r7, #12]
 8019cae:	1ad3      	subs	r3, r2, r3
 8019cb0:	2b02      	cmp	r3, #2
 8019cb2:	d901      	bls.n	8019cb8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8019cb4:	2303      	movs	r3, #3
 8019cb6:	e0d4      	b.n	8019e62 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8019cb8:	f7ff fbbb 	bl	8019432 <LL_RCC_IsActiveFlag_C2HPRE>
 8019cbc:	4603      	mov	r3, r0
 8019cbe:	2b00      	cmp	r3, #0
 8019cc0:	d0f1      	beq.n	8019ca6 <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8019cc2:	687b      	ldr	r3, [r7, #4]
 8019cc4:	681b      	ldr	r3, [r3, #0]
 8019cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8019cca:	2b00      	cmp	r3, #0
 8019ccc:	d016      	beq.n	8019cfc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8019cce:	687b      	ldr	r3, [r7, #4]
 8019cd0:	699b      	ldr	r3, [r3, #24]
 8019cd2:	4618      	mov	r0, r3
 8019cd4:	f7ff fad8 	bl	8019288 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8019cd8:	f7f8 ff48 	bl	8012b6c <HAL_GetTick>
 8019cdc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8019cde:	e008      	b.n	8019cf2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8019ce0:	f7f8 ff44 	bl	8012b6c <HAL_GetTick>
 8019ce4:	4602      	mov	r2, r0
 8019ce6:	68fb      	ldr	r3, [r7, #12]
 8019ce8:	1ad3      	subs	r3, r2, r3
 8019cea:	2b02      	cmp	r3, #2
 8019cec:	d901      	bls.n	8019cf2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8019cee:	2303      	movs	r3, #3
 8019cf0:	e0b7      	b.n	8019e62 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8019cf2:	f7ff fbb0 	bl	8019456 <LL_RCC_IsActiveFlag_SHDHPRE>
 8019cf6:	4603      	mov	r3, r0
 8019cf8:	2b00      	cmp	r3, #0
 8019cfa:	d0f1      	beq.n	8019ce0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8019cfc:	687b      	ldr	r3, [r7, #4]
 8019cfe:	681b      	ldr	r3, [r3, #0]
 8019d00:	f003 0304 	and.w	r3, r3, #4
 8019d04:	2b00      	cmp	r3, #0
 8019d06:	d016      	beq.n	8019d36 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8019d08:	687b      	ldr	r3, [r7, #4]
 8019d0a:	68db      	ldr	r3, [r3, #12]
 8019d0c:	4618      	mov	r0, r3
 8019d0e:	f7ff fad1 	bl	80192b4 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8019d12:	f7f8 ff2b 	bl	8012b6c <HAL_GetTick>
 8019d16:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8019d18:	e008      	b.n	8019d2c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8019d1a:	f7f8 ff27 	bl	8012b6c <HAL_GetTick>
 8019d1e:	4602      	mov	r2, r0
 8019d20:	68fb      	ldr	r3, [r7, #12]
 8019d22:	1ad3      	subs	r3, r2, r3
 8019d24:	2b02      	cmp	r3, #2
 8019d26:	d901      	bls.n	8019d2c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8019d28:	2303      	movs	r3, #3
 8019d2a:	e09a      	b.n	8019e62 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8019d2c:	f7ff fba5 	bl	801947a <LL_RCC_IsActiveFlag_PPRE1>
 8019d30:	4603      	mov	r3, r0
 8019d32:	2b00      	cmp	r3, #0
 8019d34:	d0f1      	beq.n	8019d1a <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8019d36:	687b      	ldr	r3, [r7, #4]
 8019d38:	681b      	ldr	r3, [r3, #0]
 8019d3a:	f003 0308 	and.w	r3, r3, #8
 8019d3e:	2b00      	cmp	r3, #0
 8019d40:	d017      	beq.n	8019d72 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8019d42:	687b      	ldr	r3, [r7, #4]
 8019d44:	691b      	ldr	r3, [r3, #16]
 8019d46:	00db      	lsls	r3, r3, #3
 8019d48:	4618      	mov	r0, r3
 8019d4a:	f7ff fac6 	bl	80192da <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8019d4e:	f7f8 ff0d 	bl	8012b6c <HAL_GetTick>
 8019d52:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8019d54:	e008      	b.n	8019d68 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8019d56:	f7f8 ff09 	bl	8012b6c <HAL_GetTick>
 8019d5a:	4602      	mov	r2, r0
 8019d5c:	68fb      	ldr	r3, [r7, #12]
 8019d5e:	1ad3      	subs	r3, r2, r3
 8019d60:	2b02      	cmp	r3, #2
 8019d62:	d901      	bls.n	8019d68 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8019d64:	2303      	movs	r3, #3
 8019d66:	e07c      	b.n	8019e62 <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8019d68:	f7ff fb98 	bl	801949c <LL_RCC_IsActiveFlag_PPRE2>
 8019d6c:	4603      	mov	r3, r0
 8019d6e:	2b00      	cmp	r3, #0
 8019d70:	d0f1      	beq.n	8019d56 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8019d72:	687b      	ldr	r3, [r7, #4]
 8019d74:	681b      	ldr	r3, [r3, #0]
 8019d76:	f003 0301 	and.w	r3, r3, #1
 8019d7a:	2b00      	cmp	r3, #0
 8019d7c:	d043      	beq.n	8019e06 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8019d7e:	687b      	ldr	r3, [r7, #4]
 8019d80:	685b      	ldr	r3, [r3, #4]
 8019d82:	2b02      	cmp	r3, #2
 8019d84:	d106      	bne.n	8019d94 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8019d86:	f7ff f93e 	bl	8019006 <LL_RCC_HSE_IsReady>
 8019d8a:	4603      	mov	r3, r0
 8019d8c:	2b00      	cmp	r3, #0
 8019d8e:	d11e      	bne.n	8019dce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8019d90:	2301      	movs	r3, #1
 8019d92:	e066      	b.n	8019e62 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8019d94:	687b      	ldr	r3, [r7, #4]
 8019d96:	685b      	ldr	r3, [r3, #4]
 8019d98:	2b03      	cmp	r3, #3
 8019d9a:	d106      	bne.n	8019daa <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8019d9c:	f7ff fafa 	bl	8019394 <LL_RCC_PLL_IsReady>
 8019da0:	4603      	mov	r3, r0
 8019da2:	2b00      	cmp	r3, #0
 8019da4:	d113      	bne.n	8019dce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8019da6:	2301      	movs	r3, #1
 8019da8:	e05b      	b.n	8019e62 <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8019daa:	687b      	ldr	r3, [r7, #4]
 8019dac:	685b      	ldr	r3, [r3, #4]
 8019dae:	2b00      	cmp	r3, #0
 8019db0:	d106      	bne.n	8019dc0 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8019db2:	f7ff f9d8 	bl	8019166 <LL_RCC_MSI_IsReady>
 8019db6:	4603      	mov	r3, r0
 8019db8:	2b00      	cmp	r3, #0
 8019dba:	d108      	bne.n	8019dce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8019dbc:	2301      	movs	r3, #1
 8019dbe:	e050      	b.n	8019e62 <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8019dc0:	f7ff f94e 	bl	8019060 <LL_RCC_HSI_IsReady>
 8019dc4:	4603      	mov	r3, r0
 8019dc6:	2b00      	cmp	r3, #0
 8019dc8:	d101      	bne.n	8019dce <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8019dca:	2301      	movs	r3, #1
 8019dcc:	e049      	b.n	8019e62 <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8019dce:	687b      	ldr	r3, [r7, #4]
 8019dd0:	685b      	ldr	r3, [r3, #4]
 8019dd2:	4618      	mov	r0, r3
 8019dd4:	f7ff fa12 	bl	80191fc <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8019dd8:	f7f8 fec8 	bl	8012b6c <HAL_GetTick>
 8019ddc:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8019dde:	e00a      	b.n	8019df6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8019de0:	f7f8 fec4 	bl	8012b6c <HAL_GetTick>
 8019de4:	4602      	mov	r2, r0
 8019de6:	68fb      	ldr	r3, [r7, #12]
 8019de8:	1ad3      	subs	r3, r2, r3
 8019dea:	f241 3288 	movw	r2, #5000	; 0x1388
 8019dee:	4293      	cmp	r3, r2
 8019df0:	d901      	bls.n	8019df6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8019df2:	2303      	movs	r3, #3
 8019df4:	e035      	b.n	8019e62 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8019df6:	f7ff fa14 	bl	8019222 <LL_RCC_GetSysClkSource>
 8019dfa:	4602      	mov	r2, r0
 8019dfc:	687b      	ldr	r3, [r7, #4]
 8019dfe:	685b      	ldr	r3, [r3, #4]
 8019e00:	009b      	lsls	r3, r3, #2
 8019e02:	429a      	cmp	r2, r3
 8019e04:	d1ec      	bne.n	8019de0 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8019e06:	4b19      	ldr	r3, [pc, #100]	; (8019e6c <HAL_RCC_ClockConfig+0x278>)
 8019e08:	681b      	ldr	r3, [r3, #0]
 8019e0a:	f003 0307 	and.w	r3, r3, #7
 8019e0e:	683a      	ldr	r2, [r7, #0]
 8019e10:	429a      	cmp	r2, r3
 8019e12:	d21b      	bcs.n	8019e4c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8019e14:	4b15      	ldr	r3, [pc, #84]	; (8019e6c <HAL_RCC_ClockConfig+0x278>)
 8019e16:	681b      	ldr	r3, [r3, #0]
 8019e18:	f023 0207 	bic.w	r2, r3, #7
 8019e1c:	4913      	ldr	r1, [pc, #76]	; (8019e6c <HAL_RCC_ClockConfig+0x278>)
 8019e1e:	683b      	ldr	r3, [r7, #0]
 8019e20:	4313      	orrs	r3, r2
 8019e22:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8019e24:	f7f8 fea2 	bl	8012b6c <HAL_GetTick>
 8019e28:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8019e2a:	e008      	b.n	8019e3e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8019e2c:	f7f8 fe9e 	bl	8012b6c <HAL_GetTick>
 8019e30:	4602      	mov	r2, r0
 8019e32:	68fb      	ldr	r3, [r7, #12]
 8019e34:	1ad3      	subs	r3, r2, r3
 8019e36:	2b02      	cmp	r3, #2
 8019e38:	d901      	bls.n	8019e3e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8019e3a:	2303      	movs	r3, #3
 8019e3c:	e011      	b.n	8019e62 <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8019e3e:	4b0b      	ldr	r3, [pc, #44]	; (8019e6c <HAL_RCC_ClockConfig+0x278>)
 8019e40:	681b      	ldr	r3, [r3, #0]
 8019e42:	f003 0307 	and.w	r3, r3, #7
 8019e46:	683a      	ldr	r2, [r7, #0]
 8019e48:	429a      	cmp	r2, r3
 8019e4a:	d1ef      	bne.n	8019e2c <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8019e4c:	f000 f8b4 	bl	8019fb8 <HAL_RCC_GetHCLKFreq>
 8019e50:	4603      	mov	r3, r0
 8019e52:	4a07      	ldr	r2, [pc, #28]	; (8019e70 <HAL_RCC_ClockConfig+0x27c>)
 8019e54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8019e56:	4b07      	ldr	r3, [pc, #28]	; (8019e74 <HAL_RCC_ClockConfig+0x280>)
 8019e58:	681b      	ldr	r3, [r3, #0]
 8019e5a:	4618      	mov	r0, r3
 8019e5c:	f7f8 fe7c 	bl	8012b58 <HAL_InitTick>
 8019e60:	4603      	mov	r3, r0
}
 8019e62:	4618      	mov	r0, r3
 8019e64:	3710      	adds	r7, #16
 8019e66:	46bd      	mov	sp, r7
 8019e68:	bd80      	pop	{r7, pc}
 8019e6a:	bf00      	nop
 8019e6c:	58004000 	.word	0x58004000
 8019e70:	2000005c 	.word	0x2000005c
 8019e74:	20000074 	.word	0x20000074

08019e78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8019e78:	b590      	push	{r4, r7, lr}
 8019e7a:	b087      	sub	sp, #28
 8019e7c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8019e7e:	2300      	movs	r3, #0
 8019e80:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8019e82:	2300      	movs	r3, #0
 8019e84:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8019e86:	f7ff f9cc 	bl	8019222 <LL_RCC_GetSysClkSource>
 8019e8a:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8019e8c:	f7ff fab5 	bl	80193fa <LL_RCC_PLL_GetMainSource>
 8019e90:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8019e92:	68bb      	ldr	r3, [r7, #8]
 8019e94:	2b00      	cmp	r3, #0
 8019e96:	d005      	beq.n	8019ea4 <HAL_RCC_GetSysClockFreq+0x2c>
 8019e98:	68bb      	ldr	r3, [r7, #8]
 8019e9a:	2b0c      	cmp	r3, #12
 8019e9c:	d139      	bne.n	8019f12 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8019e9e:	687b      	ldr	r3, [r7, #4]
 8019ea0:	2b01      	cmp	r3, #1
 8019ea2:	d136      	bne.n	8019f12 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8019ea4:	f7ff f96f 	bl	8019186 <LL_RCC_MSI_IsEnabledRangeSelect>
 8019ea8:	4603      	mov	r3, r0
 8019eaa:	2b00      	cmp	r3, #0
 8019eac:	d115      	bne.n	8019eda <HAL_RCC_GetSysClockFreq+0x62>
 8019eae:	f7ff f96a 	bl	8019186 <LL_RCC_MSI_IsEnabledRangeSelect>
 8019eb2:	4603      	mov	r3, r0
 8019eb4:	2b01      	cmp	r3, #1
 8019eb6:	d106      	bne.n	8019ec6 <HAL_RCC_GetSysClockFreq+0x4e>
 8019eb8:	f7ff f975 	bl	80191a6 <LL_RCC_MSI_GetRange>
 8019ebc:	4603      	mov	r3, r0
 8019ebe:	0a1b      	lsrs	r3, r3, #8
 8019ec0:	f003 030f 	and.w	r3, r3, #15
 8019ec4:	e005      	b.n	8019ed2 <HAL_RCC_GetSysClockFreq+0x5a>
 8019ec6:	f7ff f979 	bl	80191bc <LL_RCC_MSI_GetRangeAfterStandby>
 8019eca:	4603      	mov	r3, r0
 8019ecc:	0a1b      	lsrs	r3, r3, #8
 8019ece:	f003 030f 	and.w	r3, r3, #15
 8019ed2:	4a36      	ldr	r2, [pc, #216]	; (8019fac <HAL_RCC_GetSysClockFreq+0x134>)
 8019ed4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019ed8:	e014      	b.n	8019f04 <HAL_RCC_GetSysClockFreq+0x8c>
 8019eda:	f7ff f954 	bl	8019186 <LL_RCC_MSI_IsEnabledRangeSelect>
 8019ede:	4603      	mov	r3, r0
 8019ee0:	2b01      	cmp	r3, #1
 8019ee2:	d106      	bne.n	8019ef2 <HAL_RCC_GetSysClockFreq+0x7a>
 8019ee4:	f7ff f95f 	bl	80191a6 <LL_RCC_MSI_GetRange>
 8019ee8:	4603      	mov	r3, r0
 8019eea:	091b      	lsrs	r3, r3, #4
 8019eec:	f003 030f 	and.w	r3, r3, #15
 8019ef0:	e005      	b.n	8019efe <HAL_RCC_GetSysClockFreq+0x86>
 8019ef2:	f7ff f963 	bl	80191bc <LL_RCC_MSI_GetRangeAfterStandby>
 8019ef6:	4603      	mov	r3, r0
 8019ef8:	091b      	lsrs	r3, r3, #4
 8019efa:	f003 030f 	and.w	r3, r3, #15
 8019efe:	4a2b      	ldr	r2, [pc, #172]	; (8019fac <HAL_RCC_GetSysClockFreq+0x134>)
 8019f00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019f04:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8019f06:	68bb      	ldr	r3, [r7, #8]
 8019f08:	2b00      	cmp	r3, #0
 8019f0a:	d115      	bne.n	8019f38 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8019f0c:	693b      	ldr	r3, [r7, #16]
 8019f0e:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8019f10:	e012      	b.n	8019f38 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8019f12:	68bb      	ldr	r3, [r7, #8]
 8019f14:	2b04      	cmp	r3, #4
 8019f16:	d102      	bne.n	8019f1e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8019f18:	4b25      	ldr	r3, [pc, #148]	; (8019fb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8019f1a:	617b      	str	r3, [r7, #20]
 8019f1c:	e00c      	b.n	8019f38 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8019f1e:	68bb      	ldr	r3, [r7, #8]
 8019f20:	2b08      	cmp	r3, #8
 8019f22:	d109      	bne.n	8019f38 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8019f24:	f7ff f842 	bl	8018fac <LL_RCC_HSE_IsEnabledDiv2>
 8019f28:	4603      	mov	r3, r0
 8019f2a:	2b01      	cmp	r3, #1
 8019f2c:	d102      	bne.n	8019f34 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8019f2e:	4b20      	ldr	r3, [pc, #128]	; (8019fb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8019f30:	617b      	str	r3, [r7, #20]
 8019f32:	e001      	b.n	8019f38 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8019f34:	4b1f      	ldr	r3, [pc, #124]	; (8019fb4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8019f36:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8019f38:	f7ff f973 	bl	8019222 <LL_RCC_GetSysClkSource>
 8019f3c:	4603      	mov	r3, r0
 8019f3e:	2b0c      	cmp	r3, #12
 8019f40:	d12f      	bne.n	8019fa2 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8019f42:	f7ff fa5a 	bl	80193fa <LL_RCC_PLL_GetMainSource>
 8019f46:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8019f48:	687b      	ldr	r3, [r7, #4]
 8019f4a:	2b02      	cmp	r3, #2
 8019f4c:	d003      	beq.n	8019f56 <HAL_RCC_GetSysClockFreq+0xde>
 8019f4e:	687b      	ldr	r3, [r7, #4]
 8019f50:	2b03      	cmp	r3, #3
 8019f52:	d003      	beq.n	8019f5c <HAL_RCC_GetSysClockFreq+0xe4>
 8019f54:	e00d      	b.n	8019f72 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8019f56:	4b16      	ldr	r3, [pc, #88]	; (8019fb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8019f58:	60fb      	str	r3, [r7, #12]
        break;
 8019f5a:	e00d      	b.n	8019f78 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8019f5c:	f7ff f826 	bl	8018fac <LL_RCC_HSE_IsEnabledDiv2>
 8019f60:	4603      	mov	r3, r0
 8019f62:	2b01      	cmp	r3, #1
 8019f64:	d102      	bne.n	8019f6c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8019f66:	4b12      	ldr	r3, [pc, #72]	; (8019fb0 <HAL_RCC_GetSysClockFreq+0x138>)
 8019f68:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8019f6a:	e005      	b.n	8019f78 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8019f6c:	4b11      	ldr	r3, [pc, #68]	; (8019fb4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8019f6e:	60fb      	str	r3, [r7, #12]
        break;
 8019f70:	e002      	b.n	8019f78 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8019f72:	693b      	ldr	r3, [r7, #16]
 8019f74:	60fb      	str	r3, [r7, #12]
        break;
 8019f76:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8019f78:	f7ff fa1d 	bl	80193b6 <LL_RCC_PLL_GetN>
 8019f7c:	4602      	mov	r2, r0
 8019f7e:	68fb      	ldr	r3, [r7, #12]
 8019f80:	fb03 f402 	mul.w	r4, r3, r2
 8019f84:	f7ff fa2e 	bl	80193e4 <LL_RCC_PLL_GetDivider>
 8019f88:	4603      	mov	r3, r0
 8019f8a:	091b      	lsrs	r3, r3, #4
 8019f8c:	3301      	adds	r3, #1
 8019f8e:	fbb4 f4f3 	udiv	r4, r4, r3
 8019f92:	f7ff fa1c 	bl	80193ce <LL_RCC_PLL_GetR>
 8019f96:	4603      	mov	r3, r0
 8019f98:	0f5b      	lsrs	r3, r3, #29
 8019f9a:	3301      	adds	r3, #1
 8019f9c:	fbb4 f3f3 	udiv	r3, r4, r3
 8019fa0:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8019fa2:	697b      	ldr	r3, [r7, #20]
}
 8019fa4:	4618      	mov	r0, r3
 8019fa6:	371c      	adds	r7, #28
 8019fa8:	46bd      	mov	sp, r7
 8019faa:	bd90      	pop	{r4, r7, pc}
 8019fac:	08024d68 	.word	0x08024d68
 8019fb0:	00f42400 	.word	0x00f42400
 8019fb4:	01e84800 	.word	0x01e84800

08019fb8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8019fb8:	b598      	push	{r3, r4, r7, lr}
 8019fba:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8019fbc:	f7ff ff5c 	bl	8019e78 <HAL_RCC_GetSysClockFreq>
 8019fc0:	4604      	mov	r4, r0
 8019fc2:	f7ff f99d 	bl	8019300 <LL_RCC_GetAHBPrescaler>
 8019fc6:	4603      	mov	r3, r0
 8019fc8:	091b      	lsrs	r3, r3, #4
 8019fca:	f003 030f 	and.w	r3, r3, #15
 8019fce:	4a03      	ldr	r2, [pc, #12]	; (8019fdc <HAL_RCC_GetHCLKFreq+0x24>)
 8019fd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019fd4:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8019fd8:	4618      	mov	r0, r3
 8019fda:	bd98      	pop	{r3, r4, r7, pc}
 8019fdc:	08024d08 	.word	0x08024d08

08019fe0 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8019fe0:	b598      	push	{r3, r4, r7, lr}
 8019fe2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8019fe4:	f7ff ffe8 	bl	8019fb8 <HAL_RCC_GetHCLKFreq>
 8019fe8:	4604      	mov	r4, r0
 8019fea:	f7ff f9a1 	bl	8019330 <LL_RCC_GetAPB1Prescaler>
 8019fee:	4603      	mov	r3, r0
 8019ff0:	0a1b      	lsrs	r3, r3, #8
 8019ff2:	4a03      	ldr	r2, [pc, #12]	; (801a000 <HAL_RCC_GetPCLK1Freq+0x20>)
 8019ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019ff8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8019ffc:	4618      	mov	r0, r3
 8019ffe:	bd98      	pop	{r3, r4, r7, pc}
 801a000:	08024d48 	.word	0x08024d48

0801a004 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 801a004:	b598      	push	{r3, r4, r7, lr}
 801a006:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 801a008:	f7ff ffd6 	bl	8019fb8 <HAL_RCC_GetHCLKFreq>
 801a00c:	4604      	mov	r4, r0
 801a00e:	f7ff f99a 	bl	8019346 <LL_RCC_GetAPB2Prescaler>
 801a012:	4603      	mov	r3, r0
 801a014:	0adb      	lsrs	r3, r3, #11
 801a016:	4a03      	ldr	r2, [pc, #12]	; (801a024 <HAL_RCC_GetPCLK2Freq+0x20>)
 801a018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801a01c:	fa24 f303 	lsr.w	r3, r4, r3
}
 801a020:	4618      	mov	r0, r3
 801a022:	bd98      	pop	{r3, r4, r7, pc}
 801a024:	08024d48 	.word	0x08024d48

0801a028 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 801a028:	b590      	push	{r4, r7, lr}
 801a02a:	b085      	sub	sp, #20
 801a02c:	af00      	add	r7, sp, #0
 801a02e:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 801a030:	687b      	ldr	r3, [r7, #4]
 801a032:	091b      	lsrs	r3, r3, #4
 801a034:	f003 030f 	and.w	r3, r3, #15
 801a038:	4a10      	ldr	r2, [pc, #64]	; (801a07c <RCC_SetFlashLatencyFromMSIRange+0x54>)
 801a03a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801a03e:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 801a040:	f7ff f969 	bl	8019316 <LL_RCC_GetAHB3Prescaler>
 801a044:	4603      	mov	r3, r0
 801a046:	091b      	lsrs	r3, r3, #4
 801a048:	f003 030f 	and.w	r3, r3, #15
 801a04c:	4a0c      	ldr	r2, [pc, #48]	; (801a080 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 801a04e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801a052:	68fa      	ldr	r2, [r7, #12]
 801a054:	fbb2 f3f3 	udiv	r3, r2, r3
 801a058:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 801a05a:	68bb      	ldr	r3, [r7, #8]
 801a05c:	4a09      	ldr	r2, [pc, #36]	; (801a084 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 801a05e:	fba2 2303 	umull	r2, r3, r2, r3
 801a062:	0c9c      	lsrs	r4, r3, #18
 801a064:	f7fe fefa 	bl	8018e5c <HAL_PWREx_GetVoltageRange>
 801a068:	4603      	mov	r3, r0
 801a06a:	4619      	mov	r1, r3
 801a06c:	4620      	mov	r0, r4
 801a06e:	f000 f80b 	bl	801a088 <RCC_SetFlashLatency>
 801a072:	4603      	mov	r3, r0
}
 801a074:	4618      	mov	r0, r3
 801a076:	3714      	adds	r7, #20
 801a078:	46bd      	mov	sp, r7
 801a07a:	bd90      	pop	{r4, r7, pc}
 801a07c:	08024d68 	.word	0x08024d68
 801a080:	08024d08 	.word	0x08024d08
 801a084:	431bde83 	.word	0x431bde83

0801a088 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 801a088:	b580      	push	{r7, lr}
 801a08a:	b08e      	sub	sp, #56	; 0x38
 801a08c:	af00      	add	r7, sp, #0
 801a08e:	6078      	str	r0, [r7, #4]
 801a090:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 801a092:	4a3c      	ldr	r2, [pc, #240]	; (801a184 <RCC_SetFlashLatency+0xfc>)
 801a094:	f107 0320 	add.w	r3, r7, #32
 801a098:	e892 0003 	ldmia.w	r2, {r0, r1}
 801a09c:	6018      	str	r0, [r3, #0]
 801a09e:	3304      	adds	r3, #4
 801a0a0:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 801a0a2:	4a39      	ldr	r2, [pc, #228]	; (801a188 <RCC_SetFlashLatency+0x100>)
 801a0a4:	f107 0318 	add.w	r3, r7, #24
 801a0a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 801a0ac:	6018      	str	r0, [r3, #0]
 801a0ae:	3304      	adds	r3, #4
 801a0b0:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 801a0b2:	4a36      	ldr	r2, [pc, #216]	; (801a18c <RCC_SetFlashLatency+0x104>)
 801a0b4:	f107 030c 	add.w	r3, r7, #12
 801a0b8:	ca07      	ldmia	r2, {r0, r1, r2}
 801a0ba:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 801a0be:	2300      	movs	r3, #0
 801a0c0:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 801a0c2:	683b      	ldr	r3, [r7, #0]
 801a0c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801a0c8:	d11d      	bne.n	801a106 <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 801a0ca:	2300      	movs	r3, #0
 801a0cc:	633b      	str	r3, [r7, #48]	; 0x30
 801a0ce:	e016      	b.n	801a0fe <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 801a0d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a0d2:	005b      	lsls	r3, r3, #1
 801a0d4:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801a0d8:	4413      	add	r3, r2
 801a0da:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 801a0de:	461a      	mov	r2, r3
 801a0e0:	687b      	ldr	r3, [r7, #4]
 801a0e2:	4293      	cmp	r3, r2
 801a0e4:	d808      	bhi.n	801a0f8 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 801a0e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a0e8:	009b      	lsls	r3, r3, #2
 801a0ea:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801a0ee:	4413      	add	r3, r2
 801a0f0:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 801a0f4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 801a0f6:	e023      	b.n	801a140 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 801a0f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a0fa:	3301      	adds	r3, #1
 801a0fc:	633b      	str	r3, [r7, #48]	; 0x30
 801a0fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a100:	2b02      	cmp	r3, #2
 801a102:	d9e5      	bls.n	801a0d0 <RCC_SetFlashLatency+0x48>
 801a104:	e01c      	b.n	801a140 <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 801a106:	2300      	movs	r3, #0
 801a108:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a10a:	e016      	b.n	801a13a <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 801a10c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a10e:	005b      	lsls	r3, r3, #1
 801a110:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801a114:	4413      	add	r3, r2
 801a116:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 801a11a:	461a      	mov	r2, r3
 801a11c:	687b      	ldr	r3, [r7, #4]
 801a11e:	4293      	cmp	r3, r2
 801a120:	d808      	bhi.n	801a134 <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 801a122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a124:	009b      	lsls	r3, r3, #2
 801a126:	f107 0238 	add.w	r2, r7, #56	; 0x38
 801a12a:	4413      	add	r3, r2
 801a12c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 801a130:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 801a132:	e005      	b.n	801a140 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 801a134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a136:	3301      	adds	r3, #1
 801a138:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a13a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a13c:	2b02      	cmp	r3, #2
 801a13e:	d9e5      	bls.n	801a10c <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 801a140:	4b13      	ldr	r3, [pc, #76]	; (801a190 <RCC_SetFlashLatency+0x108>)
 801a142:	681b      	ldr	r3, [r3, #0]
 801a144:	f023 0207 	bic.w	r2, r3, #7
 801a148:	4911      	ldr	r1, [pc, #68]	; (801a190 <RCC_SetFlashLatency+0x108>)
 801a14a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a14c:	4313      	orrs	r3, r2
 801a14e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 801a150:	f7f8 fd0c 	bl	8012b6c <HAL_GetTick>
 801a154:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 801a156:	e008      	b.n	801a16a <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 801a158:	f7f8 fd08 	bl	8012b6c <HAL_GetTick>
 801a15c:	4602      	mov	r2, r0
 801a15e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a160:	1ad3      	subs	r3, r2, r3
 801a162:	2b02      	cmp	r3, #2
 801a164:	d901      	bls.n	801a16a <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 801a166:	2303      	movs	r3, #3
 801a168:	e007      	b.n	801a17a <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 801a16a:	4b09      	ldr	r3, [pc, #36]	; (801a190 <RCC_SetFlashLatency+0x108>)
 801a16c:	681b      	ldr	r3, [r3, #0]
 801a16e:	f003 0307 	and.w	r3, r3, #7
 801a172:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801a174:	429a      	cmp	r2, r3
 801a176:	d1ef      	bne.n	801a158 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 801a178:	2300      	movs	r3, #0
}
 801a17a:	4618      	mov	r0, r3
 801a17c:	3738      	adds	r7, #56	; 0x38
 801a17e:	46bd      	mov	sp, r7
 801a180:	bd80      	pop	{r7, pc}
 801a182:	bf00      	nop
 801a184:	08024b44 	.word	0x08024b44
 801a188:	08024b4c 	.word	0x08024b4c
 801a18c:	08024b54 	.word	0x08024b54
 801a190:	58004000 	.word	0x58004000

0801a194 <LL_RCC_LSE_IsReady>:
{
 801a194:	b480      	push	{r7}
 801a196:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 801a198:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a19c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801a1a0:	f003 0302 	and.w	r3, r3, #2
 801a1a4:	2b02      	cmp	r3, #2
 801a1a6:	d101      	bne.n	801a1ac <LL_RCC_LSE_IsReady+0x18>
 801a1a8:	2301      	movs	r3, #1
 801a1aa:	e000      	b.n	801a1ae <LL_RCC_LSE_IsReady+0x1a>
 801a1ac:	2300      	movs	r3, #0
}
 801a1ae:	4618      	mov	r0, r3
 801a1b0:	46bd      	mov	sp, r7
 801a1b2:	bc80      	pop	{r7}
 801a1b4:	4770      	bx	lr

0801a1b6 <LL_RCC_SetUSARTClockSource>:
{
 801a1b6:	b480      	push	{r7}
 801a1b8:	b083      	sub	sp, #12
 801a1ba:	af00      	add	r7, sp, #0
 801a1bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 801a1be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a1c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 801a1c6:	687b      	ldr	r3, [r7, #4]
 801a1c8:	0c1b      	lsrs	r3, r3, #16
 801a1ca:	43db      	mvns	r3, r3
 801a1cc:	401a      	ands	r2, r3
 801a1ce:	687b      	ldr	r3, [r7, #4]
 801a1d0:	b29b      	uxth	r3, r3
 801a1d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801a1d6:	4313      	orrs	r3, r2
 801a1d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 801a1dc:	bf00      	nop
 801a1de:	370c      	adds	r7, #12
 801a1e0:	46bd      	mov	sp, r7
 801a1e2:	bc80      	pop	{r7}
 801a1e4:	4770      	bx	lr

0801a1e6 <LL_RCC_SetI2SClockSource>:
{
 801a1e6:	b480      	push	{r7}
 801a1e8:	b083      	sub	sp, #12
 801a1ea:	af00      	add	r7, sp, #0
 801a1ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 801a1ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a1f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801a1f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 801a1fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801a1fe:	687b      	ldr	r3, [r7, #4]
 801a200:	4313      	orrs	r3, r2
 801a202:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 801a206:	bf00      	nop
 801a208:	370c      	adds	r7, #12
 801a20a:	46bd      	mov	sp, r7
 801a20c:	bc80      	pop	{r7}
 801a20e:	4770      	bx	lr

0801a210 <LL_RCC_SetLPUARTClockSource>:
{
 801a210:	b480      	push	{r7}
 801a212:	b083      	sub	sp, #12
 801a214:	af00      	add	r7, sp, #0
 801a216:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 801a218:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a21c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801a220:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 801a224:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801a228:	687b      	ldr	r3, [r7, #4]
 801a22a:	4313      	orrs	r3, r2
 801a22c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 801a230:	bf00      	nop
 801a232:	370c      	adds	r7, #12
 801a234:	46bd      	mov	sp, r7
 801a236:	bc80      	pop	{r7}
 801a238:	4770      	bx	lr

0801a23a <LL_RCC_SetI2CClockSource>:
{
 801a23a:	b480      	push	{r7}
 801a23c:	b083      	sub	sp, #12
 801a23e:	af00      	add	r7, sp, #0
 801a240:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 801a242:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a246:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 801a24a:	687b      	ldr	r3, [r7, #4]
 801a24c:	091b      	lsrs	r3, r3, #4
 801a24e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 801a252:	43db      	mvns	r3, r3
 801a254:	401a      	ands	r2, r3
 801a256:	687b      	ldr	r3, [r7, #4]
 801a258:	011b      	lsls	r3, r3, #4
 801a25a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 801a25e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801a262:	4313      	orrs	r3, r2
 801a264:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 801a268:	bf00      	nop
 801a26a:	370c      	adds	r7, #12
 801a26c:	46bd      	mov	sp, r7
 801a26e:	bc80      	pop	{r7}
 801a270:	4770      	bx	lr

0801a272 <LL_RCC_SetLPTIMClockSource>:
{
 801a272:	b480      	push	{r7}
 801a274:	b083      	sub	sp, #12
 801a276:	af00      	add	r7, sp, #0
 801a278:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 801a27a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a27e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 801a282:	687b      	ldr	r3, [r7, #4]
 801a284:	0c1b      	lsrs	r3, r3, #16
 801a286:	041b      	lsls	r3, r3, #16
 801a288:	43db      	mvns	r3, r3
 801a28a:	401a      	ands	r2, r3
 801a28c:	687b      	ldr	r3, [r7, #4]
 801a28e:	041b      	lsls	r3, r3, #16
 801a290:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801a294:	4313      	orrs	r3, r2
 801a296:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 801a29a:	bf00      	nop
 801a29c:	370c      	adds	r7, #12
 801a29e:	46bd      	mov	sp, r7
 801a2a0:	bc80      	pop	{r7}
 801a2a2:	4770      	bx	lr

0801a2a4 <LL_RCC_SetRNGClockSource>:
{
 801a2a4:	b480      	push	{r7}
 801a2a6:	b083      	sub	sp, #12
 801a2a8:	af00      	add	r7, sp, #0
 801a2aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 801a2ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a2b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801a2b4:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 801a2b8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801a2bc:	687b      	ldr	r3, [r7, #4]
 801a2be:	4313      	orrs	r3, r2
 801a2c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 801a2c4:	bf00      	nop
 801a2c6:	370c      	adds	r7, #12
 801a2c8:	46bd      	mov	sp, r7
 801a2ca:	bc80      	pop	{r7}
 801a2cc:	4770      	bx	lr

0801a2ce <LL_RCC_SetADCClockSource>:
{
 801a2ce:	b480      	push	{r7}
 801a2d0:	b083      	sub	sp, #12
 801a2d2:	af00      	add	r7, sp, #0
 801a2d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 801a2d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a2da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801a2de:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 801a2e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801a2e6:	687b      	ldr	r3, [r7, #4]
 801a2e8:	4313      	orrs	r3, r2
 801a2ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 801a2ee:	bf00      	nop
 801a2f0:	370c      	adds	r7, #12
 801a2f2:	46bd      	mov	sp, r7
 801a2f4:	bc80      	pop	{r7}
 801a2f6:	4770      	bx	lr

0801a2f8 <LL_RCC_SetRTCClockSource>:
{
 801a2f8:	b480      	push	{r7}
 801a2fa:	b083      	sub	sp, #12
 801a2fc:	af00      	add	r7, sp, #0
 801a2fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 801a300:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a304:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801a308:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 801a30c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 801a310:	687b      	ldr	r3, [r7, #4]
 801a312:	4313      	orrs	r3, r2
 801a314:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 801a318:	bf00      	nop
 801a31a:	370c      	adds	r7, #12
 801a31c:	46bd      	mov	sp, r7
 801a31e:	bc80      	pop	{r7}
 801a320:	4770      	bx	lr

0801a322 <LL_RCC_GetRTCClockSource>:
{
 801a322:	b480      	push	{r7}
 801a324:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 801a326:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a32a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801a32e:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 801a332:	4618      	mov	r0, r3
 801a334:	46bd      	mov	sp, r7
 801a336:	bc80      	pop	{r7}
 801a338:	4770      	bx	lr

0801a33a <LL_RCC_ForceBackupDomainReset>:
{
 801a33a:	b480      	push	{r7}
 801a33c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 801a33e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a342:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801a346:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 801a34a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801a34e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 801a352:	bf00      	nop
 801a354:	46bd      	mov	sp, r7
 801a356:	bc80      	pop	{r7}
 801a358:	4770      	bx	lr

0801a35a <LL_RCC_ReleaseBackupDomainReset>:
{
 801a35a:	b480      	push	{r7}
 801a35c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 801a35e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a362:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801a366:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 801a36a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801a36e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 801a372:	bf00      	nop
 801a374:	46bd      	mov	sp, r7
 801a376:	bc80      	pop	{r7}
 801a378:	4770      	bx	lr
	...

0801a37c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 801a37c:	b580      	push	{r7, lr}
 801a37e:	b086      	sub	sp, #24
 801a380:	af00      	add	r7, sp, #0
 801a382:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 801a384:	2300      	movs	r3, #0
 801a386:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 801a388:	2300      	movs	r3, #0
 801a38a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 801a38c:	2300      	movs	r3, #0
 801a38e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 801a390:	687b      	ldr	r3, [r7, #4]
 801a392:	681b      	ldr	r3, [r3, #0]
 801a394:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 801a398:	2b00      	cmp	r3, #0
 801a39a:	d058      	beq.n	801a44e <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 801a39c:	f7fe fd1c 	bl	8018dd8 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 801a3a0:	f7f8 fbe4 	bl	8012b6c <HAL_GetTick>
 801a3a4:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 801a3a6:	e009      	b.n	801a3bc <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801a3a8:	f7f8 fbe0 	bl	8012b6c <HAL_GetTick>
 801a3ac:	4602      	mov	r2, r0
 801a3ae:	68fb      	ldr	r3, [r7, #12]
 801a3b0:	1ad3      	subs	r3, r2, r3
 801a3b2:	2b02      	cmp	r3, #2
 801a3b4:	d902      	bls.n	801a3bc <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 801a3b6:	2303      	movs	r3, #3
 801a3b8:	74fb      	strb	r3, [r7, #19]
        break;
 801a3ba:	e006      	b.n	801a3ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 801a3bc:	4b7b      	ldr	r3, [pc, #492]	; (801a5ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 801a3be:	681b      	ldr	r3, [r3, #0]
 801a3c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801a3c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801a3c8:	d1ee      	bne.n	801a3a8 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 801a3ca:	7cfb      	ldrb	r3, [r7, #19]
 801a3cc:	2b00      	cmp	r3, #0
 801a3ce:	d13c      	bne.n	801a44a <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 801a3d0:	f7ff ffa7 	bl	801a322 <LL_RCC_GetRTCClockSource>
 801a3d4:	4602      	mov	r2, r0
 801a3d6:	687b      	ldr	r3, [r7, #4]
 801a3d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801a3da:	429a      	cmp	r2, r3
 801a3dc:	d00f      	beq.n	801a3fe <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 801a3de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a3e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801a3e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801a3ea:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 801a3ec:	f7ff ffa5 	bl	801a33a <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 801a3f0:	f7ff ffb3 	bl	801a35a <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 801a3f4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 801a3f8:	697b      	ldr	r3, [r7, #20]
 801a3fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 801a3fe:	697b      	ldr	r3, [r7, #20]
 801a400:	f003 0302 	and.w	r3, r3, #2
 801a404:	2b00      	cmp	r3, #0
 801a406:	d014      	beq.n	801a432 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801a408:	f7f8 fbb0 	bl	8012b6c <HAL_GetTick>
 801a40c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 801a40e:	e00b      	b.n	801a428 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801a410:	f7f8 fbac 	bl	8012b6c <HAL_GetTick>
 801a414:	4602      	mov	r2, r0
 801a416:	68fb      	ldr	r3, [r7, #12]
 801a418:	1ad3      	subs	r3, r2, r3
 801a41a:	f241 3288 	movw	r2, #5000	; 0x1388
 801a41e:	4293      	cmp	r3, r2
 801a420:	d902      	bls.n	801a428 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 801a422:	2303      	movs	r3, #3
 801a424:	74fb      	strb	r3, [r7, #19]
            break;
 801a426:	e004      	b.n	801a432 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 801a428:	f7ff feb4 	bl	801a194 <LL_RCC_LSE_IsReady>
 801a42c:	4603      	mov	r3, r0
 801a42e:	2b01      	cmp	r3, #1
 801a430:	d1ee      	bne.n	801a410 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 801a432:	7cfb      	ldrb	r3, [r7, #19]
 801a434:	2b00      	cmp	r3, #0
 801a436:	d105      	bne.n	801a444 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 801a438:	687b      	ldr	r3, [r7, #4]
 801a43a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801a43c:	4618      	mov	r0, r3
 801a43e:	f7ff ff5b 	bl	801a2f8 <LL_RCC_SetRTCClockSource>
 801a442:	e004      	b.n	801a44e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 801a444:	7cfb      	ldrb	r3, [r7, #19]
 801a446:	74bb      	strb	r3, [r7, #18]
 801a448:	e001      	b.n	801a44e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 801a44a:	7cfb      	ldrb	r3, [r7, #19]
 801a44c:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 801a44e:	687b      	ldr	r3, [r7, #4]
 801a450:	681b      	ldr	r3, [r3, #0]
 801a452:	f003 0301 	and.w	r3, r3, #1
 801a456:	2b00      	cmp	r3, #0
 801a458:	d004      	beq.n	801a464 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 801a45a:	687b      	ldr	r3, [r7, #4]
 801a45c:	685b      	ldr	r3, [r3, #4]
 801a45e:	4618      	mov	r0, r3
 801a460:	f7ff fea9 	bl	801a1b6 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 801a464:	687b      	ldr	r3, [r7, #4]
 801a466:	681b      	ldr	r3, [r3, #0]
 801a468:	f003 0302 	and.w	r3, r3, #2
 801a46c:	2b00      	cmp	r3, #0
 801a46e:	d004      	beq.n	801a47a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 801a470:	687b      	ldr	r3, [r7, #4]
 801a472:	689b      	ldr	r3, [r3, #8]
 801a474:	4618      	mov	r0, r3
 801a476:	f7ff fe9e 	bl	801a1b6 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 801a47a:	687b      	ldr	r3, [r7, #4]
 801a47c:	681b      	ldr	r3, [r3, #0]
 801a47e:	f003 0320 	and.w	r3, r3, #32
 801a482:	2b00      	cmp	r3, #0
 801a484:	d004      	beq.n	801a490 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801a486:	687b      	ldr	r3, [r7, #4]
 801a488:	691b      	ldr	r3, [r3, #16]
 801a48a:	4618      	mov	r0, r3
 801a48c:	f7ff fec0 	bl	801a210 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 801a490:	687b      	ldr	r3, [r7, #4]
 801a492:	681b      	ldr	r3, [r3, #0]
 801a494:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801a498:	2b00      	cmp	r3, #0
 801a49a:	d004      	beq.n	801a4a6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 801a49c:	687b      	ldr	r3, [r7, #4]
 801a49e:	6a1b      	ldr	r3, [r3, #32]
 801a4a0:	4618      	mov	r0, r3
 801a4a2:	f7ff fee6 	bl	801a272 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 801a4a6:	687b      	ldr	r3, [r7, #4]
 801a4a8:	681b      	ldr	r3, [r3, #0]
 801a4aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 801a4ae:	2b00      	cmp	r3, #0
 801a4b0:	d004      	beq.n	801a4bc <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 801a4b2:	687b      	ldr	r3, [r7, #4]
 801a4b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a4b6:	4618      	mov	r0, r3
 801a4b8:	f7ff fedb 	bl	801a272 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 801a4bc:	687b      	ldr	r3, [r7, #4]
 801a4be:	681b      	ldr	r3, [r3, #0]
 801a4c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801a4c4:	2b00      	cmp	r3, #0
 801a4c6:	d004      	beq.n	801a4d2 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 801a4c8:	687b      	ldr	r3, [r7, #4]
 801a4ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801a4cc:	4618      	mov	r0, r3
 801a4ce:	f7ff fed0 	bl	801a272 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 801a4d2:	687b      	ldr	r3, [r7, #4]
 801a4d4:	681b      	ldr	r3, [r3, #0]
 801a4d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a4da:	2b00      	cmp	r3, #0
 801a4dc:	d004      	beq.n	801a4e8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 801a4de:	687b      	ldr	r3, [r7, #4]
 801a4e0:	695b      	ldr	r3, [r3, #20]
 801a4e2:	4618      	mov	r0, r3
 801a4e4:	f7ff fea9 	bl	801a23a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 801a4e8:	687b      	ldr	r3, [r7, #4]
 801a4ea:	681b      	ldr	r3, [r3, #0]
 801a4ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801a4f0:	2b00      	cmp	r3, #0
 801a4f2:	d004      	beq.n	801a4fe <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 801a4f4:	687b      	ldr	r3, [r7, #4]
 801a4f6:	699b      	ldr	r3, [r3, #24]
 801a4f8:	4618      	mov	r0, r3
 801a4fa:	f7ff fe9e 	bl	801a23a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 801a4fe:	687b      	ldr	r3, [r7, #4]
 801a500:	681b      	ldr	r3, [r3, #0]
 801a502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801a506:	2b00      	cmp	r3, #0
 801a508:	d004      	beq.n	801a514 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 801a50a:	687b      	ldr	r3, [r7, #4]
 801a50c:	69db      	ldr	r3, [r3, #28]
 801a50e:	4618      	mov	r0, r3
 801a510:	f7ff fe93 	bl	801a23a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 801a514:	687b      	ldr	r3, [r7, #4]
 801a516:	681b      	ldr	r3, [r3, #0]
 801a518:	f003 0310 	and.w	r3, r3, #16
 801a51c:	2b00      	cmp	r3, #0
 801a51e:	d011      	beq.n	801a544 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 801a520:	687b      	ldr	r3, [r7, #4]
 801a522:	68db      	ldr	r3, [r3, #12]
 801a524:	4618      	mov	r0, r3
 801a526:	f7ff fe5e 	bl	801a1e6 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 801a52a:	687b      	ldr	r3, [r7, #4]
 801a52c:	68db      	ldr	r3, [r3, #12]
 801a52e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801a532:	d107      	bne.n	801a544 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 801a534:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a538:	68db      	ldr	r3, [r3, #12]
 801a53a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 801a53e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801a542:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 801a544:	687b      	ldr	r3, [r7, #4]
 801a546:	681b      	ldr	r3, [r3, #0]
 801a548:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801a54c:	2b00      	cmp	r3, #0
 801a54e:	d010      	beq.n	801a572 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 801a550:	687b      	ldr	r3, [r7, #4]
 801a552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a554:	4618      	mov	r0, r3
 801a556:	f7ff fea5 	bl	801a2a4 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 801a55a:	687b      	ldr	r3, [r7, #4]
 801a55c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801a55e:	2b00      	cmp	r3, #0
 801a560:	d107      	bne.n	801a572 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 801a562:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a566:	68db      	ldr	r3, [r3, #12]
 801a568:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 801a56c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 801a570:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 801a572:	687b      	ldr	r3, [r7, #4]
 801a574:	681b      	ldr	r3, [r3, #0]
 801a576:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801a57a:	2b00      	cmp	r3, #0
 801a57c:	d011      	beq.n	801a5a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 801a57e:	687b      	ldr	r3, [r7, #4]
 801a580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801a582:	4618      	mov	r0, r3
 801a584:	f7ff fea3 	bl	801a2ce <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 801a588:	687b      	ldr	r3, [r7, #4]
 801a58a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801a58c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801a590:	d107      	bne.n	801a5a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 801a592:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801a596:	68db      	ldr	r3, [r3, #12]
 801a598:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 801a59c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801a5a0:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 801a5a2:	7cbb      	ldrb	r3, [r7, #18]
}
 801a5a4:	4618      	mov	r0, r3
 801a5a6:	3718      	adds	r7, #24
 801a5a8:	46bd      	mov	sp, r7
 801a5aa:	bd80      	pop	{r7, pc}
 801a5ac:	58000400 	.word	0x58000400

0801a5b0 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 801a5b0:	b580      	push	{r7, lr}
 801a5b2:	b084      	sub	sp, #16
 801a5b4:	af00      	add	r7, sp, #0
 801a5b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 801a5b8:	687b      	ldr	r3, [r7, #4]
 801a5ba:	2b00      	cmp	r3, #0
 801a5bc:	d101      	bne.n	801a5c2 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 801a5be:	2301      	movs	r3, #1
 801a5c0:	e085      	b.n	801a6ce <HAL_RNG_Init+0x11e>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 801a5c2:	687b      	ldr	r3, [r7, #4]
 801a5c4:	7a5b      	ldrb	r3, [r3, #9]
 801a5c6:	b2db      	uxtb	r3, r3
 801a5c8:	2b00      	cmp	r3, #0
 801a5ca:	d105      	bne.n	801a5d8 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 801a5cc:	687b      	ldr	r3, [r7, #4]
 801a5ce:	2200      	movs	r2, #0
 801a5d0:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 801a5d2:	6878      	ldr	r0, [r7, #4]
 801a5d4:	f7f7 fcae 	bl	8011f34 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 801a5d8:	687b      	ldr	r3, [r7, #4]
 801a5da:	2202      	movs	r2, #2
 801a5dc:	725a      	strb	r2, [r3, #9]

  /* Disable RNG */
  __HAL_RNG_DISABLE(hrng);
 801a5de:	687b      	ldr	r3, [r7, #4]
 801a5e0:	681b      	ldr	r3, [r3, #0]
 801a5e2:	681a      	ldr	r2, [r3, #0]
 801a5e4:	687b      	ldr	r3, [r7, #4]
 801a5e6:	681b      	ldr	r3, [r3, #0]
 801a5e8:	f022 0204 	bic.w	r2, r2, #4
 801a5ec:	601a      	str	r2, [r3, #0]

  /* Clock Error Detection Configuration when CONDRT bit is set to 1 */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED | RNG_CR_CONDRST, hrng->Init.ClockErrorDetection | RNG_CR_CONDRST);
 801a5ee:	687b      	ldr	r3, [r7, #4]
 801a5f0:	681b      	ldr	r3, [r3, #0]
 801a5f2:	681b      	ldr	r3, [r3, #0]
 801a5f4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801a5f8:	f023 0320 	bic.w	r3, r3, #32
 801a5fc:	687a      	ldr	r2, [r7, #4]
 801a5fe:	6852      	ldr	r2, [r2, #4]
 801a600:	431a      	orrs	r2, r3
 801a602:	687b      	ldr	r3, [r7, #4]
 801a604:	681b      	ldr	r3, [r3, #0]
 801a606:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 801a60a:	601a      	str	r2, [r3, #0]

#if defined(RNG_VER_3_2) || defined(RNG_VER_3_1) || defined(RNG_VER_3_0)
  /*!< magic number must be written immediately before to RNG_HTCRG */
  WRITE_REG(hrng->Instance->HTCR, RNG_HTCFG_1);
 801a60c:	687b      	ldr	r3, [r7, #4]
 801a60e:	681b      	ldr	r3, [r3, #0]
 801a610:	4a31      	ldr	r2, [pc, #196]	; (801a6d8 <HAL_RNG_Init+0x128>)
 801a612:	611a      	str	r2, [r3, #16]
  /* for best latency and to be compliant with NIST */
  WRITE_REG(hrng->Instance->HTCR, RNG_HTCFG);
 801a614:	687b      	ldr	r3, [r7, #4]
 801a616:	681b      	ldr	r3, [r3, #0]
 801a618:	f64a 2274 	movw	r2, #43636	; 0xaa74
 801a61c:	611a      	str	r2, [r3, #16]
#endif /* RNG_VER_3_2 || RNG_VER_3_1 || RNG_VER_3_0 */

  /* Writing bit CONDRST=0 */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 801a61e:	687b      	ldr	r3, [r7, #4]
 801a620:	681b      	ldr	r3, [r3, #0]
 801a622:	681a      	ldr	r2, [r3, #0]
 801a624:	687b      	ldr	r3, [r7, #4]
 801a626:	681b      	ldr	r3, [r3, #0]
 801a628:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 801a62c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 801a62e:	f7f8 fa9d 	bl	8012b6c <HAL_GetTick>
 801a632:	60f8      	str	r0, [r7, #12]

  /* Wait for conditioning reset process to be completed */
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 801a634:	e00e      	b.n	801a654 <HAL_RNG_Init+0xa4>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 801a636:	f7f8 fa99 	bl	8012b6c <HAL_GetTick>
 801a63a:	4602      	mov	r2, r0
 801a63c:	68fb      	ldr	r3, [r7, #12]
 801a63e:	1ad3      	subs	r3, r2, r3
 801a640:	2b02      	cmp	r3, #2
 801a642:	d907      	bls.n	801a654 <HAL_RNG_Init+0xa4>
    {
      hrng->State = HAL_RNG_STATE_READY;
 801a644:	687b      	ldr	r3, [r7, #4]
 801a646:	2201      	movs	r2, #1
 801a648:	725a      	strb	r2, [r3, #9]
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 801a64a:	687b      	ldr	r3, [r7, #4]
 801a64c:	2202      	movs	r2, #2
 801a64e:	60da      	str	r2, [r3, #12]
      return HAL_ERROR;
 801a650:	2301      	movs	r3, #1
 801a652:	e03c      	b.n	801a6ce <HAL_RNG_Init+0x11e>
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 801a654:	687b      	ldr	r3, [r7, #4]
 801a656:	681b      	ldr	r3, [r3, #0]
 801a658:	681b      	ldr	r3, [r3, #0]
 801a65a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 801a65e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801a662:	d0e8      	beq.n	801a636 <HAL_RNG_Init+0x86>
    }
  }

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 801a664:	687b      	ldr	r3, [r7, #4]
 801a666:	681b      	ldr	r3, [r3, #0]
 801a668:	681a      	ldr	r2, [r3, #0]
 801a66a:	687b      	ldr	r3, [r7, #4]
 801a66c:	681b      	ldr	r3, [r3, #0]
 801a66e:	f042 0204 	orr.w	r2, r2, #4
 801a672:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 801a674:	687b      	ldr	r3, [r7, #4]
 801a676:	681b      	ldr	r3, [r3, #0]
 801a678:	685b      	ldr	r3, [r3, #4]
 801a67a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a67e:	2b40      	cmp	r3, #64	; 0x40
 801a680:	d104      	bne.n	801a68c <HAL_RNG_Init+0xdc>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 801a682:	687b      	ldr	r3, [r7, #4]
 801a684:	2204      	movs	r2, #4
 801a686:	725a      	strb	r2, [r3, #9]
    return HAL_ERROR;
 801a688:	2301      	movs	r3, #1
 801a68a:	e020      	b.n	801a6ce <HAL_RNG_Init+0x11e>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 801a68c:	f7f8 fa6e 	bl	8012b6c <HAL_GetTick>
 801a690:	60f8      	str	r0, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 801a692:	e00e      	b.n	801a6b2 <HAL_RNG_Init+0x102>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 801a694:	f7f8 fa6a 	bl	8012b6c <HAL_GetTick>
 801a698:	4602      	mov	r2, r0
 801a69a:	68fb      	ldr	r3, [r7, #12]
 801a69c:	1ad3      	subs	r3, r2, r3
 801a69e:	2b02      	cmp	r3, #2
 801a6a0:	d907      	bls.n	801a6b2 <HAL_RNG_Init+0x102>
    {
      hrng->State = HAL_RNG_STATE_ERROR;
 801a6a2:	687b      	ldr	r3, [r7, #4]
 801a6a4:	2204      	movs	r2, #4
 801a6a6:	725a      	strb	r2, [r3, #9]
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 801a6a8:	687b      	ldr	r3, [r7, #4]
 801a6aa:	2202      	movs	r2, #2
 801a6ac:	60da      	str	r2, [r3, #12]
      return HAL_ERROR;
 801a6ae:	2301      	movs	r3, #1
 801a6b0:	e00d      	b.n	801a6ce <HAL_RNG_Init+0x11e>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) != RESET)
 801a6b2:	687b      	ldr	r3, [r7, #4]
 801a6b4:	681b      	ldr	r3, [r3, #0]
 801a6b6:	685b      	ldr	r3, [r3, #4]
 801a6b8:	f003 0304 	and.w	r3, r3, #4
 801a6bc:	2b04      	cmp	r3, #4
 801a6be:	d0e9      	beq.n	801a694 <HAL_RNG_Init+0xe4>
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 801a6c0:	687b      	ldr	r3, [r7, #4]
 801a6c2:	2201      	movs	r2, #1
 801a6c4:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 801a6c6:	687b      	ldr	r3, [r7, #4]
 801a6c8:	2200      	movs	r2, #0
 801a6ca:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 801a6cc:	2300      	movs	r3, #0
}
 801a6ce:	4618      	mov	r0, r3
 801a6d0:	3710      	adds	r7, #16
 801a6d2:	46bd      	mov	sp, r7
 801a6d4:	bd80      	pop	{r7, pc}
 801a6d6:	bf00      	nop
 801a6d8:	17590abc 	.word	0x17590abc

0801a6dc <HAL_RNG_DeInit>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_DeInit(RNG_HandleTypeDef *hrng)
{
 801a6dc:	b580      	push	{r7, lr}
 801a6de:	b084      	sub	sp, #16
 801a6e0:	af00      	add	r7, sp, #0
 801a6e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the RNG handle allocation */
  if (hrng == NULL)
 801a6e4:	687b      	ldr	r3, [r7, #4]
 801a6e6:	2b00      	cmp	r3, #0
 801a6e8:	d101      	bne.n	801a6ee <HAL_RNG_DeInit+0x12>
  {
    return HAL_ERROR;
 801a6ea:	2301      	movs	r3, #1
 801a6ec:	e04e      	b.n	801a78c <HAL_RNG_DeInit+0xb0>
  }

  /* Clear Clock Error Detection bit when CONDRT bit is set to 1 */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED | RNG_CR_CONDRST, RNG_CED_ENABLE | RNG_CR_CONDRST);
 801a6ee:	687b      	ldr	r3, [r7, #4]
 801a6f0:	681b      	ldr	r3, [r3, #0]
 801a6f2:	681b      	ldr	r3, [r3, #0]
 801a6f4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801a6f8:	f023 0320 	bic.w	r3, r3, #32
 801a6fc:	687a      	ldr	r2, [r7, #4]
 801a6fe:	6812      	ldr	r2, [r2, #0]
 801a700:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801a704:	6013      	str	r3, [r2, #0]

  /* Writing bit CONDRST=0 */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 801a706:	687b      	ldr	r3, [r7, #4]
 801a708:	681b      	ldr	r3, [r3, #0]
 801a70a:	681a      	ldr	r2, [r3, #0]
 801a70c:	687b      	ldr	r3, [r7, #4]
 801a70e:	681b      	ldr	r3, [r3, #0]
 801a710:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 801a714:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 801a716:	f7f8 fa29 	bl	8012b6c <HAL_GetTick>
 801a71a:	60f8      	str	r0, [r7, #12]

  /* Wait for conditioning reset process to be completed */
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 801a71c:	e011      	b.n	801a742 <HAL_RNG_DeInit+0x66>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 801a71e:	f7f8 fa25 	bl	8012b6c <HAL_GetTick>
 801a722:	4602      	mov	r2, r0
 801a724:	68fb      	ldr	r3, [r7, #12]
 801a726:	1ad3      	subs	r3, r2, r3
 801a728:	2b02      	cmp	r3, #2
 801a72a:	d90a      	bls.n	801a742 <HAL_RNG_DeInit+0x66>
    {
      hrng->State = HAL_RNG_STATE_READY;
 801a72c:	687b      	ldr	r3, [r7, #4]
 801a72e:	2201      	movs	r2, #1
 801a730:	725a      	strb	r2, [r3, #9]
      hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 801a732:	687b      	ldr	r3, [r7, #4]
 801a734:	2202      	movs	r2, #2
 801a736:	60da      	str	r2, [r3, #12]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 801a738:	687b      	ldr	r3, [r7, #4]
 801a73a:	2200      	movs	r2, #0
 801a73c:	721a      	strb	r2, [r3, #8]
      return HAL_ERROR;
 801a73e:	2301      	movs	r3, #1
 801a740:	e024      	b.n	801a78c <HAL_RNG_DeInit+0xb0>
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 801a742:	687b      	ldr	r3, [r7, #4]
 801a744:	681b      	ldr	r3, [r3, #0]
 801a746:	681b      	ldr	r3, [r3, #0]
 801a748:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 801a74c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801a750:	d0e5      	beq.n	801a71e <HAL_RNG_DeInit+0x42>
    }
  }

  /* Disable the RNG Peripheral */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_IE | RNG_CR_RNGEN);
 801a752:	687b      	ldr	r3, [r7, #4]
 801a754:	681b      	ldr	r3, [r3, #0]
 801a756:	681a      	ldr	r2, [r3, #0]
 801a758:	687b      	ldr	r3, [r7, #4]
 801a75a:	681b      	ldr	r3, [r3, #0]
 801a75c:	f022 020c 	bic.w	r2, r2, #12
 801a760:	601a      	str	r2, [r3, #0]

  /* Clear RNG interrupt status flags */
  CLEAR_BIT(hrng->Instance->SR, RNG_SR_CEIS | RNG_SR_SEIS);
 801a762:	687b      	ldr	r3, [r7, #4]
 801a764:	681b      	ldr	r3, [r3, #0]
 801a766:	685a      	ldr	r2, [r3, #4]
 801a768:	687b      	ldr	r3, [r7, #4]
 801a76a:	681b      	ldr	r3, [r3, #0]
 801a76c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 801a770:	605a      	str	r2, [r3, #4]

  /* DeInit the low level hardware */
  hrng->MspDeInitCallback(hrng);
#else
  /* DeInit the low level hardware */
  HAL_RNG_MspDeInit(hrng);
 801a772:	6878      	ldr	r0, [r7, #4]
 801a774:	f7f7 fc10 	bl	8011f98 <HAL_RNG_MspDeInit>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Update the RNG state */
  hrng->State = HAL_RNG_STATE_RESET;
 801a778:	687b      	ldr	r3, [r7, #4]
 801a77a:	2200      	movs	r2, #0
 801a77c:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 801a77e:	687b      	ldr	r3, [r7, #4]
 801a780:	2200      	movs	r2, #0
 801a782:	60da      	str	r2, [r3, #12]

  /* Release Lock */
  __HAL_UNLOCK(hrng);
 801a784:	687b      	ldr	r3, [r7, #4]
 801a786:	2200      	movs	r2, #0
 801a788:	721a      	strb	r2, [r3, #8]

  /* Return the function status */
  return HAL_OK;
 801a78a:	2300      	movs	r3, #0
}
 801a78c:	4618      	mov	r0, r3
 801a78e:	3710      	adds	r7, #16
 801a790:	46bd      	mov	sp, r7
 801a792:	bd80      	pop	{r7, pc}

0801a794 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 801a794:	b580      	push	{r7, lr}
 801a796:	b084      	sub	sp, #16
 801a798:	af00      	add	r7, sp, #0
 801a79a:	6078      	str	r0, [r7, #4]
 801a79c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801a79e:	2300      	movs	r3, #0
 801a7a0:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 801a7a2:	687b      	ldr	r3, [r7, #4]
 801a7a4:	7a1b      	ldrb	r3, [r3, #8]
 801a7a6:	2b01      	cmp	r3, #1
 801a7a8:	d101      	bne.n	801a7ae <HAL_RNG_GenerateRandomNumber+0x1a>
 801a7aa:	2302      	movs	r3, #2
 801a7ac:	e064      	b.n	801a878 <HAL_RNG_GenerateRandomNumber+0xe4>
 801a7ae:	687b      	ldr	r3, [r7, #4]
 801a7b0:	2201      	movs	r2, #1
 801a7b2:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 801a7b4:	687b      	ldr	r3, [r7, #4]
 801a7b6:	7a5b      	ldrb	r3, [r3, #9]
 801a7b8:	b2db      	uxtb	r3, r3
 801a7ba:	2b01      	cmp	r3, #1
 801a7bc:	d153      	bne.n	801a866 <HAL_RNG_GenerateRandomNumber+0xd2>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 801a7be:	687b      	ldr	r3, [r7, #4]
 801a7c0:	2202      	movs	r2, #2
 801a7c2:	725a      	strb	r2, [r3, #9]
    /* Check if there is a seed error */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 801a7c4:	687b      	ldr	r3, [r7, #4]
 801a7c6:	681b      	ldr	r3, [r3, #0]
 801a7c8:	685b      	ldr	r3, [r3, #4]
 801a7ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a7ce:	2b40      	cmp	r3, #64	; 0x40
 801a7d0:	d10c      	bne.n	801a7ec <HAL_RNG_GenerateRandomNumber+0x58>
    {
      /* Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 801a7d2:	687b      	ldr	r3, [r7, #4]
 801a7d4:	2208      	movs	r2, #8
 801a7d6:	60da      	str	r2, [r3, #12]
      /* Reset from seed error */
      status = RNG_RecoverSeedError(hrng);
 801a7d8:	6878      	ldr	r0, [r7, #4]
 801a7da:	f000 f8d2 	bl	801a982 <RNG_RecoverSeedError>
 801a7de:	4603      	mov	r3, r0
 801a7e0:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_ERROR)
 801a7e2:	7bfb      	ldrb	r3, [r7, #15]
 801a7e4:	2b01      	cmp	r3, #1
 801a7e6:	d101      	bne.n	801a7ec <HAL_RNG_GenerateRandomNumber+0x58>
      {
        return status;
 801a7e8:	7bfb      	ldrb	r3, [r7, #15]
 801a7ea:	e045      	b.n	801a878 <HAL_RNG_GenerateRandomNumber+0xe4>
      }
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 801a7ec:	f7f8 f9be 	bl	8012b6c <HAL_GetTick>
 801a7f0:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 801a7f2:	e011      	b.n	801a818 <HAL_RNG_GenerateRandomNumber+0x84>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 801a7f4:	f7f8 f9ba 	bl	8012b6c <HAL_GetTick>
 801a7f8:	4602      	mov	r2, r0
 801a7fa:	68bb      	ldr	r3, [r7, #8]
 801a7fc:	1ad3      	subs	r3, r2, r3
 801a7fe:	2b02      	cmp	r3, #2
 801a800:	d90a      	bls.n	801a818 <HAL_RNG_GenerateRandomNumber+0x84>
      {
        hrng->State = HAL_RNG_STATE_READY;
 801a802:	687b      	ldr	r3, [r7, #4]
 801a804:	2201      	movs	r2, #1
 801a806:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 801a808:	687b      	ldr	r3, [r7, #4]
 801a80a:	2202      	movs	r2, #2
 801a80c:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 801a80e:	687b      	ldr	r3, [r7, #4]
 801a810:	2200      	movs	r2, #0
 801a812:	721a      	strb	r2, [r3, #8]
        return HAL_ERROR;
 801a814:	2301      	movs	r3, #1
 801a816:	e02f      	b.n	801a878 <HAL_RNG_GenerateRandomNumber+0xe4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 801a818:	687b      	ldr	r3, [r7, #4]
 801a81a:	681b      	ldr	r3, [r3, #0]
 801a81c:	685b      	ldr	r3, [r3, #4]
 801a81e:	f003 0301 	and.w	r3, r3, #1
 801a822:	2b01      	cmp	r3, #1
 801a824:	d1e6      	bne.n	801a7f4 <HAL_RNG_GenerateRandomNumber+0x60>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 801a826:	687b      	ldr	r3, [r7, #4]
 801a828:	681b      	ldr	r3, [r3, #0]
 801a82a:	689a      	ldr	r2, [r3, #8]
 801a82c:	687b      	ldr	r3, [r7, #4]
 801a82e:	611a      	str	r2, [r3, #16]
    /* In case of seed error, the value available in the RNG_DR register must not
       be used as it may not have enough entropy */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 801a830:	687b      	ldr	r3, [r7, #4]
 801a832:	681b      	ldr	r3, [r3, #0]
 801a834:	685b      	ldr	r3, [r3, #4]
 801a836:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a83a:	2b40      	cmp	r3, #64	; 0x40
 801a83c:	d10b      	bne.n	801a856 <HAL_RNG_GenerateRandomNumber+0xc2>
    {
      /* Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 801a83e:	687b      	ldr	r3, [r7, #4]
 801a840:	2208      	movs	r2, #8
 801a842:	60da      	str	r2, [r3, #12]
      /* Clear bit DRDY */
      CLEAR_BIT(hrng->Instance->SR, RNG_FLAG_DRDY);
 801a844:	687b      	ldr	r3, [r7, #4]
 801a846:	681b      	ldr	r3, [r3, #0]
 801a848:	685a      	ldr	r2, [r3, #4]
 801a84a:	687b      	ldr	r3, [r7, #4]
 801a84c:	681b      	ldr	r3, [r3, #0]
 801a84e:	f022 0201 	bic.w	r2, r2, #1
 801a852:	605a      	str	r2, [r3, #4]
 801a854:	e003      	b.n	801a85e <HAL_RNG_GenerateRandomNumber+0xca>
    }
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
 801a856:	687b      	ldr	r3, [r7, #4]
 801a858:	691a      	ldr	r2, [r3, #16]
 801a85a:	683b      	ldr	r3, [r7, #0]
 801a85c:	601a      	str	r2, [r3, #0]
    }
    hrng->State = HAL_RNG_STATE_READY;
 801a85e:	687b      	ldr	r3, [r7, #4]
 801a860:	2201      	movs	r2, #1
 801a862:	725a      	strb	r2, [r3, #9]
 801a864:	e004      	b.n	801a870 <HAL_RNG_GenerateRandomNumber+0xdc>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 801a866:	687b      	ldr	r3, [r7, #4]
 801a868:	2204      	movs	r2, #4
 801a86a:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 801a86c:	2301      	movs	r3, #1
 801a86e:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 801a870:	687b      	ldr	r3, [r7, #4]
 801a872:	2200      	movs	r2, #0
 801a874:	721a      	strb	r2, [r3, #8]

  return status;
 801a876:	7bfb      	ldrb	r3, [r7, #15]
}
 801a878:	4618      	mov	r0, r3
 801a87a:	3710      	adds	r7, #16
 801a87c:	46bd      	mov	sp, r7
 801a87e:	bd80      	pop	{r7, pc}

0801a880 <HAL_RNG_IRQHandler>:
  *                the configuration information for RNG.
  * @retval None

  */
void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng)
{
 801a880:	b580      	push	{r7, lr}
 801a882:	b084      	sub	sp, #16
 801a884:	af00      	add	r7, sp, #0
 801a886:	6078      	str	r0, [r7, #4]
  uint32_t rngclockerror = 0U;
 801a888:	2300      	movs	r3, #0
 801a88a:	60fb      	str	r3, [r7, #12]

  /* RNG clock error interrupt occurred */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_CEI) != RESET)
 801a88c:	687b      	ldr	r3, [r7, #4]
 801a88e:	681b      	ldr	r3, [r3, #0]
 801a890:	685b      	ldr	r3, [r3, #4]
 801a892:	f003 0320 	and.w	r3, r3, #32
 801a896:	2b20      	cmp	r3, #32
 801a898:	d105      	bne.n	801a8a6 <HAL_RNG_IRQHandler+0x26>
  {
    /* Update the error code */
    hrng->ErrorCode = HAL_RNG_ERROR_CLOCK;
 801a89a:	687b      	ldr	r3, [r7, #4]
 801a89c:	2210      	movs	r2, #16
 801a89e:	60da      	str	r2, [r3, #12]
    rngclockerror = 1U;
 801a8a0:	2301      	movs	r3, #1
 801a8a2:	60fb      	str	r3, [r7, #12]
 801a8a4:	e023      	b.n	801a8ee <HAL_RNG_IRQHandler+0x6e>
  }
  else if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 801a8a6:	687b      	ldr	r3, [r7, #4]
 801a8a8:	681b      	ldr	r3, [r3, #0]
 801a8aa:	685b      	ldr	r3, [r3, #4]
 801a8ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a8b0:	2b40      	cmp	r3, #64	; 0x40
 801a8b2:	d11c      	bne.n	801a8ee <HAL_RNG_IRQHandler+0x6e>
  {
    /* Check if Seed Error Current Status (SECS) is set */
    if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) == RESET)
 801a8b4:	687b      	ldr	r3, [r7, #4]
 801a8b6:	681b      	ldr	r3, [r3, #0]
 801a8b8:	685b      	ldr	r3, [r3, #4]
 801a8ba:	f003 0304 	and.w	r3, r3, #4
 801a8be:	2b04      	cmp	r3, #4
 801a8c0:	d008      	beq.n	801a8d4 <HAL_RNG_IRQHandler+0x54>
    {
      /* RNG IP performed the reset automatically (auto-reset) */
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 801a8c2:	687b      	ldr	r3, [r7, #4]
 801a8c4:	681b      	ldr	r3, [r3, #0]
 801a8c6:	685a      	ldr	r2, [r3, #4]
 801a8c8:	687b      	ldr	r3, [r7, #4]
 801a8ca:	681b      	ldr	r3, [r3, #0]
 801a8cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801a8d0:	605a      	str	r2, [r3, #4]
 801a8d2:	e00c      	b.n	801a8ee <HAL_RNG_IRQHandler+0x6e>
    }
    else
    {
      /* Seed Error has not been recovered : Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 801a8d4:	687b      	ldr	r3, [r7, #4]
 801a8d6:	2208      	movs	r2, #8
 801a8d8:	60da      	str	r2, [r3, #12]
      rngclockerror = 1U;
 801a8da:	2301      	movs	r3, #1
 801a8dc:	60fb      	str	r3, [r7, #12]
      /* Disable the IT */
      __HAL_RNG_DISABLE_IT(hrng);
 801a8de:	687b      	ldr	r3, [r7, #4]
 801a8e0:	681b      	ldr	r3, [r3, #0]
 801a8e2:	681a      	ldr	r2, [r3, #0]
 801a8e4:	687b      	ldr	r3, [r7, #4]
 801a8e6:	681b      	ldr	r3, [r3, #0]
 801a8e8:	f022 0208 	bic.w	r2, r2, #8
 801a8ec:	601a      	str	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  if (rngclockerror == 1U)
 801a8ee:	68fb      	ldr	r3, [r7, #12]
 801a8f0:	2b01      	cmp	r3, #1
 801a8f2:	d10b      	bne.n	801a90c <HAL_RNG_IRQHandler+0x8c>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_ERROR;
 801a8f4:	687b      	ldr	r3, [r7, #4]
 801a8f6:	2204      	movs	r2, #4
 801a8f8:	725a      	strb	r2, [r3, #9]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback */
    hrng->ErrorCallback(hrng);
#else
    /* Call legacy weak Error callback */
    HAL_RNG_ErrorCallback(hrng);
 801a8fa:	6878      	ldr	r0, [r7, #4]
 801a8fc:	f000 f838 	bl	801a970 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

    /* Clear the clock error flag */
    __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI);
 801a900:	687b      	ldr	r3, [r7, #4]
 801a902:	681b      	ldr	r3, [r3, #0]
 801a904:	f06f 0260 	mvn.w	r2, #96	; 0x60
 801a908:	605a      	str	r2, [r3, #4]

    return;
 801a90a:	e024      	b.n	801a956 <HAL_RNG_IRQHandler+0xd6>
  }

  /* Check RNG data ready interrupt occurred */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_DRDY) != RESET)
 801a90c:	687b      	ldr	r3, [r7, #4]
 801a90e:	681b      	ldr	r3, [r3, #0]
 801a910:	685b      	ldr	r3, [r3, #4]
 801a912:	f003 0301 	and.w	r3, r3, #1
 801a916:	2b01      	cmp	r3, #1
 801a918:	d11d      	bne.n	801a956 <HAL_RNG_IRQHandler+0xd6>
  {
    /* Generate random number once, so disable the IT */
    __HAL_RNG_DISABLE_IT(hrng);
 801a91a:	687b      	ldr	r3, [r7, #4]
 801a91c:	681b      	ldr	r3, [r3, #0]
 801a91e:	681a      	ldr	r2, [r3, #0]
 801a920:	687b      	ldr	r3, [r7, #4]
 801a922:	681b      	ldr	r3, [r3, #0]
 801a924:	f022 0208 	bic.w	r2, r2, #8
 801a928:	601a      	str	r2, [r3, #0]

    /* Get the 32bit Random number (DRDY flag automatically cleared) */
    hrng->RandomNumber = hrng->Instance->DR;
 801a92a:	687b      	ldr	r3, [r7, #4]
 801a92c:	681b      	ldr	r3, [r3, #0]
 801a92e:	689a      	ldr	r2, [r3, #8]
 801a930:	687b      	ldr	r3, [r7, #4]
 801a932:	611a      	str	r2, [r3, #16]

    if (hrng->State != HAL_RNG_STATE_ERROR)
 801a934:	687b      	ldr	r3, [r7, #4]
 801a936:	7a5b      	ldrb	r3, [r3, #9]
 801a938:	b2db      	uxtb	r3, r3
 801a93a:	2b04      	cmp	r3, #4
 801a93c:	d00b      	beq.n	801a956 <HAL_RNG_IRQHandler+0xd6>
    {
      /* Change RNG peripheral state */
      hrng->State = HAL_RNG_STATE_READY;
 801a93e:	687b      	ldr	r3, [r7, #4]
 801a940:	2201      	movs	r2, #1
 801a942:	725a      	strb	r2, [r3, #9]
      /* Process Unlocked */
      __HAL_UNLOCK(hrng);
 801a944:	687b      	ldr	r3, [r7, #4]
 801a946:	2200      	movs	r2, #0
 801a948:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
      /* Call registered Data Ready callback */
      hrng->ReadyDataCallback(hrng, hrng->RandomNumber);
#else
      /* Call legacy weak Data Ready callback */
      HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber);
 801a94a:	687b      	ldr	r3, [r7, #4]
 801a94c:	691b      	ldr	r3, [r3, #16]
 801a94e:	4619      	mov	r1, r3
 801a950:	6878      	ldr	r0, [r7, #4]
 801a952:	f000 f803 	bl	801a95c <HAL_RNG_ReadyDataCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
    }
  }
}
 801a956:	3710      	adds	r7, #16
 801a958:	46bd      	mov	sp, r7
 801a95a:	bd80      	pop	{r7, pc}

0801a95c <HAL_RNG_ReadyDataCallback>:
  *                the configuration information for RNG.
  * @param  random32bit generated random number.
  * @retval None
  */
__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit)
{
 801a95c:	b480      	push	{r7}
 801a95e:	b083      	sub	sp, #12
 801a960:	af00      	add	r7, sp, #0
 801a962:	6078      	str	r0, [r7, #4]
 801a964:	6039      	str	r1, [r7, #0]
  UNUSED(hrng);
  UNUSED(random32bit);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ReadyDataCallback must be implemented in the user file.
   */
}
 801a966:	bf00      	nop
 801a968:	370c      	adds	r7, #12
 801a96a:	46bd      	mov	sp, r7
 801a96c:	bc80      	pop	{r7}
 801a96e:	4770      	bx	lr

0801a970 <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 801a970:	b480      	push	{r7}
 801a972:	b083      	sub	sp, #12
 801a974:	af00      	add	r7, sp, #0
 801a976:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 801a978:	bf00      	nop
 801a97a:	370c      	adds	r7, #12
 801a97c:	46bd      	mov	sp, r7
 801a97e:	bc80      	pop	{r7}
 801a980:	4770      	bx	lr

0801a982 <RNG_RecoverSeedError>:
  * @brief  RNG sequence to recover from a seed error
  * @param  hrng pointer to a RNG_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef RNG_RecoverSeedError(RNG_HandleTypeDef *hrng)
{
 801a982:	b580      	push	{r7, lr}
 801a984:	b084      	sub	sp, #16
 801a986:	af00      	add	r7, sp, #0
 801a988:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801a98a:	2300      	movs	r3, #0
 801a98c:	60fb      	str	r3, [r7, #12]

  /*Check if seed error current status (SECS)is set */
  if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) == RESET)
 801a98e:	687b      	ldr	r3, [r7, #4]
 801a990:	681b      	ldr	r3, [r3, #0]
 801a992:	685b      	ldr	r3, [r3, #4]
 801a994:	f003 0304 	and.w	r3, r3, #4
 801a998:	2b04      	cmp	r3, #4
 801a99a:	d008      	beq.n	801a9ae <RNG_RecoverSeedError+0x2c>
  {
    /* RNG performed the reset automatically (auto-reset) */
    /* Clear bit SEIS */
    CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 801a99c:	687b      	ldr	r3, [r7, #4]
 801a99e:	681b      	ldr	r3, [r3, #0]
 801a9a0:	685a      	ldr	r2, [r3, #4]
 801a9a2:	687b      	ldr	r3, [r7, #4]
 801a9a4:	681b      	ldr	r3, [r3, #0]
 801a9a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801a9aa:	605a      	str	r2, [r3, #4]
 801a9ac:	e05f      	b.n	801aa6e <RNG_RecoverSeedError+0xec>
  }
  else  /* Sequence to fully recover from a seed error*/
  {
    /* Writing bit CONDRST=1*/
    SET_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 801a9ae:	687b      	ldr	r3, [r7, #4]
 801a9b0:	681b      	ldr	r3, [r3, #0]
 801a9b2:	681a      	ldr	r2, [r3, #0]
 801a9b4:	687b      	ldr	r3, [r7, #4]
 801a9b6:	681b      	ldr	r3, [r3, #0]
 801a9b8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 801a9bc:	601a      	str	r2, [r3, #0]
    /* Writing bit CONDRST=0*/
    CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 801a9be:	687b      	ldr	r3, [r7, #4]
 801a9c0:	681b      	ldr	r3, [r3, #0]
 801a9c2:	681a      	ldr	r2, [r3, #0]
 801a9c4:	687b      	ldr	r3, [r7, #4]
 801a9c6:	681b      	ldr	r3, [r3, #0]
 801a9c8:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 801a9cc:	601a      	str	r2, [r3, #0]

    /* Wait for conditioning reset process to be completed */
    count = RNG_TIMEOUT_VALUE;
 801a9ce:	2302      	movs	r3, #2
 801a9d0:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 801a9d2:	68fb      	ldr	r3, [r7, #12]
 801a9d4:	3b01      	subs	r3, #1
 801a9d6:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 801a9d8:	68fb      	ldr	r3, [r7, #12]
 801a9da:	2b00      	cmp	r3, #0
 801a9dc:	d110      	bne.n	801aa00 <RNG_RecoverSeedError+0x7e>
      {
        hrng->State = HAL_RNG_STATE_READY;
 801a9de:	687b      	ldr	r3, [r7, #4]
 801a9e0:	2201      	movs	r2, #1
 801a9e2:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 801a9e4:	687b      	ldr	r3, [r7, #4]
 801a9e6:	68db      	ldr	r3, [r3, #12]
 801a9e8:	f043 0202 	orr.w	r2, r3, #2
 801a9ec:	687b      	ldr	r3, [r7, #4]
 801a9ee:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 801a9f0:	687b      	ldr	r3, [r7, #4]
 801a9f2:	2200      	movs	r2, #0
 801a9f4:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 801a9f6:	6878      	ldr	r0, [r7, #4]
 801a9f8:	f7ff ffba 	bl	801a970 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 801a9fc:	2301      	movs	r3, #1
 801a9fe:	e03d      	b.n	801aa7c <RNG_RecoverSeedError+0xfa>
      }
    }
    while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST));
 801aa00:	687b      	ldr	r3, [r7, #4]
 801aa02:	681b      	ldr	r3, [r3, #0]
 801aa04:	681b      	ldr	r3, [r3, #0]
 801aa06:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 801aa0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801aa0e:	d0e0      	beq.n	801a9d2 <RNG_RecoverSeedError+0x50>

    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 801aa10:	687b      	ldr	r3, [r7, #4]
 801aa12:	681b      	ldr	r3, [r3, #0]
 801aa14:	685b      	ldr	r3, [r3, #4]
 801aa16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801aa1a:	2b40      	cmp	r3, #64	; 0x40
 801aa1c:	d107      	bne.n	801aa2e <RNG_RecoverSeedError+0xac>
    {
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 801aa1e:	687b      	ldr	r3, [r7, #4]
 801aa20:	681b      	ldr	r3, [r3, #0]
 801aa22:	685a      	ldr	r2, [r3, #4]
 801aa24:	687b      	ldr	r3, [r7, #4]
 801aa26:	681b      	ldr	r3, [r3, #0]
 801aa28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801aa2c:	605a      	str	r2, [r3, #4]
    }

    /* Wait for SECS to be cleared */
    count = RNG_TIMEOUT_VALUE;
 801aa2e:	2302      	movs	r3, #2
 801aa30:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 801aa32:	68fb      	ldr	r3, [r7, #12]
 801aa34:	3b01      	subs	r3, #1
 801aa36:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 801aa38:	68fb      	ldr	r3, [r7, #12]
 801aa3a:	2b00      	cmp	r3, #0
 801aa3c:	d110      	bne.n	801aa60 <RNG_RecoverSeedError+0xde>
      {
        hrng->State = HAL_RNG_STATE_READY;
 801aa3e:	687b      	ldr	r3, [r7, #4]
 801aa40:	2201      	movs	r2, #1
 801aa42:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 801aa44:	687b      	ldr	r3, [r7, #4]
 801aa46:	68db      	ldr	r3, [r3, #12]
 801aa48:	f043 0202 	orr.w	r2, r3, #2
 801aa4c:	687b      	ldr	r3, [r7, #4]
 801aa4e:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 801aa50:	687b      	ldr	r3, [r7, #4]
 801aa52:	2200      	movs	r2, #0
 801aa54:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 801aa56:	6878      	ldr	r0, [r7, #4]
 801aa58:	f7ff ff8a 	bl	801a970 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 801aa5c:	2301      	movs	r3, #1
 801aa5e:	e00d      	b.n	801aa7c <RNG_RecoverSeedError+0xfa>
      }
    }
    while (HAL_IS_BIT_SET(hrng->Instance->SR, RNG_FLAG_SECS));
 801aa60:	687b      	ldr	r3, [r7, #4]
 801aa62:	681b      	ldr	r3, [r3, #0]
 801aa64:	685b      	ldr	r3, [r3, #4]
 801aa66:	f003 0304 	and.w	r3, r3, #4
 801aa6a:	2b04      	cmp	r3, #4
 801aa6c:	d0e1      	beq.n	801aa32 <RNG_RecoverSeedError+0xb0>
  }
  /* Update the error code */
  hrng->ErrorCode &= ~ HAL_RNG_ERROR_SEED;
 801aa6e:	687b      	ldr	r3, [r7, #4]
 801aa70:	68db      	ldr	r3, [r3, #12]
 801aa72:	f023 0208 	bic.w	r2, r3, #8
 801aa76:	687b      	ldr	r3, [r7, #4]
 801aa78:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 801aa7a:	2300      	movs	r3, #0
}
 801aa7c:	4618      	mov	r0, r3
 801aa7e:	3710      	adds	r7, #16
 801aa80:	46bd      	mov	sp, r7
 801aa82:	bd80      	pop	{r7, pc}

0801aa84 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 801aa84:	b580      	push	{r7, lr}
 801aa86:	b084      	sub	sp, #16
 801aa88:	af00      	add	r7, sp, #0
 801aa8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 801aa8c:	2301      	movs	r3, #1
 801aa8e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 801aa90:	687b      	ldr	r3, [r7, #4]
 801aa92:	2b00      	cmp	r3, #0
 801aa94:	d068      	beq.n	801ab68 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 801aa96:	687b      	ldr	r3, [r7, #4]
 801aa98:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801aa9c:	b2db      	uxtb	r3, r3
 801aa9e:	2b00      	cmp	r3, #0
 801aaa0:	d106      	bne.n	801aab0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 801aaa2:	687b      	ldr	r3, [r7, #4]
 801aaa4:	2200      	movs	r2, #0
 801aaa6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 801aaaa:	6878      	ldr	r0, [r7, #4]
 801aaac:	f7f7 fa8a 	bl	8011fc4 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 801aab0:	687b      	ldr	r3, [r7, #4]
 801aab2:	2202      	movs	r2, #2
 801aab4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801aab8:	4b2e      	ldr	r3, [pc, #184]	; (801ab74 <HAL_RTC_Init+0xf0>)
 801aaba:	22ca      	movs	r2, #202	; 0xca
 801aabc:	625a      	str	r2, [r3, #36]	; 0x24
 801aabe:	4b2d      	ldr	r3, [pc, #180]	; (801ab74 <HAL_RTC_Init+0xf0>)
 801aac0:	2253      	movs	r2, #83	; 0x53
 801aac2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 801aac4:	6878      	ldr	r0, [r7, #4]
 801aac6:	f000 f9fb 	bl	801aec0 <RTC_EnterInitMode>
 801aaca:	4603      	mov	r3, r0
 801aacc:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 801aace:	7bfb      	ldrb	r3, [r7, #15]
 801aad0:	2b00      	cmp	r3, #0
 801aad2:	d13f      	bne.n	801ab54 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 801aad4:	4b27      	ldr	r3, [pc, #156]	; (801ab74 <HAL_RTC_Init+0xf0>)
 801aad6:	699b      	ldr	r3, [r3, #24]
 801aad8:	4a26      	ldr	r2, [pc, #152]	; (801ab74 <HAL_RTC_Init+0xf0>)
 801aada:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 801aade:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801aae2:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 801aae4:	4b23      	ldr	r3, [pc, #140]	; (801ab74 <HAL_RTC_Init+0xf0>)
 801aae6:	699a      	ldr	r2, [r3, #24]
 801aae8:	687b      	ldr	r3, [r7, #4]
 801aaea:	6859      	ldr	r1, [r3, #4]
 801aaec:	687b      	ldr	r3, [r7, #4]
 801aaee:	691b      	ldr	r3, [r3, #16]
 801aaf0:	4319      	orrs	r1, r3
 801aaf2:	687b      	ldr	r3, [r7, #4]
 801aaf4:	699b      	ldr	r3, [r3, #24]
 801aaf6:	430b      	orrs	r3, r1
 801aaf8:	491e      	ldr	r1, [pc, #120]	; (801ab74 <HAL_RTC_Init+0xf0>)
 801aafa:	4313      	orrs	r3, r2
 801aafc:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 801aafe:	687b      	ldr	r3, [r7, #4]
 801ab00:	68da      	ldr	r2, [r3, #12]
 801ab02:	687b      	ldr	r3, [r7, #4]
 801ab04:	689b      	ldr	r3, [r3, #8]
 801ab06:	041b      	lsls	r3, r3, #16
 801ab08:	491a      	ldr	r1, [pc, #104]	; (801ab74 <HAL_RTC_Init+0xf0>)
 801ab0a:	4313      	orrs	r3, r2
 801ab0c:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 801ab0e:	4b19      	ldr	r3, [pc, #100]	; (801ab74 <HAL_RTC_Init+0xf0>)
 801ab10:	68db      	ldr	r3, [r3, #12]
 801ab12:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 801ab16:	687b      	ldr	r3, [r7, #4]
 801ab18:	6a59      	ldr	r1, [r3, #36]	; 0x24
 801ab1a:	687b      	ldr	r3, [r7, #4]
 801ab1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801ab1e:	430b      	orrs	r3, r1
 801ab20:	4914      	ldr	r1, [pc, #80]	; (801ab74 <HAL_RTC_Init+0xf0>)
 801ab22:	4313      	orrs	r3, r2
 801ab24:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 801ab26:	6878      	ldr	r0, [r7, #4]
 801ab28:	f000 f9fe 	bl	801af28 <RTC_ExitInitMode>
 801ab2c:	4603      	mov	r3, r0
 801ab2e:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 801ab30:	7bfb      	ldrb	r3, [r7, #15]
 801ab32:	2b00      	cmp	r3, #0
 801ab34:	d10e      	bne.n	801ab54 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 801ab36:	4b0f      	ldr	r3, [pc, #60]	; (801ab74 <HAL_RTC_Init+0xf0>)
 801ab38:	699b      	ldr	r3, [r3, #24]
 801ab3a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 801ab3e:	687b      	ldr	r3, [r7, #4]
 801ab40:	6a19      	ldr	r1, [r3, #32]
 801ab42:	687b      	ldr	r3, [r7, #4]
 801ab44:	69db      	ldr	r3, [r3, #28]
 801ab46:	4319      	orrs	r1, r3
 801ab48:	687b      	ldr	r3, [r7, #4]
 801ab4a:	695b      	ldr	r3, [r3, #20]
 801ab4c:	430b      	orrs	r3, r1
 801ab4e:	4909      	ldr	r1, [pc, #36]	; (801ab74 <HAL_RTC_Init+0xf0>)
 801ab50:	4313      	orrs	r3, r2
 801ab52:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801ab54:	4b07      	ldr	r3, [pc, #28]	; (801ab74 <HAL_RTC_Init+0xf0>)
 801ab56:	22ff      	movs	r2, #255	; 0xff
 801ab58:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 801ab5a:	7bfb      	ldrb	r3, [r7, #15]
 801ab5c:	2b00      	cmp	r3, #0
 801ab5e:	d103      	bne.n	801ab68 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 801ab60:	687b      	ldr	r3, [r7, #4]
 801ab62:	2201      	movs	r2, #1
 801ab64:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 801ab68:	7bfb      	ldrb	r3, [r7, #15]
}
 801ab6a:	4618      	mov	r0, r3
 801ab6c:	3710      	adds	r7, #16
 801ab6e:	46bd      	mov	sp, r7
 801ab70:	bd80      	pop	{r7, pc}
 801ab72:	bf00      	nop
 801ab74:	40002800 	.word	0x40002800

0801ab78 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 801ab78:	b590      	push	{r4, r7, lr}
 801ab7a:	b087      	sub	sp, #28
 801ab7c:	af00      	add	r7, sp, #0
 801ab7e:	60f8      	str	r0, [r7, #12]
 801ab80:	60b9      	str	r1, [r7, #8]
 801ab82:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 801ab84:	2300      	movs	r3, #0
 801ab86:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 801ab88:	68fb      	ldr	r3, [r7, #12]
 801ab8a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801ab8e:	2b01      	cmp	r3, #1
 801ab90:	d101      	bne.n	801ab96 <HAL_RTC_SetAlarm_IT+0x1e>
 801ab92:	2302      	movs	r3, #2
 801ab94:	e0e5      	b.n	801ad62 <HAL_RTC_SetAlarm_IT+0x1ea>
 801ab96:	68fb      	ldr	r3, [r7, #12]
 801ab98:	2201      	movs	r2, #1
 801ab9a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 801ab9e:	68fb      	ldr	r3, [r7, #12]
 801aba0:	2202      	movs	r2, #2
 801aba2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 801aba6:	4b71      	ldr	r3, [pc, #452]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801aba8:	68db      	ldr	r3, [r3, #12]
 801abaa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 801abae:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 801abb0:	693b      	ldr	r3, [r7, #16]
 801abb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801abb6:	d05c      	beq.n	801ac72 <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 801abb8:	687b      	ldr	r3, [r7, #4]
 801abba:	2b00      	cmp	r3, #0
 801abbc:	d136      	bne.n	801ac2c <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 801abbe:	4b6b      	ldr	r3, [pc, #428]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801abc0:	699b      	ldr	r3, [r3, #24]
 801abc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801abc6:	2b00      	cmp	r3, #0
 801abc8:	d102      	bne.n	801abd0 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 801abca:	68bb      	ldr	r3, [r7, #8]
 801abcc:	2200      	movs	r2, #0
 801abce:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 801abd0:	68bb      	ldr	r3, [r7, #8]
 801abd2:	781b      	ldrb	r3, [r3, #0]
 801abd4:	4618      	mov	r0, r3
 801abd6:	f000 f9e5 	bl	801afa4 <RTC_ByteToBcd2>
 801abda:	4603      	mov	r3, r0
 801abdc:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 801abde:	68bb      	ldr	r3, [r7, #8]
 801abe0:	785b      	ldrb	r3, [r3, #1]
 801abe2:	4618      	mov	r0, r3
 801abe4:	f000 f9de 	bl	801afa4 <RTC_ByteToBcd2>
 801abe8:	4603      	mov	r3, r0
 801abea:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 801abec:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 801abee:	68bb      	ldr	r3, [r7, #8]
 801abf0:	789b      	ldrb	r3, [r3, #2]
 801abf2:	4618      	mov	r0, r3
 801abf4:	f000 f9d6 	bl	801afa4 <RTC_ByteToBcd2>
 801abf8:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 801abfa:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 801abfe:	68bb      	ldr	r3, [r7, #8]
 801ac00:	78db      	ldrb	r3, [r3, #3]
 801ac02:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 801ac04:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 801ac08:	68bb      	ldr	r3, [r7, #8]
 801ac0a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801ac0e:	4618      	mov	r0, r3
 801ac10:	f000 f9c8 	bl	801afa4 <RTC_ByteToBcd2>
 801ac14:	4603      	mov	r3, r0
 801ac16:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 801ac18:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 801ac1c:	68bb      	ldr	r3, [r7, #8]
 801ac1e:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 801ac20:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 801ac22:	68bb      	ldr	r3, [r7, #8]
 801ac24:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 801ac26:	4313      	orrs	r3, r2
 801ac28:	617b      	str	r3, [r7, #20]
 801ac2a:	e022      	b.n	801ac72 <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 801ac2c:	4b4f      	ldr	r3, [pc, #316]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ac2e:	699b      	ldr	r3, [r3, #24]
 801ac30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801ac34:	2b00      	cmp	r3, #0
 801ac36:	d102      	bne.n	801ac3e <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 801ac38:	68bb      	ldr	r3, [r7, #8]
 801ac3a:	2200      	movs	r2, #0
 801ac3c:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 801ac3e:	68bb      	ldr	r3, [r7, #8]
 801ac40:	781b      	ldrb	r3, [r3, #0]
 801ac42:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 801ac44:	68bb      	ldr	r3, [r7, #8]
 801ac46:	785b      	ldrb	r3, [r3, #1]
 801ac48:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 801ac4a:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 801ac4c:	68ba      	ldr	r2, [r7, #8]
 801ac4e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 801ac50:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 801ac52:	68bb      	ldr	r3, [r7, #8]
 801ac54:	78db      	ldrb	r3, [r3, #3]
 801ac56:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 801ac58:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 801ac5a:	68bb      	ldr	r3, [r7, #8]
 801ac5c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801ac60:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 801ac62:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 801ac64:	68bb      	ldr	r3, [r7, #8]
 801ac66:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 801ac68:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 801ac6a:	68bb      	ldr	r3, [r7, #8]
 801ac6c:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 801ac6e:	4313      	orrs	r3, r2
 801ac70:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801ac72:	4b3e      	ldr	r3, [pc, #248]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ac74:	22ca      	movs	r2, #202	; 0xca
 801ac76:	625a      	str	r2, [r3, #36]	; 0x24
 801ac78:	4b3c      	ldr	r3, [pc, #240]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ac7a:	2253      	movs	r2, #83	; 0x53
 801ac7c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 801ac7e:	68bb      	ldr	r3, [r7, #8]
 801ac80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801ac82:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801ac86:	d12c      	bne.n	801ace2 <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 801ac88:	4b38      	ldr	r3, [pc, #224]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ac8a:	699b      	ldr	r3, [r3, #24]
 801ac8c:	4a37      	ldr	r2, [pc, #220]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ac8e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 801ac92:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 801ac94:	4b35      	ldr	r3, [pc, #212]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ac96:	2201      	movs	r2, #1
 801ac98:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 801ac9a:	693b      	ldr	r3, [r7, #16]
 801ac9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801aca0:	d107      	bne.n	801acb2 <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 801aca2:	68bb      	ldr	r3, [r7, #8]
 801aca4:	699a      	ldr	r2, [r3, #24]
 801aca6:	68bb      	ldr	r3, [r7, #8]
 801aca8:	69db      	ldr	r3, [r3, #28]
 801acaa:	4930      	ldr	r1, [pc, #192]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801acac:	4313      	orrs	r3, r2
 801acae:	644b      	str	r3, [r1, #68]	; 0x44
 801acb0:	e006      	b.n	801acc0 <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 801acb2:	4a2e      	ldr	r2, [pc, #184]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801acb4:	697b      	ldr	r3, [r7, #20]
 801acb6:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 801acb8:	4a2c      	ldr	r2, [pc, #176]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801acba:	68bb      	ldr	r3, [r7, #8]
 801acbc:	699b      	ldr	r3, [r3, #24]
 801acbe:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 801acc0:	4a2a      	ldr	r2, [pc, #168]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801acc2:	68bb      	ldr	r3, [r7, #8]
 801acc4:	685b      	ldr	r3, [r3, #4]
 801acc6:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 801acc8:	68fb      	ldr	r3, [r7, #12]
 801acca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801accc:	f043 0201 	orr.w	r2, r3, #1
 801acd0:	68fb      	ldr	r3, [r7, #12]
 801acd2:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 801acd4:	4b25      	ldr	r3, [pc, #148]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801acd6:	699b      	ldr	r3, [r3, #24]
 801acd8:	4a24      	ldr	r2, [pc, #144]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801acda:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 801acde:	6193      	str	r3, [r2, #24]
 801ace0:	e02b      	b.n	801ad3a <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 801ace2:	4b22      	ldr	r3, [pc, #136]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ace4:	699b      	ldr	r3, [r3, #24]
 801ace6:	4a21      	ldr	r2, [pc, #132]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ace8:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 801acec:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 801acee:	4b1f      	ldr	r3, [pc, #124]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801acf0:	2202      	movs	r2, #2
 801acf2:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 801acf4:	693b      	ldr	r3, [r7, #16]
 801acf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801acfa:	d107      	bne.n	801ad0c <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 801acfc:	68bb      	ldr	r3, [r7, #8]
 801acfe:	699a      	ldr	r2, [r3, #24]
 801ad00:	68bb      	ldr	r3, [r7, #8]
 801ad02:	69db      	ldr	r3, [r3, #28]
 801ad04:	4919      	ldr	r1, [pc, #100]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ad06:	4313      	orrs	r3, r2
 801ad08:	64cb      	str	r3, [r1, #76]	; 0x4c
 801ad0a:	e006      	b.n	801ad1a <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 801ad0c:	4a17      	ldr	r2, [pc, #92]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ad0e:	697b      	ldr	r3, [r7, #20]
 801ad10:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 801ad12:	4a16      	ldr	r2, [pc, #88]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ad14:	68bb      	ldr	r3, [r7, #8]
 801ad16:	699b      	ldr	r3, [r3, #24]
 801ad18:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 801ad1a:	4a14      	ldr	r2, [pc, #80]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ad1c:	68bb      	ldr	r3, [r7, #8]
 801ad1e:	685b      	ldr	r3, [r3, #4]
 801ad20:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 801ad22:	68fb      	ldr	r3, [r7, #12]
 801ad24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801ad26:	f043 0202 	orr.w	r2, r3, #2
 801ad2a:	68fb      	ldr	r3, [r7, #12]
 801ad2c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 801ad2e:	4b0f      	ldr	r3, [pc, #60]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ad30:	699b      	ldr	r3, [r3, #24]
 801ad32:	4a0e      	ldr	r2, [pc, #56]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ad34:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 801ad38:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 801ad3a:	4b0d      	ldr	r3, [pc, #52]	; (801ad70 <HAL_RTC_SetAlarm_IT+0x1f8>)
 801ad3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801ad40:	4a0b      	ldr	r2, [pc, #44]	; (801ad70 <HAL_RTC_SetAlarm_IT+0x1f8>)
 801ad42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 801ad46:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801ad4a:	4b08      	ldr	r3, [pc, #32]	; (801ad6c <HAL_RTC_SetAlarm_IT+0x1f4>)
 801ad4c:	22ff      	movs	r2, #255	; 0xff
 801ad4e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 801ad50:	68fb      	ldr	r3, [r7, #12]
 801ad52:	2201      	movs	r2, #1
 801ad54:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 801ad58:	68fb      	ldr	r3, [r7, #12]
 801ad5a:	2200      	movs	r2, #0
 801ad5c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 801ad60:	2300      	movs	r3, #0
}
 801ad62:	4618      	mov	r0, r3
 801ad64:	371c      	adds	r7, #28
 801ad66:	46bd      	mov	sp, r7
 801ad68:	bd90      	pop	{r4, r7, pc}
 801ad6a:	bf00      	nop
 801ad6c:	40002800 	.word	0x40002800
 801ad70:	58000800 	.word	0x58000800

0801ad74 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 801ad74:	b480      	push	{r7}
 801ad76:	b083      	sub	sp, #12
 801ad78:	af00      	add	r7, sp, #0
 801ad7a:	6078      	str	r0, [r7, #4]
 801ad7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 801ad7e:	687b      	ldr	r3, [r7, #4]
 801ad80:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801ad84:	2b01      	cmp	r3, #1
 801ad86:	d101      	bne.n	801ad8c <HAL_RTC_DeactivateAlarm+0x18>
 801ad88:	2302      	movs	r3, #2
 801ad8a:	e042      	b.n	801ae12 <HAL_RTC_DeactivateAlarm+0x9e>
 801ad8c:	687b      	ldr	r3, [r7, #4]
 801ad8e:	2201      	movs	r2, #1
 801ad90:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 801ad94:	687b      	ldr	r3, [r7, #4]
 801ad96:	2202      	movs	r2, #2
 801ad98:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801ad9c:	4b1f      	ldr	r3, [pc, #124]	; (801ae1c <HAL_RTC_DeactivateAlarm+0xa8>)
 801ad9e:	22ca      	movs	r2, #202	; 0xca
 801ada0:	625a      	str	r2, [r3, #36]	; 0x24
 801ada2:	4b1e      	ldr	r3, [pc, #120]	; (801ae1c <HAL_RTC_DeactivateAlarm+0xa8>)
 801ada4:	2253      	movs	r2, #83	; 0x53
 801ada6:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 801ada8:	683b      	ldr	r3, [r7, #0]
 801adaa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801adae:	d112      	bne.n	801add6 <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 801adb0:	4b1a      	ldr	r3, [pc, #104]	; (801ae1c <HAL_RTC_DeactivateAlarm+0xa8>)
 801adb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801adb4:	4a19      	ldr	r2, [pc, #100]	; (801ae1c <HAL_RTC_DeactivateAlarm+0xa8>)
 801adb6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801adba:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 801adbc:	4b17      	ldr	r3, [pc, #92]	; (801ae1c <HAL_RTC_DeactivateAlarm+0xa8>)
 801adbe:	699b      	ldr	r3, [r3, #24]
 801adc0:	4a16      	ldr	r2, [pc, #88]	; (801ae1c <HAL_RTC_DeactivateAlarm+0xa8>)
 801adc2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 801adc6:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 801adc8:	687b      	ldr	r3, [r7, #4]
 801adca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801adcc:	f023 0201 	bic.w	r2, r3, #1
 801add0:	687b      	ldr	r3, [r7, #4]
 801add2:	631a      	str	r2, [r3, #48]	; 0x30
 801add4:	e011      	b.n	801adfa <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 801add6:	4b11      	ldr	r3, [pc, #68]	; (801ae1c <HAL_RTC_DeactivateAlarm+0xa8>)
 801add8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801adda:	4a10      	ldr	r2, [pc, #64]	; (801ae1c <HAL_RTC_DeactivateAlarm+0xa8>)
 801addc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801ade0:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 801ade2:	4b0e      	ldr	r3, [pc, #56]	; (801ae1c <HAL_RTC_DeactivateAlarm+0xa8>)
 801ade4:	699b      	ldr	r3, [r3, #24]
 801ade6:	4a0d      	ldr	r2, [pc, #52]	; (801ae1c <HAL_RTC_DeactivateAlarm+0xa8>)
 801ade8:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 801adec:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 801adee:	687b      	ldr	r3, [r7, #4]
 801adf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801adf2:	f023 0202 	bic.w	r2, r3, #2
 801adf6:	687b      	ldr	r3, [r7, #4]
 801adf8:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801adfa:	4b08      	ldr	r3, [pc, #32]	; (801ae1c <HAL_RTC_DeactivateAlarm+0xa8>)
 801adfc:	22ff      	movs	r2, #255	; 0xff
 801adfe:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 801ae00:	687b      	ldr	r3, [r7, #4]
 801ae02:	2201      	movs	r2, #1
 801ae04:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 801ae08:	687b      	ldr	r3, [r7, #4]
 801ae0a:	2200      	movs	r2, #0
 801ae0c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 801ae10:	2300      	movs	r3, #0
}
 801ae12:	4618      	mov	r0, r3
 801ae14:	370c      	adds	r7, #12
 801ae16:	46bd      	mov	sp, r7
 801ae18:	bc80      	pop	{r7}
 801ae1a:	4770      	bx	lr
 801ae1c:	40002800 	.word	0x40002800

0801ae20 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 801ae20:	b580      	push	{r7, lr}
 801ae22:	b084      	sub	sp, #16
 801ae24:	af00      	add	r7, sp, #0
 801ae26:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 801ae28:	4b11      	ldr	r3, [pc, #68]	; (801ae70 <HAL_RTC_AlarmIRQHandler+0x50>)
 801ae2a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801ae2c:	687b      	ldr	r3, [r7, #4]
 801ae2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801ae30:	4013      	ands	r3, r2
 801ae32:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 801ae34:	68fb      	ldr	r3, [r7, #12]
 801ae36:	f003 0301 	and.w	r3, r3, #1
 801ae3a:	2b00      	cmp	r3, #0
 801ae3c:	d005      	beq.n	801ae4a <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 801ae3e:	4b0c      	ldr	r3, [pc, #48]	; (801ae70 <HAL_RTC_AlarmIRQHandler+0x50>)
 801ae40:	2201      	movs	r2, #1
 801ae42:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 801ae44:	6878      	ldr	r0, [r7, #4]
 801ae46:	f7f7 fda3 	bl	8012990 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 801ae4a:	68fb      	ldr	r3, [r7, #12]
 801ae4c:	f003 0302 	and.w	r3, r3, #2
 801ae50:	2b00      	cmp	r3, #0
 801ae52:	d005      	beq.n	801ae60 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 801ae54:	4b06      	ldr	r3, [pc, #24]	; (801ae70 <HAL_RTC_AlarmIRQHandler+0x50>)
 801ae56:	2202      	movs	r2, #2
 801ae58:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 801ae5a:	6878      	ldr	r0, [r7, #4]
 801ae5c:	f000 f94a 	bl	801b0f4 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 801ae60:	687b      	ldr	r3, [r7, #4]
 801ae62:	2201      	movs	r2, #1
 801ae64:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 801ae68:	bf00      	nop
 801ae6a:	3710      	adds	r7, #16
 801ae6c:	46bd      	mov	sp, r7
 801ae6e:	bd80      	pop	{r7, pc}
 801ae70:	40002800 	.word	0x40002800

0801ae74 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 801ae74:	b580      	push	{r7, lr}
 801ae76:	b084      	sub	sp, #16
 801ae78:	af00      	add	r7, sp, #0
 801ae7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 801ae7c:	4b0f      	ldr	r3, [pc, #60]	; (801aebc <HAL_RTC_WaitForSynchro+0x48>)
 801ae7e:	68db      	ldr	r3, [r3, #12]
 801ae80:	4a0e      	ldr	r2, [pc, #56]	; (801aebc <HAL_RTC_WaitForSynchro+0x48>)
 801ae82:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 801ae86:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 801ae88:	f7f7 fe70 	bl	8012b6c <HAL_GetTick>
 801ae8c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 801ae8e:	e009      	b.n	801aea4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 801ae90:	f7f7 fe6c 	bl	8012b6c <HAL_GetTick>
 801ae94:	4602      	mov	r2, r0
 801ae96:	68fb      	ldr	r3, [r7, #12]
 801ae98:	1ad3      	subs	r3, r2, r3
 801ae9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801ae9e:	d901      	bls.n	801aea4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 801aea0:	2303      	movs	r3, #3
 801aea2:	e006      	b.n	801aeb2 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 801aea4:	4b05      	ldr	r3, [pc, #20]	; (801aebc <HAL_RTC_WaitForSynchro+0x48>)
 801aea6:	68db      	ldr	r3, [r3, #12]
 801aea8:	f003 0320 	and.w	r3, r3, #32
 801aeac:	2b00      	cmp	r3, #0
 801aeae:	d0ef      	beq.n	801ae90 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 801aeb0:	2300      	movs	r3, #0
}
 801aeb2:	4618      	mov	r0, r3
 801aeb4:	3710      	adds	r7, #16
 801aeb6:	46bd      	mov	sp, r7
 801aeb8:	bd80      	pop	{r7, pc}
 801aeba:	bf00      	nop
 801aebc:	40002800 	.word	0x40002800

0801aec0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 801aec0:	b580      	push	{r7, lr}
 801aec2:	b084      	sub	sp, #16
 801aec4:	af00      	add	r7, sp, #0
 801aec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 801aec8:	2300      	movs	r3, #0
 801aeca:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 801aecc:	4b15      	ldr	r3, [pc, #84]	; (801af24 <RTC_EnterInitMode+0x64>)
 801aece:	68db      	ldr	r3, [r3, #12]
 801aed0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801aed4:	2b00      	cmp	r3, #0
 801aed6:	d120      	bne.n	801af1a <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 801aed8:	4b12      	ldr	r3, [pc, #72]	; (801af24 <RTC_EnterInitMode+0x64>)
 801aeda:	68db      	ldr	r3, [r3, #12]
 801aedc:	4a11      	ldr	r2, [pc, #68]	; (801af24 <RTC_EnterInitMode+0x64>)
 801aede:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801aee2:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 801aee4:	f7f7 fe42 	bl	8012b6c <HAL_GetTick>
 801aee8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 801aeea:	e00d      	b.n	801af08 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 801aeec:	f7f7 fe3e 	bl	8012b6c <HAL_GetTick>
 801aef0:	4602      	mov	r2, r0
 801aef2:	68bb      	ldr	r3, [r7, #8]
 801aef4:	1ad3      	subs	r3, r2, r3
 801aef6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801aefa:	d905      	bls.n	801af08 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 801aefc:	2303      	movs	r3, #3
 801aefe:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 801af00:	687b      	ldr	r3, [r7, #4]
 801af02:	2203      	movs	r2, #3
 801af04:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 801af08:	4b06      	ldr	r3, [pc, #24]	; (801af24 <RTC_EnterInitMode+0x64>)
 801af0a:	68db      	ldr	r3, [r3, #12]
 801af0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801af10:	2b00      	cmp	r3, #0
 801af12:	d102      	bne.n	801af1a <RTC_EnterInitMode+0x5a>
 801af14:	7bfb      	ldrb	r3, [r7, #15]
 801af16:	2b03      	cmp	r3, #3
 801af18:	d1e8      	bne.n	801aeec <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 801af1a:	7bfb      	ldrb	r3, [r7, #15]
}
 801af1c:	4618      	mov	r0, r3
 801af1e:	3710      	adds	r7, #16
 801af20:	46bd      	mov	sp, r7
 801af22:	bd80      	pop	{r7, pc}
 801af24:	40002800 	.word	0x40002800

0801af28 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 801af28:	b580      	push	{r7, lr}
 801af2a:	b084      	sub	sp, #16
 801af2c:	af00      	add	r7, sp, #0
 801af2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 801af30:	2300      	movs	r3, #0
 801af32:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 801af34:	4b1a      	ldr	r3, [pc, #104]	; (801afa0 <RTC_ExitInitMode+0x78>)
 801af36:	68db      	ldr	r3, [r3, #12]
 801af38:	4a19      	ldr	r2, [pc, #100]	; (801afa0 <RTC_ExitInitMode+0x78>)
 801af3a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801af3e:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 801af40:	4b17      	ldr	r3, [pc, #92]	; (801afa0 <RTC_ExitInitMode+0x78>)
 801af42:	699b      	ldr	r3, [r3, #24]
 801af44:	f003 0320 	and.w	r3, r3, #32
 801af48:	2b00      	cmp	r3, #0
 801af4a:	d10c      	bne.n	801af66 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 801af4c:	6878      	ldr	r0, [r7, #4]
 801af4e:	f7ff ff91 	bl	801ae74 <HAL_RTC_WaitForSynchro>
 801af52:	4603      	mov	r3, r0
 801af54:	2b00      	cmp	r3, #0
 801af56:	d01e      	beq.n	801af96 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 801af58:	687b      	ldr	r3, [r7, #4]
 801af5a:	2203      	movs	r2, #3
 801af5c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 801af60:	2303      	movs	r3, #3
 801af62:	73fb      	strb	r3, [r7, #15]
 801af64:	e017      	b.n	801af96 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 801af66:	4b0e      	ldr	r3, [pc, #56]	; (801afa0 <RTC_ExitInitMode+0x78>)
 801af68:	699b      	ldr	r3, [r3, #24]
 801af6a:	4a0d      	ldr	r2, [pc, #52]	; (801afa0 <RTC_ExitInitMode+0x78>)
 801af6c:	f023 0320 	bic.w	r3, r3, #32
 801af70:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 801af72:	6878      	ldr	r0, [r7, #4]
 801af74:	f7ff ff7e 	bl	801ae74 <HAL_RTC_WaitForSynchro>
 801af78:	4603      	mov	r3, r0
 801af7a:	2b00      	cmp	r3, #0
 801af7c:	d005      	beq.n	801af8a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 801af7e:	687b      	ldr	r3, [r7, #4]
 801af80:	2203      	movs	r2, #3
 801af82:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 801af86:	2303      	movs	r3, #3
 801af88:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 801af8a:	4b05      	ldr	r3, [pc, #20]	; (801afa0 <RTC_ExitInitMode+0x78>)
 801af8c:	699b      	ldr	r3, [r3, #24]
 801af8e:	4a04      	ldr	r2, [pc, #16]	; (801afa0 <RTC_ExitInitMode+0x78>)
 801af90:	f043 0320 	orr.w	r3, r3, #32
 801af94:	6193      	str	r3, [r2, #24]
  }

  return status;
 801af96:	7bfb      	ldrb	r3, [r7, #15]
}
 801af98:	4618      	mov	r0, r3
 801af9a:	3710      	adds	r7, #16
 801af9c:	46bd      	mov	sp, r7
 801af9e:	bd80      	pop	{r7, pc}
 801afa0:	40002800 	.word	0x40002800

0801afa4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 801afa4:	b480      	push	{r7}
 801afa6:	b085      	sub	sp, #20
 801afa8:	af00      	add	r7, sp, #0
 801afaa:	4603      	mov	r3, r0
 801afac:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 801afae:	2300      	movs	r3, #0
 801afb0:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 801afb2:	79fb      	ldrb	r3, [r7, #7]
 801afb4:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 801afb6:	e005      	b.n	801afc4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 801afb8:	68fb      	ldr	r3, [r7, #12]
 801afba:	3301      	adds	r3, #1
 801afbc:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 801afbe:	7afb      	ldrb	r3, [r7, #11]
 801afc0:	3b0a      	subs	r3, #10
 801afc2:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 801afc4:	7afb      	ldrb	r3, [r7, #11]
 801afc6:	2b09      	cmp	r3, #9
 801afc8:	d8f6      	bhi.n	801afb8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 801afca:	68fb      	ldr	r3, [r7, #12]
 801afcc:	b2db      	uxtb	r3, r3
 801afce:	011b      	lsls	r3, r3, #4
 801afd0:	b2da      	uxtb	r2, r3
 801afd2:	7afb      	ldrb	r3, [r7, #11]
 801afd4:	4313      	orrs	r3, r2
 801afd6:	b2db      	uxtb	r3, r3
}
 801afd8:	4618      	mov	r0, r3
 801afda:	3714      	adds	r7, #20
 801afdc:	46bd      	mov	sp, r7
 801afde:	bc80      	pop	{r7}
 801afe0:	4770      	bx	lr
	...

0801afe4 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 801afe4:	b480      	push	{r7}
 801afe6:	b083      	sub	sp, #12
 801afe8:	af00      	add	r7, sp, #0
 801afea:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 801afec:	687b      	ldr	r3, [r7, #4]
 801afee:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801aff2:	2b01      	cmp	r3, #1
 801aff4:	d101      	bne.n	801affa <HAL_RTCEx_EnableBypassShadow+0x16>
 801aff6:	2302      	movs	r3, #2
 801aff8:	e01f      	b.n	801b03a <HAL_RTCEx_EnableBypassShadow+0x56>
 801affa:	687b      	ldr	r3, [r7, #4]
 801affc:	2201      	movs	r2, #1
 801affe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 801b002:	687b      	ldr	r3, [r7, #4]
 801b004:	2202      	movs	r2, #2
 801b006:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801b00a:	4b0e      	ldr	r3, [pc, #56]	; (801b044 <HAL_RTCEx_EnableBypassShadow+0x60>)
 801b00c:	22ca      	movs	r2, #202	; 0xca
 801b00e:	625a      	str	r2, [r3, #36]	; 0x24
 801b010:	4b0c      	ldr	r3, [pc, #48]	; (801b044 <HAL_RTCEx_EnableBypassShadow+0x60>)
 801b012:	2253      	movs	r2, #83	; 0x53
 801b014:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 801b016:	4b0b      	ldr	r3, [pc, #44]	; (801b044 <HAL_RTCEx_EnableBypassShadow+0x60>)
 801b018:	699b      	ldr	r3, [r3, #24]
 801b01a:	4a0a      	ldr	r2, [pc, #40]	; (801b044 <HAL_RTCEx_EnableBypassShadow+0x60>)
 801b01c:	f043 0320 	orr.w	r3, r3, #32
 801b020:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801b022:	4b08      	ldr	r3, [pc, #32]	; (801b044 <HAL_RTCEx_EnableBypassShadow+0x60>)
 801b024:	22ff      	movs	r2, #255	; 0xff
 801b026:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 801b028:	687b      	ldr	r3, [r7, #4]
 801b02a:	2201      	movs	r2, #1
 801b02c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 801b030:	687b      	ldr	r3, [r7, #4]
 801b032:	2200      	movs	r2, #0
 801b034:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 801b038:	2300      	movs	r3, #0
}
 801b03a:	4618      	mov	r0, r3
 801b03c:	370c      	adds	r7, #12
 801b03e:	46bd      	mov	sp, r7
 801b040:	bc80      	pop	{r7}
 801b042:	4770      	bx	lr
 801b044:	40002800 	.word	0x40002800

0801b048 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 801b048:	b480      	push	{r7}
 801b04a:	b083      	sub	sp, #12
 801b04c:	af00      	add	r7, sp, #0
 801b04e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 801b050:	687b      	ldr	r3, [r7, #4]
 801b052:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801b056:	2b01      	cmp	r3, #1
 801b058:	d101      	bne.n	801b05e <HAL_RTCEx_SetSSRU_IT+0x16>
 801b05a:	2302      	movs	r3, #2
 801b05c:	e027      	b.n	801b0ae <HAL_RTCEx_SetSSRU_IT+0x66>
 801b05e:	687b      	ldr	r3, [r7, #4]
 801b060:	2201      	movs	r2, #1
 801b062:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 801b066:	687b      	ldr	r3, [r7, #4]
 801b068:	2202      	movs	r2, #2
 801b06a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801b06e:	4b12      	ldr	r3, [pc, #72]	; (801b0b8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 801b070:	22ca      	movs	r2, #202	; 0xca
 801b072:	625a      	str	r2, [r3, #36]	; 0x24
 801b074:	4b10      	ldr	r3, [pc, #64]	; (801b0b8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 801b076:	2253      	movs	r2, #83	; 0x53
 801b078:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 801b07a:	4b0f      	ldr	r3, [pc, #60]	; (801b0b8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 801b07c:	699b      	ldr	r3, [r3, #24]
 801b07e:	4a0e      	ldr	r2, [pc, #56]	; (801b0b8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 801b080:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801b084:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 801b086:	4b0d      	ldr	r3, [pc, #52]	; (801b0bc <HAL_RTCEx_SetSSRU_IT+0x74>)
 801b088:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801b08c:	4a0b      	ldr	r2, [pc, #44]	; (801b0bc <HAL_RTCEx_SetSSRU_IT+0x74>)
 801b08e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 801b092:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801b096:	4b08      	ldr	r3, [pc, #32]	; (801b0b8 <HAL_RTCEx_SetSSRU_IT+0x70>)
 801b098:	22ff      	movs	r2, #255	; 0xff
 801b09a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 801b09c:	687b      	ldr	r3, [r7, #4]
 801b09e:	2201      	movs	r2, #1
 801b0a0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 801b0a4:	687b      	ldr	r3, [r7, #4]
 801b0a6:	2200      	movs	r2, #0
 801b0a8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 801b0ac:	2300      	movs	r3, #0
}
 801b0ae:	4618      	mov	r0, r3
 801b0b0:	370c      	adds	r7, #12
 801b0b2:	46bd      	mov	sp, r7
 801b0b4:	bc80      	pop	{r7}
 801b0b6:	4770      	bx	lr
 801b0b8:	40002800 	.word	0x40002800
 801b0bc:	58000800 	.word	0x58000800

0801b0c0 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 801b0c0:	b580      	push	{r7, lr}
 801b0c2:	b082      	sub	sp, #8
 801b0c4:	af00      	add	r7, sp, #0
 801b0c6:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 801b0c8:	4b09      	ldr	r3, [pc, #36]	; (801b0f0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 801b0ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801b0cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801b0d0:	2b00      	cmp	r3, #0
 801b0d2:	d005      	beq.n	801b0e0 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 801b0d4:	4b06      	ldr	r3, [pc, #24]	; (801b0f0 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 801b0d6:	2240      	movs	r2, #64	; 0x40
 801b0d8:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 801b0da:	6878      	ldr	r0, [r7, #4]
 801b0dc:	f7f7 fc62 	bl	80129a4 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 801b0e0:	687b      	ldr	r3, [r7, #4]
 801b0e2:	2201      	movs	r2, #1
 801b0e4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 801b0e8:	bf00      	nop
 801b0ea:	3708      	adds	r7, #8
 801b0ec:	46bd      	mov	sp, r7
 801b0ee:	bd80      	pop	{r7, pc}
 801b0f0:	40002800 	.word	0x40002800

0801b0f4 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 801b0f4:	b480      	push	{r7}
 801b0f6:	b083      	sub	sp, #12
 801b0f8:	af00      	add	r7, sp, #0
 801b0fa:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 801b0fc:	bf00      	nop
 801b0fe:	370c      	adds	r7, #12
 801b100:	46bd      	mov	sp, r7
 801b102:	bc80      	pop	{r7}
 801b104:	4770      	bx	lr
	...

0801b108 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 801b108:	b480      	push	{r7}
 801b10a:	b087      	sub	sp, #28
 801b10c:	af00      	add	r7, sp, #0
 801b10e:	60f8      	str	r0, [r7, #12]
 801b110:	60b9      	str	r1, [r7, #8]
 801b112:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 801b114:	4b07      	ldr	r3, [pc, #28]	; (801b134 <HAL_RTCEx_BKUPWrite+0x2c>)
 801b116:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 801b118:	68bb      	ldr	r3, [r7, #8]
 801b11a:	009b      	lsls	r3, r3, #2
 801b11c:	697a      	ldr	r2, [r7, #20]
 801b11e:	4413      	add	r3, r2
 801b120:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 801b122:	697b      	ldr	r3, [r7, #20]
 801b124:	687a      	ldr	r2, [r7, #4]
 801b126:	601a      	str	r2, [r3, #0]
}
 801b128:	bf00      	nop
 801b12a:	371c      	adds	r7, #28
 801b12c:	46bd      	mov	sp, r7
 801b12e:	bc80      	pop	{r7}
 801b130:	4770      	bx	lr
 801b132:	bf00      	nop
 801b134:	4000b100 	.word	0x4000b100

0801b138 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 801b138:	b480      	push	{r7}
 801b13a:	b085      	sub	sp, #20
 801b13c:	af00      	add	r7, sp, #0
 801b13e:	6078      	str	r0, [r7, #4]
 801b140:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 801b142:	4b07      	ldr	r3, [pc, #28]	; (801b160 <HAL_RTCEx_BKUPRead+0x28>)
 801b144:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 801b146:	683b      	ldr	r3, [r7, #0]
 801b148:	009b      	lsls	r3, r3, #2
 801b14a:	68fa      	ldr	r2, [r7, #12]
 801b14c:	4413      	add	r3, r2
 801b14e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 801b150:	68fb      	ldr	r3, [r7, #12]
 801b152:	681b      	ldr	r3, [r3, #0]
}
 801b154:	4618      	mov	r0, r3
 801b156:	3714      	adds	r7, #20
 801b158:	46bd      	mov	sp, r7
 801b15a:	bc80      	pop	{r7}
 801b15c:	4770      	bx	lr
 801b15e:	bf00      	nop
 801b160:	4000b100 	.word	0x4000b100

0801b164 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 801b164:	b580      	push	{r7, lr}
 801b166:	b082      	sub	sp, #8
 801b168:	af00      	add	r7, sp, #0
 801b16a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 801b16c:	687b      	ldr	r3, [r7, #4]
 801b16e:	2b00      	cmp	r3, #0
 801b170:	d101      	bne.n	801b176 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 801b172:	2301      	movs	r3, #1
 801b174:	e01a      	b.n	801b1ac <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 801b176:	687b      	ldr	r3, [r7, #4]
 801b178:	2202      	movs	r2, #2
 801b17a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 801b17e:	687b      	ldr	r3, [r7, #4]
 801b180:	681b      	ldr	r3, [r3, #0]
 801b182:	681a      	ldr	r2, [r3, #0]
 801b184:	687b      	ldr	r3, [r7, #4]
 801b186:	681b      	ldr	r3, [r3, #0]
 801b188:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801b18c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 801b18e:	6878      	ldr	r0, [r7, #4]
 801b190:	f7f6 fe6a 	bl	8011e68 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 801b194:	687b      	ldr	r3, [r7, #4]
 801b196:	2200      	movs	r2, #0
 801b198:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 801b19a:	687b      	ldr	r3, [r7, #4]
 801b19c:	2200      	movs	r2, #0
 801b19e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 801b1a2:	687b      	ldr	r3, [r7, #4]
 801b1a4:	2200      	movs	r2, #0
 801b1a6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  return HAL_OK;
 801b1aa:	2300      	movs	r3, #0
}
 801b1ac:	4618      	mov	r0, r3
 801b1ae:	3708      	adds	r7, #8
 801b1b0:	46bd      	mov	sp, r7
 801b1b2:	bd80      	pop	{r7, pc}

0801b1b4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 801b1b4:	b580      	push	{r7, lr}
 801b1b6:	b088      	sub	sp, #32
 801b1b8:	af00      	add	r7, sp, #0
 801b1ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 801b1bc:	687b      	ldr	r3, [r7, #4]
 801b1be:	681b      	ldr	r3, [r3, #0]
 801b1c0:	685b      	ldr	r3, [r3, #4]
 801b1c2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 801b1c4:	687b      	ldr	r3, [r7, #4]
 801b1c6:	681b      	ldr	r3, [r3, #0]
 801b1c8:	689b      	ldr	r3, [r3, #8]
 801b1ca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 801b1cc:	69bb      	ldr	r3, [r7, #24]
 801b1ce:	099b      	lsrs	r3, r3, #6
 801b1d0:	f003 0301 	and.w	r3, r3, #1
 801b1d4:	2b00      	cmp	r3, #0
 801b1d6:	d10f      	bne.n	801b1f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 801b1d8:	69bb      	ldr	r3, [r7, #24]
 801b1da:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 801b1de:	2b00      	cmp	r3, #0
 801b1e0:	d00a      	beq.n	801b1f8 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 801b1e2:	69fb      	ldr	r3, [r7, #28]
 801b1e4:	099b      	lsrs	r3, r3, #6
 801b1e6:	f003 0301 	and.w	r3, r3, #1
 801b1ea:	2b00      	cmp	r3, #0
 801b1ec:	d004      	beq.n	801b1f8 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 801b1ee:	687b      	ldr	r3, [r7, #4]
 801b1f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801b1f2:	6878      	ldr	r0, [r7, #4]
 801b1f4:	4798      	blx	r3
    return;
 801b1f6:	e0d7      	b.n	801b3a8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 801b1f8:	69bb      	ldr	r3, [r7, #24]
 801b1fa:	085b      	lsrs	r3, r3, #1
 801b1fc:	f003 0301 	and.w	r3, r3, #1
 801b200:	2b00      	cmp	r3, #0
 801b202:	d00a      	beq.n	801b21a <HAL_SPI_IRQHandler+0x66>
 801b204:	69fb      	ldr	r3, [r7, #28]
 801b206:	09db      	lsrs	r3, r3, #7
 801b208:	f003 0301 	and.w	r3, r3, #1
 801b20c:	2b00      	cmp	r3, #0
 801b20e:	d004      	beq.n	801b21a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 801b210:	687b      	ldr	r3, [r7, #4]
 801b212:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801b214:	6878      	ldr	r0, [r7, #4]
 801b216:	4798      	blx	r3
    return;
 801b218:	e0c6      	b.n	801b3a8 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 801b21a:	69bb      	ldr	r3, [r7, #24]
 801b21c:	095b      	lsrs	r3, r3, #5
 801b21e:	f003 0301 	and.w	r3, r3, #1
 801b222:	2b00      	cmp	r3, #0
 801b224:	d10c      	bne.n	801b240 <HAL_SPI_IRQHandler+0x8c>
 801b226:	69bb      	ldr	r3, [r7, #24]
 801b228:	099b      	lsrs	r3, r3, #6
 801b22a:	f003 0301 	and.w	r3, r3, #1
 801b22e:	2b00      	cmp	r3, #0
 801b230:	d106      	bne.n	801b240 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 801b232:	69bb      	ldr	r3, [r7, #24]
 801b234:	0a1b      	lsrs	r3, r3, #8
 801b236:	f003 0301 	and.w	r3, r3, #1
 801b23a:	2b00      	cmp	r3, #0
 801b23c:	f000 80b4 	beq.w	801b3a8 <HAL_SPI_IRQHandler+0x1f4>
 801b240:	69fb      	ldr	r3, [r7, #28]
 801b242:	095b      	lsrs	r3, r3, #5
 801b244:	f003 0301 	and.w	r3, r3, #1
 801b248:	2b00      	cmp	r3, #0
 801b24a:	f000 80ad 	beq.w	801b3a8 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 801b24e:	69bb      	ldr	r3, [r7, #24]
 801b250:	099b      	lsrs	r3, r3, #6
 801b252:	f003 0301 	and.w	r3, r3, #1
 801b256:	2b00      	cmp	r3, #0
 801b258:	d023      	beq.n	801b2a2 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 801b25a:	687b      	ldr	r3, [r7, #4]
 801b25c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 801b260:	b2db      	uxtb	r3, r3
 801b262:	2b03      	cmp	r3, #3
 801b264:	d011      	beq.n	801b28a <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 801b266:	687b      	ldr	r3, [r7, #4]
 801b268:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801b26a:	f043 0204 	orr.w	r2, r3, #4
 801b26e:	687b      	ldr	r3, [r7, #4]
 801b270:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801b272:	2300      	movs	r3, #0
 801b274:	617b      	str	r3, [r7, #20]
 801b276:	687b      	ldr	r3, [r7, #4]
 801b278:	681b      	ldr	r3, [r3, #0]
 801b27a:	68db      	ldr	r3, [r3, #12]
 801b27c:	617b      	str	r3, [r7, #20]
 801b27e:	687b      	ldr	r3, [r7, #4]
 801b280:	681b      	ldr	r3, [r3, #0]
 801b282:	689b      	ldr	r3, [r3, #8]
 801b284:	617b      	str	r3, [r7, #20]
 801b286:	697b      	ldr	r3, [r7, #20]
 801b288:	e00b      	b.n	801b2a2 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801b28a:	2300      	movs	r3, #0
 801b28c:	613b      	str	r3, [r7, #16]
 801b28e:	687b      	ldr	r3, [r7, #4]
 801b290:	681b      	ldr	r3, [r3, #0]
 801b292:	68db      	ldr	r3, [r3, #12]
 801b294:	613b      	str	r3, [r7, #16]
 801b296:	687b      	ldr	r3, [r7, #4]
 801b298:	681b      	ldr	r3, [r3, #0]
 801b29a:	689b      	ldr	r3, [r3, #8]
 801b29c:	613b      	str	r3, [r7, #16]
 801b29e:	693b      	ldr	r3, [r7, #16]
        return;
 801b2a0:	e082      	b.n	801b3a8 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 801b2a2:	69bb      	ldr	r3, [r7, #24]
 801b2a4:	095b      	lsrs	r3, r3, #5
 801b2a6:	f003 0301 	and.w	r3, r3, #1
 801b2aa:	2b00      	cmp	r3, #0
 801b2ac:	d014      	beq.n	801b2d8 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 801b2ae:	687b      	ldr	r3, [r7, #4]
 801b2b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801b2b2:	f043 0201 	orr.w	r2, r3, #1
 801b2b6:	687b      	ldr	r3, [r7, #4]
 801b2b8:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 801b2ba:	2300      	movs	r3, #0
 801b2bc:	60fb      	str	r3, [r7, #12]
 801b2be:	687b      	ldr	r3, [r7, #4]
 801b2c0:	681b      	ldr	r3, [r3, #0]
 801b2c2:	689b      	ldr	r3, [r3, #8]
 801b2c4:	60fb      	str	r3, [r7, #12]
 801b2c6:	687b      	ldr	r3, [r7, #4]
 801b2c8:	681b      	ldr	r3, [r3, #0]
 801b2ca:	681a      	ldr	r2, [r3, #0]
 801b2cc:	687b      	ldr	r3, [r7, #4]
 801b2ce:	681b      	ldr	r3, [r3, #0]
 801b2d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801b2d4:	601a      	str	r2, [r3, #0]
 801b2d6:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 801b2d8:	69bb      	ldr	r3, [r7, #24]
 801b2da:	0a1b      	lsrs	r3, r3, #8
 801b2dc:	f003 0301 	and.w	r3, r3, #1
 801b2e0:	2b00      	cmp	r3, #0
 801b2e2:	d00c      	beq.n	801b2fe <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 801b2e4:	687b      	ldr	r3, [r7, #4]
 801b2e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801b2e8:	f043 0208 	orr.w	r2, r3, #8
 801b2ec:	687b      	ldr	r3, [r7, #4]
 801b2ee:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801b2f0:	2300      	movs	r3, #0
 801b2f2:	60bb      	str	r3, [r7, #8]
 801b2f4:	687b      	ldr	r3, [r7, #4]
 801b2f6:	681b      	ldr	r3, [r3, #0]
 801b2f8:	689b      	ldr	r3, [r3, #8]
 801b2fa:	60bb      	str	r3, [r7, #8]
 801b2fc:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801b2fe:	687b      	ldr	r3, [r7, #4]
 801b300:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801b302:	2b00      	cmp	r3, #0
 801b304:	d04f      	beq.n	801b3a6 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 801b306:	687b      	ldr	r3, [r7, #4]
 801b308:	681b      	ldr	r3, [r3, #0]
 801b30a:	685a      	ldr	r2, [r3, #4]
 801b30c:	687b      	ldr	r3, [r7, #4]
 801b30e:	681b      	ldr	r3, [r3, #0]
 801b310:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 801b314:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 801b316:	687b      	ldr	r3, [r7, #4]
 801b318:	2201      	movs	r2, #1
 801b31a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 801b31e:	69fb      	ldr	r3, [r7, #28]
 801b320:	f003 0302 	and.w	r3, r3, #2
 801b324:	2b00      	cmp	r3, #0
 801b326:	d104      	bne.n	801b332 <HAL_SPI_IRQHandler+0x17e>
 801b328:	69fb      	ldr	r3, [r7, #28]
 801b32a:	f003 0301 	and.w	r3, r3, #1
 801b32e:	2b00      	cmp	r3, #0
 801b330:	d034      	beq.n	801b39c <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 801b332:	687b      	ldr	r3, [r7, #4]
 801b334:	681b      	ldr	r3, [r3, #0]
 801b336:	685a      	ldr	r2, [r3, #4]
 801b338:	687b      	ldr	r3, [r7, #4]
 801b33a:	681b      	ldr	r3, [r3, #0]
 801b33c:	f022 0203 	bic.w	r2, r2, #3
 801b340:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 801b342:	687b      	ldr	r3, [r7, #4]
 801b344:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801b346:	2b00      	cmp	r3, #0
 801b348:	d011      	beq.n	801b36e <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 801b34a:	687b      	ldr	r3, [r7, #4]
 801b34c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801b34e:	4a18      	ldr	r2, [pc, #96]	; (801b3b0 <HAL_SPI_IRQHandler+0x1fc>)
 801b350:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 801b352:	687b      	ldr	r3, [r7, #4]
 801b354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801b356:	4618      	mov	r0, r3
 801b358:	f7fb fc2c 	bl	8016bb4 <HAL_DMA_Abort_IT>
 801b35c:	4603      	mov	r3, r0
 801b35e:	2b00      	cmp	r3, #0
 801b360:	d005      	beq.n	801b36e <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801b362:	687b      	ldr	r3, [r7, #4]
 801b364:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801b366:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801b36a:	687b      	ldr	r3, [r7, #4]
 801b36c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 801b36e:	687b      	ldr	r3, [r7, #4]
 801b370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801b372:	2b00      	cmp	r3, #0
 801b374:	d016      	beq.n	801b3a4 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 801b376:	687b      	ldr	r3, [r7, #4]
 801b378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801b37a:	4a0d      	ldr	r2, [pc, #52]	; (801b3b0 <HAL_SPI_IRQHandler+0x1fc>)
 801b37c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 801b37e:	687b      	ldr	r3, [r7, #4]
 801b380:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801b382:	4618      	mov	r0, r3
 801b384:	f7fb fc16 	bl	8016bb4 <HAL_DMA_Abort_IT>
 801b388:	4603      	mov	r3, r0
 801b38a:	2b00      	cmp	r3, #0
 801b38c:	d00a      	beq.n	801b3a4 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801b38e:	687b      	ldr	r3, [r7, #4]
 801b390:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801b392:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801b396:	687b      	ldr	r3, [r7, #4]
 801b398:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 801b39a:	e003      	b.n	801b3a4 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 801b39c:	6878      	ldr	r0, [r7, #4]
 801b39e:	f000 f809 	bl	801b3b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 801b3a2:	e000      	b.n	801b3a6 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 801b3a4:	bf00      	nop
    return;
 801b3a6:	bf00      	nop
  }
}
 801b3a8:	3720      	adds	r7, #32
 801b3aa:	46bd      	mov	sp, r7
 801b3ac:	bd80      	pop	{r7, pc}
 801b3ae:	bf00      	nop
 801b3b0:	0801b3c7 	.word	0x0801b3c7

0801b3b4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 801b3b4:	b480      	push	{r7}
 801b3b6:	b083      	sub	sp, #12
 801b3b8:	af00      	add	r7, sp, #0
 801b3ba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 801b3bc:	bf00      	nop
 801b3be:	370c      	adds	r7, #12
 801b3c0:	46bd      	mov	sp, r7
 801b3c2:	bc80      	pop	{r7}
 801b3c4:	4770      	bx	lr

0801b3c6 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801b3c6:	b580      	push	{r7, lr}
 801b3c8:	b084      	sub	sp, #16
 801b3ca:	af00      	add	r7, sp, #0
 801b3cc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 801b3ce:	687b      	ldr	r3, [r7, #4]
 801b3d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801b3d2:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 801b3d4:	68fb      	ldr	r3, [r7, #12]
 801b3d6:	2200      	movs	r2, #0
 801b3d8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 801b3dc:	68fb      	ldr	r3, [r7, #12]
 801b3de:	2200      	movs	r2, #0
 801b3e0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 801b3e2:	68f8      	ldr	r0, [r7, #12]
 801b3e4:	f7ff ffe6 	bl	801b3b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 801b3e8:	bf00      	nop
 801b3ea:	3710      	adds	r7, #16
 801b3ec:	46bd      	mov	sp, r7
 801b3ee:	bd80      	pop	{r7, pc}

0801b3f0 <LL_PWR_SetRadioBusyTrigger>:
{
 801b3f0:	b480      	push	{r7}
 801b3f2:	b083      	sub	sp, #12
 801b3f4:	af00      	add	r7, sp, #0
 801b3f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 801b3f8:	4b06      	ldr	r3, [pc, #24]	; (801b414 <LL_PWR_SetRadioBusyTrigger+0x24>)
 801b3fa:	689b      	ldr	r3, [r3, #8]
 801b3fc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 801b400:	4904      	ldr	r1, [pc, #16]	; (801b414 <LL_PWR_SetRadioBusyTrigger+0x24>)
 801b402:	687b      	ldr	r3, [r7, #4]
 801b404:	4313      	orrs	r3, r2
 801b406:	608b      	str	r3, [r1, #8]
}
 801b408:	bf00      	nop
 801b40a:	370c      	adds	r7, #12
 801b40c:	46bd      	mov	sp, r7
 801b40e:	bc80      	pop	{r7}
 801b410:	4770      	bx	lr
 801b412:	bf00      	nop
 801b414:	58000400 	.word	0x58000400

0801b418 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 801b418:	b480      	push	{r7}
 801b41a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 801b41c:	4b05      	ldr	r3, [pc, #20]	; (801b434 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 801b41e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801b422:	4a04      	ldr	r2, [pc, #16]	; (801b434 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 801b424:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801b428:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 801b42c:	bf00      	nop
 801b42e:	46bd      	mov	sp, r7
 801b430:	bc80      	pop	{r7}
 801b432:	4770      	bx	lr
 801b434:	58000400 	.word	0x58000400

0801b438 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 801b438:	b480      	push	{r7}
 801b43a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 801b43c:	4b05      	ldr	r3, [pc, #20]	; (801b454 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 801b43e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801b442:	4a04      	ldr	r2, [pc, #16]	; (801b454 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 801b444:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 801b448:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 801b44c:	bf00      	nop
 801b44e:	46bd      	mov	sp, r7
 801b450:	bc80      	pop	{r7}
 801b452:	4770      	bx	lr
 801b454:	58000400 	.word	0x58000400

0801b458 <LL_PWR_ClearFlag_RFBUSY>:
{
 801b458:	b480      	push	{r7}
 801b45a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 801b45c:	4b03      	ldr	r3, [pc, #12]	; (801b46c <LL_PWR_ClearFlag_RFBUSY+0x14>)
 801b45e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801b462:	619a      	str	r2, [r3, #24]
}
 801b464:	bf00      	nop
 801b466:	46bd      	mov	sp, r7
 801b468:	bc80      	pop	{r7}
 801b46a:	4770      	bx	lr
 801b46c:	58000400 	.word	0x58000400

0801b470 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 801b470:	b480      	push	{r7}
 801b472:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 801b474:	4b06      	ldr	r3, [pc, #24]	; (801b490 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 801b476:	695b      	ldr	r3, [r3, #20]
 801b478:	f003 0302 	and.w	r3, r3, #2
 801b47c:	2b02      	cmp	r3, #2
 801b47e:	d101      	bne.n	801b484 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 801b480:	2301      	movs	r3, #1
 801b482:	e000      	b.n	801b486 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 801b484:	2300      	movs	r3, #0
}
 801b486:	4618      	mov	r0, r3
 801b488:	46bd      	mov	sp, r7
 801b48a:	bc80      	pop	{r7}
 801b48c:	4770      	bx	lr
 801b48e:	bf00      	nop
 801b490:	58000400 	.word	0x58000400

0801b494 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 801b494:	b480      	push	{r7}
 801b496:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 801b498:	4b06      	ldr	r3, [pc, #24]	; (801b4b4 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 801b49a:	695b      	ldr	r3, [r3, #20]
 801b49c:	f003 0304 	and.w	r3, r3, #4
 801b4a0:	2b04      	cmp	r3, #4
 801b4a2:	d101      	bne.n	801b4a8 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 801b4a4:	2301      	movs	r3, #1
 801b4a6:	e000      	b.n	801b4aa <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 801b4a8:	2300      	movs	r3, #0
}
 801b4aa:	4618      	mov	r0, r3
 801b4ac:	46bd      	mov	sp, r7
 801b4ae:	bc80      	pop	{r7}
 801b4b0:	4770      	bx	lr
 801b4b2:	bf00      	nop
 801b4b4:	58000400 	.word	0x58000400

0801b4b8 <LL_RCC_RF_DisableReset>:
{
 801b4b8:	b480      	push	{r7}
 801b4ba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 801b4bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801b4c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801b4c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 801b4c8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 801b4cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 801b4d0:	bf00      	nop
 801b4d2:	46bd      	mov	sp, r7
 801b4d4:	bc80      	pop	{r7}
 801b4d6:	4770      	bx	lr

0801b4d8 <LL_RCC_IsRFUnderReset>:
{
 801b4d8:	b480      	push	{r7}
 801b4da:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 801b4dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801b4e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801b4e4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 801b4e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 801b4ec:	d101      	bne.n	801b4f2 <LL_RCC_IsRFUnderReset+0x1a>
 801b4ee:	2301      	movs	r3, #1
 801b4f0:	e000      	b.n	801b4f4 <LL_RCC_IsRFUnderReset+0x1c>
 801b4f2:	2300      	movs	r3, #0
}
 801b4f4:	4618      	mov	r0, r3
 801b4f6:	46bd      	mov	sp, r7
 801b4f8:	bc80      	pop	{r7}
 801b4fa:	4770      	bx	lr

0801b4fc <LL_EXTI_EnableIT_32_63>:
{
 801b4fc:	b480      	push	{r7}
 801b4fe:	b083      	sub	sp, #12
 801b500:	af00      	add	r7, sp, #0
 801b502:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 801b504:	4b06      	ldr	r3, [pc, #24]	; (801b520 <LL_EXTI_EnableIT_32_63+0x24>)
 801b506:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 801b50a:	4905      	ldr	r1, [pc, #20]	; (801b520 <LL_EXTI_EnableIT_32_63+0x24>)
 801b50c:	687b      	ldr	r3, [r7, #4]
 801b50e:	4313      	orrs	r3, r2
 801b510:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 801b514:	bf00      	nop
 801b516:	370c      	adds	r7, #12
 801b518:	46bd      	mov	sp, r7
 801b51a:	bc80      	pop	{r7}
 801b51c:	4770      	bx	lr
 801b51e:	bf00      	nop
 801b520:	58000800 	.word	0x58000800

0801b524 <LL_EXTI_DisableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine)
{
 801b524:	b480      	push	{r7}
 801b526:	b083      	sub	sp, #12
 801b528:	af00      	add	r7, sp, #0
 801b52a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 801b52c:	4b06      	ldr	r3, [pc, #24]	; (801b548 <LL_EXTI_DisableIT_32_63+0x24>)
 801b52e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 801b532:	687b      	ldr	r3, [r7, #4]
 801b534:	43db      	mvns	r3, r3
 801b536:	4904      	ldr	r1, [pc, #16]	; (801b548 <LL_EXTI_DisableIT_32_63+0x24>)
 801b538:	4013      	ands	r3, r2
 801b53a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 801b53e:	bf00      	nop
 801b540:	370c      	adds	r7, #12
 801b542:	46bd      	mov	sp, r7
 801b544:	bc80      	pop	{r7}
 801b546:	4770      	bx	lr
 801b548:	58000800 	.word	0x58000800

0801b54c <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 801b54c:	b580      	push	{r7, lr}
 801b54e:	b084      	sub	sp, #16
 801b550:	af00      	add	r7, sp, #0
 801b552:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 801b554:	687b      	ldr	r3, [r7, #4]
 801b556:	2b00      	cmp	r3, #0
 801b558:	d103      	bne.n	801b562 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 801b55a:	2301      	movs	r3, #1
 801b55c:	73fb      	strb	r3, [r7, #15]
    return status;
 801b55e:	7bfb      	ldrb	r3, [r7, #15]
 801b560:	e04b      	b.n	801b5fa <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 801b562:	2300      	movs	r3, #0
 801b564:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 801b566:	687b      	ldr	r3, [r7, #4]
 801b568:	799b      	ldrb	r3, [r3, #6]
 801b56a:	b2db      	uxtb	r3, r3
 801b56c:	2b00      	cmp	r3, #0
 801b56e:	d105      	bne.n	801b57c <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 801b570:	687b      	ldr	r3, [r7, #4]
 801b572:	2200      	movs	r2, #0
 801b574:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 801b576:	6878      	ldr	r0, [r7, #4]
 801b578:	f7f6 fd60 	bl	801203c <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 801b57c:	687b      	ldr	r3, [r7, #4]
 801b57e:	2202      	movs	r2, #2
 801b580:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 801b582:	f7ff ff99 	bl	801b4b8 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 801b586:	4b1f      	ldr	r3, [pc, #124]	; (801b604 <HAL_SUBGHZ_Init+0xb8>)
 801b588:	681a      	ldr	r2, [r3, #0]
 801b58a:	4613      	mov	r3, r2
 801b58c:	00db      	lsls	r3, r3, #3
 801b58e:	1a9b      	subs	r3, r3, r2
 801b590:	009b      	lsls	r3, r3, #2
 801b592:	0cdb      	lsrs	r3, r3, #19
 801b594:	2264      	movs	r2, #100	; 0x64
 801b596:	fb02 f303 	mul.w	r3, r2, r3
 801b59a:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 801b59c:	68bb      	ldr	r3, [r7, #8]
 801b59e:	2b00      	cmp	r3, #0
 801b5a0:	d105      	bne.n	801b5ae <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 801b5a2:	2301      	movs	r3, #1
 801b5a4:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 801b5a6:	687b      	ldr	r3, [r7, #4]
 801b5a8:	2201      	movs	r2, #1
 801b5aa:	609a      	str	r2, [r3, #8]
      break;
 801b5ac:	e007      	b.n	801b5be <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 801b5ae:	68bb      	ldr	r3, [r7, #8]
 801b5b0:	3b01      	subs	r3, #1
 801b5b2:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 801b5b4:	f7ff ff90 	bl	801b4d8 <LL_RCC_IsRFUnderReset>
 801b5b8:	4603      	mov	r3, r0
 801b5ba:	2b00      	cmp	r3, #0
 801b5bc:	d1ee      	bne.n	801b59c <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 801b5be:	f7ff ff2b 	bl	801b418 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 801b5c2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 801b5c6:	f7ff ff99 	bl	801b4fc <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 801b5ca:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801b5ce:	f7ff ff0f 	bl	801b3f0 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 801b5d2:	f7ff ff41 	bl	801b458 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 801b5d6:	7bfb      	ldrb	r3, [r7, #15]
 801b5d8:	2b00      	cmp	r3, #0
 801b5da:	d10a      	bne.n	801b5f2 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 801b5dc:	687b      	ldr	r3, [r7, #4]
 801b5de:	681b      	ldr	r3, [r3, #0]
 801b5e0:	4618      	mov	r0, r3
 801b5e2:	f000 fad9 	bl	801bb98 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 801b5e6:	687b      	ldr	r3, [r7, #4]
 801b5e8:	2201      	movs	r2, #1
 801b5ea:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 801b5ec:	687b      	ldr	r3, [r7, #4]
 801b5ee:	2200      	movs	r2, #0
 801b5f0:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 801b5f2:	687b      	ldr	r3, [r7, #4]
 801b5f4:	2201      	movs	r2, #1
 801b5f6:	719a      	strb	r2, [r3, #6]

  return status;
 801b5f8:	7bfb      	ldrb	r3, [r7, #15]
}
 801b5fa:	4618      	mov	r0, r3
 801b5fc:	3710      	adds	r7, #16
 801b5fe:	46bd      	mov	sp, r7
 801b600:	bd80      	pop	{r7, pc}
 801b602:	bf00      	nop
 801b604:	2000005c 	.word	0x2000005c

0801b608 <HAL_SUBGHZ_DeInit>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_DeInit(SUBGHZ_HandleTypeDef *hsubghz)
{
 801b608:	b580      	push	{r7, lr}
 801b60a:	b084      	sub	sp, #16
 801b60c:	af00      	add	r7, sp, #0
 801b60e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the SUBGHZ handle allocation */
  if (hsubghz == NULL)
 801b610:	687b      	ldr	r3, [r7, #4]
 801b612:	2b00      	cmp	r3, #0
 801b614:	d103      	bne.n	801b61e <HAL_SUBGHZ_DeInit+0x16>
  {
    status = HAL_ERROR;
 801b616:	2301      	movs	r3, #1
 801b618:	73fb      	strb	r3, [r7, #15]
    return status;
 801b61a:	7bfb      	ldrb	r3, [r7, #15]
 801b61c:	e01c      	b.n	801b658 <HAL_SUBGHZ_DeInit+0x50>
  }
  else
  {
    status = HAL_OK;
 801b61e:	2300      	movs	r3, #0
 801b620:	73fb      	strb	r3, [r7, #15]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 801b622:	687b      	ldr	r3, [r7, #4]
 801b624:	2202      	movs	r2, #2
 801b626:	719a      	strb	r2, [r3, #6]

  /* DeInitialize SUBGHZSPI Peripheral */
  SUBGHZSPI_DeInit();
 801b628:	f000 fad6 	bl	801bbd8 <SUBGHZSPI_DeInit>

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hsubghz->MspDeInitCallback(hsubghz);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SUBGHZ_MspDeInit(hsubghz);
 801b62c:	6878      	ldr	r0, [r7, #4]
 801b62e:	f7f6 fd18 	bl	8012062 <HAL_SUBGHZ_MspDeInit>

  /* Disable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_NONE);
#else
  /* Disable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_DisableIT_32_63(LL_EXTI_LINE_44);
 801b632:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 801b636:	f7ff ff75 	bl	801b524 <LL_EXTI_DisableIT_32_63>

  /* Disable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_NONE);
 801b63a:	2000      	movs	r0, #0
 801b63c:	f7ff fed8 	bl	801b3f0 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Disable the Radio peripheral  Reset signal */
  LL_RCC_RF_DisableReset();
 801b640:	f7ff ff3a 	bl	801b4b8 <LL_RCC_RF_DisableReset>

  hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 801b644:	687b      	ldr	r3, [r7, #4]
 801b646:	2200      	movs	r2, #0
 801b648:	609a      	str	r2, [r3, #8]
  hsubghz->State     = HAL_SUBGHZ_STATE_RESET;
 801b64a:	687b      	ldr	r3, [r7, #4]
 801b64c:	2200      	movs	r2, #0
 801b64e:	719a      	strb	r2, [r3, #6]

  /* Release Lock */
  __HAL_UNLOCK(hsubghz);
 801b650:	687b      	ldr	r3, [r7, #4]
 801b652:	2200      	movs	r2, #0
 801b654:	715a      	strb	r2, [r3, #5]

  return status;
 801b656:	7bfb      	ldrb	r3, [r7, #15]
}
 801b658:	4618      	mov	r0, r3
 801b65a:	3710      	adds	r7, #16
 801b65c:	46bd      	mov	sp, r7
 801b65e:	bd80      	pop	{r7, pc}

0801b660 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 801b660:	b580      	push	{r7, lr}
 801b662:	b086      	sub	sp, #24
 801b664:	af00      	add	r7, sp, #0
 801b666:	60f8      	str	r0, [r7, #12]
 801b668:	607a      	str	r2, [r7, #4]
 801b66a:	461a      	mov	r2, r3
 801b66c:	460b      	mov	r3, r1
 801b66e:	817b      	strh	r3, [r7, #10]
 801b670:	4613      	mov	r3, r2
 801b672:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 801b674:	68fb      	ldr	r3, [r7, #12]
 801b676:	799b      	ldrb	r3, [r3, #6]
 801b678:	b2db      	uxtb	r3, r3
 801b67a:	2b01      	cmp	r3, #1
 801b67c:	d14a      	bne.n	801b714 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 801b67e:	68fb      	ldr	r3, [r7, #12]
 801b680:	795b      	ldrb	r3, [r3, #5]
 801b682:	2b01      	cmp	r3, #1
 801b684:	d101      	bne.n	801b68a <HAL_SUBGHZ_WriteRegisters+0x2a>
 801b686:	2302      	movs	r3, #2
 801b688:	e045      	b.n	801b716 <HAL_SUBGHZ_WriteRegisters+0xb6>
 801b68a:	68fb      	ldr	r3, [r7, #12]
 801b68c:	2201      	movs	r2, #1
 801b68e:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 801b690:	68fb      	ldr	r3, [r7, #12]
 801b692:	2202      	movs	r2, #2
 801b694:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 801b696:	68f8      	ldr	r0, [r7, #12]
 801b698:	f000 fb5a 	bl	801bd50 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 801b69c:	f7ff fecc 	bl	801b438 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 801b6a0:	210d      	movs	r1, #13
 801b6a2:	68f8      	ldr	r0, [r7, #12]
 801b6a4:	f000 faa6 	bl	801bbf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 801b6a8:	897b      	ldrh	r3, [r7, #10]
 801b6aa:	0a1b      	lsrs	r3, r3, #8
 801b6ac:	b29b      	uxth	r3, r3
 801b6ae:	b2db      	uxtb	r3, r3
 801b6b0:	4619      	mov	r1, r3
 801b6b2:	68f8      	ldr	r0, [r7, #12]
 801b6b4:	f000 fa9e 	bl	801bbf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 801b6b8:	897b      	ldrh	r3, [r7, #10]
 801b6ba:	b2db      	uxtb	r3, r3
 801b6bc:	4619      	mov	r1, r3
 801b6be:	68f8      	ldr	r0, [r7, #12]
 801b6c0:	f000 fa98 	bl	801bbf4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 801b6c4:	2300      	movs	r3, #0
 801b6c6:	82bb      	strh	r3, [r7, #20]
 801b6c8:	e00a      	b.n	801b6e0 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 801b6ca:	8abb      	ldrh	r3, [r7, #20]
 801b6cc:	687a      	ldr	r2, [r7, #4]
 801b6ce:	4413      	add	r3, r2
 801b6d0:	781b      	ldrb	r3, [r3, #0]
 801b6d2:	4619      	mov	r1, r3
 801b6d4:	68f8      	ldr	r0, [r7, #12]
 801b6d6:	f000 fa8d 	bl	801bbf4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 801b6da:	8abb      	ldrh	r3, [r7, #20]
 801b6dc:	3301      	adds	r3, #1
 801b6de:	82bb      	strh	r3, [r7, #20]
 801b6e0:	8aba      	ldrh	r2, [r7, #20]
 801b6e2:	893b      	ldrh	r3, [r7, #8]
 801b6e4:	429a      	cmp	r2, r3
 801b6e6:	d3f0      	bcc.n	801b6ca <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 801b6e8:	f7ff fe96 	bl	801b418 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 801b6ec:	68f8      	ldr	r0, [r7, #12]
 801b6ee:	f000 fb47 	bl	801bd80 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 801b6f2:	68fb      	ldr	r3, [r7, #12]
 801b6f4:	689b      	ldr	r3, [r3, #8]
 801b6f6:	2b00      	cmp	r3, #0
 801b6f8:	d002      	beq.n	801b700 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 801b6fa:	2301      	movs	r3, #1
 801b6fc:	75fb      	strb	r3, [r7, #23]
 801b6fe:	e001      	b.n	801b704 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 801b700:	2300      	movs	r3, #0
 801b702:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 801b704:	68fb      	ldr	r3, [r7, #12]
 801b706:	2201      	movs	r2, #1
 801b708:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 801b70a:	68fb      	ldr	r3, [r7, #12]
 801b70c:	2200      	movs	r2, #0
 801b70e:	715a      	strb	r2, [r3, #5]

    return status;
 801b710:	7dfb      	ldrb	r3, [r7, #23]
 801b712:	e000      	b.n	801b716 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 801b714:	2302      	movs	r3, #2
  }
}
 801b716:	4618      	mov	r0, r3
 801b718:	3718      	adds	r7, #24
 801b71a:	46bd      	mov	sp, r7
 801b71c:	bd80      	pop	{r7, pc}

0801b71e <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 801b71e:	b580      	push	{r7, lr}
 801b720:	b088      	sub	sp, #32
 801b722:	af00      	add	r7, sp, #0
 801b724:	60f8      	str	r0, [r7, #12]
 801b726:	607a      	str	r2, [r7, #4]
 801b728:	461a      	mov	r2, r3
 801b72a:	460b      	mov	r3, r1
 801b72c:	817b      	strh	r3, [r7, #10]
 801b72e:	4613      	mov	r3, r2
 801b730:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 801b732:	687b      	ldr	r3, [r7, #4]
 801b734:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 801b736:	68fb      	ldr	r3, [r7, #12]
 801b738:	799b      	ldrb	r3, [r3, #6]
 801b73a:	b2db      	uxtb	r3, r3
 801b73c:	2b01      	cmp	r3, #1
 801b73e:	d14a      	bne.n	801b7d6 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 801b740:	68fb      	ldr	r3, [r7, #12]
 801b742:	795b      	ldrb	r3, [r3, #5]
 801b744:	2b01      	cmp	r3, #1
 801b746:	d101      	bne.n	801b74c <HAL_SUBGHZ_ReadRegisters+0x2e>
 801b748:	2302      	movs	r3, #2
 801b74a:	e045      	b.n	801b7d8 <HAL_SUBGHZ_ReadRegisters+0xba>
 801b74c:	68fb      	ldr	r3, [r7, #12]
 801b74e:	2201      	movs	r2, #1
 801b750:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 801b752:	68f8      	ldr	r0, [r7, #12]
 801b754:	f000 fafc 	bl	801bd50 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 801b758:	f7ff fe6e 	bl	801b438 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 801b75c:	211d      	movs	r1, #29
 801b75e:	68f8      	ldr	r0, [r7, #12]
 801b760:	f000 fa48 	bl	801bbf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 801b764:	897b      	ldrh	r3, [r7, #10]
 801b766:	0a1b      	lsrs	r3, r3, #8
 801b768:	b29b      	uxth	r3, r3
 801b76a:	b2db      	uxtb	r3, r3
 801b76c:	4619      	mov	r1, r3
 801b76e:	68f8      	ldr	r0, [r7, #12]
 801b770:	f000 fa40 	bl	801bbf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 801b774:	897b      	ldrh	r3, [r7, #10]
 801b776:	b2db      	uxtb	r3, r3
 801b778:	4619      	mov	r1, r3
 801b77a:	68f8      	ldr	r0, [r7, #12]
 801b77c:	f000 fa3a 	bl	801bbf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 801b780:	2100      	movs	r1, #0
 801b782:	68f8      	ldr	r0, [r7, #12]
 801b784:	f000 fa36 	bl	801bbf4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 801b788:	2300      	movs	r3, #0
 801b78a:	82fb      	strh	r3, [r7, #22]
 801b78c:	e009      	b.n	801b7a2 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 801b78e:	69b9      	ldr	r1, [r7, #24]
 801b790:	68f8      	ldr	r0, [r7, #12]
 801b792:	f000 fa85 	bl	801bca0 <SUBGHZSPI_Receive>
      pData++;
 801b796:	69bb      	ldr	r3, [r7, #24]
 801b798:	3301      	adds	r3, #1
 801b79a:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 801b79c:	8afb      	ldrh	r3, [r7, #22]
 801b79e:	3301      	adds	r3, #1
 801b7a0:	82fb      	strh	r3, [r7, #22]
 801b7a2:	8afa      	ldrh	r2, [r7, #22]
 801b7a4:	893b      	ldrh	r3, [r7, #8]
 801b7a6:	429a      	cmp	r2, r3
 801b7a8:	d3f1      	bcc.n	801b78e <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 801b7aa:	f7ff fe35 	bl	801b418 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 801b7ae:	68f8      	ldr	r0, [r7, #12]
 801b7b0:	f000 fae6 	bl	801bd80 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 801b7b4:	68fb      	ldr	r3, [r7, #12]
 801b7b6:	689b      	ldr	r3, [r3, #8]
 801b7b8:	2b00      	cmp	r3, #0
 801b7ba:	d002      	beq.n	801b7c2 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 801b7bc:	2301      	movs	r3, #1
 801b7be:	77fb      	strb	r3, [r7, #31]
 801b7c0:	e001      	b.n	801b7c6 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 801b7c2:	2300      	movs	r3, #0
 801b7c4:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 801b7c6:	68fb      	ldr	r3, [r7, #12]
 801b7c8:	2201      	movs	r2, #1
 801b7ca:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 801b7cc:	68fb      	ldr	r3, [r7, #12]
 801b7ce:	2200      	movs	r2, #0
 801b7d0:	715a      	strb	r2, [r3, #5]

    return status;
 801b7d2:	7ffb      	ldrb	r3, [r7, #31]
 801b7d4:	e000      	b.n	801b7d8 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 801b7d6:	2302      	movs	r3, #2
  }
}
 801b7d8:	4618      	mov	r0, r3
 801b7da:	3720      	adds	r7, #32
 801b7dc:	46bd      	mov	sp, r7
 801b7de:	bd80      	pop	{r7, pc}

0801b7e0 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 801b7e0:	b580      	push	{r7, lr}
 801b7e2:	b086      	sub	sp, #24
 801b7e4:	af00      	add	r7, sp, #0
 801b7e6:	60f8      	str	r0, [r7, #12]
 801b7e8:	607a      	str	r2, [r7, #4]
 801b7ea:	461a      	mov	r2, r3
 801b7ec:	460b      	mov	r3, r1
 801b7ee:	72fb      	strb	r3, [r7, #11]
 801b7f0:	4613      	mov	r3, r2
 801b7f2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 801b7f4:	68fb      	ldr	r3, [r7, #12]
 801b7f6:	799b      	ldrb	r3, [r3, #6]
 801b7f8:	b2db      	uxtb	r3, r3
 801b7fa:	2b01      	cmp	r3, #1
 801b7fc:	d14a      	bne.n	801b894 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 801b7fe:	68fb      	ldr	r3, [r7, #12]
 801b800:	795b      	ldrb	r3, [r3, #5]
 801b802:	2b01      	cmp	r3, #1
 801b804:	d101      	bne.n	801b80a <HAL_SUBGHZ_ExecSetCmd+0x2a>
 801b806:	2302      	movs	r3, #2
 801b808:	e045      	b.n	801b896 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 801b80a:	68fb      	ldr	r3, [r7, #12]
 801b80c:	2201      	movs	r2, #1
 801b80e:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 801b810:	68f8      	ldr	r0, [r7, #12]
 801b812:	f000 fa9d 	bl	801bd50 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 801b816:	7afb      	ldrb	r3, [r7, #11]
 801b818:	2b84      	cmp	r3, #132	; 0x84
 801b81a:	d002      	beq.n	801b822 <HAL_SUBGHZ_ExecSetCmd+0x42>
 801b81c:	7afb      	ldrb	r3, [r7, #11]
 801b81e:	2b94      	cmp	r3, #148	; 0x94
 801b820:	d103      	bne.n	801b82a <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 801b822:	68fb      	ldr	r3, [r7, #12]
 801b824:	2201      	movs	r2, #1
 801b826:	711a      	strb	r2, [r3, #4]
 801b828:	e002      	b.n	801b830 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 801b82a:	68fb      	ldr	r3, [r7, #12]
 801b82c:	2200      	movs	r2, #0
 801b82e:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 801b830:	f7ff fe02 	bl	801b438 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 801b834:	7afb      	ldrb	r3, [r7, #11]
 801b836:	4619      	mov	r1, r3
 801b838:	68f8      	ldr	r0, [r7, #12]
 801b83a:	f000 f9db 	bl	801bbf4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 801b83e:	2300      	movs	r3, #0
 801b840:	82bb      	strh	r3, [r7, #20]
 801b842:	e00a      	b.n	801b85a <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 801b844:	8abb      	ldrh	r3, [r7, #20]
 801b846:	687a      	ldr	r2, [r7, #4]
 801b848:	4413      	add	r3, r2
 801b84a:	781b      	ldrb	r3, [r3, #0]
 801b84c:	4619      	mov	r1, r3
 801b84e:	68f8      	ldr	r0, [r7, #12]
 801b850:	f000 f9d0 	bl	801bbf4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 801b854:	8abb      	ldrh	r3, [r7, #20]
 801b856:	3301      	adds	r3, #1
 801b858:	82bb      	strh	r3, [r7, #20]
 801b85a:	8aba      	ldrh	r2, [r7, #20]
 801b85c:	893b      	ldrh	r3, [r7, #8]
 801b85e:	429a      	cmp	r2, r3
 801b860:	d3f0      	bcc.n	801b844 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 801b862:	f7ff fdd9 	bl	801b418 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 801b866:	7afb      	ldrb	r3, [r7, #11]
 801b868:	2b84      	cmp	r3, #132	; 0x84
 801b86a:	d002      	beq.n	801b872 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 801b86c:	68f8      	ldr	r0, [r7, #12]
 801b86e:	f000 fa87 	bl	801bd80 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 801b872:	68fb      	ldr	r3, [r7, #12]
 801b874:	689b      	ldr	r3, [r3, #8]
 801b876:	2b00      	cmp	r3, #0
 801b878:	d002      	beq.n	801b880 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 801b87a:	2301      	movs	r3, #1
 801b87c:	75fb      	strb	r3, [r7, #23]
 801b87e:	e001      	b.n	801b884 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 801b880:	2300      	movs	r3, #0
 801b882:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 801b884:	68fb      	ldr	r3, [r7, #12]
 801b886:	2201      	movs	r2, #1
 801b888:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 801b88a:	68fb      	ldr	r3, [r7, #12]
 801b88c:	2200      	movs	r2, #0
 801b88e:	715a      	strb	r2, [r3, #5]

    return status;
 801b890:	7dfb      	ldrb	r3, [r7, #23]
 801b892:	e000      	b.n	801b896 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 801b894:	2302      	movs	r3, #2
  }
}
 801b896:	4618      	mov	r0, r3
 801b898:	3718      	adds	r7, #24
 801b89a:	46bd      	mov	sp, r7
 801b89c:	bd80      	pop	{r7, pc}

0801b89e <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 801b89e:	b580      	push	{r7, lr}
 801b8a0:	b088      	sub	sp, #32
 801b8a2:	af00      	add	r7, sp, #0
 801b8a4:	60f8      	str	r0, [r7, #12]
 801b8a6:	607a      	str	r2, [r7, #4]
 801b8a8:	461a      	mov	r2, r3
 801b8aa:	460b      	mov	r3, r1
 801b8ac:	72fb      	strb	r3, [r7, #11]
 801b8ae:	4613      	mov	r3, r2
 801b8b0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 801b8b2:	687b      	ldr	r3, [r7, #4]
 801b8b4:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 801b8b6:	68fb      	ldr	r3, [r7, #12]
 801b8b8:	799b      	ldrb	r3, [r3, #6]
 801b8ba:	b2db      	uxtb	r3, r3
 801b8bc:	2b01      	cmp	r3, #1
 801b8be:	d13d      	bne.n	801b93c <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 801b8c0:	68fb      	ldr	r3, [r7, #12]
 801b8c2:	795b      	ldrb	r3, [r3, #5]
 801b8c4:	2b01      	cmp	r3, #1
 801b8c6:	d101      	bne.n	801b8cc <HAL_SUBGHZ_ExecGetCmd+0x2e>
 801b8c8:	2302      	movs	r3, #2
 801b8ca:	e038      	b.n	801b93e <HAL_SUBGHZ_ExecGetCmd+0xa0>
 801b8cc:	68fb      	ldr	r3, [r7, #12]
 801b8ce:	2201      	movs	r2, #1
 801b8d0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 801b8d2:	68f8      	ldr	r0, [r7, #12]
 801b8d4:	f000 fa3c 	bl	801bd50 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 801b8d8:	f7ff fdae 	bl	801b438 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 801b8dc:	7afb      	ldrb	r3, [r7, #11]
 801b8de:	4619      	mov	r1, r3
 801b8e0:	68f8      	ldr	r0, [r7, #12]
 801b8e2:	f000 f987 	bl	801bbf4 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 801b8e6:	2100      	movs	r1, #0
 801b8e8:	68f8      	ldr	r0, [r7, #12]
 801b8ea:	f000 f983 	bl	801bbf4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 801b8ee:	2300      	movs	r3, #0
 801b8f0:	82fb      	strh	r3, [r7, #22]
 801b8f2:	e009      	b.n	801b908 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 801b8f4:	69b9      	ldr	r1, [r7, #24]
 801b8f6:	68f8      	ldr	r0, [r7, #12]
 801b8f8:	f000 f9d2 	bl	801bca0 <SUBGHZSPI_Receive>
      pData++;
 801b8fc:	69bb      	ldr	r3, [r7, #24]
 801b8fe:	3301      	adds	r3, #1
 801b900:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 801b902:	8afb      	ldrh	r3, [r7, #22]
 801b904:	3301      	adds	r3, #1
 801b906:	82fb      	strh	r3, [r7, #22]
 801b908:	8afa      	ldrh	r2, [r7, #22]
 801b90a:	893b      	ldrh	r3, [r7, #8]
 801b90c:	429a      	cmp	r2, r3
 801b90e:	d3f1      	bcc.n	801b8f4 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 801b910:	f7ff fd82 	bl	801b418 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 801b914:	68f8      	ldr	r0, [r7, #12]
 801b916:	f000 fa33 	bl	801bd80 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 801b91a:	68fb      	ldr	r3, [r7, #12]
 801b91c:	689b      	ldr	r3, [r3, #8]
 801b91e:	2b00      	cmp	r3, #0
 801b920:	d002      	beq.n	801b928 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 801b922:	2301      	movs	r3, #1
 801b924:	77fb      	strb	r3, [r7, #31]
 801b926:	e001      	b.n	801b92c <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 801b928:	2300      	movs	r3, #0
 801b92a:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 801b92c:	68fb      	ldr	r3, [r7, #12]
 801b92e:	2201      	movs	r2, #1
 801b930:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 801b932:	68fb      	ldr	r3, [r7, #12]
 801b934:	2200      	movs	r2, #0
 801b936:	715a      	strb	r2, [r3, #5]

    return status;
 801b938:	7ffb      	ldrb	r3, [r7, #31]
 801b93a:	e000      	b.n	801b93e <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 801b93c:	2302      	movs	r3, #2
  }
}
 801b93e:	4618      	mov	r0, r3
 801b940:	3720      	adds	r7, #32
 801b942:	46bd      	mov	sp, r7
 801b944:	bd80      	pop	{r7, pc}

0801b946 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 801b946:	b580      	push	{r7, lr}
 801b948:	b086      	sub	sp, #24
 801b94a:	af00      	add	r7, sp, #0
 801b94c:	60f8      	str	r0, [r7, #12]
 801b94e:	607a      	str	r2, [r7, #4]
 801b950:	461a      	mov	r2, r3
 801b952:	460b      	mov	r3, r1
 801b954:	72fb      	strb	r3, [r7, #11]
 801b956:	4613      	mov	r3, r2
 801b958:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 801b95a:	68fb      	ldr	r3, [r7, #12]
 801b95c:	799b      	ldrb	r3, [r3, #6]
 801b95e:	b2db      	uxtb	r3, r3
 801b960:	2b01      	cmp	r3, #1
 801b962:	d13e      	bne.n	801b9e2 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 801b964:	68fb      	ldr	r3, [r7, #12]
 801b966:	795b      	ldrb	r3, [r3, #5]
 801b968:	2b01      	cmp	r3, #1
 801b96a:	d101      	bne.n	801b970 <HAL_SUBGHZ_WriteBuffer+0x2a>
 801b96c:	2302      	movs	r3, #2
 801b96e:	e039      	b.n	801b9e4 <HAL_SUBGHZ_WriteBuffer+0x9e>
 801b970:	68fb      	ldr	r3, [r7, #12]
 801b972:	2201      	movs	r2, #1
 801b974:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 801b976:	68f8      	ldr	r0, [r7, #12]
 801b978:	f000 f9ea 	bl	801bd50 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 801b97c:	f7ff fd5c 	bl	801b438 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 801b980:	210e      	movs	r1, #14
 801b982:	68f8      	ldr	r0, [r7, #12]
 801b984:	f000 f936 	bl	801bbf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 801b988:	7afb      	ldrb	r3, [r7, #11]
 801b98a:	4619      	mov	r1, r3
 801b98c:	68f8      	ldr	r0, [r7, #12]
 801b98e:	f000 f931 	bl	801bbf4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 801b992:	2300      	movs	r3, #0
 801b994:	82bb      	strh	r3, [r7, #20]
 801b996:	e00a      	b.n	801b9ae <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 801b998:	8abb      	ldrh	r3, [r7, #20]
 801b99a:	687a      	ldr	r2, [r7, #4]
 801b99c:	4413      	add	r3, r2
 801b99e:	781b      	ldrb	r3, [r3, #0]
 801b9a0:	4619      	mov	r1, r3
 801b9a2:	68f8      	ldr	r0, [r7, #12]
 801b9a4:	f000 f926 	bl	801bbf4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 801b9a8:	8abb      	ldrh	r3, [r7, #20]
 801b9aa:	3301      	adds	r3, #1
 801b9ac:	82bb      	strh	r3, [r7, #20]
 801b9ae:	8aba      	ldrh	r2, [r7, #20]
 801b9b0:	893b      	ldrh	r3, [r7, #8]
 801b9b2:	429a      	cmp	r2, r3
 801b9b4:	d3f0      	bcc.n	801b998 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 801b9b6:	f7ff fd2f 	bl	801b418 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 801b9ba:	68f8      	ldr	r0, [r7, #12]
 801b9bc:	f000 f9e0 	bl	801bd80 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 801b9c0:	68fb      	ldr	r3, [r7, #12]
 801b9c2:	689b      	ldr	r3, [r3, #8]
 801b9c4:	2b00      	cmp	r3, #0
 801b9c6:	d002      	beq.n	801b9ce <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 801b9c8:	2301      	movs	r3, #1
 801b9ca:	75fb      	strb	r3, [r7, #23]
 801b9cc:	e001      	b.n	801b9d2 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 801b9ce:	2300      	movs	r3, #0
 801b9d0:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 801b9d2:	68fb      	ldr	r3, [r7, #12]
 801b9d4:	2201      	movs	r2, #1
 801b9d6:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 801b9d8:	68fb      	ldr	r3, [r7, #12]
 801b9da:	2200      	movs	r2, #0
 801b9dc:	715a      	strb	r2, [r3, #5]

    return status;
 801b9de:	7dfb      	ldrb	r3, [r7, #23]
 801b9e0:	e000      	b.n	801b9e4 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 801b9e2:	2302      	movs	r3, #2
  }
}
 801b9e4:	4618      	mov	r0, r3
 801b9e6:	3718      	adds	r7, #24
 801b9e8:	46bd      	mov	sp, r7
 801b9ea:	bd80      	pop	{r7, pc}

0801b9ec <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 801b9ec:	b580      	push	{r7, lr}
 801b9ee:	b088      	sub	sp, #32
 801b9f0:	af00      	add	r7, sp, #0
 801b9f2:	60f8      	str	r0, [r7, #12]
 801b9f4:	607a      	str	r2, [r7, #4]
 801b9f6:	461a      	mov	r2, r3
 801b9f8:	460b      	mov	r3, r1
 801b9fa:	72fb      	strb	r3, [r7, #11]
 801b9fc:	4613      	mov	r3, r2
 801b9fe:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 801ba00:	687b      	ldr	r3, [r7, #4]
 801ba02:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 801ba04:	68fb      	ldr	r3, [r7, #12]
 801ba06:	799b      	ldrb	r3, [r3, #6]
 801ba08:	b2db      	uxtb	r3, r3
 801ba0a:	2b01      	cmp	r3, #1
 801ba0c:	d141      	bne.n	801ba92 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 801ba0e:	68fb      	ldr	r3, [r7, #12]
 801ba10:	795b      	ldrb	r3, [r3, #5]
 801ba12:	2b01      	cmp	r3, #1
 801ba14:	d101      	bne.n	801ba1a <HAL_SUBGHZ_ReadBuffer+0x2e>
 801ba16:	2302      	movs	r3, #2
 801ba18:	e03c      	b.n	801ba94 <HAL_SUBGHZ_ReadBuffer+0xa8>
 801ba1a:	68fb      	ldr	r3, [r7, #12]
 801ba1c:	2201      	movs	r2, #1
 801ba1e:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 801ba20:	68f8      	ldr	r0, [r7, #12]
 801ba22:	f000 f995 	bl	801bd50 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 801ba26:	f7ff fd07 	bl	801b438 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 801ba2a:	211e      	movs	r1, #30
 801ba2c:	68f8      	ldr	r0, [r7, #12]
 801ba2e:	f000 f8e1 	bl	801bbf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 801ba32:	7afb      	ldrb	r3, [r7, #11]
 801ba34:	4619      	mov	r1, r3
 801ba36:	68f8      	ldr	r0, [r7, #12]
 801ba38:	f000 f8dc 	bl	801bbf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 801ba3c:	2100      	movs	r1, #0
 801ba3e:	68f8      	ldr	r0, [r7, #12]
 801ba40:	f000 f8d8 	bl	801bbf4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 801ba44:	2300      	movs	r3, #0
 801ba46:	82fb      	strh	r3, [r7, #22]
 801ba48:	e009      	b.n	801ba5e <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 801ba4a:	69b9      	ldr	r1, [r7, #24]
 801ba4c:	68f8      	ldr	r0, [r7, #12]
 801ba4e:	f000 f927 	bl	801bca0 <SUBGHZSPI_Receive>
      pData++;
 801ba52:	69bb      	ldr	r3, [r7, #24]
 801ba54:	3301      	adds	r3, #1
 801ba56:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 801ba58:	8afb      	ldrh	r3, [r7, #22]
 801ba5a:	3301      	adds	r3, #1
 801ba5c:	82fb      	strh	r3, [r7, #22]
 801ba5e:	8afa      	ldrh	r2, [r7, #22]
 801ba60:	893b      	ldrh	r3, [r7, #8]
 801ba62:	429a      	cmp	r2, r3
 801ba64:	d3f1      	bcc.n	801ba4a <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 801ba66:	f7ff fcd7 	bl	801b418 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 801ba6a:	68f8      	ldr	r0, [r7, #12]
 801ba6c:	f000 f988 	bl	801bd80 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 801ba70:	68fb      	ldr	r3, [r7, #12]
 801ba72:	689b      	ldr	r3, [r3, #8]
 801ba74:	2b00      	cmp	r3, #0
 801ba76:	d002      	beq.n	801ba7e <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 801ba78:	2301      	movs	r3, #1
 801ba7a:	77fb      	strb	r3, [r7, #31]
 801ba7c:	e001      	b.n	801ba82 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 801ba7e:	2300      	movs	r3, #0
 801ba80:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 801ba82:	68fb      	ldr	r3, [r7, #12]
 801ba84:	2201      	movs	r2, #1
 801ba86:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 801ba88:	68fb      	ldr	r3, [r7, #12]
 801ba8a:	2200      	movs	r2, #0
 801ba8c:	715a      	strb	r2, [r3, #5]

    return status;
 801ba8e:	7ffb      	ldrb	r3, [r7, #31]
 801ba90:	e000      	b.n	801ba94 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 801ba92:	2302      	movs	r3, #2
  }
}
 801ba94:	4618      	mov	r0, r3
 801ba96:	3720      	adds	r7, #32
 801ba98:	46bd      	mov	sp, r7
 801ba9a:	bd80      	pop	{r7, pc}

0801ba9c <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 801ba9c:	b580      	push	{r7, lr}
 801ba9e:	b084      	sub	sp, #16
 801baa0:	af00      	add	r7, sp, #0
 801baa2:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 801baa4:	2300      	movs	r3, #0
 801baa6:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 801baa8:	f107 020c 	add.w	r2, r7, #12
 801baac:	2302      	movs	r3, #2
 801baae:	2112      	movs	r1, #18
 801bab0:	6878      	ldr	r0, [r7, #4]
 801bab2:	f7ff fef4 	bl	801b89e <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 801bab6:	7b3b      	ldrb	r3, [r7, #12]
 801bab8:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 801baba:	89fb      	ldrh	r3, [r7, #14]
 801babc:	021b      	lsls	r3, r3, #8
 801babe:	b21a      	sxth	r2, r3
 801bac0:	7b7b      	ldrb	r3, [r7, #13]
 801bac2:	b21b      	sxth	r3, r3
 801bac4:	4313      	orrs	r3, r2
 801bac6:	b21b      	sxth	r3, r3
 801bac8:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 801baca:	89fb      	ldrh	r3, [r7, #14]
 801bacc:	f003 0301 	and.w	r3, r3, #1
 801bad0:	2b00      	cmp	r3, #0
 801bad2:	d002      	beq.n	801bada <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 801bad4:	6878      	ldr	r0, [r7, #4]
 801bad6:	f005 f82d 	bl	8020b34 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 801bada:	89fb      	ldrh	r3, [r7, #14]
 801badc:	085b      	lsrs	r3, r3, #1
 801bade:	f003 0301 	and.w	r3, r3, #1
 801bae2:	2b00      	cmp	r3, #0
 801bae4:	d002      	beq.n	801baec <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 801bae6:	6878      	ldr	r0, [r7, #4]
 801bae8:	f005 f832 	bl	8020b50 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 801baec:	89fb      	ldrh	r3, [r7, #14]
 801baee:	089b      	lsrs	r3, r3, #2
 801baf0:	f003 0301 	and.w	r3, r3, #1
 801baf4:	2b00      	cmp	r3, #0
 801baf6:	d002      	beq.n	801bafe <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 801baf8:	6878      	ldr	r0, [r7, #4]
 801bafa:	f005 f881 	bl	8020c00 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 801bafe:	89fb      	ldrh	r3, [r7, #14]
 801bb00:	08db      	lsrs	r3, r3, #3
 801bb02:	f003 0301 	and.w	r3, r3, #1
 801bb06:	2b00      	cmp	r3, #0
 801bb08:	d002      	beq.n	801bb10 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 801bb0a:	6878      	ldr	r0, [r7, #4]
 801bb0c:	f005 f886 	bl	8020c1c <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 801bb10:	89fb      	ldrh	r3, [r7, #14]
 801bb12:	091b      	lsrs	r3, r3, #4
 801bb14:	f003 0301 	and.w	r3, r3, #1
 801bb18:	2b00      	cmp	r3, #0
 801bb1a:	d002      	beq.n	801bb22 <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 801bb1c:	6878      	ldr	r0, [r7, #4]
 801bb1e:	f005 f88b 	bl	8020c38 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 801bb22:	89fb      	ldrh	r3, [r7, #14]
 801bb24:	095b      	lsrs	r3, r3, #5
 801bb26:	f003 0301 	and.w	r3, r3, #1
 801bb2a:	2b00      	cmp	r3, #0
 801bb2c:	d002      	beq.n	801bb34 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 801bb2e:	6878      	ldr	r0, [r7, #4]
 801bb30:	f005 f858 	bl	8020be4 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 801bb34:	89fb      	ldrh	r3, [r7, #14]
 801bb36:	099b      	lsrs	r3, r3, #6
 801bb38:	f003 0301 	and.w	r3, r3, #1
 801bb3c:	2b00      	cmp	r3, #0
 801bb3e:	d002      	beq.n	801bb46 <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 801bb40:	6878      	ldr	r0, [r7, #4]
 801bb42:	f005 f813 	bl	8020b6c <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 801bb46:	89fb      	ldrh	r3, [r7, #14]
 801bb48:	09db      	lsrs	r3, r3, #7
 801bb4a:	f003 0301 	and.w	r3, r3, #1
 801bb4e:	2b00      	cmp	r3, #0
 801bb50:	d00e      	beq.n	801bb70 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 801bb52:	89fb      	ldrh	r3, [r7, #14]
 801bb54:	0a1b      	lsrs	r3, r3, #8
 801bb56:	f003 0301 	and.w	r3, r3, #1
 801bb5a:	2b00      	cmp	r3, #0
 801bb5c:	d004      	beq.n	801bb68 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 801bb5e:	2101      	movs	r1, #1
 801bb60:	6878      	ldr	r0, [r7, #4]
 801bb62:	f005 f811 	bl	8020b88 <HAL_SUBGHZ_CADStatusCallback>
 801bb66:	e003      	b.n	801bb70 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 801bb68:	2100      	movs	r1, #0
 801bb6a:	6878      	ldr	r0, [r7, #4]
 801bb6c:	f005 f80c 	bl	8020b88 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 801bb70:	89fb      	ldrh	r3, [r7, #14]
 801bb72:	0a5b      	lsrs	r3, r3, #9
 801bb74:	f003 0301 	and.w	r3, r3, #1
 801bb78:	2b00      	cmp	r3, #0
 801bb7a:	d002      	beq.n	801bb82 <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 801bb7c:	6878      	ldr	r0, [r7, #4]
 801bb7e:	f005 f821 	bl	8020bc4 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 801bb82:	f107 020c 	add.w	r2, r7, #12
 801bb86:	2302      	movs	r3, #2
 801bb88:	2102      	movs	r1, #2
 801bb8a:	6878      	ldr	r0, [r7, #4]
 801bb8c:	f7ff fe28 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 801bb90:	bf00      	nop
 801bb92:	3710      	adds	r7, #16
 801bb94:	46bd      	mov	sp, r7
 801bb96:	bd80      	pop	{r7, pc}

0801bb98 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 801bb98:	b480      	push	{r7}
 801bb9a:	b083      	sub	sp, #12
 801bb9c:	af00      	add	r7, sp, #0
 801bb9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 801bba0:	4b0c      	ldr	r3, [pc, #48]	; (801bbd4 <SUBGHZSPI_Init+0x3c>)
 801bba2:	681b      	ldr	r3, [r3, #0]
 801bba4:	4a0b      	ldr	r2, [pc, #44]	; (801bbd4 <SUBGHZSPI_Init+0x3c>)
 801bba6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801bbaa:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 801bbac:	4a09      	ldr	r2, [pc, #36]	; (801bbd4 <SUBGHZSPI_Init+0x3c>)
 801bbae:	687b      	ldr	r3, [r7, #4]
 801bbb0:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 801bbb4:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 801bbb6:	4b07      	ldr	r3, [pc, #28]	; (801bbd4 <SUBGHZSPI_Init+0x3c>)
 801bbb8:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 801bbbc:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 801bbbe:	4b05      	ldr	r3, [pc, #20]	; (801bbd4 <SUBGHZSPI_Init+0x3c>)
 801bbc0:	681b      	ldr	r3, [r3, #0]
 801bbc2:	4a04      	ldr	r2, [pc, #16]	; (801bbd4 <SUBGHZSPI_Init+0x3c>)
 801bbc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801bbc8:	6013      	str	r3, [r2, #0]
}
 801bbca:	bf00      	nop
 801bbcc:	370c      	adds	r7, #12
 801bbce:	46bd      	mov	sp, r7
 801bbd0:	bc80      	pop	{r7}
 801bbd2:	4770      	bx	lr
 801bbd4:	58010000 	.word	0x58010000

0801bbd8 <SUBGHZSPI_DeInit>:
/**
  * @brief  DeInitializes the SUBGHZSPI peripheral
  * @retval None
  */
void  SUBGHZSPI_DeInit(void)
{
 801bbd8:	b480      	push	{r7}
 801bbda:	af00      	add	r7, sp, #0
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 801bbdc:	4b04      	ldr	r3, [pc, #16]	; (801bbf0 <SUBGHZSPI_DeInit+0x18>)
 801bbde:	681b      	ldr	r3, [r3, #0]
 801bbe0:	4a03      	ldr	r2, [pc, #12]	; (801bbf0 <SUBGHZSPI_DeInit+0x18>)
 801bbe2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801bbe6:	6013      	str	r3, [r2, #0]
}
 801bbe8:	bf00      	nop
 801bbea:	46bd      	mov	sp, r7
 801bbec:	bc80      	pop	{r7}
 801bbee:	4770      	bx	lr
 801bbf0:	58010000 	.word	0x58010000

0801bbf4 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 801bbf4:	b480      	push	{r7}
 801bbf6:	b087      	sub	sp, #28
 801bbf8:	af00      	add	r7, sp, #0
 801bbfa:	6078      	str	r0, [r7, #4]
 801bbfc:	460b      	mov	r3, r1
 801bbfe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 801bc00:	2300      	movs	r3, #0
 801bc02:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 801bc04:	4b23      	ldr	r3, [pc, #140]	; (801bc94 <SUBGHZSPI_Transmit+0xa0>)
 801bc06:	681a      	ldr	r2, [r3, #0]
 801bc08:	4613      	mov	r3, r2
 801bc0a:	00db      	lsls	r3, r3, #3
 801bc0c:	1a9b      	subs	r3, r3, r2
 801bc0e:	009b      	lsls	r3, r3, #2
 801bc10:	0cdb      	lsrs	r3, r3, #19
 801bc12:	2264      	movs	r2, #100	; 0x64
 801bc14:	fb02 f303 	mul.w	r3, r2, r3
 801bc18:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 801bc1a:	68fb      	ldr	r3, [r7, #12]
 801bc1c:	2b00      	cmp	r3, #0
 801bc1e:	d105      	bne.n	801bc2c <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 801bc20:	2301      	movs	r3, #1
 801bc22:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 801bc24:	687b      	ldr	r3, [r7, #4]
 801bc26:	2201      	movs	r2, #1
 801bc28:	609a      	str	r2, [r3, #8]
      break;
 801bc2a:	e008      	b.n	801bc3e <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 801bc2c:	68fb      	ldr	r3, [r7, #12]
 801bc2e:	3b01      	subs	r3, #1
 801bc30:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 801bc32:	4b19      	ldr	r3, [pc, #100]	; (801bc98 <SUBGHZSPI_Transmit+0xa4>)
 801bc34:	689b      	ldr	r3, [r3, #8]
 801bc36:	f003 0302 	and.w	r3, r3, #2
 801bc3a:	2b02      	cmp	r3, #2
 801bc3c:	d1ed      	bne.n	801bc1a <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 801bc3e:	4b17      	ldr	r3, [pc, #92]	; (801bc9c <SUBGHZSPI_Transmit+0xa8>)
 801bc40:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 801bc42:	693b      	ldr	r3, [r7, #16]
 801bc44:	78fa      	ldrb	r2, [r7, #3]
 801bc46:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 801bc48:	4b12      	ldr	r3, [pc, #72]	; (801bc94 <SUBGHZSPI_Transmit+0xa0>)
 801bc4a:	681a      	ldr	r2, [r3, #0]
 801bc4c:	4613      	mov	r3, r2
 801bc4e:	00db      	lsls	r3, r3, #3
 801bc50:	1a9b      	subs	r3, r3, r2
 801bc52:	009b      	lsls	r3, r3, #2
 801bc54:	0cdb      	lsrs	r3, r3, #19
 801bc56:	2264      	movs	r2, #100	; 0x64
 801bc58:	fb02 f303 	mul.w	r3, r2, r3
 801bc5c:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 801bc5e:	68fb      	ldr	r3, [r7, #12]
 801bc60:	2b00      	cmp	r3, #0
 801bc62:	d105      	bne.n	801bc70 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 801bc64:	2301      	movs	r3, #1
 801bc66:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 801bc68:	687b      	ldr	r3, [r7, #4]
 801bc6a:	2201      	movs	r2, #1
 801bc6c:	609a      	str	r2, [r3, #8]
      break;
 801bc6e:	e008      	b.n	801bc82 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 801bc70:	68fb      	ldr	r3, [r7, #12]
 801bc72:	3b01      	subs	r3, #1
 801bc74:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 801bc76:	4b08      	ldr	r3, [pc, #32]	; (801bc98 <SUBGHZSPI_Transmit+0xa4>)
 801bc78:	689b      	ldr	r3, [r3, #8]
 801bc7a:	f003 0301 	and.w	r3, r3, #1
 801bc7e:	2b01      	cmp	r3, #1
 801bc80:	d1ed      	bne.n	801bc5e <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 801bc82:	4b05      	ldr	r3, [pc, #20]	; (801bc98 <SUBGHZSPI_Transmit+0xa4>)
 801bc84:	68db      	ldr	r3, [r3, #12]

  return status;
 801bc86:	7dfb      	ldrb	r3, [r7, #23]
}
 801bc88:	4618      	mov	r0, r3
 801bc8a:	371c      	adds	r7, #28
 801bc8c:	46bd      	mov	sp, r7
 801bc8e:	bc80      	pop	{r7}
 801bc90:	4770      	bx	lr
 801bc92:	bf00      	nop
 801bc94:	2000005c 	.word	0x2000005c
 801bc98:	58010000 	.word	0x58010000
 801bc9c:	5801000c 	.word	0x5801000c

0801bca0 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 801bca0:	b480      	push	{r7}
 801bca2:	b087      	sub	sp, #28
 801bca4:	af00      	add	r7, sp, #0
 801bca6:	6078      	str	r0, [r7, #4]
 801bca8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801bcaa:	2300      	movs	r3, #0
 801bcac:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 801bcae:	4b25      	ldr	r3, [pc, #148]	; (801bd44 <SUBGHZSPI_Receive+0xa4>)
 801bcb0:	681a      	ldr	r2, [r3, #0]
 801bcb2:	4613      	mov	r3, r2
 801bcb4:	00db      	lsls	r3, r3, #3
 801bcb6:	1a9b      	subs	r3, r3, r2
 801bcb8:	009b      	lsls	r3, r3, #2
 801bcba:	0cdb      	lsrs	r3, r3, #19
 801bcbc:	2264      	movs	r2, #100	; 0x64
 801bcbe:	fb02 f303 	mul.w	r3, r2, r3
 801bcc2:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 801bcc4:	68fb      	ldr	r3, [r7, #12]
 801bcc6:	2b00      	cmp	r3, #0
 801bcc8:	d105      	bne.n	801bcd6 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 801bcca:	2301      	movs	r3, #1
 801bccc:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 801bcce:	687b      	ldr	r3, [r7, #4]
 801bcd0:	2201      	movs	r2, #1
 801bcd2:	609a      	str	r2, [r3, #8]
      break;
 801bcd4:	e008      	b.n	801bce8 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 801bcd6:	68fb      	ldr	r3, [r7, #12]
 801bcd8:	3b01      	subs	r3, #1
 801bcda:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 801bcdc:	4b1a      	ldr	r3, [pc, #104]	; (801bd48 <SUBGHZSPI_Receive+0xa8>)
 801bcde:	689b      	ldr	r3, [r3, #8]
 801bce0:	f003 0302 	and.w	r3, r3, #2
 801bce4:	2b02      	cmp	r3, #2
 801bce6:	d1ed      	bne.n	801bcc4 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 801bce8:	4b18      	ldr	r3, [pc, #96]	; (801bd4c <SUBGHZSPI_Receive+0xac>)
 801bcea:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 801bcec:	693b      	ldr	r3, [r7, #16]
 801bcee:	22ff      	movs	r2, #255	; 0xff
 801bcf0:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 801bcf2:	4b14      	ldr	r3, [pc, #80]	; (801bd44 <SUBGHZSPI_Receive+0xa4>)
 801bcf4:	681a      	ldr	r2, [r3, #0]
 801bcf6:	4613      	mov	r3, r2
 801bcf8:	00db      	lsls	r3, r3, #3
 801bcfa:	1a9b      	subs	r3, r3, r2
 801bcfc:	009b      	lsls	r3, r3, #2
 801bcfe:	0cdb      	lsrs	r3, r3, #19
 801bd00:	2264      	movs	r2, #100	; 0x64
 801bd02:	fb02 f303 	mul.w	r3, r2, r3
 801bd06:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 801bd08:	68fb      	ldr	r3, [r7, #12]
 801bd0a:	2b00      	cmp	r3, #0
 801bd0c:	d105      	bne.n	801bd1a <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 801bd0e:	2301      	movs	r3, #1
 801bd10:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 801bd12:	687b      	ldr	r3, [r7, #4]
 801bd14:	2201      	movs	r2, #1
 801bd16:	609a      	str	r2, [r3, #8]
      break;
 801bd18:	e008      	b.n	801bd2c <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 801bd1a:	68fb      	ldr	r3, [r7, #12]
 801bd1c:	3b01      	subs	r3, #1
 801bd1e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 801bd20:	4b09      	ldr	r3, [pc, #36]	; (801bd48 <SUBGHZSPI_Receive+0xa8>)
 801bd22:	689b      	ldr	r3, [r3, #8]
 801bd24:	f003 0301 	and.w	r3, r3, #1
 801bd28:	2b01      	cmp	r3, #1
 801bd2a:	d1ed      	bne.n	801bd08 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 801bd2c:	4b06      	ldr	r3, [pc, #24]	; (801bd48 <SUBGHZSPI_Receive+0xa8>)
 801bd2e:	68db      	ldr	r3, [r3, #12]
 801bd30:	b2da      	uxtb	r2, r3
 801bd32:	683b      	ldr	r3, [r7, #0]
 801bd34:	701a      	strb	r2, [r3, #0]

  return status;
 801bd36:	7dfb      	ldrb	r3, [r7, #23]
}
 801bd38:	4618      	mov	r0, r3
 801bd3a:	371c      	adds	r7, #28
 801bd3c:	46bd      	mov	sp, r7
 801bd3e:	bc80      	pop	{r7}
 801bd40:	4770      	bx	lr
 801bd42:	bf00      	nop
 801bd44:	2000005c 	.word	0x2000005c
 801bd48:	58010000 	.word	0x58010000
 801bd4c:	5801000c 	.word	0x5801000c

0801bd50 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd50:	b580      	push	{r7, lr}
 801bd52:	b082      	sub	sp, #8
 801bd54:	af00      	add	r7, sp, #0
 801bd56:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 801bd58:	687b      	ldr	r3, [r7, #4]
 801bd5a:	791b      	ldrb	r3, [r3, #4]
 801bd5c:	2b01      	cmp	r3, #1
 801bd5e:	d106      	bne.n	801bd6e <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 801bd60:	f7ff fb6a 	bl	801b438 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 801bd64:	2001      	movs	r0, #1
 801bd66:	f7f6 ff08 	bl	8012b7a <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 801bd6a:	f7ff fb55 	bl	801b418 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 801bd6e:	6878      	ldr	r0, [r7, #4]
 801bd70:	f000 f806 	bl	801bd80 <SUBGHZ_WaitOnBusy>
 801bd74:	4603      	mov	r3, r0
}
 801bd76:	4618      	mov	r0, r3
 801bd78:	3708      	adds	r7, #8
 801bd7a:	46bd      	mov	sp, r7
 801bd7c:	bd80      	pop	{r7, pc}
	...

0801bd80 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 801bd80:	b580      	push	{r7, lr}
 801bd82:	b086      	sub	sp, #24
 801bd84:	af00      	add	r7, sp, #0
 801bd86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 801bd88:	2300      	movs	r3, #0
 801bd8a:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 801bd8c:	4b12      	ldr	r3, [pc, #72]	; (801bdd8 <SUBGHZ_WaitOnBusy+0x58>)
 801bd8e:	681a      	ldr	r2, [r3, #0]
 801bd90:	4613      	mov	r3, r2
 801bd92:	005b      	lsls	r3, r3, #1
 801bd94:	4413      	add	r3, r2
 801bd96:	00db      	lsls	r3, r3, #3
 801bd98:	0d1b      	lsrs	r3, r3, #20
 801bd9a:	2264      	movs	r2, #100	; 0x64
 801bd9c:	fb02 f303 	mul.w	r3, r2, r3
 801bda0:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 801bda2:	f7ff fb77 	bl	801b494 <LL_PWR_IsActiveFlag_RFBUSYMS>
 801bda6:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 801bda8:	68fb      	ldr	r3, [r7, #12]
 801bdaa:	2b00      	cmp	r3, #0
 801bdac:	d105      	bne.n	801bdba <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 801bdae:	2301      	movs	r3, #1
 801bdb0:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 801bdb2:	687b      	ldr	r3, [r7, #4]
 801bdb4:	2202      	movs	r2, #2
 801bdb6:	609a      	str	r2, [r3, #8]
      break;
 801bdb8:	e009      	b.n	801bdce <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 801bdba:	68fb      	ldr	r3, [r7, #12]
 801bdbc:	3b01      	subs	r3, #1
 801bdbe:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 801bdc0:	f7ff fb56 	bl	801b470 <LL_PWR_IsActiveFlag_RFBUSYS>
 801bdc4:	4602      	mov	r2, r0
 801bdc6:	693b      	ldr	r3, [r7, #16]
 801bdc8:	4013      	ands	r3, r2
 801bdca:	2b01      	cmp	r3, #1
 801bdcc:	d0e9      	beq.n	801bda2 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 801bdce:	7dfb      	ldrb	r3, [r7, #23]
}
 801bdd0:	4618      	mov	r0, r3
 801bdd2:	3718      	adds	r7, #24
 801bdd4:	46bd      	mov	sp, r7
 801bdd6:	bd80      	pop	{r7, pc}
 801bdd8:	2000005c 	.word	0x2000005c

0801bddc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 801bddc:	b580      	push	{r7, lr}
 801bdde:	b082      	sub	sp, #8
 801bde0:	af00      	add	r7, sp, #0
 801bde2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801bde4:	687b      	ldr	r3, [r7, #4]
 801bde6:	2b00      	cmp	r3, #0
 801bde8:	d101      	bne.n	801bdee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 801bdea:	2301      	movs	r3, #1
 801bdec:	e049      	b.n	801be82 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801bdee:	687b      	ldr	r3, [r7, #4]
 801bdf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 801bdf4:	b2db      	uxtb	r3, r3
 801bdf6:	2b00      	cmp	r3, #0
 801bdf8:	d106      	bne.n	801be08 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801bdfa:	687b      	ldr	r3, [r7, #4]
 801bdfc:	2200      	movs	r2, #0
 801bdfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 801be02:	6878      	ldr	r0, [r7, #4]
 801be04:	f7f5 fe5c 	bl	8011ac0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801be08:	687b      	ldr	r3, [r7, #4]
 801be0a:	2202      	movs	r2, #2
 801be0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801be10:	687b      	ldr	r3, [r7, #4]
 801be12:	681a      	ldr	r2, [r3, #0]
 801be14:	687b      	ldr	r3, [r7, #4]
 801be16:	3304      	adds	r3, #4
 801be18:	4619      	mov	r1, r3
 801be1a:	4610      	mov	r0, r2
 801be1c:	f000 f836 	bl	801be8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801be20:	687b      	ldr	r3, [r7, #4]
 801be22:	2201      	movs	r2, #1
 801be24:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801be28:	687b      	ldr	r3, [r7, #4]
 801be2a:	2201      	movs	r2, #1
 801be2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801be30:	687b      	ldr	r3, [r7, #4]
 801be32:	2201      	movs	r2, #1
 801be34:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 801be38:	687b      	ldr	r3, [r7, #4]
 801be3a:	2201      	movs	r2, #1
 801be3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 801be40:	687b      	ldr	r3, [r7, #4]
 801be42:	2201      	movs	r2, #1
 801be44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 801be48:	687b      	ldr	r3, [r7, #4]
 801be4a:	2201      	movs	r2, #1
 801be4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 801be50:	687b      	ldr	r3, [r7, #4]
 801be52:	2201      	movs	r2, #1
 801be54:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 801be58:	687b      	ldr	r3, [r7, #4]
 801be5a:	2201      	movs	r2, #1
 801be5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801be60:	687b      	ldr	r3, [r7, #4]
 801be62:	2201      	movs	r2, #1
 801be64:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801be68:	687b      	ldr	r3, [r7, #4]
 801be6a:	2201      	movs	r2, #1
 801be6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 801be70:	687b      	ldr	r3, [r7, #4]
 801be72:	2201      	movs	r2, #1
 801be74:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801be78:	687b      	ldr	r3, [r7, #4]
 801be7a:	2201      	movs	r2, #1
 801be7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 801be80:	2300      	movs	r3, #0
}
 801be82:	4618      	mov	r0, r3
 801be84:	3708      	adds	r7, #8
 801be86:	46bd      	mov	sp, r7
 801be88:	bd80      	pop	{r7, pc}
	...

0801be8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 801be8c:	b480      	push	{r7}
 801be8e:	b085      	sub	sp, #20
 801be90:	af00      	add	r7, sp, #0
 801be92:	6078      	str	r0, [r7, #4]
 801be94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 801be96:	687b      	ldr	r3, [r7, #4]
 801be98:	681b      	ldr	r3, [r3, #0]
 801be9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801be9c:	687b      	ldr	r3, [r7, #4]
 801be9e:	4a29      	ldr	r2, [pc, #164]	; (801bf44 <TIM_Base_SetConfig+0xb8>)
 801bea0:	4293      	cmp	r3, r2
 801bea2:	d003      	beq.n	801beac <TIM_Base_SetConfig+0x20>
 801bea4:	687b      	ldr	r3, [r7, #4]
 801bea6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801beaa:	d108      	bne.n	801bebe <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 801beac:	68fb      	ldr	r3, [r7, #12]
 801beae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801beb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 801beb4:	683b      	ldr	r3, [r7, #0]
 801beb6:	685b      	ldr	r3, [r3, #4]
 801beb8:	68fa      	ldr	r2, [r7, #12]
 801beba:	4313      	orrs	r3, r2
 801bebc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801bebe:	687b      	ldr	r3, [r7, #4]
 801bec0:	4a20      	ldr	r2, [pc, #128]	; (801bf44 <TIM_Base_SetConfig+0xb8>)
 801bec2:	4293      	cmp	r3, r2
 801bec4:	d00b      	beq.n	801bede <TIM_Base_SetConfig+0x52>
 801bec6:	687b      	ldr	r3, [r7, #4]
 801bec8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801becc:	d007      	beq.n	801bede <TIM_Base_SetConfig+0x52>
 801bece:	687b      	ldr	r3, [r7, #4]
 801bed0:	4a1d      	ldr	r2, [pc, #116]	; (801bf48 <TIM_Base_SetConfig+0xbc>)
 801bed2:	4293      	cmp	r3, r2
 801bed4:	d003      	beq.n	801bede <TIM_Base_SetConfig+0x52>
 801bed6:	687b      	ldr	r3, [r7, #4]
 801bed8:	4a1c      	ldr	r2, [pc, #112]	; (801bf4c <TIM_Base_SetConfig+0xc0>)
 801beda:	4293      	cmp	r3, r2
 801bedc:	d108      	bne.n	801bef0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801bede:	68fb      	ldr	r3, [r7, #12]
 801bee0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801bee4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801bee6:	683b      	ldr	r3, [r7, #0]
 801bee8:	68db      	ldr	r3, [r3, #12]
 801beea:	68fa      	ldr	r2, [r7, #12]
 801beec:	4313      	orrs	r3, r2
 801beee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801bef0:	68fb      	ldr	r3, [r7, #12]
 801bef2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 801bef6:	683b      	ldr	r3, [r7, #0]
 801bef8:	695b      	ldr	r3, [r3, #20]
 801befa:	4313      	orrs	r3, r2
 801befc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801befe:	687b      	ldr	r3, [r7, #4]
 801bf00:	68fa      	ldr	r2, [r7, #12]
 801bf02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801bf04:	683b      	ldr	r3, [r7, #0]
 801bf06:	689a      	ldr	r2, [r3, #8]
 801bf08:	687b      	ldr	r3, [r7, #4]
 801bf0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801bf0c:	683b      	ldr	r3, [r7, #0]
 801bf0e:	681a      	ldr	r2, [r3, #0]
 801bf10:	687b      	ldr	r3, [r7, #4]
 801bf12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801bf14:	687b      	ldr	r3, [r7, #4]
 801bf16:	4a0b      	ldr	r2, [pc, #44]	; (801bf44 <TIM_Base_SetConfig+0xb8>)
 801bf18:	4293      	cmp	r3, r2
 801bf1a:	d007      	beq.n	801bf2c <TIM_Base_SetConfig+0xa0>
 801bf1c:	687b      	ldr	r3, [r7, #4]
 801bf1e:	4a0a      	ldr	r2, [pc, #40]	; (801bf48 <TIM_Base_SetConfig+0xbc>)
 801bf20:	4293      	cmp	r3, r2
 801bf22:	d003      	beq.n	801bf2c <TIM_Base_SetConfig+0xa0>
 801bf24:	687b      	ldr	r3, [r7, #4]
 801bf26:	4a09      	ldr	r2, [pc, #36]	; (801bf4c <TIM_Base_SetConfig+0xc0>)
 801bf28:	4293      	cmp	r3, r2
 801bf2a:	d103      	bne.n	801bf34 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801bf2c:	683b      	ldr	r3, [r7, #0]
 801bf2e:	691a      	ldr	r2, [r3, #16]
 801bf30:	687b      	ldr	r3, [r7, #4]
 801bf32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 801bf34:	687b      	ldr	r3, [r7, #4]
 801bf36:	2201      	movs	r2, #1
 801bf38:	615a      	str	r2, [r3, #20]
}
 801bf3a:	bf00      	nop
 801bf3c:	3714      	adds	r7, #20
 801bf3e:	46bd      	mov	sp, r7
 801bf40:	bc80      	pop	{r7}
 801bf42:	4770      	bx	lr
 801bf44:	40012c00 	.word	0x40012c00
 801bf48:	40014400 	.word	0x40014400
 801bf4c:	40014800 	.word	0x40014800

0801bf50 <HAL_TIMEx_RemapConfig>:
  *            @arg TIM_TIM17_TI1_MCO:               TIM17 TI1 is connected to MCO
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{
 801bf50:	b480      	push	{r7}
 801bf52:	b085      	sub	sp, #20
 801bf54:	af00      	add	r7, sp, #0
 801bf56:	6078      	str	r0, [r7, #4]
 801bf58:	6039      	str	r1, [r7, #0]
  uint32_t tmpaf1;

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance, Remap));

  __HAL_LOCK(htim);
 801bf5a:	687b      	ldr	r3, [r7, #4]
 801bf5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 801bf60:	2b01      	cmp	r3, #1
 801bf62:	d101      	bne.n	801bf68 <HAL_TIMEx_RemapConfig+0x18>
 801bf64:	2302      	movs	r3, #2
 801bf66:	e04d      	b.n	801c004 <HAL_TIMEx_RemapConfig+0xb4>
 801bf68:	687b      	ldr	r3, [r7, #4]
 801bf6a:	2201      	movs	r2, #1
 801bf6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Read TIMx_OR */
  tmpor = READ_REG(htim->Instance->OR1);
 801bf70:	687b      	ldr	r3, [r7, #4]
 801bf72:	681b      	ldr	r3, [r3, #0]
 801bf74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801bf76:	60bb      	str	r3, [r7, #8]

  /* Read TIMx_AF1 */
  tmpaf1 = READ_REG(htim->Instance->AF1);
 801bf78:	687b      	ldr	r3, [r7, #4]
 801bf7a:	681b      	ldr	r3, [r3, #0]
 801bf7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 801bf7e:	60fb      	str	r3, [r7, #12]

  /* Set ETR_SEL bit field (if required) */
  if (IS_TIM_ETRSEL_INSTANCE(htim->Instance))
 801bf80:	687b      	ldr	r3, [r7, #4]
 801bf82:	681b      	ldr	r3, [r3, #0]
 801bf84:	4a22      	ldr	r2, [pc, #136]	; (801c010 <HAL_TIMEx_RemapConfig+0xc0>)
 801bf86:	4293      	cmp	r3, r2
 801bf88:	d004      	beq.n	801bf94 <HAL_TIMEx_RemapConfig+0x44>
 801bf8a:	687b      	ldr	r3, [r7, #4]
 801bf8c:	681b      	ldr	r3, [r3, #0]
 801bf8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801bf92:	d115      	bne.n	801bfc0 <HAL_TIMEx_RemapConfig+0x70>
  {
    if ((Remap & TIM1_AF1_ETRSEL) != (uint32_t)RESET)
 801bf94:	683b      	ldr	r3, [r7, #0]
 801bf96:	f403 3370 	and.w	r3, r3, #245760	; 0x3c000
 801bf9a:	2b00      	cmp	r3, #0
 801bf9c:	d008      	beq.n	801bfb0 <HAL_TIMEx_RemapConfig+0x60>
    {
      /* COMP1 output or COMP2 output connected to ETR input */
      MODIFY_REG(tmpaf1, TIM1_AF1_ETRSEL, (Remap & TIM1_AF1_ETRSEL));
 801bf9e:	68fb      	ldr	r3, [r7, #12]
 801bfa0:	f423 3270 	bic.w	r2, r3, #245760	; 0x3c000
 801bfa4:	683b      	ldr	r3, [r7, #0]
 801bfa6:	f403 3370 	and.w	r3, r3, #245760	; 0x3c000
 801bfaa:	4313      	orrs	r3, r2
 801bfac:	60fb      	str	r3, [r7, #12]
 801bfae:	e003      	b.n	801bfb8 <HAL_TIMEx_RemapConfig+0x68>
    }
    else
    {
      /* ETR legacy mode */
      MODIFY_REG(tmpaf1, TIM1_AF1_ETRSEL, 0U);
 801bfb0:	68fb      	ldr	r3, [r7, #12]
 801bfb2:	f423 3370 	bic.w	r3, r3, #245760	; 0x3c000
 801bfb6:	60fb      	str	r3, [r7, #12]
    }

    /* Set TIMx_AF1 */
    WRITE_REG(htim->Instance->AF1, tmpaf1);
 801bfb8:	687b      	ldr	r3, [r7, #4]
 801bfba:	681b      	ldr	r3, [r3, #0]
 801bfbc:	68fa      	ldr	r2, [r7, #12]
 801bfbe:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Set other remapping capabilities */
  MODIFY_REG(tmpor, TIM_GET_OR1_MASK(htim->Instance), (Remap & (~TIM1_AF1_ETRSEL)));
 801bfc0:	687b      	ldr	r3, [r7, #4]
 801bfc2:	681b      	ldr	r3, [r3, #0]
 801bfc4:	4a12      	ldr	r2, [pc, #72]	; (801c010 <HAL_TIMEx_RemapConfig+0xc0>)
 801bfc6:	4293      	cmp	r3, r2
 801bfc8:	d00a      	beq.n	801bfe0 <HAL_TIMEx_RemapConfig+0x90>
 801bfca:	687b      	ldr	r3, [r7, #4]
 801bfcc:	681b      	ldr	r3, [r3, #0]
 801bfce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801bfd2:	d102      	bne.n	801bfda <HAL_TIMEx_RemapConfig+0x8a>
 801bfd4:	f06f 030e 	mvn.w	r3, #14
 801bfd8:	e004      	b.n	801bfe4 <HAL_TIMEx_RemapConfig+0x94>
 801bfda:	f06f 0303 	mvn.w	r3, #3
 801bfde:	e001      	b.n	801bfe4 <HAL_TIMEx_RemapConfig+0x94>
 801bfe0:	f06f 0313 	mvn.w	r3, #19
 801bfe4:	68ba      	ldr	r2, [r7, #8]
 801bfe6:	401a      	ands	r2, r3
 801bfe8:	683b      	ldr	r3, [r7, #0]
 801bfea:	f423 3370 	bic.w	r3, r3, #245760	; 0x3c000
 801bfee:	4313      	orrs	r3, r2
 801bff0:	60bb      	str	r3, [r7, #8]

  /* Set TIMx_OR */
  WRITE_REG(htim->Instance->OR1, tmpor);
 801bff2:	687b      	ldr	r3, [r7, #4]
 801bff4:	681b      	ldr	r3, [r3, #0]
 801bff6:	68ba      	ldr	r2, [r7, #8]
 801bff8:	651a      	str	r2, [r3, #80]	; 0x50

  __HAL_UNLOCK(htim);
 801bffa:	687b      	ldr	r3, [r7, #4]
 801bffc:	2200      	movs	r2, #0
 801bffe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 801c002:	2300      	movs	r3, #0
}
 801c004:	4618      	mov	r0, r3
 801c006:	3714      	adds	r7, #20
 801c008:	46bd      	mov	sp, r7
 801c00a:	bc80      	pop	{r7}
 801c00c:	4770      	bx	lr
 801c00e:	bf00      	nop
 801c010:	40012c00 	.word	0x40012c00

0801c014 <LL_RCC_GetUSARTClockSource>:
{
 801c014:	b480      	push	{r7}
 801c016:	b083      	sub	sp, #12
 801c018:	af00      	add	r7, sp, #0
 801c01a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 801c01c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801c020:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 801c024:	687b      	ldr	r3, [r7, #4]
 801c026:	401a      	ands	r2, r3
 801c028:	687b      	ldr	r3, [r7, #4]
 801c02a:	041b      	lsls	r3, r3, #16
 801c02c:	4313      	orrs	r3, r2
}
 801c02e:	4618      	mov	r0, r3
 801c030:	370c      	adds	r7, #12
 801c032:	46bd      	mov	sp, r7
 801c034:	bc80      	pop	{r7}
 801c036:	4770      	bx	lr

0801c038 <LL_RCC_GetLPUARTClockSource>:
{
 801c038:	b480      	push	{r7}
 801c03a:	b083      	sub	sp, #12
 801c03c:	af00      	add	r7, sp, #0
 801c03e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 801c040:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801c044:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 801c048:	687b      	ldr	r3, [r7, #4]
 801c04a:	4013      	ands	r3, r2
}
 801c04c:	4618      	mov	r0, r3
 801c04e:	370c      	adds	r7, #12
 801c050:	46bd      	mov	sp, r7
 801c052:	bc80      	pop	{r7}
 801c054:	4770      	bx	lr
	...

0801c058 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 801c058:	b580      	push	{r7, lr}
 801c05a:	b082      	sub	sp, #8
 801c05c:	af00      	add	r7, sp, #0
 801c05e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801c060:	687b      	ldr	r3, [r7, #4]
 801c062:	2b00      	cmp	r3, #0
 801c064:	d101      	bne.n	801c06a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801c066:	2301      	movs	r3, #1
 801c068:	e050      	b.n	801c10c <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 801c06a:	687b      	ldr	r3, [r7, #4]
 801c06c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801c070:	2b00      	cmp	r3, #0
 801c072:	d114      	bne.n	801c09e <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801c074:	687b      	ldr	r3, [r7, #4]
 801c076:	2200      	movs	r2, #0
 801c078:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 801c07c:	6878      	ldr	r0, [r7, #4]
 801c07e:	f000 fd1f 	bl	801cac0 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 801c082:	687b      	ldr	r3, [r7, #4]
 801c084:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 801c088:	2b00      	cmp	r3, #0
 801c08a:	d103      	bne.n	801c094 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 801c08c:	687b      	ldr	r3, [r7, #4]
 801c08e:	4a21      	ldr	r2, [pc, #132]	; (801c114 <HAL_UART_Init+0xbc>)
 801c090:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 801c094:	687b      	ldr	r3, [r7, #4]
 801c096:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 801c09a:	6878      	ldr	r0, [r7, #4]
 801c09c:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801c09e:	687b      	ldr	r3, [r7, #4]
 801c0a0:	2224      	movs	r2, #36	; 0x24
 801c0a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 801c0a6:	687b      	ldr	r3, [r7, #4]
 801c0a8:	681b      	ldr	r3, [r3, #0]
 801c0aa:	681a      	ldr	r2, [r3, #0]
 801c0ac:	687b      	ldr	r3, [r7, #4]
 801c0ae:	681b      	ldr	r3, [r3, #0]
 801c0b0:	f022 0201 	bic.w	r2, r2, #1
 801c0b4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 801c0b6:	6878      	ldr	r0, [r7, #4]
 801c0b8:	f000 fd54 	bl	801cb64 <UART_SetConfig>
 801c0bc:	4603      	mov	r3, r0
 801c0be:	2b01      	cmp	r3, #1
 801c0c0:	d101      	bne.n	801c0c6 <HAL_UART_Init+0x6e>
  {
    return HAL_ERROR;
 801c0c2:	2301      	movs	r3, #1
 801c0c4:	e022      	b.n	801c10c <HAL_UART_Init+0xb4>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 801c0c6:	687b      	ldr	r3, [r7, #4]
 801c0c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801c0ca:	2b00      	cmp	r3, #0
 801c0cc:	d002      	beq.n	801c0d4 <HAL_UART_Init+0x7c>
  {
    UART_AdvFeatureConfig(huart);
 801c0ce:	6878      	ldr	r0, [r7, #4]
 801c0d0:	f000 ff98 	bl	801d004 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 801c0d4:	687b      	ldr	r3, [r7, #4]
 801c0d6:	681b      	ldr	r3, [r3, #0]
 801c0d8:	685a      	ldr	r2, [r3, #4]
 801c0da:	687b      	ldr	r3, [r7, #4]
 801c0dc:	681b      	ldr	r3, [r3, #0]
 801c0de:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 801c0e2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 801c0e4:	687b      	ldr	r3, [r7, #4]
 801c0e6:	681b      	ldr	r3, [r3, #0]
 801c0e8:	689a      	ldr	r2, [r3, #8]
 801c0ea:	687b      	ldr	r3, [r7, #4]
 801c0ec:	681b      	ldr	r3, [r3, #0]
 801c0ee:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 801c0f2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 801c0f4:	687b      	ldr	r3, [r7, #4]
 801c0f6:	681b      	ldr	r3, [r3, #0]
 801c0f8:	681a      	ldr	r2, [r3, #0]
 801c0fa:	687b      	ldr	r3, [r7, #4]
 801c0fc:	681b      	ldr	r3, [r3, #0]
 801c0fe:	f042 0201 	orr.w	r2, r2, #1
 801c102:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 801c104:	6878      	ldr	r0, [r7, #4]
 801c106:	f001 f81e 	bl	801d146 <UART_CheckIdleState>
 801c10a:	4603      	mov	r3, r0
}
 801c10c:	4618      	mov	r0, r3
 801c10e:	3708      	adds	r7, #8
 801c110:	46bd      	mov	sp, r7
 801c112:	bd80      	pop	{r7, pc}
 801c114:	08012081 	.word	0x08012081

0801c118 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 801c118:	b580      	push	{r7, lr}
 801c11a:	b082      	sub	sp, #8
 801c11c:	af00      	add	r7, sp, #0
 801c11e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801c120:	687b      	ldr	r3, [r7, #4]
 801c122:	2b00      	cmp	r3, #0
 801c124:	d101      	bne.n	801c12a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 801c126:	2301      	movs	r3, #1
 801c128:	e039      	b.n	801c19e <HAL_UART_DeInit+0x86>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 801c12a:	687b      	ldr	r3, [r7, #4]
 801c12c:	2224      	movs	r2, #36	; 0x24
 801c12e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 801c132:	687b      	ldr	r3, [r7, #4]
 801c134:	681b      	ldr	r3, [r3, #0]
 801c136:	681a      	ldr	r2, [r3, #0]
 801c138:	687b      	ldr	r3, [r7, #4]
 801c13a:	681b      	ldr	r3, [r3, #0]
 801c13c:	f022 0201 	bic.w	r2, r2, #1
 801c140:	601a      	str	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 801c142:	687b      	ldr	r3, [r7, #4]
 801c144:	681b      	ldr	r3, [r3, #0]
 801c146:	2200      	movs	r2, #0
 801c148:	601a      	str	r2, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 801c14a:	687b      	ldr	r3, [r7, #4]
 801c14c:	681b      	ldr	r3, [r3, #0]
 801c14e:	2200      	movs	r2, #0
 801c150:	605a      	str	r2, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 801c152:	687b      	ldr	r3, [r7, #4]
 801c154:	681b      	ldr	r3, [r3, #0]
 801c156:	2200      	movs	r2, #0
 801c158:	609a      	str	r2, [r3, #8]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  if (huart->MspDeInitCallback == NULL)
 801c15a:	687b      	ldr	r3, [r7, #4]
 801c15c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801c160:	2b00      	cmp	r3, #0
 801c162:	d103      	bne.n	801c16c <HAL_UART_DeInit+0x54>
  {
    huart->MspDeInitCallback = HAL_UART_MspDeInit;
 801c164:	687b      	ldr	r3, [r7, #4]
 801c166:	4a10      	ldr	r2, [pc, #64]	; (801c1a8 <HAL_UART_DeInit+0x90>)
 801c168:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
 801c16c:	687b      	ldr	r3, [r7, #4]
 801c16e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 801c172:	6878      	ldr	r0, [r7, #4]
 801c174:	4798      	blx	r3
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801c176:	687b      	ldr	r3, [r7, #4]
 801c178:	2200      	movs	r2, #0
 801c17a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->gState = HAL_UART_STATE_RESET;
 801c17e:	687b      	ldr	r3, [r7, #4]
 801c180:	2200      	movs	r2, #0
 801c182:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_RESET;
 801c186:	687b      	ldr	r3, [r7, #4]
 801c188:	2200      	movs	r2, #0
 801c18a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801c18e:	687b      	ldr	r3, [r7, #4]
 801c190:	2200      	movs	r2, #0
 801c192:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 801c194:	687b      	ldr	r3, [r7, #4]
 801c196:	2200      	movs	r2, #0
 801c198:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801c19c:	2300      	movs	r3, #0
}
 801c19e:	4618      	mov	r0, r3
 801c1a0:	3708      	adds	r7, #8
 801c1a2:	46bd      	mov	sp, r7
 801c1a4:	bd80      	pop	{r7, pc}
 801c1a6:	bf00      	nop
 801c1a8:	0801234d 	.word	0x0801234d

0801c1ac <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 801c1ac:	b480      	push	{r7}
 801c1ae:	b087      	sub	sp, #28
 801c1b0:	af00      	add	r7, sp, #0
 801c1b2:	60f8      	str	r0, [r7, #12]
 801c1b4:	460b      	mov	r3, r1
 801c1b6:	607a      	str	r2, [r7, #4]
 801c1b8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 801c1ba:	2300      	movs	r3, #0
 801c1bc:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 801c1be:	687b      	ldr	r3, [r7, #4]
 801c1c0:	2b00      	cmp	r3, #0
 801c1c2:	d109      	bne.n	801c1d8 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 801c1c4:	68fb      	ldr	r3, [r7, #12]
 801c1c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801c1ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801c1ce:	68fb      	ldr	r3, [r7, #12]
 801c1d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_ERROR;
 801c1d4:	2301      	movs	r3, #1
 801c1d6:	e0aa      	b.n	801c32e <HAL_UART_RegisterCallback+0x182>
  }

  __HAL_LOCK(huart);
 801c1d8:	68fb      	ldr	r3, [r7, #12]
 801c1da:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801c1de:	2b01      	cmp	r3, #1
 801c1e0:	d101      	bne.n	801c1e6 <HAL_UART_RegisterCallback+0x3a>
 801c1e2:	2302      	movs	r3, #2
 801c1e4:	e0a3      	b.n	801c32e <HAL_UART_RegisterCallback+0x182>
 801c1e6:	68fb      	ldr	r3, [r7, #12]
 801c1e8:	2201      	movs	r2, #1
 801c1ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  if (huart->gState == HAL_UART_STATE_READY)
 801c1ee:	68fb      	ldr	r3, [r7, #12]
 801c1f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801c1f4:	2b20      	cmp	r3, #32
 801c1f6:	d16b      	bne.n	801c2d0 <HAL_UART_RegisterCallback+0x124>
  {
    switch (CallbackID)
 801c1f8:	7afb      	ldrb	r3, [r7, #11]
 801c1fa:	2b0c      	cmp	r3, #12
 801c1fc:	d85d      	bhi.n	801c2ba <HAL_UART_RegisterCallback+0x10e>
 801c1fe:	a201      	add	r2, pc, #4	; (adr r2, 801c204 <HAL_UART_RegisterCallback+0x58>)
 801c200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c204:	0801c239 	.word	0x0801c239
 801c208:	0801c243 	.word	0x0801c243
 801c20c:	0801c24d 	.word	0x0801c24d
 801c210:	0801c257 	.word	0x0801c257
 801c214:	0801c261 	.word	0x0801c261
 801c218:	0801c26b 	.word	0x0801c26b
 801c21c:	0801c275 	.word	0x0801c275
 801c220:	0801c27f 	.word	0x0801c27f
 801c224:	0801c289 	.word	0x0801c289
 801c228:	0801c293 	.word	0x0801c293
 801c22c:	0801c29d 	.word	0x0801c29d
 801c230:	0801c2a7 	.word	0x0801c2a7
 801c234:	0801c2b1 	.word	0x0801c2b1
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 801c238:	68fb      	ldr	r3, [r7, #12]
 801c23a:	687a      	ldr	r2, [r7, #4]
 801c23c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 801c240:	e070      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 801c242:	68fb      	ldr	r3, [r7, #12]
 801c244:	687a      	ldr	r2, [r7, #4]
 801c246:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 801c24a:	e06b      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 801c24c:	68fb      	ldr	r3, [r7, #12]
 801c24e:	687a      	ldr	r2, [r7, #4]
 801c250:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 801c254:	e066      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 801c256:	68fb      	ldr	r3, [r7, #12]
 801c258:	687a      	ldr	r2, [r7, #4]
 801c25a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 801c25e:	e061      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 801c260:	68fb      	ldr	r3, [r7, #12]
 801c262:	687a      	ldr	r2, [r7, #4]
 801c264:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 801c268:	e05c      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 801c26a:	68fb      	ldr	r3, [r7, #12]
 801c26c:	687a      	ldr	r2, [r7, #4]
 801c26e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 801c272:	e057      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 801c274:	68fb      	ldr	r3, [r7, #12]
 801c276:	687a      	ldr	r2, [r7, #4]
 801c278:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 801c27c:	e052      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 801c27e:	68fb      	ldr	r3, [r7, #12]
 801c280:	687a      	ldr	r2, [r7, #4]
 801c282:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 801c286:	e04d      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 801c288:	68fb      	ldr	r3, [r7, #12]
 801c28a:	687a      	ldr	r2, [r7, #4]
 801c28c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 801c290:	e048      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 801c292:	68fb      	ldr	r3, [r7, #12]
 801c294:	687a      	ldr	r2, [r7, #4]
 801c296:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
        break;
 801c29a:	e043      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 801c29c:	68fb      	ldr	r3, [r7, #12]
 801c29e:	687a      	ldr	r2, [r7, #4]
 801c2a0:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
        break;
 801c2a4:	e03e      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 801c2a6:	68fb      	ldr	r3, [r7, #12]
 801c2a8:	687a      	ldr	r2, [r7, #4]
 801c2aa:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
        break;
 801c2ae:	e039      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 801c2b0:	68fb      	ldr	r3, [r7, #12]
 801c2b2:	687a      	ldr	r2, [r7, #4]
 801c2b4:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
        break;
 801c2b8:	e034      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 801c2ba:	68fb      	ldr	r3, [r7, #12]
 801c2bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801c2c0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801c2c4:	68fb      	ldr	r3, [r7, #12]
 801c2c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        status =  HAL_ERROR;
 801c2ca:	2301      	movs	r3, #1
 801c2cc:	75fb      	strb	r3, [r7, #23]
        break;
 801c2ce:	e029      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 801c2d0:	68fb      	ldr	r3, [r7, #12]
 801c2d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801c2d6:	2b00      	cmp	r3, #0
 801c2d8:	d11a      	bne.n	801c310 <HAL_UART_RegisterCallback+0x164>
  {
    switch (CallbackID)
 801c2da:	7afb      	ldrb	r3, [r7, #11]
 801c2dc:	2b0b      	cmp	r3, #11
 801c2de:	d002      	beq.n	801c2e6 <HAL_UART_RegisterCallback+0x13a>
 801c2e0:	2b0c      	cmp	r3, #12
 801c2e2:	d005      	beq.n	801c2f0 <HAL_UART_RegisterCallback+0x144>
 801c2e4:	e009      	b.n	801c2fa <HAL_UART_RegisterCallback+0x14e>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 801c2e6:	68fb      	ldr	r3, [r7, #12]
 801c2e8:	687a      	ldr	r2, [r7, #4]
 801c2ea:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
        break;
 801c2ee:	e019      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 801c2f0:	68fb      	ldr	r3, [r7, #12]
 801c2f2:	687a      	ldr	r2, [r7, #4]
 801c2f4:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
        break;
 801c2f8:	e014      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 801c2fa:	68fb      	ldr	r3, [r7, #12]
 801c2fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801c300:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801c304:	68fb      	ldr	r3, [r7, #12]
 801c306:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        status =  HAL_ERROR;
 801c30a:	2301      	movs	r3, #1
 801c30c:	75fb      	strb	r3, [r7, #23]
        break;
 801c30e:	e009      	b.n	801c324 <HAL_UART_RegisterCallback+0x178>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 801c310:	68fb      	ldr	r3, [r7, #12]
 801c312:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801c316:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801c31a:	68fb      	ldr	r3, [r7, #12]
 801c31c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    status =  HAL_ERROR;
 801c320:	2301      	movs	r3, #1
 801c322:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(huart);
 801c324:	68fb      	ldr	r3, [r7, #12]
 801c326:	2200      	movs	r2, #0
 801c328:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 801c32c:	7dfb      	ldrb	r3, [r7, #23]
}
 801c32e:	4618      	mov	r0, r3
 801c330:	371c      	adds	r7, #28
 801c332:	46bd      	mov	sp, r7
 801c334:	bc80      	pop	{r7}
 801c336:	4770      	bx	lr

0801c338 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801c338:	b480      	push	{r7}
 801c33a:	b085      	sub	sp, #20
 801c33c:	af00      	add	r7, sp, #0
 801c33e:	60f8      	str	r0, [r7, #12]
 801c340:	60b9      	str	r1, [r7, #8]
 801c342:	4613      	mov	r3, r2
 801c344:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 801c346:	68fb      	ldr	r3, [r7, #12]
 801c348:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801c34c:	2b20      	cmp	r3, #32
 801c34e:	d168      	bne.n	801c422 <HAL_UART_Transmit_IT+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 801c350:	68bb      	ldr	r3, [r7, #8]
 801c352:	2b00      	cmp	r3, #0
 801c354:	d002      	beq.n	801c35c <HAL_UART_Transmit_IT+0x24>
 801c356:	88fb      	ldrh	r3, [r7, #6]
 801c358:	2b00      	cmp	r3, #0
 801c35a:	d101      	bne.n	801c360 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 801c35c:	2301      	movs	r3, #1
 801c35e:	e061      	b.n	801c424 <HAL_UART_Transmit_IT+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 801c360:	68fb      	ldr	r3, [r7, #12]
 801c362:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801c366:	2b01      	cmp	r3, #1
 801c368:	d101      	bne.n	801c36e <HAL_UART_Transmit_IT+0x36>
 801c36a:	2302      	movs	r3, #2
 801c36c:	e05a      	b.n	801c424 <HAL_UART_Transmit_IT+0xec>
 801c36e:	68fb      	ldr	r3, [r7, #12]
 801c370:	2201      	movs	r2, #1
 801c372:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 801c376:	68fb      	ldr	r3, [r7, #12]
 801c378:	68ba      	ldr	r2, [r7, #8]
 801c37a:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 801c37c:	68fb      	ldr	r3, [r7, #12]
 801c37e:	88fa      	ldrh	r2, [r7, #6]
 801c380:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 801c384:	68fb      	ldr	r3, [r7, #12]
 801c386:	88fa      	ldrh	r2, [r7, #6]
 801c388:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 801c38c:	68fb      	ldr	r3, [r7, #12]
 801c38e:	2200      	movs	r2, #0
 801c390:	675a      	str	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 801c392:	68fb      	ldr	r3, [r7, #12]
 801c394:	2200      	movs	r2, #0
 801c396:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801c39a:	68fb      	ldr	r3, [r7, #12]
 801c39c:	2221      	movs	r2, #33	; 0x21
 801c39e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 801c3a2:	68fb      	ldr	r3, [r7, #12]
 801c3a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801c3a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801c3aa:	d11c      	bne.n	801c3e6 <HAL_UART_Transmit_IT+0xae>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801c3ac:	68fb      	ldr	r3, [r7, #12]
 801c3ae:	689b      	ldr	r3, [r3, #8]
 801c3b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801c3b4:	d107      	bne.n	801c3c6 <HAL_UART_Transmit_IT+0x8e>
 801c3b6:	68fb      	ldr	r3, [r7, #12]
 801c3b8:	691b      	ldr	r3, [r3, #16]
 801c3ba:	2b00      	cmp	r3, #0
 801c3bc:	d103      	bne.n	801c3c6 <HAL_UART_Transmit_IT+0x8e>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 801c3be:	68fb      	ldr	r3, [r7, #12]
 801c3c0:	4a1b      	ldr	r2, [pc, #108]	; (801c430 <HAL_UART_Transmit_IT+0xf8>)
 801c3c2:	675a      	str	r2, [r3, #116]	; 0x74
 801c3c4:	e002      	b.n	801c3cc <HAL_UART_Transmit_IT+0x94>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 801c3c6:	68fb      	ldr	r3, [r7, #12]
 801c3c8:	4a1a      	ldr	r2, [pc, #104]	; (801c434 <HAL_UART_Transmit_IT+0xfc>)
 801c3ca:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 801c3cc:	68fb      	ldr	r3, [r7, #12]
 801c3ce:	2200      	movs	r2, #0
 801c3d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the TX FIFO threshold interrupt */
      SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 801c3d4:	68fb      	ldr	r3, [r7, #12]
 801c3d6:	681b      	ldr	r3, [r3, #0]
 801c3d8:	689a      	ldr	r2, [r3, #8]
 801c3da:	68fb      	ldr	r3, [r7, #12]
 801c3dc:	681b      	ldr	r3, [r3, #0]
 801c3de:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 801c3e2:	609a      	str	r2, [r3, #8]
 801c3e4:	e01b      	b.n	801c41e <HAL_UART_Transmit_IT+0xe6>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801c3e6:	68fb      	ldr	r3, [r7, #12]
 801c3e8:	689b      	ldr	r3, [r3, #8]
 801c3ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801c3ee:	d107      	bne.n	801c400 <HAL_UART_Transmit_IT+0xc8>
 801c3f0:	68fb      	ldr	r3, [r7, #12]
 801c3f2:	691b      	ldr	r3, [r3, #16]
 801c3f4:	2b00      	cmp	r3, #0
 801c3f6:	d103      	bne.n	801c400 <HAL_UART_Transmit_IT+0xc8>
      {
        huart->TxISR = UART_TxISR_16BIT;
 801c3f8:	68fb      	ldr	r3, [r7, #12]
 801c3fa:	4a0f      	ldr	r2, [pc, #60]	; (801c438 <HAL_UART_Transmit_IT+0x100>)
 801c3fc:	675a      	str	r2, [r3, #116]	; 0x74
 801c3fe:	e002      	b.n	801c406 <HAL_UART_Transmit_IT+0xce>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 801c400:	68fb      	ldr	r3, [r7, #12]
 801c402:	4a0e      	ldr	r2, [pc, #56]	; (801c43c <HAL_UART_Transmit_IT+0x104>)
 801c404:	675a      	str	r2, [r3, #116]	; 0x74
      }

      __HAL_UNLOCK(huart);
 801c406:	68fb      	ldr	r3, [r7, #12]
 801c408:	2200      	movs	r2, #0
 801c40a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 801c40e:	68fb      	ldr	r3, [r7, #12]
 801c410:	681b      	ldr	r3, [r3, #0]
 801c412:	681a      	ldr	r2, [r3, #0]
 801c414:	68fb      	ldr	r3, [r7, #12]
 801c416:	681b      	ldr	r3, [r3, #0]
 801c418:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801c41c:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 801c41e:	2300      	movs	r3, #0
 801c420:	e000      	b.n	801c424 <HAL_UART_Transmit_IT+0xec>
  }
  else
  {
    return HAL_BUSY;
 801c422:	2302      	movs	r3, #2
  }
}
 801c424:	4618      	mov	r0, r3
 801c426:	3714      	adds	r7, #20
 801c428:	46bd      	mov	sp, r7
 801c42a:	bc80      	pop	{r7}
 801c42c:	4770      	bx	lr
 801c42e:	bf00      	nop
 801c430:	0801d6a7 	.word	0x0801d6a7
 801c434:	0801d60f 	.word	0x0801d60f
 801c438:	0801d593 	.word	0x0801d593
 801c43c:	0801d521 	.word	0x0801d521

0801c440 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801c440:	b580      	push	{r7, lr}
 801c442:	b084      	sub	sp, #16
 801c444:	af00      	add	r7, sp, #0
 801c446:	60f8      	str	r0, [r7, #12]
 801c448:	60b9      	str	r1, [r7, #8]
 801c44a:	4613      	mov	r3, r2
 801c44c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 801c44e:	68fb      	ldr	r3, [r7, #12]
 801c450:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801c454:	2b20      	cmp	r3, #32
 801c456:	d11d      	bne.n	801c494 <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 801c458:	68bb      	ldr	r3, [r7, #8]
 801c45a:	2b00      	cmp	r3, #0
 801c45c:	d002      	beq.n	801c464 <HAL_UART_Receive_IT+0x24>
 801c45e:	88fb      	ldrh	r3, [r7, #6]
 801c460:	2b00      	cmp	r3, #0
 801c462:	d101      	bne.n	801c468 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 801c464:	2301      	movs	r3, #1
 801c466:	e016      	b.n	801c496 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 801c468:	68fb      	ldr	r3, [r7, #12]
 801c46a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801c46e:	2b01      	cmp	r3, #1
 801c470:	d101      	bne.n	801c476 <HAL_UART_Receive_IT+0x36>
 801c472:	2302      	movs	r3, #2
 801c474:	e00f      	b.n	801c496 <HAL_UART_Receive_IT+0x56>
 801c476:	68fb      	ldr	r3, [r7, #12]
 801c478:	2201      	movs	r2, #1
 801c47a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801c47e:	68fb      	ldr	r3, [r7, #12]
 801c480:	2200      	movs	r2, #0
 801c482:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 801c484:	88fb      	ldrh	r3, [r7, #6]
 801c486:	461a      	mov	r2, r3
 801c488:	68b9      	ldr	r1, [r7, #8]
 801c48a:	68f8      	ldr	r0, [r7, #12]
 801c48c:	f000 ff26 	bl	801d2dc <UART_Start_Receive_IT>
 801c490:	4603      	mov	r3, r0
 801c492:	e000      	b.n	801c496 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 801c494:	2302      	movs	r3, #2
  }
}
 801c496:	4618      	mov	r0, r3
 801c498:	3710      	adds	r7, #16
 801c49a:	46bd      	mov	sp, r7
 801c49c:	bd80      	pop	{r7, pc}

0801c49e <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 801c49e:	b580      	push	{r7, lr}
 801c4a0:	b084      	sub	sp, #16
 801c4a2:	af00      	add	r7, sp, #0
 801c4a4:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 801c4a6:	687b      	ldr	r3, [r7, #4]
 801c4a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801c4ac:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 801c4ae:	687b      	ldr	r3, [r7, #4]
 801c4b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801c4b4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 801c4b6:	687b      	ldr	r3, [r7, #4]
 801c4b8:	681b      	ldr	r3, [r3, #0]
 801c4ba:	689b      	ldr	r3, [r3, #8]
 801c4bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801c4c0:	2b80      	cmp	r3, #128	; 0x80
 801c4c2:	d127      	bne.n	801c514 <HAL_UART_DMAStop+0x76>
 801c4c4:	68fb      	ldr	r3, [r7, #12]
 801c4c6:	2b21      	cmp	r3, #33	; 0x21
 801c4c8:	d124      	bne.n	801c514 <HAL_UART_DMAStop+0x76>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 801c4ca:	687b      	ldr	r3, [r7, #4]
 801c4cc:	681b      	ldr	r3, [r3, #0]
 801c4ce:	689a      	ldr	r2, [r3, #8]
 801c4d0:	687b      	ldr	r3, [r7, #4]
 801c4d2:	681b      	ldr	r3, [r3, #0]
 801c4d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801c4d8:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 801c4da:	687b      	ldr	r3, [r7, #4]
 801c4dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801c4de:	2b00      	cmp	r3, #0
 801c4e0:	d015      	beq.n	801c50e <HAL_UART_DMAStop+0x70>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 801c4e2:	687b      	ldr	r3, [r7, #4]
 801c4e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801c4e6:	4618      	mov	r0, r3
 801c4e8:	f7fa fb06 	bl	8016af8 <HAL_DMA_Abort>
 801c4ec:	4603      	mov	r3, r0
 801c4ee:	2b00      	cmp	r3, #0
 801c4f0:	d00d      	beq.n	801c50e <HAL_UART_DMAStop+0x70>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 801c4f2:	687b      	ldr	r3, [r7, #4]
 801c4f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801c4f6:	4618      	mov	r0, r3
 801c4f8:	f7fa fc8f 	bl	8016e1a <HAL_DMA_GetError>
 801c4fc:	4603      	mov	r3, r0
 801c4fe:	2b20      	cmp	r3, #32
 801c500:	d105      	bne.n	801c50e <HAL_UART_DMAStop+0x70>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801c502:	687b      	ldr	r3, [r7, #4]
 801c504:	2210      	movs	r2, #16
 801c506:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 801c50a:	2303      	movs	r3, #3
 801c50c:	e032      	b.n	801c574 <HAL_UART_DMAStop+0xd6>
        }
      }
    }

    UART_EndTxTransfer(huart);
 801c50e:	6878      	ldr	r0, [r7, #4]
 801c510:	f000 ffa0 	bl	801d454 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 801c514:	687b      	ldr	r3, [r7, #4]
 801c516:	681b      	ldr	r3, [r3, #0]
 801c518:	689b      	ldr	r3, [r3, #8]
 801c51a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801c51e:	2b40      	cmp	r3, #64	; 0x40
 801c520:	d127      	bne.n	801c572 <HAL_UART_DMAStop+0xd4>
 801c522:	68bb      	ldr	r3, [r7, #8]
 801c524:	2b22      	cmp	r3, #34	; 0x22
 801c526:	d124      	bne.n	801c572 <HAL_UART_DMAStop+0xd4>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801c528:	687b      	ldr	r3, [r7, #4]
 801c52a:	681b      	ldr	r3, [r3, #0]
 801c52c:	689a      	ldr	r2, [r3, #8]
 801c52e:	687b      	ldr	r3, [r7, #4]
 801c530:	681b      	ldr	r3, [r3, #0]
 801c532:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801c536:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 801c538:	687b      	ldr	r3, [r7, #4]
 801c53a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801c53c:	2b00      	cmp	r3, #0
 801c53e:	d015      	beq.n	801c56c <HAL_UART_DMAStop+0xce>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 801c540:	687b      	ldr	r3, [r7, #4]
 801c542:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801c544:	4618      	mov	r0, r3
 801c546:	f7fa fad7 	bl	8016af8 <HAL_DMA_Abort>
 801c54a:	4603      	mov	r3, r0
 801c54c:	2b00      	cmp	r3, #0
 801c54e:	d00d      	beq.n	801c56c <HAL_UART_DMAStop+0xce>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 801c550:	687b      	ldr	r3, [r7, #4]
 801c552:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801c554:	4618      	mov	r0, r3
 801c556:	f7fa fc60 	bl	8016e1a <HAL_DMA_GetError>
 801c55a:	4603      	mov	r3, r0
 801c55c:	2b20      	cmp	r3, #32
 801c55e:	d105      	bne.n	801c56c <HAL_UART_DMAStop+0xce>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 801c560:	687b      	ldr	r3, [r7, #4]
 801c562:	2210      	movs	r2, #16
 801c564:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          return HAL_TIMEOUT;
 801c568:	2303      	movs	r3, #3
 801c56a:	e003      	b.n	801c574 <HAL_UART_DMAStop+0xd6>
        }
      }
    }

    UART_EndRxTransfer(huart);
 801c56c:	6878      	ldr	r0, [r7, #4]
 801c56e:	f000 ff8e 	bl	801d48e <UART_EndRxTransfer>
  }

  return HAL_OK;
 801c572:	2300      	movs	r3, #0
}
 801c574:	4618      	mov	r0, r3
 801c576:	3710      	adds	r7, #16
 801c578:	46bd      	mov	sp, r7
 801c57a:	bd80      	pop	{r7, pc}

0801c57c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 801c57c:	b580      	push	{r7, lr}
 801c57e:	b088      	sub	sp, #32
 801c580:	af00      	add	r7, sp, #0
 801c582:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 801c584:	687b      	ldr	r3, [r7, #4]
 801c586:	681b      	ldr	r3, [r3, #0]
 801c588:	69db      	ldr	r3, [r3, #28]
 801c58a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 801c58c:	687b      	ldr	r3, [r7, #4]
 801c58e:	681b      	ldr	r3, [r3, #0]
 801c590:	681b      	ldr	r3, [r3, #0]
 801c592:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 801c594:	687b      	ldr	r3, [r7, #4]
 801c596:	681b      	ldr	r3, [r3, #0]
 801c598:	689b      	ldr	r3, [r3, #8]
 801c59a:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 801c59c:	69fa      	ldr	r2, [r7, #28]
 801c59e:	f640 030f 	movw	r3, #2063	; 0x80f
 801c5a2:	4013      	ands	r3, r2
 801c5a4:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 801c5a6:	693b      	ldr	r3, [r7, #16]
 801c5a8:	2b00      	cmp	r3, #0
 801c5aa:	d118      	bne.n	801c5de <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801c5ac:	69fb      	ldr	r3, [r7, #28]
 801c5ae:	f003 0320 	and.w	r3, r3, #32
 801c5b2:	2b00      	cmp	r3, #0
 801c5b4:	d013      	beq.n	801c5de <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801c5b6:	69bb      	ldr	r3, [r7, #24]
 801c5b8:	f003 0320 	and.w	r3, r3, #32
 801c5bc:	2b00      	cmp	r3, #0
 801c5be:	d104      	bne.n	801c5ca <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801c5c0:	697b      	ldr	r3, [r7, #20]
 801c5c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801c5c6:	2b00      	cmp	r3, #0
 801c5c8:	d009      	beq.n	801c5de <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 801c5ca:	687b      	ldr	r3, [r7, #4]
 801c5cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c5ce:	2b00      	cmp	r3, #0
 801c5d0:	f000 820b 	beq.w	801c9ea <HAL_UART_IRQHandler+0x46e>
      {
        huart->RxISR(huart);
 801c5d4:	687b      	ldr	r3, [r7, #4]
 801c5d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c5d8:	6878      	ldr	r0, [r7, #4]
 801c5da:	4798      	blx	r3
      }
      return;
 801c5dc:	e205      	b.n	801c9ea <HAL_UART_IRQHandler+0x46e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 801c5de:	693b      	ldr	r3, [r7, #16]
 801c5e0:	2b00      	cmp	r3, #0
 801c5e2:	f000 80f5 	beq.w	801c7d0 <HAL_UART_IRQHandler+0x254>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 801c5e6:	697a      	ldr	r2, [r7, #20]
 801c5e8:	4b76      	ldr	r3, [pc, #472]	; (801c7c4 <HAL_UART_IRQHandler+0x248>)
 801c5ea:	4013      	ands	r3, r2
 801c5ec:	2b00      	cmp	r3, #0
 801c5ee:	d105      	bne.n	801c5fc <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 801c5f0:	69ba      	ldr	r2, [r7, #24]
 801c5f2:	4b75      	ldr	r3, [pc, #468]	; (801c7c8 <HAL_UART_IRQHandler+0x24c>)
 801c5f4:	4013      	ands	r3, r2
 801c5f6:	2b00      	cmp	r3, #0
 801c5f8:	f000 80ea 	beq.w	801c7d0 <HAL_UART_IRQHandler+0x254>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801c5fc:	69fb      	ldr	r3, [r7, #28]
 801c5fe:	f003 0301 	and.w	r3, r3, #1
 801c602:	2b00      	cmp	r3, #0
 801c604:	d010      	beq.n	801c628 <HAL_UART_IRQHandler+0xac>
 801c606:	69bb      	ldr	r3, [r7, #24]
 801c608:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801c60c:	2b00      	cmp	r3, #0
 801c60e:	d00b      	beq.n	801c628 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801c610:	687b      	ldr	r3, [r7, #4]
 801c612:	681b      	ldr	r3, [r3, #0]
 801c614:	2201      	movs	r2, #1
 801c616:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 801c618:	687b      	ldr	r3, [r7, #4]
 801c61a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801c61e:	f043 0201 	orr.w	r2, r3, #1
 801c622:	687b      	ldr	r3, [r7, #4]
 801c624:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801c628:	69fb      	ldr	r3, [r7, #28]
 801c62a:	f003 0302 	and.w	r3, r3, #2
 801c62e:	2b00      	cmp	r3, #0
 801c630:	d010      	beq.n	801c654 <HAL_UART_IRQHandler+0xd8>
 801c632:	697b      	ldr	r3, [r7, #20]
 801c634:	f003 0301 	and.w	r3, r3, #1
 801c638:	2b00      	cmp	r3, #0
 801c63a:	d00b      	beq.n	801c654 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801c63c:	687b      	ldr	r3, [r7, #4]
 801c63e:	681b      	ldr	r3, [r3, #0]
 801c640:	2202      	movs	r2, #2
 801c642:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 801c644:	687b      	ldr	r3, [r7, #4]
 801c646:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801c64a:	f043 0204 	orr.w	r2, r3, #4
 801c64e:	687b      	ldr	r3, [r7, #4]
 801c650:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801c654:	69fb      	ldr	r3, [r7, #28]
 801c656:	f003 0304 	and.w	r3, r3, #4
 801c65a:	2b00      	cmp	r3, #0
 801c65c:	d010      	beq.n	801c680 <HAL_UART_IRQHandler+0x104>
 801c65e:	697b      	ldr	r3, [r7, #20]
 801c660:	f003 0301 	and.w	r3, r3, #1
 801c664:	2b00      	cmp	r3, #0
 801c666:	d00b      	beq.n	801c680 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801c668:	687b      	ldr	r3, [r7, #4]
 801c66a:	681b      	ldr	r3, [r3, #0]
 801c66c:	2204      	movs	r2, #4
 801c66e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 801c670:	687b      	ldr	r3, [r7, #4]
 801c672:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801c676:	f043 0202 	orr.w	r2, r3, #2
 801c67a:	687b      	ldr	r3, [r7, #4]
 801c67c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 801c680:	69fb      	ldr	r3, [r7, #28]
 801c682:	f003 0308 	and.w	r3, r3, #8
 801c686:	2b00      	cmp	r3, #0
 801c688:	d015      	beq.n	801c6b6 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 801c68a:	69bb      	ldr	r3, [r7, #24]
 801c68c:	f003 0320 	and.w	r3, r3, #32
 801c690:	2b00      	cmp	r3, #0
 801c692:	d104      	bne.n	801c69e <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 801c694:	697a      	ldr	r2, [r7, #20]
 801c696:	4b4b      	ldr	r3, [pc, #300]	; (801c7c4 <HAL_UART_IRQHandler+0x248>)
 801c698:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 801c69a:	2b00      	cmp	r3, #0
 801c69c:	d00b      	beq.n	801c6b6 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801c69e:	687b      	ldr	r3, [r7, #4]
 801c6a0:	681b      	ldr	r3, [r3, #0]
 801c6a2:	2208      	movs	r2, #8
 801c6a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 801c6a6:	687b      	ldr	r3, [r7, #4]
 801c6a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801c6ac:	f043 0208 	orr.w	r2, r3, #8
 801c6b0:	687b      	ldr	r3, [r7, #4]
 801c6b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 801c6b6:	69fb      	ldr	r3, [r7, #28]
 801c6b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801c6bc:	2b00      	cmp	r3, #0
 801c6be:	d011      	beq.n	801c6e4 <HAL_UART_IRQHandler+0x168>
 801c6c0:	69bb      	ldr	r3, [r7, #24]
 801c6c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 801c6c6:	2b00      	cmp	r3, #0
 801c6c8:	d00c      	beq.n	801c6e4 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801c6ca:	687b      	ldr	r3, [r7, #4]
 801c6cc:	681b      	ldr	r3, [r3, #0]
 801c6ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801c6d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 801c6d4:	687b      	ldr	r3, [r7, #4]
 801c6d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801c6da:	f043 0220 	orr.w	r2, r3, #32
 801c6de:	687b      	ldr	r3, [r7, #4]
 801c6e0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801c6e4:	687b      	ldr	r3, [r7, #4]
 801c6e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801c6ea:	2b00      	cmp	r3, #0
 801c6ec:	f000 817f 	beq.w	801c9ee <HAL_UART_IRQHandler+0x472>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 801c6f0:	69fb      	ldr	r3, [r7, #28]
 801c6f2:	f003 0320 	and.w	r3, r3, #32
 801c6f6:	2b00      	cmp	r3, #0
 801c6f8:	d011      	beq.n	801c71e <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 801c6fa:	69bb      	ldr	r3, [r7, #24]
 801c6fc:	f003 0320 	and.w	r3, r3, #32
 801c700:	2b00      	cmp	r3, #0
 801c702:	d104      	bne.n	801c70e <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801c704:	697b      	ldr	r3, [r7, #20]
 801c706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801c70a:	2b00      	cmp	r3, #0
 801c70c:	d007      	beq.n	801c71e <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 801c70e:	687b      	ldr	r3, [r7, #4]
 801c710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c712:	2b00      	cmp	r3, #0
 801c714:	d003      	beq.n	801c71e <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 801c716:	687b      	ldr	r3, [r7, #4]
 801c718:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801c71a:	6878      	ldr	r0, [r7, #4]
 801c71c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 801c71e:	687b      	ldr	r3, [r7, #4]
 801c720:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801c724:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801c726:	687b      	ldr	r3, [r7, #4]
 801c728:	681b      	ldr	r3, [r3, #0]
 801c72a:	689b      	ldr	r3, [r3, #8]
 801c72c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801c730:	2b40      	cmp	r3, #64	; 0x40
 801c732:	d004      	beq.n	801c73e <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801c734:	68fb      	ldr	r3, [r7, #12]
 801c736:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 801c73a:	2b00      	cmp	r3, #0
 801c73c:	d035      	beq.n	801c7aa <HAL_UART_IRQHandler+0x22e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801c73e:	6878      	ldr	r0, [r7, #4]
 801c740:	f000 fea5 	bl	801d48e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801c744:	687b      	ldr	r3, [r7, #4]
 801c746:	681b      	ldr	r3, [r3, #0]
 801c748:	689b      	ldr	r3, [r3, #8]
 801c74a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801c74e:	2b40      	cmp	r3, #64	; 0x40
 801c750:	d125      	bne.n	801c79e <HAL_UART_IRQHandler+0x222>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801c752:	687b      	ldr	r3, [r7, #4]
 801c754:	681b      	ldr	r3, [r3, #0]
 801c756:	689a      	ldr	r2, [r3, #8]
 801c758:	687b      	ldr	r3, [r7, #4]
 801c75a:	681b      	ldr	r3, [r3, #0]
 801c75c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801c760:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801c762:	687b      	ldr	r3, [r7, #4]
 801c764:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801c766:	2b00      	cmp	r3, #0
 801c768:	d013      	beq.n	801c792 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 801c76a:	687b      	ldr	r3, [r7, #4]
 801c76c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801c76e:	4a17      	ldr	r2, [pc, #92]	; (801c7cc <HAL_UART_IRQHandler+0x250>)
 801c770:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801c772:	687b      	ldr	r3, [r7, #4]
 801c774:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801c776:	4618      	mov	r0, r3
 801c778:	f7fa fa1c 	bl	8016bb4 <HAL_DMA_Abort_IT>
 801c77c:	4603      	mov	r3, r0
 801c77e:	2b00      	cmp	r3, #0
 801c780:	d01d      	beq.n	801c7be <HAL_UART_IRQHandler+0x242>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801c782:	687b      	ldr	r3, [r7, #4]
 801c784:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801c786:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801c788:	687a      	ldr	r2, [r7, #4]
 801c78a:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 801c78c:	4610      	mov	r0, r2
 801c78e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801c790:	e015      	b.n	801c7be <HAL_UART_IRQHandler+0x242>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 801c792:	687b      	ldr	r3, [r7, #4]
 801c794:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 801c798:	6878      	ldr	r0, [r7, #4]
 801c79a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801c79c:	e00f      	b.n	801c7be <HAL_UART_IRQHandler+0x242>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 801c79e:	687b      	ldr	r3, [r7, #4]
 801c7a0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 801c7a4:	6878      	ldr	r0, [r7, #4]
 801c7a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801c7a8:	e009      	b.n	801c7be <HAL_UART_IRQHandler+0x242>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 801c7aa:	687b      	ldr	r3, [r7, #4]
 801c7ac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 801c7b0:	6878      	ldr	r0, [r7, #4]
 801c7b2:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 801c7b4:	687b      	ldr	r3, [r7, #4]
 801c7b6:	2200      	movs	r2, #0
 801c7b8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 801c7bc:	e117      	b.n	801c9ee <HAL_UART_IRQHandler+0x472>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801c7be:	bf00      	nop
    return;
 801c7c0:	e115      	b.n	801c9ee <HAL_UART_IRQHandler+0x472>
 801c7c2:	bf00      	nop
 801c7c4:	10000001 	.word	0x10000001
 801c7c8:	04000120 	.word	0x04000120
 801c7cc:	0801d4f1 	.word	0x0801d4f1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801c7d0:	687b      	ldr	r3, [r7, #4]
 801c7d2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801c7d4:	2b01      	cmp	r3, #1
 801c7d6:	f040 80af 	bne.w	801c938 <HAL_UART_IRQHandler+0x3bc>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 801c7da:	69fb      	ldr	r3, [r7, #28]
 801c7dc:	f003 0310 	and.w	r3, r3, #16
 801c7e0:	2b00      	cmp	r3, #0
 801c7e2:	f000 80a9 	beq.w	801c938 <HAL_UART_IRQHandler+0x3bc>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 801c7e6:	69bb      	ldr	r3, [r7, #24]
 801c7e8:	f003 0310 	and.w	r3, r3, #16
 801c7ec:	2b00      	cmp	r3, #0
 801c7ee:	f000 80a3 	beq.w	801c938 <HAL_UART_IRQHandler+0x3bc>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801c7f2:	687b      	ldr	r3, [r7, #4]
 801c7f4:	681b      	ldr	r3, [r3, #0]
 801c7f6:	2210      	movs	r2, #16
 801c7f8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801c7fa:	687b      	ldr	r3, [r7, #4]
 801c7fc:	681b      	ldr	r3, [r3, #0]
 801c7fe:	689b      	ldr	r3, [r3, #8]
 801c800:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801c804:	2b40      	cmp	r3, #64	; 0x40
 801c806:	d157      	bne.n	801c8b8 <HAL_UART_IRQHandler+0x33c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 801c808:	687b      	ldr	r3, [r7, #4]
 801c80a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801c80c:	681b      	ldr	r3, [r3, #0]
 801c80e:	685b      	ldr	r3, [r3, #4]
 801c810:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 801c812:	893b      	ldrh	r3, [r7, #8]
 801c814:	2b00      	cmp	r3, #0
 801c816:	f000 80ec 	beq.w	801c9f2 <HAL_UART_IRQHandler+0x476>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 801c81a:	687b      	ldr	r3, [r7, #4]
 801c81c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 801c820:	893a      	ldrh	r2, [r7, #8]
 801c822:	429a      	cmp	r2, r3
 801c824:	f080 80e5 	bcs.w	801c9f2 <HAL_UART_IRQHandler+0x476>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 801c828:	687b      	ldr	r3, [r7, #4]
 801c82a:	893a      	ldrh	r2, [r7, #8]
 801c82c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 801c830:	687b      	ldr	r3, [r7, #4]
 801c832:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801c834:	681b      	ldr	r3, [r3, #0]
 801c836:	681b      	ldr	r3, [r3, #0]
 801c838:	f003 0320 	and.w	r3, r3, #32
 801c83c:	2b00      	cmp	r3, #0
 801c83e:	d12b      	bne.n	801c898 <HAL_UART_IRQHandler+0x31c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801c840:	687b      	ldr	r3, [r7, #4]
 801c842:	681b      	ldr	r3, [r3, #0]
 801c844:	681a      	ldr	r2, [r3, #0]
 801c846:	687b      	ldr	r3, [r7, #4]
 801c848:	681b      	ldr	r3, [r3, #0]
 801c84a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 801c84e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801c850:	687b      	ldr	r3, [r7, #4]
 801c852:	681b      	ldr	r3, [r3, #0]
 801c854:	689a      	ldr	r2, [r3, #8]
 801c856:	687b      	ldr	r3, [r7, #4]
 801c858:	681b      	ldr	r3, [r3, #0]
 801c85a:	f022 0201 	bic.w	r2, r2, #1
 801c85e:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801c860:	687b      	ldr	r3, [r7, #4]
 801c862:	681b      	ldr	r3, [r3, #0]
 801c864:	689a      	ldr	r2, [r3, #8]
 801c866:	687b      	ldr	r3, [r7, #4]
 801c868:	681b      	ldr	r3, [r3, #0]
 801c86a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801c86e:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 801c870:	687b      	ldr	r3, [r7, #4]
 801c872:	2220      	movs	r2, #32
 801c874:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801c878:	687b      	ldr	r3, [r7, #4]
 801c87a:	2200      	movs	r2, #0
 801c87c:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801c87e:	687b      	ldr	r3, [r7, #4]
 801c880:	681b      	ldr	r3, [r3, #0]
 801c882:	681a      	ldr	r2, [r3, #0]
 801c884:	687b      	ldr	r3, [r7, #4]
 801c886:	681b      	ldr	r3, [r3, #0]
 801c888:	f022 0210 	bic.w	r2, r2, #16
 801c88c:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 801c88e:	687b      	ldr	r3, [r7, #4]
 801c890:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 801c892:	4618      	mov	r0, r3
 801c894:	f7fa f930 	bl	8016af8 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 801c898:	687b      	ldr	r3, [r7, #4]
 801c89a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 801c89e:	687a      	ldr	r2, [r7, #4]
 801c8a0:	f8b2 105c 	ldrh.w	r1, [r2, #92]	; 0x5c
 801c8a4:	687a      	ldr	r2, [r7, #4]
 801c8a6:	f8b2 205e 	ldrh.w	r2, [r2, #94]	; 0x5e
 801c8aa:	b292      	uxth	r2, r2
 801c8ac:	1a8a      	subs	r2, r1, r2
 801c8ae:	b292      	uxth	r2, r2
 801c8b0:	4611      	mov	r1, r2
 801c8b2:	6878      	ldr	r0, [r7, #4]
 801c8b4:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif
      }
      return;
 801c8b6:	e09c      	b.n	801c9f2 <HAL_UART_IRQHandler+0x476>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 801c8b8:	687b      	ldr	r3, [r7, #4]
 801c8ba:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801c8be:	687b      	ldr	r3, [r7, #4]
 801c8c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801c8c4:	b29b      	uxth	r3, r3
 801c8c6:	1ad3      	subs	r3, r2, r3
 801c8c8:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 801c8ca:	687b      	ldr	r3, [r7, #4]
 801c8cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801c8d0:	b29b      	uxth	r3, r3
 801c8d2:	2b00      	cmp	r3, #0
 801c8d4:	f000 808f 	beq.w	801c9f6 <HAL_UART_IRQHandler+0x47a>
          &&(nb_rx_data > 0U) )
 801c8d8:	897b      	ldrh	r3, [r7, #10]
 801c8da:	2b00      	cmp	r3, #0
 801c8dc:	f000 808b 	beq.w	801c9f6 <HAL_UART_IRQHandler+0x47a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801c8e0:	687b      	ldr	r3, [r7, #4]
 801c8e2:	681b      	ldr	r3, [r3, #0]
 801c8e4:	681a      	ldr	r2, [r3, #0]
 801c8e6:	687b      	ldr	r3, [r7, #4]
 801c8e8:	681b      	ldr	r3, [r3, #0]
 801c8ea:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 801c8ee:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801c8f0:	687b      	ldr	r3, [r7, #4]
 801c8f2:	681b      	ldr	r3, [r3, #0]
 801c8f4:	689b      	ldr	r3, [r3, #8]
 801c8f6:	687a      	ldr	r2, [r7, #4]
 801c8f8:	6812      	ldr	r2, [r2, #0]
 801c8fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801c8fe:	f023 0301 	bic.w	r3, r3, #1
 801c902:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801c904:	687b      	ldr	r3, [r7, #4]
 801c906:	2220      	movs	r2, #32
 801c908:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801c90c:	687b      	ldr	r3, [r7, #4]
 801c90e:	2200      	movs	r2, #0
 801c910:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801c912:	687b      	ldr	r3, [r7, #4]
 801c914:	2200      	movs	r2, #0
 801c916:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801c918:	687b      	ldr	r3, [r7, #4]
 801c91a:	681b      	ldr	r3, [r3, #0]
 801c91c:	681a      	ldr	r2, [r3, #0]
 801c91e:	687b      	ldr	r3, [r7, #4]
 801c920:	681b      	ldr	r3, [r3, #0]
 801c922:	f022 0210 	bic.w	r2, r2, #16
 801c926:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 801c928:	687b      	ldr	r3, [r7, #4]
 801c92a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 801c92e:	897a      	ldrh	r2, [r7, #10]
 801c930:	4611      	mov	r1, r2
 801c932:	6878      	ldr	r0, [r7, #4]
 801c934:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif
      }
      return;
 801c936:	e05e      	b.n	801c9f6 <HAL_UART_IRQHandler+0x47a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 801c938:	69fb      	ldr	r3, [r7, #28]
 801c93a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 801c93e:	2b00      	cmp	r3, #0
 801c940:	d00f      	beq.n	801c962 <HAL_UART_IRQHandler+0x3e6>
 801c942:	697b      	ldr	r3, [r7, #20]
 801c944:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 801c948:	2b00      	cmp	r3, #0
 801c94a:	d00a      	beq.n	801c962 <HAL_UART_IRQHandler+0x3e6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 801c94c:	687b      	ldr	r3, [r7, #4]
 801c94e:	681b      	ldr	r3, [r3, #0]
 801c950:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 801c954:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 801c956:	687b      	ldr	r3, [r7, #4]
 801c958:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 801c95c:	6878      	ldr	r0, [r7, #4]
 801c95e:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801c960:	e04c      	b.n	801c9fc <HAL_UART_IRQHandler+0x480>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 801c962:	69fb      	ldr	r3, [r7, #28]
 801c964:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801c968:	2b00      	cmp	r3, #0
 801c96a:	d012      	beq.n	801c992 <HAL_UART_IRQHandler+0x416>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 801c96c:	69bb      	ldr	r3, [r7, #24]
 801c96e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801c972:	2b00      	cmp	r3, #0
 801c974:	d104      	bne.n	801c980 <HAL_UART_IRQHandler+0x404>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801c976:	697b      	ldr	r3, [r7, #20]
 801c978:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801c97c:	2b00      	cmp	r3, #0
 801c97e:	d008      	beq.n	801c992 <HAL_UART_IRQHandler+0x416>
  {
    if (huart->TxISR != NULL)
 801c980:	687b      	ldr	r3, [r7, #4]
 801c982:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801c984:	2b00      	cmp	r3, #0
 801c986:	d038      	beq.n	801c9fa <HAL_UART_IRQHandler+0x47e>
    {
      huart->TxISR(huart);
 801c988:	687b      	ldr	r3, [r7, #4]
 801c98a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801c98c:	6878      	ldr	r0, [r7, #4]
 801c98e:	4798      	blx	r3
    }
    return;
 801c990:	e033      	b.n	801c9fa <HAL_UART_IRQHandler+0x47e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801c992:	69fb      	ldr	r3, [r7, #28]
 801c994:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801c998:	2b00      	cmp	r3, #0
 801c99a:	d008      	beq.n	801c9ae <HAL_UART_IRQHandler+0x432>
 801c99c:	69bb      	ldr	r3, [r7, #24]
 801c99e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801c9a2:	2b00      	cmp	r3, #0
 801c9a4:	d003      	beq.n	801c9ae <HAL_UART_IRQHandler+0x432>
  {
    UART_EndTransmit_IT(huart);
 801c9a6:	6878      	ldr	r0, [r7, #4]
 801c9a8:	f000 fece 	bl	801d748 <UART_EndTransmit_IT>
    return;
 801c9ac:	e026      	b.n	801c9fc <HAL_UART_IRQHandler+0x480>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 801c9ae:	69fb      	ldr	r3, [r7, #28]
 801c9b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 801c9b4:	2b00      	cmp	r3, #0
 801c9b6:	d00a      	beq.n	801c9ce <HAL_UART_IRQHandler+0x452>
 801c9b8:	69bb      	ldr	r3, [r7, #24]
 801c9ba:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 801c9be:	2b00      	cmp	r3, #0
 801c9c0:	d005      	beq.n	801c9ce <HAL_UART_IRQHandler+0x452>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 801c9c2:	687b      	ldr	r3, [r7, #4]
 801c9c4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 801c9c8:	6878      	ldr	r0, [r7, #4]
 801c9ca:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801c9cc:	e016      	b.n	801c9fc <HAL_UART_IRQHandler+0x480>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 801c9ce:	69fb      	ldr	r3, [r7, #28]
 801c9d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 801c9d4:	2b00      	cmp	r3, #0
 801c9d6:	d011      	beq.n	801c9fc <HAL_UART_IRQHandler+0x480>
 801c9d8:	69bb      	ldr	r3, [r7, #24]
 801c9da:	2b00      	cmp	r3, #0
 801c9dc:	da0e      	bge.n	801c9fc <HAL_UART_IRQHandler+0x480>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 801c9de:	687b      	ldr	r3, [r7, #4]
 801c9e0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 801c9e4:	6878      	ldr	r0, [r7, #4]
 801c9e6:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801c9e8:	e008      	b.n	801c9fc <HAL_UART_IRQHandler+0x480>
      return;
 801c9ea:	bf00      	nop
 801c9ec:	e006      	b.n	801c9fc <HAL_UART_IRQHandler+0x480>
    return;
 801c9ee:	bf00      	nop
 801c9f0:	e004      	b.n	801c9fc <HAL_UART_IRQHandler+0x480>
      return;
 801c9f2:	bf00      	nop
 801c9f4:	e002      	b.n	801c9fc <HAL_UART_IRQHandler+0x480>
      return;
 801c9f6:	bf00      	nop
 801c9f8:	e000      	b.n	801c9fc <HAL_UART_IRQHandler+0x480>
    return;
 801c9fa:	bf00      	nop
  }
}
 801c9fc:	3720      	adds	r7, #32
 801c9fe:	46bd      	mov	sp, r7
 801ca00:	bd80      	pop	{r7, pc}
 801ca02:	bf00      	nop

0801ca04 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801ca04:	b480      	push	{r7}
 801ca06:	b083      	sub	sp, #12
 801ca08:	af00      	add	r7, sp, #0
 801ca0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 801ca0c:	bf00      	nop
 801ca0e:	370c      	adds	r7, #12
 801ca10:	46bd      	mov	sp, r7
 801ca12:	bc80      	pop	{r7}
 801ca14:	4770      	bx	lr

0801ca16 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 801ca16:	b480      	push	{r7}
 801ca18:	b083      	sub	sp, #12
 801ca1a:	af00      	add	r7, sp, #0
 801ca1c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 801ca1e:	bf00      	nop
 801ca20:	370c      	adds	r7, #12
 801ca22:	46bd      	mov	sp, r7
 801ca24:	bc80      	pop	{r7}
 801ca26:	4770      	bx	lr

0801ca28 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 801ca28:	b480      	push	{r7}
 801ca2a:	b083      	sub	sp, #12
 801ca2c:	af00      	add	r7, sp, #0
 801ca2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 801ca30:	bf00      	nop
 801ca32:	370c      	adds	r7, #12
 801ca34:	46bd      	mov	sp, r7
 801ca36:	bc80      	pop	{r7}
 801ca38:	4770      	bx	lr

0801ca3a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 801ca3a:	b480      	push	{r7}
 801ca3c:	b083      	sub	sp, #12
 801ca3e:	af00      	add	r7, sp, #0
 801ca40:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 801ca42:	bf00      	nop
 801ca44:	370c      	adds	r7, #12
 801ca46:	46bd      	mov	sp, r7
 801ca48:	bc80      	pop	{r7}
 801ca4a:	4770      	bx	lr

0801ca4c <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 801ca4c:	b480      	push	{r7}
 801ca4e:	b083      	sub	sp, #12
 801ca50:	af00      	add	r7, sp, #0
 801ca52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 801ca54:	bf00      	nop
 801ca56:	370c      	adds	r7, #12
 801ca58:	46bd      	mov	sp, r7
 801ca5a:	bc80      	pop	{r7}
 801ca5c:	4770      	bx	lr

0801ca5e <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 801ca5e:	b480      	push	{r7}
 801ca60:	b083      	sub	sp, #12
 801ca62:	af00      	add	r7, sp, #0
 801ca64:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 801ca66:	bf00      	nop
 801ca68:	370c      	adds	r7, #12
 801ca6a:	46bd      	mov	sp, r7
 801ca6c:	bc80      	pop	{r7}
 801ca6e:	4770      	bx	lr

0801ca70 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 801ca70:	b480      	push	{r7}
 801ca72:	b083      	sub	sp, #12
 801ca74:	af00      	add	r7, sp, #0
 801ca76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 801ca78:	bf00      	nop
 801ca7a:	370c      	adds	r7, #12
 801ca7c:	46bd      	mov	sp, r7
 801ca7e:	bc80      	pop	{r7}
 801ca80:	4770      	bx	lr

0801ca82 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 801ca82:	b480      	push	{r7}
 801ca84:	b083      	sub	sp, #12
 801ca86:	af00      	add	r7, sp, #0
 801ca88:	6078      	str	r0, [r7, #4]
 801ca8a:	460b      	mov	r3, r1
 801ca8c:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 801ca8e:	bf00      	nop
 801ca90:	370c      	adds	r7, #12
 801ca92:	46bd      	mov	sp, r7
 801ca94:	bc80      	pop	{r7}
 801ca96:	4770      	bx	lr

0801ca98 <HAL_UART_GetState>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 801ca98:	b480      	push	{r7}
 801ca9a:	b085      	sub	sp, #20
 801ca9c:	af00      	add	r7, sp, #0
 801ca9e:	6078      	str	r0, [r7, #4]
  uint32_t temp1;
  uint32_t temp2;
  temp1 = huart->gState;
 801caa0:	687b      	ldr	r3, [r7, #4]
 801caa2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801caa6:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 801caa8:	687b      	ldr	r3, [r7, #4]
 801caaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801caae:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 801cab0:	68fa      	ldr	r2, [r7, #12]
 801cab2:	68bb      	ldr	r3, [r7, #8]
 801cab4:	4313      	orrs	r3, r2
}
 801cab6:	4618      	mov	r0, r3
 801cab8:	3714      	adds	r7, #20
 801caba:	46bd      	mov	sp, r7
 801cabc:	bc80      	pop	{r7}
 801cabe:	4770      	bx	lr

0801cac0 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 801cac0:	b480      	push	{r7}
 801cac2:	b083      	sub	sp, #12
 801cac4:	af00      	add	r7, sp, #0
 801cac6:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 801cac8:	687b      	ldr	r3, [r7, #4]
 801caca:	4a1a      	ldr	r2, [pc, #104]	; (801cb34 <UART_InitCallbacksToDefault+0x74>)
 801cacc:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 801cad0:	687b      	ldr	r3, [r7, #4]
 801cad2:	4a19      	ldr	r2, [pc, #100]	; (801cb38 <UART_InitCallbacksToDefault+0x78>)
 801cad4:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 801cad8:	687b      	ldr	r3, [r7, #4]
 801cada:	4a18      	ldr	r2, [pc, #96]	; (801cb3c <UART_InitCallbacksToDefault+0x7c>)
 801cadc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 801cae0:	687b      	ldr	r3, [r7, #4]
 801cae2:	4a17      	ldr	r2, [pc, #92]	; (801cb40 <UART_InitCallbacksToDefault+0x80>)
 801cae4:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 801cae8:	687b      	ldr	r3, [r7, #4]
 801caea:	4a16      	ldr	r2, [pc, #88]	; (801cb44 <UART_InitCallbacksToDefault+0x84>)
 801caec:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 801caf0:	687b      	ldr	r3, [r7, #4]
 801caf2:	4a15      	ldr	r2, [pc, #84]	; (801cb48 <UART_InitCallbacksToDefault+0x88>)
 801caf4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 801caf8:	687b      	ldr	r3, [r7, #4]
 801cafa:	4a14      	ldr	r2, [pc, #80]	; (801cb4c <UART_InitCallbacksToDefault+0x8c>)
 801cafc:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 801cb00:	687b      	ldr	r3, [r7, #4]
 801cb02:	4a13      	ldr	r2, [pc, #76]	; (801cb50 <UART_InitCallbacksToDefault+0x90>)
 801cb04:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 801cb08:	687b      	ldr	r3, [r7, #4]
 801cb0a:	4a12      	ldr	r2, [pc, #72]	; (801cb54 <UART_InitCallbacksToDefault+0x94>)
 801cb0c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 801cb10:	687b      	ldr	r3, [r7, #4]
 801cb12:	4a11      	ldr	r2, [pc, #68]	; (801cb58 <UART_InitCallbacksToDefault+0x98>)
 801cb14:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 801cb18:	687b      	ldr	r3, [r7, #4]
 801cb1a:	4a10      	ldr	r2, [pc, #64]	; (801cb5c <UART_InitCallbacksToDefault+0x9c>)
 801cb1c:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 801cb20:	687b      	ldr	r3, [r7, #4]
 801cb22:	4a0f      	ldr	r2, [pc, #60]	; (801cb60 <UART_InitCallbacksToDefault+0xa0>)
 801cb24:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc

}
 801cb28:	bf00      	nop
 801cb2a:	370c      	adds	r7, #12
 801cb2c:	46bd      	mov	sp, r7
 801cb2e:	bc80      	pop	{r7}
 801cb30:	4770      	bx	lr
 801cb32:	bf00      	nop
 801cb34:	0801ca05 	.word	0x0801ca05
 801cb38:	08010409 	.word	0x08010409
 801cb3c:	0801ca29 	.word	0x0801ca29
 801cb40:	0801ca17 	.word	0x0801ca17
 801cb44:	0801ca3b 	.word	0x0801ca3b
 801cb48:	0801ca4d 	.word	0x0801ca4d
 801cb4c:	0801ca5f 	.word	0x0801ca5f
 801cb50:	0801ca71 	.word	0x0801ca71
 801cb54:	0801dd61 	.word	0x0801dd61
 801cb58:	0801dd73 	.word	0x0801dd73
 801cb5c:	0801dd85 	.word	0x0801dd85
 801cb60:	0801ca83 	.word	0x0801ca83

0801cb64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 801cb64:	b5b0      	push	{r4, r5, r7, lr}
 801cb66:	b088      	sub	sp, #32
 801cb68:	af00      	add	r7, sp, #0
 801cb6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801cb6c:	2300      	movs	r3, #0
 801cb6e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 801cb70:	687b      	ldr	r3, [r7, #4]
 801cb72:	689a      	ldr	r2, [r3, #8]
 801cb74:	687b      	ldr	r3, [r7, #4]
 801cb76:	691b      	ldr	r3, [r3, #16]
 801cb78:	431a      	orrs	r2, r3
 801cb7a:	687b      	ldr	r3, [r7, #4]
 801cb7c:	695b      	ldr	r3, [r3, #20]
 801cb7e:	431a      	orrs	r2, r3
 801cb80:	687b      	ldr	r3, [r7, #4]
 801cb82:	69db      	ldr	r3, [r3, #28]
 801cb84:	4313      	orrs	r3, r2
 801cb86:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801cb88:	687b      	ldr	r3, [r7, #4]
 801cb8a:	681b      	ldr	r3, [r3, #0]
 801cb8c:	681a      	ldr	r2, [r3, #0]
 801cb8e:	4bab      	ldr	r3, [pc, #684]	; (801ce3c <UART_SetConfig+0x2d8>)
 801cb90:	4013      	ands	r3, r2
 801cb92:	687a      	ldr	r2, [r7, #4]
 801cb94:	6812      	ldr	r2, [r2, #0]
 801cb96:	69f9      	ldr	r1, [r7, #28]
 801cb98:	430b      	orrs	r3, r1
 801cb9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801cb9c:	687b      	ldr	r3, [r7, #4]
 801cb9e:	681b      	ldr	r3, [r3, #0]
 801cba0:	685b      	ldr	r3, [r3, #4]
 801cba2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 801cba6:	687b      	ldr	r3, [r7, #4]
 801cba8:	68da      	ldr	r2, [r3, #12]
 801cbaa:	687b      	ldr	r3, [r7, #4]
 801cbac:	681b      	ldr	r3, [r3, #0]
 801cbae:	430a      	orrs	r2, r1
 801cbb0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 801cbb2:	687b      	ldr	r3, [r7, #4]
 801cbb4:	699b      	ldr	r3, [r3, #24]
 801cbb6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 801cbb8:	687b      	ldr	r3, [r7, #4]
 801cbba:	681b      	ldr	r3, [r3, #0]
 801cbbc:	4aa0      	ldr	r2, [pc, #640]	; (801ce40 <UART_SetConfig+0x2dc>)
 801cbbe:	4293      	cmp	r3, r2
 801cbc0:	d004      	beq.n	801cbcc <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 801cbc2:	687b      	ldr	r3, [r7, #4]
 801cbc4:	6a1b      	ldr	r3, [r3, #32]
 801cbc6:	69fa      	ldr	r2, [r7, #28]
 801cbc8:	4313      	orrs	r3, r2
 801cbca:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801cbcc:	687b      	ldr	r3, [r7, #4]
 801cbce:	681b      	ldr	r3, [r3, #0]
 801cbd0:	689b      	ldr	r3, [r3, #8]
 801cbd2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 801cbd6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 801cbda:	687a      	ldr	r2, [r7, #4]
 801cbdc:	6812      	ldr	r2, [r2, #0]
 801cbde:	69f9      	ldr	r1, [r7, #28]
 801cbe0:	430b      	orrs	r3, r1
 801cbe2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 801cbe4:	687b      	ldr	r3, [r7, #4]
 801cbe6:	681b      	ldr	r3, [r3, #0]
 801cbe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801cbea:	f023 010f 	bic.w	r1, r3, #15
 801cbee:	687b      	ldr	r3, [r7, #4]
 801cbf0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801cbf2:	687b      	ldr	r3, [r7, #4]
 801cbf4:	681b      	ldr	r3, [r3, #0]
 801cbf6:	430a      	orrs	r2, r1
 801cbf8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801cbfa:	687b      	ldr	r3, [r7, #4]
 801cbfc:	681b      	ldr	r3, [r3, #0]
 801cbfe:	4a91      	ldr	r2, [pc, #580]	; (801ce44 <UART_SetConfig+0x2e0>)
 801cc00:	4293      	cmp	r3, r2
 801cc02:	d122      	bne.n	801cc4a <UART_SetConfig+0xe6>
 801cc04:	2003      	movs	r0, #3
 801cc06:	f7ff fa05 	bl	801c014 <LL_RCC_GetUSARTClockSource>
 801cc0a:	4603      	mov	r3, r0
 801cc0c:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 801cc10:	2b03      	cmp	r3, #3
 801cc12:	d817      	bhi.n	801cc44 <UART_SetConfig+0xe0>
 801cc14:	a201      	add	r2, pc, #4	; (adr r2, 801cc1c <UART_SetConfig+0xb8>)
 801cc16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cc1a:	bf00      	nop
 801cc1c:	0801cc2d 	.word	0x0801cc2d
 801cc20:	0801cc39 	.word	0x0801cc39
 801cc24:	0801cc33 	.word	0x0801cc33
 801cc28:	0801cc3f 	.word	0x0801cc3f
 801cc2c:	2301      	movs	r3, #1
 801cc2e:	76fb      	strb	r3, [r7, #27]
 801cc30:	e072      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801cc32:	2302      	movs	r3, #2
 801cc34:	76fb      	strb	r3, [r7, #27]
 801cc36:	e06f      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801cc38:	2304      	movs	r3, #4
 801cc3a:	76fb      	strb	r3, [r7, #27]
 801cc3c:	e06c      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801cc3e:	2308      	movs	r3, #8
 801cc40:	76fb      	strb	r3, [r7, #27]
 801cc42:	e069      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801cc44:	2310      	movs	r3, #16
 801cc46:	76fb      	strb	r3, [r7, #27]
 801cc48:	e066      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801cc4a:	687b      	ldr	r3, [r7, #4]
 801cc4c:	681b      	ldr	r3, [r3, #0]
 801cc4e:	4a7e      	ldr	r2, [pc, #504]	; (801ce48 <UART_SetConfig+0x2e4>)
 801cc50:	4293      	cmp	r3, r2
 801cc52:	d134      	bne.n	801ccbe <UART_SetConfig+0x15a>
 801cc54:	200c      	movs	r0, #12
 801cc56:	f7ff f9dd 	bl	801c014 <LL_RCC_GetUSARTClockSource>
 801cc5a:	4603      	mov	r3, r0
 801cc5c:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 801cc60:	2b0c      	cmp	r3, #12
 801cc62:	d829      	bhi.n	801ccb8 <UART_SetConfig+0x154>
 801cc64:	a201      	add	r2, pc, #4	; (adr r2, 801cc6c <UART_SetConfig+0x108>)
 801cc66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cc6a:	bf00      	nop
 801cc6c:	0801cca1 	.word	0x0801cca1
 801cc70:	0801ccb9 	.word	0x0801ccb9
 801cc74:	0801ccb9 	.word	0x0801ccb9
 801cc78:	0801ccb9 	.word	0x0801ccb9
 801cc7c:	0801ccad 	.word	0x0801ccad
 801cc80:	0801ccb9 	.word	0x0801ccb9
 801cc84:	0801ccb9 	.word	0x0801ccb9
 801cc88:	0801ccb9 	.word	0x0801ccb9
 801cc8c:	0801cca7 	.word	0x0801cca7
 801cc90:	0801ccb9 	.word	0x0801ccb9
 801cc94:	0801ccb9 	.word	0x0801ccb9
 801cc98:	0801ccb9 	.word	0x0801ccb9
 801cc9c:	0801ccb3 	.word	0x0801ccb3
 801cca0:	2300      	movs	r3, #0
 801cca2:	76fb      	strb	r3, [r7, #27]
 801cca4:	e038      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801cca6:	2302      	movs	r3, #2
 801cca8:	76fb      	strb	r3, [r7, #27]
 801ccaa:	e035      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801ccac:	2304      	movs	r3, #4
 801ccae:	76fb      	strb	r3, [r7, #27]
 801ccb0:	e032      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801ccb2:	2308      	movs	r3, #8
 801ccb4:	76fb      	strb	r3, [r7, #27]
 801ccb6:	e02f      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801ccb8:	2310      	movs	r3, #16
 801ccba:	76fb      	strb	r3, [r7, #27]
 801ccbc:	e02c      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801ccbe:	687b      	ldr	r3, [r7, #4]
 801ccc0:	681b      	ldr	r3, [r3, #0]
 801ccc2:	4a5f      	ldr	r2, [pc, #380]	; (801ce40 <UART_SetConfig+0x2dc>)
 801ccc4:	4293      	cmp	r3, r2
 801ccc6:	d125      	bne.n	801cd14 <UART_SetConfig+0x1b0>
 801ccc8:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 801cccc:	f7ff f9b4 	bl	801c038 <LL_RCC_GetLPUARTClockSource>
 801ccd0:	4603      	mov	r3, r0
 801ccd2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 801ccd6:	d017      	beq.n	801cd08 <UART_SetConfig+0x1a4>
 801ccd8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 801ccdc:	d817      	bhi.n	801cd0e <UART_SetConfig+0x1aa>
 801ccde:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801cce2:	d00b      	beq.n	801ccfc <UART_SetConfig+0x198>
 801cce4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801cce8:	d811      	bhi.n	801cd0e <UART_SetConfig+0x1aa>
 801ccea:	2b00      	cmp	r3, #0
 801ccec:	d003      	beq.n	801ccf6 <UART_SetConfig+0x192>
 801ccee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801ccf2:	d006      	beq.n	801cd02 <UART_SetConfig+0x19e>
 801ccf4:	e00b      	b.n	801cd0e <UART_SetConfig+0x1aa>
 801ccf6:	2300      	movs	r3, #0
 801ccf8:	76fb      	strb	r3, [r7, #27]
 801ccfa:	e00d      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801ccfc:	2302      	movs	r3, #2
 801ccfe:	76fb      	strb	r3, [r7, #27]
 801cd00:	e00a      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801cd02:	2304      	movs	r3, #4
 801cd04:	76fb      	strb	r3, [r7, #27]
 801cd06:	e007      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801cd08:	2308      	movs	r3, #8
 801cd0a:	76fb      	strb	r3, [r7, #27]
 801cd0c:	e004      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801cd0e:	2310      	movs	r3, #16
 801cd10:	76fb      	strb	r3, [r7, #27]
 801cd12:	e001      	b.n	801cd18 <UART_SetConfig+0x1b4>
 801cd14:	2310      	movs	r3, #16
 801cd16:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 801cd18:	687b      	ldr	r3, [r7, #4]
 801cd1a:	681b      	ldr	r3, [r3, #0]
 801cd1c:	4a48      	ldr	r2, [pc, #288]	; (801ce40 <UART_SetConfig+0x2dc>)
 801cd1e:	4293      	cmp	r3, r2
 801cd20:	f040 8098 	bne.w	801ce54 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801cd24:	7efb      	ldrb	r3, [r7, #27]
 801cd26:	2b08      	cmp	r3, #8
 801cd28:	d823      	bhi.n	801cd72 <UART_SetConfig+0x20e>
 801cd2a:	a201      	add	r2, pc, #4	; (adr r2, 801cd30 <UART_SetConfig+0x1cc>)
 801cd2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cd30:	0801cd55 	.word	0x0801cd55
 801cd34:	0801cd73 	.word	0x0801cd73
 801cd38:	0801cd5d 	.word	0x0801cd5d
 801cd3c:	0801cd73 	.word	0x0801cd73
 801cd40:	0801cd63 	.word	0x0801cd63
 801cd44:	0801cd73 	.word	0x0801cd73
 801cd48:	0801cd73 	.word	0x0801cd73
 801cd4c:	0801cd73 	.word	0x0801cd73
 801cd50:	0801cd6b 	.word	0x0801cd6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801cd54:	f7fd f944 	bl	8019fe0 <HAL_RCC_GetPCLK1Freq>
 801cd58:	6178      	str	r0, [r7, #20]
        break;
 801cd5a:	e00f      	b.n	801cd7c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801cd5c:	4b3b      	ldr	r3, [pc, #236]	; (801ce4c <UART_SetConfig+0x2e8>)
 801cd5e:	617b      	str	r3, [r7, #20]
        break;
 801cd60:	e00c      	b.n	801cd7c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801cd62:	f7fd f889 	bl	8019e78 <HAL_RCC_GetSysClockFreq>
 801cd66:	6178      	str	r0, [r7, #20]
        break;
 801cd68:	e008      	b.n	801cd7c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801cd6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801cd6e:	617b      	str	r3, [r7, #20]
        break;
 801cd70:	e004      	b.n	801cd7c <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 801cd72:	2300      	movs	r3, #0
 801cd74:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 801cd76:	2301      	movs	r3, #1
 801cd78:	76bb      	strb	r3, [r7, #26]
        break;
 801cd7a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801cd7c:	697b      	ldr	r3, [r7, #20]
 801cd7e:	2b00      	cmp	r3, #0
 801cd80:	f000 8128 	beq.w	801cfd4 <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 801cd84:	687b      	ldr	r3, [r7, #4]
 801cd86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cd88:	4a31      	ldr	r2, [pc, #196]	; (801ce50 <UART_SetConfig+0x2ec>)
 801cd8a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801cd8e:	461a      	mov	r2, r3
 801cd90:	697b      	ldr	r3, [r7, #20]
 801cd92:	fbb3 f3f2 	udiv	r3, r3, r2
 801cd96:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801cd98:	687b      	ldr	r3, [r7, #4]
 801cd9a:	685a      	ldr	r2, [r3, #4]
 801cd9c:	4613      	mov	r3, r2
 801cd9e:	005b      	lsls	r3, r3, #1
 801cda0:	4413      	add	r3, r2
 801cda2:	68ba      	ldr	r2, [r7, #8]
 801cda4:	429a      	cmp	r2, r3
 801cda6:	d305      	bcc.n	801cdb4 <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801cda8:	687b      	ldr	r3, [r7, #4]
 801cdaa:	685b      	ldr	r3, [r3, #4]
 801cdac:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801cdae:	68ba      	ldr	r2, [r7, #8]
 801cdb0:	429a      	cmp	r2, r3
 801cdb2:	d902      	bls.n	801cdba <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 801cdb4:	2301      	movs	r3, #1
 801cdb6:	76bb      	strb	r3, [r7, #26]
 801cdb8:	e10c      	b.n	801cfd4 <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801cdba:	697b      	ldr	r3, [r7, #20]
 801cdbc:	4618      	mov	r0, r3
 801cdbe:	f04f 0100 	mov.w	r1, #0
 801cdc2:	687b      	ldr	r3, [r7, #4]
 801cdc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cdc6:	4a22      	ldr	r2, [pc, #136]	; (801ce50 <UART_SetConfig+0x2ec>)
 801cdc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801cdcc:	b29a      	uxth	r2, r3
 801cdce:	f04f 0300 	mov.w	r3, #0
 801cdd2:	f7e4 fe4b 	bl	8001a6c <__aeabi_uldivmod>
 801cdd6:	4602      	mov	r2, r0
 801cdd8:	460b      	mov	r3, r1
 801cdda:	4610      	mov	r0, r2
 801cddc:	4619      	mov	r1, r3
 801cdde:	f04f 0200 	mov.w	r2, #0
 801cde2:	f04f 0300 	mov.w	r3, #0
 801cde6:	020b      	lsls	r3, r1, #8
 801cde8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801cdec:	0202      	lsls	r2, r0, #8
 801cdee:	6879      	ldr	r1, [r7, #4]
 801cdf0:	6849      	ldr	r1, [r1, #4]
 801cdf2:	0849      	lsrs	r1, r1, #1
 801cdf4:	4608      	mov	r0, r1
 801cdf6:	f04f 0100 	mov.w	r1, #0
 801cdfa:	1814      	adds	r4, r2, r0
 801cdfc:	eb43 0501 	adc.w	r5, r3, r1
 801ce00:	687b      	ldr	r3, [r7, #4]
 801ce02:	685b      	ldr	r3, [r3, #4]
 801ce04:	461a      	mov	r2, r3
 801ce06:	f04f 0300 	mov.w	r3, #0
 801ce0a:	4620      	mov	r0, r4
 801ce0c:	4629      	mov	r1, r5
 801ce0e:	f7e4 fe2d 	bl	8001a6c <__aeabi_uldivmod>
 801ce12:	4602      	mov	r2, r0
 801ce14:	460b      	mov	r3, r1
 801ce16:	4613      	mov	r3, r2
 801ce18:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801ce1a:	693b      	ldr	r3, [r7, #16]
 801ce1c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 801ce20:	d308      	bcc.n	801ce34 <UART_SetConfig+0x2d0>
 801ce22:	693b      	ldr	r3, [r7, #16]
 801ce24:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801ce28:	d204      	bcs.n	801ce34 <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 801ce2a:	687b      	ldr	r3, [r7, #4]
 801ce2c:	681b      	ldr	r3, [r3, #0]
 801ce2e:	693a      	ldr	r2, [r7, #16]
 801ce30:	60da      	str	r2, [r3, #12]
 801ce32:	e0cf      	b.n	801cfd4 <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 801ce34:	2301      	movs	r3, #1
 801ce36:	76bb      	strb	r3, [r7, #26]
 801ce38:	e0cc      	b.n	801cfd4 <UART_SetConfig+0x470>
 801ce3a:	bf00      	nop
 801ce3c:	cfff69f3 	.word	0xcfff69f3
 801ce40:	40008000 	.word	0x40008000
 801ce44:	40013800 	.word	0x40013800
 801ce48:	40004400 	.word	0x40004400
 801ce4c:	00f42400 	.word	0x00f42400
 801ce50:	08024de4 	.word	0x08024de4
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801ce54:	687b      	ldr	r3, [r7, #4]
 801ce56:	69db      	ldr	r3, [r3, #28]
 801ce58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801ce5c:	d165      	bne.n	801cf2a <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 801ce5e:	7efb      	ldrb	r3, [r7, #27]
 801ce60:	2b08      	cmp	r3, #8
 801ce62:	d828      	bhi.n	801ceb6 <UART_SetConfig+0x352>
 801ce64:	a201      	add	r2, pc, #4	; (adr r2, 801ce6c <UART_SetConfig+0x308>)
 801ce66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ce6a:	bf00      	nop
 801ce6c:	0801ce91 	.word	0x0801ce91
 801ce70:	0801ce99 	.word	0x0801ce99
 801ce74:	0801cea1 	.word	0x0801cea1
 801ce78:	0801ceb7 	.word	0x0801ceb7
 801ce7c:	0801cea7 	.word	0x0801cea7
 801ce80:	0801ceb7 	.word	0x0801ceb7
 801ce84:	0801ceb7 	.word	0x0801ceb7
 801ce88:	0801ceb7 	.word	0x0801ceb7
 801ce8c:	0801ceaf 	.word	0x0801ceaf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801ce90:	f7fd f8a6 	bl	8019fe0 <HAL_RCC_GetPCLK1Freq>
 801ce94:	6178      	str	r0, [r7, #20]
        break;
 801ce96:	e013      	b.n	801cec0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801ce98:	f7fd f8b4 	bl	801a004 <HAL_RCC_GetPCLK2Freq>
 801ce9c:	6178      	str	r0, [r7, #20]
        break;
 801ce9e:	e00f      	b.n	801cec0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801cea0:	4b56      	ldr	r3, [pc, #344]	; (801cffc <UART_SetConfig+0x498>)
 801cea2:	617b      	str	r3, [r7, #20]
        break;
 801cea4:	e00c      	b.n	801cec0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801cea6:	f7fc ffe7 	bl	8019e78 <HAL_RCC_GetSysClockFreq>
 801ceaa:	6178      	str	r0, [r7, #20]
        break;
 801ceac:	e008      	b.n	801cec0 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801ceae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801ceb2:	617b      	str	r3, [r7, #20]
        break;
 801ceb4:	e004      	b.n	801cec0 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 801ceb6:	2300      	movs	r3, #0
 801ceb8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 801ceba:	2301      	movs	r3, #1
 801cebc:	76bb      	strb	r3, [r7, #26]
        break;
 801cebe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801cec0:	697b      	ldr	r3, [r7, #20]
 801cec2:	2b00      	cmp	r3, #0
 801cec4:	f000 8086 	beq.w	801cfd4 <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801cec8:	687b      	ldr	r3, [r7, #4]
 801ceca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cecc:	4a4c      	ldr	r2, [pc, #304]	; (801d000 <UART_SetConfig+0x49c>)
 801cece:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801ced2:	461a      	mov	r2, r3
 801ced4:	697b      	ldr	r3, [r7, #20]
 801ced6:	fbb3 f3f2 	udiv	r3, r3, r2
 801ceda:	005a      	lsls	r2, r3, #1
 801cedc:	687b      	ldr	r3, [r7, #4]
 801cede:	685b      	ldr	r3, [r3, #4]
 801cee0:	085b      	lsrs	r3, r3, #1
 801cee2:	441a      	add	r2, r3
 801cee4:	687b      	ldr	r3, [r7, #4]
 801cee6:	685b      	ldr	r3, [r3, #4]
 801cee8:	fbb2 f3f3 	udiv	r3, r2, r3
 801ceec:	b29b      	uxth	r3, r3
 801ceee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801cef0:	693b      	ldr	r3, [r7, #16]
 801cef2:	2b0f      	cmp	r3, #15
 801cef4:	d916      	bls.n	801cf24 <UART_SetConfig+0x3c0>
 801cef6:	693b      	ldr	r3, [r7, #16]
 801cef8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801cefc:	d212      	bcs.n	801cf24 <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801cefe:	693b      	ldr	r3, [r7, #16]
 801cf00:	b29b      	uxth	r3, r3
 801cf02:	f023 030f 	bic.w	r3, r3, #15
 801cf06:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801cf08:	693b      	ldr	r3, [r7, #16]
 801cf0a:	085b      	lsrs	r3, r3, #1
 801cf0c:	b29b      	uxth	r3, r3
 801cf0e:	f003 0307 	and.w	r3, r3, #7
 801cf12:	b29a      	uxth	r2, r3
 801cf14:	89fb      	ldrh	r3, [r7, #14]
 801cf16:	4313      	orrs	r3, r2
 801cf18:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 801cf1a:	687b      	ldr	r3, [r7, #4]
 801cf1c:	681b      	ldr	r3, [r3, #0]
 801cf1e:	89fa      	ldrh	r2, [r7, #14]
 801cf20:	60da      	str	r2, [r3, #12]
 801cf22:	e057      	b.n	801cfd4 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 801cf24:	2301      	movs	r3, #1
 801cf26:	76bb      	strb	r3, [r7, #26]
 801cf28:	e054      	b.n	801cfd4 <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 801cf2a:	7efb      	ldrb	r3, [r7, #27]
 801cf2c:	2b08      	cmp	r3, #8
 801cf2e:	d828      	bhi.n	801cf82 <UART_SetConfig+0x41e>
 801cf30:	a201      	add	r2, pc, #4	; (adr r2, 801cf38 <UART_SetConfig+0x3d4>)
 801cf32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cf36:	bf00      	nop
 801cf38:	0801cf5d 	.word	0x0801cf5d
 801cf3c:	0801cf65 	.word	0x0801cf65
 801cf40:	0801cf6d 	.word	0x0801cf6d
 801cf44:	0801cf83 	.word	0x0801cf83
 801cf48:	0801cf73 	.word	0x0801cf73
 801cf4c:	0801cf83 	.word	0x0801cf83
 801cf50:	0801cf83 	.word	0x0801cf83
 801cf54:	0801cf83 	.word	0x0801cf83
 801cf58:	0801cf7b 	.word	0x0801cf7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801cf5c:	f7fd f840 	bl	8019fe0 <HAL_RCC_GetPCLK1Freq>
 801cf60:	6178      	str	r0, [r7, #20]
        break;
 801cf62:	e013      	b.n	801cf8c <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 801cf64:	f7fd f84e 	bl	801a004 <HAL_RCC_GetPCLK2Freq>
 801cf68:	6178      	str	r0, [r7, #20]
        break;
 801cf6a:	e00f      	b.n	801cf8c <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 801cf6c:	4b23      	ldr	r3, [pc, #140]	; (801cffc <UART_SetConfig+0x498>)
 801cf6e:	617b      	str	r3, [r7, #20]
        break;
 801cf70:	e00c      	b.n	801cf8c <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801cf72:	f7fc ff81 	bl	8019e78 <HAL_RCC_GetSysClockFreq>
 801cf76:	6178      	str	r0, [r7, #20]
        break;
 801cf78:	e008      	b.n	801cf8c <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801cf7a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801cf7e:	617b      	str	r3, [r7, #20]
        break;
 801cf80:	e004      	b.n	801cf8c <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 801cf82:	2300      	movs	r3, #0
 801cf84:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 801cf86:	2301      	movs	r3, #1
 801cf88:	76bb      	strb	r3, [r7, #26]
        break;
 801cf8a:	bf00      	nop
    }

    if (pclk != 0U)
 801cf8c:	697b      	ldr	r3, [r7, #20]
 801cf8e:	2b00      	cmp	r3, #0
 801cf90:	d020      	beq.n	801cfd4 <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801cf92:	687b      	ldr	r3, [r7, #4]
 801cf94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801cf96:	4a1a      	ldr	r2, [pc, #104]	; (801d000 <UART_SetConfig+0x49c>)
 801cf98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801cf9c:	461a      	mov	r2, r3
 801cf9e:	697b      	ldr	r3, [r7, #20]
 801cfa0:	fbb3 f2f2 	udiv	r2, r3, r2
 801cfa4:	687b      	ldr	r3, [r7, #4]
 801cfa6:	685b      	ldr	r3, [r3, #4]
 801cfa8:	085b      	lsrs	r3, r3, #1
 801cfaa:	441a      	add	r2, r3
 801cfac:	687b      	ldr	r3, [r7, #4]
 801cfae:	685b      	ldr	r3, [r3, #4]
 801cfb0:	fbb2 f3f3 	udiv	r3, r2, r3
 801cfb4:	b29b      	uxth	r3, r3
 801cfb6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801cfb8:	693b      	ldr	r3, [r7, #16]
 801cfba:	2b0f      	cmp	r3, #15
 801cfbc:	d908      	bls.n	801cfd0 <UART_SetConfig+0x46c>
 801cfbe:	693b      	ldr	r3, [r7, #16]
 801cfc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801cfc4:	d204      	bcs.n	801cfd0 <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 801cfc6:	687b      	ldr	r3, [r7, #4]
 801cfc8:	681b      	ldr	r3, [r3, #0]
 801cfca:	693a      	ldr	r2, [r7, #16]
 801cfcc:	60da      	str	r2, [r3, #12]
 801cfce:	e001      	b.n	801cfd4 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 801cfd0:	2301      	movs	r3, #1
 801cfd2:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 801cfd4:	687b      	ldr	r3, [r7, #4]
 801cfd6:	2201      	movs	r2, #1
 801cfd8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 801cfdc:	687b      	ldr	r3, [r7, #4]
 801cfde:	2201      	movs	r2, #1
 801cfe0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 801cfe4:	687b      	ldr	r3, [r7, #4]
 801cfe6:	2200      	movs	r2, #0
 801cfe8:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 801cfea:	687b      	ldr	r3, [r7, #4]
 801cfec:	2200      	movs	r2, #0
 801cfee:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 801cff0:	7ebb      	ldrb	r3, [r7, #26]
}
 801cff2:	4618      	mov	r0, r3
 801cff4:	3720      	adds	r7, #32
 801cff6:	46bd      	mov	sp, r7
 801cff8:	bdb0      	pop	{r4, r5, r7, pc}
 801cffa:	bf00      	nop
 801cffc:	00f42400 	.word	0x00f42400
 801d000:	08024de4 	.word	0x08024de4

0801d004 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 801d004:	b480      	push	{r7}
 801d006:	b083      	sub	sp, #12
 801d008:	af00      	add	r7, sp, #0
 801d00a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 801d00c:	687b      	ldr	r3, [r7, #4]
 801d00e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d010:	f003 0301 	and.w	r3, r3, #1
 801d014:	2b00      	cmp	r3, #0
 801d016:	d00a      	beq.n	801d02e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 801d018:	687b      	ldr	r3, [r7, #4]
 801d01a:	681b      	ldr	r3, [r3, #0]
 801d01c:	685b      	ldr	r3, [r3, #4]
 801d01e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 801d022:	687b      	ldr	r3, [r7, #4]
 801d024:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801d026:	687b      	ldr	r3, [r7, #4]
 801d028:	681b      	ldr	r3, [r3, #0]
 801d02a:	430a      	orrs	r2, r1
 801d02c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801d02e:	687b      	ldr	r3, [r7, #4]
 801d030:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d032:	f003 0302 	and.w	r3, r3, #2
 801d036:	2b00      	cmp	r3, #0
 801d038:	d00a      	beq.n	801d050 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801d03a:	687b      	ldr	r3, [r7, #4]
 801d03c:	681b      	ldr	r3, [r3, #0]
 801d03e:	685b      	ldr	r3, [r3, #4]
 801d040:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 801d044:	687b      	ldr	r3, [r7, #4]
 801d046:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801d048:	687b      	ldr	r3, [r7, #4]
 801d04a:	681b      	ldr	r3, [r3, #0]
 801d04c:	430a      	orrs	r2, r1
 801d04e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801d050:	687b      	ldr	r3, [r7, #4]
 801d052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d054:	f003 0304 	and.w	r3, r3, #4
 801d058:	2b00      	cmp	r3, #0
 801d05a:	d00a      	beq.n	801d072 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801d05c:	687b      	ldr	r3, [r7, #4]
 801d05e:	681b      	ldr	r3, [r3, #0]
 801d060:	685b      	ldr	r3, [r3, #4]
 801d062:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 801d066:	687b      	ldr	r3, [r7, #4]
 801d068:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801d06a:	687b      	ldr	r3, [r7, #4]
 801d06c:	681b      	ldr	r3, [r3, #0]
 801d06e:	430a      	orrs	r2, r1
 801d070:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801d072:	687b      	ldr	r3, [r7, #4]
 801d074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d076:	f003 0308 	and.w	r3, r3, #8
 801d07a:	2b00      	cmp	r3, #0
 801d07c:	d00a      	beq.n	801d094 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801d07e:	687b      	ldr	r3, [r7, #4]
 801d080:	681b      	ldr	r3, [r3, #0]
 801d082:	685b      	ldr	r3, [r3, #4]
 801d084:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 801d088:	687b      	ldr	r3, [r7, #4]
 801d08a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801d08c:	687b      	ldr	r3, [r7, #4]
 801d08e:	681b      	ldr	r3, [r3, #0]
 801d090:	430a      	orrs	r2, r1
 801d092:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801d094:	687b      	ldr	r3, [r7, #4]
 801d096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d098:	f003 0310 	and.w	r3, r3, #16
 801d09c:	2b00      	cmp	r3, #0
 801d09e:	d00a      	beq.n	801d0b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801d0a0:	687b      	ldr	r3, [r7, #4]
 801d0a2:	681b      	ldr	r3, [r3, #0]
 801d0a4:	689b      	ldr	r3, [r3, #8]
 801d0a6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 801d0aa:	687b      	ldr	r3, [r7, #4]
 801d0ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801d0ae:	687b      	ldr	r3, [r7, #4]
 801d0b0:	681b      	ldr	r3, [r3, #0]
 801d0b2:	430a      	orrs	r2, r1
 801d0b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801d0b6:	687b      	ldr	r3, [r7, #4]
 801d0b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d0ba:	f003 0320 	and.w	r3, r3, #32
 801d0be:	2b00      	cmp	r3, #0
 801d0c0:	d00a      	beq.n	801d0d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801d0c2:	687b      	ldr	r3, [r7, #4]
 801d0c4:	681b      	ldr	r3, [r3, #0]
 801d0c6:	689b      	ldr	r3, [r3, #8]
 801d0c8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 801d0cc:	687b      	ldr	r3, [r7, #4]
 801d0ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801d0d0:	687b      	ldr	r3, [r7, #4]
 801d0d2:	681b      	ldr	r3, [r3, #0]
 801d0d4:	430a      	orrs	r2, r1
 801d0d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 801d0d8:	687b      	ldr	r3, [r7, #4]
 801d0da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d0dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801d0e0:	2b00      	cmp	r3, #0
 801d0e2:	d01a      	beq.n	801d11a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 801d0e4:	687b      	ldr	r3, [r7, #4]
 801d0e6:	681b      	ldr	r3, [r3, #0]
 801d0e8:	685b      	ldr	r3, [r3, #4]
 801d0ea:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801d0ee:	687b      	ldr	r3, [r7, #4]
 801d0f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801d0f2:	687b      	ldr	r3, [r7, #4]
 801d0f4:	681b      	ldr	r3, [r3, #0]
 801d0f6:	430a      	orrs	r2, r1
 801d0f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801d0fa:	687b      	ldr	r3, [r7, #4]
 801d0fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801d0fe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801d102:	d10a      	bne.n	801d11a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 801d104:	687b      	ldr	r3, [r7, #4]
 801d106:	681b      	ldr	r3, [r3, #0]
 801d108:	685b      	ldr	r3, [r3, #4]
 801d10a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801d10e:	687b      	ldr	r3, [r7, #4]
 801d110:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801d112:	687b      	ldr	r3, [r7, #4]
 801d114:	681b      	ldr	r3, [r3, #0]
 801d116:	430a      	orrs	r2, r1
 801d118:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 801d11a:	687b      	ldr	r3, [r7, #4]
 801d11c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d11e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801d122:	2b00      	cmp	r3, #0
 801d124:	d00a      	beq.n	801d13c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 801d126:	687b      	ldr	r3, [r7, #4]
 801d128:	681b      	ldr	r3, [r3, #0]
 801d12a:	685b      	ldr	r3, [r3, #4]
 801d12c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 801d130:	687b      	ldr	r3, [r7, #4]
 801d132:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801d134:	687b      	ldr	r3, [r7, #4]
 801d136:	681b      	ldr	r3, [r3, #0]
 801d138:	430a      	orrs	r2, r1
 801d13a:	605a      	str	r2, [r3, #4]
  }
}
 801d13c:	bf00      	nop
 801d13e:	370c      	adds	r7, #12
 801d140:	46bd      	mov	sp, r7
 801d142:	bc80      	pop	{r7}
 801d144:	4770      	bx	lr

0801d146 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 801d146:	b580      	push	{r7, lr}
 801d148:	b086      	sub	sp, #24
 801d14a:	af02      	add	r7, sp, #8
 801d14c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801d14e:	687b      	ldr	r3, [r7, #4]
 801d150:	2200      	movs	r2, #0
 801d152:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 801d156:	f7f5 fd09 	bl	8012b6c <HAL_GetTick>
 801d15a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801d15c:	687b      	ldr	r3, [r7, #4]
 801d15e:	681b      	ldr	r3, [r3, #0]
 801d160:	681b      	ldr	r3, [r3, #0]
 801d162:	f003 0308 	and.w	r3, r3, #8
 801d166:	2b08      	cmp	r3, #8
 801d168:	d10e      	bne.n	801d188 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801d16a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 801d16e:	9300      	str	r3, [sp, #0]
 801d170:	68fb      	ldr	r3, [r7, #12]
 801d172:	2200      	movs	r2, #0
 801d174:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801d178:	6878      	ldr	r0, [r7, #4]
 801d17a:	f000 f82f 	bl	801d1dc <UART_WaitOnFlagUntilTimeout>
 801d17e:	4603      	mov	r3, r0
 801d180:	2b00      	cmp	r3, #0
 801d182:	d001      	beq.n	801d188 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801d184:	2303      	movs	r3, #3
 801d186:	e025      	b.n	801d1d4 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801d188:	687b      	ldr	r3, [r7, #4]
 801d18a:	681b      	ldr	r3, [r3, #0]
 801d18c:	681b      	ldr	r3, [r3, #0]
 801d18e:	f003 0304 	and.w	r3, r3, #4
 801d192:	2b04      	cmp	r3, #4
 801d194:	d10e      	bne.n	801d1b4 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801d196:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 801d19a:	9300      	str	r3, [sp, #0]
 801d19c:	68fb      	ldr	r3, [r7, #12]
 801d19e:	2200      	movs	r2, #0
 801d1a0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 801d1a4:	6878      	ldr	r0, [r7, #4]
 801d1a6:	f000 f819 	bl	801d1dc <UART_WaitOnFlagUntilTimeout>
 801d1aa:	4603      	mov	r3, r0
 801d1ac:	2b00      	cmp	r3, #0
 801d1ae:	d001      	beq.n	801d1b4 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 801d1b0:	2303      	movs	r3, #3
 801d1b2:	e00f      	b.n	801d1d4 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801d1b4:	687b      	ldr	r3, [r7, #4]
 801d1b6:	2220      	movs	r2, #32
 801d1b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 801d1bc:	687b      	ldr	r3, [r7, #4]
 801d1be:	2220      	movs	r2, #32
 801d1c0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801d1c4:	687b      	ldr	r3, [r7, #4]
 801d1c6:	2200      	movs	r2, #0
 801d1c8:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 801d1ca:	687b      	ldr	r3, [r7, #4]
 801d1cc:	2200      	movs	r2, #0
 801d1ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801d1d2:	2300      	movs	r3, #0
}
 801d1d4:	4618      	mov	r0, r3
 801d1d6:	3710      	adds	r7, #16
 801d1d8:	46bd      	mov	sp, r7
 801d1da:	bd80      	pop	{r7, pc}

0801d1dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801d1dc:	b580      	push	{r7, lr}
 801d1de:	b084      	sub	sp, #16
 801d1e0:	af00      	add	r7, sp, #0
 801d1e2:	60f8      	str	r0, [r7, #12]
 801d1e4:	60b9      	str	r1, [r7, #8]
 801d1e6:	603b      	str	r3, [r7, #0]
 801d1e8:	4613      	mov	r3, r2
 801d1ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801d1ec:	e062      	b.n	801d2b4 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801d1ee:	69bb      	ldr	r3, [r7, #24]
 801d1f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 801d1f4:	d05e      	beq.n	801d2b4 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801d1f6:	f7f5 fcb9 	bl	8012b6c <HAL_GetTick>
 801d1fa:	4602      	mov	r2, r0
 801d1fc:	683b      	ldr	r3, [r7, #0]
 801d1fe:	1ad3      	subs	r3, r2, r3
 801d200:	69ba      	ldr	r2, [r7, #24]
 801d202:	429a      	cmp	r2, r3
 801d204:	d302      	bcc.n	801d20c <UART_WaitOnFlagUntilTimeout+0x30>
 801d206:	69bb      	ldr	r3, [r7, #24]
 801d208:	2b00      	cmp	r3, #0
 801d20a:	d11d      	bne.n	801d248 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 801d20c:	68fb      	ldr	r3, [r7, #12]
 801d20e:	681b      	ldr	r3, [r3, #0]
 801d210:	681a      	ldr	r2, [r3, #0]
 801d212:	68fb      	ldr	r3, [r7, #12]
 801d214:	681b      	ldr	r3, [r3, #0]
 801d216:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 801d21a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801d21c:	68fb      	ldr	r3, [r7, #12]
 801d21e:	681b      	ldr	r3, [r3, #0]
 801d220:	689a      	ldr	r2, [r3, #8]
 801d222:	68fb      	ldr	r3, [r7, #12]
 801d224:	681b      	ldr	r3, [r3, #0]
 801d226:	f022 0201 	bic.w	r2, r2, #1
 801d22a:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 801d22c:	68fb      	ldr	r3, [r7, #12]
 801d22e:	2220      	movs	r2, #32
 801d230:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 801d234:	68fb      	ldr	r3, [r7, #12]
 801d236:	2220      	movs	r2, #32
 801d238:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 801d23c:	68fb      	ldr	r3, [r7, #12]
 801d23e:	2200      	movs	r2, #0
 801d240:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 801d244:	2303      	movs	r3, #3
 801d246:	e045      	b.n	801d2d4 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 801d248:	68fb      	ldr	r3, [r7, #12]
 801d24a:	681b      	ldr	r3, [r3, #0]
 801d24c:	681b      	ldr	r3, [r3, #0]
 801d24e:	f003 0304 	and.w	r3, r3, #4
 801d252:	2b00      	cmp	r3, #0
 801d254:	d02e      	beq.n	801d2b4 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801d256:	68fb      	ldr	r3, [r7, #12]
 801d258:	681b      	ldr	r3, [r3, #0]
 801d25a:	69db      	ldr	r3, [r3, #28]
 801d25c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801d260:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801d264:	d126      	bne.n	801d2b4 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801d266:	68fb      	ldr	r3, [r7, #12]
 801d268:	681b      	ldr	r3, [r3, #0]
 801d26a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801d26e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 801d270:	68fb      	ldr	r3, [r7, #12]
 801d272:	681b      	ldr	r3, [r3, #0]
 801d274:	681a      	ldr	r2, [r3, #0]
 801d276:	68fb      	ldr	r3, [r7, #12]
 801d278:	681b      	ldr	r3, [r3, #0]
 801d27a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 801d27e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801d280:	68fb      	ldr	r3, [r7, #12]
 801d282:	681b      	ldr	r3, [r3, #0]
 801d284:	689a      	ldr	r2, [r3, #8]
 801d286:	68fb      	ldr	r3, [r7, #12]
 801d288:	681b      	ldr	r3, [r3, #0]
 801d28a:	f022 0201 	bic.w	r2, r2, #1
 801d28e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 801d290:	68fb      	ldr	r3, [r7, #12]
 801d292:	2220      	movs	r2, #32
 801d294:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 801d298:	68fb      	ldr	r3, [r7, #12]
 801d29a:	2220      	movs	r2, #32
 801d29c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801d2a0:	68fb      	ldr	r3, [r7, #12]
 801d2a2:	2220      	movs	r2, #32
 801d2a4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801d2a8:	68fb      	ldr	r3, [r7, #12]
 801d2aa:	2200      	movs	r2, #0
 801d2ac:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 801d2b0:	2303      	movs	r3, #3
 801d2b2:	e00f      	b.n	801d2d4 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801d2b4:	68fb      	ldr	r3, [r7, #12]
 801d2b6:	681b      	ldr	r3, [r3, #0]
 801d2b8:	69da      	ldr	r2, [r3, #28]
 801d2ba:	68bb      	ldr	r3, [r7, #8]
 801d2bc:	4013      	ands	r3, r2
 801d2be:	68ba      	ldr	r2, [r7, #8]
 801d2c0:	429a      	cmp	r2, r3
 801d2c2:	bf0c      	ite	eq
 801d2c4:	2301      	moveq	r3, #1
 801d2c6:	2300      	movne	r3, #0
 801d2c8:	b2db      	uxtb	r3, r3
 801d2ca:	461a      	mov	r2, r3
 801d2cc:	79fb      	ldrb	r3, [r7, #7]
 801d2ce:	429a      	cmp	r2, r3
 801d2d0:	d08d      	beq.n	801d1ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 801d2d2:	2300      	movs	r3, #0
}
 801d2d4:	4618      	mov	r0, r3
 801d2d6:	3710      	adds	r7, #16
 801d2d8:	46bd      	mov	sp, r7
 801d2da:	bd80      	pop	{r7, pc}

0801d2dc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 801d2dc:	b480      	push	{r7}
 801d2de:	b085      	sub	sp, #20
 801d2e0:	af00      	add	r7, sp, #0
 801d2e2:	60f8      	str	r0, [r7, #12]
 801d2e4:	60b9      	str	r1, [r7, #8]
 801d2e6:	4613      	mov	r3, r2
 801d2e8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801d2ea:	68fb      	ldr	r3, [r7, #12]
 801d2ec:	68ba      	ldr	r2, [r7, #8]
 801d2ee:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 801d2f0:	68fb      	ldr	r3, [r7, #12]
 801d2f2:	88fa      	ldrh	r2, [r7, #6]
 801d2f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 801d2f8:	68fb      	ldr	r3, [r7, #12]
 801d2fa:	88fa      	ldrh	r2, [r7, #6]
 801d2fc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 801d300:	68fb      	ldr	r3, [r7, #12]
 801d302:	2200      	movs	r2, #0
 801d304:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801d306:	68fb      	ldr	r3, [r7, #12]
 801d308:	689b      	ldr	r3, [r3, #8]
 801d30a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801d30e:	d10e      	bne.n	801d32e <UART_Start_Receive_IT+0x52>
 801d310:	68fb      	ldr	r3, [r7, #12]
 801d312:	691b      	ldr	r3, [r3, #16]
 801d314:	2b00      	cmp	r3, #0
 801d316:	d105      	bne.n	801d324 <UART_Start_Receive_IT+0x48>
 801d318:	68fb      	ldr	r3, [r7, #12]
 801d31a:	f240 12ff 	movw	r2, #511	; 0x1ff
 801d31e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801d322:	e02d      	b.n	801d380 <UART_Start_Receive_IT+0xa4>
 801d324:	68fb      	ldr	r3, [r7, #12]
 801d326:	22ff      	movs	r2, #255	; 0xff
 801d328:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801d32c:	e028      	b.n	801d380 <UART_Start_Receive_IT+0xa4>
 801d32e:	68fb      	ldr	r3, [r7, #12]
 801d330:	689b      	ldr	r3, [r3, #8]
 801d332:	2b00      	cmp	r3, #0
 801d334:	d10d      	bne.n	801d352 <UART_Start_Receive_IT+0x76>
 801d336:	68fb      	ldr	r3, [r7, #12]
 801d338:	691b      	ldr	r3, [r3, #16]
 801d33a:	2b00      	cmp	r3, #0
 801d33c:	d104      	bne.n	801d348 <UART_Start_Receive_IT+0x6c>
 801d33e:	68fb      	ldr	r3, [r7, #12]
 801d340:	22ff      	movs	r2, #255	; 0xff
 801d342:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801d346:	e01b      	b.n	801d380 <UART_Start_Receive_IT+0xa4>
 801d348:	68fb      	ldr	r3, [r7, #12]
 801d34a:	227f      	movs	r2, #127	; 0x7f
 801d34c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801d350:	e016      	b.n	801d380 <UART_Start_Receive_IT+0xa4>
 801d352:	68fb      	ldr	r3, [r7, #12]
 801d354:	689b      	ldr	r3, [r3, #8]
 801d356:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 801d35a:	d10d      	bne.n	801d378 <UART_Start_Receive_IT+0x9c>
 801d35c:	68fb      	ldr	r3, [r7, #12]
 801d35e:	691b      	ldr	r3, [r3, #16]
 801d360:	2b00      	cmp	r3, #0
 801d362:	d104      	bne.n	801d36e <UART_Start_Receive_IT+0x92>
 801d364:	68fb      	ldr	r3, [r7, #12]
 801d366:	227f      	movs	r2, #127	; 0x7f
 801d368:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801d36c:	e008      	b.n	801d380 <UART_Start_Receive_IT+0xa4>
 801d36e:	68fb      	ldr	r3, [r7, #12]
 801d370:	223f      	movs	r2, #63	; 0x3f
 801d372:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 801d376:	e003      	b.n	801d380 <UART_Start_Receive_IT+0xa4>
 801d378:	68fb      	ldr	r3, [r7, #12]
 801d37a:	2200      	movs	r2, #0
 801d37c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801d380:	68fb      	ldr	r3, [r7, #12]
 801d382:	2200      	movs	r2, #0
 801d384:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 801d388:	68fb      	ldr	r3, [r7, #12]
 801d38a:	2222      	movs	r2, #34	; 0x22
 801d38c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801d390:	68fb      	ldr	r3, [r7, #12]
 801d392:	681b      	ldr	r3, [r3, #0]
 801d394:	689a      	ldr	r2, [r3, #8]
 801d396:	68fb      	ldr	r3, [r7, #12]
 801d398:	681b      	ldr	r3, [r3, #0]
 801d39a:	f042 0201 	orr.w	r2, r2, #1
 801d39e:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 801d3a0:	68fb      	ldr	r3, [r7, #12]
 801d3a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801d3a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 801d3a8:	d12a      	bne.n	801d400 <UART_Start_Receive_IT+0x124>
 801d3aa:	68fb      	ldr	r3, [r7, #12]
 801d3ac:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801d3b0:	88fa      	ldrh	r2, [r7, #6]
 801d3b2:	429a      	cmp	r2, r3
 801d3b4:	d324      	bcc.n	801d400 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801d3b6:	68fb      	ldr	r3, [r7, #12]
 801d3b8:	689b      	ldr	r3, [r3, #8]
 801d3ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801d3be:	d107      	bne.n	801d3d0 <UART_Start_Receive_IT+0xf4>
 801d3c0:	68fb      	ldr	r3, [r7, #12]
 801d3c2:	691b      	ldr	r3, [r3, #16]
 801d3c4:	2b00      	cmp	r3, #0
 801d3c6:	d103      	bne.n	801d3d0 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 801d3c8:	68fb      	ldr	r3, [r7, #12]
 801d3ca:	4a1e      	ldr	r2, [pc, #120]	; (801d444 <UART_Start_Receive_IT+0x168>)
 801d3cc:	671a      	str	r2, [r3, #112]	; 0x70
 801d3ce:	e002      	b.n	801d3d6 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 801d3d0:	68fb      	ldr	r3, [r7, #12]
 801d3d2:	4a1d      	ldr	r2, [pc, #116]	; (801d448 <UART_Start_Receive_IT+0x16c>)
 801d3d4:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 801d3d6:	68fb      	ldr	r3, [r7, #12]
 801d3d8:	2200      	movs	r2, #0
 801d3da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801d3de:	68fb      	ldr	r3, [r7, #12]
 801d3e0:	681b      	ldr	r3, [r3, #0]
 801d3e2:	681a      	ldr	r2, [r3, #0]
 801d3e4:	68fb      	ldr	r3, [r7, #12]
 801d3e6:	681b      	ldr	r3, [r3, #0]
 801d3e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801d3ec:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801d3ee:	68fb      	ldr	r3, [r7, #12]
 801d3f0:	681b      	ldr	r3, [r3, #0]
 801d3f2:	689a      	ldr	r2, [r3, #8]
 801d3f4:	68fb      	ldr	r3, [r7, #12]
 801d3f6:	681b      	ldr	r3, [r3, #0]
 801d3f8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 801d3fc:	609a      	str	r2, [r3, #8]
 801d3fe:	e01b      	b.n	801d438 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 801d400:	68fb      	ldr	r3, [r7, #12]
 801d402:	689b      	ldr	r3, [r3, #8]
 801d404:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801d408:	d107      	bne.n	801d41a <UART_Start_Receive_IT+0x13e>
 801d40a:	68fb      	ldr	r3, [r7, #12]
 801d40c:	691b      	ldr	r3, [r3, #16]
 801d40e:	2b00      	cmp	r3, #0
 801d410:	d103      	bne.n	801d41a <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 801d412:	68fb      	ldr	r3, [r7, #12]
 801d414:	4a0d      	ldr	r2, [pc, #52]	; (801d44c <UART_Start_Receive_IT+0x170>)
 801d416:	671a      	str	r2, [r3, #112]	; 0x70
 801d418:	e002      	b.n	801d420 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 801d41a:	68fb      	ldr	r3, [r7, #12]
 801d41c:	4a0c      	ldr	r2, [pc, #48]	; (801d450 <UART_Start_Receive_IT+0x174>)
 801d41e:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 801d420:	68fb      	ldr	r3, [r7, #12]
 801d422:	2200      	movs	r2, #0
 801d424:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 801d428:	68fb      	ldr	r3, [r7, #12]
 801d42a:	681b      	ldr	r3, [r3, #0]
 801d42c:	681a      	ldr	r2, [r3, #0]
 801d42e:	68fb      	ldr	r3, [r7, #12]
 801d430:	681b      	ldr	r3, [r3, #0]
 801d432:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 801d436:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 801d438:	2300      	movs	r3, #0
}
 801d43a:	4618      	mov	r0, r3
 801d43c:	3714      	adds	r7, #20
 801d43e:	46bd      	mov	sp, r7
 801d440:	bc80      	pop	{r7}
 801d442:	4770      	bx	lr
 801d444:	0801db51 	.word	0x0801db51
 801d448:	0801d941 	.word	0x0801d941
 801d44c:	0801d861 	.word	0x0801d861
 801d450:	0801d781 	.word	0x0801d781

0801d454 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 801d454:	b480      	push	{r7}
 801d456:	b083      	sub	sp, #12
 801d458:	af00      	add	r7, sp, #0
 801d45a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 801d45c:	687b      	ldr	r3, [r7, #4]
 801d45e:	681b      	ldr	r3, [r3, #0]
 801d460:	681a      	ldr	r2, [r3, #0]
 801d462:	687b      	ldr	r3, [r7, #4]
 801d464:	681b      	ldr	r3, [r3, #0]
 801d466:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 801d46a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 801d46c:	687b      	ldr	r3, [r7, #4]
 801d46e:	681b      	ldr	r3, [r3, #0]
 801d470:	689a      	ldr	r2, [r3, #8]
 801d472:	687b      	ldr	r3, [r7, #4]
 801d474:	681b      	ldr	r3, [r3, #0]
 801d476:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 801d47a:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801d47c:	687b      	ldr	r3, [r7, #4]
 801d47e:	2220      	movs	r2, #32
 801d480:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 801d484:	bf00      	nop
 801d486:	370c      	adds	r7, #12
 801d488:	46bd      	mov	sp, r7
 801d48a:	bc80      	pop	{r7}
 801d48c:	4770      	bx	lr

0801d48e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801d48e:	b480      	push	{r7}
 801d490:	b083      	sub	sp, #12
 801d492:	af00      	add	r7, sp, #0
 801d494:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801d496:	687b      	ldr	r3, [r7, #4]
 801d498:	681b      	ldr	r3, [r3, #0]
 801d49a:	681a      	ldr	r2, [r3, #0]
 801d49c:	687b      	ldr	r3, [r7, #4]
 801d49e:	681b      	ldr	r3, [r3, #0]
 801d4a0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 801d4a4:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801d4a6:	687b      	ldr	r3, [r7, #4]
 801d4a8:	681b      	ldr	r3, [r3, #0]
 801d4aa:	689b      	ldr	r3, [r3, #8]
 801d4ac:	687a      	ldr	r2, [r7, #4]
 801d4ae:	6812      	ldr	r2, [r2, #0]
 801d4b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801d4b4:	f023 0301 	bic.w	r3, r3, #1
 801d4b8:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801d4ba:	687b      	ldr	r3, [r7, #4]
 801d4bc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d4be:	2b01      	cmp	r3, #1
 801d4c0:	d107      	bne.n	801d4d2 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801d4c2:	687b      	ldr	r3, [r7, #4]
 801d4c4:	681b      	ldr	r3, [r3, #0]
 801d4c6:	681a      	ldr	r2, [r3, #0]
 801d4c8:	687b      	ldr	r3, [r7, #4]
 801d4ca:	681b      	ldr	r3, [r3, #0]
 801d4cc:	f022 0210 	bic.w	r2, r2, #16
 801d4d0:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801d4d2:	687b      	ldr	r3, [r7, #4]
 801d4d4:	2220      	movs	r2, #32
 801d4d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801d4da:	687b      	ldr	r3, [r7, #4]
 801d4dc:	2200      	movs	r2, #0
 801d4de:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801d4e0:	687b      	ldr	r3, [r7, #4]
 801d4e2:	2200      	movs	r2, #0
 801d4e4:	671a      	str	r2, [r3, #112]	; 0x70
}
 801d4e6:	bf00      	nop
 801d4e8:	370c      	adds	r7, #12
 801d4ea:	46bd      	mov	sp, r7
 801d4ec:	bc80      	pop	{r7}
 801d4ee:	4770      	bx	lr

0801d4f0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801d4f0:	b580      	push	{r7, lr}
 801d4f2:	b084      	sub	sp, #16
 801d4f4:	af00      	add	r7, sp, #0
 801d4f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 801d4f8:	687b      	ldr	r3, [r7, #4]
 801d4fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d4fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801d4fe:	68fb      	ldr	r3, [r7, #12]
 801d500:	2200      	movs	r2, #0
 801d502:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 801d506:	68fb      	ldr	r3, [r7, #12]
 801d508:	2200      	movs	r2, #0
 801d50a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 801d50e:	68fb      	ldr	r3, [r7, #12]
 801d510:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 801d514:	68f8      	ldr	r0, [r7, #12]
 801d516:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801d518:	bf00      	nop
 801d51a:	3710      	adds	r7, #16
 801d51c:	46bd      	mov	sp, r7
 801d51e:	bd80      	pop	{r7, pc}

0801d520 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 801d520:	b480      	push	{r7}
 801d522:	b083      	sub	sp, #12
 801d524:	af00      	add	r7, sp, #0
 801d526:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801d528:	687b      	ldr	r3, [r7, #4]
 801d52a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801d52e:	2b21      	cmp	r3, #33	; 0x21
 801d530:	d12a      	bne.n	801d588 <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 801d532:	687b      	ldr	r3, [r7, #4]
 801d534:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801d538:	b29b      	uxth	r3, r3
 801d53a:	2b00      	cmp	r3, #0
 801d53c:	d110      	bne.n	801d560 <UART_TxISR_8BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 801d53e:	687b      	ldr	r3, [r7, #4]
 801d540:	681b      	ldr	r3, [r3, #0]
 801d542:	681a      	ldr	r2, [r3, #0]
 801d544:	687b      	ldr	r3, [r7, #4]
 801d546:	681b      	ldr	r3, [r3, #0]
 801d548:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801d54c:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801d54e:	687b      	ldr	r3, [r7, #4]
 801d550:	681b      	ldr	r3, [r3, #0]
 801d552:	681a      	ldr	r2, [r3, #0]
 801d554:	687b      	ldr	r3, [r7, #4]
 801d556:	681b      	ldr	r3, [r3, #0]
 801d558:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801d55c:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 801d55e:	e013      	b.n	801d588 <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 801d560:	687b      	ldr	r3, [r7, #4]
 801d562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801d564:	781a      	ldrb	r2, [r3, #0]
 801d566:	687b      	ldr	r3, [r7, #4]
 801d568:	681b      	ldr	r3, [r3, #0]
 801d56a:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 801d56c:	687b      	ldr	r3, [r7, #4]
 801d56e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801d570:	1c5a      	adds	r2, r3, #1
 801d572:	687b      	ldr	r3, [r7, #4]
 801d574:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 801d576:	687b      	ldr	r3, [r7, #4]
 801d578:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801d57c:	b29b      	uxth	r3, r3
 801d57e:	3b01      	subs	r3, #1
 801d580:	b29a      	uxth	r2, r3
 801d582:	687b      	ldr	r3, [r7, #4]
 801d584:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 801d588:	bf00      	nop
 801d58a:	370c      	adds	r7, #12
 801d58c:	46bd      	mov	sp, r7
 801d58e:	bc80      	pop	{r7}
 801d590:	4770      	bx	lr

0801d592 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 801d592:	b480      	push	{r7}
 801d594:	b085      	sub	sp, #20
 801d596:	af00      	add	r7, sp, #0
 801d598:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801d59a:	687b      	ldr	r3, [r7, #4]
 801d59c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801d5a0:	2b21      	cmp	r3, #33	; 0x21
 801d5a2:	d12f      	bne.n	801d604 <UART_TxISR_16BIT+0x72>
  {
    if (huart->TxXferCount == 0U)
 801d5a4:	687b      	ldr	r3, [r7, #4]
 801d5a6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801d5aa:	b29b      	uxth	r3, r3
 801d5ac:	2b00      	cmp	r3, #0
 801d5ae:	d110      	bne.n	801d5d2 <UART_TxISR_16BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 801d5b0:	687b      	ldr	r3, [r7, #4]
 801d5b2:	681b      	ldr	r3, [r3, #0]
 801d5b4:	681a      	ldr	r2, [r3, #0]
 801d5b6:	687b      	ldr	r3, [r7, #4]
 801d5b8:	681b      	ldr	r3, [r3, #0]
 801d5ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801d5be:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801d5c0:	687b      	ldr	r3, [r7, #4]
 801d5c2:	681b      	ldr	r3, [r3, #0]
 801d5c4:	681a      	ldr	r2, [r3, #0]
 801d5c6:	687b      	ldr	r3, [r7, #4]
 801d5c8:	681b      	ldr	r3, [r3, #0]
 801d5ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801d5ce:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 801d5d0:	e018      	b.n	801d604 <UART_TxISR_16BIT+0x72>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 801d5d2:	687b      	ldr	r3, [r7, #4]
 801d5d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801d5d6:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 801d5d8:	68fb      	ldr	r3, [r7, #12]
 801d5da:	881b      	ldrh	r3, [r3, #0]
 801d5dc:	461a      	mov	r2, r3
 801d5de:	687b      	ldr	r3, [r7, #4]
 801d5e0:	681b      	ldr	r3, [r3, #0]
 801d5e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801d5e6:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 801d5e8:	687b      	ldr	r3, [r7, #4]
 801d5ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801d5ec:	1c9a      	adds	r2, r3, #2
 801d5ee:	687b      	ldr	r3, [r7, #4]
 801d5f0:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 801d5f2:	687b      	ldr	r3, [r7, #4]
 801d5f4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801d5f8:	b29b      	uxth	r3, r3
 801d5fa:	3b01      	subs	r3, #1
 801d5fc:	b29a      	uxth	r2, r3
 801d5fe:	687b      	ldr	r3, [r7, #4]
 801d600:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 801d604:	bf00      	nop
 801d606:	3714      	adds	r7, #20
 801d608:	46bd      	mov	sp, r7
 801d60a:	bc80      	pop	{r7}
 801d60c:	4770      	bx	lr

0801d60e <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801d60e:	b480      	push	{r7}
 801d610:	b085      	sub	sp, #20
 801d612:	af00      	add	r7, sp, #0
 801d614:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801d616:	687b      	ldr	r3, [r7, #4]
 801d618:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801d61c:	2b21      	cmp	r3, #33	; 0x21
 801d61e:	d13d      	bne.n	801d69c <UART_TxISR_8BIT_FIFOEN+0x8e>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801d620:	687b      	ldr	r3, [r7, #4]
 801d622:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801d626:	81fb      	strh	r3, [r7, #14]
 801d628:	e035      	b.n	801d696 <UART_TxISR_8BIT_FIFOEN+0x88>
    {
      if (huart->TxXferCount == 0U)
 801d62a:	687b      	ldr	r3, [r7, #4]
 801d62c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801d630:	b29b      	uxth	r3, r3
 801d632:	2b00      	cmp	r3, #0
 801d634:	d111      	bne.n	801d65a <UART_TxISR_8BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 801d636:	687b      	ldr	r3, [r7, #4]
 801d638:	681b      	ldr	r3, [r3, #0]
 801d63a:	689a      	ldr	r2, [r3, #8]
 801d63c:	687b      	ldr	r3, [r7, #4]
 801d63e:	681b      	ldr	r3, [r3, #0]
 801d640:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 801d644:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801d646:	687b      	ldr	r3, [r7, #4]
 801d648:	681b      	ldr	r3, [r3, #0]
 801d64a:	681a      	ldr	r2, [r3, #0]
 801d64c:	687b      	ldr	r3, [r7, #4]
 801d64e:	681b      	ldr	r3, [r3, #0]
 801d650:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801d654:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 801d656:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 801d658:	e020      	b.n	801d69c <UART_TxISR_8BIT_FIFOEN+0x8e>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 801d65a:	687b      	ldr	r3, [r7, #4]
 801d65c:	681b      	ldr	r3, [r3, #0]
 801d65e:	69db      	ldr	r3, [r3, #28]
 801d660:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801d664:	2b00      	cmp	r3, #0
 801d666:	d013      	beq.n	801d690 <UART_TxISR_8BIT_FIFOEN+0x82>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 801d668:	687b      	ldr	r3, [r7, #4]
 801d66a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801d66c:	781a      	ldrb	r2, [r3, #0]
 801d66e:	687b      	ldr	r3, [r7, #4]
 801d670:	681b      	ldr	r3, [r3, #0]
 801d672:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 801d674:	687b      	ldr	r3, [r7, #4]
 801d676:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801d678:	1c5a      	adds	r2, r3, #1
 801d67a:	687b      	ldr	r3, [r7, #4]
 801d67c:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 801d67e:	687b      	ldr	r3, [r7, #4]
 801d680:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801d684:	b29b      	uxth	r3, r3
 801d686:	3b01      	subs	r3, #1
 801d688:	b29a      	uxth	r2, r3
 801d68a:	687b      	ldr	r3, [r7, #4]
 801d68c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801d690:	89fb      	ldrh	r3, [r7, #14]
 801d692:	3b01      	subs	r3, #1
 801d694:	81fb      	strh	r3, [r7, #14]
 801d696:	89fb      	ldrh	r3, [r7, #14]
 801d698:	2b00      	cmp	r3, #0
 801d69a:	d1c6      	bne.n	801d62a <UART_TxISR_8BIT_FIFOEN+0x1c>
}
 801d69c:	bf00      	nop
 801d69e:	3714      	adds	r7, #20
 801d6a0:	46bd      	mov	sp, r7
 801d6a2:	bc80      	pop	{r7}
 801d6a4:	4770      	bx	lr

0801d6a6 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801d6a6:	b480      	push	{r7}
 801d6a8:	b085      	sub	sp, #20
 801d6aa:	af00      	add	r7, sp, #0
 801d6ac:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 801d6ae:	687b      	ldr	r3, [r7, #4]
 801d6b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801d6b4:	2b21      	cmp	r3, #33	; 0x21
 801d6b6:	d142      	bne.n	801d73e <UART_TxISR_16BIT_FIFOEN+0x98>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801d6b8:	687b      	ldr	r3, [r7, #4]
 801d6ba:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 801d6be:	81fb      	strh	r3, [r7, #14]
 801d6c0:	e03a      	b.n	801d738 <UART_TxISR_16BIT_FIFOEN+0x92>
    {
      if (huart->TxXferCount == 0U)
 801d6c2:	687b      	ldr	r3, [r7, #4]
 801d6c4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801d6c8:	b29b      	uxth	r3, r3
 801d6ca:	2b00      	cmp	r3, #0
 801d6cc:	d111      	bne.n	801d6f2 <UART_TxISR_16BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 801d6ce:	687b      	ldr	r3, [r7, #4]
 801d6d0:	681b      	ldr	r3, [r3, #0]
 801d6d2:	689a      	ldr	r2, [r3, #8]
 801d6d4:	687b      	ldr	r3, [r7, #4]
 801d6d6:	681b      	ldr	r3, [r3, #0]
 801d6d8:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 801d6dc:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801d6de:	687b      	ldr	r3, [r7, #4]
 801d6e0:	681b      	ldr	r3, [r3, #0]
 801d6e2:	681a      	ldr	r2, [r3, #0]
 801d6e4:	687b      	ldr	r3, [r7, #4]
 801d6e6:	681b      	ldr	r3, [r3, #0]
 801d6e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801d6ec:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 801d6ee:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 801d6f0:	e025      	b.n	801d73e <UART_TxISR_16BIT_FIFOEN+0x98>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 801d6f2:	687b      	ldr	r3, [r7, #4]
 801d6f4:	681b      	ldr	r3, [r3, #0]
 801d6f6:	69db      	ldr	r3, [r3, #28]
 801d6f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801d6fc:	2b00      	cmp	r3, #0
 801d6fe:	d018      	beq.n	801d732 <UART_TxISR_16BIT_FIFOEN+0x8c>
        tmp = (uint16_t *) huart->pTxBuffPtr;
 801d700:	687b      	ldr	r3, [r7, #4]
 801d702:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801d704:	60bb      	str	r3, [r7, #8]
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 801d706:	68bb      	ldr	r3, [r7, #8]
 801d708:	881b      	ldrh	r3, [r3, #0]
 801d70a:	461a      	mov	r2, r3
 801d70c:	687b      	ldr	r3, [r7, #4]
 801d70e:	681b      	ldr	r3, [r3, #0]
 801d710:	f3c2 0208 	ubfx	r2, r2, #0, #9
 801d714:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 801d716:	687b      	ldr	r3, [r7, #4]
 801d718:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801d71a:	1c9a      	adds	r2, r3, #2
 801d71c:	687b      	ldr	r3, [r7, #4]
 801d71e:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 801d720:	687b      	ldr	r3, [r7, #4]
 801d722:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 801d726:	b29b      	uxth	r3, r3
 801d728:	3b01      	subs	r3, #1
 801d72a:	b29a      	uxth	r2, r3
 801d72c:	687b      	ldr	r3, [r7, #4]
 801d72e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 801d732:	89fb      	ldrh	r3, [r7, #14]
 801d734:	3b01      	subs	r3, #1
 801d736:	81fb      	strh	r3, [r7, #14]
 801d738:	89fb      	ldrh	r3, [r7, #14]
 801d73a:	2b00      	cmp	r3, #0
 801d73c:	d1c1      	bne.n	801d6c2 <UART_TxISR_16BIT_FIFOEN+0x1c>
}
 801d73e:	bf00      	nop
 801d740:	3714      	adds	r7, #20
 801d742:	46bd      	mov	sp, r7
 801d744:	bc80      	pop	{r7}
 801d746:	4770      	bx	lr

0801d748 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801d748:	b580      	push	{r7, lr}
 801d74a:	b082      	sub	sp, #8
 801d74c:	af00      	add	r7, sp, #0
 801d74e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801d750:	687b      	ldr	r3, [r7, #4]
 801d752:	681b      	ldr	r3, [r3, #0]
 801d754:	681a      	ldr	r2, [r3, #0]
 801d756:	687b      	ldr	r3, [r7, #4]
 801d758:	681b      	ldr	r3, [r3, #0]
 801d75a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801d75e:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 801d760:	687b      	ldr	r3, [r7, #4]
 801d762:	2220      	movs	r2, #32
 801d764:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801d768:	687b      	ldr	r3, [r7, #4]
 801d76a:	2200      	movs	r2, #0
 801d76c:	675a      	str	r2, [r3, #116]	; 0x74

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 801d76e:	687b      	ldr	r3, [r7, #4]
 801d770:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 801d774:	6878      	ldr	r0, [r7, #4]
 801d776:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801d778:	bf00      	nop
 801d77a:	3708      	adds	r7, #8
 801d77c:	46bd      	mov	sp, r7
 801d77e:	bd80      	pop	{r7, pc}

0801d780 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 801d780:	b580      	push	{r7, lr}
 801d782:	b084      	sub	sp, #16
 801d784:	af00      	add	r7, sp, #0
 801d786:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 801d788:	687b      	ldr	r3, [r7, #4]
 801d78a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801d78e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801d790:	687b      	ldr	r3, [r7, #4]
 801d792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801d796:	2b22      	cmp	r3, #34	; 0x22
 801d798:	d156      	bne.n	801d848 <UART_RxISR_8BIT+0xc8>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801d79a:	687b      	ldr	r3, [r7, #4]
 801d79c:	681b      	ldr	r3, [r3, #0]
 801d79e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d7a0:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801d7a2:	89bb      	ldrh	r3, [r7, #12]
 801d7a4:	b2d9      	uxtb	r1, r3
 801d7a6:	89fb      	ldrh	r3, [r7, #14]
 801d7a8:	b2da      	uxtb	r2, r3
 801d7aa:	687b      	ldr	r3, [r7, #4]
 801d7ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801d7ae:	400a      	ands	r2, r1
 801d7b0:	b2d2      	uxtb	r2, r2
 801d7b2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 801d7b4:	687b      	ldr	r3, [r7, #4]
 801d7b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801d7b8:	1c5a      	adds	r2, r3, #1
 801d7ba:	687b      	ldr	r3, [r7, #4]
 801d7bc:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 801d7be:	687b      	ldr	r3, [r7, #4]
 801d7c0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801d7c4:	b29b      	uxth	r3, r3
 801d7c6:	3b01      	subs	r3, #1
 801d7c8:	b29a      	uxth	r2, r3
 801d7ca:	687b      	ldr	r3, [r7, #4]
 801d7cc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 801d7d0:	687b      	ldr	r3, [r7, #4]
 801d7d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801d7d6:	b29b      	uxth	r3, r3
 801d7d8:	2b00      	cmp	r3, #0
 801d7da:	d13d      	bne.n	801d858 <UART_RxISR_8BIT+0xd8>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801d7dc:	687b      	ldr	r3, [r7, #4]
 801d7de:	681b      	ldr	r3, [r3, #0]
 801d7e0:	681a      	ldr	r2, [r3, #0]
 801d7e2:	687b      	ldr	r3, [r7, #4]
 801d7e4:	681b      	ldr	r3, [r3, #0]
 801d7e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 801d7ea:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801d7ec:	687b      	ldr	r3, [r7, #4]
 801d7ee:	681b      	ldr	r3, [r3, #0]
 801d7f0:	689a      	ldr	r2, [r3, #8]
 801d7f2:	687b      	ldr	r3, [r7, #4]
 801d7f4:	681b      	ldr	r3, [r3, #0]
 801d7f6:	f022 0201 	bic.w	r2, r2, #1
 801d7fa:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801d7fc:	687b      	ldr	r3, [r7, #4]
 801d7fe:	2220      	movs	r2, #32
 801d800:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801d804:	687b      	ldr	r3, [r7, #4]
 801d806:	2200      	movs	r2, #0
 801d808:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801d80a:	687b      	ldr	r3, [r7, #4]
 801d80c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d80e:	2b01      	cmp	r3, #1
 801d810:	d111      	bne.n	801d836 <UART_RxISR_8BIT+0xb6>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801d812:	687b      	ldr	r3, [r7, #4]
 801d814:	681b      	ldr	r3, [r3, #0]
 801d816:	681a      	ldr	r2, [r3, #0]
 801d818:	687b      	ldr	r3, [r7, #4]
 801d81a:	681b      	ldr	r3, [r3, #0]
 801d81c:	f022 0210 	bic.w	r2, r2, #16
 801d820:	601a      	str	r2, [r3, #0]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 801d822:	687b      	ldr	r3, [r7, #4]
 801d824:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 801d828:	687a      	ldr	r2, [r7, #4]
 801d82a:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 801d82e:	4611      	mov	r1, r2
 801d830:	6878      	ldr	r0, [r7, #4]
 801d832:	4798      	blx	r3
 801d834:	e004      	b.n	801d840 <UART_RxISR_8BIT+0xc0>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 801d836:	687b      	ldr	r3, [r7, #4]
 801d838:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 801d83c:	6878      	ldr	r0, [r7, #4]
 801d83e:	4798      	blx	r3
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801d840:	687b      	ldr	r3, [r7, #4]
 801d842:	2200      	movs	r2, #0
 801d844:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801d846:	e007      	b.n	801d858 <UART_RxISR_8BIT+0xd8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801d848:	687b      	ldr	r3, [r7, #4]
 801d84a:	681b      	ldr	r3, [r3, #0]
 801d84c:	699a      	ldr	r2, [r3, #24]
 801d84e:	687b      	ldr	r3, [r7, #4]
 801d850:	681b      	ldr	r3, [r3, #0]
 801d852:	f042 0208 	orr.w	r2, r2, #8
 801d856:	619a      	str	r2, [r3, #24]
}
 801d858:	bf00      	nop
 801d85a:	3710      	adds	r7, #16
 801d85c:	46bd      	mov	sp, r7
 801d85e:	bd80      	pop	{r7, pc}

0801d860 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 801d860:	b580      	push	{r7, lr}
 801d862:	b084      	sub	sp, #16
 801d864:	af00      	add	r7, sp, #0
 801d866:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 801d868:	687b      	ldr	r3, [r7, #4]
 801d86a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801d86e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801d870:	687b      	ldr	r3, [r7, #4]
 801d872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801d876:	2b22      	cmp	r3, #34	; 0x22
 801d878:	d156      	bne.n	801d928 <UART_RxISR_16BIT+0xc8>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801d87a:	687b      	ldr	r3, [r7, #4]
 801d87c:	681b      	ldr	r3, [r3, #0]
 801d87e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d880:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 801d882:	687b      	ldr	r3, [r7, #4]
 801d884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801d886:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 801d888:	89ba      	ldrh	r2, [r7, #12]
 801d88a:	89fb      	ldrh	r3, [r7, #14]
 801d88c:	4013      	ands	r3, r2
 801d88e:	b29a      	uxth	r2, r3
 801d890:	68bb      	ldr	r3, [r7, #8]
 801d892:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 801d894:	687b      	ldr	r3, [r7, #4]
 801d896:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801d898:	1c9a      	adds	r2, r3, #2
 801d89a:	687b      	ldr	r3, [r7, #4]
 801d89c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 801d89e:	687b      	ldr	r3, [r7, #4]
 801d8a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801d8a4:	b29b      	uxth	r3, r3
 801d8a6:	3b01      	subs	r3, #1
 801d8a8:	b29a      	uxth	r2, r3
 801d8aa:	687b      	ldr	r3, [r7, #4]
 801d8ac:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 801d8b0:	687b      	ldr	r3, [r7, #4]
 801d8b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801d8b6:	b29b      	uxth	r3, r3
 801d8b8:	2b00      	cmp	r3, #0
 801d8ba:	d13d      	bne.n	801d938 <UART_RxISR_16BIT+0xd8>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801d8bc:	687b      	ldr	r3, [r7, #4]
 801d8be:	681b      	ldr	r3, [r3, #0]
 801d8c0:	681a      	ldr	r2, [r3, #0]
 801d8c2:	687b      	ldr	r3, [r7, #4]
 801d8c4:	681b      	ldr	r3, [r3, #0]
 801d8c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 801d8ca:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801d8cc:	687b      	ldr	r3, [r7, #4]
 801d8ce:	681b      	ldr	r3, [r3, #0]
 801d8d0:	689a      	ldr	r2, [r3, #8]
 801d8d2:	687b      	ldr	r3, [r7, #4]
 801d8d4:	681b      	ldr	r3, [r3, #0]
 801d8d6:	f022 0201 	bic.w	r2, r2, #1
 801d8da:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801d8dc:	687b      	ldr	r3, [r7, #4]
 801d8de:	2220      	movs	r2, #32
 801d8e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801d8e4:	687b      	ldr	r3, [r7, #4]
 801d8e6:	2200      	movs	r2, #0
 801d8e8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801d8ea:	687b      	ldr	r3, [r7, #4]
 801d8ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801d8ee:	2b01      	cmp	r3, #1
 801d8f0:	d111      	bne.n	801d916 <UART_RxISR_16BIT+0xb6>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801d8f2:	687b      	ldr	r3, [r7, #4]
 801d8f4:	681b      	ldr	r3, [r3, #0]
 801d8f6:	681a      	ldr	r2, [r3, #0]
 801d8f8:	687b      	ldr	r3, [r7, #4]
 801d8fa:	681b      	ldr	r3, [r3, #0]
 801d8fc:	f022 0210 	bic.w	r2, r2, #16
 801d900:	601a      	str	r2, [r3, #0]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 801d902:	687b      	ldr	r3, [r7, #4]
 801d904:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 801d908:	687a      	ldr	r2, [r7, #4]
 801d90a:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 801d90e:	4611      	mov	r1, r2
 801d910:	6878      	ldr	r0, [r7, #4]
 801d912:	4798      	blx	r3
 801d914:	e004      	b.n	801d920 <UART_RxISR_16BIT+0xc0>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 801d916:	687b      	ldr	r3, [r7, #4]
 801d918:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 801d91c:	6878      	ldr	r0, [r7, #4]
 801d91e:	4798      	blx	r3
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801d920:	687b      	ldr	r3, [r7, #4]
 801d922:	2200      	movs	r2, #0
 801d924:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801d926:	e007      	b.n	801d938 <UART_RxISR_16BIT+0xd8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801d928:	687b      	ldr	r3, [r7, #4]
 801d92a:	681b      	ldr	r3, [r3, #0]
 801d92c:	699a      	ldr	r2, [r3, #24]
 801d92e:	687b      	ldr	r3, [r7, #4]
 801d930:	681b      	ldr	r3, [r3, #0]
 801d932:	f042 0208 	orr.w	r2, r2, #8
 801d936:	619a      	str	r2, [r3, #24]
}
 801d938:	bf00      	nop
 801d93a:	3710      	adds	r7, #16
 801d93c:	46bd      	mov	sp, r7
 801d93e:	bd80      	pop	{r7, pc}

0801d940 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801d940:	b580      	push	{r7, lr}
 801d942:	b088      	sub	sp, #32
 801d944:	af00      	add	r7, sp, #0
 801d946:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 801d948:	687b      	ldr	r3, [r7, #4]
 801d94a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801d94e:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801d950:	687b      	ldr	r3, [r7, #4]
 801d952:	681b      	ldr	r3, [r3, #0]
 801d954:	69db      	ldr	r3, [r3, #28]
 801d956:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 801d958:	687b      	ldr	r3, [r7, #4]
 801d95a:	681b      	ldr	r3, [r3, #0]
 801d95c:	681b      	ldr	r3, [r3, #0]
 801d95e:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801d960:	687b      	ldr	r3, [r7, #4]
 801d962:	681b      	ldr	r3, [r3, #0]
 801d964:	689b      	ldr	r3, [r3, #8]
 801d966:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801d968:	687b      	ldr	r3, [r7, #4]
 801d96a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801d96e:	2b22      	cmp	r3, #34	; 0x22
 801d970:	f040 80e0 	bne.w	801db34 <UART_RxISR_8BIT_FIFOEN+0x1f4>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 801d974:	687b      	ldr	r3, [r7, #4]
 801d976:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801d97a:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801d97c:	e0b0      	b.n	801dae0 <UART_RxISR_8BIT_FIFOEN+0x1a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801d97e:	687b      	ldr	r3, [r7, #4]
 801d980:	681b      	ldr	r3, [r3, #0]
 801d982:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801d984:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801d986:	89bb      	ldrh	r3, [r7, #12]
 801d988:	b2d9      	uxtb	r1, r3
 801d98a:	8b7b      	ldrh	r3, [r7, #26]
 801d98c:	b2da      	uxtb	r2, r3
 801d98e:	687b      	ldr	r3, [r7, #4]
 801d990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801d992:	400a      	ands	r2, r1
 801d994:	b2d2      	uxtb	r2, r2
 801d996:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 801d998:	687b      	ldr	r3, [r7, #4]
 801d99a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801d99c:	1c5a      	adds	r2, r3, #1
 801d99e:	687b      	ldr	r3, [r7, #4]
 801d9a0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 801d9a2:	687b      	ldr	r3, [r7, #4]
 801d9a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801d9a8:	b29b      	uxth	r3, r3
 801d9aa:	3b01      	subs	r3, #1
 801d9ac:	b29a      	uxth	r2, r3
 801d9ae:	687b      	ldr	r3, [r7, #4]
 801d9b0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801d9b4:	687b      	ldr	r3, [r7, #4]
 801d9b6:	681b      	ldr	r3, [r3, #0]
 801d9b8:	69db      	ldr	r3, [r3, #28]
 801d9ba:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801d9bc:	69fb      	ldr	r3, [r7, #28]
 801d9be:	f003 0307 	and.w	r3, r3, #7
 801d9c2:	2b00      	cmp	r3, #0
 801d9c4:	d04f      	beq.n	801da66 <UART_RxISR_8BIT_FIFOEN+0x126>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801d9c6:	69fb      	ldr	r3, [r7, #28]
 801d9c8:	f003 0301 	and.w	r3, r3, #1
 801d9cc:	2b00      	cmp	r3, #0
 801d9ce:	d010      	beq.n	801d9f2 <UART_RxISR_8BIT_FIFOEN+0xb2>
 801d9d0:	697b      	ldr	r3, [r7, #20]
 801d9d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801d9d6:	2b00      	cmp	r3, #0
 801d9d8:	d00b      	beq.n	801d9f2 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801d9da:	687b      	ldr	r3, [r7, #4]
 801d9dc:	681b      	ldr	r3, [r3, #0]
 801d9de:	2201      	movs	r2, #1
 801d9e0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801d9e2:	687b      	ldr	r3, [r7, #4]
 801d9e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801d9e8:	f043 0201 	orr.w	r2, r3, #1
 801d9ec:	687b      	ldr	r3, [r7, #4]
 801d9ee:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801d9f2:	69fb      	ldr	r3, [r7, #28]
 801d9f4:	f003 0302 	and.w	r3, r3, #2
 801d9f8:	2b00      	cmp	r3, #0
 801d9fa:	d010      	beq.n	801da1e <UART_RxISR_8BIT_FIFOEN+0xde>
 801d9fc:	693b      	ldr	r3, [r7, #16]
 801d9fe:	f003 0301 	and.w	r3, r3, #1
 801da02:	2b00      	cmp	r3, #0
 801da04:	d00b      	beq.n	801da1e <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801da06:	687b      	ldr	r3, [r7, #4]
 801da08:	681b      	ldr	r3, [r3, #0]
 801da0a:	2202      	movs	r2, #2
 801da0c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801da0e:	687b      	ldr	r3, [r7, #4]
 801da10:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801da14:	f043 0204 	orr.w	r2, r3, #4
 801da18:	687b      	ldr	r3, [r7, #4]
 801da1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801da1e:	69fb      	ldr	r3, [r7, #28]
 801da20:	f003 0304 	and.w	r3, r3, #4
 801da24:	2b00      	cmp	r3, #0
 801da26:	d010      	beq.n	801da4a <UART_RxISR_8BIT_FIFOEN+0x10a>
 801da28:	693b      	ldr	r3, [r7, #16]
 801da2a:	f003 0301 	and.w	r3, r3, #1
 801da2e:	2b00      	cmp	r3, #0
 801da30:	d00b      	beq.n	801da4a <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801da32:	687b      	ldr	r3, [r7, #4]
 801da34:	681b      	ldr	r3, [r3, #0]
 801da36:	2204      	movs	r2, #4
 801da38:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801da3a:	687b      	ldr	r3, [r7, #4]
 801da3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801da40:	f043 0202 	orr.w	r2, r3, #2
 801da44:	687b      	ldr	r3, [r7, #4]
 801da46:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801da4a:	687b      	ldr	r3, [r7, #4]
 801da4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801da50:	2b00      	cmp	r3, #0
 801da52:	d008      	beq.n	801da66 <UART_RxISR_8BIT_FIFOEN+0x126>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 801da54:	687b      	ldr	r3, [r7, #4]
 801da56:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 801da5a:	6878      	ldr	r0, [r7, #4]
 801da5c:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801da5e:	687b      	ldr	r3, [r7, #4]
 801da60:	2200      	movs	r2, #0
 801da62:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 801da66:	687b      	ldr	r3, [r7, #4]
 801da68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801da6c:	b29b      	uxth	r3, r3
 801da6e:	2b00      	cmp	r3, #0
 801da70:	d136      	bne.n	801dae0 <UART_RxISR_8BIT_FIFOEN+0x1a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801da72:	687b      	ldr	r3, [r7, #4]
 801da74:	681b      	ldr	r3, [r3, #0]
 801da76:	681a      	ldr	r2, [r3, #0]
 801da78:	687b      	ldr	r3, [r7, #4]
 801da7a:	681b      	ldr	r3, [r3, #0]
 801da7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 801da80:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801da82:	687b      	ldr	r3, [r7, #4]
 801da84:	681b      	ldr	r3, [r3, #0]
 801da86:	689b      	ldr	r3, [r3, #8]
 801da88:	687a      	ldr	r2, [r7, #4]
 801da8a:	6812      	ldr	r2, [r2, #0]
 801da8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801da90:	f023 0301 	bic.w	r3, r3, #1
 801da94:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801da96:	687b      	ldr	r3, [r7, #4]
 801da98:	2220      	movs	r2, #32
 801da9a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801da9e:	687b      	ldr	r3, [r7, #4]
 801daa0:	2200      	movs	r2, #0
 801daa2:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801daa4:	687b      	ldr	r3, [r7, #4]
 801daa6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801daa8:	2b01      	cmp	r3, #1
 801daaa:	d111      	bne.n	801dad0 <UART_RxISR_8BIT_FIFOEN+0x190>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801daac:	687b      	ldr	r3, [r7, #4]
 801daae:	681b      	ldr	r3, [r3, #0]
 801dab0:	681a      	ldr	r2, [r3, #0]
 801dab2:	687b      	ldr	r3, [r7, #4]
 801dab4:	681b      	ldr	r3, [r3, #0]
 801dab6:	f022 0210 	bic.w	r2, r2, #16
 801daba:	601a      	str	r2, [r3, #0]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 801dabc:	687b      	ldr	r3, [r7, #4]
 801dabe:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 801dac2:	687a      	ldr	r2, [r7, #4]
 801dac4:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 801dac8:	4611      	mov	r1, r2
 801daca:	6878      	ldr	r0, [r7, #4]
 801dacc:	4798      	blx	r3
 801dace:	e004      	b.n	801dada <UART_RxISR_8BIT_FIFOEN+0x19a>
        else
        {
          /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
 801dad0:	687b      	ldr	r3, [r7, #4]
 801dad2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 801dad6:	6878      	ldr	r0, [r7, #4]
 801dad8:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801dada:	687b      	ldr	r3, [r7, #4]
 801dadc:	2200      	movs	r2, #0
 801dade:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801dae0:	89fb      	ldrh	r3, [r7, #14]
 801dae2:	2b00      	cmp	r3, #0
 801dae4:	d005      	beq.n	801daf2 <UART_RxISR_8BIT_FIFOEN+0x1b2>
 801dae6:	69fb      	ldr	r3, [r7, #28]
 801dae8:	f003 0320 	and.w	r3, r3, #32
 801daec:	2b00      	cmp	r3, #0
 801daee:	f47f af46 	bne.w	801d97e <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801daf2:	687b      	ldr	r3, [r7, #4]
 801daf4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801daf8:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801dafa:	897b      	ldrh	r3, [r7, #10]
 801dafc:	2b00      	cmp	r3, #0
 801dafe:	d021      	beq.n	801db44 <UART_RxISR_8BIT_FIFOEN+0x204>
 801db00:	687b      	ldr	r3, [r7, #4]
 801db02:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801db06:	897a      	ldrh	r2, [r7, #10]
 801db08:	429a      	cmp	r2, r3
 801db0a:	d21b      	bcs.n	801db44 <UART_RxISR_8BIT_FIFOEN+0x204>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801db0c:	687b      	ldr	r3, [r7, #4]
 801db0e:	681b      	ldr	r3, [r3, #0]
 801db10:	689a      	ldr	r2, [r3, #8]
 801db12:	687b      	ldr	r3, [r7, #4]
 801db14:	681b      	ldr	r3, [r3, #0]
 801db16:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 801db1a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 801db1c:	687b      	ldr	r3, [r7, #4]
 801db1e:	4a0b      	ldr	r2, [pc, #44]	; (801db4c <UART_RxISR_8BIT_FIFOEN+0x20c>)
 801db20:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801db22:	687b      	ldr	r3, [r7, #4]
 801db24:	681b      	ldr	r3, [r3, #0]
 801db26:	681a      	ldr	r2, [r3, #0]
 801db28:	687b      	ldr	r3, [r7, #4]
 801db2a:	681b      	ldr	r3, [r3, #0]
 801db2c:	f042 0220 	orr.w	r2, r2, #32
 801db30:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801db32:	e007      	b.n	801db44 <UART_RxISR_8BIT_FIFOEN+0x204>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801db34:	687b      	ldr	r3, [r7, #4]
 801db36:	681b      	ldr	r3, [r3, #0]
 801db38:	699a      	ldr	r2, [r3, #24]
 801db3a:	687b      	ldr	r3, [r7, #4]
 801db3c:	681b      	ldr	r3, [r3, #0]
 801db3e:	f042 0208 	orr.w	r2, r2, #8
 801db42:	619a      	str	r2, [r3, #24]
}
 801db44:	bf00      	nop
 801db46:	3720      	adds	r7, #32
 801db48:	46bd      	mov	sp, r7
 801db4a:	bd80      	pop	{r7, pc}
 801db4c:	0801d781 	.word	0x0801d781

0801db50 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 801db50:	b580      	push	{r7, lr}
 801db52:	b08a      	sub	sp, #40	; 0x28
 801db54:	af00      	add	r7, sp, #0
 801db56:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 801db58:	687b      	ldr	r3, [r7, #4]
 801db5a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801db5e:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 801db60:	687b      	ldr	r3, [r7, #4]
 801db62:	681b      	ldr	r3, [r3, #0]
 801db64:	69db      	ldr	r3, [r3, #28]
 801db66:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 801db68:	687b      	ldr	r3, [r7, #4]
 801db6a:	681b      	ldr	r3, [r3, #0]
 801db6c:	681b      	ldr	r3, [r3, #0]
 801db6e:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 801db70:	687b      	ldr	r3, [r7, #4]
 801db72:	681b      	ldr	r3, [r3, #0]
 801db74:	689b      	ldr	r3, [r3, #8]
 801db76:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 801db78:	687b      	ldr	r3, [r7, #4]
 801db7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801db7e:	2b22      	cmp	r3, #34	; 0x22
 801db80:	f040 80e0 	bne.w	801dd44 <UART_RxISR_16BIT_FIFOEN+0x1f4>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 801db84:	687b      	ldr	r3, [r7, #4]
 801db86:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801db8a:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801db8c:	e0b0      	b.n	801dcf0 <UART_RxISR_16BIT_FIFOEN+0x1a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 801db8e:	687b      	ldr	r3, [r7, #4]
 801db90:	681b      	ldr	r3, [r3, #0]
 801db92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801db94:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 801db96:	687b      	ldr	r3, [r7, #4]
 801db98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801db9a:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 801db9c:	8aba      	ldrh	r2, [r7, #20]
 801db9e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801dba0:	4013      	ands	r3, r2
 801dba2:	b29a      	uxth	r2, r3
 801dba4:	693b      	ldr	r3, [r7, #16]
 801dba6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 801dba8:	687b      	ldr	r3, [r7, #4]
 801dbaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801dbac:	1c9a      	adds	r2, r3, #2
 801dbae:	687b      	ldr	r3, [r7, #4]
 801dbb0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 801dbb2:	687b      	ldr	r3, [r7, #4]
 801dbb4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801dbb8:	b29b      	uxth	r3, r3
 801dbba:	3b01      	subs	r3, #1
 801dbbc:	b29a      	uxth	r2, r3
 801dbbe:	687b      	ldr	r3, [r7, #4]
 801dbc0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 801dbc4:	687b      	ldr	r3, [r7, #4]
 801dbc6:	681b      	ldr	r3, [r3, #0]
 801dbc8:	69db      	ldr	r3, [r3, #28]
 801dbca:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 801dbcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dbce:	f003 0307 	and.w	r3, r3, #7
 801dbd2:	2b00      	cmp	r3, #0
 801dbd4:	d04f      	beq.n	801dc76 <UART_RxISR_16BIT_FIFOEN+0x126>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 801dbd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dbd8:	f003 0301 	and.w	r3, r3, #1
 801dbdc:	2b00      	cmp	r3, #0
 801dbde:	d010      	beq.n	801dc02 <UART_RxISR_16BIT_FIFOEN+0xb2>
 801dbe0:	69fb      	ldr	r3, [r7, #28]
 801dbe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801dbe6:	2b00      	cmp	r3, #0
 801dbe8:	d00b      	beq.n	801dc02 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 801dbea:	687b      	ldr	r3, [r7, #4]
 801dbec:	681b      	ldr	r3, [r3, #0]
 801dbee:	2201      	movs	r2, #1
 801dbf0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 801dbf2:	687b      	ldr	r3, [r7, #4]
 801dbf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801dbf8:	f043 0201 	orr.w	r2, r3, #1
 801dbfc:	687b      	ldr	r3, [r7, #4]
 801dbfe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801dc02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dc04:	f003 0302 	and.w	r3, r3, #2
 801dc08:	2b00      	cmp	r3, #0
 801dc0a:	d010      	beq.n	801dc2e <UART_RxISR_16BIT_FIFOEN+0xde>
 801dc0c:	69bb      	ldr	r3, [r7, #24]
 801dc0e:	f003 0301 	and.w	r3, r3, #1
 801dc12:	2b00      	cmp	r3, #0
 801dc14:	d00b      	beq.n	801dc2e <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 801dc16:	687b      	ldr	r3, [r7, #4]
 801dc18:	681b      	ldr	r3, [r3, #0]
 801dc1a:	2202      	movs	r2, #2
 801dc1c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 801dc1e:	687b      	ldr	r3, [r7, #4]
 801dc20:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801dc24:	f043 0204 	orr.w	r2, r3, #4
 801dc28:	687b      	ldr	r3, [r7, #4]
 801dc2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 801dc2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dc30:	f003 0304 	and.w	r3, r3, #4
 801dc34:	2b00      	cmp	r3, #0
 801dc36:	d010      	beq.n	801dc5a <UART_RxISR_16BIT_FIFOEN+0x10a>
 801dc38:	69bb      	ldr	r3, [r7, #24]
 801dc3a:	f003 0301 	and.w	r3, r3, #1
 801dc3e:	2b00      	cmp	r3, #0
 801dc40:	d00b      	beq.n	801dc5a <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 801dc42:	687b      	ldr	r3, [r7, #4]
 801dc44:	681b      	ldr	r3, [r3, #0]
 801dc46:	2204      	movs	r2, #4
 801dc48:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 801dc4a:	687b      	ldr	r3, [r7, #4]
 801dc4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801dc50:	f043 0202 	orr.w	r2, r3, #2
 801dc54:	687b      	ldr	r3, [r7, #4]
 801dc56:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 801dc5a:	687b      	ldr	r3, [r7, #4]
 801dc5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801dc60:	2b00      	cmp	r3, #0
 801dc62:	d008      	beq.n	801dc76 <UART_RxISR_16BIT_FIFOEN+0x126>
        {
          /* Non Blocking error : transfer could go on.
          Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 801dc64:	687b      	ldr	r3, [r7, #4]
 801dc66:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 801dc6a:	6878      	ldr	r0, [r7, #4]
 801dc6c:	4798      	blx	r3
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 801dc6e:	687b      	ldr	r3, [r7, #4]
 801dc70:	2200      	movs	r2, #0
 801dc72:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 801dc76:	687b      	ldr	r3, [r7, #4]
 801dc78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801dc7c:	b29b      	uxth	r3, r3
 801dc7e:	2b00      	cmp	r3, #0
 801dc80:	d136      	bne.n	801dcf0 <UART_RxISR_16BIT_FIFOEN+0x1a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801dc82:	687b      	ldr	r3, [r7, #4]
 801dc84:	681b      	ldr	r3, [r3, #0]
 801dc86:	681a      	ldr	r2, [r3, #0]
 801dc88:	687b      	ldr	r3, [r7, #4]
 801dc8a:	681b      	ldr	r3, [r3, #0]
 801dc8c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 801dc90:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801dc92:	687b      	ldr	r3, [r7, #4]
 801dc94:	681b      	ldr	r3, [r3, #0]
 801dc96:	689b      	ldr	r3, [r3, #8]
 801dc98:	687a      	ldr	r2, [r7, #4]
 801dc9a:	6812      	ldr	r2, [r2, #0]
 801dc9c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 801dca0:	f023 0301 	bic.w	r3, r3, #1
 801dca4:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801dca6:	687b      	ldr	r3, [r7, #4]
 801dca8:	2220      	movs	r2, #32
 801dcaa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801dcae:	687b      	ldr	r3, [r7, #4]
 801dcb0:	2200      	movs	r2, #0
 801dcb2:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801dcb4:	687b      	ldr	r3, [r7, #4]
 801dcb6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801dcb8:	2b01      	cmp	r3, #1
 801dcba:	d111      	bne.n	801dce0 <UART_RxISR_16BIT_FIFOEN+0x190>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801dcbc:	687b      	ldr	r3, [r7, #4]
 801dcbe:	681b      	ldr	r3, [r3, #0]
 801dcc0:	681a      	ldr	r2, [r3, #0]
 801dcc2:	687b      	ldr	r3, [r7, #4]
 801dcc4:	681b      	ldr	r3, [r3, #0]
 801dcc6:	f022 0210 	bic.w	r2, r2, #16
 801dcca:	601a      	str	r2, [r3, #0]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
 801dccc:	687b      	ldr	r3, [r7, #4]
 801dcce:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 801dcd2:	687a      	ldr	r2, [r7, #4]
 801dcd4:	f8b2 205c 	ldrh.w	r2, [r2, #92]	; 0x5c
 801dcd8:	4611      	mov	r1, r2
 801dcda:	6878      	ldr	r0, [r7, #4]
 801dcdc:	4798      	blx	r3
 801dcde:	e004      	b.n	801dcea <UART_RxISR_16BIT_FIFOEN+0x19a>
        else
        {
          /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
 801dce0:	687b      	ldr	r3, [r7, #4]
 801dce2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 801dce6:	6878      	ldr	r0, [r7, #4]
 801dce8:	4798      	blx	r3
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801dcea:	687b      	ldr	r3, [r7, #4]
 801dcec:	2200      	movs	r2, #0
 801dcee:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 801dcf0:	8afb      	ldrh	r3, [r7, #22]
 801dcf2:	2b00      	cmp	r3, #0
 801dcf4:	d005      	beq.n	801dd02 <UART_RxISR_16BIT_FIFOEN+0x1b2>
 801dcf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dcf8:	f003 0320 	and.w	r3, r3, #32
 801dcfc:	2b00      	cmp	r3, #0
 801dcfe:	f47f af46 	bne.w	801db8e <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 801dd02:	687b      	ldr	r3, [r7, #4]
 801dd04:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801dd08:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 801dd0a:	89fb      	ldrh	r3, [r7, #14]
 801dd0c:	2b00      	cmp	r3, #0
 801dd0e:	d021      	beq.n	801dd54 <UART_RxISR_16BIT_FIFOEN+0x204>
 801dd10:	687b      	ldr	r3, [r7, #4]
 801dd12:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801dd16:	89fa      	ldrh	r2, [r7, #14]
 801dd18:	429a      	cmp	r2, r3
 801dd1a:	d21b      	bcs.n	801dd54 <UART_RxISR_16BIT_FIFOEN+0x204>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 801dd1c:	687b      	ldr	r3, [r7, #4]
 801dd1e:	681b      	ldr	r3, [r3, #0]
 801dd20:	689a      	ldr	r2, [r3, #8]
 801dd22:	687b      	ldr	r3, [r7, #4]
 801dd24:	681b      	ldr	r3, [r3, #0]
 801dd26:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 801dd2a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 801dd2c:	687b      	ldr	r3, [r7, #4]
 801dd2e:	4a0b      	ldr	r2, [pc, #44]	; (801dd5c <UART_RxISR_16BIT_FIFOEN+0x20c>)
 801dd30:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 801dd32:	687b      	ldr	r3, [r7, #4]
 801dd34:	681b      	ldr	r3, [r3, #0]
 801dd36:	681a      	ldr	r2, [r3, #0]
 801dd38:	687b      	ldr	r3, [r7, #4]
 801dd3a:	681b      	ldr	r3, [r3, #0]
 801dd3c:	f042 0220 	orr.w	r2, r2, #32
 801dd40:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 801dd42:	e007      	b.n	801dd54 <UART_RxISR_16BIT_FIFOEN+0x204>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801dd44:	687b      	ldr	r3, [r7, #4]
 801dd46:	681b      	ldr	r3, [r3, #0]
 801dd48:	699a      	ldr	r2, [r3, #24]
 801dd4a:	687b      	ldr	r3, [r7, #4]
 801dd4c:	681b      	ldr	r3, [r3, #0]
 801dd4e:	f042 0208 	orr.w	r2, r2, #8
 801dd52:	619a      	str	r2, [r3, #24]
}
 801dd54:	bf00      	nop
 801dd56:	3728      	adds	r7, #40	; 0x28
 801dd58:	46bd      	mov	sp, r7
 801dd5a:	bd80      	pop	{r7, pc}
 801dd5c:	0801d861 	.word	0x0801d861

0801dd60 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 801dd60:	b480      	push	{r7}
 801dd62:	b083      	sub	sp, #12
 801dd64:	af00      	add	r7, sp, #0
 801dd66:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801dd68:	bf00      	nop
 801dd6a:	370c      	adds	r7, #12
 801dd6c:	46bd      	mov	sp, r7
 801dd6e:	bc80      	pop	{r7}
 801dd70:	4770      	bx	lr

0801dd72 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 801dd72:	b480      	push	{r7}
 801dd74:	b083      	sub	sp, #12
 801dd76:	af00      	add	r7, sp, #0
 801dd78:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801dd7a:	bf00      	nop
 801dd7c:	370c      	adds	r7, #12
 801dd7e:	46bd      	mov	sp, r7
 801dd80:	bc80      	pop	{r7}
 801dd82:	4770      	bx	lr

0801dd84 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 801dd84:	b480      	push	{r7}
 801dd86:	b083      	sub	sp, #12
 801dd88:	af00      	add	r7, sp, #0
 801dd8a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 801dd8c:	bf00      	nop
 801dd8e:	370c      	adds	r7, #12
 801dd90:	46bd      	mov	sp, r7
 801dd92:	bc80      	pop	{r7}
 801dd94:	4770      	bx	lr

0801dd96 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 801dd96:	b480      	push	{r7}
 801dd98:	b085      	sub	sp, #20
 801dd9a:	af00      	add	r7, sp, #0
 801dd9c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801dd9e:	687b      	ldr	r3, [r7, #4]
 801dda0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801dda4:	2b01      	cmp	r3, #1
 801dda6:	d101      	bne.n	801ddac <HAL_UARTEx_DisableFifoMode+0x16>
 801dda8:	2302      	movs	r3, #2
 801ddaa:	e027      	b.n	801ddfc <HAL_UARTEx_DisableFifoMode+0x66>
 801ddac:	687b      	ldr	r3, [r7, #4]
 801ddae:	2201      	movs	r2, #1
 801ddb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801ddb4:	687b      	ldr	r3, [r7, #4]
 801ddb6:	2224      	movs	r2, #36	; 0x24
 801ddb8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801ddbc:	687b      	ldr	r3, [r7, #4]
 801ddbe:	681b      	ldr	r3, [r3, #0]
 801ddc0:	681b      	ldr	r3, [r3, #0]
 801ddc2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801ddc4:	687b      	ldr	r3, [r7, #4]
 801ddc6:	681b      	ldr	r3, [r3, #0]
 801ddc8:	681a      	ldr	r2, [r3, #0]
 801ddca:	687b      	ldr	r3, [r7, #4]
 801ddcc:	681b      	ldr	r3, [r3, #0]
 801ddce:	f022 0201 	bic.w	r2, r2, #1
 801ddd2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801ddd4:	68fb      	ldr	r3, [r7, #12]
 801ddd6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 801ddda:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801dddc:	687b      	ldr	r3, [r7, #4]
 801ddde:	2200      	movs	r2, #0
 801dde0:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801dde2:	687b      	ldr	r3, [r7, #4]
 801dde4:	681b      	ldr	r3, [r3, #0]
 801dde6:	68fa      	ldr	r2, [r7, #12]
 801dde8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801ddea:	687b      	ldr	r3, [r7, #4]
 801ddec:	2220      	movs	r2, #32
 801ddee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801ddf2:	687b      	ldr	r3, [r7, #4]
 801ddf4:	2200      	movs	r2, #0
 801ddf6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801ddfa:	2300      	movs	r3, #0
}
 801ddfc:	4618      	mov	r0, r3
 801ddfe:	3714      	adds	r7, #20
 801de00:	46bd      	mov	sp, r7
 801de02:	bc80      	pop	{r7}
 801de04:	4770      	bx	lr

0801de06 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801de06:	b580      	push	{r7, lr}
 801de08:	b084      	sub	sp, #16
 801de0a:	af00      	add	r7, sp, #0
 801de0c:	6078      	str	r0, [r7, #4]
 801de0e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801de10:	687b      	ldr	r3, [r7, #4]
 801de12:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801de16:	2b01      	cmp	r3, #1
 801de18:	d101      	bne.n	801de1e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 801de1a:	2302      	movs	r3, #2
 801de1c:	e02d      	b.n	801de7a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 801de1e:	687b      	ldr	r3, [r7, #4]
 801de20:	2201      	movs	r2, #1
 801de22:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801de26:	687b      	ldr	r3, [r7, #4]
 801de28:	2224      	movs	r2, #36	; 0x24
 801de2a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801de2e:	687b      	ldr	r3, [r7, #4]
 801de30:	681b      	ldr	r3, [r3, #0]
 801de32:	681b      	ldr	r3, [r3, #0]
 801de34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801de36:	687b      	ldr	r3, [r7, #4]
 801de38:	681b      	ldr	r3, [r3, #0]
 801de3a:	681a      	ldr	r2, [r3, #0]
 801de3c:	687b      	ldr	r3, [r7, #4]
 801de3e:	681b      	ldr	r3, [r3, #0]
 801de40:	f022 0201 	bic.w	r2, r2, #1
 801de44:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 801de46:	687b      	ldr	r3, [r7, #4]
 801de48:	681b      	ldr	r3, [r3, #0]
 801de4a:	689b      	ldr	r3, [r3, #8]
 801de4c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 801de50:	687b      	ldr	r3, [r7, #4]
 801de52:	681b      	ldr	r3, [r3, #0]
 801de54:	683a      	ldr	r2, [r7, #0]
 801de56:	430a      	orrs	r2, r1
 801de58:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801de5a:	6878      	ldr	r0, [r7, #4]
 801de5c:	f000 f850 	bl	801df00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801de60:	687b      	ldr	r3, [r7, #4]
 801de62:	681b      	ldr	r3, [r3, #0]
 801de64:	68fa      	ldr	r2, [r7, #12]
 801de66:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801de68:	687b      	ldr	r3, [r7, #4]
 801de6a:	2220      	movs	r2, #32
 801de6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801de70:	687b      	ldr	r3, [r7, #4]
 801de72:	2200      	movs	r2, #0
 801de74:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801de78:	2300      	movs	r3, #0
}
 801de7a:	4618      	mov	r0, r3
 801de7c:	3710      	adds	r7, #16
 801de7e:	46bd      	mov	sp, r7
 801de80:	bd80      	pop	{r7, pc}

0801de82 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 801de82:	b580      	push	{r7, lr}
 801de84:	b084      	sub	sp, #16
 801de86:	af00      	add	r7, sp, #0
 801de88:	6078      	str	r0, [r7, #4]
 801de8a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801de8c:	687b      	ldr	r3, [r7, #4]
 801de8e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 801de92:	2b01      	cmp	r3, #1
 801de94:	d101      	bne.n	801de9a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 801de96:	2302      	movs	r3, #2
 801de98:	e02d      	b.n	801def6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801de9a:	687b      	ldr	r3, [r7, #4]
 801de9c:	2201      	movs	r2, #1
 801de9e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 801dea2:	687b      	ldr	r3, [r7, #4]
 801dea4:	2224      	movs	r2, #36	; 0x24
 801dea6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801deaa:	687b      	ldr	r3, [r7, #4]
 801deac:	681b      	ldr	r3, [r3, #0]
 801deae:	681b      	ldr	r3, [r3, #0]
 801deb0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 801deb2:	687b      	ldr	r3, [r7, #4]
 801deb4:	681b      	ldr	r3, [r3, #0]
 801deb6:	681a      	ldr	r2, [r3, #0]
 801deb8:	687b      	ldr	r3, [r7, #4]
 801deba:	681b      	ldr	r3, [r3, #0]
 801debc:	f022 0201 	bic.w	r2, r2, #1
 801dec0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 801dec2:	687b      	ldr	r3, [r7, #4]
 801dec4:	681b      	ldr	r3, [r3, #0]
 801dec6:	689b      	ldr	r3, [r3, #8]
 801dec8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 801decc:	687b      	ldr	r3, [r7, #4]
 801dece:	681b      	ldr	r3, [r3, #0]
 801ded0:	683a      	ldr	r2, [r7, #0]
 801ded2:	430a      	orrs	r2, r1
 801ded4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 801ded6:	6878      	ldr	r0, [r7, #4]
 801ded8:	f000 f812 	bl	801df00 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801dedc:	687b      	ldr	r3, [r7, #4]
 801dede:	681b      	ldr	r3, [r3, #0]
 801dee0:	68fa      	ldr	r2, [r7, #12]
 801dee2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801dee4:	687b      	ldr	r3, [r7, #4]
 801dee6:	2220      	movs	r2, #32
 801dee8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801deec:	687b      	ldr	r3, [r7, #4]
 801deee:	2200      	movs	r2, #0
 801def0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 801def4:	2300      	movs	r3, #0
}
 801def6:	4618      	mov	r0, r3
 801def8:	3710      	adds	r7, #16
 801defa:	46bd      	mov	sp, r7
 801defc:	bd80      	pop	{r7, pc}
	...

0801df00 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 801df00:	b480      	push	{r7}
 801df02:	b089      	sub	sp, #36	; 0x24
 801df04:	af00      	add	r7, sp, #0
 801df06:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 801df08:	4a2e      	ldr	r2, [pc, #184]	; (801dfc4 <UARTEx_SetNbDataToProcess+0xc4>)
 801df0a:	f107 0314 	add.w	r3, r7, #20
 801df0e:	e892 0003 	ldmia.w	r2, {r0, r1}
 801df12:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 801df16:	4a2c      	ldr	r2, [pc, #176]	; (801dfc8 <UARTEx_SetNbDataToProcess+0xc8>)
 801df18:	f107 030c 	add.w	r3, r7, #12
 801df1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 801df20:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 801df24:	687b      	ldr	r3, [r7, #4]
 801df26:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 801df28:	2b00      	cmp	r3, #0
 801df2a:	d108      	bne.n	801df3e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 801df2c:	687b      	ldr	r3, [r7, #4]
 801df2e:	2201      	movs	r2, #1
 801df30:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 801df34:	687b      	ldr	r3, [r7, #4]
 801df36:	2201      	movs	r2, #1
 801df38:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 801df3c:	e03d      	b.n	801dfba <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 801df3e:	2308      	movs	r3, #8
 801df40:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 801df42:	2308      	movs	r3, #8
 801df44:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 801df46:	687b      	ldr	r3, [r7, #4]
 801df48:	681b      	ldr	r3, [r3, #0]
 801df4a:	689b      	ldr	r3, [r3, #8]
 801df4c:	0e5b      	lsrs	r3, r3, #25
 801df4e:	b2db      	uxtb	r3, r3
 801df50:	f003 0307 	and.w	r3, r3, #7
 801df54:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 801df56:	687b      	ldr	r3, [r7, #4]
 801df58:	681b      	ldr	r3, [r3, #0]
 801df5a:	689b      	ldr	r3, [r3, #8]
 801df5c:	0f5b      	lsrs	r3, r3, #29
 801df5e:	b2db      	uxtb	r3, r3
 801df60:	f003 0307 	and.w	r3, r3, #7
 801df64:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801df66:	7fbb      	ldrb	r3, [r7, #30]
 801df68:	7f3a      	ldrb	r2, [r7, #28]
 801df6a:	f107 0120 	add.w	r1, r7, #32
 801df6e:	440a      	add	r2, r1
 801df70:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 801df74:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 801df78:	7f3a      	ldrb	r2, [r7, #28]
 801df7a:	f107 0120 	add.w	r1, r7, #32
 801df7e:	440a      	add	r2, r1
 801df80:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 801df84:	fb93 f3f2 	sdiv	r3, r3, r2
 801df88:	b29a      	uxth	r2, r3
 801df8a:	687b      	ldr	r3, [r7, #4]
 801df8c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801df90:	7ffb      	ldrb	r3, [r7, #31]
 801df92:	7f7a      	ldrb	r2, [r7, #29]
 801df94:	f107 0120 	add.w	r1, r7, #32
 801df98:	440a      	add	r2, r1
 801df9a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 801df9e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 801dfa2:	7f7a      	ldrb	r2, [r7, #29]
 801dfa4:	f107 0120 	add.w	r1, r7, #32
 801dfa8:	440a      	add	r2, r1
 801dfaa:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801dfae:	fb93 f3f2 	sdiv	r3, r3, r2
 801dfb2:	b29a      	uxth	r2, r3
 801dfb4:	687b      	ldr	r3, [r7, #4]
 801dfb6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 801dfba:	bf00      	nop
 801dfbc:	3724      	adds	r7, #36	; 0x24
 801dfbe:	46bd      	mov	sp, r7
 801dfc0:	bc80      	pop	{r7}
 801dfc2:	4770      	bx	lr
 801dfc4:	08024b60 	.word	0x08024b60
 801dfc8:	08024b68 	.word	0x08024b68

0801dfcc <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 801dfcc:	b580      	push	{r7, lr}
 801dfce:	b08a      	sub	sp, #40	; 0x28
 801dfd0:	af00      	add	r7, sp, #0
 801dfd2:	60b9      	str	r1, [r7, #8]
 801dfd4:	607a      	str	r2, [r7, #4]
 801dfd6:	603b      	str	r3, [r7, #0]
 801dfd8:	4603      	mov	r3, r0
 801dfda:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 801dfdc:	2300      	movs	r3, #0
 801dfde:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 801dfe0:	2300      	movs	r3, #0
 801dfe2:	617b      	str	r3, [r7, #20]
 801dfe4:	2300      	movs	r3, #0
 801dfe6:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 801dfe8:	687b      	ldr	r3, [r7, #4]
 801dfea:	2b00      	cmp	r3, #0
 801dfec:	d001      	beq.n	801dff2 <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 801dfee:	2300      	movs	r3, #0
 801dff0:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 801dff2:	687b      	ldr	r3, [r7, #4]
 801dff4:	2b00      	cmp	r3, #0
 801dff6:	bf14      	ite	ne
 801dff8:	2301      	movne	r3, #1
 801dffa:	2300      	moveq	r3, #0
 801dffc:	b2da      	uxtb	r2, r3
 801dffe:	4bb3      	ldr	r3, [pc, #716]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e000:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801e002:	7bfb      	ldrb	r3, [r7, #15]
 801e004:	2b00      	cmp	r3, #0
 801e006:	d003      	beq.n	801e010 <RadioSetRxGenericConfig+0x44>
 801e008:	2b01      	cmp	r3, #1
 801e00a:	f000 80aa 	beq.w	801e162 <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 801e00e:	e158      	b.n	801e2c2 <RadioSetRxGenericConfig+0x2f6>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 801e010:	68bb      	ldr	r3, [r7, #8]
 801e012:	68db      	ldr	r3, [r3, #12]
 801e014:	2b00      	cmp	r3, #0
 801e016:	d003      	beq.n	801e020 <RadioSetRxGenericConfig+0x54>
 801e018:	68bb      	ldr	r3, [r7, #8]
 801e01a:	691b      	ldr	r3, [r3, #16]
 801e01c:	2b00      	cmp	r3, #0
 801e01e:	d102      	bne.n	801e026 <RadioSetRxGenericConfig+0x5a>
                return -1;
 801e020:	f04f 33ff 	mov.w	r3, #4294967295
 801e024:	e14e      	b.n	801e2c4 <RadioSetRxGenericConfig+0x2f8>
            if ( config->fsk.SyncWordLength>8)
 801e026:	68bb      	ldr	r3, [r7, #8]
 801e028:	7d5b      	ldrb	r3, [r3, #21]
 801e02a:	2b08      	cmp	r3, #8
 801e02c:	d902      	bls.n	801e034 <RadioSetRxGenericConfig+0x68>
                return -1;
 801e02e:	f04f 33ff 	mov.w	r3, #4294967295
 801e032:	e147      	b.n	801e2c4 <RadioSetRxGenericConfig+0x2f8>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801e034:	2300      	movs	r3, #0
 801e036:	623b      	str	r3, [r7, #32]
 801e038:	e00d      	b.n	801e056 <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 801e03a:	68bb      	ldr	r3, [r7, #8]
 801e03c:	699a      	ldr	r2, [r3, #24]
 801e03e:	6a3b      	ldr	r3, [r7, #32]
 801e040:	4413      	add	r3, r2
 801e042:	7819      	ldrb	r1, [r3, #0]
 801e044:	f107 0214 	add.w	r2, r7, #20
 801e048:	6a3b      	ldr	r3, [r7, #32]
 801e04a:	4413      	add	r3, r2
 801e04c:	460a      	mov	r2, r1
 801e04e:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801e050:	6a3b      	ldr	r3, [r7, #32]
 801e052:	3301      	adds	r3, #1
 801e054:	623b      	str	r3, [r7, #32]
 801e056:	68bb      	ldr	r3, [r7, #8]
 801e058:	7d5b      	ldrb	r3, [r3, #21]
 801e05a:	461a      	mov	r2, r3
 801e05c:	6a3b      	ldr	r3, [r7, #32]
 801e05e:	4293      	cmp	r3, r2
 801e060:	dbeb      	blt.n	801e03a <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801e062:	68bb      	ldr	r3, [r7, #8]
 801e064:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801e068:	2b00      	cmp	r3, #0
 801e06a:	d104      	bne.n	801e076 <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 801e06c:	68bb      	ldr	r3, [r7, #8]
 801e06e:	69db      	ldr	r3, [r3, #28]
 801e070:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801e074:	e002      	b.n	801e07c <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 801e076:	23ff      	movs	r3, #255	; 0xff
 801e078:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 801e07c:	68bb      	ldr	r3, [r7, #8]
 801e07e:	681b      	ldr	r3, [r3, #0]
 801e080:	2b00      	cmp	r3, #0
 801e082:	bf14      	ite	ne
 801e084:	2301      	movne	r3, #1
 801e086:	2300      	moveq	r3, #0
 801e088:	b2db      	uxtb	r3, r3
 801e08a:	4618      	mov	r0, r3
 801e08c:	f002 f80a 	bl	80200a4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801e090:	4b8e      	ldr	r3, [pc, #568]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e092:	2200      	movs	r2, #0
 801e094:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801e098:	68bb      	ldr	r3, [r7, #8]
 801e09a:	68db      	ldr	r3, [r3, #12]
 801e09c:	4a8b      	ldr	r2, [pc, #556]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e09e:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801e0a0:	68bb      	ldr	r3, [r7, #8]
 801e0a2:	791a      	ldrb	r2, [r3, #4]
 801e0a4:	4b89      	ldr	r3, [pc, #548]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e0a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 801e0aa:	68bb      	ldr	r3, [r7, #8]
 801e0ac:	689b      	ldr	r3, [r3, #8]
 801e0ae:	4618      	mov	r0, r3
 801e0b0:	f000 fa78 	bl	801e5a4 <RadioGetFskBandwidthRegValue>
 801e0b4:	4603      	mov	r3, r0
 801e0b6:	461a      	mov	r2, r3
 801e0b8:	4b84      	ldr	r3, [pc, #528]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e0ba:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801e0be:	4b83      	ldr	r3, [pc, #524]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e0c0:	2200      	movs	r2, #0
 801e0c2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 801e0c4:	68bb      	ldr	r3, [r7, #8]
 801e0c6:	691b      	ldr	r3, [r3, #16]
 801e0c8:	b29b      	uxth	r3, r3
 801e0ca:	00db      	lsls	r3, r3, #3
 801e0cc:	b29a      	uxth	r2, r3
 801e0ce:	4b7f      	ldr	r3, [pc, #508]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e0d0:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 801e0d2:	68bb      	ldr	r3, [r7, #8]
 801e0d4:	7d1a      	ldrb	r2, [r3, #20]
 801e0d6:	4b7d      	ldr	r3, [pc, #500]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e0d8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 801e0da:	68bb      	ldr	r3, [r7, #8]
 801e0dc:	7d5b      	ldrb	r3, [r3, #21]
 801e0de:	00db      	lsls	r3, r3, #3
 801e0e0:	b2da      	uxtb	r2, r3
 801e0e2:	4b7a      	ldr	r3, [pc, #488]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e0e4:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 801e0e6:	68bb      	ldr	r3, [r7, #8]
 801e0e8:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801e0ec:	4b77      	ldr	r3, [pc, #476]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e0ee:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 801e0f0:	68bb      	ldr	r3, [r7, #8]
 801e0f2:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 801e0f6:	4b75      	ldr	r3, [pc, #468]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e0f8:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801e0fa:	4a74      	ldr	r2, [pc, #464]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e0fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e100:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 801e102:	68bb      	ldr	r3, [r7, #8]
 801e104:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801e108:	4b70      	ldr	r3, [pc, #448]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e10a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 801e10c:	68bb      	ldr	r3, [r7, #8]
 801e10e:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 801e112:	4b6e      	ldr	r3, [pc, #440]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e114:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801e116:	f001 f947 	bl	801f3a8 <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 801e11a:	2000      	movs	r0, #0
 801e11c:	f000 fb00 	bl	801e720 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e120:	486b      	ldr	r0, [pc, #428]	; (801e2d0 <RadioSetRxGenericConfig+0x304>)
 801e122:	f002 fa05 	bl	8020530 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e126:	486b      	ldr	r0, [pc, #428]	; (801e2d4 <RadioSetRxGenericConfig+0x308>)
 801e128:	f002 fad0 	bl	80206cc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 801e12c:	f107 0314 	add.w	r3, r7, #20
 801e130:	4618      	mov	r0, r3
 801e132:	f001 fdda 	bl	801fcea <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801e136:	68bb      	ldr	r3, [r7, #8]
 801e138:	8c1b      	ldrh	r3, [r3, #32]
 801e13a:	4618      	mov	r0, r3
 801e13c:	f001 fe24 	bl	801fd88 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801e140:	68bb      	ldr	r3, [r7, #8]
 801e142:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801e144:	4618      	mov	r0, r3
 801e146:	f001 fdff 	bl	801fd48 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 801e14a:	683b      	ldr	r3, [r7, #0]
 801e14c:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801e150:	fb02 f203 	mul.w	r2, r2, r3
 801e154:	68bb      	ldr	r3, [r7, #8]
 801e156:	68db      	ldr	r3, [r3, #12]
 801e158:	fbb2 f3f3 	udiv	r3, r2, r3
 801e15c:	4a5b      	ldr	r2, [pc, #364]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e15e:	6093      	str	r3, [r2, #8]
            break;
 801e160:	e0af      	b.n	801e2c2 <RadioSetRxGenericConfig+0x2f6>
            if  (config->lora.PreambleLen== 0)
 801e162:	68bb      	ldr	r3, [r7, #8]
 801e164:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 801e166:	2b00      	cmp	r3, #0
 801e168:	d102      	bne.n	801e170 <RadioSetRxGenericConfig+0x1a4>
                return -1;
 801e16a:	f04f 33ff 	mov.w	r3, #4294967295
 801e16e:	e0a9      	b.n	801e2c4 <RadioSetRxGenericConfig+0x2f8>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801e170:	68bb      	ldr	r3, [r7, #8]
 801e172:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 801e176:	2b01      	cmp	r3, #1
 801e178:	d104      	bne.n	801e184 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 801e17a:	68bb      	ldr	r3, [r7, #8]
 801e17c:	69db      	ldr	r3, [r3, #28]
 801e17e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801e182:	e002      	b.n	801e18a <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 801e184:	23ff      	movs	r3, #255	; 0xff
 801e186:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 801e18a:	68bb      	ldr	r3, [r7, #8]
 801e18c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801e18e:	2b00      	cmp	r3, #0
 801e190:	bf14      	ite	ne
 801e192:	2301      	movne	r3, #1
 801e194:	2300      	moveq	r3, #0
 801e196:	b2db      	uxtb	r3, r3
 801e198:	4618      	mov	r0, r3
 801e19a:	f001 ff83 	bl	80200a4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801e19e:	683b      	ldr	r3, [r7, #0]
 801e1a0:	b2db      	uxtb	r3, r3
 801e1a2:	4618      	mov	r0, r3
 801e1a4:	f001 ff90 	bl	80200c8 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801e1a8:	4b48      	ldr	r3, [pc, #288]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e1aa:	2201      	movs	r2, #1
 801e1ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 801e1b0:	68bb      	ldr	r3, [r7, #8]
 801e1b2:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801e1b6:	4b45      	ldr	r3, [pc, #276]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e1b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 801e1bc:	68bb      	ldr	r3, [r7, #8]
 801e1be:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 801e1c2:	4b42      	ldr	r3, [pc, #264]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e1c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 801e1c8:	68bb      	ldr	r3, [r7, #8]
 801e1ca:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 801e1ce:	4b3f      	ldr	r3, [pc, #252]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e1d0:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 801e1d4:	68bb      	ldr	r3, [r7, #8]
 801e1d6:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 801e1da:	2b02      	cmp	r3, #2
 801e1dc:	d010      	beq.n	801e200 <RadioSetRxGenericConfig+0x234>
 801e1de:	2b02      	cmp	r3, #2
 801e1e0:	dc22      	bgt.n	801e228 <RadioSetRxGenericConfig+0x25c>
 801e1e2:	2b00      	cmp	r3, #0
 801e1e4:	d002      	beq.n	801e1ec <RadioSetRxGenericConfig+0x220>
 801e1e6:	2b01      	cmp	r3, #1
 801e1e8:	d005      	beq.n	801e1f6 <RadioSetRxGenericConfig+0x22a>
                break;
 801e1ea:	e01d      	b.n	801e228 <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801e1ec:	4b37      	ldr	r3, [pc, #220]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e1ee:	2200      	movs	r2, #0
 801e1f0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e1f4:	e019      	b.n	801e22a <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801e1f6:	4b35      	ldr	r3, [pc, #212]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e1f8:	2201      	movs	r2, #1
 801e1fa:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e1fe:	e014      	b.n	801e22a <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 801e200:	68bb      	ldr	r3, [r7, #8]
 801e202:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801e206:	2b0b      	cmp	r3, #11
 801e208:	d004      	beq.n	801e214 <RadioSetRxGenericConfig+0x248>
 801e20a:	68bb      	ldr	r3, [r7, #8]
 801e20c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801e210:	2b0c      	cmp	r3, #12
 801e212:	d104      	bne.n	801e21e <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801e214:	4b2d      	ldr	r3, [pc, #180]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e216:	2201      	movs	r2, #1
 801e218:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e21c:	e005      	b.n	801e22a <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801e21e:	4b2b      	ldr	r3, [pc, #172]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e220:	2200      	movs	r2, #0
 801e222:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e226:	e000      	b.n	801e22a <RadioSetRxGenericConfig+0x25e>
                break;
 801e228:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801e22a:	4b28      	ldr	r3, [pc, #160]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e22c:	2201      	movs	r2, #1
 801e22e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801e230:	68bb      	ldr	r3, [r7, #8]
 801e232:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 801e234:	4b25      	ldr	r3, [pc, #148]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e236:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 801e238:	68bb      	ldr	r3, [r7, #8]
 801e23a:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 801e23e:	4b23      	ldr	r3, [pc, #140]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e240:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801e242:	4a22      	ldr	r2, [pc, #136]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e244:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e248:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 801e24a:	68bb      	ldr	r3, [r7, #8]
 801e24c:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 801e250:	4b1e      	ldr	r3, [pc, #120]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e252:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 801e256:	68bb      	ldr	r3, [r7, #8]
 801e258:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 801e25c:	4b1b      	ldr	r3, [pc, #108]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e25e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801e262:	f001 f8a1 	bl	801f3a8 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801e266:	2001      	movs	r0, #1
 801e268:	f000 fa5a 	bl	801e720 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e26c:	4818      	ldr	r0, [pc, #96]	; (801e2d0 <RadioSetRxGenericConfig+0x304>)
 801e26e:	f002 f95f 	bl	8020530 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e272:	4818      	ldr	r0, [pc, #96]	; (801e2d4 <RadioSetRxGenericConfig+0x308>)
 801e274:	f002 fa2a 	bl	80206cc <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801e278:	4b14      	ldr	r3, [pc, #80]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e27a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801e27e:	2b01      	cmp	r3, #1
 801e280:	d10d      	bne.n	801e29e <RadioSetRxGenericConfig+0x2d2>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801e282:	f240 7036 	movw	r0, #1846	; 0x736
 801e286:	f002 fb89 	bl	802099c <SUBGRF_ReadRegister>
 801e28a:	4603      	mov	r3, r0
 801e28c:	f023 0304 	bic.w	r3, r3, #4
 801e290:	b2db      	uxtb	r3, r3
 801e292:	4619      	mov	r1, r3
 801e294:	f240 7036 	movw	r0, #1846	; 0x736
 801e298:	f002 fb6c 	bl	8020974 <SUBGRF_WriteRegister>
 801e29c:	e00c      	b.n	801e2b8 <RadioSetRxGenericConfig+0x2ec>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801e29e:	f240 7036 	movw	r0, #1846	; 0x736
 801e2a2:	f002 fb7b 	bl	802099c <SUBGRF_ReadRegister>
 801e2a6:	4603      	mov	r3, r0
 801e2a8:	f043 0304 	orr.w	r3, r3, #4
 801e2ac:	b2db      	uxtb	r3, r3
 801e2ae:	4619      	mov	r1, r3
 801e2b0:	f240 7036 	movw	r0, #1846	; 0x736
 801e2b4:	f002 fb5e 	bl	8020974 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801e2b8:	4b04      	ldr	r3, [pc, #16]	; (801e2cc <RadioSetRxGenericConfig+0x300>)
 801e2ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801e2be:	609a      	str	r2, [r3, #8]
            break;
 801e2c0:	bf00      	nop
    }
    return status;
 801e2c2:	69fb      	ldr	r3, [r7, #28]
}
 801e2c4:	4618      	mov	r0, r3
 801e2c6:	3728      	adds	r7, #40	; 0x28
 801e2c8:	46bd      	mov	sp, r7
 801e2ca:	bd80      	pop	{r7, pc}
 801e2cc:	200025dc 	.word	0x200025dc
 801e2d0:	20002614 	.word	0x20002614
 801e2d4:	200025ea 	.word	0x200025ea

0801e2d8 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 801e2d8:	b580      	push	{r7, lr}
 801e2da:	b088      	sub	sp, #32
 801e2dc:	af00      	add	r7, sp, #0
 801e2de:	60b9      	str	r1, [r7, #8]
 801e2e0:	607b      	str	r3, [r7, #4]
 801e2e2:	4603      	mov	r3, r0
 801e2e4:	73fb      	strb	r3, [r7, #15]
 801e2e6:	4613      	mov	r3, r2
 801e2e8:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 801e2ea:	2300      	movs	r3, #0
 801e2ec:	617b      	str	r3, [r7, #20]
 801e2ee:	2300      	movs	r3, #0
 801e2f0:	61bb      	str	r3, [r7, #24]
    switch( modem )
 801e2f2:	7bfb      	ldrb	r3, [r7, #15]
 801e2f4:	2b02      	cmp	r3, #2
 801e2f6:	f000 811c 	beq.w	801e532 <RadioSetTxGenericConfig+0x25a>
 801e2fa:	2b02      	cmp	r3, #2
 801e2fc:	f300 8138 	bgt.w	801e570 <RadioSetTxGenericConfig+0x298>
 801e300:	2b00      	cmp	r3, #0
 801e302:	d003      	beq.n	801e30c <RadioSetTxGenericConfig+0x34>
 801e304:	2b01      	cmp	r3, #1
 801e306:	f000 8083 	beq.w	801e410 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 801e30a:	e131      	b.n	801e570 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 801e30c:	68bb      	ldr	r3, [r7, #8]
 801e30e:	689b      	ldr	r3, [r3, #8]
 801e310:	2b00      	cmp	r3, #0
 801e312:	d003      	beq.n	801e31c <RadioSetTxGenericConfig+0x44>
 801e314:	68bb      	ldr	r3, [r7, #8]
 801e316:	691b      	ldr	r3, [r3, #16]
 801e318:	2b00      	cmp	r3, #0
 801e31a:	d102      	bne.n	801e322 <RadioSetTxGenericConfig+0x4a>
                return -1;
 801e31c:	f04f 33ff 	mov.w	r3, #4294967295
 801e320:	e135      	b.n	801e58e <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 801e322:	68bb      	ldr	r3, [r7, #8]
 801e324:	7d1b      	ldrb	r3, [r3, #20]
 801e326:	2b08      	cmp	r3, #8
 801e328:	d902      	bls.n	801e330 <RadioSetTxGenericConfig+0x58>
                return -1;
 801e32a:	f04f 33ff 	mov.w	r3, #4294967295
 801e32e:	e12e      	b.n	801e58e <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801e330:	2300      	movs	r3, #0
 801e332:	61fb      	str	r3, [r7, #28]
 801e334:	e00d      	b.n	801e352 <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 801e336:	68bb      	ldr	r3, [r7, #8]
 801e338:	699a      	ldr	r2, [r3, #24]
 801e33a:	69fb      	ldr	r3, [r7, #28]
 801e33c:	4413      	add	r3, r2
 801e33e:	7819      	ldrb	r1, [r3, #0]
 801e340:	f107 0214 	add.w	r2, r7, #20
 801e344:	69fb      	ldr	r3, [r7, #28]
 801e346:	4413      	add	r3, r2
 801e348:	460a      	mov	r2, r1
 801e34a:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801e34c:	69fb      	ldr	r3, [r7, #28]
 801e34e:	3301      	adds	r3, #1
 801e350:	61fb      	str	r3, [r7, #28]
 801e352:	68bb      	ldr	r3, [r7, #8]
 801e354:	7d1b      	ldrb	r3, [r3, #20]
 801e356:	461a      	mov	r2, r3
 801e358:	69fb      	ldr	r3, [r7, #28]
 801e35a:	4293      	cmp	r3, r2
 801e35c:	dbeb      	blt.n	801e336 <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801e35e:	4b8e      	ldr	r3, [pc, #568]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e360:	2200      	movs	r2, #0
 801e362:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801e366:	68bb      	ldr	r3, [r7, #8]
 801e368:	689b      	ldr	r3, [r3, #8]
 801e36a:	4a8b      	ldr	r2, [pc, #556]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e36c:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801e36e:	68bb      	ldr	r3, [r7, #8]
 801e370:	781a      	ldrb	r2, [r3, #0]
 801e372:	4b89      	ldr	r3, [pc, #548]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e374:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 801e378:	68bb      	ldr	r3, [r7, #8]
 801e37a:	685b      	ldr	r3, [r3, #4]
 801e37c:	4618      	mov	r0, r3
 801e37e:	f000 f911 	bl	801e5a4 <RadioGetFskBandwidthRegValue>
 801e382:	4603      	mov	r3, r0
 801e384:	461a      	mov	r2, r3
 801e386:	4b84      	ldr	r3, [pc, #528]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e388:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801e38c:	68bb      	ldr	r3, [r7, #8]
 801e38e:	68db      	ldr	r3, [r3, #12]
 801e390:	4a81      	ldr	r2, [pc, #516]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e392:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801e394:	4b80      	ldr	r3, [pc, #512]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e396:	2200      	movs	r2, #0
 801e398:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 801e39a:	68bb      	ldr	r3, [r7, #8]
 801e39c:	691b      	ldr	r3, [r3, #16]
 801e39e:	b29b      	uxth	r3, r3
 801e3a0:	00db      	lsls	r3, r3, #3
 801e3a2:	b29a      	uxth	r2, r3
 801e3a4:	4b7c      	ldr	r3, [pc, #496]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e3a6:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 801e3a8:	4b7b      	ldr	r3, [pc, #492]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e3aa:	2204      	movs	r2, #4
 801e3ac:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 801e3ae:	68bb      	ldr	r3, [r7, #8]
 801e3b0:	7d1b      	ldrb	r3, [r3, #20]
 801e3b2:	00db      	lsls	r3, r3, #3
 801e3b4:	b2da      	uxtb	r2, r3
 801e3b6:	4b78      	ldr	r3, [pc, #480]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e3b8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 801e3ba:	4b77      	ldr	r3, [pc, #476]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e3bc:	2200      	movs	r2, #0
 801e3be:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 801e3c0:	68bb      	ldr	r3, [r7, #8]
 801e3c2:	7f9a      	ldrb	r2, [r3, #30]
 801e3c4:	4b74      	ldr	r3, [pc, #464]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e3c6:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 801e3c8:	68bb      	ldr	r3, [r7, #8]
 801e3ca:	7fda      	ldrb	r2, [r3, #31]
 801e3cc:	4b72      	ldr	r3, [pc, #456]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e3ce:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 801e3d0:	68bb      	ldr	r3, [r7, #8]
 801e3d2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801e3d6:	4b70      	ldr	r3, [pc, #448]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e3d8:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801e3da:	f000 ffe5 	bl	801f3a8 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801e3de:	2000      	movs	r0, #0
 801e3e0:	f000 f99e 	bl	801e720 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e3e4:	486d      	ldr	r0, [pc, #436]	; (801e59c <RadioSetTxGenericConfig+0x2c4>)
 801e3e6:	f002 f8a3 	bl	8020530 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e3ea:	486d      	ldr	r0, [pc, #436]	; (801e5a0 <RadioSetTxGenericConfig+0x2c8>)
 801e3ec:	f002 f96e 	bl	80206cc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 801e3f0:	f107 0314 	add.w	r3, r7, #20
 801e3f4:	4618      	mov	r0, r3
 801e3f6:	f001 fc78 	bl	801fcea <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801e3fa:	68bb      	ldr	r3, [r7, #8]
 801e3fc:	8b9b      	ldrh	r3, [r3, #28]
 801e3fe:	4618      	mov	r0, r3
 801e400:	f001 fcc2 	bl	801fd88 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 801e404:	68bb      	ldr	r3, [r7, #8]
 801e406:	8c1b      	ldrh	r3, [r3, #32]
 801e408:	4618      	mov	r0, r3
 801e40a:	f001 fc9d 	bl	801fd48 <SUBGRF_SetCrcPolynomial>
            break;
 801e40e:	e0b0      	b.n	801e572 <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801e410:	4b61      	ldr	r3, [pc, #388]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e412:	2201      	movs	r2, #1
 801e414:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801e418:	68bb      	ldr	r3, [r7, #8]
 801e41a:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801e41e:	4b5e      	ldr	r3, [pc, #376]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e420:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 801e424:	68bb      	ldr	r3, [r7, #8]
 801e426:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 801e42a:	4b5b      	ldr	r3, [pc, #364]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e42c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 801e430:	68bb      	ldr	r3, [r7, #8]
 801e432:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 801e436:	4b58      	ldr	r3, [pc, #352]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e438:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 801e43c:	68bb      	ldr	r3, [r7, #8]
 801e43e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 801e442:	2b02      	cmp	r3, #2
 801e444:	d010      	beq.n	801e468 <RadioSetTxGenericConfig+0x190>
 801e446:	2b02      	cmp	r3, #2
 801e448:	dc22      	bgt.n	801e490 <RadioSetTxGenericConfig+0x1b8>
 801e44a:	2b00      	cmp	r3, #0
 801e44c:	d002      	beq.n	801e454 <RadioSetTxGenericConfig+0x17c>
 801e44e:	2b01      	cmp	r3, #1
 801e450:	d005      	beq.n	801e45e <RadioSetTxGenericConfig+0x186>
                break;
 801e452:	e01d      	b.n	801e490 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801e454:	4b50      	ldr	r3, [pc, #320]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e456:	2200      	movs	r2, #0
 801e458:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e45c:	e019      	b.n	801e492 <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801e45e:	4b4e      	ldr	r3, [pc, #312]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e460:	2201      	movs	r2, #1
 801e462:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e466:	e014      	b.n	801e492 <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 801e468:	68bb      	ldr	r3, [r7, #8]
 801e46a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801e46e:	2b0b      	cmp	r3, #11
 801e470:	d004      	beq.n	801e47c <RadioSetTxGenericConfig+0x1a4>
 801e472:	68bb      	ldr	r3, [r7, #8]
 801e474:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801e478:	2b0c      	cmp	r3, #12
 801e47a:	d104      	bne.n	801e486 <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801e47c:	4b46      	ldr	r3, [pc, #280]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e47e:	2201      	movs	r2, #1
 801e480:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e484:	e005      	b.n	801e492 <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801e486:	4b44      	ldr	r3, [pc, #272]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e488:	2200      	movs	r2, #0
 801e48a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801e48e:	e000      	b.n	801e492 <RadioSetTxGenericConfig+0x1ba>
                break;
 801e490:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 801e492:	68bb      	ldr	r3, [r7, #8]
 801e494:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 801e498:	2b00      	cmp	r3, #0
 801e49a:	bf14      	ite	ne
 801e49c:	2301      	movne	r3, #1
 801e49e:	2300      	moveq	r3, #0
 801e4a0:	b2db      	uxtb	r3, r3
 801e4a2:	461a      	mov	r2, r3
 801e4a4:	4b3c      	ldr	r3, [pc, #240]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e4a6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801e4aa:	4b3b      	ldr	r3, [pc, #236]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e4ac:	2201      	movs	r2, #1
 801e4ae:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801e4b0:	68bb      	ldr	r3, [r7, #8]
 801e4b2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801e4b4:	4b38      	ldr	r3, [pc, #224]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e4b6:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 801e4b8:	68bb      	ldr	r3, [r7, #8]
 801e4ba:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801e4be:	4b36      	ldr	r3, [pc, #216]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e4c0:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 801e4c2:	68bb      	ldr	r3, [r7, #8]
 801e4c4:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 801e4c8:	4b33      	ldr	r3, [pc, #204]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e4ca:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 801e4ce:	68bb      	ldr	r3, [r7, #8]
 801e4d0:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 801e4d4:	4b30      	ldr	r3, [pc, #192]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e4d6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801e4da:	f000 ff65 	bl	801f3a8 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801e4de:	2001      	movs	r0, #1
 801e4e0:	f000 f91e 	bl	801e720 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e4e4:	482d      	ldr	r0, [pc, #180]	; (801e59c <RadioSetTxGenericConfig+0x2c4>)
 801e4e6:	f002 f823 	bl	8020530 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e4ea:	482d      	ldr	r0, [pc, #180]	; (801e5a0 <RadioSetTxGenericConfig+0x2c8>)
 801e4ec:	f002 f8ee 	bl	80206cc <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801e4f0:	4b29      	ldr	r3, [pc, #164]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e4f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801e4f6:	2b06      	cmp	r3, #6
 801e4f8:	d10d      	bne.n	801e516 <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801e4fa:	f640 0089 	movw	r0, #2185	; 0x889
 801e4fe:	f002 fa4d 	bl	802099c <SUBGRF_ReadRegister>
 801e502:	4603      	mov	r3, r0
 801e504:	f023 0304 	bic.w	r3, r3, #4
 801e508:	b2db      	uxtb	r3, r3
 801e50a:	4619      	mov	r1, r3
 801e50c:	f640 0089 	movw	r0, #2185	; 0x889
 801e510:	f002 fa30 	bl	8020974 <SUBGRF_WriteRegister>
            break;
 801e514:	e02d      	b.n	801e572 <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801e516:	f640 0089 	movw	r0, #2185	; 0x889
 801e51a:	f002 fa3f 	bl	802099c <SUBGRF_ReadRegister>
 801e51e:	4603      	mov	r3, r0
 801e520:	f043 0304 	orr.w	r3, r3, #4
 801e524:	b2db      	uxtb	r3, r3
 801e526:	4619      	mov	r1, r3
 801e528:	f640 0089 	movw	r0, #2185	; 0x889
 801e52c:	f002 fa22 	bl	8020974 <SUBGRF_WriteRegister>
            break;
 801e530:	e01f      	b.n	801e572 <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 801e532:	68bb      	ldr	r3, [r7, #8]
 801e534:	689b      	ldr	r3, [r3, #8]
 801e536:	2b00      	cmp	r3, #0
 801e538:	d004      	beq.n	801e544 <RadioSetTxGenericConfig+0x26c>
 801e53a:	68bb      	ldr	r3, [r7, #8]
 801e53c:	689b      	ldr	r3, [r3, #8]
 801e53e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801e542:	d902      	bls.n	801e54a <RadioSetTxGenericConfig+0x272>
                return -1;
 801e544:	f04f 33ff 	mov.w	r3, #4294967295
 801e548:	e021      	b.n	801e58e <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 801e54a:	2002      	movs	r0, #2
 801e54c:	f000 f8e8 	bl	801e720 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801e550:	4b11      	ldr	r3, [pc, #68]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e552:	2202      	movs	r2, #2
 801e554:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 801e558:	68bb      	ldr	r3, [r7, #8]
 801e55a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801e55c:	4a0e      	ldr	r2, [pc, #56]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e55e:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801e560:	4b0d      	ldr	r3, [pc, #52]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e562:	2216      	movs	r2, #22
 801e564:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e568:	480c      	ldr	r0, [pc, #48]	; (801e59c <RadioSetTxGenericConfig+0x2c4>)
 801e56a:	f001 ffe1 	bl	8020530 <SUBGRF_SetModulationParams>
            break;
 801e56e:	e000      	b.n	801e572 <RadioSetTxGenericConfig+0x29a>
            break;
 801e570:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801e572:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801e576:	4618      	mov	r0, r3
 801e578:	f002 faa0 	bl	8020abc <SUBGRF_SetRfTxPower>
 801e57c:	4603      	mov	r3, r0
 801e57e:	461a      	mov	r2, r3
 801e580:	4b05      	ldr	r3, [pc, #20]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e582:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 801e586:	4a04      	ldr	r2, [pc, #16]	; (801e598 <RadioSetTxGenericConfig+0x2c0>)
 801e588:	687b      	ldr	r3, [r7, #4]
 801e58a:	6053      	str	r3, [r2, #4]
    return 0;
 801e58c:	2300      	movs	r3, #0
}
 801e58e:	4618      	mov	r0, r3
 801e590:	3720      	adds	r7, #32
 801e592:	46bd      	mov	sp, r7
 801e594:	bd80      	pop	{r7, pc}
 801e596:	bf00      	nop
 801e598:	200025dc 	.word	0x200025dc
 801e59c:	20002614 	.word	0x20002614
 801e5a0:	200025ea 	.word	0x200025ea

0801e5a4 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 801e5a4:	b480      	push	{r7}
 801e5a6:	b085      	sub	sp, #20
 801e5a8:	af00      	add	r7, sp, #0
 801e5aa:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801e5ac:	687b      	ldr	r3, [r7, #4]
 801e5ae:	2b00      	cmp	r3, #0
 801e5b0:	d101      	bne.n	801e5b6 <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801e5b2:	231f      	movs	r3, #31
 801e5b4:	e016      	b.n	801e5e4 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801e5b6:	2300      	movs	r3, #0
 801e5b8:	73fb      	strb	r3, [r7, #15]
 801e5ba:	e00f      	b.n	801e5dc <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801e5bc:	7bfb      	ldrb	r3, [r7, #15]
 801e5be:	4a0c      	ldr	r2, [pc, #48]	; (801e5f0 <RadioGetFskBandwidthRegValue+0x4c>)
 801e5c0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801e5c4:	687a      	ldr	r2, [r7, #4]
 801e5c6:	429a      	cmp	r2, r3
 801e5c8:	d205      	bcs.n	801e5d6 <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801e5ca:	7bfb      	ldrb	r3, [r7, #15]
 801e5cc:	4a08      	ldr	r2, [pc, #32]	; (801e5f0 <RadioGetFskBandwidthRegValue+0x4c>)
 801e5ce:	00db      	lsls	r3, r3, #3
 801e5d0:	4413      	add	r3, r2
 801e5d2:	791b      	ldrb	r3, [r3, #4]
 801e5d4:	e006      	b.n	801e5e4 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801e5d6:	7bfb      	ldrb	r3, [r7, #15]
 801e5d8:	3301      	adds	r3, #1
 801e5da:	73fb      	strb	r3, [r7, #15]
 801e5dc:	7bfb      	ldrb	r3, [r7, #15]
 801e5de:	2b15      	cmp	r3, #21
 801e5e0:	d9ec      	bls.n	801e5bc <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801e5e2:	e7fe      	b.n	801e5e2 <RadioGetFskBandwidthRegValue+0x3e>
}
 801e5e4:	4618      	mov	r0, r3
 801e5e6:	3714      	adds	r7, #20
 801e5e8:	46bd      	mov	sp, r7
 801e5ea:	bc80      	pop	{r7}
 801e5ec:	4770      	bx	lr
 801e5ee:	bf00      	nop
 801e5f0:	08024e80 	.word	0x08024e80

0801e5f4 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 801e5f4:	b580      	push	{r7, lr}
 801e5f6:	b084      	sub	sp, #16
 801e5f8:	af02      	add	r7, sp, #8
 801e5fa:	6078      	str	r0, [r7, #4]
    
    RadioEvents = events;
 801e5fc:	4a21      	ldr	r2, [pc, #132]	; (801e684 <RadioInit+0x90>)
 801e5fe:	687b      	ldr	r3, [r7, #4]
 801e600:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801e602:	4b21      	ldr	r3, [pc, #132]	; (801e688 <RadioInit+0x94>)
 801e604:	2200      	movs	r2, #0
 801e606:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 801e608:	4b1f      	ldr	r3, [pc, #124]	; (801e688 <RadioInit+0x94>)
 801e60a:	2200      	movs	r2, #0
 801e60c:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801e60e:	4b1e      	ldr	r3, [pc, #120]	; (801e688 <RadioInit+0x94>)
 801e610:	2200      	movs	r2, #0
 801e612:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 801e614:	481d      	ldr	r0, [pc, #116]	; (801e68c <RadioInit+0x98>)
 801e616:	f001 fac3 	bl	801fba0 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 801e61a:	2000      	movs	r0, #0
 801e61c:	f001 f806 	bl	801f62c <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 801e620:	f001 fd84 	bl	802012c <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801e624:	2100      	movs	r1, #0
 801e626:	2000      	movs	r0, #0
 801e628:	f002 f8f0 	bl	802080c <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 801e62c:	2204      	movs	r2, #4
 801e62e:	2100      	movs	r1, #0
 801e630:	2001      	movs	r0, #1
 801e632:	f001 ff15 	bl	8020460 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801e636:	2300      	movs	r3, #0
 801e638:	2200      	movs	r2, #0
 801e63a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801e63e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801e642:	f001 fe41 	bl	80202c8 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 801e646:	f000 fe8d 	bl	801f364 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801e64a:	2300      	movs	r3, #0
 801e64c:	9300      	str	r3, [sp, #0]
 801e64e:	4b10      	ldr	r3, [pc, #64]	; (801e690 <RadioInit+0x9c>)
 801e650:	2200      	movs	r2, #0
 801e652:	f04f 31ff 	mov.w	r1, #4294967295
 801e656:	480f      	ldr	r0, [pc, #60]	; (801e694 <RadioInit+0xa0>)
 801e658:	f002 ffca 	bl	80215f0 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801e65c:	2300      	movs	r3, #0
 801e65e:	9300      	str	r3, [sp, #0]
 801e660:	4b0d      	ldr	r3, [pc, #52]	; (801e698 <RadioInit+0xa4>)
 801e662:	2200      	movs	r2, #0
 801e664:	f04f 31ff 	mov.w	r1, #4294967295
 801e668:	480c      	ldr	r0, [pc, #48]	; (801e69c <RadioInit+0xa8>)
 801e66a:	f002 ffc1 	bl	80215f0 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801e66e:	4809      	ldr	r0, [pc, #36]	; (801e694 <RadioInit+0xa0>)
 801e670:	f003 f862 	bl	8021738 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801e674:	4809      	ldr	r0, [pc, #36]	; (801e69c <RadioInit+0xa8>)
 801e676:	f003 f85f 	bl	8021738 <UTIL_TIMER_Stop>
}
 801e67a:	bf00      	nop
 801e67c:	3708      	adds	r7, #8
 801e67e:	46bd      	mov	sp, r7
 801e680:	bd80      	pop	{r7, pc}
 801e682:	bf00      	nop
 801e684:	20001358 	.word	0x20001358
 801e688:	200025dc 	.word	0x200025dc
 801e68c:	0801f6f9 	.word	0x0801f6f9
 801e690:	0801f699 	.word	0x0801f699
 801e694:	20002634 	.word	0x20002634
 801e698:	0801f6c9 	.word	0x0801f6c9
 801e69c:	2000264c 	.word	0x2000264c

0801e6a0 <RadioDeInit>:

static void RadioDeInit()
{
 801e6a0:	b580      	push	{r7, lr}
 801e6a2:	b082      	sub	sp, #8
 801e6a4:	af02      	add	r7, sp, #8
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801e6a6:	2300      	movs	r3, #0
 801e6a8:	9300      	str	r3, [sp, #0]
 801e6aa:	4b0d      	ldr	r3, [pc, #52]	; (801e6e0 <RadioDeInit+0x40>)
 801e6ac:	2200      	movs	r2, #0
 801e6ae:	f04f 31ff 	mov.w	r1, #4294967295
 801e6b2:	480c      	ldr	r0, [pc, #48]	; (801e6e4 <RadioDeInit+0x44>)
 801e6b4:	f002 ff9c 	bl	80215f0 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801e6b8:	2300      	movs	r3, #0
 801e6ba:	9300      	str	r3, [sp, #0]
 801e6bc:	4b0a      	ldr	r3, [pc, #40]	; (801e6e8 <RadioDeInit+0x48>)
 801e6be:	2200      	movs	r2, #0
 801e6c0:	f04f 31ff 	mov.w	r1, #4294967295
 801e6c4:	4809      	ldr	r0, [pc, #36]	; (801e6ec <RadioDeInit+0x4c>)
 801e6c6:	f002 ff93 	bl	80215f0 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801e6ca:	4806      	ldr	r0, [pc, #24]	; (801e6e4 <RadioDeInit+0x44>)
 801e6cc:	f003 f834 	bl	8021738 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801e6d0:	4806      	ldr	r0, [pc, #24]	; (801e6ec <RadioDeInit+0x4c>)
 801e6d2:	f003 f831 	bl	8021738 <UTIL_TIMER_Stop>
    SUBGRF_DeInit( );
 801e6d6:	f001 faa9 	bl	801fc2c <SUBGRF_DeInit>
}
 801e6da:	bf00      	nop
 801e6dc:	46bd      	mov	sp, r7
 801e6de:	bd80      	pop	{r7, pc}
 801e6e0:	0801f699 	.word	0x0801f699
 801e6e4:	20002634 	.word	0x20002634
 801e6e8:	0801f6c9 	.word	0x0801f6c9
 801e6ec:	2000264c 	.word	0x2000264c

0801e6f0 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 801e6f0:	b580      	push	{r7, lr}
 801e6f2:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801e6f4:	f001 faaa 	bl	801fc4c <SUBGRF_GetOperatingMode>
 801e6f8:	4603      	mov	r3, r0
 801e6fa:	2b07      	cmp	r3, #7
 801e6fc:	d00a      	beq.n	801e714 <RadioGetStatus+0x24>
 801e6fe:	2b07      	cmp	r3, #7
 801e700:	dc0a      	bgt.n	801e718 <RadioGetStatus+0x28>
 801e702:	2b04      	cmp	r3, #4
 801e704:	d002      	beq.n	801e70c <RadioGetStatus+0x1c>
 801e706:	2b05      	cmp	r3, #5
 801e708:	d002      	beq.n	801e710 <RadioGetStatus+0x20>
 801e70a:	e005      	b.n	801e718 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801e70c:	2302      	movs	r3, #2
 801e70e:	e004      	b.n	801e71a <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 801e710:	2301      	movs	r3, #1
 801e712:	e002      	b.n	801e71a <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801e714:	2303      	movs	r3, #3
 801e716:	e000      	b.n	801e71a <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801e718:	2300      	movs	r3, #0
    }
}
 801e71a:	4618      	mov	r0, r3
 801e71c:	bd80      	pop	{r7, pc}
	...

0801e720 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 801e720:	b580      	push	{r7, lr}
 801e722:	b082      	sub	sp, #8
 801e724:	af00      	add	r7, sp, #0
 801e726:	4603      	mov	r3, r0
 801e728:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801e72a:	4a19      	ldr	r2, [pc, #100]	; (801e790 <RadioSetModem+0x70>)
 801e72c:	79fb      	ldrb	r3, [r7, #7]
 801e72e:	7013      	strb	r3, [r2, #0]
    switch( modem )
 801e730:	79fb      	ldrb	r3, [r7, #7]
 801e732:	2b04      	cmp	r3, #4
 801e734:	d023      	beq.n	801e77e <RadioSetModem+0x5e>
 801e736:	2b04      	cmp	r3, #4
 801e738:	dc03      	bgt.n	801e742 <RadioSetModem+0x22>
 801e73a:	2b01      	cmp	r3, #1
 801e73c:	d008      	beq.n	801e750 <RadioSetModem+0x30>
 801e73e:	2b03      	cmp	r3, #3
 801e740:	d019      	beq.n	801e776 <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801e742:	2000      	movs	r0, #0
 801e744:	f001 fe64 	bl	8020410 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 801e748:	4b11      	ldr	r3, [pc, #68]	; (801e790 <RadioSetModem+0x70>)
 801e74a:	2200      	movs	r2, #0
 801e74c:	735a      	strb	r2, [r3, #13]
            break;
 801e74e:	e01b      	b.n	801e788 <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801e750:	2001      	movs	r0, #1
 801e752:	f001 fe5d 	bl	8020410 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 801e756:	4b0e      	ldr	r3, [pc, #56]	; (801e790 <RadioSetModem+0x70>)
 801e758:	7b5a      	ldrb	r2, [r3, #13]
 801e75a:	4b0d      	ldr	r3, [pc, #52]	; (801e790 <RadioSetModem+0x70>)
 801e75c:	7b1b      	ldrb	r3, [r3, #12]
 801e75e:	429a      	cmp	r2, r3
 801e760:	d011      	beq.n	801e786 <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801e762:	4b0b      	ldr	r3, [pc, #44]	; (801e790 <RadioSetModem+0x70>)
 801e764:	7b1a      	ldrb	r2, [r3, #12]
 801e766:	4b0a      	ldr	r3, [pc, #40]	; (801e790 <RadioSetModem+0x70>)
 801e768:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801e76a:	4b09      	ldr	r3, [pc, #36]	; (801e790 <RadioSetModem+0x70>)
 801e76c:	7b5b      	ldrb	r3, [r3, #13]
 801e76e:	4618      	mov	r0, r3
 801e770:	f000 ff5c 	bl	801f62c <RadioSetPublicNetwork>
            }
            break;
 801e774:	e007      	b.n	801e786 <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801e776:	2002      	movs	r0, #2
 801e778:	f001 fe4a 	bl	8020410 <SUBGRF_SetPacketType>
            break;
 801e77c:	e004      	b.n	801e788 <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801e77e:	2000      	movs	r0, #0
 801e780:	f001 fe46 	bl	8020410 <SUBGRF_SetPacketType>
            break;
 801e784:	e000      	b.n	801e788 <RadioSetModem+0x68>
            break;
 801e786:	bf00      	nop
    }
}
 801e788:	bf00      	nop
 801e78a:	3708      	adds	r7, #8
 801e78c:	46bd      	mov	sp, r7
 801e78e:	bd80      	pop	{r7, pc}
 801e790:	200025dc 	.word	0x200025dc

0801e794 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801e794:	b580      	push	{r7, lr}
 801e796:	b082      	sub	sp, #8
 801e798:	af00      	add	r7, sp, #0
 801e79a:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801e79c:	6878      	ldr	r0, [r7, #4]
 801e79e:	f001 fdf3 	bl	8020388 <SUBGRF_SetRfFrequency>
}
 801e7a2:	bf00      	nop
 801e7a4:	3708      	adds	r7, #8
 801e7a6:	46bd      	mov	sp, r7
 801e7a8:	bd80      	pop	{r7, pc}

0801e7aa <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801e7aa:	b580      	push	{r7, lr}
 801e7ac:	b090      	sub	sp, #64	; 0x40
 801e7ae:	af0a      	add	r7, sp, #40	; 0x28
 801e7b0:	60f8      	str	r0, [r7, #12]
 801e7b2:	60b9      	str	r1, [r7, #8]
 801e7b4:	603b      	str	r3, [r7, #0]
 801e7b6:	4613      	mov	r3, r2
 801e7b8:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801e7ba:	2301      	movs	r3, #1
 801e7bc:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801e7be:	2300      	movs	r3, #0
 801e7c0:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801e7c2:	2300      	movs	r3, #0
 801e7c4:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801e7c6:	f000 fdef 	bl	801f3a8 <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 801e7ca:	2000      	movs	r0, #0
 801e7cc:	f7ff ffa8 	bl	801e720 <RadioSetModem>

    RadioSetChannel( freq );
 801e7d0:	68f8      	ldr	r0, [r7, #12]
 801e7d2:	f7ff ffdf 	bl	801e794 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801e7d6:	2301      	movs	r3, #1
 801e7d8:	9309      	str	r3, [sp, #36]	; 0x24
 801e7da:	2300      	movs	r3, #0
 801e7dc:	9308      	str	r3, [sp, #32]
 801e7de:	2300      	movs	r3, #0
 801e7e0:	9307      	str	r3, [sp, #28]
 801e7e2:	2300      	movs	r3, #0
 801e7e4:	9306      	str	r3, [sp, #24]
 801e7e6:	2300      	movs	r3, #0
 801e7e8:	9305      	str	r3, [sp, #20]
 801e7ea:	2300      	movs	r3, #0
 801e7ec:	9304      	str	r3, [sp, #16]
 801e7ee:	2300      	movs	r3, #0
 801e7f0:	9303      	str	r3, [sp, #12]
 801e7f2:	2300      	movs	r3, #0
 801e7f4:	9302      	str	r3, [sp, #8]
 801e7f6:	2303      	movs	r3, #3
 801e7f8:	9301      	str	r3, [sp, #4]
 801e7fa:	68bb      	ldr	r3, [r7, #8]
 801e7fc:	9300      	str	r3, [sp, #0]
 801e7fe:	2300      	movs	r3, #0
 801e800:	f44f 7216 	mov.w	r2, #600	; 0x258
 801e804:	68b9      	ldr	r1, [r7, #8]
 801e806:	2000      	movs	r0, #0
 801e808:	f000 f840 	bl	801e88c <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 801e80c:	2000      	movs	r0, #0
 801e80e:	f000 fdd3 	bl	801f3b8 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801e812:	f000 ff39 	bl	801f688 <RadioGetWakeupTime>
 801e816:	4603      	mov	r3, r0
 801e818:	4618      	mov	r0, r3
 801e81a:	f7f4 f9ae 	bl	8012b7a <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801e81e:	f003 f8a5 	bl	802196c <UTIL_TIMER_GetCurrentTime>
 801e822:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801e824:	e00d      	b.n	801e842 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801e826:	2000      	movs	r0, #0
 801e828:	f000 fe7e 	bl	801f528 <RadioRssi>
 801e82c:	4603      	mov	r3, r0
 801e82e:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801e830:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801e834:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801e838:	429a      	cmp	r2, r3
 801e83a:	dd02      	ble.n	801e842 <RadioIsChannelFree+0x98>
        {
            status = false;
 801e83c:	2300      	movs	r3, #0
 801e83e:	75fb      	strb	r3, [r7, #23]
            break;
 801e840:	e006      	b.n	801e850 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801e842:	6938      	ldr	r0, [r7, #16]
 801e844:	f003 f8a4 	bl	8021990 <UTIL_TIMER_GetElapsedTime>
 801e848:	4602      	mov	r2, r0
 801e84a:	683b      	ldr	r3, [r7, #0]
 801e84c:	4293      	cmp	r3, r2
 801e84e:	d8ea      	bhi.n	801e826 <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801e850:	f000 fdaa 	bl	801f3a8 <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 801e854:	7dfb      	ldrb	r3, [r7, #23]
}
 801e856:	4618      	mov	r0, r3
 801e858:	3718      	adds	r7, #24
 801e85a:	46bd      	mov	sp, r7
 801e85c:	bd80      	pop	{r7, pc}

0801e85e <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801e85e:	b580      	push	{r7, lr}
 801e860:	b082      	sub	sp, #8
 801e862:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801e864:	2300      	movs	r3, #0
 801e866:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 801e868:	2001      	movs	r0, #1
 801e86a:	f7ff ff59 	bl	801e720 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801e86e:	2300      	movs	r3, #0
 801e870:	2200      	movs	r2, #0
 801e872:	2100      	movs	r1, #0
 801e874:	2000      	movs	r0, #0
 801e876:	f001 fd27 	bl	80202c8 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801e87a:	f001 fab8 	bl	801fdee <SUBGRF_GetRandom>
 801e87e:	6078      	str	r0, [r7, #4]

    return rnd;
 801e880:	687b      	ldr	r3, [r7, #4]
}
 801e882:	4618      	mov	r0, r3
 801e884:	3708      	adds	r7, #8
 801e886:	46bd      	mov	sp, r7
 801e888:	bd80      	pop	{r7, pc}
	...

0801e88c <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801e88c:	b580      	push	{r7, lr}
 801e88e:	b08a      	sub	sp, #40	; 0x28
 801e890:	af00      	add	r7, sp, #0
 801e892:	60b9      	str	r1, [r7, #8]
 801e894:	607a      	str	r2, [r7, #4]
 801e896:	461a      	mov	r2, r3
 801e898:	4603      	mov	r3, r0
 801e89a:	73fb      	strb	r3, [r7, #15]
 801e89c:	4613      	mov	r3, r2
 801e89e:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 801e8a0:	4abc      	ldr	r2, [pc, #752]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e8a2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801e8a6:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 801e8a8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801e8ac:	2b00      	cmp	r3, #0
 801e8ae:	d001      	beq.n	801e8b4 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 801e8b0:	2300      	movs	r3, #0
 801e8b2:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 801e8b4:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801e8b8:	2b00      	cmp	r3, #0
 801e8ba:	d004      	beq.n	801e8c6 <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 801e8bc:	4ab6      	ldr	r2, [pc, #728]	; (801eb98 <RadioSetRxConfig+0x30c>)
 801e8be:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801e8c2:	7013      	strb	r3, [r2, #0]
 801e8c4:	e002      	b.n	801e8cc <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801e8c6:	4bb4      	ldr	r3, [pc, #720]	; (801eb98 <RadioSetRxConfig+0x30c>)
 801e8c8:	22ff      	movs	r2, #255	; 0xff
 801e8ca:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 801e8cc:	7bfb      	ldrb	r3, [r7, #15]
 801e8ce:	2b04      	cmp	r3, #4
 801e8d0:	d009      	beq.n	801e8e6 <RadioSetRxConfig+0x5a>
 801e8d2:	2b04      	cmp	r3, #4
 801e8d4:	f300 81da 	bgt.w	801ec8c <RadioSetRxConfig+0x400>
 801e8d8:	2b00      	cmp	r3, #0
 801e8da:	f000 80bf 	beq.w	801ea5c <RadioSetRxConfig+0x1d0>
 801e8de:	2b01      	cmp	r3, #1
 801e8e0:	f000 812c 	beq.w	801eb3c <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801e8e4:	e1d2      	b.n	801ec8c <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801e8e6:	2001      	movs	r0, #1
 801e8e8:	f001 fbdc 	bl	80200a4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801e8ec:	4ba9      	ldr	r3, [pc, #676]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e8ee:	2200      	movs	r2, #0
 801e8f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801e8f4:	4aa7      	ldr	r2, [pc, #668]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e8f6:	687b      	ldr	r3, [r7, #4]
 801e8f8:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801e8fa:	4ba6      	ldr	r3, [pc, #664]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e8fc:	2209      	movs	r2, #9
 801e8fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801e902:	4ba4      	ldr	r3, [pc, #656]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e904:	f44f 7248 	mov.w	r2, #800	; 0x320
 801e908:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801e90a:	68b8      	ldr	r0, [r7, #8]
 801e90c:	f7ff fe4a 	bl	801e5a4 <RadioGetFskBandwidthRegValue>
 801e910:	4603      	mov	r3, r0
 801e912:	461a      	mov	r2, r3
 801e914:	4b9f      	ldr	r3, [pc, #636]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e916:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801e91a:	4b9e      	ldr	r3, [pc, #632]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e91c:	2200      	movs	r2, #0
 801e91e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801e920:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801e922:	00db      	lsls	r3, r3, #3
 801e924:	b29a      	uxth	r2, r3
 801e926:	4b9b      	ldr	r3, [pc, #620]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e928:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801e92a:	4b9a      	ldr	r3, [pc, #616]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e92c:	2200      	movs	r2, #0
 801e92e:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 801e930:	4b98      	ldr	r3, [pc, #608]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e932:	2210      	movs	r2, #16
 801e934:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801e936:	4b97      	ldr	r3, [pc, #604]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e938:	2200      	movs	r2, #0
 801e93a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801e93c:	4b95      	ldr	r3, [pc, #596]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e93e:	2200      	movs	r2, #0
 801e940:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801e942:	4b95      	ldr	r3, [pc, #596]	; (801eb98 <RadioSetRxConfig+0x30c>)
 801e944:	781a      	ldrb	r2, [r3, #0]
 801e946:	4b93      	ldr	r3, [pc, #588]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e948:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801e94a:	4b92      	ldr	r3, [pc, #584]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e94c:	2201      	movs	r2, #1
 801e94e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 801e950:	4b90      	ldr	r3, [pc, #576]	; (801eb94 <RadioSetRxConfig+0x308>)
 801e952:	2200      	movs	r2, #0
 801e954:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801e956:	2004      	movs	r0, #4
 801e958:	f7ff fee2 	bl	801e720 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801e95c:	488f      	ldr	r0, [pc, #572]	; (801eb9c <RadioSetRxConfig+0x310>)
 801e95e:	f001 fde7 	bl	8020530 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801e962:	488f      	ldr	r0, [pc, #572]	; (801eba0 <RadioSetRxConfig+0x314>)
 801e964:	f001 feb2 	bl	80206cc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801e968:	4a8e      	ldr	r2, [pc, #568]	; (801eba4 <RadioSetRxConfig+0x318>)
 801e96a:	f107 031c 	add.w	r3, r7, #28
 801e96e:	e892 0003 	ldmia.w	r2, {r0, r1}
 801e972:	e883 0003 	stmia.w	r3, {r0, r1}
 801e976:	f107 031c 	add.w	r3, r7, #28
 801e97a:	4618      	mov	r0, r3
 801e97c:	f001 f9b5 	bl	801fcea <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801e980:	f240 10ff 	movw	r0, #511	; 0x1ff
 801e984:	f001 fa00 	bl	801fd88 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 801e988:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801e98c:	f000 fdeb 	bl	801f566 <RadioRead>
 801e990:	4603      	mov	r3, r0
 801e992:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 801e996:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e99a:	f023 0310 	bic.w	r3, r3, #16
 801e99e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 801e9a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e9a6:	4619      	mov	r1, r3
 801e9a8:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801e9ac:	f000 fdc9 	bl	801f542 <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 801e9b0:	2104      	movs	r1, #4
 801e9b2:	f640 00b9 	movw	r0, #2233	; 0x8b9
 801e9b6:	f000 fdc4 	bl	801f542 <RadioWrite>
            modReg= RadioRead(0x89b);
 801e9ba:	f640 009b 	movw	r0, #2203	; 0x89b
 801e9be:	f000 fdd2 	bl	801f566 <RadioRead>
 801e9c2:	4603      	mov	r3, r0
 801e9c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801e9c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e9cc:	f023 031c 	bic.w	r3, r3, #28
 801e9d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 801e9d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e9d8:	f043 0308 	orr.w	r3, r3, #8
 801e9dc:	b2db      	uxtb	r3, r3
 801e9de:	4619      	mov	r1, r3
 801e9e0:	f640 009b 	movw	r0, #2203	; 0x89b
 801e9e4:	f000 fdad 	bl	801f542 <RadioWrite>
            modReg= RadioRead(0x6d1);
 801e9e8:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801e9ec:	f000 fdbb 	bl	801f566 <RadioRead>
 801e9f0:	4603      	mov	r3, r0
 801e9f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801e9f6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801e9fa:	f023 0318 	bic.w	r3, r3, #24
 801e9fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 801ea02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ea06:	f043 0318 	orr.w	r3, r3, #24
 801ea0a:	b2db      	uxtb	r3, r3
 801ea0c:	4619      	mov	r1, r3
 801ea0e:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801ea12:	f000 fd96 	bl	801f542 <RadioWrite>
            modReg= RadioRead(0x6ac);
 801ea16:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801ea1a:	f000 fda4 	bl	801f566 <RadioRead>
 801ea1e:	4603      	mov	r3, r0
 801ea20:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801ea24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ea28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801ea2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 801ea30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ea34:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 801ea38:	b2db      	uxtb	r3, r3
 801ea3a:	4619      	mov	r1, r3
 801ea3c:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801ea40:	f000 fd7f 	bl	801f542 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801ea44:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801ea46:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801ea4a:	fb02 f303 	mul.w	r3, r2, r3
 801ea4e:	461a      	mov	r2, r3
 801ea50:	687b      	ldr	r3, [r7, #4]
 801ea52:	fbb2 f3f3 	udiv	r3, r2, r3
 801ea56:	4a4f      	ldr	r2, [pc, #316]	; (801eb94 <RadioSetRxConfig+0x308>)
 801ea58:	6093      	str	r3, [r2, #8]
            break;
 801ea5a:	e118      	b.n	801ec8e <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801ea5c:	2000      	movs	r0, #0
 801ea5e:	f001 fb21 	bl	80200a4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801ea62:	4b4c      	ldr	r3, [pc, #304]	; (801eb94 <RadioSetRxConfig+0x308>)
 801ea64:	2200      	movs	r2, #0
 801ea66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801ea6a:	4a4a      	ldr	r2, [pc, #296]	; (801eb94 <RadioSetRxConfig+0x308>)
 801ea6c:	687b      	ldr	r3, [r7, #4]
 801ea6e:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801ea70:	4b48      	ldr	r3, [pc, #288]	; (801eb94 <RadioSetRxConfig+0x308>)
 801ea72:	220b      	movs	r2, #11
 801ea74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801ea78:	68b8      	ldr	r0, [r7, #8]
 801ea7a:	f7ff fd93 	bl	801e5a4 <RadioGetFskBandwidthRegValue>
 801ea7e:	4603      	mov	r3, r0
 801ea80:	461a      	mov	r2, r3
 801ea82:	4b44      	ldr	r3, [pc, #272]	; (801eb94 <RadioSetRxConfig+0x308>)
 801ea84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801ea88:	4b42      	ldr	r3, [pc, #264]	; (801eb94 <RadioSetRxConfig+0x308>)
 801ea8a:	2200      	movs	r2, #0
 801ea8c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801ea8e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801ea90:	00db      	lsls	r3, r3, #3
 801ea92:	b29a      	uxth	r2, r3
 801ea94:	4b3f      	ldr	r3, [pc, #252]	; (801eb94 <RadioSetRxConfig+0x308>)
 801ea96:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801ea98:	4b3e      	ldr	r3, [pc, #248]	; (801eb94 <RadioSetRxConfig+0x308>)
 801ea9a:	2204      	movs	r2, #4
 801ea9c:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801ea9e:	4b3d      	ldr	r3, [pc, #244]	; (801eb94 <RadioSetRxConfig+0x308>)
 801eaa0:	2218      	movs	r2, #24
 801eaa2:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801eaa4:	4b3b      	ldr	r3, [pc, #236]	; (801eb94 <RadioSetRxConfig+0x308>)
 801eaa6:	2200      	movs	r2, #0
 801eaa8:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801eaaa:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801eaae:	f083 0301 	eor.w	r3, r3, #1
 801eab2:	b2db      	uxtb	r3, r3
 801eab4:	461a      	mov	r2, r3
 801eab6:	4b37      	ldr	r3, [pc, #220]	; (801eb94 <RadioSetRxConfig+0x308>)
 801eab8:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801eaba:	4b37      	ldr	r3, [pc, #220]	; (801eb98 <RadioSetRxConfig+0x30c>)
 801eabc:	781a      	ldrb	r2, [r3, #0]
 801eabe:	4b35      	ldr	r3, [pc, #212]	; (801eb94 <RadioSetRxConfig+0x308>)
 801eac0:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801eac2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801eac6:	2b00      	cmp	r3, #0
 801eac8:	d003      	beq.n	801ead2 <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801eaca:	4b32      	ldr	r3, [pc, #200]	; (801eb94 <RadioSetRxConfig+0x308>)
 801eacc:	22f2      	movs	r2, #242	; 0xf2
 801eace:	75da      	strb	r2, [r3, #23]
 801ead0:	e002      	b.n	801ead8 <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801ead2:	4b30      	ldr	r3, [pc, #192]	; (801eb94 <RadioSetRxConfig+0x308>)
 801ead4:	2201      	movs	r2, #1
 801ead6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801ead8:	4b2e      	ldr	r3, [pc, #184]	; (801eb94 <RadioSetRxConfig+0x308>)
 801eada:	2201      	movs	r2, #1
 801eadc:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801eade:	f000 fc63 	bl	801f3a8 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801eae2:	4b2c      	ldr	r3, [pc, #176]	; (801eb94 <RadioSetRxConfig+0x308>)
 801eae4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801eae8:	2b00      	cmp	r3, #0
 801eaea:	bf14      	ite	ne
 801eaec:	2301      	movne	r3, #1
 801eaee:	2300      	moveq	r3, #0
 801eaf0:	b2db      	uxtb	r3, r3
 801eaf2:	4618      	mov	r0, r3
 801eaf4:	f7ff fe14 	bl	801e720 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801eaf8:	4828      	ldr	r0, [pc, #160]	; (801eb9c <RadioSetRxConfig+0x310>)
 801eafa:	f001 fd19 	bl	8020530 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801eafe:	4828      	ldr	r0, [pc, #160]	; (801eba0 <RadioSetRxConfig+0x314>)
 801eb00:	f001 fde4 	bl	80206cc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801eb04:	4a28      	ldr	r2, [pc, #160]	; (801eba8 <RadioSetRxConfig+0x31c>)
 801eb06:	f107 0314 	add.w	r3, r7, #20
 801eb0a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801eb0e:	e883 0003 	stmia.w	r3, {r0, r1}
 801eb12:	f107 0314 	add.w	r3, r7, #20
 801eb16:	4618      	mov	r0, r3
 801eb18:	f001 f8e7 	bl	801fcea <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801eb1c:	f240 10ff 	movw	r0, #511	; 0x1ff
 801eb20:	f001 f932 	bl	801fd88 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801eb24:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801eb26:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801eb2a:	fb02 f303 	mul.w	r3, r2, r3
 801eb2e:	461a      	mov	r2, r3
 801eb30:	687b      	ldr	r3, [r7, #4]
 801eb32:	fbb2 f3f3 	udiv	r3, r2, r3
 801eb36:	4a17      	ldr	r2, [pc, #92]	; (801eb94 <RadioSetRxConfig+0x308>)
 801eb38:	6093      	str	r3, [r2, #8]
            break;
 801eb3a:	e0a8      	b.n	801ec8e <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801eb3c:	2000      	movs	r0, #0
 801eb3e:	f001 fab1 	bl	80200a4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801eb42:	4b14      	ldr	r3, [pc, #80]	; (801eb94 <RadioSetRxConfig+0x308>)
 801eb44:	2201      	movs	r2, #1
 801eb46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801eb4a:	687b      	ldr	r3, [r7, #4]
 801eb4c:	b2da      	uxtb	r2, r3
 801eb4e:	4b11      	ldr	r3, [pc, #68]	; (801eb94 <RadioSetRxConfig+0x308>)
 801eb50:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801eb54:	4a15      	ldr	r2, [pc, #84]	; (801ebac <RadioSetRxConfig+0x320>)
 801eb56:	68bb      	ldr	r3, [r7, #8]
 801eb58:	4413      	add	r3, r2
 801eb5a:	781a      	ldrb	r2, [r3, #0]
 801eb5c:	4b0d      	ldr	r3, [pc, #52]	; (801eb94 <RadioSetRxConfig+0x308>)
 801eb5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801eb62:	4a0c      	ldr	r2, [pc, #48]	; (801eb94 <RadioSetRxConfig+0x308>)
 801eb64:	7bbb      	ldrb	r3, [r7, #14]
 801eb66:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801eb6a:	68bb      	ldr	r3, [r7, #8]
 801eb6c:	2b00      	cmp	r3, #0
 801eb6e:	d105      	bne.n	801eb7c <RadioSetRxConfig+0x2f0>
 801eb70:	687b      	ldr	r3, [r7, #4]
 801eb72:	2b0b      	cmp	r3, #11
 801eb74:	d008      	beq.n	801eb88 <RadioSetRxConfig+0x2fc>
 801eb76:	687b      	ldr	r3, [r7, #4]
 801eb78:	2b0c      	cmp	r3, #12
 801eb7a:	d005      	beq.n	801eb88 <RadioSetRxConfig+0x2fc>
 801eb7c:	68bb      	ldr	r3, [r7, #8]
 801eb7e:	2b01      	cmp	r3, #1
 801eb80:	d116      	bne.n	801ebb0 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801eb82:	687b      	ldr	r3, [r7, #4]
 801eb84:	2b0c      	cmp	r3, #12
 801eb86:	d113      	bne.n	801ebb0 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801eb88:	4b02      	ldr	r3, [pc, #8]	; (801eb94 <RadioSetRxConfig+0x308>)
 801eb8a:	2201      	movs	r2, #1
 801eb8c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801eb90:	e012      	b.n	801ebb8 <RadioSetRxConfig+0x32c>
 801eb92:	bf00      	nop
 801eb94:	200025dc 	.word	0x200025dc
 801eb98:	20000079 	.word	0x20000079
 801eb9c:	20002614 	.word	0x20002614
 801eba0:	200025ea 	.word	0x200025ea
 801eba4:	08024b70 	.word	0x08024b70
 801eba8:	08024b78 	.word	0x08024b78
 801ebac:	08024f30 	.word	0x08024f30
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801ebb0:	4b39      	ldr	r3, [pc, #228]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ebb2:	2200      	movs	r2, #0
 801ebb4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801ebb8:	4b37      	ldr	r3, [pc, #220]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ebba:	2201      	movs	r2, #1
 801ebbc:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801ebbe:	4b36      	ldr	r3, [pc, #216]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ebc0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801ebc4:	2b05      	cmp	r3, #5
 801ebc6:	d004      	beq.n	801ebd2 <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801ebc8:	4b33      	ldr	r3, [pc, #204]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ebca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801ebce:	2b06      	cmp	r3, #6
 801ebd0:	d10a      	bne.n	801ebe8 <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 801ebd2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801ebd4:	2b0b      	cmp	r3, #11
 801ebd6:	d803      	bhi.n	801ebe0 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801ebd8:	4b2f      	ldr	r3, [pc, #188]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ebda:	220c      	movs	r2, #12
 801ebdc:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801ebde:	e006      	b.n	801ebee <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801ebe0:	4a2d      	ldr	r2, [pc, #180]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ebe2:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801ebe4:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801ebe6:	e002      	b.n	801ebee <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801ebe8:	4a2b      	ldr	r2, [pc, #172]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ebea:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801ebec:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801ebee:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801ebf2:	4b29      	ldr	r3, [pc, #164]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ebf4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801ebf6:	4b29      	ldr	r3, [pc, #164]	; (801ec9c <RadioSetRxConfig+0x410>)
 801ebf8:	781a      	ldrb	r2, [r3, #0]
 801ebfa:	4b27      	ldr	r3, [pc, #156]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ebfc:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801ebfe:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 801ec02:	4b25      	ldr	r3, [pc, #148]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ec04:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801ec08:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 801ec0c:	4b22      	ldr	r3, [pc, #136]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ec0e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801ec12:	f000 fbc9 	bl	801f3a8 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801ec16:	4b20      	ldr	r3, [pc, #128]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ec18:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801ec1c:	2b00      	cmp	r3, #0
 801ec1e:	bf14      	ite	ne
 801ec20:	2301      	movne	r3, #1
 801ec22:	2300      	moveq	r3, #0
 801ec24:	b2db      	uxtb	r3, r3
 801ec26:	4618      	mov	r0, r3
 801ec28:	f7ff fd7a 	bl	801e720 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ec2c:	481c      	ldr	r0, [pc, #112]	; (801eca0 <RadioSetRxConfig+0x414>)
 801ec2e:	f001 fc7f 	bl	8020530 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ec32:	481c      	ldr	r0, [pc, #112]	; (801eca4 <RadioSetRxConfig+0x418>)
 801ec34:	f001 fd4a 	bl	80206cc <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801ec38:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801ec3a:	b2db      	uxtb	r3, r3
 801ec3c:	4618      	mov	r0, r3
 801ec3e:	f001 fa43 	bl	80200c8 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801ec42:	4b15      	ldr	r3, [pc, #84]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ec44:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801ec48:	2b01      	cmp	r3, #1
 801ec4a:	d10d      	bne.n	801ec68 <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801ec4c:	f240 7036 	movw	r0, #1846	; 0x736
 801ec50:	f001 fea4 	bl	802099c <SUBGRF_ReadRegister>
 801ec54:	4603      	mov	r3, r0
 801ec56:	f023 0304 	bic.w	r3, r3, #4
 801ec5a:	b2db      	uxtb	r3, r3
 801ec5c:	4619      	mov	r1, r3
 801ec5e:	f240 7036 	movw	r0, #1846	; 0x736
 801ec62:	f001 fe87 	bl	8020974 <SUBGRF_WriteRegister>
 801ec66:	e00c      	b.n	801ec82 <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801ec68:	f240 7036 	movw	r0, #1846	; 0x736
 801ec6c:	f001 fe96 	bl	802099c <SUBGRF_ReadRegister>
 801ec70:	4603      	mov	r3, r0
 801ec72:	f043 0304 	orr.w	r3, r3, #4
 801ec76:	b2db      	uxtb	r3, r3
 801ec78:	4619      	mov	r1, r3
 801ec7a:	f240 7036 	movw	r0, #1846	; 0x736
 801ec7e:	f001 fe79 	bl	8020974 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801ec82:	4b05      	ldr	r3, [pc, #20]	; (801ec98 <RadioSetRxConfig+0x40c>)
 801ec84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801ec88:	609a      	str	r2, [r3, #8]
            break;
 801ec8a:	e000      	b.n	801ec8e <RadioSetRxConfig+0x402>
            break;
 801ec8c:	bf00      	nop
    }
}
 801ec8e:	bf00      	nop
 801ec90:	3728      	adds	r7, #40	; 0x28
 801ec92:	46bd      	mov	sp, r7
 801ec94:	bd80      	pop	{r7, pc}
 801ec96:	bf00      	nop
 801ec98:	200025dc 	.word	0x200025dc
 801ec9c:	20000079 	.word	0x20000079
 801eca0:	20002614 	.word	0x20002614
 801eca4:	200025ea 	.word	0x200025ea

0801eca8 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801eca8:	b580      	push	{r7, lr}
 801ecaa:	b086      	sub	sp, #24
 801ecac:	af00      	add	r7, sp, #0
 801ecae:	60ba      	str	r2, [r7, #8]
 801ecb0:	607b      	str	r3, [r7, #4]
 801ecb2:	4603      	mov	r3, r0
 801ecb4:	73fb      	strb	r3, [r7, #15]
 801ecb6:	460b      	mov	r3, r1
 801ecb8:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 801ecba:	7bfb      	ldrb	r3, [r7, #15]
 801ecbc:	2b03      	cmp	r3, #3
 801ecbe:	d007      	beq.n	801ecd0 <RadioSetTxConfig+0x28>
 801ecc0:	2b03      	cmp	r3, #3
 801ecc2:	f300 80e5 	bgt.w	801ee90 <RadioSetTxConfig+0x1e8>
 801ecc6:	2b00      	cmp	r3, #0
 801ecc8:	d014      	beq.n	801ecf4 <RadioSetTxConfig+0x4c>
 801ecca:	2b01      	cmp	r3, #1
 801eccc:	d073      	beq.n	801edb6 <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 801ecce:	e0df      	b.n	801ee90 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 801ecd0:	2003      	movs	r0, #3
 801ecd2:	f7ff fd25 	bl	801e720 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801ecd6:	4b89      	ldr	r3, [pc, #548]	; (801eefc <RadioSetTxConfig+0x254>)
 801ecd8:	2202      	movs	r2, #2
 801ecda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801ecde:	4a87      	ldr	r2, [pc, #540]	; (801eefc <RadioSetTxConfig+0x254>)
 801ece0:	6a3b      	ldr	r3, [r7, #32]
 801ece2:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801ece4:	4b85      	ldr	r3, [pc, #532]	; (801eefc <RadioSetTxConfig+0x254>)
 801ece6:	2216      	movs	r2, #22
 801ece8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ecec:	4884      	ldr	r0, [pc, #528]	; (801ef00 <RadioSetTxConfig+0x258>)
 801ecee:	f001 fc1f 	bl	8020530 <SUBGRF_SetModulationParams>
            break;
 801ecf2:	e0ce      	b.n	801ee92 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801ecf4:	4b81      	ldr	r3, [pc, #516]	; (801eefc <RadioSetTxConfig+0x254>)
 801ecf6:	2200      	movs	r2, #0
 801ecf8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801ecfc:	4a7f      	ldr	r2, [pc, #508]	; (801eefc <RadioSetTxConfig+0x254>)
 801ecfe:	6a3b      	ldr	r3, [r7, #32]
 801ed00:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801ed02:	4b7e      	ldr	r3, [pc, #504]	; (801eefc <RadioSetTxConfig+0x254>)
 801ed04:	220b      	movs	r2, #11
 801ed06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801ed0a:	6878      	ldr	r0, [r7, #4]
 801ed0c:	f7ff fc4a 	bl	801e5a4 <RadioGetFskBandwidthRegValue>
 801ed10:	4603      	mov	r3, r0
 801ed12:	461a      	mov	r2, r3
 801ed14:	4b79      	ldr	r3, [pc, #484]	; (801eefc <RadioSetTxConfig+0x254>)
 801ed16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801ed1a:	4a78      	ldr	r2, [pc, #480]	; (801eefc <RadioSetTxConfig+0x254>)
 801ed1c:	68bb      	ldr	r3, [r7, #8]
 801ed1e:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801ed20:	4b76      	ldr	r3, [pc, #472]	; (801eefc <RadioSetTxConfig+0x254>)
 801ed22:	2200      	movs	r2, #0
 801ed24:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801ed26:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801ed28:	00db      	lsls	r3, r3, #3
 801ed2a:	b29a      	uxth	r2, r3
 801ed2c:	4b73      	ldr	r3, [pc, #460]	; (801eefc <RadioSetTxConfig+0x254>)
 801ed2e:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801ed30:	4b72      	ldr	r3, [pc, #456]	; (801eefc <RadioSetTxConfig+0x254>)
 801ed32:	2204      	movs	r2, #4
 801ed34:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801ed36:	4b71      	ldr	r3, [pc, #452]	; (801eefc <RadioSetTxConfig+0x254>)
 801ed38:	2218      	movs	r2, #24
 801ed3a:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801ed3c:	4b6f      	ldr	r3, [pc, #444]	; (801eefc <RadioSetTxConfig+0x254>)
 801ed3e:	2200      	movs	r2, #0
 801ed40:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801ed42:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801ed46:	f083 0301 	eor.w	r3, r3, #1
 801ed4a:	b2db      	uxtb	r3, r3
 801ed4c:	461a      	mov	r2, r3
 801ed4e:	4b6b      	ldr	r3, [pc, #428]	; (801eefc <RadioSetTxConfig+0x254>)
 801ed50:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801ed52:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 801ed56:	2b00      	cmp	r3, #0
 801ed58:	d003      	beq.n	801ed62 <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801ed5a:	4b68      	ldr	r3, [pc, #416]	; (801eefc <RadioSetTxConfig+0x254>)
 801ed5c:	22f2      	movs	r2, #242	; 0xf2
 801ed5e:	75da      	strb	r2, [r3, #23]
 801ed60:	e002      	b.n	801ed68 <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801ed62:	4b66      	ldr	r3, [pc, #408]	; (801eefc <RadioSetTxConfig+0x254>)
 801ed64:	2201      	movs	r2, #1
 801ed66:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801ed68:	4b64      	ldr	r3, [pc, #400]	; (801eefc <RadioSetTxConfig+0x254>)
 801ed6a:	2201      	movs	r2, #1
 801ed6c:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801ed6e:	f000 fb1b 	bl	801f3a8 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801ed72:	4b62      	ldr	r3, [pc, #392]	; (801eefc <RadioSetTxConfig+0x254>)
 801ed74:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801ed78:	2b00      	cmp	r3, #0
 801ed7a:	bf14      	ite	ne
 801ed7c:	2301      	movne	r3, #1
 801ed7e:	2300      	moveq	r3, #0
 801ed80:	b2db      	uxtb	r3, r3
 801ed82:	4618      	mov	r0, r3
 801ed84:	f7ff fccc 	bl	801e720 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ed88:	485d      	ldr	r0, [pc, #372]	; (801ef00 <RadioSetTxConfig+0x258>)
 801ed8a:	f001 fbd1 	bl	8020530 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ed8e:	485d      	ldr	r0, [pc, #372]	; (801ef04 <RadioSetTxConfig+0x25c>)
 801ed90:	f001 fc9c 	bl	80206cc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801ed94:	4a5c      	ldr	r2, [pc, #368]	; (801ef08 <RadioSetTxConfig+0x260>)
 801ed96:	f107 0310 	add.w	r3, r7, #16
 801ed9a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801ed9e:	e883 0003 	stmia.w	r3, {r0, r1}
 801eda2:	f107 0310 	add.w	r3, r7, #16
 801eda6:	4618      	mov	r0, r3
 801eda8:	f000 ff9f 	bl	801fcea <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801edac:	f240 10ff 	movw	r0, #511	; 0x1ff
 801edb0:	f000 ffea 	bl	801fd88 <SUBGRF_SetWhiteningSeed>
            break;
 801edb4:	e06d      	b.n	801ee92 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801edb6:	4b51      	ldr	r3, [pc, #324]	; (801eefc <RadioSetTxConfig+0x254>)
 801edb8:	2201      	movs	r2, #1
 801edba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801edbe:	6a3b      	ldr	r3, [r7, #32]
 801edc0:	b2da      	uxtb	r2, r3
 801edc2:	4b4e      	ldr	r3, [pc, #312]	; (801eefc <RadioSetTxConfig+0x254>)
 801edc4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801edc8:	4a50      	ldr	r2, [pc, #320]	; (801ef0c <RadioSetTxConfig+0x264>)
 801edca:	687b      	ldr	r3, [r7, #4]
 801edcc:	4413      	add	r3, r2
 801edce:	781a      	ldrb	r2, [r3, #0]
 801edd0:	4b4a      	ldr	r3, [pc, #296]	; (801eefc <RadioSetTxConfig+0x254>)
 801edd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801edd6:	4a49      	ldr	r2, [pc, #292]	; (801eefc <RadioSetTxConfig+0x254>)
 801edd8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801eddc:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801ede0:	687b      	ldr	r3, [r7, #4]
 801ede2:	2b00      	cmp	r3, #0
 801ede4:	d105      	bne.n	801edf2 <RadioSetTxConfig+0x14a>
 801ede6:	6a3b      	ldr	r3, [r7, #32]
 801ede8:	2b0b      	cmp	r3, #11
 801edea:	d008      	beq.n	801edfe <RadioSetTxConfig+0x156>
 801edec:	6a3b      	ldr	r3, [r7, #32]
 801edee:	2b0c      	cmp	r3, #12
 801edf0:	d005      	beq.n	801edfe <RadioSetTxConfig+0x156>
 801edf2:	687b      	ldr	r3, [r7, #4]
 801edf4:	2b01      	cmp	r3, #1
 801edf6:	d107      	bne.n	801ee08 <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801edf8:	6a3b      	ldr	r3, [r7, #32]
 801edfa:	2b0c      	cmp	r3, #12
 801edfc:	d104      	bne.n	801ee08 <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801edfe:	4b3f      	ldr	r3, [pc, #252]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee00:	2201      	movs	r2, #1
 801ee02:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801ee06:	e003      	b.n	801ee10 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801ee08:	4b3c      	ldr	r3, [pc, #240]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee0a:	2200      	movs	r2, #0
 801ee0c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801ee10:	4b3a      	ldr	r3, [pc, #232]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee12:	2201      	movs	r2, #1
 801ee14:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801ee16:	4b39      	ldr	r3, [pc, #228]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee18:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801ee1c:	2b05      	cmp	r3, #5
 801ee1e:	d004      	beq.n	801ee2a <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801ee20:	4b36      	ldr	r3, [pc, #216]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee22:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801ee26:	2b06      	cmp	r3, #6
 801ee28:	d10a      	bne.n	801ee40 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 801ee2a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801ee2c:	2b0b      	cmp	r3, #11
 801ee2e:	d803      	bhi.n	801ee38 <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801ee30:	4b32      	ldr	r3, [pc, #200]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee32:	220c      	movs	r2, #12
 801ee34:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801ee36:	e006      	b.n	801ee46 <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801ee38:	4a30      	ldr	r2, [pc, #192]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee3a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801ee3c:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801ee3e:	e002      	b.n	801ee46 <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801ee40:	4a2e      	ldr	r2, [pc, #184]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee42:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801ee44:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801ee46:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801ee4a:	4b2c      	ldr	r3, [pc, #176]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee4c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801ee4e:	4b30      	ldr	r3, [pc, #192]	; (801ef10 <RadioSetTxConfig+0x268>)
 801ee50:	781a      	ldrb	r2, [r3, #0]
 801ee52:	4b2a      	ldr	r3, [pc, #168]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee54:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801ee56:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801ee5a:	4b28      	ldr	r3, [pc, #160]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee5c:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801ee60:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801ee64:	4b25      	ldr	r3, [pc, #148]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee66:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801ee6a:	f000 fa9d 	bl	801f3a8 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 801ee6e:	4b23      	ldr	r3, [pc, #140]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee70:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801ee74:	2b00      	cmp	r3, #0
 801ee76:	bf14      	ite	ne
 801ee78:	2301      	movne	r3, #1
 801ee7a:	2300      	moveq	r3, #0
 801ee7c:	b2db      	uxtb	r3, r3
 801ee7e:	4618      	mov	r0, r3
 801ee80:	f7ff fc4e 	bl	801e720 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801ee84:	481e      	ldr	r0, [pc, #120]	; (801ef00 <RadioSetTxConfig+0x258>)
 801ee86:	f001 fb53 	bl	8020530 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ee8a:	481e      	ldr	r0, [pc, #120]	; (801ef04 <RadioSetTxConfig+0x25c>)
 801ee8c:	f001 fc1e 	bl	80206cc <SUBGRF_SetPacketParams>
            break;
 801ee90:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801ee92:	7bfb      	ldrb	r3, [r7, #15]
 801ee94:	2b01      	cmp	r3, #1
 801ee96:	d112      	bne.n	801eebe <RadioSetTxConfig+0x216>
 801ee98:	4b18      	ldr	r3, [pc, #96]	; (801eefc <RadioSetTxConfig+0x254>)
 801ee9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801ee9e:	2b06      	cmp	r3, #6
 801eea0:	d10d      	bne.n	801eebe <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801eea2:	f640 0089 	movw	r0, #2185	; 0x889
 801eea6:	f001 fd79 	bl	802099c <SUBGRF_ReadRegister>
 801eeaa:	4603      	mov	r3, r0
 801eeac:	f023 0304 	bic.w	r3, r3, #4
 801eeb0:	b2db      	uxtb	r3, r3
 801eeb2:	4619      	mov	r1, r3
 801eeb4:	f640 0089 	movw	r0, #2185	; 0x889
 801eeb8:	f001 fd5c 	bl	8020974 <SUBGRF_WriteRegister>
 801eebc:	e00c      	b.n	801eed8 <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801eebe:	f640 0089 	movw	r0, #2185	; 0x889
 801eec2:	f001 fd6b 	bl	802099c <SUBGRF_ReadRegister>
 801eec6:	4603      	mov	r3, r0
 801eec8:	f043 0304 	orr.w	r3, r3, #4
 801eecc:	b2db      	uxtb	r3, r3
 801eece:	4619      	mov	r1, r3
 801eed0:	f640 0089 	movw	r0, #2185	; 0x889
 801eed4:	f001 fd4e 	bl	8020974 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801eed8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801eedc:	4618      	mov	r0, r3
 801eede:	f001 fded 	bl	8020abc <SUBGRF_SetRfTxPower>
 801eee2:	4603      	mov	r3, r0
 801eee4:	461a      	mov	r2, r3
 801eee6:	4b05      	ldr	r3, [pc, #20]	; (801eefc <RadioSetTxConfig+0x254>)
 801eee8:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 801eeec:	4a03      	ldr	r2, [pc, #12]	; (801eefc <RadioSetTxConfig+0x254>)
 801eeee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801eef0:	6053      	str	r3, [r2, #4]
}
 801eef2:	bf00      	nop
 801eef4:	3718      	adds	r7, #24
 801eef6:	46bd      	mov	sp, r7
 801eef8:	bd80      	pop	{r7, pc}
 801eefa:	bf00      	nop
 801eefc:	200025dc 	.word	0x200025dc
 801ef00:	20002614 	.word	0x20002614
 801ef04:	200025ea 	.word	0x200025ea
 801ef08:	08024b78 	.word	0x08024b78
 801ef0c:	08024f30 	.word	0x08024f30
 801ef10:	20000079 	.word	0x20000079

0801ef14 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801ef14:	b480      	push	{r7}
 801ef16:	b083      	sub	sp, #12
 801ef18:	af00      	add	r7, sp, #0
 801ef1a:	6078      	str	r0, [r7, #4]
    return true;
 801ef1c:	2301      	movs	r3, #1
}
 801ef1e:	4618      	mov	r0, r3
 801ef20:	370c      	adds	r7, #12
 801ef22:	46bd      	mov	sp, r7
 801ef24:	bc80      	pop	{r7}
 801ef26:	4770      	bx	lr

0801ef28 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801ef28:	b480      	push	{r7}
 801ef2a:	b085      	sub	sp, #20
 801ef2c:	af00      	add	r7, sp, #0
 801ef2e:	4603      	mov	r3, r0
 801ef30:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801ef32:	2300      	movs	r3, #0
 801ef34:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801ef36:	79fb      	ldrb	r3, [r7, #7]
 801ef38:	2b0a      	cmp	r3, #10
 801ef3a:	d83e      	bhi.n	801efba <RadioGetLoRaBandwidthInHz+0x92>
 801ef3c:	a201      	add	r2, pc, #4	; (adr r2, 801ef44 <RadioGetLoRaBandwidthInHz+0x1c>)
 801ef3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ef42:	bf00      	nop
 801ef44:	0801ef71 	.word	0x0801ef71
 801ef48:	0801ef81 	.word	0x0801ef81
 801ef4c:	0801ef91 	.word	0x0801ef91
 801ef50:	0801efa1 	.word	0x0801efa1
 801ef54:	0801efa9 	.word	0x0801efa9
 801ef58:	0801efaf 	.word	0x0801efaf
 801ef5c:	0801efb5 	.word	0x0801efb5
 801ef60:	0801efbb 	.word	0x0801efbb
 801ef64:	0801ef79 	.word	0x0801ef79
 801ef68:	0801ef89 	.word	0x0801ef89
 801ef6c:	0801ef99 	.word	0x0801ef99
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801ef70:	f641 6384 	movw	r3, #7812	; 0x1e84
 801ef74:	60fb      	str	r3, [r7, #12]
        break;
 801ef76:	e020      	b.n	801efba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801ef78:	f642 03b1 	movw	r3, #10417	; 0x28b1
 801ef7c:	60fb      	str	r3, [r7, #12]
        break;
 801ef7e:	e01c      	b.n	801efba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801ef80:	f643 5309 	movw	r3, #15625	; 0x3d09
 801ef84:	60fb      	str	r3, [r7, #12]
        break;
 801ef86:	e018      	b.n	801efba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801ef88:	f245 1361 	movw	r3, #20833	; 0x5161
 801ef8c:	60fb      	str	r3, [r7, #12]
        break;
 801ef8e:	e014      	b.n	801efba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801ef90:	f647 2312 	movw	r3, #31250	; 0x7a12
 801ef94:	60fb      	str	r3, [r7, #12]
        break;
 801ef96:	e010      	b.n	801efba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801ef98:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 801ef9c:	60fb      	str	r3, [r7, #12]
        break;
 801ef9e:	e00c      	b.n	801efba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801efa0:	f24f 4324 	movw	r3, #62500	; 0xf424
 801efa4:	60fb      	str	r3, [r7, #12]
        break;
 801efa6:	e008      	b.n	801efba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801efa8:	4b07      	ldr	r3, [pc, #28]	; (801efc8 <RadioGetLoRaBandwidthInHz+0xa0>)
 801efaa:	60fb      	str	r3, [r7, #12]
        break;
 801efac:	e005      	b.n	801efba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801efae:	4b07      	ldr	r3, [pc, #28]	; (801efcc <RadioGetLoRaBandwidthInHz+0xa4>)
 801efb0:	60fb      	str	r3, [r7, #12]
        break;
 801efb2:	e002      	b.n	801efba <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801efb4:	4b06      	ldr	r3, [pc, #24]	; (801efd0 <RadioGetLoRaBandwidthInHz+0xa8>)
 801efb6:	60fb      	str	r3, [r7, #12]
        break;
 801efb8:	bf00      	nop
    }

    return bandwidthInHz;
 801efba:	68fb      	ldr	r3, [r7, #12]
}
 801efbc:	4618      	mov	r0, r3
 801efbe:	3714      	adds	r7, #20
 801efc0:	46bd      	mov	sp, r7
 801efc2:	bc80      	pop	{r7}
 801efc4:	4770      	bx	lr
 801efc6:	bf00      	nop
 801efc8:	0001e848 	.word	0x0001e848
 801efcc:	0003d090 	.word	0x0003d090
 801efd0:	0007a120 	.word	0x0007a120

0801efd4 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801efd4:	b480      	push	{r7}
 801efd6:	b083      	sub	sp, #12
 801efd8:	af00      	add	r7, sp, #0
 801efda:	6078      	str	r0, [r7, #4]
 801efdc:	4608      	mov	r0, r1
 801efde:	4611      	mov	r1, r2
 801efe0:	461a      	mov	r2, r3
 801efe2:	4603      	mov	r3, r0
 801efe4:	70fb      	strb	r3, [r7, #3]
 801efe6:	460b      	mov	r3, r1
 801efe8:	803b      	strh	r3, [r7, #0]
 801efea:	4613      	mov	r3, r2
 801efec:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 801efee:	883b      	ldrh	r3, [r7, #0]
 801eff0:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801eff2:	78ba      	ldrb	r2, [r7, #2]
 801eff4:	f082 0201 	eor.w	r2, r2, #1
 801eff8:	b2d2      	uxtb	r2, r2
 801effa:	2a00      	cmp	r2, #0
 801effc:	d001      	beq.n	801f002 <RadioGetGfskTimeOnAirNumerator+0x2e>
 801effe:	2208      	movs	r2, #8
 801f000:	e000      	b.n	801f004 <RadioGetGfskTimeOnAirNumerator+0x30>
 801f002:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801f004:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801f006:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801f00a:	7c3b      	ldrb	r3, [r7, #16]
 801f00c:	7d39      	ldrb	r1, [r7, #20]
 801f00e:	2900      	cmp	r1, #0
 801f010:	d001      	beq.n	801f016 <RadioGetGfskTimeOnAirNumerator+0x42>
 801f012:	2102      	movs	r1, #2
 801f014:	e000      	b.n	801f018 <RadioGetGfskTimeOnAirNumerator+0x44>
 801f016:	2100      	movs	r1, #0
 801f018:	440b      	add	r3, r1
 801f01a:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801f01c:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 801f01e:	4618      	mov	r0, r3
 801f020:	370c      	adds	r7, #12
 801f022:	46bd      	mov	sp, r7
 801f024:	bc80      	pop	{r7}
 801f026:	4770      	bx	lr

0801f028 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801f028:	b480      	push	{r7}
 801f02a:	b08b      	sub	sp, #44	; 0x2c
 801f02c:	af00      	add	r7, sp, #0
 801f02e:	60f8      	str	r0, [r7, #12]
 801f030:	60b9      	str	r1, [r7, #8]
 801f032:	4611      	mov	r1, r2
 801f034:	461a      	mov	r2, r3
 801f036:	460b      	mov	r3, r1
 801f038:	71fb      	strb	r3, [r7, #7]
 801f03a:	4613      	mov	r3, r2
 801f03c:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801f03e:	79fb      	ldrb	r3, [r7, #7]
 801f040:	3304      	adds	r3, #4
 801f042:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801f044:	2300      	movs	r3, #0
 801f046:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801f04a:	68bb      	ldr	r3, [r7, #8]
 801f04c:	2b05      	cmp	r3, #5
 801f04e:	d002      	beq.n	801f056 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801f050:	68bb      	ldr	r3, [r7, #8]
 801f052:	2b06      	cmp	r3, #6
 801f054:	d104      	bne.n	801f060 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801f056:	88bb      	ldrh	r3, [r7, #4]
 801f058:	2b0b      	cmp	r3, #11
 801f05a:	d801      	bhi.n	801f060 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801f05c:	230c      	movs	r3, #12
 801f05e:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801f060:	68fb      	ldr	r3, [r7, #12]
 801f062:	2b00      	cmp	r3, #0
 801f064:	d105      	bne.n	801f072 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801f066:	68bb      	ldr	r3, [r7, #8]
 801f068:	2b0b      	cmp	r3, #11
 801f06a:	d008      	beq.n	801f07e <RadioGetLoRaTimeOnAirNumerator+0x56>
 801f06c:	68bb      	ldr	r3, [r7, #8]
 801f06e:	2b0c      	cmp	r3, #12
 801f070:	d005      	beq.n	801f07e <RadioGetLoRaTimeOnAirNumerator+0x56>
 801f072:	68fb      	ldr	r3, [r7, #12]
 801f074:	2b01      	cmp	r3, #1
 801f076:	d105      	bne.n	801f084 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801f078:	68bb      	ldr	r3, [r7, #8]
 801f07a:	2b0c      	cmp	r3, #12
 801f07c:	d102      	bne.n	801f084 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801f07e:	2301      	movs	r3, #1
 801f080:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801f084:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 801f088:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801f08a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801f08e:	2a00      	cmp	r2, #0
 801f090:	d001      	beq.n	801f096 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801f092:	2210      	movs	r2, #16
 801f094:	e000      	b.n	801f098 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801f096:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801f098:	4413      	add	r3, r2
 801f09a:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801f09c:	68bb      	ldr	r3, [r7, #8]
 801f09e:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801f0a0:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801f0a2:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801f0a6:	2a00      	cmp	r2, #0
 801f0a8:	d001      	beq.n	801f0ae <RadioGetLoRaTimeOnAirNumerator+0x86>
 801f0aa:	2200      	movs	r2, #0
 801f0ac:	e000      	b.n	801f0b0 <RadioGetLoRaTimeOnAirNumerator+0x88>
 801f0ae:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801f0b0:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801f0b2:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801f0b4:	68bb      	ldr	r3, [r7, #8]
 801f0b6:	2b06      	cmp	r3, #6
 801f0b8:	d803      	bhi.n	801f0c2 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801f0ba:	68bb      	ldr	r3, [r7, #8]
 801f0bc:	009b      	lsls	r3, r3, #2
 801f0be:	623b      	str	r3, [r7, #32]
 801f0c0:	e00e      	b.n	801f0e0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801f0c2:	69fb      	ldr	r3, [r7, #28]
 801f0c4:	3308      	adds	r3, #8
 801f0c6:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801f0c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801f0cc:	2b00      	cmp	r3, #0
 801f0ce:	d004      	beq.n	801f0da <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801f0d0:	68bb      	ldr	r3, [r7, #8]
 801f0d2:	3b02      	subs	r3, #2
 801f0d4:	009b      	lsls	r3, r3, #2
 801f0d6:	623b      	str	r3, [r7, #32]
 801f0d8:	e002      	b.n	801f0e0 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801f0da:	68bb      	ldr	r3, [r7, #8]
 801f0dc:	009b      	lsls	r3, r3, #2
 801f0de:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801f0e0:	69fb      	ldr	r3, [r7, #28]
 801f0e2:	2b00      	cmp	r3, #0
 801f0e4:	da01      	bge.n	801f0ea <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801f0e6:	2300      	movs	r3, #0
 801f0e8:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801f0ea:	69fa      	ldr	r2, [r7, #28]
 801f0ec:	6a3b      	ldr	r3, [r7, #32]
 801f0ee:	4413      	add	r3, r2
 801f0f0:	1e5a      	subs	r2, r3, #1
 801f0f2:	6a3b      	ldr	r3, [r7, #32]
 801f0f4:	fb92 f3f3 	sdiv	r3, r2, r3
 801f0f8:	697a      	ldr	r2, [r7, #20]
 801f0fa:	fb02 f203 	mul.w	r2, r2, r3
 801f0fe:	88bb      	ldrh	r3, [r7, #4]
 801f100:	4413      	add	r3, r2
    int32_t intermediate =
 801f102:	330c      	adds	r3, #12
 801f104:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801f106:	68bb      	ldr	r3, [r7, #8]
 801f108:	2b06      	cmp	r3, #6
 801f10a:	d802      	bhi.n	801f112 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801f10c:	69bb      	ldr	r3, [r7, #24]
 801f10e:	3302      	adds	r3, #2
 801f110:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801f112:	69bb      	ldr	r3, [r7, #24]
 801f114:	009b      	lsls	r3, r3, #2
 801f116:	1c5a      	adds	r2, r3, #1
 801f118:	68bb      	ldr	r3, [r7, #8]
 801f11a:	3b02      	subs	r3, #2
 801f11c:	fa02 f303 	lsl.w	r3, r2, r3
}
 801f120:	4618      	mov	r0, r3
 801f122:	372c      	adds	r7, #44	; 0x2c
 801f124:	46bd      	mov	sp, r7
 801f126:	bc80      	pop	{r7}
 801f128:	4770      	bx	lr
	...

0801f12c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801f12c:	b580      	push	{r7, lr}
 801f12e:	b08a      	sub	sp, #40	; 0x28
 801f130:	af04      	add	r7, sp, #16
 801f132:	60b9      	str	r1, [r7, #8]
 801f134:	607a      	str	r2, [r7, #4]
 801f136:	461a      	mov	r2, r3
 801f138:	4603      	mov	r3, r0
 801f13a:	73fb      	strb	r3, [r7, #15]
 801f13c:	4613      	mov	r3, r2
 801f13e:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801f140:	2300      	movs	r3, #0
 801f142:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801f144:	2301      	movs	r3, #1
 801f146:	613b      	str	r3, [r7, #16]

    switch( modem )
 801f148:	7bfb      	ldrb	r3, [r7, #15]
 801f14a:	2b00      	cmp	r3, #0
 801f14c:	d002      	beq.n	801f154 <RadioTimeOnAir+0x28>
 801f14e:	2b01      	cmp	r3, #1
 801f150:	d017      	beq.n	801f182 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801f152:	e035      	b.n	801f1c0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801f154:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 801f158:	8c3a      	ldrh	r2, [r7, #32]
 801f15a:	7bb9      	ldrb	r1, [r7, #14]
 801f15c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801f160:	9301      	str	r3, [sp, #4]
 801f162:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801f166:	9300      	str	r3, [sp, #0]
 801f168:	4603      	mov	r3, r0
 801f16a:	6878      	ldr	r0, [r7, #4]
 801f16c:	f7ff ff32 	bl	801efd4 <RadioGetGfskTimeOnAirNumerator>
 801f170:	4603      	mov	r3, r0
 801f172:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801f176:	fb02 f303 	mul.w	r3, r2, r3
 801f17a:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801f17c:	687b      	ldr	r3, [r7, #4]
 801f17e:	613b      	str	r3, [r7, #16]
        break;
 801f180:	e01e      	b.n	801f1c0 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801f182:	8c39      	ldrh	r1, [r7, #32]
 801f184:	7bba      	ldrb	r2, [r7, #14]
 801f186:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801f18a:	9302      	str	r3, [sp, #8]
 801f18c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801f190:	9301      	str	r3, [sp, #4]
 801f192:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801f196:	9300      	str	r3, [sp, #0]
 801f198:	460b      	mov	r3, r1
 801f19a:	6879      	ldr	r1, [r7, #4]
 801f19c:	68b8      	ldr	r0, [r7, #8]
 801f19e:	f7ff ff43 	bl	801f028 <RadioGetLoRaTimeOnAirNumerator>
 801f1a2:	4603      	mov	r3, r0
 801f1a4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801f1a8:	fb02 f303 	mul.w	r3, r2, r3
 801f1ac:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801f1ae:	4a0a      	ldr	r2, [pc, #40]	; (801f1d8 <RadioTimeOnAir+0xac>)
 801f1b0:	68bb      	ldr	r3, [r7, #8]
 801f1b2:	4413      	add	r3, r2
 801f1b4:	781b      	ldrb	r3, [r3, #0]
 801f1b6:	4618      	mov	r0, r3
 801f1b8:	f7ff feb6 	bl	801ef28 <RadioGetLoRaBandwidthInHz>
 801f1bc:	6138      	str	r0, [r7, #16]
        break;
 801f1be:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 801f1c0:	697a      	ldr	r2, [r7, #20]
 801f1c2:	693b      	ldr	r3, [r7, #16]
 801f1c4:	4413      	add	r3, r2
 801f1c6:	1e5a      	subs	r2, r3, #1
 801f1c8:	693b      	ldr	r3, [r7, #16]
 801f1ca:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801f1ce:	4618      	mov	r0, r3
 801f1d0:	3718      	adds	r7, #24
 801f1d2:	46bd      	mov	sp, r7
 801f1d4:	bd80      	pop	{r7, pc}
 801f1d6:	bf00      	nop
 801f1d8:	08024f30 	.word	0x08024f30

0801f1dc <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 801f1dc:	b580      	push	{r7, lr}
 801f1de:	b08c      	sub	sp, #48	; 0x30
 801f1e0:	af00      	add	r7, sp, #0
 801f1e2:	6078      	str	r0, [r7, #4]
 801f1e4:	460b      	mov	r3, r1
 801f1e6:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 801f1e8:	2300      	movs	r3, #0
 801f1ea:	2200      	movs	r2, #0
 801f1ec:	f240 2101 	movw	r1, #513	; 0x201
 801f1f0:	f240 2001 	movw	r0, #513	; 0x201
 801f1f4:	f001 f868 	bl	80202c8 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801f1f8:	4b57      	ldr	r3, [pc, #348]	; (801f358 <RadioSend+0x17c>)
 801f1fa:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801f1fe:	2101      	movs	r1, #1
 801f200:	4618      	mov	r0, r3
 801f202:	f001 fc33 	bl	8020a6c <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 801f206:	4b54      	ldr	r3, [pc, #336]	; (801f358 <RadioSend+0x17c>)
 801f208:	781b      	ldrb	r3, [r3, #0]
 801f20a:	2b03      	cmp	r3, #3
 801f20c:	f200 8095 	bhi.w	801f33a <RadioSend+0x15e>
 801f210:	a201      	add	r2, pc, #4	; (adr r2, 801f218 <RadioSend+0x3c>)
 801f212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801f216:	bf00      	nop
 801f218:	0801f243 	.word	0x0801f243
 801f21c:	0801f229 	.word	0x0801f229
 801f220:	0801f25d 	.word	0x0801f25d
 801f224:	0801f27d 	.word	0x0801f27d
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801f228:	4a4b      	ldr	r2, [pc, #300]	; (801f358 <RadioSend+0x17c>)
 801f22a:	78fb      	ldrb	r3, [r7, #3]
 801f22c:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801f22e:	484b      	ldr	r0, [pc, #300]	; (801f35c <RadioSend+0x180>)
 801f230:	f001 fa4c 	bl	80206cc <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801f234:	78fb      	ldrb	r3, [r7, #3]
 801f236:	2200      	movs	r2, #0
 801f238:	4619      	mov	r1, r3
 801f23a:	6878      	ldr	r0, [r7, #4]
 801f23c:	f000 fd42 	bl	801fcc4 <SUBGRF_SendPayload>
            break;
 801f240:	e07c      	b.n	801f33c <RadioSend+0x160>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801f242:	4a45      	ldr	r2, [pc, #276]	; (801f358 <RadioSend+0x17c>)
 801f244:	78fb      	ldrb	r3, [r7, #3]
 801f246:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801f248:	4844      	ldr	r0, [pc, #272]	; (801f35c <RadioSend+0x180>)
 801f24a:	f001 fa3f 	bl	80206cc <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801f24e:	78fb      	ldrb	r3, [r7, #3]
 801f250:	2200      	movs	r2, #0
 801f252:	4619      	mov	r1, r3
 801f254:	6878      	ldr	r0, [r7, #4]
 801f256:	f000 fd35 	bl	801fcc4 <SUBGRF_SendPayload>
            break;
 801f25a:	e06f      	b.n	801f33c <RadioSend+0x160>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801f25c:	4b3e      	ldr	r3, [pc, #248]	; (801f358 <RadioSend+0x17c>)
 801f25e:	2202      	movs	r2, #2
 801f260:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801f262:	4a3d      	ldr	r2, [pc, #244]	; (801f358 <RadioSend+0x17c>)
 801f264:	78fb      	ldrb	r3, [r7, #3]
 801f266:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801f268:	483c      	ldr	r0, [pc, #240]	; (801f35c <RadioSend+0x180>)
 801f26a:	f001 fa2f 	bl	80206cc <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801f26e:	78fb      	ldrb	r3, [r7, #3]
 801f270:	2200      	movs	r2, #0
 801f272:	4619      	mov	r1, r3
 801f274:	6878      	ldr	r0, [r7, #4]
 801f276:	f000 fd25 	bl	801fcc4 <SUBGRF_SendPayload>
            break;
 801f27a:	e05f      	b.n	801f33c <RadioSend+0x160>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 801f27c:	2300      	movs	r3, #0
 801f27e:	60bb      	str	r3, [r7, #8]
 801f280:	f107 030c 	add.w	r3, r7, #12
 801f284:	221f      	movs	r2, #31
 801f286:	2100      	movs	r1, #0
 801f288:	4618      	mov	r0, r3
 801f28a:	f002 ff53 	bl	8022134 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 801f28e:	78fa      	ldrb	r2, [r7, #3]
 801f290:	f107 0308 	add.w	r3, r7, #8
 801f294:	6879      	ldr	r1, [r7, #4]
 801f296:	4618      	mov	r0, r3
 801f298:	f000 fbf1 	bl	801fa7e <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801f29c:	4b2e      	ldr	r3, [pc, #184]	; (801f358 <RadioSend+0x17c>)
 801f29e:	2202      	movs	r2, #2
 801f2a0:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801f2a2:	78fb      	ldrb	r3, [r7, #3]
 801f2a4:	3301      	adds	r3, #1
 801f2a6:	b2da      	uxtb	r2, r3
 801f2a8:	4b2b      	ldr	r3, [pc, #172]	; (801f358 <RadioSend+0x17c>)
 801f2aa:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801f2ac:	482b      	ldr	r0, [pc, #172]	; (801f35c <RadioSend+0x180>)
 801f2ae:	f001 fa0d 	bl	80206cc <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801f2b2:	4b29      	ldr	r3, [pc, #164]	; (801f358 <RadioSend+0x17c>)
 801f2b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801f2b6:	2b64      	cmp	r3, #100	; 0x64
 801f2b8:	d110      	bne.n	801f2dc <RadioSend+0x100>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801f2ba:	2100      	movs	r1, #0
 801f2bc:	20f1      	movs	r0, #241	; 0xf1
 801f2be:	f000 f940 	bl	801f542 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801f2c2:	2100      	movs	r1, #0
 801f2c4:	20f0      	movs	r0, #240	; 0xf0
 801f2c6:	f000 f93c 	bl	801f542 <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 801f2ca:	2170      	movs	r1, #112	; 0x70
 801f2cc:	20f3      	movs	r0, #243	; 0xf3
 801f2ce:	f000 f938 	bl	801f542 <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 801f2d2:	211d      	movs	r1, #29
 801f2d4:	20f2      	movs	r0, #242	; 0xf2
 801f2d6:	f000 f934 	bl	801f542 <RadioWrite>
 801f2da:	e00f      	b.n	801f2fc <RadioSend+0x120>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 801f2dc:	2100      	movs	r1, #0
 801f2de:	20f1      	movs	r0, #241	; 0xf1
 801f2e0:	f000 f92f 	bl	801f542 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801f2e4:	2100      	movs	r1, #0
 801f2e6:	20f0      	movs	r0, #240	; 0xf0
 801f2e8:	f000 f92b 	bl	801f542 <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 801f2ec:	21e1      	movs	r1, #225	; 0xe1
 801f2ee:	20f3      	movs	r0, #243	; 0xf3
 801f2f0:	f000 f927 	bl	801f542 <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 801f2f4:	2104      	movs	r1, #4
 801f2f6:	20f2      	movs	r0, #242	; 0xf2
 801f2f8:	f000 f923 	bl	801f542 <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 801f2fc:	78fb      	ldrb	r3, [r7, #3]
 801f2fe:	b29b      	uxth	r3, r3
 801f300:	00db      	lsls	r3, r3, #3
 801f302:	b29b      	uxth	r3, r3
 801f304:	3302      	adds	r3, #2
 801f306:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801f308:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801f30a:	0a1b      	lsrs	r3, r3, #8
 801f30c:	b29b      	uxth	r3, r3
 801f30e:	b2db      	uxtb	r3, r3
 801f310:	4619      	mov	r1, r3
 801f312:	20f4      	movs	r0, #244	; 0xf4
 801f314:	f000 f915 	bl	801f542 <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 801f318:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801f31a:	b2db      	uxtb	r3, r3
 801f31c:	4619      	mov	r1, r3
 801f31e:	20f5      	movs	r0, #245	; 0xf5
 801f320:	f000 f90f 	bl	801f542 <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 801f324:	78fb      	ldrb	r3, [r7, #3]
 801f326:	3301      	adds	r3, #1
 801f328:	b2d9      	uxtb	r1, r3
 801f32a:	f107 0308 	add.w	r3, r7, #8
 801f32e:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 801f332:	4618      	mov	r0, r3
 801f334:	f000 fcc6 	bl	801fcc4 <SUBGRF_SendPayload>
            break;
 801f338:	e000      	b.n	801f33c <RadioSend+0x160>
        }
        default:
            break;
 801f33a:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801f33c:	4b06      	ldr	r3, [pc, #24]	; (801f358 <RadioSend+0x17c>)
 801f33e:	685b      	ldr	r3, [r3, #4]
 801f340:	4619      	mov	r1, r3
 801f342:	4807      	ldr	r0, [pc, #28]	; (801f360 <RadioSend+0x184>)
 801f344:	f002 fa68 	bl	8021818 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801f348:	4805      	ldr	r0, [pc, #20]	; (801f360 <RadioSend+0x184>)
 801f34a:	f002 f987 	bl	802165c <UTIL_TIMER_Start>
}
 801f34e:	bf00      	nop
 801f350:	3730      	adds	r7, #48	; 0x30
 801f352:	46bd      	mov	sp, r7
 801f354:	bd80      	pop	{r7, pc}
 801f356:	bf00      	nop
 801f358:	200025dc 	.word	0x200025dc
 801f35c:	200025ea 	.word	0x200025ea
 801f360:	20002634 	.word	0x20002634

0801f364 <RadioSleep>:

static void RadioSleep( void )
{
 801f364:	b580      	push	{r7, lr}
 801f366:	b082      	sub	sp, #8
 801f368:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801f36a:	2300      	movs	r3, #0
 801f36c:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801f36e:	793b      	ldrb	r3, [r7, #4]
 801f370:	f043 0304 	orr.w	r3, r3, #4
 801f374:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801f376:	7938      	ldrb	r0, [r7, #4]
 801f378:	f000 fd80 	bl	801fe7c <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801f37c:	2002      	movs	r0, #2
 801f37e:	f7f3 fbfc 	bl	8012b7a <HAL_Delay>
}
 801f382:	bf00      	nop
 801f384:	3708      	adds	r7, #8
 801f386:	46bd      	mov	sp, r7
 801f388:	bd80      	pop	{r7, pc}

0801f38a <RadioDeepSleep>:

static void RadioDeepSleep( void )
{
 801f38a:	b580      	push	{r7, lr}
 801f38c:	b082      	sub	sp, #8
 801f38e:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801f390:	2300      	movs	r3, #0
 801f392:	713b      	strb	r3, [r7, #4]

    SUBGRF_SetSleep( params );
 801f394:	7938      	ldrb	r0, [r7, #4]
 801f396:	f000 fd71 	bl	801fe7c <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801f39a:	2002      	movs	r0, #2
 801f39c:	f7f3 fbed 	bl	8012b7a <HAL_Delay>
}
 801f3a0:	bf00      	nop
 801f3a2:	3708      	adds	r7, #8
 801f3a4:	46bd      	mov	sp, r7
 801f3a6:	bd80      	pop	{r7, pc}

0801f3a8 <RadioStandby>:

static void RadioStandby( void )
{
 801f3a8:	b580      	push	{r7, lr}
 801f3aa:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801f3ac:	2000      	movs	r0, #0
 801f3ae:	f000 fd99 	bl	801fee4 <SUBGRF_SetStandby>
}
 801f3b2:	bf00      	nop
 801f3b4:	bd80      	pop	{r7, pc}
	...

0801f3b8 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801f3b8:	b580      	push	{r7, lr}
 801f3ba:	b082      	sub	sp, #8
 801f3bc:	af00      	add	r7, sp, #0
 801f3be:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801f3c0:	2300      	movs	r3, #0
 801f3c2:	2200      	movs	r2, #0
 801f3c4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801f3c8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801f3cc:	f000 ff7c 	bl	80202c8 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801f3d0:	687b      	ldr	r3, [r7, #4]
 801f3d2:	2b00      	cmp	r3, #0
 801f3d4:	d006      	beq.n	801f3e4 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801f3d6:	6879      	ldr	r1, [r7, #4]
 801f3d8:	480f      	ldr	r0, [pc, #60]	; (801f418 <RadioRx+0x60>)
 801f3da:	f002 fa1d 	bl	8021818 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801f3de:	480e      	ldr	r0, [pc, #56]	; (801f418 <RadioRx+0x60>)
 801f3e0:	f002 f93c 	bl	802165c <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801f3e4:	4b0d      	ldr	r3, [pc, #52]	; (801f41c <RadioRx+0x64>)
 801f3e6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801f3ea:	2100      	movs	r1, #0
 801f3ec:	4618      	mov	r0, r3
 801f3ee:	f001 fb3d 	bl	8020a6c <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 801f3f2:	4b0a      	ldr	r3, [pc, #40]	; (801f41c <RadioRx+0x64>)
 801f3f4:	785b      	ldrb	r3, [r3, #1]
 801f3f6:	2b00      	cmp	r3, #0
 801f3f8:	d004      	beq.n	801f404 <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801f3fa:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801f3fe:	f000 fdb1 	bl	801ff64 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801f402:	e005      	b.n	801f410 <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801f404:	4b05      	ldr	r3, [pc, #20]	; (801f41c <RadioRx+0x64>)
 801f406:	689b      	ldr	r3, [r3, #8]
 801f408:	019b      	lsls	r3, r3, #6
 801f40a:	4618      	mov	r0, r3
 801f40c:	f000 fdaa 	bl	801ff64 <SUBGRF_SetRx>
}
 801f410:	bf00      	nop
 801f412:	3708      	adds	r7, #8
 801f414:	46bd      	mov	sp, r7
 801f416:	bd80      	pop	{r7, pc}
 801f418:	2000264c 	.word	0x2000264c
 801f41c:	200025dc 	.word	0x200025dc

0801f420 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801f420:	b580      	push	{r7, lr}
 801f422:	b082      	sub	sp, #8
 801f424:	af00      	add	r7, sp, #0
 801f426:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801f428:	2300      	movs	r3, #0
 801f42a:	2200      	movs	r2, #0
 801f42c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801f430:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801f434:	f000 ff48 	bl	80202c8 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801f438:	687b      	ldr	r3, [r7, #4]
 801f43a:	2b00      	cmp	r3, #0
 801f43c:	d006      	beq.n	801f44c <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 801f43e:	6879      	ldr	r1, [r7, #4]
 801f440:	480f      	ldr	r0, [pc, #60]	; (801f480 <RadioRxBoosted+0x60>)
 801f442:	f002 f9e9 	bl	8021818 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 801f446:	480e      	ldr	r0, [pc, #56]	; (801f480 <RadioRxBoosted+0x60>)
 801f448:	f002 f908 	bl	802165c <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801f44c:	4b0d      	ldr	r3, [pc, #52]	; (801f484 <RadioRxBoosted+0x64>)
 801f44e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801f452:	2100      	movs	r1, #0
 801f454:	4618      	mov	r0, r3
 801f456:	f001 fb09 	bl	8020a6c <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 801f45a:	4b0a      	ldr	r3, [pc, #40]	; (801f484 <RadioRxBoosted+0x64>)
 801f45c:	785b      	ldrb	r3, [r3, #1]
 801f45e:	2b00      	cmp	r3, #0
 801f460:	d004      	beq.n	801f46c <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801f462:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801f466:	f000 fd9f 	bl	801ffa8 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801f46a:	e005      	b.n	801f478 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801f46c:	4b05      	ldr	r3, [pc, #20]	; (801f484 <RadioRxBoosted+0x64>)
 801f46e:	689b      	ldr	r3, [r3, #8]
 801f470:	019b      	lsls	r3, r3, #6
 801f472:	4618      	mov	r0, r3
 801f474:	f000 fd98 	bl	801ffa8 <SUBGRF_SetRxBoosted>
}
 801f478:	bf00      	nop
 801f47a:	3708      	adds	r7, #8
 801f47c:	46bd      	mov	sp, r7
 801f47e:	bd80      	pop	{r7, pc}
 801f480:	2000264c 	.word	0x2000264c
 801f484:	200025dc 	.word	0x200025dc

0801f488 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801f488:	b580      	push	{r7, lr}
 801f48a:	b082      	sub	sp, #8
 801f48c:	af00      	add	r7, sp, #0
 801f48e:	6078      	str	r0, [r7, #4]
 801f490:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 801f492:	4b07      	ldr	r3, [pc, #28]	; (801f4b0 <RadioSetRxDutyCycle+0x28>)
 801f494:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801f498:	2100      	movs	r1, #0
 801f49a:	4618      	mov	r0, r3
 801f49c:	f001 fae6 	bl	8020a6c <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801f4a0:	6839      	ldr	r1, [r7, #0]
 801f4a2:	6878      	ldr	r0, [r7, #4]
 801f4a4:	f000 fda6 	bl	801fff4 <SUBGRF_SetRxDutyCycle>
}
 801f4a8:	bf00      	nop
 801f4aa:	3708      	adds	r7, #8
 801f4ac:	46bd      	mov	sp, r7
 801f4ae:	bd80      	pop	{r7, pc}
 801f4b0:	200025dc 	.word	0x200025dc

0801f4b4 <RadioStartCad>:

static void RadioStartCad( void )
{
 801f4b4:	b580      	push	{r7, lr}
 801f4b6:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801f4b8:	2300      	movs	r3, #0
 801f4ba:	2200      	movs	r2, #0
 801f4bc:	f44f 71c0 	mov.w	r1, #384	; 0x180
 801f4c0:	f44f 70c0 	mov.w	r0, #384	; 0x180
 801f4c4:	f000 ff00 	bl	80202c8 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 801f4c8:	f000 fdc2 	bl	8020050 <SUBGRF_SetCad>
}
 801f4cc:	bf00      	nop
 801f4ce:	bd80      	pop	{r7, pc}

0801f4d0 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801f4d0:	b580      	push	{r7, lr}
 801f4d2:	b084      	sub	sp, #16
 801f4d4:	af00      	add	r7, sp, #0
 801f4d6:	6078      	str	r0, [r7, #4]
 801f4d8:	460b      	mov	r3, r1
 801f4da:	70fb      	strb	r3, [r7, #3]
 801f4dc:	4613      	mov	r3, r2
 801f4de:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 801f4e0:	883b      	ldrh	r3, [r7, #0]
 801f4e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801f4e6:	fb02 f303 	mul.w	r3, r2, r3
 801f4ea:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801f4ec:	6878      	ldr	r0, [r7, #4]
 801f4ee:	f000 ff4b 	bl	8020388 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801f4f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801f4f6:	4618      	mov	r0, r3
 801f4f8:	f001 fae0 	bl	8020abc <SUBGRF_SetRfTxPower>
 801f4fc:	4603      	mov	r3, r0
 801f4fe:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 801f500:	7afb      	ldrb	r3, [r7, #11]
 801f502:	2101      	movs	r1, #1
 801f504:	4618      	mov	r0, r3
 801f506:	f001 fab1 	bl	8020a6c <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801f50a:	f000 fdb3 	bl	8020074 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801f50e:	68f9      	ldr	r1, [r7, #12]
 801f510:	4804      	ldr	r0, [pc, #16]	; (801f524 <RadioSetTxContinuousWave+0x54>)
 801f512:	f002 f981 	bl	8021818 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801f516:	4803      	ldr	r0, [pc, #12]	; (801f524 <RadioSetTxContinuousWave+0x54>)
 801f518:	f002 f8a0 	bl	802165c <UTIL_TIMER_Start>
}
 801f51c:	bf00      	nop
 801f51e:	3710      	adds	r7, #16
 801f520:	46bd      	mov	sp, r7
 801f522:	bd80      	pop	{r7, pc}
 801f524:	20002634 	.word	0x20002634

0801f528 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801f528:	b580      	push	{r7, lr}
 801f52a:	b082      	sub	sp, #8
 801f52c:	af00      	add	r7, sp, #0
 801f52e:	4603      	mov	r3, r0
 801f530:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801f532:	f001 f985 	bl	8020840 <SUBGRF_GetRssiInst>
 801f536:	4603      	mov	r3, r0
 801f538:	b21b      	sxth	r3, r3
}
 801f53a:	4618      	mov	r0, r3
 801f53c:	3708      	adds	r7, #8
 801f53e:	46bd      	mov	sp, r7
 801f540:	bd80      	pop	{r7, pc}

0801f542 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801f542:	b580      	push	{r7, lr}
 801f544:	b082      	sub	sp, #8
 801f546:	af00      	add	r7, sp, #0
 801f548:	4603      	mov	r3, r0
 801f54a:	460a      	mov	r2, r1
 801f54c:	80fb      	strh	r3, [r7, #6]
 801f54e:	4613      	mov	r3, r2
 801f550:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 801f552:	797a      	ldrb	r2, [r7, #5]
 801f554:	88fb      	ldrh	r3, [r7, #6]
 801f556:	4611      	mov	r1, r2
 801f558:	4618      	mov	r0, r3
 801f55a:	f001 fa0b 	bl	8020974 <SUBGRF_WriteRegister>
}
 801f55e:	bf00      	nop
 801f560:	3708      	adds	r7, #8
 801f562:	46bd      	mov	sp, r7
 801f564:	bd80      	pop	{r7, pc}

0801f566 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801f566:	b580      	push	{r7, lr}
 801f568:	b082      	sub	sp, #8
 801f56a:	af00      	add	r7, sp, #0
 801f56c:	4603      	mov	r3, r0
 801f56e:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 801f570:	88fb      	ldrh	r3, [r7, #6]
 801f572:	4618      	mov	r0, r3
 801f574:	f001 fa12 	bl	802099c <SUBGRF_ReadRegister>
 801f578:	4603      	mov	r3, r0
}
 801f57a:	4618      	mov	r0, r3
 801f57c:	3708      	adds	r7, #8
 801f57e:	46bd      	mov	sp, r7
 801f580:	bd80      	pop	{r7, pc}

0801f582 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801f582:	b580      	push	{r7, lr}
 801f584:	b082      	sub	sp, #8
 801f586:	af00      	add	r7, sp, #0
 801f588:	4603      	mov	r3, r0
 801f58a:	6039      	str	r1, [r7, #0]
 801f58c:	80fb      	strh	r3, [r7, #6]
 801f58e:	4613      	mov	r3, r2
 801f590:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801f592:	797b      	ldrb	r3, [r7, #5]
 801f594:	b29a      	uxth	r2, r3
 801f596:	88fb      	ldrh	r3, [r7, #6]
 801f598:	6839      	ldr	r1, [r7, #0]
 801f59a:	4618      	mov	r0, r3
 801f59c:	f001 fa12 	bl	80209c4 <SUBGRF_WriteRegisters>
}
 801f5a0:	bf00      	nop
 801f5a2:	3708      	adds	r7, #8
 801f5a4:	46bd      	mov	sp, r7
 801f5a6:	bd80      	pop	{r7, pc}

0801f5a8 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801f5a8:	b580      	push	{r7, lr}
 801f5aa:	b082      	sub	sp, #8
 801f5ac:	af00      	add	r7, sp, #0
 801f5ae:	4603      	mov	r3, r0
 801f5b0:	6039      	str	r1, [r7, #0]
 801f5b2:	80fb      	strh	r3, [r7, #6]
 801f5b4:	4613      	mov	r3, r2
 801f5b6:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801f5b8:	797b      	ldrb	r3, [r7, #5]
 801f5ba:	b29a      	uxth	r2, r3
 801f5bc:	88fb      	ldrh	r3, [r7, #6]
 801f5be:	6839      	ldr	r1, [r7, #0]
 801f5c0:	4618      	mov	r0, r3
 801f5c2:	f001 fa13 	bl	80209ec <SUBGRF_ReadRegisters>
}
 801f5c6:	bf00      	nop
 801f5c8:	3708      	adds	r7, #8
 801f5ca:	46bd      	mov	sp, r7
 801f5cc:	bd80      	pop	{r7, pc}
	...

0801f5d0 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801f5d0:	b580      	push	{r7, lr}
 801f5d2:	b082      	sub	sp, #8
 801f5d4:	af00      	add	r7, sp, #0
 801f5d6:	4603      	mov	r3, r0
 801f5d8:	460a      	mov	r2, r1
 801f5da:	71fb      	strb	r3, [r7, #7]
 801f5dc:	4613      	mov	r3, r2
 801f5de:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801f5e0:	79fb      	ldrb	r3, [r7, #7]
 801f5e2:	2b01      	cmp	r3, #1
 801f5e4:	d10a      	bne.n	801f5fc <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801f5e6:	4a0e      	ldr	r2, [pc, #56]	; (801f620 <RadioSetMaxPayloadLength+0x50>)
 801f5e8:	79bb      	ldrb	r3, [r7, #6]
 801f5ea:	7013      	strb	r3, [r2, #0]
 801f5ec:	4b0c      	ldr	r3, [pc, #48]	; (801f620 <RadioSetMaxPayloadLength+0x50>)
 801f5ee:	781a      	ldrb	r2, [r3, #0]
 801f5f0:	4b0c      	ldr	r3, [pc, #48]	; (801f624 <RadioSetMaxPayloadLength+0x54>)
 801f5f2:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801f5f4:	480c      	ldr	r0, [pc, #48]	; (801f628 <RadioSetMaxPayloadLength+0x58>)
 801f5f6:	f001 f869 	bl	80206cc <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801f5fa:	e00d      	b.n	801f618 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801f5fc:	4b09      	ldr	r3, [pc, #36]	; (801f624 <RadioSetMaxPayloadLength+0x54>)
 801f5fe:	7d5b      	ldrb	r3, [r3, #21]
 801f600:	2b01      	cmp	r3, #1
 801f602:	d109      	bne.n	801f618 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801f604:	4a06      	ldr	r2, [pc, #24]	; (801f620 <RadioSetMaxPayloadLength+0x50>)
 801f606:	79bb      	ldrb	r3, [r7, #6]
 801f608:	7013      	strb	r3, [r2, #0]
 801f60a:	4b05      	ldr	r3, [pc, #20]	; (801f620 <RadioSetMaxPayloadLength+0x50>)
 801f60c:	781a      	ldrb	r2, [r3, #0]
 801f60e:	4b05      	ldr	r3, [pc, #20]	; (801f624 <RadioSetMaxPayloadLength+0x54>)
 801f610:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801f612:	4805      	ldr	r0, [pc, #20]	; (801f628 <RadioSetMaxPayloadLength+0x58>)
 801f614:	f001 f85a 	bl	80206cc <SUBGRF_SetPacketParams>
}
 801f618:	bf00      	nop
 801f61a:	3708      	adds	r7, #8
 801f61c:	46bd      	mov	sp, r7
 801f61e:	bd80      	pop	{r7, pc}
 801f620:	20000079 	.word	0x20000079
 801f624:	200025dc 	.word	0x200025dc
 801f628:	200025ea 	.word	0x200025ea

0801f62c <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801f62c:	b580      	push	{r7, lr}
 801f62e:	b082      	sub	sp, #8
 801f630:	af00      	add	r7, sp, #0
 801f632:	4603      	mov	r3, r0
 801f634:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801f636:	4a13      	ldr	r2, [pc, #76]	; (801f684 <RadioSetPublicNetwork+0x58>)
 801f638:	79fb      	ldrb	r3, [r7, #7]
 801f63a:	7313      	strb	r3, [r2, #12]
 801f63c:	4b11      	ldr	r3, [pc, #68]	; (801f684 <RadioSetPublicNetwork+0x58>)
 801f63e:	7b1a      	ldrb	r2, [r3, #12]
 801f640:	4b10      	ldr	r3, [pc, #64]	; (801f684 <RadioSetPublicNetwork+0x58>)
 801f642:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801f644:	2001      	movs	r0, #1
 801f646:	f7ff f86b 	bl	801e720 <RadioSetModem>
    if( enable == true )
 801f64a:	79fb      	ldrb	r3, [r7, #7]
 801f64c:	2b00      	cmp	r3, #0
 801f64e:	d00a      	beq.n	801f666 <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801f650:	2134      	movs	r1, #52	; 0x34
 801f652:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801f656:	f001 f98d 	bl	8020974 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801f65a:	2144      	movs	r1, #68	; 0x44
 801f65c:	f240 7041 	movw	r0, #1857	; 0x741
 801f660:	f001 f988 	bl	8020974 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801f664:	e009      	b.n	801f67a <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801f666:	2114      	movs	r1, #20
 801f668:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801f66c:	f001 f982 	bl	8020974 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801f670:	2124      	movs	r1, #36	; 0x24
 801f672:	f240 7041 	movw	r0, #1857	; 0x741
 801f676:	f001 f97d 	bl	8020974 <SUBGRF_WriteRegister>
}
 801f67a:	bf00      	nop
 801f67c:	3708      	adds	r7, #8
 801f67e:	46bd      	mov	sp, r7
 801f680:	bd80      	pop	{r7, pc}
 801f682:	bf00      	nop
 801f684:	200025dc 	.word	0x200025dc

0801f688 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801f688:	b580      	push	{r7, lr}
 801f68a:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801f68c:	f001 fa4a 	bl	8020b24 <SUBGRF_GetRadioWakeUpTime>
 801f690:	4603      	mov	r3, r0
 801f692:	3303      	adds	r3, #3
}
 801f694:	4618      	mov	r0, r3
 801f696:	bd80      	pop	{r7, pc}

0801f698 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 801f698:	b580      	push	{r7, lr}
 801f69a:	b082      	sub	sp, #8
 801f69c:	af00      	add	r7, sp, #0
 801f69e:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801f6a0:	4b08      	ldr	r3, [pc, #32]	; (801f6c4 <RadioOnTxTimeoutIrq+0x2c>)
 801f6a2:	681b      	ldr	r3, [r3, #0]
 801f6a4:	2b00      	cmp	r3, #0
 801f6a6:	d008      	beq.n	801f6ba <RadioOnTxTimeoutIrq+0x22>
 801f6a8:	4b06      	ldr	r3, [pc, #24]	; (801f6c4 <RadioOnTxTimeoutIrq+0x2c>)
 801f6aa:	681b      	ldr	r3, [r3, #0]
 801f6ac:	685b      	ldr	r3, [r3, #4]
 801f6ae:	2b00      	cmp	r3, #0
 801f6b0:	d003      	beq.n	801f6ba <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 801f6b2:	4b04      	ldr	r3, [pc, #16]	; (801f6c4 <RadioOnTxTimeoutIrq+0x2c>)
 801f6b4:	681b      	ldr	r3, [r3, #0]
 801f6b6:	685b      	ldr	r3, [r3, #4]
 801f6b8:	4798      	blx	r3
    }
}
 801f6ba:	bf00      	nop
 801f6bc:	3708      	adds	r7, #8
 801f6be:	46bd      	mov	sp, r7
 801f6c0:	bd80      	pop	{r7, pc}
 801f6c2:	bf00      	nop
 801f6c4:	20001358 	.word	0x20001358

0801f6c8 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 801f6c8:	b580      	push	{r7, lr}
 801f6ca:	b082      	sub	sp, #8
 801f6cc:	af00      	add	r7, sp, #0
 801f6ce:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801f6d0:	4b08      	ldr	r3, [pc, #32]	; (801f6f4 <RadioOnRxTimeoutIrq+0x2c>)
 801f6d2:	681b      	ldr	r3, [r3, #0]
 801f6d4:	2b00      	cmp	r3, #0
 801f6d6:	d008      	beq.n	801f6ea <RadioOnRxTimeoutIrq+0x22>
 801f6d8:	4b06      	ldr	r3, [pc, #24]	; (801f6f4 <RadioOnRxTimeoutIrq+0x2c>)
 801f6da:	681b      	ldr	r3, [r3, #0]
 801f6dc:	68db      	ldr	r3, [r3, #12]
 801f6de:	2b00      	cmp	r3, #0
 801f6e0:	d003      	beq.n	801f6ea <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 801f6e2:	4b04      	ldr	r3, [pc, #16]	; (801f6f4 <RadioOnRxTimeoutIrq+0x2c>)
 801f6e4:	681b      	ldr	r3, [r3, #0]
 801f6e6:	68db      	ldr	r3, [r3, #12]
 801f6e8:	4798      	blx	r3
    }
}
 801f6ea:	bf00      	nop
 801f6ec:	3708      	adds	r7, #8
 801f6ee:	46bd      	mov	sp, r7
 801f6f0:	bd80      	pop	{r7, pc}
 801f6f2:	bf00      	nop
 801f6f4:	20001358 	.word	0x20001358

0801f6f8 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801f6f8:	b580      	push	{r7, lr}
 801f6fa:	b082      	sub	sp, #8
 801f6fc:	af00      	add	r7, sp, #0
 801f6fe:	4603      	mov	r3, r0
 801f700:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 801f702:	4a05      	ldr	r2, [pc, #20]	; (801f718 <RadioOnDioIrq+0x20>)
 801f704:	88fb      	ldrh	r3, [r7, #6]
 801f706:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 801f70a:	f000 f807 	bl	801f71c <RadioIrqProcess>
}
 801f70e:	bf00      	nop
 801f710:	3708      	adds	r7, #8
 801f712:	46bd      	mov	sp, r7
 801f714:	bd80      	pop	{r7, pc}
 801f716:	bf00      	nop
 801f718:	200025dc 	.word	0x200025dc

0801f71c <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801f71c:	b590      	push	{r4, r7, lr}
 801f71e:	b083      	sub	sp, #12
 801f720:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 801f722:	4bb2      	ldr	r3, [pc, #712]	; (801f9ec <RadioIrqProcess+0x2d0>)
 801f724:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 801f728:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801f72c:	f000 8109 	beq.w	801f942 <RadioIrqProcess+0x226>
 801f730:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801f734:	f300 8152 	bgt.w	801f9dc <RadioIrqProcess+0x2c0>
 801f738:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f73c:	f000 80ef 	beq.w	801f91e <RadioIrqProcess+0x202>
 801f740:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801f744:	f300 814a 	bgt.w	801f9dc <RadioIrqProcess+0x2c0>
 801f748:	2b80      	cmp	r3, #128	; 0x80
 801f74a:	f000 80d6 	beq.w	801f8fa <RadioIrqProcess+0x1de>
 801f74e:	2b80      	cmp	r3, #128	; 0x80
 801f750:	f300 8144 	bgt.w	801f9dc <RadioIrqProcess+0x2c0>
 801f754:	2b20      	cmp	r3, #32
 801f756:	dc49      	bgt.n	801f7ec <RadioIrqProcess+0xd0>
 801f758:	2b00      	cmp	r3, #0
 801f75a:	f340 813f 	ble.w	801f9dc <RadioIrqProcess+0x2c0>
 801f75e:	3b01      	subs	r3, #1
 801f760:	2b1f      	cmp	r3, #31
 801f762:	f200 813b 	bhi.w	801f9dc <RadioIrqProcess+0x2c0>
 801f766:	a201      	add	r2, pc, #4	; (adr r2, 801f76c <RadioIrqProcess+0x50>)
 801f768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801f76c:	0801f7f3 	.word	0x0801f7f3
 801f770:	0801f81f 	.word	0x0801f81f
 801f774:	0801f9dd 	.word	0x0801f9dd
 801f778:	0801f9dd 	.word	0x0801f9dd
 801f77c:	0801f9dd 	.word	0x0801f9dd
 801f780:	0801f9dd 	.word	0x0801f9dd
 801f784:	0801f9dd 	.word	0x0801f9dd
 801f788:	0801f9dd 	.word	0x0801f9dd
 801f78c:	0801f9dd 	.word	0x0801f9dd
 801f790:	0801f9dd 	.word	0x0801f9dd
 801f794:	0801f9dd 	.word	0x0801f9dd
 801f798:	0801f9dd 	.word	0x0801f9dd
 801f79c:	0801f9dd 	.word	0x0801f9dd
 801f7a0:	0801f9dd 	.word	0x0801f9dd
 801f7a4:	0801f9dd 	.word	0x0801f9dd
 801f7a8:	0801f9dd 	.word	0x0801f9dd
 801f7ac:	0801f9dd 	.word	0x0801f9dd
 801f7b0:	0801f9dd 	.word	0x0801f9dd
 801f7b4:	0801f9dd 	.word	0x0801f9dd
 801f7b8:	0801f9dd 	.word	0x0801f9dd
 801f7bc:	0801f9dd 	.word	0x0801f9dd
 801f7c0:	0801f9dd 	.word	0x0801f9dd
 801f7c4:	0801f9dd 	.word	0x0801f9dd
 801f7c8:	0801f9dd 	.word	0x0801f9dd
 801f7cc:	0801f9dd 	.word	0x0801f9dd
 801f7d0:	0801f9dd 	.word	0x0801f9dd
 801f7d4:	0801f9dd 	.word	0x0801f9dd
 801f7d8:	0801f9dd 	.word	0x0801f9dd
 801f7dc:	0801f9dd 	.word	0x0801f9dd
 801f7e0:	0801f9dd 	.word	0x0801f9dd
 801f7e4:	0801f9dd 	.word	0x0801f9dd
 801f7e8:	0801f9a7 	.word	0x0801f9a7
 801f7ec:	2b40      	cmp	r3, #64	; 0x40
 801f7ee:	d06c      	beq.n	801f8ca <RadioIrqProcess+0x1ae>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 801f7f0:	e0f4      	b.n	801f9dc <RadioIrqProcess+0x2c0>
    TimerStop( &TxTimeoutTimer );
 801f7f2:	487f      	ldr	r0, [pc, #508]	; (801f9f0 <RadioIrqProcess+0x2d4>)
 801f7f4:	f001 ffa0 	bl	8021738 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 801f7f8:	2000      	movs	r0, #0
 801f7fa:	f000 fb73 	bl	801fee4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801f7fe:	4b7d      	ldr	r3, [pc, #500]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f800:	681b      	ldr	r3, [r3, #0]
 801f802:	2b00      	cmp	r3, #0
 801f804:	f000 80ec 	beq.w	801f9e0 <RadioIrqProcess+0x2c4>
 801f808:	4b7a      	ldr	r3, [pc, #488]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f80a:	681b      	ldr	r3, [r3, #0]
 801f80c:	681b      	ldr	r3, [r3, #0]
 801f80e:	2b00      	cmp	r3, #0
 801f810:	f000 80e6 	beq.w	801f9e0 <RadioIrqProcess+0x2c4>
      RadioEvents->TxDone( );
 801f814:	4b77      	ldr	r3, [pc, #476]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f816:	681b      	ldr	r3, [r3, #0]
 801f818:	681b      	ldr	r3, [r3, #0]
 801f81a:	4798      	blx	r3
    break;
 801f81c:	e0e0      	b.n	801f9e0 <RadioIrqProcess+0x2c4>
    TimerStop( &RxTimeoutTimer );
 801f81e:	4876      	ldr	r0, [pc, #472]	; (801f9f8 <RadioIrqProcess+0x2dc>)
 801f820:	f001 ff8a 	bl	8021738 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801f824:	4b71      	ldr	r3, [pc, #452]	; (801f9ec <RadioIrqProcess+0x2d0>)
 801f826:	785b      	ldrb	r3, [r3, #1]
 801f828:	f083 0301 	eor.w	r3, r3, #1
 801f82c:	b2db      	uxtb	r3, r3
 801f82e:	2b00      	cmp	r3, #0
 801f830:	d014      	beq.n	801f85c <RadioIrqProcess+0x140>
      SUBGRF_SetStandby( STDBY_RC );
 801f832:	2000      	movs	r0, #0
 801f834:	f000 fb56 	bl	801fee4 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 801f838:	2100      	movs	r1, #0
 801f83a:	f640 1002 	movw	r0, #2306	; 0x902
 801f83e:	f001 f899 	bl	8020974 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 801f842:	f640 1044 	movw	r0, #2372	; 0x944
 801f846:	f001 f8a9 	bl	802099c <SUBGRF_ReadRegister>
 801f84a:	4603      	mov	r3, r0
 801f84c:	f043 0302 	orr.w	r3, r3, #2
 801f850:	b2db      	uxtb	r3, r3
 801f852:	4619      	mov	r1, r3
 801f854:	f640 1044 	movw	r0, #2372	; 0x944
 801f858:	f001 f88c 	bl	8020974 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 801f85c:	1dfb      	adds	r3, r7, #7
 801f85e:	22ff      	movs	r2, #255	; 0xff
 801f860:	4619      	mov	r1, r3
 801f862:	4866      	ldr	r0, [pc, #408]	; (801f9fc <RadioIrqProcess+0x2e0>)
 801f864:	f000 fa0c 	bl	801fc80 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 801f868:	4865      	ldr	r0, [pc, #404]	; (801fa00 <RadioIrqProcess+0x2e4>)
 801f86a:	f001 f82f 	bl	80208cc <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801f86e:	4b61      	ldr	r3, [pc, #388]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f870:	681b      	ldr	r3, [r3, #0]
 801f872:	2b00      	cmp	r3, #0
 801f874:	d027      	beq.n	801f8c6 <RadioIrqProcess+0x1aa>
 801f876:	4b5f      	ldr	r3, [pc, #380]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f878:	681b      	ldr	r3, [r3, #0]
 801f87a:	689b      	ldr	r3, [r3, #8]
 801f87c:	2b00      	cmp	r3, #0
 801f87e:	d022      	beq.n	801f8c6 <RadioIrqProcess+0x1aa>
      switch (SubgRf.PacketStatus.packetType)
 801f880:	4b5a      	ldr	r3, [pc, #360]	; (801f9ec <RadioIrqProcess+0x2d0>)
 801f882:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801f886:	2b01      	cmp	r3, #1
 801f888:	d10e      	bne.n	801f8a8 <RadioIrqProcess+0x18c>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 801f88a:	4b5a      	ldr	r3, [pc, #360]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f88c:	681b      	ldr	r3, [r3, #0]
 801f88e:	689c      	ldr	r4, [r3, #8]
 801f890:	79fb      	ldrb	r3, [r7, #7]
 801f892:	b299      	uxth	r1, r3
 801f894:	4b55      	ldr	r3, [pc, #340]	; (801f9ec <RadioIrqProcess+0x2d0>)
 801f896:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 801f89a:	b21a      	sxth	r2, r3
 801f89c:	4b53      	ldr	r3, [pc, #332]	; (801f9ec <RadioIrqProcess+0x2d0>)
 801f89e:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 801f8a2:	4856      	ldr	r0, [pc, #344]	; (801f9fc <RadioIrqProcess+0x2e0>)
 801f8a4:	47a0      	blx	r4
        break;
 801f8a6:	e00f      	b.n	801f8c8 <RadioIrqProcess+0x1ac>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 801f8a8:	4b52      	ldr	r3, [pc, #328]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f8aa:	681b      	ldr	r3, [r3, #0]
 801f8ac:	689c      	ldr	r4, [r3, #8]
 801f8ae:	79fb      	ldrb	r3, [r7, #7]
 801f8b0:	b299      	uxth	r1, r3
 801f8b2:	4b4e      	ldr	r3, [pc, #312]	; (801f9ec <RadioIrqProcess+0x2d0>)
 801f8b4:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 801f8b8:	b21a      	sxth	r2, r3
 801f8ba:	4b4c      	ldr	r3, [pc, #304]	; (801f9ec <RadioIrqProcess+0x2d0>)
 801f8bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801f8be:	b25b      	sxtb	r3, r3
 801f8c0:	484e      	ldr	r0, [pc, #312]	; (801f9fc <RadioIrqProcess+0x2e0>)
 801f8c2:	47a0      	blx	r4
        break;
 801f8c4:	e000      	b.n	801f8c8 <RadioIrqProcess+0x1ac>
    }
 801f8c6:	bf00      	nop
    break;
 801f8c8:	e0a1      	b.n	801fa0e <RadioIrqProcess+0x2f2>
    if( SubgRf.RxContinuous == false )
 801f8ca:	4b48      	ldr	r3, [pc, #288]	; (801f9ec <RadioIrqProcess+0x2d0>)
 801f8cc:	785b      	ldrb	r3, [r3, #1]
 801f8ce:	f083 0301 	eor.w	r3, r3, #1
 801f8d2:	b2db      	uxtb	r3, r3
 801f8d4:	2b00      	cmp	r3, #0
 801f8d6:	d002      	beq.n	801f8de <RadioIrqProcess+0x1c2>
      SUBGRF_SetStandby( STDBY_RC );
 801f8d8:	2000      	movs	r0, #0
 801f8da:	f000 fb03 	bl	801fee4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801f8de:	4b45      	ldr	r3, [pc, #276]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f8e0:	681b      	ldr	r3, [r3, #0]
 801f8e2:	2b00      	cmp	r3, #0
 801f8e4:	d07e      	beq.n	801f9e4 <RadioIrqProcess+0x2c8>
 801f8e6:	4b43      	ldr	r3, [pc, #268]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f8e8:	681b      	ldr	r3, [r3, #0]
 801f8ea:	691b      	ldr	r3, [r3, #16]
 801f8ec:	2b00      	cmp	r3, #0
 801f8ee:	d079      	beq.n	801f9e4 <RadioIrqProcess+0x2c8>
      RadioEvents->RxError( );
 801f8f0:	4b40      	ldr	r3, [pc, #256]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f8f2:	681b      	ldr	r3, [r3, #0]
 801f8f4:	691b      	ldr	r3, [r3, #16]
 801f8f6:	4798      	blx	r3
    break;
 801f8f8:	e074      	b.n	801f9e4 <RadioIrqProcess+0x2c8>
    SUBGRF_SetStandby( STDBY_RC );
 801f8fa:	2000      	movs	r0, #0
 801f8fc:	f000 faf2 	bl	801fee4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801f900:	4b3c      	ldr	r3, [pc, #240]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f902:	681b      	ldr	r3, [r3, #0]
 801f904:	2b00      	cmp	r3, #0
 801f906:	d06f      	beq.n	801f9e8 <RadioIrqProcess+0x2cc>
 801f908:	4b3a      	ldr	r3, [pc, #232]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f90a:	681b      	ldr	r3, [r3, #0]
 801f90c:	699b      	ldr	r3, [r3, #24]
 801f90e:	2b00      	cmp	r3, #0
 801f910:	d06a      	beq.n	801f9e8 <RadioIrqProcess+0x2cc>
      RadioEvents->CadDone( false );
 801f912:	4b38      	ldr	r3, [pc, #224]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f914:	681b      	ldr	r3, [r3, #0]
 801f916:	699b      	ldr	r3, [r3, #24]
 801f918:	2000      	movs	r0, #0
 801f91a:	4798      	blx	r3
    break;
 801f91c:	e064      	b.n	801f9e8 <RadioIrqProcess+0x2cc>
    SUBGRF_SetStandby( STDBY_RC );
 801f91e:	2000      	movs	r0, #0
 801f920:	f000 fae0 	bl	801fee4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801f924:	4b33      	ldr	r3, [pc, #204]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f926:	681b      	ldr	r3, [r3, #0]
 801f928:	2b00      	cmp	r3, #0
 801f92a:	d06b      	beq.n	801fa04 <RadioIrqProcess+0x2e8>
 801f92c:	4b31      	ldr	r3, [pc, #196]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f92e:	681b      	ldr	r3, [r3, #0]
 801f930:	699b      	ldr	r3, [r3, #24]
 801f932:	2b00      	cmp	r3, #0
 801f934:	d066      	beq.n	801fa04 <RadioIrqProcess+0x2e8>
      RadioEvents->CadDone( true );
 801f936:	4b2f      	ldr	r3, [pc, #188]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f938:	681b      	ldr	r3, [r3, #0]
 801f93a:	699b      	ldr	r3, [r3, #24]
 801f93c:	2001      	movs	r0, #1
 801f93e:	4798      	blx	r3
    break;
 801f940:	e060      	b.n	801fa04 <RadioIrqProcess+0x2e8>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801f942:	f000 f983 	bl	801fc4c <SUBGRF_GetOperatingMode>
 801f946:	4603      	mov	r3, r0
 801f948:	2b04      	cmp	r3, #4
 801f94a:	d113      	bne.n	801f974 <RadioIrqProcess+0x258>
      TimerStop( &TxTimeoutTimer );
 801f94c:	4828      	ldr	r0, [pc, #160]	; (801f9f0 <RadioIrqProcess+0x2d4>)
 801f94e:	f001 fef3 	bl	8021738 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801f952:	2000      	movs	r0, #0
 801f954:	f000 fac6 	bl	801fee4 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801f958:	4b26      	ldr	r3, [pc, #152]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f95a:	681b      	ldr	r3, [r3, #0]
 801f95c:	2b00      	cmp	r3, #0
 801f95e:	d053      	beq.n	801fa08 <RadioIrqProcess+0x2ec>
 801f960:	4b24      	ldr	r3, [pc, #144]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f962:	681b      	ldr	r3, [r3, #0]
 801f964:	685b      	ldr	r3, [r3, #4]
 801f966:	2b00      	cmp	r3, #0
 801f968:	d04e      	beq.n	801fa08 <RadioIrqProcess+0x2ec>
        RadioEvents->TxTimeout( );
 801f96a:	4b22      	ldr	r3, [pc, #136]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f96c:	681b      	ldr	r3, [r3, #0]
 801f96e:	685b      	ldr	r3, [r3, #4]
 801f970:	4798      	blx	r3
    break;
 801f972:	e049      	b.n	801fa08 <RadioIrqProcess+0x2ec>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801f974:	f000 f96a 	bl	801fc4c <SUBGRF_GetOperatingMode>
 801f978:	4603      	mov	r3, r0
 801f97a:	2b05      	cmp	r3, #5
 801f97c:	d144      	bne.n	801fa08 <RadioIrqProcess+0x2ec>
      TimerStop( &RxTimeoutTimer );
 801f97e:	481e      	ldr	r0, [pc, #120]	; (801f9f8 <RadioIrqProcess+0x2dc>)
 801f980:	f001 feda 	bl	8021738 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 801f984:	2000      	movs	r0, #0
 801f986:	f000 faad 	bl	801fee4 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801f98a:	4b1a      	ldr	r3, [pc, #104]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f98c:	681b      	ldr	r3, [r3, #0]
 801f98e:	2b00      	cmp	r3, #0
 801f990:	d03a      	beq.n	801fa08 <RadioIrqProcess+0x2ec>
 801f992:	4b18      	ldr	r3, [pc, #96]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f994:	681b      	ldr	r3, [r3, #0]
 801f996:	68db      	ldr	r3, [r3, #12]
 801f998:	2b00      	cmp	r3, #0
 801f99a:	d035      	beq.n	801fa08 <RadioIrqProcess+0x2ec>
        RadioEvents->RxTimeout( );
 801f99c:	4b15      	ldr	r3, [pc, #84]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f99e:	681b      	ldr	r3, [r3, #0]
 801f9a0:	68db      	ldr	r3, [r3, #12]
 801f9a2:	4798      	blx	r3
    break;
 801f9a4:	e030      	b.n	801fa08 <RadioIrqProcess+0x2ec>
    TimerStop( &RxTimeoutTimer );
 801f9a6:	4814      	ldr	r0, [pc, #80]	; (801f9f8 <RadioIrqProcess+0x2dc>)
 801f9a8:	f001 fec6 	bl	8021738 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 801f9ac:	4b0f      	ldr	r3, [pc, #60]	; (801f9ec <RadioIrqProcess+0x2d0>)
 801f9ae:	785b      	ldrb	r3, [r3, #1]
 801f9b0:	f083 0301 	eor.w	r3, r3, #1
 801f9b4:	b2db      	uxtb	r3, r3
 801f9b6:	2b00      	cmp	r3, #0
 801f9b8:	d002      	beq.n	801f9c0 <RadioIrqProcess+0x2a4>
      SUBGRF_SetStandby( STDBY_RC );
 801f9ba:	2000      	movs	r0, #0
 801f9bc:	f000 fa92 	bl	801fee4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801f9c0:	4b0c      	ldr	r3, [pc, #48]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f9c2:	681b      	ldr	r3, [r3, #0]
 801f9c4:	2b00      	cmp	r3, #0
 801f9c6:	d021      	beq.n	801fa0c <RadioIrqProcess+0x2f0>
 801f9c8:	4b0a      	ldr	r3, [pc, #40]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f9ca:	681b      	ldr	r3, [r3, #0]
 801f9cc:	68db      	ldr	r3, [r3, #12]
 801f9ce:	2b00      	cmp	r3, #0
 801f9d0:	d01c      	beq.n	801fa0c <RadioIrqProcess+0x2f0>
      RadioEvents->RxTimeout( );
 801f9d2:	4b08      	ldr	r3, [pc, #32]	; (801f9f4 <RadioIrqProcess+0x2d8>)
 801f9d4:	681b      	ldr	r3, [r3, #0]
 801f9d6:	68db      	ldr	r3, [r3, #12]
 801f9d8:	4798      	blx	r3
    break;
 801f9da:	e017      	b.n	801fa0c <RadioIrqProcess+0x2f0>
    break;
 801f9dc:	bf00      	nop
 801f9de:	e016      	b.n	801fa0e <RadioIrqProcess+0x2f2>
    break;
 801f9e0:	bf00      	nop
 801f9e2:	e014      	b.n	801fa0e <RadioIrqProcess+0x2f2>
    break;
 801f9e4:	bf00      	nop
 801f9e6:	e012      	b.n	801fa0e <RadioIrqProcess+0x2f2>
    break;
 801f9e8:	bf00      	nop
 801f9ea:	e010      	b.n	801fa0e <RadioIrqProcess+0x2f2>
 801f9ec:	200025dc 	.word	0x200025dc
 801f9f0:	20002634 	.word	0x20002634
 801f9f4:	20001358 	.word	0x20001358
 801f9f8:	2000264c 	.word	0x2000264c
 801f9fc:	20001258 	.word	0x20001258
 801fa00:	20002600 	.word	0x20002600
    break;
 801fa04:	bf00      	nop
 801fa06:	e002      	b.n	801fa0e <RadioIrqProcess+0x2f2>
    break;
 801fa08:	bf00      	nop
 801fa0a:	e000      	b.n	801fa0e <RadioIrqProcess+0x2f2>
    break;
 801fa0c:	bf00      	nop

  }
}
 801fa0e:	bf00      	nop
 801fa10:	370c      	adds	r7, #12
 801fa12:	46bd      	mov	sp, r7
 801fa14:	bd90      	pop	{r4, r7, pc}
 801fa16:	bf00      	nop

0801fa18 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 801fa18:	b580      	push	{r7, lr}
 801fa1a:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801fa1c:	4b09      	ldr	r3, [pc, #36]	; (801fa44 <RadioTxPrbs+0x2c>)
 801fa1e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801fa22:	2101      	movs	r1, #1
 801fa24:	4618      	mov	r0, r3
 801fa26:	f001 f821 	bl	8020a6c <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 801fa2a:	4b07      	ldr	r3, [pc, #28]	; (801fa48 <RadioTxPrbs+0x30>)
 801fa2c:	212d      	movs	r1, #45	; 0x2d
 801fa2e:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801fa32:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 801fa34:	f000 fb2a 	bl	802008c <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 801fa38:	4804      	ldr	r0, [pc, #16]	; (801fa4c <RadioTxPrbs+0x34>)
 801fa3a:	f000 fa71 	bl	801ff20 <SUBGRF_SetTx>
}
 801fa3e:	bf00      	nop
 801fa40:	bd80      	pop	{r7, pc}
 801fa42:	bf00      	nop
 801fa44:	200025dc 	.word	0x200025dc
 801fa48:	0801f543 	.word	0x0801f543
 801fa4c:	000fffff 	.word	0x000fffff

0801fa50 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801fa50:	b580      	push	{r7, lr}
 801fa52:	b084      	sub	sp, #16
 801fa54:	af00      	add	r7, sp, #0
 801fa56:	4603      	mov	r3, r0
 801fa58:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801fa5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801fa5e:	4618      	mov	r0, r3
 801fa60:	f001 f82c 	bl	8020abc <SUBGRF_SetRfTxPower>
 801fa64:	4603      	mov	r3, r0
 801fa66:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 801fa68:	7bfb      	ldrb	r3, [r7, #15]
 801fa6a:	2101      	movs	r1, #1
 801fa6c:	4618      	mov	r0, r3
 801fa6e:	f000 fffd 	bl	8020a6c <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 801fa72:	f000 faff 	bl	8020074 <SUBGRF_SetTxContinuousWave>
}
 801fa76:	bf00      	nop
 801fa78:	3710      	adds	r7, #16
 801fa7a:	46bd      	mov	sp, r7
 801fa7c:	bd80      	pop	{r7, pc}

0801fa7e <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 801fa7e:	b480      	push	{r7}
 801fa80:	b089      	sub	sp, #36	; 0x24
 801fa82:	af00      	add	r7, sp, #0
 801fa84:	60f8      	str	r0, [r7, #12]
 801fa86:	60b9      	str	r1, [r7, #8]
 801fa88:	4613      	mov	r3, r2
 801fa8a:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 801fa8c:	2300      	movs	r3, #0
 801fa8e:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 801fa90:	2300      	movs	r3, #0
 801fa92:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 801fa94:	2300      	movs	r3, #0
 801fa96:	61bb      	str	r3, [r7, #24]
 801fa98:	e011      	b.n	801fabe <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 801fa9a:	69bb      	ldr	r3, [r7, #24]
 801fa9c:	68ba      	ldr	r2, [r7, #8]
 801fa9e:	4413      	add	r3, r2
 801faa0:	781a      	ldrb	r2, [r3, #0]
 801faa2:	69bb      	ldr	r3, [r7, #24]
 801faa4:	68b9      	ldr	r1, [r7, #8]
 801faa6:	440b      	add	r3, r1
 801faa8:	43d2      	mvns	r2, r2
 801faaa:	b2d2      	uxtb	r2, r2
 801faac:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 801faae:	69bb      	ldr	r3, [r7, #24]
 801fab0:	68fa      	ldr	r2, [r7, #12]
 801fab2:	4413      	add	r3, r2
 801fab4:	2200      	movs	r2, #0
 801fab6:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 801fab8:	69bb      	ldr	r3, [r7, #24]
 801faba:	3301      	adds	r3, #1
 801fabc:	61bb      	str	r3, [r7, #24]
 801fabe:	79fb      	ldrb	r3, [r7, #7]
 801fac0:	69ba      	ldr	r2, [r7, #24]
 801fac2:	429a      	cmp	r2, r3
 801fac4:	dbe9      	blt.n	801fa9a <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 801fac6:	2300      	movs	r3, #0
 801fac8:	61bb      	str	r3, [r7, #24]
 801faca:	e049      	b.n	801fb60 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 801facc:	69bb      	ldr	r3, [r7, #24]
 801face:	425a      	negs	r2, r3
 801fad0:	f003 0307 	and.w	r3, r3, #7
 801fad4:	f002 0207 	and.w	r2, r2, #7
 801fad8:	bf58      	it	pl
 801fada:	4253      	negpl	r3, r2
 801fadc:	b2db      	uxtb	r3, r3
 801fade:	f1c3 0307 	rsb	r3, r3, #7
 801fae2:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 801fae4:	69bb      	ldr	r3, [r7, #24]
 801fae6:	2b00      	cmp	r3, #0
 801fae8:	da00      	bge.n	801faec <payload_integration+0x6e>
 801faea:	3307      	adds	r3, #7
 801faec:	10db      	asrs	r3, r3, #3
 801faee:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 801faf0:	69bb      	ldr	r3, [r7, #24]
 801faf2:	3301      	adds	r3, #1
 801faf4:	425a      	negs	r2, r3
 801faf6:	f003 0307 	and.w	r3, r3, #7
 801fafa:	f002 0207 	and.w	r2, r2, #7
 801fafe:	bf58      	it	pl
 801fb00:	4253      	negpl	r3, r2
 801fb02:	b2db      	uxtb	r3, r3
 801fb04:	f1c3 0307 	rsb	r3, r3, #7
 801fb08:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 801fb0a:	69bb      	ldr	r3, [r7, #24]
 801fb0c:	3301      	adds	r3, #1
 801fb0e:	2b00      	cmp	r3, #0
 801fb10:	da00      	bge.n	801fb14 <payload_integration+0x96>
 801fb12:	3307      	adds	r3, #7
 801fb14:	10db      	asrs	r3, r3, #3
 801fb16:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 801fb18:	7dbb      	ldrb	r3, [r7, #22]
 801fb1a:	68ba      	ldr	r2, [r7, #8]
 801fb1c:	4413      	add	r3, r2
 801fb1e:	781b      	ldrb	r3, [r3, #0]
 801fb20:	461a      	mov	r2, r3
 801fb22:	7dfb      	ldrb	r3, [r7, #23]
 801fb24:	fa42 f303 	asr.w	r3, r2, r3
 801fb28:	b2db      	uxtb	r3, r3
 801fb2a:	f003 0301 	and.w	r3, r3, #1
 801fb2e:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 801fb30:	7ffa      	ldrb	r2, [r7, #31]
 801fb32:	7cfb      	ldrb	r3, [r7, #19]
 801fb34:	4053      	eors	r3, r2
 801fb36:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 801fb38:	7d3b      	ldrb	r3, [r7, #20]
 801fb3a:	68fa      	ldr	r2, [r7, #12]
 801fb3c:	4413      	add	r3, r2
 801fb3e:	781b      	ldrb	r3, [r3, #0]
 801fb40:	b25a      	sxtb	r2, r3
 801fb42:	7ff9      	ldrb	r1, [r7, #31]
 801fb44:	7d7b      	ldrb	r3, [r7, #21]
 801fb46:	fa01 f303 	lsl.w	r3, r1, r3
 801fb4a:	b25b      	sxtb	r3, r3
 801fb4c:	4313      	orrs	r3, r2
 801fb4e:	b259      	sxtb	r1, r3
 801fb50:	7d3b      	ldrb	r3, [r7, #20]
 801fb52:	68fa      	ldr	r2, [r7, #12]
 801fb54:	4413      	add	r3, r2
 801fb56:	b2ca      	uxtb	r2, r1
 801fb58:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 801fb5a:	69bb      	ldr	r3, [r7, #24]
 801fb5c:	3301      	adds	r3, #1
 801fb5e:	61bb      	str	r3, [r7, #24]
 801fb60:	79fb      	ldrb	r3, [r7, #7]
 801fb62:	00db      	lsls	r3, r3, #3
 801fb64:	69ba      	ldr	r2, [r7, #24]
 801fb66:	429a      	cmp	r2, r3
 801fb68:	dbb0      	blt.n	801facc <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 801fb6a:	7ffb      	ldrb	r3, [r7, #31]
 801fb6c:	01db      	lsls	r3, r3, #7
 801fb6e:	b25a      	sxtb	r2, r3
 801fb70:	7ffb      	ldrb	r3, [r7, #31]
 801fb72:	019b      	lsls	r3, r3, #6
 801fb74:	b25b      	sxtb	r3, r3
 801fb76:	4313      	orrs	r3, r2
 801fb78:	b25b      	sxtb	r3, r3
 801fb7a:	7ffa      	ldrb	r2, [r7, #31]
 801fb7c:	2a00      	cmp	r2, #0
 801fb7e:	d101      	bne.n	801fb84 <payload_integration+0x106>
 801fb80:	2220      	movs	r2, #32
 801fb82:	e000      	b.n	801fb86 <payload_integration+0x108>
 801fb84:	2200      	movs	r2, #0
 801fb86:	4313      	orrs	r3, r2
 801fb88:	b259      	sxtb	r1, r3
 801fb8a:	79fb      	ldrb	r3, [r7, #7]
 801fb8c:	68fa      	ldr	r2, [r7, #12]
 801fb8e:	4413      	add	r3, r2
 801fb90:	b2ca      	uxtb	r2, r1
 801fb92:	701a      	strb	r2, [r3, #0]
}
 801fb94:	bf00      	nop
 801fb96:	3724      	adds	r7, #36	; 0x24
 801fb98:	46bd      	mov	sp, r7
 801fb9a:	bc80      	pop	{r7}
 801fb9c:	4770      	bx	lr
	...

0801fba0 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801fba0:	b580      	push	{r7, lr}
 801fba2:	b084      	sub	sp, #16
 801fba4:	af00      	add	r7, sp, #0
 801fba6:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801fba8:	687b      	ldr	r3, [r7, #4]
 801fbaa:	2b00      	cmp	r3, #0
 801fbac:	d002      	beq.n	801fbb4 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801fbae:	4a1c      	ldr	r2, [pc, #112]	; (801fc20 <SUBGRF_Init+0x80>)
 801fbb0:	687b      	ldr	r3, [r7, #4]
 801fbb2:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801fbb4:	2002      	movs	r0, #2
 801fbb6:	f001 f84d 	bl	8020c54 <Radio_SMPS_Set>

    RADIO_INIT();
 801fbba:	f7f1 fa13 	bl	8010fe4 <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 801fbbe:	4b19      	ldr	r3, [pc, #100]	; (801fc24 <SUBGRF_Init+0x84>)
 801fbc0:	2200      	movs	r2, #0
 801fbc2:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801fbc4:	2000      	movs	r0, #0
 801fbc6:	f000 f98d 	bl	801fee4 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801fbca:	f7f1 fe45 	bl	8011858 <RBI_IsTCXO>
 801fbce:	4603      	mov	r3, r0
 801fbd0:	2b01      	cmp	r3, #1
 801fbd2:	d112      	bne.n	801fbfa <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 801fbd4:	f7f1 fe39 	bl	801184a <RBI_GetWakeUpTime>
 801fbd8:	4603      	mov	r3, r0
 801fbda:	019b      	lsls	r3, r3, #6
 801fbdc:	4619      	mov	r1, r3
 801fbde:	2006      	movs	r0, #6
 801fbe0:	f000 fbae 	bl	8020340 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801fbe4:	2100      	movs	r1, #0
 801fbe6:	f640 1011 	movw	r0, #2321	; 0x911
 801fbea:	f000 fec3 	bl	8020974 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801fbee:	237f      	movs	r3, #127	; 0x7f
 801fbf0:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801fbf2:	7b38      	ldrb	r0, [r7, #12]
 801fbf4:	f000 fab4 	bl	8020160 <SUBGRF_Calibrate>
 801fbf8:	e009      	b.n	801fc0e <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801fbfa:	2120      	movs	r1, #32
 801fbfc:	f640 1011 	movw	r0, #2321	; 0x911
 801fc00:	f000 feb8 	bl	8020974 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801fc04:	2120      	movs	r1, #32
 801fc06:	f640 1012 	movw	r0, #2322	; 0x912
 801fc0a:	f000 feb3 	bl	8020974 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 801fc0e:	f7f1 fd43 	bl	8011698 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801fc12:	4b05      	ldr	r3, [pc, #20]	; (801fc28 <SUBGRF_Init+0x88>)
 801fc14:	2201      	movs	r2, #1
 801fc16:	701a      	strb	r2, [r3, #0]
}
 801fc18:	bf00      	nop
 801fc1a:	3710      	adds	r7, #16
 801fc1c:	46bd      	mov	sp, r7
 801fc1e:	bd80      	pop	{r7, pc}
 801fc20:	20001368 	.word	0x20001368
 801fc24:	20001364 	.word	0x20001364
 801fc28:	2000135c 	.word	0x2000135c

0801fc2c <SUBGRF_DeInit>:

// 2021-09-22 Ray - amazingly nobody seems to have done a DeInit,
// so it's up to us.
void SUBGRF_DeInit( )
{
 801fc2c:	b580      	push	{r7, lr}
 801fc2e:	b082      	sub	sp, #8
 801fc30:	af00      	add	r7, sp, #0

    SleepParams_t params = { 0 };
 801fc32:	2300      	movs	r3, #0
 801fc34:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801fc36:	7938      	ldrb	r0, [r7, #4]
 801fc38:	f000 f920 	bl	801fe7c <SUBGRF_SetSleep>
    RADIO_DEINIT();
 801fc3c:	f7f1 f9ec 	bl	8011018 <MX_SUBGHZ_DeInit>
    RBI_DeInit();
 801fc40:	f7f1 fd70 	bl	8011724 <RBI_DeInit>

}
 801fc44:	bf00      	nop
 801fc46:	3708      	adds	r7, #8
 801fc48:	46bd      	mov	sp, r7
 801fc4a:	bd80      	pop	{r7, pc}

0801fc4c <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801fc4c:	b480      	push	{r7}
 801fc4e:	af00      	add	r7, sp, #0
    return OperatingMode;
 801fc50:	4b02      	ldr	r3, [pc, #8]	; (801fc5c <SUBGRF_GetOperatingMode+0x10>)
 801fc52:	781b      	ldrb	r3, [r3, #0]
}
 801fc54:	4618      	mov	r0, r3
 801fc56:	46bd      	mov	sp, r7
 801fc58:	bc80      	pop	{r7}
 801fc5a:	4770      	bx	lr
 801fc5c:	2000135c 	.word	0x2000135c

0801fc60 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801fc60:	b580      	push	{r7, lr}
 801fc62:	b082      	sub	sp, #8
 801fc64:	af00      	add	r7, sp, #0
 801fc66:	6078      	str	r0, [r7, #4]
 801fc68:	460b      	mov	r3, r1
 801fc6a:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801fc6c:	78fb      	ldrb	r3, [r7, #3]
 801fc6e:	461a      	mov	r2, r3
 801fc70:	6879      	ldr	r1, [r7, #4]
 801fc72:	2000      	movs	r0, #0
 801fc74:	f000 fece 	bl	8020a14 <SUBGRF_WriteBuffer>
}
 801fc78:	bf00      	nop
 801fc7a:	3708      	adds	r7, #8
 801fc7c:	46bd      	mov	sp, r7
 801fc7e:	bd80      	pop	{r7, pc}

0801fc80 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801fc80:	b580      	push	{r7, lr}
 801fc82:	b086      	sub	sp, #24
 801fc84:	af00      	add	r7, sp, #0
 801fc86:	60f8      	str	r0, [r7, #12]
 801fc88:	60b9      	str	r1, [r7, #8]
 801fc8a:	4613      	mov	r3, r2
 801fc8c:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801fc8e:	2300      	movs	r3, #0
 801fc90:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801fc92:	f107 0317 	add.w	r3, r7, #23
 801fc96:	4619      	mov	r1, r3
 801fc98:	68b8      	ldr	r0, [r7, #8]
 801fc9a:	f000 fde9 	bl	8020870 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801fc9e:	68bb      	ldr	r3, [r7, #8]
 801fca0:	781b      	ldrb	r3, [r3, #0]
 801fca2:	79fa      	ldrb	r2, [r7, #7]
 801fca4:	429a      	cmp	r2, r3
 801fca6:	d201      	bcs.n	801fcac <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801fca8:	2301      	movs	r3, #1
 801fcaa:	e007      	b.n	801fcbc <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801fcac:	7df8      	ldrb	r0, [r7, #23]
 801fcae:	68bb      	ldr	r3, [r7, #8]
 801fcb0:	781b      	ldrb	r3, [r3, #0]
 801fcb2:	461a      	mov	r2, r3
 801fcb4:	68f9      	ldr	r1, [r7, #12]
 801fcb6:	f000 fec3 	bl	8020a40 <SUBGRF_ReadBuffer>
    return 0;
 801fcba:	2300      	movs	r3, #0
}
 801fcbc:	4618      	mov	r0, r3
 801fcbe:	3718      	adds	r7, #24
 801fcc0:	46bd      	mov	sp, r7
 801fcc2:	bd80      	pop	{r7, pc}

0801fcc4 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801fcc4:	b580      	push	{r7, lr}
 801fcc6:	b084      	sub	sp, #16
 801fcc8:	af00      	add	r7, sp, #0
 801fcca:	60f8      	str	r0, [r7, #12]
 801fccc:	460b      	mov	r3, r1
 801fcce:	607a      	str	r2, [r7, #4]
 801fcd0:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801fcd2:	7afb      	ldrb	r3, [r7, #11]
 801fcd4:	4619      	mov	r1, r3
 801fcd6:	68f8      	ldr	r0, [r7, #12]
 801fcd8:	f7ff ffc2 	bl	801fc60 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801fcdc:	6878      	ldr	r0, [r7, #4]
 801fcde:	f000 f91f 	bl	801ff20 <SUBGRF_SetTx>
}
 801fce2:	bf00      	nop
 801fce4:	3710      	adds	r7, #16
 801fce6:	46bd      	mov	sp, r7
 801fce8:	bd80      	pop	{r7, pc}

0801fcea <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801fcea:	b580      	push	{r7, lr}
 801fcec:	b082      	sub	sp, #8
 801fcee:	af00      	add	r7, sp, #0
 801fcf0:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801fcf2:	2208      	movs	r2, #8
 801fcf4:	6879      	ldr	r1, [r7, #4]
 801fcf6:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801fcfa:	f000 fe63 	bl	80209c4 <SUBGRF_WriteRegisters>
    return 0;
 801fcfe:	2300      	movs	r3, #0
}
 801fd00:	4618      	mov	r0, r3
 801fd02:	3708      	adds	r7, #8
 801fd04:	46bd      	mov	sp, r7
 801fd06:	bd80      	pop	{r7, pc}

0801fd08 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801fd08:	b580      	push	{r7, lr}
 801fd0a:	b084      	sub	sp, #16
 801fd0c:	af00      	add	r7, sp, #0
 801fd0e:	4603      	mov	r3, r0
 801fd10:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801fd12:	88fb      	ldrh	r3, [r7, #6]
 801fd14:	0a1b      	lsrs	r3, r3, #8
 801fd16:	b29b      	uxth	r3, r3
 801fd18:	b2db      	uxtb	r3, r3
 801fd1a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801fd1c:	88fb      	ldrh	r3, [r7, #6]
 801fd1e:	b2db      	uxtb	r3, r3
 801fd20:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801fd22:	f000 fb93 	bl	802044c <SUBGRF_GetPacketType>
 801fd26:	4603      	mov	r3, r0
 801fd28:	2b00      	cmp	r3, #0
 801fd2a:	d108      	bne.n	801fd3e <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801fd2c:	f107 030c 	add.w	r3, r7, #12
 801fd30:	2202      	movs	r2, #2
 801fd32:	4619      	mov	r1, r3
 801fd34:	f240 60bc 	movw	r0, #1724	; 0x6bc
 801fd38:	f000 fe44 	bl	80209c4 <SUBGRF_WriteRegisters>
            break;
 801fd3c:	e000      	b.n	801fd40 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801fd3e:	bf00      	nop
    }
}
 801fd40:	bf00      	nop
 801fd42:	3710      	adds	r7, #16
 801fd44:	46bd      	mov	sp, r7
 801fd46:	bd80      	pop	{r7, pc}

0801fd48 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801fd48:	b580      	push	{r7, lr}
 801fd4a:	b084      	sub	sp, #16
 801fd4c:	af00      	add	r7, sp, #0
 801fd4e:	4603      	mov	r3, r0
 801fd50:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801fd52:	88fb      	ldrh	r3, [r7, #6]
 801fd54:	0a1b      	lsrs	r3, r3, #8
 801fd56:	b29b      	uxth	r3, r3
 801fd58:	b2db      	uxtb	r3, r3
 801fd5a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801fd5c:	88fb      	ldrh	r3, [r7, #6]
 801fd5e:	b2db      	uxtb	r3, r3
 801fd60:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801fd62:	f000 fb73 	bl	802044c <SUBGRF_GetPacketType>
 801fd66:	4603      	mov	r3, r0
 801fd68:	2b00      	cmp	r3, #0
 801fd6a:	d108      	bne.n	801fd7e <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801fd6c:	f107 030c 	add.w	r3, r7, #12
 801fd70:	2202      	movs	r2, #2
 801fd72:	4619      	mov	r1, r3
 801fd74:	f240 60be 	movw	r0, #1726	; 0x6be
 801fd78:	f000 fe24 	bl	80209c4 <SUBGRF_WriteRegisters>
            break;
 801fd7c:	e000      	b.n	801fd80 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801fd7e:	bf00      	nop
    }
}
 801fd80:	bf00      	nop
 801fd82:	3710      	adds	r7, #16
 801fd84:	46bd      	mov	sp, r7
 801fd86:	bd80      	pop	{r7, pc}

0801fd88 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801fd88:	b580      	push	{r7, lr}
 801fd8a:	b084      	sub	sp, #16
 801fd8c:	af00      	add	r7, sp, #0
 801fd8e:	4603      	mov	r3, r0
 801fd90:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801fd92:	2300      	movs	r3, #0
 801fd94:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801fd96:	f000 fb59 	bl	802044c <SUBGRF_GetPacketType>
 801fd9a:	4603      	mov	r3, r0
 801fd9c:	2b00      	cmp	r3, #0
 801fd9e:	d121      	bne.n	801fde4 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801fda0:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801fda4:	f000 fdfa 	bl	802099c <SUBGRF_ReadRegister>
 801fda8:	4603      	mov	r3, r0
 801fdaa:	f023 0301 	bic.w	r3, r3, #1
 801fdae:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801fdb0:	88fb      	ldrh	r3, [r7, #6]
 801fdb2:	0a1b      	lsrs	r3, r3, #8
 801fdb4:	b29b      	uxth	r3, r3
 801fdb6:	b25b      	sxtb	r3, r3
 801fdb8:	f003 0301 	and.w	r3, r3, #1
 801fdbc:	b25a      	sxtb	r2, r3
 801fdbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801fdc2:	4313      	orrs	r3, r2
 801fdc4:	b25b      	sxtb	r3, r3
 801fdc6:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801fdc8:	7bfb      	ldrb	r3, [r7, #15]
 801fdca:	4619      	mov	r1, r3
 801fdcc:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801fdd0:	f000 fdd0 	bl	8020974 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801fdd4:	88fb      	ldrh	r3, [r7, #6]
 801fdd6:	b2db      	uxtb	r3, r3
 801fdd8:	4619      	mov	r1, r3
 801fdda:	f240 60b9 	movw	r0, #1721	; 0x6b9
 801fdde:	f000 fdc9 	bl	8020974 <SUBGRF_WriteRegister>
            break;
 801fde2:	e000      	b.n	801fde6 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801fde4:	bf00      	nop
    }
}
 801fde6:	bf00      	nop
 801fde8:	3710      	adds	r7, #16
 801fdea:	46bd      	mov	sp, r7
 801fdec:	bd80      	pop	{r7, pc}

0801fdee <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801fdee:	b580      	push	{r7, lr}
 801fdf0:	b082      	sub	sp, #8
 801fdf2:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801fdf4:	2300      	movs	r3, #0
 801fdf6:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801fdf8:	2300      	movs	r3, #0
 801fdfa:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801fdfc:	2300      	movs	r3, #0
 801fdfe:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801fe00:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801fe04:	f000 fdca 	bl	802099c <SUBGRF_ReadRegister>
 801fe08:	4603      	mov	r3, r0
 801fe0a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801fe0c:	79fb      	ldrb	r3, [r7, #7]
 801fe0e:	f023 0301 	bic.w	r3, r3, #1
 801fe12:	b2db      	uxtb	r3, r3
 801fe14:	4619      	mov	r1, r3
 801fe16:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801fe1a:	f000 fdab 	bl	8020974 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801fe1e:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801fe22:	f000 fdbb 	bl	802099c <SUBGRF_ReadRegister>
 801fe26:	4603      	mov	r3, r0
 801fe28:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801fe2a:	79bb      	ldrb	r3, [r7, #6]
 801fe2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801fe30:	b2db      	uxtb	r3, r3
 801fe32:	4619      	mov	r1, r3
 801fe34:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801fe38:	f000 fd9c 	bl	8020974 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801fe3c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801fe40:	f000 f890 	bl	801ff64 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801fe44:	463b      	mov	r3, r7
 801fe46:	2204      	movs	r2, #4
 801fe48:	4619      	mov	r1, r3
 801fe4a:	f640 0019 	movw	r0, #2073	; 0x819
 801fe4e:	f000 fdcd 	bl	80209ec <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801fe52:	2000      	movs	r0, #0
 801fe54:	f000 f846 	bl	801fee4 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801fe58:	79fb      	ldrb	r3, [r7, #7]
 801fe5a:	4619      	mov	r1, r3
 801fe5c:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801fe60:	f000 fd88 	bl	8020974 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801fe64:	79bb      	ldrb	r3, [r7, #6]
 801fe66:	4619      	mov	r1, r3
 801fe68:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801fe6c:	f000 fd82 	bl	8020974 <SUBGRF_WriteRegister>

    return number;
 801fe70:	683b      	ldr	r3, [r7, #0]
}
 801fe72:	4618      	mov	r0, r3
 801fe74:	3708      	adds	r7, #8
 801fe76:	46bd      	mov	sp, r7
 801fe78:	bd80      	pop	{r7, pc}
	...

0801fe7c <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801fe7c:	b580      	push	{r7, lr}
 801fe7e:	b084      	sub	sp, #16
 801fe80:	af00      	add	r7, sp, #0
 801fe82:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801fe84:	2000      	movs	r0, #0
 801fe86:	f7f1 fc69 	bl	801175c <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801fe8a:	2002      	movs	r0, #2
 801fe8c:	f000 fee2 	bl	8020c54 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801fe90:	793b      	ldrb	r3, [r7, #4]
 801fe92:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801fe96:	b2db      	uxtb	r3, r3
 801fe98:	009b      	lsls	r3, r3, #2
 801fe9a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801fe9c:	793b      	ldrb	r3, [r7, #4]
 801fe9e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801fea2:	b2db      	uxtb	r3, r3
 801fea4:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801fea6:	b25b      	sxtb	r3, r3
 801fea8:	4313      	orrs	r3, r2
 801feaa:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801feac:	793b      	ldrb	r3, [r7, #4]
 801feae:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801feb2:	b2db      	uxtb	r3, r3
 801feb4:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801feb6:	4313      	orrs	r3, r2
 801feb8:	b25b      	sxtb	r3, r3
 801feba:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801febc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801febe:	f107 020f 	add.w	r2, r7, #15
 801fec2:	2301      	movs	r3, #1
 801fec4:	2184      	movs	r1, #132	; 0x84
 801fec6:	4805      	ldr	r0, [pc, #20]	; (801fedc <SUBGRF_SetSleep+0x60>)
 801fec8:	f7fb fc8a 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 801fecc:	4b04      	ldr	r3, [pc, #16]	; (801fee0 <SUBGRF_SetSleep+0x64>)
 801fece:	2200      	movs	r2, #0
 801fed0:	701a      	strb	r2, [r3, #0]
}
 801fed2:	bf00      	nop
 801fed4:	3710      	adds	r7, #16
 801fed6:	46bd      	mov	sp, r7
 801fed8:	bd80      	pop	{r7, pc}
 801feda:	bf00      	nop
 801fedc:	20001dbc 	.word	0x20001dbc
 801fee0:	2000135c 	.word	0x2000135c

0801fee4 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801fee4:	b580      	push	{r7, lr}
 801fee6:	b082      	sub	sp, #8
 801fee8:	af00      	add	r7, sp, #0
 801feea:	4603      	mov	r3, r0
 801feec:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801feee:	1dfa      	adds	r2, r7, #7
 801fef0:	2301      	movs	r3, #1
 801fef2:	2180      	movs	r1, #128	; 0x80
 801fef4:	4808      	ldr	r0, [pc, #32]	; (801ff18 <SUBGRF_SetStandby+0x34>)
 801fef6:	f7fb fc73 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 801fefa:	79fb      	ldrb	r3, [r7, #7]
 801fefc:	2b00      	cmp	r3, #0
 801fefe:	d103      	bne.n	801ff08 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801ff00:	4b06      	ldr	r3, [pc, #24]	; (801ff1c <SUBGRF_SetStandby+0x38>)
 801ff02:	2201      	movs	r2, #1
 801ff04:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801ff06:	e002      	b.n	801ff0e <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801ff08:	4b04      	ldr	r3, [pc, #16]	; (801ff1c <SUBGRF_SetStandby+0x38>)
 801ff0a:	2202      	movs	r2, #2
 801ff0c:	701a      	strb	r2, [r3, #0]
}
 801ff0e:	bf00      	nop
 801ff10:	3708      	adds	r7, #8
 801ff12:	46bd      	mov	sp, r7
 801ff14:	bd80      	pop	{r7, pc}
 801ff16:	bf00      	nop
 801ff18:	20001dbc 	.word	0x20001dbc
 801ff1c:	2000135c 	.word	0x2000135c

0801ff20 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801ff20:	b580      	push	{r7, lr}
 801ff22:	b084      	sub	sp, #16
 801ff24:	af00      	add	r7, sp, #0
 801ff26:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801ff28:	4b0c      	ldr	r3, [pc, #48]	; (801ff5c <SUBGRF_SetTx+0x3c>)
 801ff2a:	2204      	movs	r2, #4
 801ff2c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801ff2e:	687b      	ldr	r3, [r7, #4]
 801ff30:	0c1b      	lsrs	r3, r3, #16
 801ff32:	b2db      	uxtb	r3, r3
 801ff34:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801ff36:	687b      	ldr	r3, [r7, #4]
 801ff38:	0a1b      	lsrs	r3, r3, #8
 801ff3a:	b2db      	uxtb	r3, r3
 801ff3c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801ff3e:	687b      	ldr	r3, [r7, #4]
 801ff40:	b2db      	uxtb	r3, r3
 801ff42:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801ff44:	f107 020c 	add.w	r2, r7, #12
 801ff48:	2303      	movs	r3, #3
 801ff4a:	2183      	movs	r1, #131	; 0x83
 801ff4c:	4804      	ldr	r0, [pc, #16]	; (801ff60 <SUBGRF_SetTx+0x40>)
 801ff4e:	f7fb fc47 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 801ff52:	bf00      	nop
 801ff54:	3710      	adds	r7, #16
 801ff56:	46bd      	mov	sp, r7
 801ff58:	bd80      	pop	{r7, pc}
 801ff5a:	bf00      	nop
 801ff5c:	2000135c 	.word	0x2000135c
 801ff60:	20001dbc 	.word	0x20001dbc

0801ff64 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801ff64:	b580      	push	{r7, lr}
 801ff66:	b084      	sub	sp, #16
 801ff68:	af00      	add	r7, sp, #0
 801ff6a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801ff6c:	4b0c      	ldr	r3, [pc, #48]	; (801ffa0 <SUBGRF_SetRx+0x3c>)
 801ff6e:	2205      	movs	r2, #5
 801ff70:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801ff72:	687b      	ldr	r3, [r7, #4]
 801ff74:	0c1b      	lsrs	r3, r3, #16
 801ff76:	b2db      	uxtb	r3, r3
 801ff78:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801ff7a:	687b      	ldr	r3, [r7, #4]
 801ff7c:	0a1b      	lsrs	r3, r3, #8
 801ff7e:	b2db      	uxtb	r3, r3
 801ff80:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801ff82:	687b      	ldr	r3, [r7, #4]
 801ff84:	b2db      	uxtb	r3, r3
 801ff86:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801ff88:	f107 020c 	add.w	r2, r7, #12
 801ff8c:	2303      	movs	r3, #3
 801ff8e:	2182      	movs	r1, #130	; 0x82
 801ff90:	4804      	ldr	r0, [pc, #16]	; (801ffa4 <SUBGRF_SetRx+0x40>)
 801ff92:	f7fb fc25 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 801ff96:	bf00      	nop
 801ff98:	3710      	adds	r7, #16
 801ff9a:	46bd      	mov	sp, r7
 801ff9c:	bd80      	pop	{r7, pc}
 801ff9e:	bf00      	nop
 801ffa0:	2000135c 	.word	0x2000135c
 801ffa4:	20001dbc 	.word	0x20001dbc

0801ffa8 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801ffa8:	b580      	push	{r7, lr}
 801ffaa:	b084      	sub	sp, #16
 801ffac:	af00      	add	r7, sp, #0
 801ffae:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801ffb0:	4b0e      	ldr	r3, [pc, #56]	; (801ffec <SUBGRF_SetRxBoosted+0x44>)
 801ffb2:	2205      	movs	r2, #5
 801ffb4:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801ffb6:	2197      	movs	r1, #151	; 0x97
 801ffb8:	f640 00ac 	movw	r0, #2220	; 0x8ac
 801ffbc:	f000 fcda 	bl	8020974 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801ffc0:	687b      	ldr	r3, [r7, #4]
 801ffc2:	0c1b      	lsrs	r3, r3, #16
 801ffc4:	b2db      	uxtb	r3, r3
 801ffc6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801ffc8:	687b      	ldr	r3, [r7, #4]
 801ffca:	0a1b      	lsrs	r3, r3, #8
 801ffcc:	b2db      	uxtb	r3, r3
 801ffce:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801ffd0:	687b      	ldr	r3, [r7, #4]
 801ffd2:	b2db      	uxtb	r3, r3
 801ffd4:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801ffd6:	f107 020c 	add.w	r2, r7, #12
 801ffda:	2303      	movs	r3, #3
 801ffdc:	2182      	movs	r1, #130	; 0x82
 801ffde:	4804      	ldr	r0, [pc, #16]	; (801fff0 <SUBGRF_SetRxBoosted+0x48>)
 801ffe0:	f7fb fbfe 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 801ffe4:	bf00      	nop
 801ffe6:	3710      	adds	r7, #16
 801ffe8:	46bd      	mov	sp, r7
 801ffea:	bd80      	pop	{r7, pc}
 801ffec:	2000135c 	.word	0x2000135c
 801fff0:	20001dbc 	.word	0x20001dbc

0801fff4 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801fff4:	b580      	push	{r7, lr}
 801fff6:	b084      	sub	sp, #16
 801fff8:	af00      	add	r7, sp, #0
 801fffa:	6078      	str	r0, [r7, #4]
 801fffc:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801fffe:	687b      	ldr	r3, [r7, #4]
 8020000:	0c1b      	lsrs	r3, r3, #16
 8020002:	b2db      	uxtb	r3, r3
 8020004:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8020006:	687b      	ldr	r3, [r7, #4]
 8020008:	0a1b      	lsrs	r3, r3, #8
 802000a:	b2db      	uxtb	r3, r3
 802000c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 802000e:	687b      	ldr	r3, [r7, #4]
 8020010:	b2db      	uxtb	r3, r3
 8020012:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8020014:	683b      	ldr	r3, [r7, #0]
 8020016:	0c1b      	lsrs	r3, r3, #16
 8020018:	b2db      	uxtb	r3, r3
 802001a:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 802001c:	683b      	ldr	r3, [r7, #0]
 802001e:	0a1b      	lsrs	r3, r3, #8
 8020020:	b2db      	uxtb	r3, r3
 8020022:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8020024:	683b      	ldr	r3, [r7, #0]
 8020026:	b2db      	uxtb	r3, r3
 8020028:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 802002a:	f107 0208 	add.w	r2, r7, #8
 802002e:	2306      	movs	r3, #6
 8020030:	2194      	movs	r1, #148	; 0x94
 8020032:	4805      	ldr	r0, [pc, #20]	; (8020048 <SUBGRF_SetRxDutyCycle+0x54>)
 8020034:	f7fb fbd4 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 8020038:	4b04      	ldr	r3, [pc, #16]	; (802004c <SUBGRF_SetRxDutyCycle+0x58>)
 802003a:	2206      	movs	r2, #6
 802003c:	701a      	strb	r2, [r3, #0]
}
 802003e:	bf00      	nop
 8020040:	3710      	adds	r7, #16
 8020042:	46bd      	mov	sp, r7
 8020044:	bd80      	pop	{r7, pc}
 8020046:	bf00      	nop
 8020048:	20001dbc 	.word	0x20001dbc
 802004c:	2000135c 	.word	0x2000135c

08020050 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8020050:	b580      	push	{r7, lr}
 8020052:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8020054:	2300      	movs	r3, #0
 8020056:	2200      	movs	r2, #0
 8020058:	21c5      	movs	r1, #197	; 0xc5
 802005a:	4804      	ldr	r0, [pc, #16]	; (802006c <SUBGRF_SetCad+0x1c>)
 802005c:	f7fb fbc0 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 8020060:	4b03      	ldr	r3, [pc, #12]	; (8020070 <SUBGRF_SetCad+0x20>)
 8020062:	2207      	movs	r2, #7
 8020064:	701a      	strb	r2, [r3, #0]
}
 8020066:	bf00      	nop
 8020068:	bd80      	pop	{r7, pc}
 802006a:	bf00      	nop
 802006c:	20001dbc 	.word	0x20001dbc
 8020070:	2000135c 	.word	0x2000135c

08020074 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 8020074:	b580      	push	{r7, lr}
 8020076:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8020078:	2300      	movs	r3, #0
 802007a:	2200      	movs	r2, #0
 802007c:	21d1      	movs	r1, #209	; 0xd1
 802007e:	4802      	ldr	r0, [pc, #8]	; (8020088 <SUBGRF_SetTxContinuousWave+0x14>)
 8020080:	f7fb fbae 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 8020084:	bf00      	nop
 8020086:	bd80      	pop	{r7, pc}
 8020088:	20001dbc 	.word	0x20001dbc

0802008c <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 802008c:	b580      	push	{r7, lr}
 802008e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8020090:	2300      	movs	r3, #0
 8020092:	2200      	movs	r2, #0
 8020094:	21d2      	movs	r1, #210	; 0xd2
 8020096:	4802      	ldr	r0, [pc, #8]	; (80200a0 <SUBGRF_SetTxInfinitePreamble+0x14>)
 8020098:	f7fb fba2 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 802009c:	bf00      	nop
 802009e:	bd80      	pop	{r7, pc}
 80200a0:	20001dbc 	.word	0x20001dbc

080200a4 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 80200a4:	b580      	push	{r7, lr}
 80200a6:	b082      	sub	sp, #8
 80200a8:	af00      	add	r7, sp, #0
 80200aa:	4603      	mov	r3, r0
 80200ac:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 80200ae:	1dfa      	adds	r2, r7, #7
 80200b0:	2301      	movs	r3, #1
 80200b2:	219f      	movs	r1, #159	; 0x9f
 80200b4:	4803      	ldr	r0, [pc, #12]	; (80200c4 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 80200b6:	f7fb fb93 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 80200ba:	bf00      	nop
 80200bc:	3708      	adds	r7, #8
 80200be:	46bd      	mov	sp, r7
 80200c0:	bd80      	pop	{r7, pc}
 80200c2:	bf00      	nop
 80200c4:	20001dbc 	.word	0x20001dbc

080200c8 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 80200c8:	b580      	push	{r7, lr}
 80200ca:	b084      	sub	sp, #16
 80200cc:	af00      	add	r7, sp, #0
 80200ce:	4603      	mov	r3, r0
 80200d0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 80200d2:	1dfa      	adds	r2, r7, #7
 80200d4:	2301      	movs	r3, #1
 80200d6:	21a0      	movs	r1, #160	; 0xa0
 80200d8:	4813      	ldr	r0, [pc, #76]	; (8020128 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 80200da:	f7fb fb81 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 80200de:	79fb      	ldrb	r3, [r7, #7]
 80200e0:	2b3f      	cmp	r3, #63	; 0x3f
 80200e2:	d91c      	bls.n	802011e <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 80200e4:	79fb      	ldrb	r3, [r7, #7]
 80200e6:	085b      	lsrs	r3, r3, #1
 80200e8:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 80200ea:	2300      	movs	r3, #0
 80200ec:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 80200ee:	2300      	movs	r3, #0
 80200f0:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 80200f2:	e005      	b.n	8020100 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 80200f4:	7bfb      	ldrb	r3, [r7, #15]
 80200f6:	089b      	lsrs	r3, r3, #2
 80200f8:	73fb      	strb	r3, [r7, #15]
            exp++;
 80200fa:	7bbb      	ldrb	r3, [r7, #14]
 80200fc:	3301      	adds	r3, #1
 80200fe:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 8020100:	7bfb      	ldrb	r3, [r7, #15]
 8020102:	2b1f      	cmp	r3, #31
 8020104:	d8f6      	bhi.n	80200f4 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 8020106:	7bfb      	ldrb	r3, [r7, #15]
 8020108:	00db      	lsls	r3, r3, #3
 802010a:	b2da      	uxtb	r2, r3
 802010c:	7bbb      	ldrb	r3, [r7, #14]
 802010e:	4413      	add	r3, r2
 8020110:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8020112:	7b7b      	ldrb	r3, [r7, #13]
 8020114:	4619      	mov	r1, r3
 8020116:	f240 7006 	movw	r0, #1798	; 0x706
 802011a:	f000 fc2b 	bl	8020974 <SUBGRF_WriteRegister>
    }
}
 802011e:	bf00      	nop
 8020120:	3710      	adds	r7, #16
 8020122:	46bd      	mov	sp, r7
 8020124:	bd80      	pop	{r7, pc}
 8020126:	bf00      	nop
 8020128:	20001dbc 	.word	0x20001dbc

0802012c <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 802012c:	b580      	push	{r7, lr}
 802012e:	b082      	sub	sp, #8
 8020130:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 8020132:	f7f1 fb98 	bl	8011866 <RBI_IsDCDC>
 8020136:	4603      	mov	r3, r0
 8020138:	2b01      	cmp	r3, #1
 802013a:	d102      	bne.n	8020142 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 802013c:	2301      	movs	r3, #1
 802013e:	71fb      	strb	r3, [r7, #7]
 8020140:	e001      	b.n	8020146 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8020142:	2300      	movs	r3, #0
 8020144:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8020146:	1dfa      	adds	r2, r7, #7
 8020148:	2301      	movs	r3, #1
 802014a:	2196      	movs	r1, #150	; 0x96
 802014c:	4803      	ldr	r0, [pc, #12]	; (802015c <SUBGRF_SetRegulatorMode+0x30>)
 802014e:	f7fb fb47 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 8020152:	bf00      	nop
 8020154:	3708      	adds	r7, #8
 8020156:	46bd      	mov	sp, r7
 8020158:	bd80      	pop	{r7, pc}
 802015a:	bf00      	nop
 802015c:	20001dbc 	.word	0x20001dbc

08020160 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8020160:	b580      	push	{r7, lr}
 8020162:	b084      	sub	sp, #16
 8020164:	af00      	add	r7, sp, #0
 8020166:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8020168:	793b      	ldrb	r3, [r7, #4]
 802016a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 802016e:	b2db      	uxtb	r3, r3
 8020170:	019b      	lsls	r3, r3, #6
 8020172:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8020174:	793b      	ldrb	r3, [r7, #4]
 8020176:	f3c3 1340 	ubfx	r3, r3, #5, #1
 802017a:	b2db      	uxtb	r3, r3
 802017c:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 802017e:	b25b      	sxtb	r3, r3
 8020180:	4313      	orrs	r3, r2
 8020182:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8020184:	793b      	ldrb	r3, [r7, #4]
 8020186:	f3c3 1300 	ubfx	r3, r3, #4, #1
 802018a:	b2db      	uxtb	r3, r3
 802018c:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 802018e:	b25b      	sxtb	r3, r3
 8020190:	4313      	orrs	r3, r2
 8020192:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8020194:	793b      	ldrb	r3, [r7, #4]
 8020196:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 802019a:	b2db      	uxtb	r3, r3
 802019c:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 802019e:	b25b      	sxtb	r3, r3
 80201a0:	4313      	orrs	r3, r2
 80201a2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 80201a4:	793b      	ldrb	r3, [r7, #4]
 80201a6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80201aa:	b2db      	uxtb	r3, r3
 80201ac:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 80201ae:	b25b      	sxtb	r3, r3
 80201b0:	4313      	orrs	r3, r2
 80201b2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 80201b4:	793b      	ldrb	r3, [r7, #4]
 80201b6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80201ba:	b2db      	uxtb	r3, r3
 80201bc:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 80201be:	b25b      	sxtb	r3, r3
 80201c0:	4313      	orrs	r3, r2
 80201c2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 80201c4:	793b      	ldrb	r3, [r7, #4]
 80201c6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80201ca:	b2db      	uxtb	r3, r3
 80201cc:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 80201ce:	4313      	orrs	r3, r2
 80201d0:	b25b      	sxtb	r3, r3
 80201d2:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80201d4:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 80201d6:	f107 020f 	add.w	r2, r7, #15
 80201da:	2301      	movs	r3, #1
 80201dc:	2189      	movs	r1, #137	; 0x89
 80201de:	4803      	ldr	r0, [pc, #12]	; (80201ec <SUBGRF_Calibrate+0x8c>)
 80201e0:	f7fb fafe 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 80201e4:	bf00      	nop
 80201e6:	3710      	adds	r7, #16
 80201e8:	46bd      	mov	sp, r7
 80201ea:	bd80      	pop	{r7, pc}
 80201ec:	20001dbc 	.word	0x20001dbc

080201f0 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 80201f0:	b580      	push	{r7, lr}
 80201f2:	b084      	sub	sp, #16
 80201f4:	af00      	add	r7, sp, #0
 80201f6:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 80201f8:	687b      	ldr	r3, [r7, #4]
 80201fa:	4a1b      	ldr	r2, [pc, #108]	; (8020268 <SUBGRF_CalibrateImage+0x78>)
 80201fc:	4293      	cmp	r3, r2
 80201fe:	d904      	bls.n	802020a <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8020200:	23e1      	movs	r3, #225	; 0xe1
 8020202:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8020204:	23e9      	movs	r3, #233	; 0xe9
 8020206:	737b      	strb	r3, [r7, #13]
 8020208:	e022      	b.n	8020250 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 802020a:	687b      	ldr	r3, [r7, #4]
 802020c:	4a17      	ldr	r2, [pc, #92]	; (802026c <SUBGRF_CalibrateImage+0x7c>)
 802020e:	4293      	cmp	r3, r2
 8020210:	d904      	bls.n	802021c <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8020212:	23d7      	movs	r3, #215	; 0xd7
 8020214:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8020216:	23db      	movs	r3, #219	; 0xdb
 8020218:	737b      	strb	r3, [r7, #13]
 802021a:	e019      	b.n	8020250 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 802021c:	687b      	ldr	r3, [r7, #4]
 802021e:	4a14      	ldr	r2, [pc, #80]	; (8020270 <SUBGRF_CalibrateImage+0x80>)
 8020220:	4293      	cmp	r3, r2
 8020222:	d904      	bls.n	802022e <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8020224:	23c1      	movs	r3, #193	; 0xc1
 8020226:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8020228:	23c5      	movs	r3, #197	; 0xc5
 802022a:	737b      	strb	r3, [r7, #13]
 802022c:	e010      	b.n	8020250 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 802022e:	687b      	ldr	r3, [r7, #4]
 8020230:	4a10      	ldr	r2, [pc, #64]	; (8020274 <SUBGRF_CalibrateImage+0x84>)
 8020232:	4293      	cmp	r3, r2
 8020234:	d904      	bls.n	8020240 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8020236:	2375      	movs	r3, #117	; 0x75
 8020238:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 802023a:	2381      	movs	r3, #129	; 0x81
 802023c:	737b      	strb	r3, [r7, #13]
 802023e:	e007      	b.n	8020250 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 8020240:	687b      	ldr	r3, [r7, #4]
 8020242:	4a0d      	ldr	r2, [pc, #52]	; (8020278 <SUBGRF_CalibrateImage+0x88>)
 8020244:	4293      	cmp	r3, r2
 8020246:	d903      	bls.n	8020250 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8020248:	236b      	movs	r3, #107	; 0x6b
 802024a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 802024c:	236f      	movs	r3, #111	; 0x6f
 802024e:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8020250:	f107 020c 	add.w	r2, r7, #12
 8020254:	2302      	movs	r3, #2
 8020256:	2198      	movs	r1, #152	; 0x98
 8020258:	4808      	ldr	r0, [pc, #32]	; (802027c <SUBGRF_CalibrateImage+0x8c>)
 802025a:	f7fb fac1 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 802025e:	bf00      	nop
 8020260:	3710      	adds	r7, #16
 8020262:	46bd      	mov	sp, r7
 8020264:	bd80      	pop	{r7, pc}
 8020266:	bf00      	nop
 8020268:	35a4e900 	.word	0x35a4e900
 802026c:	32a9f880 	.word	0x32a9f880
 8020270:	2de54480 	.word	0x2de54480
 8020274:	1b6b0b00 	.word	0x1b6b0b00
 8020278:	1954fc40 	.word	0x1954fc40
 802027c:	20001dbc 	.word	0x20001dbc

08020280 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8020280:	b590      	push	{r4, r7, lr}
 8020282:	b085      	sub	sp, #20
 8020284:	af00      	add	r7, sp, #0
 8020286:	4604      	mov	r4, r0
 8020288:	4608      	mov	r0, r1
 802028a:	4611      	mov	r1, r2
 802028c:	461a      	mov	r2, r3
 802028e:	4623      	mov	r3, r4
 8020290:	71fb      	strb	r3, [r7, #7]
 8020292:	4603      	mov	r3, r0
 8020294:	71bb      	strb	r3, [r7, #6]
 8020296:	460b      	mov	r3, r1
 8020298:	717b      	strb	r3, [r7, #5]
 802029a:	4613      	mov	r3, r2
 802029c:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 802029e:	79fb      	ldrb	r3, [r7, #7]
 80202a0:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 80202a2:	79bb      	ldrb	r3, [r7, #6]
 80202a4:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 80202a6:	797b      	ldrb	r3, [r7, #5]
 80202a8:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 80202aa:	793b      	ldrb	r3, [r7, #4]
 80202ac:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 80202ae:	f107 020c 	add.w	r2, r7, #12
 80202b2:	2304      	movs	r3, #4
 80202b4:	2195      	movs	r1, #149	; 0x95
 80202b6:	4803      	ldr	r0, [pc, #12]	; (80202c4 <SUBGRF_SetPaConfig+0x44>)
 80202b8:	f7fb fa92 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 80202bc:	bf00      	nop
 80202be:	3714      	adds	r7, #20
 80202c0:	46bd      	mov	sp, r7
 80202c2:	bd90      	pop	{r4, r7, pc}
 80202c4:	20001dbc 	.word	0x20001dbc

080202c8 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 80202c8:	b590      	push	{r4, r7, lr}
 80202ca:	b085      	sub	sp, #20
 80202cc:	af00      	add	r7, sp, #0
 80202ce:	4604      	mov	r4, r0
 80202d0:	4608      	mov	r0, r1
 80202d2:	4611      	mov	r1, r2
 80202d4:	461a      	mov	r2, r3
 80202d6:	4623      	mov	r3, r4
 80202d8:	80fb      	strh	r3, [r7, #6]
 80202da:	4603      	mov	r3, r0
 80202dc:	80bb      	strh	r3, [r7, #4]
 80202de:	460b      	mov	r3, r1
 80202e0:	807b      	strh	r3, [r7, #2]
 80202e2:	4613      	mov	r3, r2
 80202e4:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 80202e6:	88fb      	ldrh	r3, [r7, #6]
 80202e8:	0a1b      	lsrs	r3, r3, #8
 80202ea:	b29b      	uxth	r3, r3
 80202ec:	b2db      	uxtb	r3, r3
 80202ee:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 80202f0:	88fb      	ldrh	r3, [r7, #6]
 80202f2:	b2db      	uxtb	r3, r3
 80202f4:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 80202f6:	88bb      	ldrh	r3, [r7, #4]
 80202f8:	0a1b      	lsrs	r3, r3, #8
 80202fa:	b29b      	uxth	r3, r3
 80202fc:	b2db      	uxtb	r3, r3
 80202fe:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8020300:	88bb      	ldrh	r3, [r7, #4]
 8020302:	b2db      	uxtb	r3, r3
 8020304:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8020306:	887b      	ldrh	r3, [r7, #2]
 8020308:	0a1b      	lsrs	r3, r3, #8
 802030a:	b29b      	uxth	r3, r3
 802030c:	b2db      	uxtb	r3, r3
 802030e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8020310:	887b      	ldrh	r3, [r7, #2]
 8020312:	b2db      	uxtb	r3, r3
 8020314:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8020316:	883b      	ldrh	r3, [r7, #0]
 8020318:	0a1b      	lsrs	r3, r3, #8
 802031a:	b29b      	uxth	r3, r3
 802031c:	b2db      	uxtb	r3, r3
 802031e:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8020320:	883b      	ldrh	r3, [r7, #0]
 8020322:	b2db      	uxtb	r3, r3
 8020324:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8020326:	f107 0208 	add.w	r2, r7, #8
 802032a:	2308      	movs	r3, #8
 802032c:	2108      	movs	r1, #8
 802032e:	4803      	ldr	r0, [pc, #12]	; (802033c <SUBGRF_SetDioIrqParams+0x74>)
 8020330:	f7fb fa56 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 8020334:	bf00      	nop
 8020336:	3714      	adds	r7, #20
 8020338:	46bd      	mov	sp, r7
 802033a:	bd90      	pop	{r4, r7, pc}
 802033c:	20001dbc 	.word	0x20001dbc

08020340 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8020340:	b580      	push	{r7, lr}
 8020342:	b084      	sub	sp, #16
 8020344:	af00      	add	r7, sp, #0
 8020346:	4603      	mov	r3, r0
 8020348:	6039      	str	r1, [r7, #0]
 802034a:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 802034c:	79fb      	ldrb	r3, [r7, #7]
 802034e:	f003 0307 	and.w	r3, r3, #7
 8020352:	b2db      	uxtb	r3, r3
 8020354:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8020356:	683b      	ldr	r3, [r7, #0]
 8020358:	0c1b      	lsrs	r3, r3, #16
 802035a:	b2db      	uxtb	r3, r3
 802035c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 802035e:	683b      	ldr	r3, [r7, #0]
 8020360:	0a1b      	lsrs	r3, r3, #8
 8020362:	b2db      	uxtb	r3, r3
 8020364:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8020366:	683b      	ldr	r3, [r7, #0]
 8020368:	b2db      	uxtb	r3, r3
 802036a:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 802036c:	f107 020c 	add.w	r2, r7, #12
 8020370:	2304      	movs	r3, #4
 8020372:	2197      	movs	r1, #151	; 0x97
 8020374:	4803      	ldr	r0, [pc, #12]	; (8020384 <SUBGRF_SetTcxoMode+0x44>)
 8020376:	f7fb fa33 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 802037a:	bf00      	nop
 802037c:	3710      	adds	r7, #16
 802037e:	46bd      	mov	sp, r7
 8020380:	bd80      	pop	{r7, pc}
 8020382:	bf00      	nop
 8020384:	20001dbc 	.word	0x20001dbc

08020388 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8020388:	b5b0      	push	{r4, r5, r7, lr}
 802038a:	b084      	sub	sp, #16
 802038c:	af00      	add	r7, sp, #0
 802038e:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8020390:	2300      	movs	r3, #0
 8020392:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 8020394:	4b1b      	ldr	r3, [pc, #108]	; (8020404 <SUBGRF_SetRfFrequency+0x7c>)
 8020396:	781b      	ldrb	r3, [r3, #0]
 8020398:	f083 0301 	eor.w	r3, r3, #1
 802039c:	b2db      	uxtb	r3, r3
 802039e:	2b00      	cmp	r3, #0
 80203a0:	d005      	beq.n	80203ae <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 80203a2:	6878      	ldr	r0, [r7, #4]
 80203a4:	f7ff ff24 	bl	80201f0 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 80203a8:	4b16      	ldr	r3, [pc, #88]	; (8020404 <SUBGRF_SetRfFrequency+0x7c>)
 80203aa:	2201      	movs	r2, #1
 80203ac:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 80203ae:	687b      	ldr	r3, [r7, #4]
 80203b0:	461a      	mov	r2, r3
 80203b2:	f04f 0300 	mov.w	r3, #0
 80203b6:	09d5      	lsrs	r5, r2, #7
 80203b8:	0654      	lsls	r4, r2, #25
 80203ba:	4a13      	ldr	r2, [pc, #76]	; (8020408 <SUBGRF_SetRfFrequency+0x80>)
 80203bc:	f04f 0300 	mov.w	r3, #0
 80203c0:	4620      	mov	r0, r4
 80203c2:	4629      	mov	r1, r5
 80203c4:	f7e1 fb52 	bl	8001a6c <__aeabi_uldivmod>
 80203c8:	4602      	mov	r2, r0
 80203ca:	460b      	mov	r3, r1
 80203cc:	4613      	mov	r3, r2
 80203ce:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 80203d0:	68fb      	ldr	r3, [r7, #12]
 80203d2:	0e1b      	lsrs	r3, r3, #24
 80203d4:	b2db      	uxtb	r3, r3
 80203d6:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 80203d8:	68fb      	ldr	r3, [r7, #12]
 80203da:	0c1b      	lsrs	r3, r3, #16
 80203dc:	b2db      	uxtb	r3, r3
 80203de:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 80203e0:	68fb      	ldr	r3, [r7, #12]
 80203e2:	0a1b      	lsrs	r3, r3, #8
 80203e4:	b2db      	uxtb	r3, r3
 80203e6:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 80203e8:	68fb      	ldr	r3, [r7, #12]
 80203ea:	b2db      	uxtb	r3, r3
 80203ec:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 80203ee:	f107 0208 	add.w	r2, r7, #8
 80203f2:	2304      	movs	r3, #4
 80203f4:	2186      	movs	r1, #134	; 0x86
 80203f6:	4805      	ldr	r0, [pc, #20]	; (802040c <SUBGRF_SetRfFrequency+0x84>)
 80203f8:	f7fb f9f2 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 80203fc:	bf00      	nop
 80203fe:	3710      	adds	r7, #16
 8020400:	46bd      	mov	sp, r7
 8020402:	bdb0      	pop	{r4, r5, r7, pc}
 8020404:	20001364 	.word	0x20001364
 8020408:	01e84800 	.word	0x01e84800
 802040c:	20001dbc 	.word	0x20001dbc

08020410 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8020410:	b580      	push	{r7, lr}
 8020412:	b082      	sub	sp, #8
 8020414:	af00      	add	r7, sp, #0
 8020416:	4603      	mov	r3, r0
 8020418:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 802041a:	79fa      	ldrb	r2, [r7, #7]
 802041c:	4b09      	ldr	r3, [pc, #36]	; (8020444 <SUBGRF_SetPacketType+0x34>)
 802041e:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8020420:	79fb      	ldrb	r3, [r7, #7]
 8020422:	2b00      	cmp	r3, #0
 8020424:	d104      	bne.n	8020430 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8020426:	2100      	movs	r1, #0
 8020428:	f240 60ac 	movw	r0, #1708	; 0x6ac
 802042c:	f000 faa2 	bl	8020974 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8020430:	1dfa      	adds	r2, r7, #7
 8020432:	2301      	movs	r3, #1
 8020434:	218a      	movs	r1, #138	; 0x8a
 8020436:	4804      	ldr	r0, [pc, #16]	; (8020448 <SUBGRF_SetPacketType+0x38>)
 8020438:	f7fb f9d2 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 802043c:	bf00      	nop
 802043e:	3708      	adds	r7, #8
 8020440:	46bd      	mov	sp, r7
 8020442:	bd80      	pop	{r7, pc}
 8020444:	2000135d 	.word	0x2000135d
 8020448:	20001dbc 	.word	0x20001dbc

0802044c <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 802044c:	b480      	push	{r7}
 802044e:	af00      	add	r7, sp, #0
    return PacketType;
 8020450:	4b02      	ldr	r3, [pc, #8]	; (802045c <SUBGRF_GetPacketType+0x10>)
 8020452:	781b      	ldrb	r3, [r3, #0]
}
 8020454:	4618      	mov	r0, r3
 8020456:	46bd      	mov	sp, r7
 8020458:	bc80      	pop	{r7}
 802045a:	4770      	bx	lr
 802045c:	2000135d 	.word	0x2000135d

08020460 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 8020460:	b580      	push	{r7, lr}
 8020462:	b084      	sub	sp, #16
 8020464:	af00      	add	r7, sp, #0
 8020466:	4603      	mov	r3, r0
 8020468:	71fb      	strb	r3, [r7, #7]
 802046a:	460b      	mov	r3, r1
 802046c:	71bb      	strb	r3, [r7, #6]
 802046e:	4613      	mov	r3, r2
 8020470:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 8020472:	79fb      	ldrb	r3, [r7, #7]
 8020474:	2b01      	cmp	r3, #1
 8020476:	d124      	bne.n	80204c2 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 8020478:	f997 3006 	ldrsb.w	r3, [r7, #6]
 802047c:	2b0f      	cmp	r3, #15
 802047e:	d106      	bne.n	802048e <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8020480:	2301      	movs	r3, #1
 8020482:	2201      	movs	r2, #1
 8020484:	2100      	movs	r1, #0
 8020486:	2006      	movs	r0, #6
 8020488:	f7ff fefa 	bl	8020280 <SUBGRF_SetPaConfig>
 802048c:	e005      	b.n	802049a <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 802048e:	2301      	movs	r3, #1
 8020490:	2201      	movs	r2, #1
 8020492:	2100      	movs	r1, #0
 8020494:	2004      	movs	r0, #4
 8020496:	f7ff fef3 	bl	8020280 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 802049a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 802049e:	2b0d      	cmp	r3, #13
 80204a0:	dd02      	ble.n	80204a8 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 80204a2:	230e      	movs	r3, #14
 80204a4:	71bb      	strb	r3, [r7, #6]
 80204a6:	e006      	b.n	80204b6 <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 80204a8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80204ac:	f113 0f11 	cmn.w	r3, #17
 80204b0:	da01      	bge.n	80204b6 <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 80204b2:	23ef      	movs	r3, #239	; 0xef
 80204b4:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 80204b6:	2118      	movs	r1, #24
 80204b8:	f640 00e7 	movw	r0, #2279	; 0x8e7
 80204bc:	f000 fa5a 	bl	8020974 <SUBGRF_WriteRegister>
 80204c0:	e025      	b.n	802050e <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 80204c2:	f640 00d8 	movw	r0, #2264	; 0x8d8
 80204c6:	f000 fa69 	bl	802099c <SUBGRF_ReadRegister>
 80204ca:	4603      	mov	r3, r0
 80204cc:	f043 031e 	orr.w	r3, r3, #30
 80204d0:	b2db      	uxtb	r3, r3
 80204d2:	4619      	mov	r1, r3
 80204d4:	f640 00d8 	movw	r0, #2264	; 0x8d8
 80204d8:	f000 fa4c 	bl	8020974 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 80204dc:	2301      	movs	r3, #1
 80204de:	2200      	movs	r2, #0
 80204e0:	2107      	movs	r1, #7
 80204e2:	2004      	movs	r0, #4
 80204e4:	f7ff fecc 	bl	8020280 <SUBGRF_SetPaConfig>
        if( power > 22 )
 80204e8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80204ec:	2b16      	cmp	r3, #22
 80204ee:	dd02      	ble.n	80204f6 <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 80204f0:	2316      	movs	r3, #22
 80204f2:	71bb      	strb	r3, [r7, #6]
 80204f4:	e006      	b.n	8020504 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 80204f6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80204fa:	f113 0f09 	cmn.w	r3, #9
 80204fe:	da01      	bge.n	8020504 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 8020500:	23f7      	movs	r3, #247	; 0xf7
 8020502:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 8020504:	2138      	movs	r1, #56	; 0x38
 8020506:	f640 00e7 	movw	r0, #2279	; 0x8e7
 802050a:	f000 fa33 	bl	8020974 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 802050e:	79bb      	ldrb	r3, [r7, #6]
 8020510:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 8020512:	797b      	ldrb	r3, [r7, #5]
 8020514:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 8020516:	f107 020c 	add.w	r2, r7, #12
 802051a:	2302      	movs	r3, #2
 802051c:	218e      	movs	r1, #142	; 0x8e
 802051e:	4803      	ldr	r0, [pc, #12]	; (802052c <SUBGRF_SetTxParams+0xcc>)
 8020520:	f7fb f95e 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 8020524:	bf00      	nop
 8020526:	3710      	adds	r7, #16
 8020528:	46bd      	mov	sp, r7
 802052a:	bd80      	pop	{r7, pc}
 802052c:	20001dbc 	.word	0x20001dbc

08020530 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8020530:	b5b0      	push	{r4, r5, r7, lr}
 8020532:	b086      	sub	sp, #24
 8020534:	af00      	add	r7, sp, #0
 8020536:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8020538:	2300      	movs	r3, #0
 802053a:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 802053c:	4a5e      	ldr	r2, [pc, #376]	; (80206b8 <SUBGRF_SetModulationParams+0x188>)
 802053e:	f107 0308 	add.w	r3, r7, #8
 8020542:	e892 0003 	ldmia.w	r2, {r0, r1}
 8020546:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 802054a:	687b      	ldr	r3, [r7, #4]
 802054c:	781a      	ldrb	r2, [r3, #0]
 802054e:	4b5b      	ldr	r3, [pc, #364]	; (80206bc <SUBGRF_SetModulationParams+0x18c>)
 8020550:	781b      	ldrb	r3, [r3, #0]
 8020552:	429a      	cmp	r2, r3
 8020554:	d004      	beq.n	8020560 <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8020556:	687b      	ldr	r3, [r7, #4]
 8020558:	781b      	ldrb	r3, [r3, #0]
 802055a:	4618      	mov	r0, r3
 802055c:	f7ff ff58 	bl	8020410 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8020560:	687b      	ldr	r3, [r7, #4]
 8020562:	781b      	ldrb	r3, [r3, #0]
 8020564:	2b03      	cmp	r3, #3
 8020566:	f200 80a2 	bhi.w	80206ae <SUBGRF_SetModulationParams+0x17e>
 802056a:	a201      	add	r2, pc, #4	; (adr r2, 8020570 <SUBGRF_SetModulationParams+0x40>)
 802056c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020570:	08020581 	.word	0x08020581
 8020574:	0802063d 	.word	0x0802063d
 8020578:	080205ff 	.word	0x080205ff
 802057c:	0802066b 	.word	0x0802066b
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8020580:	2308      	movs	r3, #8
 8020582:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8020584:	687b      	ldr	r3, [r7, #4]
 8020586:	685b      	ldr	r3, [r3, #4]
 8020588:	4a4d      	ldr	r2, [pc, #308]	; (80206c0 <SUBGRF_SetModulationParams+0x190>)
 802058a:	fbb2 f3f3 	udiv	r3, r2, r3
 802058e:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8020590:	697b      	ldr	r3, [r7, #20]
 8020592:	0c1b      	lsrs	r3, r3, #16
 8020594:	b2db      	uxtb	r3, r3
 8020596:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8020598:	697b      	ldr	r3, [r7, #20]
 802059a:	0a1b      	lsrs	r3, r3, #8
 802059c:	b2db      	uxtb	r3, r3
 802059e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80205a0:	697b      	ldr	r3, [r7, #20]
 80205a2:	b2db      	uxtb	r3, r3
 80205a4:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 80205a6:	687b      	ldr	r3, [r7, #4]
 80205a8:	7b1b      	ldrb	r3, [r3, #12]
 80205aa:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 80205ac:	687b      	ldr	r3, [r7, #4]
 80205ae:	7b5b      	ldrb	r3, [r3, #13]
 80205b0:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 80205b2:	687b      	ldr	r3, [r7, #4]
 80205b4:	689b      	ldr	r3, [r3, #8]
 80205b6:	461a      	mov	r2, r3
 80205b8:	f04f 0300 	mov.w	r3, #0
 80205bc:	09d5      	lsrs	r5, r2, #7
 80205be:	0654      	lsls	r4, r2, #25
 80205c0:	4a40      	ldr	r2, [pc, #256]	; (80206c4 <SUBGRF_SetModulationParams+0x194>)
 80205c2:	f04f 0300 	mov.w	r3, #0
 80205c6:	4620      	mov	r0, r4
 80205c8:	4629      	mov	r1, r5
 80205ca:	f7e1 fa4f 	bl	8001a6c <__aeabi_uldivmod>
 80205ce:	4602      	mov	r2, r0
 80205d0:	460b      	mov	r3, r1
 80205d2:	4613      	mov	r3, r2
 80205d4:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 80205d6:	697b      	ldr	r3, [r7, #20]
 80205d8:	0c1b      	lsrs	r3, r3, #16
 80205da:	b2db      	uxtb	r3, r3
 80205dc:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 80205de:	697b      	ldr	r3, [r7, #20]
 80205e0:	0a1b      	lsrs	r3, r3, #8
 80205e2:	b2db      	uxtb	r3, r3
 80205e4:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 80205e6:	697b      	ldr	r3, [r7, #20]
 80205e8:	b2db      	uxtb	r3, r3
 80205ea:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80205ec:	7cfb      	ldrb	r3, [r7, #19]
 80205ee:	b29b      	uxth	r3, r3
 80205f0:	f107 0208 	add.w	r2, r7, #8
 80205f4:	218b      	movs	r1, #139	; 0x8b
 80205f6:	4834      	ldr	r0, [pc, #208]	; (80206c8 <SUBGRF_SetModulationParams+0x198>)
 80205f8:	f7fb f8f2 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 80205fc:	e058      	b.n	80206b0 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 80205fe:	2304      	movs	r3, #4
 8020600:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8020602:	687b      	ldr	r3, [r7, #4]
 8020604:	691b      	ldr	r3, [r3, #16]
 8020606:	4a2e      	ldr	r2, [pc, #184]	; (80206c0 <SUBGRF_SetModulationParams+0x190>)
 8020608:	fbb2 f3f3 	udiv	r3, r2, r3
 802060c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 802060e:	697b      	ldr	r3, [r7, #20]
 8020610:	0c1b      	lsrs	r3, r3, #16
 8020612:	b2db      	uxtb	r3, r3
 8020614:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8020616:	697b      	ldr	r3, [r7, #20]
 8020618:	0a1b      	lsrs	r3, r3, #8
 802061a:	b2db      	uxtb	r3, r3
 802061c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 802061e:	697b      	ldr	r3, [r7, #20]
 8020620:	b2db      	uxtb	r3, r3
 8020622:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8020624:	687b      	ldr	r3, [r7, #4]
 8020626:	7d1b      	ldrb	r3, [r3, #20]
 8020628:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 802062a:	7cfb      	ldrb	r3, [r7, #19]
 802062c:	b29b      	uxth	r3, r3
 802062e:	f107 0208 	add.w	r2, r7, #8
 8020632:	218b      	movs	r1, #139	; 0x8b
 8020634:	4824      	ldr	r0, [pc, #144]	; (80206c8 <SUBGRF_SetModulationParams+0x198>)
 8020636:	f7fb f8d3 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 802063a:	e039      	b.n	80206b0 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 802063c:	2304      	movs	r3, #4
 802063e:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8020640:	687b      	ldr	r3, [r7, #4]
 8020642:	7e1b      	ldrb	r3, [r3, #24]
 8020644:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8020646:	687b      	ldr	r3, [r7, #4]
 8020648:	7e5b      	ldrb	r3, [r3, #25]
 802064a:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 802064c:	687b      	ldr	r3, [r7, #4]
 802064e:	7e9b      	ldrb	r3, [r3, #26]
 8020650:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8020652:	687b      	ldr	r3, [r7, #4]
 8020654:	7edb      	ldrb	r3, [r3, #27]
 8020656:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8020658:	7cfb      	ldrb	r3, [r7, #19]
 802065a:	b29b      	uxth	r3, r3
 802065c:	f107 0208 	add.w	r2, r7, #8
 8020660:	218b      	movs	r1, #139	; 0x8b
 8020662:	4819      	ldr	r0, [pc, #100]	; (80206c8 <SUBGRF_SetModulationParams+0x198>)
 8020664:	f7fb f8bc 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>

        break;
 8020668:	e022      	b.n	80206b0 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 802066a:	2305      	movs	r3, #5
 802066c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 802066e:	687b      	ldr	r3, [r7, #4]
 8020670:	685b      	ldr	r3, [r3, #4]
 8020672:	4a13      	ldr	r2, [pc, #76]	; (80206c0 <SUBGRF_SetModulationParams+0x190>)
 8020674:	fbb2 f3f3 	udiv	r3, r2, r3
 8020678:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 802067a:	697b      	ldr	r3, [r7, #20]
 802067c:	0c1b      	lsrs	r3, r3, #16
 802067e:	b2db      	uxtb	r3, r3
 8020680:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8020682:	697b      	ldr	r3, [r7, #20]
 8020684:	0a1b      	lsrs	r3, r3, #8
 8020686:	b2db      	uxtb	r3, r3
 8020688:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 802068a:	697b      	ldr	r3, [r7, #20]
 802068c:	b2db      	uxtb	r3, r3
 802068e:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8020690:	687b      	ldr	r3, [r7, #4]
 8020692:	7b1b      	ldrb	r3, [r3, #12]
 8020694:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8020696:	687b      	ldr	r3, [r7, #4]
 8020698:	7b5b      	ldrb	r3, [r3, #13]
 802069a:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 802069c:	7cfb      	ldrb	r3, [r7, #19]
 802069e:	b29b      	uxth	r3, r3
 80206a0:	f107 0208 	add.w	r2, r7, #8
 80206a4:	218b      	movs	r1, #139	; 0x8b
 80206a6:	4808      	ldr	r0, [pc, #32]	; (80206c8 <SUBGRF_SetModulationParams+0x198>)
 80206a8:	f7fb f89a 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
        break;
 80206ac:	e000      	b.n	80206b0 <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 80206ae:	bf00      	nop
    }
}
 80206b0:	bf00      	nop
 80206b2:	3718      	adds	r7, #24
 80206b4:	46bd      	mov	sp, r7
 80206b6:	bdb0      	pop	{r4, r5, r7, pc}
 80206b8:	08024b80 	.word	0x08024b80
 80206bc:	2000135d 	.word	0x2000135d
 80206c0:	3d090000 	.word	0x3d090000
 80206c4:	01e84800 	.word	0x01e84800
 80206c8:	20001dbc 	.word	0x20001dbc

080206cc <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 80206cc:	b580      	push	{r7, lr}
 80206ce:	b086      	sub	sp, #24
 80206d0:	af00      	add	r7, sp, #0
 80206d2:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 80206d4:	2300      	movs	r3, #0
 80206d6:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 80206d8:	4a48      	ldr	r2, [pc, #288]	; (80207fc <SUBGRF_SetPacketParams+0x130>)
 80206da:	f107 030c 	add.w	r3, r7, #12
 80206de:	ca07      	ldmia	r2, {r0, r1, r2}
 80206e0:	c303      	stmia	r3!, {r0, r1}
 80206e2:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 80206e4:	687b      	ldr	r3, [r7, #4]
 80206e6:	781a      	ldrb	r2, [r3, #0]
 80206e8:	4b45      	ldr	r3, [pc, #276]	; (8020800 <SUBGRF_SetPacketParams+0x134>)
 80206ea:	781b      	ldrb	r3, [r3, #0]
 80206ec:	429a      	cmp	r2, r3
 80206ee:	d004      	beq.n	80206fa <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 80206f0:	687b      	ldr	r3, [r7, #4]
 80206f2:	781b      	ldrb	r3, [r3, #0]
 80206f4:	4618      	mov	r0, r3
 80206f6:	f7ff fe8b 	bl	8020410 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 80206fa:	687b      	ldr	r3, [r7, #4]
 80206fc:	781b      	ldrb	r3, [r3, #0]
 80206fe:	2b03      	cmp	r3, #3
 8020700:	d878      	bhi.n	80207f4 <SUBGRF_SetPacketParams+0x128>
 8020702:	a201      	add	r2, pc, #4	; (adr r2, 8020708 <SUBGRF_SetPacketParams+0x3c>)
 8020704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8020708:	08020719 	.word	0x08020719
 802070c:	080207a9 	.word	0x080207a9
 8020710:	0802079d 	.word	0x0802079d
 8020714:	08020719 	.word	0x08020719
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8020718:	687b      	ldr	r3, [r7, #4]
 802071a:	7a5b      	ldrb	r3, [r3, #9]
 802071c:	2bf1      	cmp	r3, #241	; 0xf1
 802071e:	d10a      	bne.n	8020736 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8020720:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8020724:	f7ff faf0 	bl	801fd08 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8020728:	f248 0005 	movw	r0, #32773	; 0x8005
 802072c:	f7ff fb0c 	bl	801fd48 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8020730:	2302      	movs	r3, #2
 8020732:	75bb      	strb	r3, [r7, #22]
 8020734:	e011      	b.n	802075a <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8020736:	687b      	ldr	r3, [r7, #4]
 8020738:	7a5b      	ldrb	r3, [r3, #9]
 802073a:	2bf2      	cmp	r3, #242	; 0xf2
 802073c:	d10a      	bne.n	8020754 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 802073e:	f641 500f 	movw	r0, #7439	; 0x1d0f
 8020742:	f7ff fae1 	bl	801fd08 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8020746:	f241 0021 	movw	r0, #4129	; 0x1021
 802074a:	f7ff fafd 	bl	801fd48 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 802074e:	2306      	movs	r3, #6
 8020750:	75bb      	strb	r3, [r7, #22]
 8020752:	e002      	b.n	802075a <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8020754:	687b      	ldr	r3, [r7, #4]
 8020756:	7a5b      	ldrb	r3, [r3, #9]
 8020758:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 802075a:	2309      	movs	r3, #9
 802075c:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 802075e:	687b      	ldr	r3, [r7, #4]
 8020760:	885b      	ldrh	r3, [r3, #2]
 8020762:	0a1b      	lsrs	r3, r3, #8
 8020764:	b29b      	uxth	r3, r3
 8020766:	b2db      	uxtb	r3, r3
 8020768:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 802076a:	687b      	ldr	r3, [r7, #4]
 802076c:	885b      	ldrh	r3, [r3, #2]
 802076e:	b2db      	uxtb	r3, r3
 8020770:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8020772:	687b      	ldr	r3, [r7, #4]
 8020774:	791b      	ldrb	r3, [r3, #4]
 8020776:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8020778:	687b      	ldr	r3, [r7, #4]
 802077a:	795b      	ldrb	r3, [r3, #5]
 802077c:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 802077e:	687b      	ldr	r3, [r7, #4]
 8020780:	799b      	ldrb	r3, [r3, #6]
 8020782:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8020784:	687b      	ldr	r3, [r7, #4]
 8020786:	79db      	ldrb	r3, [r3, #7]
 8020788:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 802078a:	687b      	ldr	r3, [r7, #4]
 802078c:	7a1b      	ldrb	r3, [r3, #8]
 802078e:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8020790:	7dbb      	ldrb	r3, [r7, #22]
 8020792:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8020794:	687b      	ldr	r3, [r7, #4]
 8020796:	7a9b      	ldrb	r3, [r3, #10]
 8020798:	753b      	strb	r3, [r7, #20]
        break;
 802079a:	e022      	b.n	80207e2 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 802079c:	2301      	movs	r3, #1
 802079e:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 80207a0:	687b      	ldr	r3, [r7, #4]
 80207a2:	7b1b      	ldrb	r3, [r3, #12]
 80207a4:	733b      	strb	r3, [r7, #12]
        break;
 80207a6:	e01c      	b.n	80207e2 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 80207a8:	2306      	movs	r3, #6
 80207aa:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 80207ac:	687b      	ldr	r3, [r7, #4]
 80207ae:	89db      	ldrh	r3, [r3, #14]
 80207b0:	0a1b      	lsrs	r3, r3, #8
 80207b2:	b29b      	uxth	r3, r3
 80207b4:	b2db      	uxtb	r3, r3
 80207b6:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 80207b8:	687b      	ldr	r3, [r7, #4]
 80207ba:	89db      	ldrh	r3, [r3, #14]
 80207bc:	b2db      	uxtb	r3, r3
 80207be:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 80207c0:	687b      	ldr	r3, [r7, #4]
 80207c2:	7c1a      	ldrb	r2, [r3, #16]
 80207c4:	4b0f      	ldr	r3, [pc, #60]	; (8020804 <SUBGRF_SetPacketParams+0x138>)
 80207c6:	4611      	mov	r1, r2
 80207c8:	7019      	strb	r1, [r3, #0]
 80207ca:	4613      	mov	r3, r2
 80207cc:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 80207ce:	687b      	ldr	r3, [r7, #4]
 80207d0:	7c5b      	ldrb	r3, [r3, #17]
 80207d2:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 80207d4:	687b      	ldr	r3, [r7, #4]
 80207d6:	7c9b      	ldrb	r3, [r3, #18]
 80207d8:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 80207da:	687b      	ldr	r3, [r7, #4]
 80207dc:	7cdb      	ldrb	r3, [r3, #19]
 80207de:	747b      	strb	r3, [r7, #17]
        break;
 80207e0:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 80207e2:	7dfb      	ldrb	r3, [r7, #23]
 80207e4:	b29b      	uxth	r3, r3
 80207e6:	f107 020c 	add.w	r2, r7, #12
 80207ea:	218c      	movs	r1, #140	; 0x8c
 80207ec:	4806      	ldr	r0, [pc, #24]	; (8020808 <SUBGRF_SetPacketParams+0x13c>)
 80207ee:	f7fa fff7 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
 80207f2:	e000      	b.n	80207f6 <SUBGRF_SetPacketParams+0x12a>
        return;
 80207f4:	bf00      	nop
}
 80207f6:	3718      	adds	r7, #24
 80207f8:	46bd      	mov	sp, r7
 80207fa:	bd80      	pop	{r7, pc}
 80207fc:	08024b88 	.word	0x08024b88
 8020800:	2000135d 	.word	0x2000135d
 8020804:	2000135e 	.word	0x2000135e
 8020808:	20001dbc 	.word	0x20001dbc

0802080c <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 802080c:	b580      	push	{r7, lr}
 802080e:	b084      	sub	sp, #16
 8020810:	af00      	add	r7, sp, #0
 8020812:	4603      	mov	r3, r0
 8020814:	460a      	mov	r2, r1
 8020816:	71fb      	strb	r3, [r7, #7]
 8020818:	4613      	mov	r3, r2
 802081a:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 802081c:	79fb      	ldrb	r3, [r7, #7]
 802081e:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8020820:	79bb      	ldrb	r3, [r7, #6]
 8020822:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8020824:	f107 020c 	add.w	r2, r7, #12
 8020828:	2302      	movs	r3, #2
 802082a:	218f      	movs	r1, #143	; 0x8f
 802082c:	4803      	ldr	r0, [pc, #12]	; (802083c <SUBGRF_SetBufferBaseAddress+0x30>)
 802082e:	f7fa ffd7 	bl	801b7e0 <HAL_SUBGHZ_ExecSetCmd>
}
 8020832:	bf00      	nop
 8020834:	3710      	adds	r7, #16
 8020836:	46bd      	mov	sp, r7
 8020838:	bd80      	pop	{r7, pc}
 802083a:	bf00      	nop
 802083c:	20001dbc 	.word	0x20001dbc

08020840 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 8020840:	b580      	push	{r7, lr}
 8020842:	b082      	sub	sp, #8
 8020844:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 8020846:	2300      	movs	r3, #0
 8020848:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 802084a:	1d3a      	adds	r2, r7, #4
 802084c:	2301      	movs	r3, #1
 802084e:	2115      	movs	r1, #21
 8020850:	4806      	ldr	r0, [pc, #24]	; (802086c <SUBGRF_GetRssiInst+0x2c>)
 8020852:	f7fb f824 	bl	801b89e <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 8020856:	793b      	ldrb	r3, [r7, #4]
 8020858:	425b      	negs	r3, r3
 802085a:	105b      	asrs	r3, r3, #1
 802085c:	71fb      	strb	r3, [r7, #7]
    return rssi;
 802085e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8020862:	4618      	mov	r0, r3
 8020864:	3708      	adds	r7, #8
 8020866:	46bd      	mov	sp, r7
 8020868:	bd80      	pop	{r7, pc}
 802086a:	bf00      	nop
 802086c:	20001dbc 	.word	0x20001dbc

08020870 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8020870:	b580      	push	{r7, lr}
 8020872:	b084      	sub	sp, #16
 8020874:	af00      	add	r7, sp, #0
 8020876:	6078      	str	r0, [r7, #4]
 8020878:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 802087a:	f107 020c 	add.w	r2, r7, #12
 802087e:	2302      	movs	r3, #2
 8020880:	2113      	movs	r1, #19
 8020882:	4810      	ldr	r0, [pc, #64]	; (80208c4 <SUBGRF_GetRxBufferStatus+0x54>)
 8020884:	f7fb f80b 	bl	801b89e <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8020888:	f7ff fde0 	bl	802044c <SUBGRF_GetPacketType>
 802088c:	4603      	mov	r3, r0
 802088e:	2b01      	cmp	r3, #1
 8020890:	d10d      	bne.n	80208ae <SUBGRF_GetRxBufferStatus+0x3e>
 8020892:	4b0d      	ldr	r3, [pc, #52]	; (80208c8 <SUBGRF_GetRxBufferStatus+0x58>)
 8020894:	781b      	ldrb	r3, [r3, #0]
 8020896:	b2db      	uxtb	r3, r3
 8020898:	2b01      	cmp	r3, #1
 802089a:	d108      	bne.n	80208ae <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 802089c:	f240 7002 	movw	r0, #1794	; 0x702
 80208a0:	f000 f87c 	bl	802099c <SUBGRF_ReadRegister>
 80208a4:	4603      	mov	r3, r0
 80208a6:	461a      	mov	r2, r3
 80208a8:	687b      	ldr	r3, [r7, #4]
 80208aa:	701a      	strb	r2, [r3, #0]
 80208ac:	e002      	b.n	80208b4 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 80208ae:	7b3a      	ldrb	r2, [r7, #12]
 80208b0:	687b      	ldr	r3, [r7, #4]
 80208b2:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 80208b4:	7b7a      	ldrb	r2, [r7, #13]
 80208b6:	683b      	ldr	r3, [r7, #0]
 80208b8:	701a      	strb	r2, [r3, #0]
}
 80208ba:	bf00      	nop
 80208bc:	3710      	adds	r7, #16
 80208be:	46bd      	mov	sp, r7
 80208c0:	bd80      	pop	{r7, pc}
 80208c2:	bf00      	nop
 80208c4:	20001dbc 	.word	0x20001dbc
 80208c8:	2000135e 	.word	0x2000135e

080208cc <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 80208cc:	b580      	push	{r7, lr}
 80208ce:	b084      	sub	sp, #16
 80208d0:	af00      	add	r7, sp, #0
 80208d2:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 80208d4:	f107 020c 	add.w	r2, r7, #12
 80208d8:	2303      	movs	r3, #3
 80208da:	2114      	movs	r1, #20
 80208dc:	4823      	ldr	r0, [pc, #140]	; (802096c <SUBGRF_GetPacketStatus+0xa0>)
 80208de:	f7fa ffde 	bl	801b89e <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 80208e2:	f7ff fdb3 	bl	802044c <SUBGRF_GetPacketType>
 80208e6:	4603      	mov	r3, r0
 80208e8:	461a      	mov	r2, r3
 80208ea:	687b      	ldr	r3, [r7, #4]
 80208ec:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 80208ee:	687b      	ldr	r3, [r7, #4]
 80208f0:	781b      	ldrb	r3, [r3, #0]
 80208f2:	2b00      	cmp	r3, #0
 80208f4:	d002      	beq.n	80208fc <SUBGRF_GetPacketStatus+0x30>
 80208f6:	2b01      	cmp	r3, #1
 80208f8:	d013      	beq.n	8020922 <SUBGRF_GetPacketStatus+0x56>
 80208fa:	e02a      	b.n	8020952 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 80208fc:	7b3a      	ldrb	r2, [r7, #12]
 80208fe:	687b      	ldr	r3, [r7, #4]
 8020900:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8020902:	7b7b      	ldrb	r3, [r7, #13]
 8020904:	425b      	negs	r3, r3
 8020906:	105b      	asrs	r3, r3, #1
 8020908:	b25a      	sxtb	r2, r3
 802090a:	687b      	ldr	r3, [r7, #4]
 802090c:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 802090e:	7bbb      	ldrb	r3, [r7, #14]
 8020910:	425b      	negs	r3, r3
 8020912:	105b      	asrs	r3, r3, #1
 8020914:	b25a      	sxtb	r2, r3
 8020916:	687b      	ldr	r3, [r7, #4]
 8020918:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 802091a:	687b      	ldr	r3, [r7, #4]
 802091c:	2200      	movs	r2, #0
 802091e:	609a      	str	r2, [r3, #8]
            break;
 8020920:	e020      	b.n	8020964 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8020922:	7b3b      	ldrb	r3, [r7, #12]
 8020924:	425b      	negs	r3, r3
 8020926:	105b      	asrs	r3, r3, #1
 8020928:	b25a      	sxtb	r2, r3
 802092a:	687b      	ldr	r3, [r7, #4]
 802092c:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 802092e:	7b7b      	ldrb	r3, [r7, #13]
 8020930:	b25b      	sxtb	r3, r3
 8020932:	3302      	adds	r3, #2
 8020934:	109b      	asrs	r3, r3, #2
 8020936:	b25a      	sxtb	r2, r3
 8020938:	687b      	ldr	r3, [r7, #4]
 802093a:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 802093c:	7bbb      	ldrb	r3, [r7, #14]
 802093e:	425b      	negs	r3, r3
 8020940:	105b      	asrs	r3, r3, #1
 8020942:	b25a      	sxtb	r2, r3
 8020944:	687b      	ldr	r3, [r7, #4]
 8020946:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8020948:	4b09      	ldr	r3, [pc, #36]	; (8020970 <SUBGRF_GetPacketStatus+0xa4>)
 802094a:	681a      	ldr	r2, [r3, #0]
 802094c:	687b      	ldr	r3, [r7, #4]
 802094e:	611a      	str	r2, [r3, #16]
            break;
 8020950:	e008      	b.n	8020964 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8020952:	2214      	movs	r2, #20
 8020954:	2100      	movs	r1, #0
 8020956:	6878      	ldr	r0, [r7, #4]
 8020958:	f000 fca8 	bl	80212ac <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 802095c:	687b      	ldr	r3, [r7, #4]
 802095e:	220f      	movs	r2, #15
 8020960:	701a      	strb	r2, [r3, #0]
            break;
 8020962:	bf00      	nop
    }
}
 8020964:	bf00      	nop
 8020966:	3710      	adds	r7, #16
 8020968:	46bd      	mov	sp, r7
 802096a:	bd80      	pop	{r7, pc}
 802096c:	20001dbc 	.word	0x20001dbc
 8020970:	20001360 	.word	0x20001360

08020974 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8020974:	b580      	push	{r7, lr}
 8020976:	b082      	sub	sp, #8
 8020978:	af00      	add	r7, sp, #0
 802097a:	4603      	mov	r3, r0
 802097c:	460a      	mov	r2, r1
 802097e:	80fb      	strh	r3, [r7, #6]
 8020980:	4613      	mov	r3, r2
 8020982:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8020984:	1d7a      	adds	r2, r7, #5
 8020986:	88f9      	ldrh	r1, [r7, #6]
 8020988:	2301      	movs	r3, #1
 802098a:	4803      	ldr	r0, [pc, #12]	; (8020998 <SUBGRF_WriteRegister+0x24>)
 802098c:	f7fa fe68 	bl	801b660 <HAL_SUBGHZ_WriteRegisters>
}
 8020990:	bf00      	nop
 8020992:	3708      	adds	r7, #8
 8020994:	46bd      	mov	sp, r7
 8020996:	bd80      	pop	{r7, pc}
 8020998:	20001dbc 	.word	0x20001dbc

0802099c <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 802099c:	b580      	push	{r7, lr}
 802099e:	b084      	sub	sp, #16
 80209a0:	af00      	add	r7, sp, #0
 80209a2:	4603      	mov	r3, r0
 80209a4:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 80209a6:	f107 020f 	add.w	r2, r7, #15
 80209aa:	88f9      	ldrh	r1, [r7, #6]
 80209ac:	2301      	movs	r3, #1
 80209ae:	4804      	ldr	r0, [pc, #16]	; (80209c0 <SUBGRF_ReadRegister+0x24>)
 80209b0:	f7fa feb5 	bl	801b71e <HAL_SUBGHZ_ReadRegisters>
    return data;
 80209b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80209b6:	4618      	mov	r0, r3
 80209b8:	3710      	adds	r7, #16
 80209ba:	46bd      	mov	sp, r7
 80209bc:	bd80      	pop	{r7, pc}
 80209be:	bf00      	nop
 80209c0:	20001dbc 	.word	0x20001dbc

080209c4 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 80209c4:	b580      	push	{r7, lr}
 80209c6:	b082      	sub	sp, #8
 80209c8:	af00      	add	r7, sp, #0
 80209ca:	4603      	mov	r3, r0
 80209cc:	6039      	str	r1, [r7, #0]
 80209ce:	80fb      	strh	r3, [r7, #6]
 80209d0:	4613      	mov	r3, r2
 80209d2:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 80209d4:	88bb      	ldrh	r3, [r7, #4]
 80209d6:	88f9      	ldrh	r1, [r7, #6]
 80209d8:	683a      	ldr	r2, [r7, #0]
 80209da:	4803      	ldr	r0, [pc, #12]	; (80209e8 <SUBGRF_WriteRegisters+0x24>)
 80209dc:	f7fa fe40 	bl	801b660 <HAL_SUBGHZ_WriteRegisters>
}
 80209e0:	bf00      	nop
 80209e2:	3708      	adds	r7, #8
 80209e4:	46bd      	mov	sp, r7
 80209e6:	bd80      	pop	{r7, pc}
 80209e8:	20001dbc 	.word	0x20001dbc

080209ec <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 80209ec:	b580      	push	{r7, lr}
 80209ee:	b082      	sub	sp, #8
 80209f0:	af00      	add	r7, sp, #0
 80209f2:	4603      	mov	r3, r0
 80209f4:	6039      	str	r1, [r7, #0]
 80209f6:	80fb      	strh	r3, [r7, #6]
 80209f8:	4613      	mov	r3, r2
 80209fa:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 80209fc:	88bb      	ldrh	r3, [r7, #4]
 80209fe:	88f9      	ldrh	r1, [r7, #6]
 8020a00:	683a      	ldr	r2, [r7, #0]
 8020a02:	4803      	ldr	r0, [pc, #12]	; (8020a10 <SUBGRF_ReadRegisters+0x24>)
 8020a04:	f7fa fe8b 	bl	801b71e <HAL_SUBGHZ_ReadRegisters>
}
 8020a08:	bf00      	nop
 8020a0a:	3708      	adds	r7, #8
 8020a0c:	46bd      	mov	sp, r7
 8020a0e:	bd80      	pop	{r7, pc}
 8020a10:	20001dbc 	.word	0x20001dbc

08020a14 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8020a14:	b580      	push	{r7, lr}
 8020a16:	b082      	sub	sp, #8
 8020a18:	af00      	add	r7, sp, #0
 8020a1a:	4603      	mov	r3, r0
 8020a1c:	6039      	str	r1, [r7, #0]
 8020a1e:	71fb      	strb	r3, [r7, #7]
 8020a20:	4613      	mov	r3, r2
 8020a22:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8020a24:	79bb      	ldrb	r3, [r7, #6]
 8020a26:	b29b      	uxth	r3, r3
 8020a28:	79f9      	ldrb	r1, [r7, #7]
 8020a2a:	683a      	ldr	r2, [r7, #0]
 8020a2c:	4803      	ldr	r0, [pc, #12]	; (8020a3c <SUBGRF_WriteBuffer+0x28>)
 8020a2e:	f7fa ff8a 	bl	801b946 <HAL_SUBGHZ_WriteBuffer>
}
 8020a32:	bf00      	nop
 8020a34:	3708      	adds	r7, #8
 8020a36:	46bd      	mov	sp, r7
 8020a38:	bd80      	pop	{r7, pc}
 8020a3a:	bf00      	nop
 8020a3c:	20001dbc 	.word	0x20001dbc

08020a40 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8020a40:	b580      	push	{r7, lr}
 8020a42:	b082      	sub	sp, #8
 8020a44:	af00      	add	r7, sp, #0
 8020a46:	4603      	mov	r3, r0
 8020a48:	6039      	str	r1, [r7, #0]
 8020a4a:	71fb      	strb	r3, [r7, #7]
 8020a4c:	4613      	mov	r3, r2
 8020a4e:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8020a50:	79bb      	ldrb	r3, [r7, #6]
 8020a52:	b29b      	uxth	r3, r3
 8020a54:	79f9      	ldrb	r1, [r7, #7]
 8020a56:	683a      	ldr	r2, [r7, #0]
 8020a58:	4803      	ldr	r0, [pc, #12]	; (8020a68 <SUBGRF_ReadBuffer+0x28>)
 8020a5a:	f7fa ffc7 	bl	801b9ec <HAL_SUBGHZ_ReadBuffer>
}
 8020a5e:	bf00      	nop
 8020a60:	3708      	adds	r7, #8
 8020a62:	46bd      	mov	sp, r7
 8020a64:	bd80      	pop	{r7, pc}
 8020a66:	bf00      	nop
 8020a68:	20001dbc 	.word	0x20001dbc

08020a6c <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8020a6c:	b580      	push	{r7, lr}
 8020a6e:	b084      	sub	sp, #16
 8020a70:	af00      	add	r7, sp, #0
 8020a72:	4603      	mov	r3, r0
 8020a74:	460a      	mov	r2, r1
 8020a76:	71fb      	strb	r3, [r7, #7]
 8020a78:	4613      	mov	r3, r2
 8020a7a:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8020a7c:	2301      	movs	r3, #1
 8020a7e:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8020a80:	79bb      	ldrb	r3, [r7, #6]
 8020a82:	2b01      	cmp	r3, #1
 8020a84:	d10d      	bne.n	8020aa2 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8020a86:	79fb      	ldrb	r3, [r7, #7]
 8020a88:	2b01      	cmp	r3, #1
 8020a8a:	d104      	bne.n	8020a96 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8020a8c:	2302      	movs	r3, #2
 8020a8e:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8020a90:	2004      	movs	r0, #4
 8020a92:	f000 f8df 	bl	8020c54 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8020a96:	79fb      	ldrb	r3, [r7, #7]
 8020a98:	2b02      	cmp	r3, #2
 8020a9a:	d107      	bne.n	8020aac <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8020a9c:	2303      	movs	r3, #3
 8020a9e:	73fb      	strb	r3, [r7, #15]
 8020aa0:	e004      	b.n	8020aac <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8020aa2:	79bb      	ldrb	r3, [r7, #6]
 8020aa4:	2b00      	cmp	r3, #0
 8020aa6:	d101      	bne.n	8020aac <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8020aa8:	2301      	movs	r3, #1
 8020aaa:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8020aac:	7bfb      	ldrb	r3, [r7, #15]
 8020aae:	4618      	mov	r0, r3
 8020ab0:	f7f0 fe54 	bl	801175c <RBI_ConfigRFSwitch>
}
 8020ab4:	bf00      	nop
 8020ab6:	3710      	adds	r7, #16
 8020ab8:	46bd      	mov	sp, r7
 8020aba:	bd80      	pop	{r7, pc}

08020abc <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 8020abc:	b580      	push	{r7, lr}
 8020abe:	b084      	sub	sp, #16
 8020ac0:	af00      	add	r7, sp, #0
 8020ac2:	4603      	mov	r3, r0
 8020ac4:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8020ac6:	2301      	movs	r3, #1
 8020ac8:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8020aca:	f7f0 feb7 	bl	801183c <RBI_GetTxConfig>
 8020ace:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8020ad0:	68bb      	ldr	r3, [r7, #8]
 8020ad2:	2b02      	cmp	r3, #2
 8020ad4:	d016      	beq.n	8020b04 <SUBGRF_SetRfTxPower+0x48>
 8020ad6:	68bb      	ldr	r3, [r7, #8]
 8020ad8:	2b02      	cmp	r3, #2
 8020ada:	dc16      	bgt.n	8020b0a <SUBGRF_SetRfTxPower+0x4e>
 8020adc:	68bb      	ldr	r3, [r7, #8]
 8020ade:	2b00      	cmp	r3, #0
 8020ae0:	d003      	beq.n	8020aea <SUBGRF_SetRfTxPower+0x2e>
 8020ae2:	68bb      	ldr	r3, [r7, #8]
 8020ae4:	2b01      	cmp	r3, #1
 8020ae6:	d00a      	beq.n	8020afe <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8020ae8:	e00f      	b.n	8020b0a <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 8020aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8020aee:	2b0f      	cmp	r3, #15
 8020af0:	dd02      	ble.n	8020af8 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8020af2:	2302      	movs	r3, #2
 8020af4:	73fb      	strb	r3, [r7, #15]
            break;
 8020af6:	e009      	b.n	8020b0c <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8020af8:	2301      	movs	r3, #1
 8020afa:	73fb      	strb	r3, [r7, #15]
            break;
 8020afc:	e006      	b.n	8020b0c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 8020afe:	2301      	movs	r3, #1
 8020b00:	73fb      	strb	r3, [r7, #15]
            break;
 8020b02:	e003      	b.n	8020b0c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8020b04:	2302      	movs	r3, #2
 8020b06:	73fb      	strb	r3, [r7, #15]
            break;
 8020b08:	e000      	b.n	8020b0c <SUBGRF_SetRfTxPower+0x50>
            break;
 8020b0a:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8020b0c:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8020b10:	7bfb      	ldrb	r3, [r7, #15]
 8020b12:	2202      	movs	r2, #2
 8020b14:	4618      	mov	r0, r3
 8020b16:	f7ff fca3 	bl	8020460 <SUBGRF_SetTxParams>

    return paSelect;
 8020b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8020b1c:	4618      	mov	r0, r3
 8020b1e:	3710      	adds	r7, #16
 8020b20:	46bd      	mov	sp, r7
 8020b22:	bd80      	pop	{r7, pc}

08020b24 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8020b24:	b580      	push	{r7, lr}
 8020b26:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 8020b28:	f7f0 fe8f 	bl	801184a <RBI_GetWakeUpTime>
 8020b2c:	4603      	mov	r3, r0
}
 8020b2e:	4618      	mov	r0, r3
 8020b30:	bd80      	pop	{r7, pc}
	...

08020b34 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8020b34:	b580      	push	{r7, lr}
 8020b36:	b082      	sub	sp, #8
 8020b38:	af00      	add	r7, sp, #0
 8020b3a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8020b3c:	4b03      	ldr	r3, [pc, #12]	; (8020b4c <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8020b3e:	681b      	ldr	r3, [r3, #0]
 8020b40:	2001      	movs	r0, #1
 8020b42:	4798      	blx	r3
}
 8020b44:	bf00      	nop
 8020b46:	3708      	adds	r7, #8
 8020b48:	46bd      	mov	sp, r7
 8020b4a:	bd80      	pop	{r7, pc}
 8020b4c:	20001368 	.word	0x20001368

08020b50 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8020b50:	b580      	push	{r7, lr}
 8020b52:	b082      	sub	sp, #8
 8020b54:	af00      	add	r7, sp, #0
 8020b56:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8020b58:	4b03      	ldr	r3, [pc, #12]	; (8020b68 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8020b5a:	681b      	ldr	r3, [r3, #0]
 8020b5c:	2002      	movs	r0, #2
 8020b5e:	4798      	blx	r3
}
 8020b60:	bf00      	nop
 8020b62:	3708      	adds	r7, #8
 8020b64:	46bd      	mov	sp, r7
 8020b66:	bd80      	pop	{r7, pc}
 8020b68:	20001368 	.word	0x20001368

08020b6c <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8020b6c:	b580      	push	{r7, lr}
 8020b6e:	b082      	sub	sp, #8
 8020b70:	af00      	add	r7, sp, #0
 8020b72:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8020b74:	4b03      	ldr	r3, [pc, #12]	; (8020b84 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8020b76:	681b      	ldr	r3, [r3, #0]
 8020b78:	2040      	movs	r0, #64	; 0x40
 8020b7a:	4798      	blx	r3
}
 8020b7c:	bf00      	nop
 8020b7e:	3708      	adds	r7, #8
 8020b80:	46bd      	mov	sp, r7
 8020b82:	bd80      	pop	{r7, pc}
 8020b84:	20001368 	.word	0x20001368

08020b88 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8020b88:	b580      	push	{r7, lr}
 8020b8a:	b082      	sub	sp, #8
 8020b8c:	af00      	add	r7, sp, #0
 8020b8e:	6078      	str	r0, [r7, #4]
 8020b90:	460b      	mov	r3, r1
 8020b92:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8020b94:	78fb      	ldrb	r3, [r7, #3]
 8020b96:	2b00      	cmp	r3, #0
 8020b98:	d002      	beq.n	8020ba0 <HAL_SUBGHZ_CADStatusCallback+0x18>
 8020b9a:	2b01      	cmp	r3, #1
 8020b9c:	d005      	beq.n	8020baa <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8020b9e:	e00a      	b.n	8020bb6 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8020ba0:	4b07      	ldr	r3, [pc, #28]	; (8020bc0 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8020ba2:	681b      	ldr	r3, [r3, #0]
 8020ba4:	2080      	movs	r0, #128	; 0x80
 8020ba6:	4798      	blx	r3
            break;
 8020ba8:	e005      	b.n	8020bb6 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8020baa:	4b05      	ldr	r3, [pc, #20]	; (8020bc0 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8020bac:	681b      	ldr	r3, [r3, #0]
 8020bae:	f44f 7080 	mov.w	r0, #256	; 0x100
 8020bb2:	4798      	blx	r3
            break;
 8020bb4:	bf00      	nop
    }
}
 8020bb6:	bf00      	nop
 8020bb8:	3708      	adds	r7, #8
 8020bba:	46bd      	mov	sp, r7
 8020bbc:	bd80      	pop	{r7, pc}
 8020bbe:	bf00      	nop
 8020bc0:	20001368 	.word	0x20001368

08020bc4 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8020bc4:	b580      	push	{r7, lr}
 8020bc6:	b082      	sub	sp, #8
 8020bc8:	af00      	add	r7, sp, #0
 8020bca:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8020bcc:	4b04      	ldr	r3, [pc, #16]	; (8020be0 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8020bce:	681b      	ldr	r3, [r3, #0]
 8020bd0:	f44f 7000 	mov.w	r0, #512	; 0x200
 8020bd4:	4798      	blx	r3
}
 8020bd6:	bf00      	nop
 8020bd8:	3708      	adds	r7, #8
 8020bda:	46bd      	mov	sp, r7
 8020bdc:	bd80      	pop	{r7, pc}
 8020bde:	bf00      	nop
 8020be0:	20001368 	.word	0x20001368

08020be4 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8020be4:	b580      	push	{r7, lr}
 8020be6:	b082      	sub	sp, #8
 8020be8:	af00      	add	r7, sp, #0
 8020bea:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8020bec:	4b03      	ldr	r3, [pc, #12]	; (8020bfc <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8020bee:	681b      	ldr	r3, [r3, #0]
 8020bf0:	2020      	movs	r0, #32
 8020bf2:	4798      	blx	r3
}
 8020bf4:	bf00      	nop
 8020bf6:	3708      	adds	r7, #8
 8020bf8:	46bd      	mov	sp, r7
 8020bfa:	bd80      	pop	{r7, pc}
 8020bfc:	20001368 	.word	0x20001368

08020c00 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8020c00:	b580      	push	{r7, lr}
 8020c02:	b082      	sub	sp, #8
 8020c04:	af00      	add	r7, sp, #0
 8020c06:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8020c08:	4b03      	ldr	r3, [pc, #12]	; (8020c18 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8020c0a:	681b      	ldr	r3, [r3, #0]
 8020c0c:	2004      	movs	r0, #4
 8020c0e:	4798      	blx	r3
}
 8020c10:	bf00      	nop
 8020c12:	3708      	adds	r7, #8
 8020c14:	46bd      	mov	sp, r7
 8020c16:	bd80      	pop	{r7, pc}
 8020c18:	20001368 	.word	0x20001368

08020c1c <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8020c1c:	b580      	push	{r7, lr}
 8020c1e:	b082      	sub	sp, #8
 8020c20:	af00      	add	r7, sp, #0
 8020c22:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8020c24:	4b03      	ldr	r3, [pc, #12]	; (8020c34 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8020c26:	681b      	ldr	r3, [r3, #0]
 8020c28:	2008      	movs	r0, #8
 8020c2a:	4798      	blx	r3
}
 8020c2c:	bf00      	nop
 8020c2e:	3708      	adds	r7, #8
 8020c30:	46bd      	mov	sp, r7
 8020c32:	bd80      	pop	{r7, pc}
 8020c34:	20001368 	.word	0x20001368

08020c38 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8020c38:	b580      	push	{r7, lr}
 8020c3a:	b082      	sub	sp, #8
 8020c3c:	af00      	add	r7, sp, #0
 8020c3e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8020c40:	4b03      	ldr	r3, [pc, #12]	; (8020c50 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8020c42:	681b      	ldr	r3, [r3, #0]
 8020c44:	2010      	movs	r0, #16
 8020c46:	4798      	blx	r3
}
 8020c48:	bf00      	nop
 8020c4a:	3708      	adds	r7, #8
 8020c4c:	46bd      	mov	sp, r7
 8020c4e:	bd80      	pop	{r7, pc}
 8020c50:	20001368 	.word	0x20001368

08020c54 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8020c54:	b580      	push	{r7, lr}
 8020c56:	b084      	sub	sp, #16
 8020c58:	af00      	add	r7, sp, #0
 8020c5a:	4603      	mov	r3, r0
 8020c5c:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 8020c5e:	f7f0 fe02 	bl	8011866 <RBI_IsDCDC>
 8020c62:	4603      	mov	r3, r0
 8020c64:	2b01      	cmp	r3, #1
 8020c66:	d112      	bne.n	8020c8e <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8020c68:	f640 1023 	movw	r0, #2339	; 0x923
 8020c6c:	f7ff fe96 	bl	802099c <SUBGRF_ReadRegister>
 8020c70:	4603      	mov	r3, r0
 8020c72:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8020c74:	7bfb      	ldrb	r3, [r7, #15]
 8020c76:	f023 0306 	bic.w	r3, r3, #6
 8020c7a:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8020c7c:	7bfa      	ldrb	r2, [r7, #15]
 8020c7e:	79fb      	ldrb	r3, [r7, #7]
 8020c80:	4313      	orrs	r3, r2
 8020c82:	b2db      	uxtb	r3, r3
 8020c84:	4619      	mov	r1, r3
 8020c86:	f640 1023 	movw	r0, #2339	; 0x923
 8020c8a:	f7ff fe73 	bl	8020974 <SUBGRF_WriteRegister>
  }
}
 8020c8e:	bf00      	nop
 8020c90:	3710      	adds	r7, #16
 8020c92:	46bd      	mov	sp, r7
 8020c94:	bd80      	pop	{r7, pc}
	...

08020c98 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 8020c98:	b580      	push	{r7, lr}
 8020c9a:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 8020c9c:	2218      	movs	r2, #24
 8020c9e:	2100      	movs	r1, #0
 8020ca0:	4807      	ldr	r0, [pc, #28]	; (8020cc0 <UTIL_ADV_TRACE_Init+0x28>)
 8020ca2:	f000 fb03 	bl	80212ac <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 8020ca6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8020caa:	2100      	movs	r1, #0
 8020cac:	4805      	ldr	r0, [pc, #20]	; (8020cc4 <UTIL_ADV_TRACE_Init+0x2c>)
 8020cae:	f000 fafd 	bl	80212ac <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 8020cb2:	4b05      	ldr	r3, [pc, #20]	; (8020cc8 <UTIL_ADV_TRACE_Init+0x30>)
 8020cb4:	681b      	ldr	r3, [r3, #0]
 8020cb6:	4805      	ldr	r0, [pc, #20]	; (8020ccc <UTIL_ADV_TRACE_Init+0x34>)
 8020cb8:	4798      	blx	r3
 8020cba:	4603      	mov	r3, r0
}
 8020cbc:	4618      	mov	r0, r3
 8020cbe:	bd80      	pop	{r7, pc}
 8020cc0:	2000136c 	.word	0x2000136c
 8020cc4:	20001384 	.word	0x20001384
 8020cc8:	08024dd4 	.word	0x08024dd4
 8020ccc:	08020f15 	.word	0x08020f15

08020cd0 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 8020cd0:	b408      	push	{r3}
 8020cd2:	b580      	push	{r7, lr}
 8020cd4:	b08d      	sub	sp, #52	; 0x34
 8020cd6:	af00      	add	r7, sp, #0
 8020cd8:	60f8      	str	r0, [r7, #12]
 8020cda:	60b9      	str	r1, [r7, #8]
 8020cdc:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 8020cde:	2300      	movs	r3, #0
 8020ce0:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 8020ce2:	2300      	movs	r3, #0
 8020ce4:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8020ce6:	4b38      	ldr	r3, [pc, #224]	; (8020dc8 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8020ce8:	7a1b      	ldrb	r3, [r3, #8]
 8020cea:	461a      	mov	r2, r3
 8020cec:	68fb      	ldr	r3, [r7, #12]
 8020cee:	4293      	cmp	r3, r2
 8020cf0:	d902      	bls.n	8020cf8 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 8020cf2:	f06f 0304 	mvn.w	r3, #4
 8020cf6:	e05f      	b.n	8020db8 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8020cf8:	4b33      	ldr	r3, [pc, #204]	; (8020dc8 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8020cfa:	68da      	ldr	r2, [r3, #12]
 8020cfc:	68bb      	ldr	r3, [r7, #8]
 8020cfe:	4013      	ands	r3, r2
 8020d00:	68ba      	ldr	r2, [r7, #8]
 8020d02:	429a      	cmp	r2, r3
 8020d04:	d002      	beq.n	8020d0c <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 8020d06:	f06f 0305 	mvn.w	r3, #5
 8020d0a:	e055      	b.n	8020db8 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8020d0c:	4b2e      	ldr	r3, [pc, #184]	; (8020dc8 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8020d0e:	685b      	ldr	r3, [r3, #4]
 8020d10:	2b00      	cmp	r3, #0
 8020d12:	d00a      	beq.n	8020d2a <UTIL_ADV_TRACE_COND_FSend+0x5a>
 8020d14:	687b      	ldr	r3, [r7, #4]
 8020d16:	2b00      	cmp	r3, #0
 8020d18:	d007      	beq.n	8020d2a <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8020d1a:	4b2b      	ldr	r3, [pc, #172]	; (8020dc8 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8020d1c:	685b      	ldr	r3, [r3, #4]
 8020d1e:	f107 0116 	add.w	r1, r7, #22
 8020d22:	f107 0218 	add.w	r2, r7, #24
 8020d26:	4610      	mov	r0, r2
 8020d28:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 8020d2a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8020d2e:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8020d30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020d32:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8020d34:	f44f 7180 	mov.w	r1, #256	; 0x100
 8020d38:	4824      	ldr	r0, [pc, #144]	; (8020dcc <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 8020d3a:	f000 ffef 	bl	8021d1c <tiny_vsnprintf_like>
 8020d3e:	4603      	mov	r3, r0
 8020d40:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 8020d42:	f000 f9f1 	bl	8021128 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 8020d46:	8afa      	ldrh	r2, [r7, #22]
 8020d48:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8020d4a:	4413      	add	r3, r2
 8020d4c:	b29b      	uxth	r3, r3
 8020d4e:	f107 0214 	add.w	r2, r7, #20
 8020d52:	4611      	mov	r1, r2
 8020d54:	4618      	mov	r0, r3
 8020d56:	f000 f969 	bl	802102c <TRACE_AllocateBufer>
 8020d5a:	4603      	mov	r3, r0
 8020d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8020d60:	d026      	beq.n	8020db0 <UTIL_ADV_TRACE_COND_FSend+0xe0>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 8020d62:	2300      	movs	r3, #0
 8020d64:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8020d66:	e00f      	b.n	8020d88 <UTIL_ADV_TRACE_COND_FSend+0xb8>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8020d68:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8020d6a:	8aba      	ldrh	r2, [r7, #20]
 8020d6c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8020d70:	440b      	add	r3, r1
 8020d72:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 8020d76:	4b16      	ldr	r3, [pc, #88]	; (8020dd0 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 8020d78:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 8020d7a:	8abb      	ldrh	r3, [r7, #20]
 8020d7c:	3301      	adds	r3, #1
 8020d7e:	b29b      	uxth	r3, r3
 8020d80:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 8020d82:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8020d84:	3301      	adds	r3, #1
 8020d86:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8020d88:	8afb      	ldrh	r3, [r7, #22]
 8020d8a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8020d8c:	429a      	cmp	r2, r3
 8020d8e:	d3eb      	bcc.n	8020d68 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8020d90:	8abb      	ldrh	r3, [r7, #20]
 8020d92:	461a      	mov	r2, r3
 8020d94:	4b0e      	ldr	r3, [pc, #56]	; (8020dd0 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 8020d96:	18d0      	adds	r0, r2, r3
 8020d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020d9a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8020d9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8020da0:	f000 ffbc 	bl	8021d1c <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 8020da4:	f000 f9de 	bl	8021164 <TRACE_UnLock>

    return TRACE_Send();
 8020da8:	f000 f830 	bl	8020e0c <TRACE_Send>
 8020dac:	4603      	mov	r3, r0
 8020dae:	e003      	b.n	8020db8 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 8020db0:	f000 f9d8 	bl	8021164 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 8020db4:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 8020db8:	4618      	mov	r0, r3
 8020dba:	3734      	adds	r7, #52	; 0x34
 8020dbc:	46bd      	mov	sp, r7
 8020dbe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8020dc2:	b001      	add	sp, #4
 8020dc4:	4770      	bx	lr
 8020dc6:	bf00      	nop
 8020dc8:	2000136c 	.word	0x2000136c
 8020dcc:	20001584 	.word	0x20001584
 8020dd0:	20001384 	.word	0x20001384

08020dd4 <UTIL_ADV_TRACE_SetVerboseLevel>:
{
  ADV_TRACE_Ctx.timestamp_func = *cb;
}

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 8020dd4:	b480      	push	{r7}
 8020dd6:	b083      	sub	sp, #12
 8020dd8:	af00      	add	r7, sp, #0
 8020dda:	4603      	mov	r3, r0
 8020ddc:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8020dde:	4a04      	ldr	r2, [pc, #16]	; (8020df0 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 8020de0:	79fb      	ldrb	r3, [r7, #7]
 8020de2:	7213      	strb	r3, [r2, #8]
}
 8020de4:	bf00      	nop
 8020de6:	370c      	adds	r7, #12
 8020de8:	46bd      	mov	sp, r7
 8020dea:	bc80      	pop	{r7}
 8020dec:	4770      	bx	lr
 8020dee:	bf00      	nop
 8020df0:	2000136c 	.word	0x2000136c

08020df4 <UTIL_ADV_TRACE_PreSendHook>:
  ADV_TRACE_Ctx.RegionMask &= ~Region;
}
#endif

__WEAK void UTIL_ADV_TRACE_PreSendHook(void)
{
 8020df4:	b480      	push	{r7}
 8020df6:	af00      	add	r7, sp, #0
}
 8020df8:	bf00      	nop
 8020dfa:	46bd      	mov	sp, r7
 8020dfc:	bc80      	pop	{r7}
 8020dfe:	4770      	bx	lr

08020e00 <UTIL_ADV_TRACE_PostSendHook>:

__WEAK void UTIL_ADV_TRACE_PostSendHook(void)
{
 8020e00:	b480      	push	{r7}
 8020e02:	af00      	add	r7, sp, #0
}
 8020e04:	bf00      	nop
 8020e06:	46bd      	mov	sp, r7
 8020e08:	bc80      	pop	{r7}
 8020e0a:	4770      	bx	lr

08020e0c <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 8020e0c:	b580      	push	{r7, lr}
 8020e0e:	b088      	sub	sp, #32
 8020e10:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 8020e12:	2300      	movs	r3, #0
 8020e14:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 8020e16:	2300      	movs	r3, #0
 8020e18:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020e1a:	f3ef 8310 	mrs	r3, PRIMASK
 8020e1e:	613b      	str	r3, [r7, #16]
  return(result);
 8020e20:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8020e22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8020e24:	b672      	cpsid	i
}
 8020e26:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 8020e28:	f000 f9ba 	bl	80211a0 <TRACE_IsLocked>
 8020e2c:	4603      	mov	r3, r0
 8020e2e:	2b00      	cmp	r3, #0
 8020e30:	d15d      	bne.n	8020eee <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 8020e32:	f000 f979 	bl	8021128 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8020e36:	4b34      	ldr	r3, [pc, #208]	; (8020f08 <TRACE_Send+0xfc>)
 8020e38:	8a1a      	ldrh	r2, [r3, #16]
 8020e3a:	4b33      	ldr	r3, [pc, #204]	; (8020f08 <TRACE_Send+0xfc>)
 8020e3c:	8a5b      	ldrh	r3, [r3, #18]
 8020e3e:	429a      	cmp	r2, r3
 8020e40:	d04d      	beq.n	8020ede <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8020e42:	4b31      	ldr	r3, [pc, #196]	; (8020f08 <TRACE_Send+0xfc>)
 8020e44:	789b      	ldrb	r3, [r3, #2]
 8020e46:	2b01      	cmp	r3, #1
 8020e48:	d117      	bne.n	8020e7a <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8020e4a:	4b2f      	ldr	r3, [pc, #188]	; (8020f08 <TRACE_Send+0xfc>)
 8020e4c:	881a      	ldrh	r2, [r3, #0]
 8020e4e:	4b2e      	ldr	r3, [pc, #184]	; (8020f08 <TRACE_Send+0xfc>)
 8020e50:	8a1b      	ldrh	r3, [r3, #16]
 8020e52:	1ad3      	subs	r3, r2, r3
 8020e54:	b29a      	uxth	r2, r3
 8020e56:	4b2c      	ldr	r3, [pc, #176]	; (8020f08 <TRACE_Send+0xfc>)
 8020e58:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8020e5a:	4b2b      	ldr	r3, [pc, #172]	; (8020f08 <TRACE_Send+0xfc>)
 8020e5c:	2202      	movs	r2, #2
 8020e5e:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8020e60:	4b29      	ldr	r3, [pc, #164]	; (8020f08 <TRACE_Send+0xfc>)
 8020e62:	2200      	movs	r2, #0
 8020e64:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8020e66:	4b28      	ldr	r3, [pc, #160]	; (8020f08 <TRACE_Send+0xfc>)
 8020e68:	8a9b      	ldrh	r3, [r3, #20]
 8020e6a:	2b00      	cmp	r3, #0
 8020e6c:	d105      	bne.n	8020e7a <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8020e6e:	4b26      	ldr	r3, [pc, #152]	; (8020f08 <TRACE_Send+0xfc>)
 8020e70:	2200      	movs	r2, #0
 8020e72:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 8020e74:	4b24      	ldr	r3, [pc, #144]	; (8020f08 <TRACE_Send+0xfc>)
 8020e76:	2200      	movs	r2, #0
 8020e78:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8020e7a:	4b23      	ldr	r3, [pc, #140]	; (8020f08 <TRACE_Send+0xfc>)
 8020e7c:	789b      	ldrb	r3, [r3, #2]
 8020e7e:	2b00      	cmp	r3, #0
 8020e80:	d115      	bne.n	8020eae <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8020e82:	4b21      	ldr	r3, [pc, #132]	; (8020f08 <TRACE_Send+0xfc>)
 8020e84:	8a5a      	ldrh	r2, [r3, #18]
 8020e86:	4b20      	ldr	r3, [pc, #128]	; (8020f08 <TRACE_Send+0xfc>)
 8020e88:	8a1b      	ldrh	r3, [r3, #16]
 8020e8a:	429a      	cmp	r2, r3
 8020e8c:	d908      	bls.n	8020ea0 <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8020e8e:	4b1e      	ldr	r3, [pc, #120]	; (8020f08 <TRACE_Send+0xfc>)
 8020e90:	8a5a      	ldrh	r2, [r3, #18]
 8020e92:	4b1d      	ldr	r3, [pc, #116]	; (8020f08 <TRACE_Send+0xfc>)
 8020e94:	8a1b      	ldrh	r3, [r3, #16]
 8020e96:	1ad3      	subs	r3, r2, r3
 8020e98:	b29a      	uxth	r2, r3
 8020e9a:	4b1b      	ldr	r3, [pc, #108]	; (8020f08 <TRACE_Send+0xfc>)
 8020e9c:	829a      	strh	r2, [r3, #20]
 8020e9e:	e006      	b.n	8020eae <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8020ea0:	4b19      	ldr	r3, [pc, #100]	; (8020f08 <TRACE_Send+0xfc>)
 8020ea2:	8a1b      	ldrh	r3, [r3, #16]
 8020ea4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8020ea8:	b29a      	uxth	r2, r3
 8020eaa:	4b17      	ldr	r3, [pc, #92]	; (8020f08 <TRACE_Send+0xfc>)
 8020eac:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8020eae:	4b16      	ldr	r3, [pc, #88]	; (8020f08 <TRACE_Send+0xfc>)
 8020eb0:	8a1b      	ldrh	r3, [r3, #16]
 8020eb2:	461a      	mov	r2, r3
 8020eb4:	4b15      	ldr	r3, [pc, #84]	; (8020f0c <TRACE_Send+0x100>)
 8020eb6:	4413      	add	r3, r2
 8020eb8:	61bb      	str	r3, [r7, #24]
 8020eba:	697b      	ldr	r3, [r7, #20]
 8020ebc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020ebe:	68fb      	ldr	r3, [r7, #12]
 8020ec0:	f383 8810 	msr	PRIMASK, r3
}
 8020ec4:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 8020ec6:	f7ff ff95 	bl	8020df4 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8020eca:	4b11      	ldr	r3, [pc, #68]	; (8020f10 <TRACE_Send+0x104>)
 8020ecc:	68db      	ldr	r3, [r3, #12]
 8020ece:	4a0e      	ldr	r2, [pc, #56]	; (8020f08 <TRACE_Send+0xfc>)
 8020ed0:	8a92      	ldrh	r2, [r2, #20]
 8020ed2:	4611      	mov	r1, r2
 8020ed4:	69b8      	ldr	r0, [r7, #24]
 8020ed6:	4798      	blx	r3
 8020ed8:	4603      	mov	r3, r0
 8020eda:	77fb      	strb	r3, [r7, #31]
 8020edc:	e00d      	b.n	8020efa <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 8020ede:	f000 f941 	bl	8021164 <TRACE_UnLock>
 8020ee2:	697b      	ldr	r3, [r7, #20]
 8020ee4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020ee6:	68bb      	ldr	r3, [r7, #8]
 8020ee8:	f383 8810 	msr	PRIMASK, r3
}
 8020eec:	e005      	b.n	8020efa <TRACE_Send+0xee>
 8020eee:	697b      	ldr	r3, [r7, #20]
 8020ef0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020ef2:	687b      	ldr	r3, [r7, #4]
 8020ef4:	f383 8810 	msr	PRIMASK, r3
}
 8020ef8:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 8020efa:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8020efe:	4618      	mov	r0, r3
 8020f00:	3720      	adds	r7, #32
 8020f02:	46bd      	mov	sp, r7
 8020f04:	bd80      	pop	{r7, pc}
 8020f06:	bf00      	nop
 8020f08:	2000136c 	.word	0x2000136c
 8020f0c:	20001384 	.word	0x20001384
 8020f10:	08024dd4 	.word	0x08024dd4

08020f14 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 8020f14:	b580      	push	{r7, lr}
 8020f16:	b088      	sub	sp, #32
 8020f18:	af00      	add	r7, sp, #0
 8020f1a:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 8020f1c:	2300      	movs	r3, #0
 8020f1e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020f20:	f3ef 8310 	mrs	r3, PRIMASK
 8020f24:	617b      	str	r3, [r7, #20]
  return(result);
 8020f26:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8020f28:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8020f2a:	b672      	cpsid	i
}
 8020f2c:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8020f2e:	4b3c      	ldr	r3, [pc, #240]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f30:	789b      	ldrb	r3, [r3, #2]
 8020f32:	2b02      	cmp	r3, #2
 8020f34:	d106      	bne.n	8020f44 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8020f36:	4b3a      	ldr	r3, [pc, #232]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f38:	2200      	movs	r2, #0
 8020f3a:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 8020f3c:	4b38      	ldr	r3, [pc, #224]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f3e:	2200      	movs	r2, #0
 8020f40:	821a      	strh	r2, [r3, #16]
 8020f42:	e00a      	b.n	8020f5a <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8020f44:	4b36      	ldr	r3, [pc, #216]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f46:	8a1a      	ldrh	r2, [r3, #16]
 8020f48:	4b35      	ldr	r3, [pc, #212]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f4a:	8a9b      	ldrh	r3, [r3, #20]
 8020f4c:	4413      	add	r3, r2
 8020f4e:	b29b      	uxth	r3, r3
 8020f50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8020f54:	b29a      	uxth	r2, r3
 8020f56:	4b32      	ldr	r3, [pc, #200]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f58:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8020f5a:	4b31      	ldr	r3, [pc, #196]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f5c:	8a1a      	ldrh	r2, [r3, #16]
 8020f5e:	4b30      	ldr	r3, [pc, #192]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f60:	8a5b      	ldrh	r3, [r3, #18]
 8020f62:	429a      	cmp	r2, r3
 8020f64:	d04d      	beq.n	8021002 <TRACE_TxCpltCallback+0xee>
 8020f66:	4b2e      	ldr	r3, [pc, #184]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f68:	8adb      	ldrh	r3, [r3, #22]
 8020f6a:	2b01      	cmp	r3, #1
 8020f6c:	d149      	bne.n	8021002 <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8020f6e:	4b2c      	ldr	r3, [pc, #176]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f70:	789b      	ldrb	r3, [r3, #2]
 8020f72:	2b01      	cmp	r3, #1
 8020f74:	d117      	bne.n	8020fa6 <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8020f76:	4b2a      	ldr	r3, [pc, #168]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f78:	881a      	ldrh	r2, [r3, #0]
 8020f7a:	4b29      	ldr	r3, [pc, #164]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f7c:	8a1b      	ldrh	r3, [r3, #16]
 8020f7e:	1ad3      	subs	r3, r2, r3
 8020f80:	b29a      	uxth	r2, r3
 8020f82:	4b27      	ldr	r3, [pc, #156]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f84:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8020f86:	4b26      	ldr	r3, [pc, #152]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f88:	2202      	movs	r2, #2
 8020f8a:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 8020f8c:	4b24      	ldr	r3, [pc, #144]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f8e:	2200      	movs	r2, #0
 8020f90:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8020f92:	4b23      	ldr	r3, [pc, #140]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f94:	8a9b      	ldrh	r3, [r3, #20]
 8020f96:	2b00      	cmp	r3, #0
 8020f98:	d105      	bne.n	8020fa6 <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8020f9a:	4b21      	ldr	r3, [pc, #132]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020f9c:	2200      	movs	r2, #0
 8020f9e:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8020fa0:	4b1f      	ldr	r3, [pc, #124]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020fa2:	2200      	movs	r2, #0
 8020fa4:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8020fa6:	4b1e      	ldr	r3, [pc, #120]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020fa8:	789b      	ldrb	r3, [r3, #2]
 8020faa:	2b00      	cmp	r3, #0
 8020fac:	d115      	bne.n	8020fda <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8020fae:	4b1c      	ldr	r3, [pc, #112]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020fb0:	8a5a      	ldrh	r2, [r3, #18]
 8020fb2:	4b1b      	ldr	r3, [pc, #108]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020fb4:	8a1b      	ldrh	r3, [r3, #16]
 8020fb6:	429a      	cmp	r2, r3
 8020fb8:	d908      	bls.n	8020fcc <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8020fba:	4b19      	ldr	r3, [pc, #100]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020fbc:	8a5a      	ldrh	r2, [r3, #18]
 8020fbe:	4b18      	ldr	r3, [pc, #96]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020fc0:	8a1b      	ldrh	r3, [r3, #16]
 8020fc2:	1ad3      	subs	r3, r2, r3
 8020fc4:	b29a      	uxth	r2, r3
 8020fc6:	4b16      	ldr	r3, [pc, #88]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020fc8:	829a      	strh	r2, [r3, #20]
 8020fca:	e006      	b.n	8020fda <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8020fcc:	4b14      	ldr	r3, [pc, #80]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020fce:	8a1b      	ldrh	r3, [r3, #16]
 8020fd0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8020fd4:	b29a      	uxth	r2, r3
 8020fd6:	4b12      	ldr	r3, [pc, #72]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020fd8:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8020fda:	4b11      	ldr	r3, [pc, #68]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020fdc:	8a1b      	ldrh	r3, [r3, #16]
 8020fde:	461a      	mov	r2, r3
 8020fe0:	4b10      	ldr	r3, [pc, #64]	; (8021024 <TRACE_TxCpltCallback+0x110>)
 8020fe2:	4413      	add	r3, r2
 8020fe4:	61fb      	str	r3, [r7, #28]
 8020fe6:	69bb      	ldr	r3, [r7, #24]
 8020fe8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020fea:	693b      	ldr	r3, [r7, #16]
 8020fec:	f383 8810 	msr	PRIMASK, r3
}
 8020ff0:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8020ff2:	4b0d      	ldr	r3, [pc, #52]	; (8021028 <TRACE_TxCpltCallback+0x114>)
 8020ff4:	68db      	ldr	r3, [r3, #12]
 8020ff6:	4a0a      	ldr	r2, [pc, #40]	; (8021020 <TRACE_TxCpltCallback+0x10c>)
 8020ff8:	8a92      	ldrh	r2, [r2, #20]
 8020ffa:	4611      	mov	r1, r2
 8020ffc:	69f8      	ldr	r0, [r7, #28]
 8020ffe:	4798      	blx	r3
 8021000:	e00a      	b.n	8021018 <TRACE_TxCpltCallback+0x104>
 8021002:	69bb      	ldr	r3, [r7, #24]
 8021004:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021006:	68fb      	ldr	r3, [r7, #12]
 8021008:	f383 8810 	msr	PRIMASK, r3
}
 802100c:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 802100e:	f7ff fef7 	bl	8020e00 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 8021012:	f000 f8a7 	bl	8021164 <TRACE_UnLock>
  }
}
 8021016:	bf00      	nop
 8021018:	bf00      	nop
 802101a:	3720      	adds	r7, #32
 802101c:	46bd      	mov	sp, r7
 802101e:	bd80      	pop	{r7, pc}
 8021020:	2000136c 	.word	0x2000136c
 8021024:	20001384 	.word	0x20001384
 8021028:	08024dd4 	.word	0x08024dd4

0802102c <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 802102c:	b480      	push	{r7}
 802102e:	b087      	sub	sp, #28
 8021030:	af00      	add	r7, sp, #0
 8021032:	4603      	mov	r3, r0
 8021034:	6039      	str	r1, [r7, #0]
 8021036:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 8021038:	f64f 73ff 	movw	r3, #65535	; 0xffff
 802103c:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802103e:	f3ef 8310 	mrs	r3, PRIMASK
 8021042:	60fb      	str	r3, [r7, #12]
  return(result);
 8021044:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8021046:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8021048:	b672      	cpsid	i
}
 802104a:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 802104c:	4b35      	ldr	r3, [pc, #212]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 802104e:	8a5a      	ldrh	r2, [r3, #18]
 8021050:	4b34      	ldr	r3, [pc, #208]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 8021052:	8a1b      	ldrh	r3, [r3, #16]
 8021054:	429a      	cmp	r2, r3
 8021056:	d11b      	bne.n	8021090 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8021058:	4b32      	ldr	r3, [pc, #200]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 802105a:	8a5b      	ldrh	r3, [r3, #18]
 802105c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8021060:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8021062:	88fa      	ldrh	r2, [r7, #6]
 8021064:	8afb      	ldrh	r3, [r7, #22]
 8021066:	429a      	cmp	r2, r3
 8021068:	d33a      	bcc.n	80210e0 <TRACE_AllocateBufer+0xb4>
 802106a:	4b2e      	ldr	r3, [pc, #184]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 802106c:	8a1b      	ldrh	r3, [r3, #16]
 802106e:	88fa      	ldrh	r2, [r7, #6]
 8021070:	429a      	cmp	r2, r3
 8021072:	d235      	bcs.n	80210e0 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8021074:	4b2b      	ldr	r3, [pc, #172]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 8021076:	2201      	movs	r2, #1
 8021078:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 802107a:	4b2a      	ldr	r3, [pc, #168]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 802107c:	8a5a      	ldrh	r2, [r3, #18]
 802107e:	4b29      	ldr	r3, [pc, #164]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 8021080:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8021082:	4b28      	ldr	r3, [pc, #160]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 8021084:	8a1b      	ldrh	r3, [r3, #16]
 8021086:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 8021088:	4b26      	ldr	r3, [pc, #152]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 802108a:	2200      	movs	r2, #0
 802108c:	825a      	strh	r2, [r3, #18]
 802108e:	e027      	b.n	80210e0 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8021090:	4b24      	ldr	r3, [pc, #144]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 8021092:	8a5a      	ldrh	r2, [r3, #18]
 8021094:	4b23      	ldr	r3, [pc, #140]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 8021096:	8a1b      	ldrh	r3, [r3, #16]
 8021098:	429a      	cmp	r2, r3
 802109a:	d91b      	bls.n	80210d4 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 802109c:	4b21      	ldr	r3, [pc, #132]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 802109e:	8a5b      	ldrh	r3, [r3, #18]
 80210a0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80210a4:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 80210a6:	88fa      	ldrh	r2, [r7, #6]
 80210a8:	8afb      	ldrh	r3, [r7, #22]
 80210aa:	429a      	cmp	r2, r3
 80210ac:	d318      	bcc.n	80210e0 <TRACE_AllocateBufer+0xb4>
 80210ae:	4b1d      	ldr	r3, [pc, #116]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 80210b0:	8a1b      	ldrh	r3, [r3, #16]
 80210b2:	88fa      	ldrh	r2, [r7, #6]
 80210b4:	429a      	cmp	r2, r3
 80210b6:	d213      	bcs.n	80210e0 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 80210b8:	4b1a      	ldr	r3, [pc, #104]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 80210ba:	2201      	movs	r2, #1
 80210bc:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 80210be:	4b19      	ldr	r3, [pc, #100]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 80210c0:	8a5a      	ldrh	r2, [r3, #18]
 80210c2:	4b18      	ldr	r3, [pc, #96]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 80210c4:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 80210c6:	4b17      	ldr	r3, [pc, #92]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 80210c8:	8a1b      	ldrh	r3, [r3, #16]
 80210ca:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 80210cc:	4b15      	ldr	r3, [pc, #84]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 80210ce:	2200      	movs	r2, #0
 80210d0:	825a      	strh	r2, [r3, #18]
 80210d2:	e005      	b.n	80210e0 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 80210d4:	4b13      	ldr	r3, [pc, #76]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 80210d6:	8a1a      	ldrh	r2, [r3, #16]
 80210d8:	4b12      	ldr	r3, [pc, #72]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 80210da:	8a5b      	ldrh	r3, [r3, #18]
 80210dc:	1ad3      	subs	r3, r2, r3
 80210de:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 80210e0:	8afa      	ldrh	r2, [r7, #22]
 80210e2:	88fb      	ldrh	r3, [r7, #6]
 80210e4:	429a      	cmp	r2, r3
 80210e6:	d90f      	bls.n	8021108 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 80210e8:	4b0e      	ldr	r3, [pc, #56]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 80210ea:	8a5a      	ldrh	r2, [r3, #18]
 80210ec:	683b      	ldr	r3, [r7, #0]
 80210ee:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 80210f0:	4b0c      	ldr	r3, [pc, #48]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 80210f2:	8a5a      	ldrh	r2, [r3, #18]
 80210f4:	88fb      	ldrh	r3, [r7, #6]
 80210f6:	4413      	add	r3, r2
 80210f8:	b29b      	uxth	r3, r3
 80210fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80210fe:	b29a      	uxth	r2, r3
 8021100:	4b08      	ldr	r3, [pc, #32]	; (8021124 <TRACE_AllocateBufer+0xf8>)
 8021102:	825a      	strh	r2, [r3, #18]
    ret = 0;
 8021104:	2300      	movs	r3, #0
 8021106:	82bb      	strh	r3, [r7, #20]
 8021108:	693b      	ldr	r3, [r7, #16]
 802110a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802110c:	68bb      	ldr	r3, [r7, #8]
 802110e:	f383 8810 	msr	PRIMASK, r3
}
 8021112:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 8021114:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 8021118:	4618      	mov	r0, r3
 802111a:	371c      	adds	r7, #28
 802111c:	46bd      	mov	sp, r7
 802111e:	bc80      	pop	{r7}
 8021120:	4770      	bx	lr
 8021122:	bf00      	nop
 8021124:	2000136c 	.word	0x2000136c

08021128 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 8021128:	b480      	push	{r7}
 802112a:	b085      	sub	sp, #20
 802112c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802112e:	f3ef 8310 	mrs	r3, PRIMASK
 8021132:	607b      	str	r3, [r7, #4]
  return(result);
 8021134:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8021136:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8021138:	b672      	cpsid	i
}
 802113a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 802113c:	4b08      	ldr	r3, [pc, #32]	; (8021160 <TRACE_Lock+0x38>)
 802113e:	8adb      	ldrh	r3, [r3, #22]
 8021140:	3301      	adds	r3, #1
 8021142:	b29a      	uxth	r2, r3
 8021144:	4b06      	ldr	r3, [pc, #24]	; (8021160 <TRACE_Lock+0x38>)
 8021146:	82da      	strh	r2, [r3, #22]
 8021148:	68fb      	ldr	r3, [r7, #12]
 802114a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802114c:	68bb      	ldr	r3, [r7, #8]
 802114e:	f383 8810 	msr	PRIMASK, r3
}
 8021152:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8021154:	bf00      	nop
 8021156:	3714      	adds	r7, #20
 8021158:	46bd      	mov	sp, r7
 802115a:	bc80      	pop	{r7}
 802115c:	4770      	bx	lr
 802115e:	bf00      	nop
 8021160:	2000136c 	.word	0x2000136c

08021164 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 8021164:	b480      	push	{r7}
 8021166:	b085      	sub	sp, #20
 8021168:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802116a:	f3ef 8310 	mrs	r3, PRIMASK
 802116e:	607b      	str	r3, [r7, #4]
  return(result);
 8021170:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8021172:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8021174:	b672      	cpsid	i
}
 8021176:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 8021178:	4b08      	ldr	r3, [pc, #32]	; (802119c <TRACE_UnLock+0x38>)
 802117a:	8adb      	ldrh	r3, [r3, #22]
 802117c:	3b01      	subs	r3, #1
 802117e:	b29a      	uxth	r2, r3
 8021180:	4b06      	ldr	r3, [pc, #24]	; (802119c <TRACE_UnLock+0x38>)
 8021182:	82da      	strh	r2, [r3, #22]
 8021184:	68fb      	ldr	r3, [r7, #12]
 8021186:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021188:	68bb      	ldr	r3, [r7, #8]
 802118a:	f383 8810 	msr	PRIMASK, r3
}
 802118e:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8021190:	bf00      	nop
 8021192:	3714      	adds	r7, #20
 8021194:	46bd      	mov	sp, r7
 8021196:	bc80      	pop	{r7}
 8021198:	4770      	bx	lr
 802119a:	bf00      	nop
 802119c:	2000136c 	.word	0x2000136c

080211a0 <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 80211a0:	b480      	push	{r7}
 80211a2:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 80211a4:	4b05      	ldr	r3, [pc, #20]	; (80211bc <TRACE_IsLocked+0x1c>)
 80211a6:	8adb      	ldrh	r3, [r3, #22]
 80211a8:	2b00      	cmp	r3, #0
 80211aa:	bf14      	ite	ne
 80211ac:	2301      	movne	r3, #1
 80211ae:	2300      	moveq	r3, #0
 80211b0:	b2db      	uxtb	r3, r3
}
 80211b2:	4618      	mov	r0, r3
 80211b4:	46bd      	mov	sp, r7
 80211b6:	bc80      	pop	{r7}
 80211b8:	4770      	bx	lr
 80211ba:	bf00      	nop
 80211bc:	2000136c 	.word	0x2000136c

080211c0 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80211c0:	b480      	push	{r7}
 80211c2:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80211c4:	4b04      	ldr	r3, [pc, #16]	; (80211d8 <UTIL_LPM_Init+0x18>)
 80211c6:	2200      	movs	r2, #0
 80211c8:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80211ca:	4b04      	ldr	r3, [pc, #16]	; (80211dc <UTIL_LPM_Init+0x1c>)
 80211cc:	2200      	movs	r2, #0
 80211ce:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80211d0:	bf00      	nop
 80211d2:	46bd      	mov	sp, r7
 80211d4:	bc80      	pop	{r7}
 80211d6:	4770      	bx	lr
 80211d8:	20001684 	.word	0x20001684
 80211dc:	20001688 	.word	0x20001688

080211e0 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80211e0:	b480      	push	{r7}
 80211e2:	b087      	sub	sp, #28
 80211e4:	af00      	add	r7, sp, #0
 80211e6:	6078      	str	r0, [r7, #4]
 80211e8:	460b      	mov	r3, r1
 80211ea:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80211ec:	f3ef 8310 	mrs	r3, PRIMASK
 80211f0:	613b      	str	r3, [r7, #16]
  return(result);
 80211f2:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80211f4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80211f6:	b672      	cpsid	i
}
 80211f8:	bf00      	nop
  
  switch(state)
 80211fa:	78fb      	ldrb	r3, [r7, #3]
 80211fc:	2b00      	cmp	r3, #0
 80211fe:	d008      	beq.n	8021212 <UTIL_LPM_SetOffMode+0x32>
 8021200:	2b01      	cmp	r3, #1
 8021202:	d10e      	bne.n	8021222 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8021204:	4b0d      	ldr	r3, [pc, #52]	; (802123c <UTIL_LPM_SetOffMode+0x5c>)
 8021206:	681a      	ldr	r2, [r3, #0]
 8021208:	687b      	ldr	r3, [r7, #4]
 802120a:	4313      	orrs	r3, r2
 802120c:	4a0b      	ldr	r2, [pc, #44]	; (802123c <UTIL_LPM_SetOffMode+0x5c>)
 802120e:	6013      	str	r3, [r2, #0]
      break;
 8021210:	e008      	b.n	8021224 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8021212:	687b      	ldr	r3, [r7, #4]
 8021214:	43da      	mvns	r2, r3
 8021216:	4b09      	ldr	r3, [pc, #36]	; (802123c <UTIL_LPM_SetOffMode+0x5c>)
 8021218:	681b      	ldr	r3, [r3, #0]
 802121a:	4013      	ands	r3, r2
 802121c:	4a07      	ldr	r2, [pc, #28]	; (802123c <UTIL_LPM_SetOffMode+0x5c>)
 802121e:	6013      	str	r3, [r2, #0]
      break;
 8021220:	e000      	b.n	8021224 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8021222:	bf00      	nop
 8021224:	697b      	ldr	r3, [r7, #20]
 8021226:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021228:	68fb      	ldr	r3, [r7, #12]
 802122a:	f383 8810 	msr	PRIMASK, r3
}
 802122e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8021230:	bf00      	nop
 8021232:	371c      	adds	r7, #28
 8021234:	46bd      	mov	sp, r7
 8021236:	bc80      	pop	{r7}
 8021238:	4770      	bx	lr
 802123a:	bf00      	nop
 802123c:	20001688 	.word	0x20001688

08021240 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 8021240:	b580      	push	{r7, lr}
 8021242:	b084      	sub	sp, #16
 8021244:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021246:	f3ef 8310 	mrs	r3, PRIMASK
 802124a:	60bb      	str	r3, [r7, #8]
  return(result);
 802124c:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 802124e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8021250:	b672      	cpsid	i
}
 8021252:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 8021254:	4b12      	ldr	r3, [pc, #72]	; (80212a0 <UTIL_LPM_EnterLowPower+0x60>)
 8021256:	681b      	ldr	r3, [r3, #0]
 8021258:	2b00      	cmp	r3, #0
 802125a:	d006      	beq.n	802126a <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 802125c:	4b11      	ldr	r3, [pc, #68]	; (80212a4 <UTIL_LPM_EnterLowPower+0x64>)
 802125e:	681b      	ldr	r3, [r3, #0]
 8021260:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 8021262:	4b10      	ldr	r3, [pc, #64]	; (80212a4 <UTIL_LPM_EnterLowPower+0x64>)
 8021264:	685b      	ldr	r3, [r3, #4]
 8021266:	4798      	blx	r3
 8021268:	e010      	b.n	802128c <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 802126a:	4b0f      	ldr	r3, [pc, #60]	; (80212a8 <UTIL_LPM_EnterLowPower+0x68>)
 802126c:	681b      	ldr	r3, [r3, #0]
 802126e:	2b00      	cmp	r3, #0
 8021270:	d006      	beq.n	8021280 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 8021272:	4b0c      	ldr	r3, [pc, #48]	; (80212a4 <UTIL_LPM_EnterLowPower+0x64>)
 8021274:	689b      	ldr	r3, [r3, #8]
 8021276:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 8021278:	4b0a      	ldr	r3, [pc, #40]	; (80212a4 <UTIL_LPM_EnterLowPower+0x64>)
 802127a:	68db      	ldr	r3, [r3, #12]
 802127c:	4798      	blx	r3
 802127e:	e005      	b.n	802128c <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 8021280:	4b08      	ldr	r3, [pc, #32]	; (80212a4 <UTIL_LPM_EnterLowPower+0x64>)
 8021282:	691b      	ldr	r3, [r3, #16]
 8021284:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 8021286:	4b07      	ldr	r3, [pc, #28]	; (80212a4 <UTIL_LPM_EnterLowPower+0x64>)
 8021288:	695b      	ldr	r3, [r3, #20]
 802128a:	4798      	blx	r3
 802128c:	68fb      	ldr	r3, [r7, #12]
 802128e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021290:	687b      	ldr	r3, [r7, #4]
 8021292:	f383 8810 	msr	PRIMASK, r3
}
 8021296:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 8021298:	bf00      	nop
 802129a:	3710      	adds	r7, #16
 802129c:	46bd      	mov	sp, r7
 802129e:	bd80      	pop	{r7, pc}
 80212a0:	20001684 	.word	0x20001684
 80212a4:	08024cf0 	.word	0x08024cf0
 80212a8:	20001688 	.word	0x20001688

080212ac <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 80212ac:	b480      	push	{r7}
 80212ae:	b085      	sub	sp, #20
 80212b0:	af00      	add	r7, sp, #0
 80212b2:	6078      	str	r0, [r7, #4]
 80212b4:	460b      	mov	r3, r1
 80212b6:	70fb      	strb	r3, [r7, #3]
 80212b8:	4613      	mov	r3, r2
 80212ba:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 80212bc:	687b      	ldr	r3, [r7, #4]
 80212be:	60fb      	str	r3, [r7, #12]
  while( size-- )
 80212c0:	e004      	b.n	80212cc <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 80212c2:	68fb      	ldr	r3, [r7, #12]
 80212c4:	1c5a      	adds	r2, r3, #1
 80212c6:	60fa      	str	r2, [r7, #12]
 80212c8:	78fa      	ldrb	r2, [r7, #3]
 80212ca:	701a      	strb	r2, [r3, #0]
  while( size-- )
 80212cc:	883b      	ldrh	r3, [r7, #0]
 80212ce:	1e5a      	subs	r2, r3, #1
 80212d0:	803a      	strh	r2, [r7, #0]
 80212d2:	2b00      	cmp	r3, #0
 80212d4:	d1f5      	bne.n	80212c2 <UTIL_MEM_set_8+0x16>
  }
}
 80212d6:	bf00      	nop
 80212d8:	bf00      	nop
 80212da:	3714      	adds	r7, #20
 80212dc:	46bd      	mov	sp, r7
 80212de:	bc80      	pop	{r7}
 80212e0:	4770      	bx	lr
	...

080212e4 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 80212e4:	b580      	push	{r7, lr}
 80212e6:	b08c      	sub	sp, #48	; 0x30
 80212e8:	af00      	add	r7, sp, #0
 80212ea:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 80212ec:	4b67      	ldr	r3, [pc, #412]	; (802148c <UTIL_SEQ_Run+0x1a8>)
 80212ee:	681b      	ldr	r3, [r3, #0]
 80212f0:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 80212f2:	4b66      	ldr	r3, [pc, #408]	; (802148c <UTIL_SEQ_Run+0x1a8>)
 80212f4:	681a      	ldr	r2, [r3, #0]
 80212f6:	687b      	ldr	r3, [r7, #4]
 80212f8:	4013      	ands	r3, r2
 80212fa:	4a64      	ldr	r2, [pc, #400]	; (802148c <UTIL_SEQ_Run+0x1a8>)
 80212fc:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 80212fe:	e083      	b.n	8021408 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 8021300:	2300      	movs	r3, #0
 8021302:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8021304:	e002      	b.n	802130c <UTIL_SEQ_Run+0x28>
    {
      counter++;
 8021306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021308:	3301      	adds	r3, #1
 802130a:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 802130c:	4a60      	ldr	r2, [pc, #384]	; (8021490 <UTIL_SEQ_Run+0x1ac>)
 802130e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021310:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8021314:	4b5f      	ldr	r3, [pc, #380]	; (8021494 <UTIL_SEQ_Run+0x1b0>)
 8021316:	681b      	ldr	r3, [r3, #0]
 8021318:	401a      	ands	r2, r3
 802131a:	4b5c      	ldr	r3, [pc, #368]	; (802148c <UTIL_SEQ_Run+0x1a8>)
 802131c:	681b      	ldr	r3, [r3, #0]
 802131e:	4013      	ands	r3, r2
 8021320:	2b00      	cmp	r3, #0
 8021322:	d0f0      	beq.n	8021306 <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 8021324:	4a5a      	ldr	r2, [pc, #360]	; (8021490 <UTIL_SEQ_Run+0x1ac>)
 8021326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021328:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 802132c:	4b59      	ldr	r3, [pc, #356]	; (8021494 <UTIL_SEQ_Run+0x1b0>)
 802132e:	681b      	ldr	r3, [r3, #0]
 8021330:	401a      	ands	r2, r3
 8021332:	4b56      	ldr	r3, [pc, #344]	; (802148c <UTIL_SEQ_Run+0x1a8>)
 8021334:	681b      	ldr	r3, [r3, #0]
 8021336:	4013      	ands	r3, r2
 8021338:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 802133a:	4a55      	ldr	r2, [pc, #340]	; (8021490 <UTIL_SEQ_Run+0x1ac>)
 802133c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802133e:	00db      	lsls	r3, r3, #3
 8021340:	4413      	add	r3, r2
 8021342:	685a      	ldr	r2, [r3, #4]
 8021344:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021346:	4013      	ands	r3, r2
 8021348:	2b00      	cmp	r3, #0
 802134a:	d106      	bne.n	802135a <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 802134c:	4a50      	ldr	r2, [pc, #320]	; (8021490 <UTIL_SEQ_Run+0x1ac>)
 802134e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021350:	00db      	lsls	r3, r3, #3
 8021352:	4413      	add	r3, r2
 8021354:	f04f 32ff 	mov.w	r2, #4294967295
 8021358:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 802135a:	4a4d      	ldr	r2, [pc, #308]	; (8021490 <UTIL_SEQ_Run+0x1ac>)
 802135c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802135e:	00db      	lsls	r3, r3, #3
 8021360:	4413      	add	r3, r2
 8021362:	685a      	ldr	r2, [r3, #4]
 8021364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021366:	4013      	ands	r3, r2
 8021368:	4618      	mov	r0, r3
 802136a:	f000 f8f9 	bl	8021560 <SEQ_BitPosition>
 802136e:	4603      	mov	r3, r0
 8021370:	461a      	mov	r2, r3
 8021372:	4b49      	ldr	r3, [pc, #292]	; (8021498 <UTIL_SEQ_Run+0x1b4>)
 8021374:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8021376:	4a46      	ldr	r2, [pc, #280]	; (8021490 <UTIL_SEQ_Run+0x1ac>)
 8021378:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 802137a:	00db      	lsls	r3, r3, #3
 802137c:	4413      	add	r3, r2
 802137e:	685a      	ldr	r2, [r3, #4]
 8021380:	4b45      	ldr	r3, [pc, #276]	; (8021498 <UTIL_SEQ_Run+0x1b4>)
 8021382:	681b      	ldr	r3, [r3, #0]
 8021384:	2101      	movs	r1, #1
 8021386:	fa01 f303 	lsl.w	r3, r1, r3
 802138a:	43db      	mvns	r3, r3
 802138c:	401a      	ands	r2, r3
 802138e:	4940      	ldr	r1, [pc, #256]	; (8021490 <UTIL_SEQ_Run+0x1ac>)
 8021390:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021392:	00db      	lsls	r3, r3, #3
 8021394:	440b      	add	r3, r1
 8021396:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021398:	f3ef 8310 	mrs	r3, PRIMASK
 802139c:	61bb      	str	r3, [r7, #24]
  return(result);
 802139e:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80213a0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80213a2:	b672      	cpsid	i
}
 80213a4:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 80213a6:	4b3c      	ldr	r3, [pc, #240]	; (8021498 <UTIL_SEQ_Run+0x1b4>)
 80213a8:	681b      	ldr	r3, [r3, #0]
 80213aa:	2201      	movs	r2, #1
 80213ac:	fa02 f303 	lsl.w	r3, r2, r3
 80213b0:	43da      	mvns	r2, r3
 80213b2:	4b3a      	ldr	r3, [pc, #232]	; (802149c <UTIL_SEQ_Run+0x1b8>)
 80213b4:	681b      	ldr	r3, [r3, #0]
 80213b6:	4013      	ands	r3, r2
 80213b8:	4a38      	ldr	r2, [pc, #224]	; (802149c <UTIL_SEQ_Run+0x1b8>)
 80213ba:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80213bc:	2302      	movs	r3, #2
 80213be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80213c0:	e013      	b.n	80213ea <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 80213c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80213c4:	3b01      	subs	r3, #1
 80213c6:	4a32      	ldr	r2, [pc, #200]	; (8021490 <UTIL_SEQ_Run+0x1ac>)
 80213c8:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 80213cc:	4b32      	ldr	r3, [pc, #200]	; (8021498 <UTIL_SEQ_Run+0x1b4>)
 80213ce:	681b      	ldr	r3, [r3, #0]
 80213d0:	2201      	movs	r2, #1
 80213d2:	fa02 f303 	lsl.w	r3, r2, r3
 80213d6:	43da      	mvns	r2, r3
 80213d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80213da:	3b01      	subs	r3, #1
 80213dc:	400a      	ands	r2, r1
 80213de:	492c      	ldr	r1, [pc, #176]	; (8021490 <UTIL_SEQ_Run+0x1ac>)
 80213e0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80213e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80213e6:	3b01      	subs	r3, #1
 80213e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80213ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80213ec:	2b00      	cmp	r3, #0
 80213ee:	d1e8      	bne.n	80213c2 <UTIL_SEQ_Run+0xde>
 80213f0:	6a3b      	ldr	r3, [r7, #32]
 80213f2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80213f4:	697b      	ldr	r3, [r7, #20]
 80213f6:	f383 8810 	msr	PRIMASK, r3
}
 80213fa:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 80213fc:	4b26      	ldr	r3, [pc, #152]	; (8021498 <UTIL_SEQ_Run+0x1b4>)
 80213fe:	681b      	ldr	r3, [r3, #0]
 8021400:	4a27      	ldr	r2, [pc, #156]	; (80214a0 <UTIL_SEQ_Run+0x1bc>)
 8021402:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8021406:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8021408:	4b24      	ldr	r3, [pc, #144]	; (802149c <UTIL_SEQ_Run+0x1b8>)
 802140a:	681a      	ldr	r2, [r3, #0]
 802140c:	4b21      	ldr	r3, [pc, #132]	; (8021494 <UTIL_SEQ_Run+0x1b0>)
 802140e:	681b      	ldr	r3, [r3, #0]
 8021410:	401a      	ands	r2, r3
 8021412:	4b1e      	ldr	r3, [pc, #120]	; (802148c <UTIL_SEQ_Run+0x1a8>)
 8021414:	681b      	ldr	r3, [r3, #0]
 8021416:	4013      	ands	r3, r2
 8021418:	2b00      	cmp	r3, #0
 802141a:	d007      	beq.n	802142c <UTIL_SEQ_Run+0x148>
 802141c:	4b21      	ldr	r3, [pc, #132]	; (80214a4 <UTIL_SEQ_Run+0x1c0>)
 802141e:	681a      	ldr	r2, [r3, #0]
 8021420:	4b21      	ldr	r3, [pc, #132]	; (80214a8 <UTIL_SEQ_Run+0x1c4>)
 8021422:	681b      	ldr	r3, [r3, #0]
 8021424:	4013      	ands	r3, r2
 8021426:	2b00      	cmp	r3, #0
 8021428:	f43f af6a 	beq.w	8021300 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 802142c:	4b1a      	ldr	r3, [pc, #104]	; (8021498 <UTIL_SEQ_Run+0x1b4>)
 802142e:	f04f 32ff 	mov.w	r2, #4294967295
 8021432:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8021434:	f000 f888 	bl	8021548 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021438:	f3ef 8310 	mrs	r3, PRIMASK
 802143c:	613b      	str	r3, [r7, #16]
  return(result);
 802143e:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8021440:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8021442:	b672      	cpsid	i
}
 8021444:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 8021446:	4b15      	ldr	r3, [pc, #84]	; (802149c <UTIL_SEQ_Run+0x1b8>)
 8021448:	681a      	ldr	r2, [r3, #0]
 802144a:	4b12      	ldr	r3, [pc, #72]	; (8021494 <UTIL_SEQ_Run+0x1b0>)
 802144c:	681b      	ldr	r3, [r3, #0]
 802144e:	401a      	ands	r2, r3
 8021450:	4b0e      	ldr	r3, [pc, #56]	; (802148c <UTIL_SEQ_Run+0x1a8>)
 8021452:	681b      	ldr	r3, [r3, #0]
 8021454:	4013      	ands	r3, r2
 8021456:	2b00      	cmp	r3, #0
 8021458:	d108      	bne.n	802146c <UTIL_SEQ_Run+0x188>
 802145a:	4b12      	ldr	r3, [pc, #72]	; (80214a4 <UTIL_SEQ_Run+0x1c0>)
 802145c:	681a      	ldr	r2, [r3, #0]
 802145e:	4b12      	ldr	r3, [pc, #72]	; (80214a8 <UTIL_SEQ_Run+0x1c4>)
 8021460:	681b      	ldr	r3, [r3, #0]
 8021462:	4013      	ands	r3, r2
 8021464:	2b00      	cmp	r3, #0
 8021466:	d101      	bne.n	802146c <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 8021468:	f7f1 fbd6 	bl	8012c18 <UTIL_SEQ_Idle>
 802146c:	69fb      	ldr	r3, [r7, #28]
 802146e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021470:	68fb      	ldr	r3, [r7, #12]
 8021472:	f383 8810 	msr	PRIMASK, r3
}
 8021476:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 8021478:	f000 f86c 	bl	8021554 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 802147c:	4a03      	ldr	r2, [pc, #12]	; (802148c <UTIL_SEQ_Run+0x1a8>)
 802147e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021480:	6013      	str	r3, [r2, #0]

  return;
 8021482:	bf00      	nop
}
 8021484:	3730      	adds	r7, #48	; 0x30
 8021486:	46bd      	mov	sp, r7
 8021488:	bd80      	pop	{r7, pc}
 802148a:	bf00      	nop
 802148c:	20000080 	.word	0x20000080
 8021490:	2000171c 	.word	0x2000171c
 8021494:	2000007c 	.word	0x2000007c
 8021498:	20001698 	.word	0x20001698
 802149c:	2000168c 	.word	0x2000168c
 80214a0:	2000169c 	.word	0x2000169c
 80214a4:	20001690 	.word	0x20001690
 80214a8:	20001694 	.word	0x20001694

080214ac <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 80214ac:	b580      	push	{r7, lr}
 80214ae:	b088      	sub	sp, #32
 80214b0:	af00      	add	r7, sp, #0
 80214b2:	60f8      	str	r0, [r7, #12]
 80214b4:	60b9      	str	r1, [r7, #8]
 80214b6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80214b8:	f3ef 8310 	mrs	r3, PRIMASK
 80214bc:	617b      	str	r3, [r7, #20]
  return(result);
 80214be:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 80214c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80214c2:	b672      	cpsid	i
}
 80214c4:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 80214c6:	68f8      	ldr	r0, [r7, #12]
 80214c8:	f000 f84a 	bl	8021560 <SEQ_BitPosition>
 80214cc:	4603      	mov	r3, r0
 80214ce:	4619      	mov	r1, r3
 80214d0:	4a06      	ldr	r2, [pc, #24]	; (80214ec <UTIL_SEQ_RegTask+0x40>)
 80214d2:	687b      	ldr	r3, [r7, #4]
 80214d4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80214d8:	69fb      	ldr	r3, [r7, #28]
 80214da:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80214dc:	69bb      	ldr	r3, [r7, #24]
 80214de:	f383 8810 	msr	PRIMASK, r3
}
 80214e2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 80214e4:	bf00      	nop
}
 80214e6:	3720      	adds	r7, #32
 80214e8:	46bd      	mov	sp, r7
 80214ea:	bd80      	pop	{r7, pc}
 80214ec:	2000169c 	.word	0x2000169c

080214f0 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 80214f0:	b480      	push	{r7}
 80214f2:	b087      	sub	sp, #28
 80214f4:	af00      	add	r7, sp, #0
 80214f6:	6078      	str	r0, [r7, #4]
 80214f8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80214fa:	f3ef 8310 	mrs	r3, PRIMASK
 80214fe:	60fb      	str	r3, [r7, #12]
  return(result);
 8021500:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8021502:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8021504:	b672      	cpsid	i
}
 8021506:	bf00      	nop

  TaskSet |= TaskId_bm;
 8021508:	4b0d      	ldr	r3, [pc, #52]	; (8021540 <UTIL_SEQ_SetTask+0x50>)
 802150a:	681a      	ldr	r2, [r3, #0]
 802150c:	687b      	ldr	r3, [r7, #4]
 802150e:	4313      	orrs	r3, r2
 8021510:	4a0b      	ldr	r2, [pc, #44]	; (8021540 <UTIL_SEQ_SetTask+0x50>)
 8021512:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8021514:	4a0b      	ldr	r2, [pc, #44]	; (8021544 <UTIL_SEQ_SetTask+0x54>)
 8021516:	683b      	ldr	r3, [r7, #0]
 8021518:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 802151c:	687b      	ldr	r3, [r7, #4]
 802151e:	431a      	orrs	r2, r3
 8021520:	4908      	ldr	r1, [pc, #32]	; (8021544 <UTIL_SEQ_SetTask+0x54>)
 8021522:	683b      	ldr	r3, [r7, #0]
 8021524:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8021528:	697b      	ldr	r3, [r7, #20]
 802152a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802152c:	693b      	ldr	r3, [r7, #16]
 802152e:	f383 8810 	msr	PRIMASK, r3
}
 8021532:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8021534:	bf00      	nop
}
 8021536:	371c      	adds	r7, #28
 8021538:	46bd      	mov	sp, r7
 802153a:	bc80      	pop	{r7}
 802153c:	4770      	bx	lr
 802153e:	bf00      	nop
 8021540:	2000168c 	.word	0x2000168c
 8021544:	2000171c 	.word	0x2000171c

08021548 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8021548:	b480      	push	{r7}
 802154a:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 802154c:	bf00      	nop
}
 802154e:	46bd      	mov	sp, r7
 8021550:	bc80      	pop	{r7}
 8021552:	4770      	bx	lr

08021554 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8021554:	b480      	push	{r7}
 8021556:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8021558:	bf00      	nop
}
 802155a:	46bd      	mov	sp, r7
 802155c:	bc80      	pop	{r7}
 802155e:	4770      	bx	lr

08021560 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8021560:	b480      	push	{r7}
 8021562:	b085      	sub	sp, #20
 8021564:	af00      	add	r7, sp, #0
 8021566:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 8021568:	2300      	movs	r3, #0
 802156a:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 802156c:	687b      	ldr	r3, [r7, #4]
 802156e:	0c1b      	lsrs	r3, r3, #16
 8021570:	041b      	lsls	r3, r3, #16
 8021572:	2b00      	cmp	r3, #0
 8021574:	d104      	bne.n	8021580 <SEQ_BitPosition+0x20>
 8021576:	2310      	movs	r3, #16
 8021578:	73fb      	strb	r3, [r7, #15]
 802157a:	687b      	ldr	r3, [r7, #4]
 802157c:	041b      	lsls	r3, r3, #16
 802157e:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 8021580:	687b      	ldr	r3, [r7, #4]
 8021582:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8021586:	2b00      	cmp	r3, #0
 8021588:	d105      	bne.n	8021596 <SEQ_BitPosition+0x36>
 802158a:	7bfb      	ldrb	r3, [r7, #15]
 802158c:	3308      	adds	r3, #8
 802158e:	73fb      	strb	r3, [r7, #15]
 8021590:	687b      	ldr	r3, [r7, #4]
 8021592:	021b      	lsls	r3, r3, #8
 8021594:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 8021596:	687b      	ldr	r3, [r7, #4]
 8021598:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 802159c:	2b00      	cmp	r3, #0
 802159e:	d105      	bne.n	80215ac <SEQ_BitPosition+0x4c>
 80215a0:	7bfb      	ldrb	r3, [r7, #15]
 80215a2:	3304      	adds	r3, #4
 80215a4:	73fb      	strb	r3, [r7, #15]
 80215a6:	687b      	ldr	r3, [r7, #4]
 80215a8:	011b      	lsls	r3, r3, #4
 80215aa:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 80215ac:	687b      	ldr	r3, [r7, #4]
 80215ae:	0f1b      	lsrs	r3, r3, #28
 80215b0:	4a06      	ldr	r2, [pc, #24]	; (80215cc <SEQ_BitPosition+0x6c>)
 80215b2:	5cd2      	ldrb	r2, [r2, r3]
 80215b4:	7bfb      	ldrb	r3, [r7, #15]
 80215b6:	4413      	add	r3, r2
 80215b8:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 80215ba:	7bfb      	ldrb	r3, [r7, #15]
 80215bc:	f1c3 031f 	rsb	r3, r3, #31
 80215c0:	b2db      	uxtb	r3, r3
}
 80215c2:	4618      	mov	r0, r3
 80215c4:	3714      	adds	r7, #20
 80215c6:	46bd      	mov	sp, r7
 80215c8:	bc80      	pop	{r7}
 80215ca:	4770      	bx	lr
 80215cc:	08024f34 	.word	0x08024f34

080215d0 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 80215d0:	b580      	push	{r7, lr}
 80215d2:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 80215d4:	4b04      	ldr	r3, [pc, #16]	; (80215e8 <UTIL_TIMER_Init+0x18>)
 80215d6:	2200      	movs	r2, #0
 80215d8:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 80215da:	4b04      	ldr	r3, [pc, #16]	; (80215ec <UTIL_TIMER_Init+0x1c>)
 80215dc:	681b      	ldr	r3, [r3, #0]
 80215de:	4798      	blx	r3
 80215e0:	4603      	mov	r3, r0
}
 80215e2:	4618      	mov	r0, r3
 80215e4:	bd80      	pop	{r7, pc}
 80215e6:	bf00      	nop
 80215e8:	2000172c 	.word	0x2000172c
 80215ec:	08024da8 	.word	0x08024da8

080215f0 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 80215f0:	b580      	push	{r7, lr}
 80215f2:	b084      	sub	sp, #16
 80215f4:	af00      	add	r7, sp, #0
 80215f6:	60f8      	str	r0, [r7, #12]
 80215f8:	60b9      	str	r1, [r7, #8]
 80215fa:	603b      	str	r3, [r7, #0]
 80215fc:	4613      	mov	r3, r2
 80215fe:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 8021600:	68fb      	ldr	r3, [r7, #12]
 8021602:	2b00      	cmp	r3, #0
 8021604:	d023      	beq.n	802164e <UTIL_TIMER_Create+0x5e>
 8021606:	683b      	ldr	r3, [r7, #0]
 8021608:	2b00      	cmp	r3, #0
 802160a:	d020      	beq.n	802164e <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 802160c:	68fb      	ldr	r3, [r7, #12]
 802160e:	2200      	movs	r2, #0
 8021610:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8021612:	4b11      	ldr	r3, [pc, #68]	; (8021658 <UTIL_TIMER_Create+0x68>)
 8021614:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021616:	68b8      	ldr	r0, [r7, #8]
 8021618:	4798      	blx	r3
 802161a:	4602      	mov	r2, r0
 802161c:	68fb      	ldr	r3, [r7, #12]
 802161e:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 8021620:	68fb      	ldr	r3, [r7, #12]
 8021622:	2200      	movs	r2, #0
 8021624:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 8021626:	68fb      	ldr	r3, [r7, #12]
 8021628:	2200      	movs	r2, #0
 802162a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 802162c:	68fb      	ldr	r3, [r7, #12]
 802162e:	2200      	movs	r2, #0
 8021630:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 8021632:	68fb      	ldr	r3, [r7, #12]
 8021634:	683a      	ldr	r2, [r7, #0]
 8021636:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 8021638:	68fb      	ldr	r3, [r7, #12]
 802163a:	69ba      	ldr	r2, [r7, #24]
 802163c:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 802163e:	68fb      	ldr	r3, [r7, #12]
 8021640:	79fa      	ldrb	r2, [r7, #7]
 8021642:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 8021644:	68fb      	ldr	r3, [r7, #12]
 8021646:	2200      	movs	r2, #0
 8021648:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 802164a:	2300      	movs	r3, #0
 802164c:	e000      	b.n	8021650 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 802164e:	2301      	movs	r3, #1
  }
}
 8021650:	4618      	mov	r0, r3
 8021652:	3710      	adds	r7, #16
 8021654:	46bd      	mov	sp, r7
 8021656:	bd80      	pop	{r7, pc}
 8021658:	08024da8 	.word	0x08024da8

0802165c <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 802165c:	b580      	push	{r7, lr}
 802165e:	b08a      	sub	sp, #40	; 0x28
 8021660:	af00      	add	r7, sp, #0
 8021662:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8021664:	2300      	movs	r3, #0
 8021666:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 802166a:	687b      	ldr	r3, [r7, #4]
 802166c:	2b00      	cmp	r3, #0
 802166e:	d056      	beq.n	802171e <UTIL_TIMER_Start+0xc2>
 8021670:	6878      	ldr	r0, [r7, #4]
 8021672:	f000 f9a9 	bl	80219c8 <TimerExists>
 8021676:	4603      	mov	r3, r0
 8021678:	f083 0301 	eor.w	r3, r3, #1
 802167c:	b2db      	uxtb	r3, r3
 802167e:	2b00      	cmp	r3, #0
 8021680:	d04d      	beq.n	802171e <UTIL_TIMER_Start+0xc2>
 8021682:	687b      	ldr	r3, [r7, #4]
 8021684:	7a5b      	ldrb	r3, [r3, #9]
 8021686:	2b00      	cmp	r3, #0
 8021688:	d149      	bne.n	802171e <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802168a:	f3ef 8310 	mrs	r3, PRIMASK
 802168e:	613b      	str	r3, [r7, #16]
  return(result);
 8021690:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8021692:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8021694:	b672      	cpsid	i
}
 8021696:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 8021698:	687b      	ldr	r3, [r7, #4]
 802169a:	685b      	ldr	r3, [r3, #4]
 802169c:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 802169e:	4b24      	ldr	r3, [pc, #144]	; (8021730 <UTIL_TIMER_Start+0xd4>)
 80216a0:	6a1b      	ldr	r3, [r3, #32]
 80216a2:	4798      	blx	r3
 80216a4:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 80216a6:	6a3a      	ldr	r2, [r7, #32]
 80216a8:	69bb      	ldr	r3, [r7, #24]
 80216aa:	429a      	cmp	r2, r3
 80216ac:	d201      	bcs.n	80216b2 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 80216ae:	69bb      	ldr	r3, [r7, #24]
 80216b0:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 80216b2:	687b      	ldr	r3, [r7, #4]
 80216b4:	6a3a      	ldr	r2, [r7, #32]
 80216b6:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 80216b8:	687b      	ldr	r3, [r7, #4]
 80216ba:	2200      	movs	r2, #0
 80216bc:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 80216be:	687b      	ldr	r3, [r7, #4]
 80216c0:	2201      	movs	r2, #1
 80216c2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 80216c4:	687b      	ldr	r3, [r7, #4]
 80216c6:	2200      	movs	r2, #0
 80216c8:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 80216ca:	4b1a      	ldr	r3, [pc, #104]	; (8021734 <UTIL_TIMER_Start+0xd8>)
 80216cc:	681b      	ldr	r3, [r3, #0]
 80216ce:	2b00      	cmp	r3, #0
 80216d0:	d106      	bne.n	80216e0 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 80216d2:	4b17      	ldr	r3, [pc, #92]	; (8021730 <UTIL_TIMER_Start+0xd4>)
 80216d4:	691b      	ldr	r3, [r3, #16]
 80216d6:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 80216d8:	6878      	ldr	r0, [r7, #4]
 80216da:	f000 f9eb 	bl	8021ab4 <TimerInsertNewHeadTimer>
 80216de:	e017      	b.n	8021710 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 80216e0:	4b13      	ldr	r3, [pc, #76]	; (8021730 <UTIL_TIMER_Start+0xd4>)
 80216e2:	699b      	ldr	r3, [r3, #24]
 80216e4:	4798      	blx	r3
 80216e6:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 80216e8:	687b      	ldr	r3, [r7, #4]
 80216ea:	681a      	ldr	r2, [r3, #0]
 80216ec:	697b      	ldr	r3, [r7, #20]
 80216ee:	441a      	add	r2, r3
 80216f0:	687b      	ldr	r3, [r7, #4]
 80216f2:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 80216f4:	687b      	ldr	r3, [r7, #4]
 80216f6:	681a      	ldr	r2, [r3, #0]
 80216f8:	4b0e      	ldr	r3, [pc, #56]	; (8021734 <UTIL_TIMER_Start+0xd8>)
 80216fa:	681b      	ldr	r3, [r3, #0]
 80216fc:	681b      	ldr	r3, [r3, #0]
 80216fe:	429a      	cmp	r2, r3
 8021700:	d203      	bcs.n	802170a <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 8021702:	6878      	ldr	r0, [r7, #4]
 8021704:	f000 f9d6 	bl	8021ab4 <TimerInsertNewHeadTimer>
 8021708:	e002      	b.n	8021710 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 802170a:	6878      	ldr	r0, [r7, #4]
 802170c:	f000 f9a2 	bl	8021a54 <TimerInsertTimer>
 8021710:	69fb      	ldr	r3, [r7, #28]
 8021712:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021714:	68fb      	ldr	r3, [r7, #12]
 8021716:	f383 8810 	msr	PRIMASK, r3
}
 802171a:	bf00      	nop
  {
 802171c:	e002      	b.n	8021724 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 802171e:	2301      	movs	r3, #1
 8021720:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 8021724:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8021728:	4618      	mov	r0, r3
 802172a:	3728      	adds	r7, #40	; 0x28
 802172c:	46bd      	mov	sp, r7
 802172e:	bd80      	pop	{r7, pc}
 8021730:	08024da8 	.word	0x08024da8
 8021734:	2000172c 	.word	0x2000172c

08021738 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 8021738:	b580      	push	{r7, lr}
 802173a:	b088      	sub	sp, #32
 802173c:	af00      	add	r7, sp, #0
 802173e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8021740:	2300      	movs	r3, #0
 8021742:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 8021744:	687b      	ldr	r3, [r7, #4]
 8021746:	2b00      	cmp	r3, #0
 8021748:	d05b      	beq.n	8021802 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 802174a:	f3ef 8310 	mrs	r3, PRIMASK
 802174e:	60fb      	str	r3, [r7, #12]
  return(result);
 8021750:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8021752:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8021754:	b672      	cpsid	i
}
 8021756:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8021758:	4b2d      	ldr	r3, [pc, #180]	; (8021810 <UTIL_TIMER_Stop+0xd8>)
 802175a:	681b      	ldr	r3, [r3, #0]
 802175c:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 802175e:	4b2c      	ldr	r3, [pc, #176]	; (8021810 <UTIL_TIMER_Stop+0xd8>)
 8021760:	681b      	ldr	r3, [r3, #0]
 8021762:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 8021764:	687b      	ldr	r3, [r7, #4]
 8021766:	2201      	movs	r2, #1
 8021768:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 802176a:	4b29      	ldr	r3, [pc, #164]	; (8021810 <UTIL_TIMER_Stop+0xd8>)
 802176c:	681b      	ldr	r3, [r3, #0]
 802176e:	2b00      	cmp	r3, #0
 8021770:	d041      	beq.n	80217f6 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 8021772:	687b      	ldr	r3, [r7, #4]
 8021774:	2200      	movs	r2, #0
 8021776:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8021778:	4b25      	ldr	r3, [pc, #148]	; (8021810 <UTIL_TIMER_Stop+0xd8>)
 802177a:	681b      	ldr	r3, [r3, #0]
 802177c:	687a      	ldr	r2, [r7, #4]
 802177e:	429a      	cmp	r2, r3
 8021780:	d134      	bne.n	80217ec <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 8021782:	4b23      	ldr	r3, [pc, #140]	; (8021810 <UTIL_TIMER_Stop+0xd8>)
 8021784:	681b      	ldr	r3, [r3, #0]
 8021786:	2200      	movs	r2, #0
 8021788:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 802178a:	4b21      	ldr	r3, [pc, #132]	; (8021810 <UTIL_TIMER_Stop+0xd8>)
 802178c:	681b      	ldr	r3, [r3, #0]
 802178e:	695b      	ldr	r3, [r3, #20]
 8021790:	2b00      	cmp	r3, #0
 8021792:	d00a      	beq.n	80217aa <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 8021794:	4b1e      	ldr	r3, [pc, #120]	; (8021810 <UTIL_TIMER_Stop+0xd8>)
 8021796:	681b      	ldr	r3, [r3, #0]
 8021798:	695b      	ldr	r3, [r3, #20]
 802179a:	4a1d      	ldr	r2, [pc, #116]	; (8021810 <UTIL_TIMER_Stop+0xd8>)
 802179c:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 802179e:	4b1c      	ldr	r3, [pc, #112]	; (8021810 <UTIL_TIMER_Stop+0xd8>)
 80217a0:	681b      	ldr	r3, [r3, #0]
 80217a2:	4618      	mov	r0, r3
 80217a4:	f000 f92c 	bl	8021a00 <TimerSetTimeout>
 80217a8:	e023      	b.n	80217f2 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 80217aa:	4b1a      	ldr	r3, [pc, #104]	; (8021814 <UTIL_TIMER_Stop+0xdc>)
 80217ac:	68db      	ldr	r3, [r3, #12]
 80217ae:	4798      	blx	r3
            TimerListHead = NULL;
 80217b0:	4b17      	ldr	r3, [pc, #92]	; (8021810 <UTIL_TIMER_Stop+0xd8>)
 80217b2:	2200      	movs	r2, #0
 80217b4:	601a      	str	r2, [r3, #0]
 80217b6:	e01c      	b.n	80217f2 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 80217b8:	697a      	ldr	r2, [r7, #20]
 80217ba:	687b      	ldr	r3, [r7, #4]
 80217bc:	429a      	cmp	r2, r3
 80217be:	d110      	bne.n	80217e2 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 80217c0:	697b      	ldr	r3, [r7, #20]
 80217c2:	695b      	ldr	r3, [r3, #20]
 80217c4:	2b00      	cmp	r3, #0
 80217c6:	d006      	beq.n	80217d6 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 80217c8:	697b      	ldr	r3, [r7, #20]
 80217ca:	695b      	ldr	r3, [r3, #20]
 80217cc:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 80217ce:	69bb      	ldr	r3, [r7, #24]
 80217d0:	697a      	ldr	r2, [r7, #20]
 80217d2:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 80217d4:	e00d      	b.n	80217f2 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 80217d6:	2300      	movs	r3, #0
 80217d8:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 80217da:	69bb      	ldr	r3, [r7, #24]
 80217dc:	697a      	ldr	r2, [r7, #20]
 80217de:	615a      	str	r2, [r3, #20]
            break;
 80217e0:	e007      	b.n	80217f2 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 80217e2:	697b      	ldr	r3, [r7, #20]
 80217e4:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 80217e6:	697b      	ldr	r3, [r7, #20]
 80217e8:	695b      	ldr	r3, [r3, #20]
 80217ea:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 80217ec:	697b      	ldr	r3, [r7, #20]
 80217ee:	2b00      	cmp	r3, #0
 80217f0:	d1e2      	bne.n	80217b8 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 80217f2:	2300      	movs	r3, #0
 80217f4:	77fb      	strb	r3, [r7, #31]
 80217f6:	693b      	ldr	r3, [r7, #16]
 80217f8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80217fa:	68bb      	ldr	r3, [r7, #8]
 80217fc:	f383 8810 	msr	PRIMASK, r3
}
 8021800:	e001      	b.n	8021806 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 8021802:	2301      	movs	r3, #1
 8021804:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 8021806:	7ffb      	ldrb	r3, [r7, #31]
}
 8021808:	4618      	mov	r0, r3
 802180a:	3720      	adds	r7, #32
 802180c:	46bd      	mov	sp, r7
 802180e:	bd80      	pop	{r7, pc}
 8021810:	2000172c 	.word	0x2000172c
 8021814:	08024da8 	.word	0x08024da8

08021818 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 8021818:	b580      	push	{r7, lr}
 802181a:	b084      	sub	sp, #16
 802181c:	af00      	add	r7, sp, #0
 802181e:	6078      	str	r0, [r7, #4]
 8021820:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8021822:	2300      	movs	r3, #0
 8021824:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 8021826:	687b      	ldr	r3, [r7, #4]
 8021828:	2b00      	cmp	r3, #0
 802182a:	d102      	bne.n	8021832 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 802182c:	2301      	movs	r3, #1
 802182e:	73fb      	strb	r3, [r7, #15]
 8021830:	e014      	b.n	802185c <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 8021832:	4b0d      	ldr	r3, [pc, #52]	; (8021868 <UTIL_TIMER_SetPeriod+0x50>)
 8021834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8021836:	6838      	ldr	r0, [r7, #0]
 8021838:	4798      	blx	r3
 802183a:	4602      	mov	r2, r0
 802183c:	687b      	ldr	r3, [r7, #4]
 802183e:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 8021840:	6878      	ldr	r0, [r7, #4]
 8021842:	f000 f8c1 	bl	80219c8 <TimerExists>
 8021846:	4603      	mov	r3, r0
 8021848:	2b00      	cmp	r3, #0
 802184a:	d007      	beq.n	802185c <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 802184c:	6878      	ldr	r0, [r7, #4]
 802184e:	f7ff ff73 	bl	8021738 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 8021852:	6878      	ldr	r0, [r7, #4]
 8021854:	f7ff ff02 	bl	802165c <UTIL_TIMER_Start>
 8021858:	4603      	mov	r3, r0
 802185a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 802185c:	7bfb      	ldrb	r3, [r7, #15]
}
 802185e:	4618      	mov	r0, r3
 8021860:	3710      	adds	r7, #16
 8021862:	46bd      	mov	sp, r7
 8021864:	bd80      	pop	{r7, pc}
 8021866:	bf00      	nop
 8021868:	08024da8 	.word	0x08024da8

0802186c <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 802186c:	b590      	push	{r4, r7, lr}
 802186e:	b089      	sub	sp, #36	; 0x24
 8021870:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8021872:	f3ef 8310 	mrs	r3, PRIMASK
 8021876:	60bb      	str	r3, [r7, #8]
  return(result);
 8021878:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 802187a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 802187c:	b672      	cpsid	i
}
 802187e:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 8021880:	4b38      	ldr	r3, [pc, #224]	; (8021964 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8021882:	695b      	ldr	r3, [r3, #20]
 8021884:	4798      	blx	r3
 8021886:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8021888:	4b36      	ldr	r3, [pc, #216]	; (8021964 <UTIL_TIMER_IRQ_Handler+0xf8>)
 802188a:	691b      	ldr	r3, [r3, #16]
 802188c:	4798      	blx	r3
 802188e:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 8021890:	693a      	ldr	r2, [r7, #16]
 8021892:	697b      	ldr	r3, [r7, #20]
 8021894:	1ad3      	subs	r3, r2, r3
 8021896:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 8021898:	4b33      	ldr	r3, [pc, #204]	; (8021968 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802189a:	681b      	ldr	r3, [r3, #0]
 802189c:	2b00      	cmp	r3, #0
 802189e:	d037      	beq.n	8021910 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 80218a0:	4b31      	ldr	r3, [pc, #196]	; (8021968 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80218a2:	681b      	ldr	r3, [r3, #0]
 80218a4:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 80218a6:	69fb      	ldr	r3, [r7, #28]
 80218a8:	681b      	ldr	r3, [r3, #0]
 80218aa:	68fa      	ldr	r2, [r7, #12]
 80218ac:	429a      	cmp	r2, r3
 80218ae:	d206      	bcs.n	80218be <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 80218b0:	69fb      	ldr	r3, [r7, #28]
 80218b2:	681a      	ldr	r2, [r3, #0]
 80218b4:	68fb      	ldr	r3, [r7, #12]
 80218b6:	1ad2      	subs	r2, r2, r3
 80218b8:	69fb      	ldr	r3, [r7, #28]
 80218ba:	601a      	str	r2, [r3, #0]
 80218bc:	e002      	b.n	80218c4 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 80218be:	69fb      	ldr	r3, [r7, #28]
 80218c0:	2200      	movs	r2, #0
 80218c2:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 80218c4:	69fb      	ldr	r3, [r7, #28]
 80218c6:	695b      	ldr	r3, [r3, #20]
 80218c8:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 80218ca:	69fb      	ldr	r3, [r7, #28]
 80218cc:	2b00      	cmp	r3, #0
 80218ce:	d1ea      	bne.n	80218a6 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 80218d0:	e01e      	b.n	8021910 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 80218d2:	4b25      	ldr	r3, [pc, #148]	; (8021968 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80218d4:	681b      	ldr	r3, [r3, #0]
 80218d6:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 80218d8:	4b23      	ldr	r3, [pc, #140]	; (8021968 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80218da:	681b      	ldr	r3, [r3, #0]
 80218dc:	695b      	ldr	r3, [r3, #20]
 80218de:	4a22      	ldr	r2, [pc, #136]	; (8021968 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80218e0:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 80218e2:	69fb      	ldr	r3, [r7, #28]
 80218e4:	2200      	movs	r2, #0
 80218e6:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 80218e8:	69fb      	ldr	r3, [r7, #28]
 80218ea:	2200      	movs	r2, #0
 80218ec:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 80218ee:	69fb      	ldr	r3, [r7, #28]
 80218f0:	68db      	ldr	r3, [r3, #12]
 80218f2:	69fa      	ldr	r2, [r7, #28]
 80218f4:	6912      	ldr	r2, [r2, #16]
 80218f6:	4610      	mov	r0, r2
 80218f8:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 80218fa:	69fb      	ldr	r3, [r7, #28]
 80218fc:	7adb      	ldrb	r3, [r3, #11]
 80218fe:	2b01      	cmp	r3, #1
 8021900:	d106      	bne.n	8021910 <UTIL_TIMER_IRQ_Handler+0xa4>
 8021902:	69fb      	ldr	r3, [r7, #28]
 8021904:	7a9b      	ldrb	r3, [r3, #10]
 8021906:	2b00      	cmp	r3, #0
 8021908:	d102      	bne.n	8021910 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 802190a:	69f8      	ldr	r0, [r7, #28]
 802190c:	f7ff fea6 	bl	802165c <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8021910:	4b15      	ldr	r3, [pc, #84]	; (8021968 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8021912:	681b      	ldr	r3, [r3, #0]
 8021914:	2b00      	cmp	r3, #0
 8021916:	d00d      	beq.n	8021934 <UTIL_TIMER_IRQ_Handler+0xc8>
 8021918:	4b13      	ldr	r3, [pc, #76]	; (8021968 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802191a:	681b      	ldr	r3, [r3, #0]
 802191c:	681b      	ldr	r3, [r3, #0]
 802191e:	2b00      	cmp	r3, #0
 8021920:	d0d7      	beq.n	80218d2 <UTIL_TIMER_IRQ_Handler+0x66>
 8021922:	4b11      	ldr	r3, [pc, #68]	; (8021968 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8021924:	681b      	ldr	r3, [r3, #0]
 8021926:	681c      	ldr	r4, [r3, #0]
 8021928:	4b0e      	ldr	r3, [pc, #56]	; (8021964 <UTIL_TIMER_IRQ_Handler+0xf8>)
 802192a:	699b      	ldr	r3, [r3, #24]
 802192c:	4798      	blx	r3
 802192e:	4603      	mov	r3, r0
 8021930:	429c      	cmp	r4, r3
 8021932:	d3ce      	bcc.n	80218d2 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8021934:	4b0c      	ldr	r3, [pc, #48]	; (8021968 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8021936:	681b      	ldr	r3, [r3, #0]
 8021938:	2b00      	cmp	r3, #0
 802193a:	d009      	beq.n	8021950 <UTIL_TIMER_IRQ_Handler+0xe4>
 802193c:	4b0a      	ldr	r3, [pc, #40]	; (8021968 <UTIL_TIMER_IRQ_Handler+0xfc>)
 802193e:	681b      	ldr	r3, [r3, #0]
 8021940:	7a1b      	ldrb	r3, [r3, #8]
 8021942:	2b00      	cmp	r3, #0
 8021944:	d104      	bne.n	8021950 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 8021946:	4b08      	ldr	r3, [pc, #32]	; (8021968 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8021948:	681b      	ldr	r3, [r3, #0]
 802194a:	4618      	mov	r0, r3
 802194c:	f000 f858 	bl	8021a00 <TimerSetTimeout>
 8021950:	69bb      	ldr	r3, [r7, #24]
 8021952:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8021954:	687b      	ldr	r3, [r7, #4]
 8021956:	f383 8810 	msr	PRIMASK, r3
}
 802195a:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 802195c:	bf00      	nop
 802195e:	3724      	adds	r7, #36	; 0x24
 8021960:	46bd      	mov	sp, r7
 8021962:	bd90      	pop	{r4, r7, pc}
 8021964:	08024da8 	.word	0x08024da8
 8021968:	2000172c 	.word	0x2000172c

0802196c <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 802196c:	b580      	push	{r7, lr}
 802196e:	b082      	sub	sp, #8
 8021970:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8021972:	4b06      	ldr	r3, [pc, #24]	; (802198c <UTIL_TIMER_GetCurrentTime+0x20>)
 8021974:	69db      	ldr	r3, [r3, #28]
 8021976:	4798      	blx	r3
 8021978:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 802197a:	4b04      	ldr	r3, [pc, #16]	; (802198c <UTIL_TIMER_GetCurrentTime+0x20>)
 802197c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 802197e:	6878      	ldr	r0, [r7, #4]
 8021980:	4798      	blx	r3
 8021982:	4603      	mov	r3, r0
}
 8021984:	4618      	mov	r0, r3
 8021986:	3708      	adds	r7, #8
 8021988:	46bd      	mov	sp, r7
 802198a:	bd80      	pop	{r7, pc}
 802198c:	08024da8 	.word	0x08024da8

08021990 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8021990:	b580      	push	{r7, lr}
 8021992:	b084      	sub	sp, #16
 8021994:	af00      	add	r7, sp, #0
 8021996:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8021998:	4b0a      	ldr	r3, [pc, #40]	; (80219c4 <UTIL_TIMER_GetElapsedTime+0x34>)
 802199a:	69db      	ldr	r3, [r3, #28]
 802199c:	4798      	blx	r3
 802199e:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 80219a0:	4b08      	ldr	r3, [pc, #32]	; (80219c4 <UTIL_TIMER_GetElapsedTime+0x34>)
 80219a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80219a4:	6878      	ldr	r0, [r7, #4]
 80219a6:	4798      	blx	r3
 80219a8:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 80219aa:	4b06      	ldr	r3, [pc, #24]	; (80219c4 <UTIL_TIMER_GetElapsedTime+0x34>)
 80219ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80219ae:	68f9      	ldr	r1, [r7, #12]
 80219b0:	68ba      	ldr	r2, [r7, #8]
 80219b2:	1a8a      	subs	r2, r1, r2
 80219b4:	4610      	mov	r0, r2
 80219b6:	4798      	blx	r3
 80219b8:	4603      	mov	r3, r0
}
 80219ba:	4618      	mov	r0, r3
 80219bc:	3710      	adds	r7, #16
 80219be:	46bd      	mov	sp, r7
 80219c0:	bd80      	pop	{r7, pc}
 80219c2:	bf00      	nop
 80219c4:	08024da8 	.word	0x08024da8

080219c8 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 80219c8:	b480      	push	{r7}
 80219ca:	b085      	sub	sp, #20
 80219cc:	af00      	add	r7, sp, #0
 80219ce:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80219d0:	4b0a      	ldr	r3, [pc, #40]	; (80219fc <TimerExists+0x34>)
 80219d2:	681b      	ldr	r3, [r3, #0]
 80219d4:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 80219d6:	e008      	b.n	80219ea <TimerExists+0x22>
  {
    if( cur == TimerObject )
 80219d8:	68fa      	ldr	r2, [r7, #12]
 80219da:	687b      	ldr	r3, [r7, #4]
 80219dc:	429a      	cmp	r2, r3
 80219de:	d101      	bne.n	80219e4 <TimerExists+0x1c>
    {
      return true;
 80219e0:	2301      	movs	r3, #1
 80219e2:	e006      	b.n	80219f2 <TimerExists+0x2a>
    }
    cur = cur->Next;
 80219e4:	68fb      	ldr	r3, [r7, #12]
 80219e6:	695b      	ldr	r3, [r3, #20]
 80219e8:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 80219ea:	68fb      	ldr	r3, [r7, #12]
 80219ec:	2b00      	cmp	r3, #0
 80219ee:	d1f3      	bne.n	80219d8 <TimerExists+0x10>
  }
  return false;
 80219f0:	2300      	movs	r3, #0
}
 80219f2:	4618      	mov	r0, r3
 80219f4:	3714      	adds	r7, #20
 80219f6:	46bd      	mov	sp, r7
 80219f8:	bc80      	pop	{r7}
 80219fa:	4770      	bx	lr
 80219fc:	2000172c 	.word	0x2000172c

08021a00 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8021a00:	b590      	push	{r4, r7, lr}
 8021a02:	b085      	sub	sp, #20
 8021a04:	af00      	add	r7, sp, #0
 8021a06:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8021a08:	4b11      	ldr	r3, [pc, #68]	; (8021a50 <TimerSetTimeout+0x50>)
 8021a0a:	6a1b      	ldr	r3, [r3, #32]
 8021a0c:	4798      	blx	r3
 8021a0e:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 8021a10:	687b      	ldr	r3, [r7, #4]
 8021a12:	2201      	movs	r2, #1
 8021a14:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8021a16:	687b      	ldr	r3, [r7, #4]
 8021a18:	681c      	ldr	r4, [r3, #0]
 8021a1a:	4b0d      	ldr	r3, [pc, #52]	; (8021a50 <TimerSetTimeout+0x50>)
 8021a1c:	699b      	ldr	r3, [r3, #24]
 8021a1e:	4798      	blx	r3
 8021a20:	4602      	mov	r2, r0
 8021a22:	68fb      	ldr	r3, [r7, #12]
 8021a24:	4413      	add	r3, r2
 8021a26:	429c      	cmp	r4, r3
 8021a28:	d207      	bcs.n	8021a3a <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8021a2a:	4b09      	ldr	r3, [pc, #36]	; (8021a50 <TimerSetTimeout+0x50>)
 8021a2c:	699b      	ldr	r3, [r3, #24]
 8021a2e:	4798      	blx	r3
 8021a30:	4602      	mov	r2, r0
 8021a32:	68fb      	ldr	r3, [r7, #12]
 8021a34:	441a      	add	r2, r3
 8021a36:	687b      	ldr	r3, [r7, #4]
 8021a38:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8021a3a:	4b05      	ldr	r3, [pc, #20]	; (8021a50 <TimerSetTimeout+0x50>)
 8021a3c:	689b      	ldr	r3, [r3, #8]
 8021a3e:	687a      	ldr	r2, [r7, #4]
 8021a40:	6812      	ldr	r2, [r2, #0]
 8021a42:	4610      	mov	r0, r2
 8021a44:	4798      	blx	r3
}
 8021a46:	bf00      	nop
 8021a48:	3714      	adds	r7, #20
 8021a4a:	46bd      	mov	sp, r7
 8021a4c:	bd90      	pop	{r4, r7, pc}
 8021a4e:	bf00      	nop
 8021a50:	08024da8 	.word	0x08024da8

08021a54 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 8021a54:	b480      	push	{r7}
 8021a56:	b085      	sub	sp, #20
 8021a58:	af00      	add	r7, sp, #0
 8021a5a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8021a5c:	4b14      	ldr	r3, [pc, #80]	; (8021ab0 <TimerInsertTimer+0x5c>)
 8021a5e:	681b      	ldr	r3, [r3, #0]
 8021a60:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8021a62:	4b13      	ldr	r3, [pc, #76]	; (8021ab0 <TimerInsertTimer+0x5c>)
 8021a64:	681b      	ldr	r3, [r3, #0]
 8021a66:	695b      	ldr	r3, [r3, #20]
 8021a68:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8021a6a:	e012      	b.n	8021a92 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 8021a6c:	687b      	ldr	r3, [r7, #4]
 8021a6e:	681a      	ldr	r2, [r3, #0]
 8021a70:	68bb      	ldr	r3, [r7, #8]
 8021a72:	681b      	ldr	r3, [r3, #0]
 8021a74:	429a      	cmp	r2, r3
 8021a76:	d905      	bls.n	8021a84 <TimerInsertTimer+0x30>
    {
        cur = next;
 8021a78:	68bb      	ldr	r3, [r7, #8]
 8021a7a:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8021a7c:	68bb      	ldr	r3, [r7, #8]
 8021a7e:	695b      	ldr	r3, [r3, #20]
 8021a80:	60bb      	str	r3, [r7, #8]
 8021a82:	e006      	b.n	8021a92 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 8021a84:	68fb      	ldr	r3, [r7, #12]
 8021a86:	687a      	ldr	r2, [r7, #4]
 8021a88:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 8021a8a:	687b      	ldr	r3, [r7, #4]
 8021a8c:	68ba      	ldr	r2, [r7, #8]
 8021a8e:	615a      	str	r2, [r3, #20]
        return;
 8021a90:	e009      	b.n	8021aa6 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 8021a92:	68fb      	ldr	r3, [r7, #12]
 8021a94:	695b      	ldr	r3, [r3, #20]
 8021a96:	2b00      	cmp	r3, #0
 8021a98:	d1e8      	bne.n	8021a6c <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 8021a9a:	68fb      	ldr	r3, [r7, #12]
 8021a9c:	687a      	ldr	r2, [r7, #4]
 8021a9e:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 8021aa0:	687b      	ldr	r3, [r7, #4]
 8021aa2:	2200      	movs	r2, #0
 8021aa4:	615a      	str	r2, [r3, #20]
}
 8021aa6:	3714      	adds	r7, #20
 8021aa8:	46bd      	mov	sp, r7
 8021aaa:	bc80      	pop	{r7}
 8021aac:	4770      	bx	lr
 8021aae:	bf00      	nop
 8021ab0:	2000172c 	.word	0x2000172c

08021ab4 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8021ab4:	b580      	push	{r7, lr}
 8021ab6:	b084      	sub	sp, #16
 8021ab8:	af00      	add	r7, sp, #0
 8021aba:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8021abc:	4b0b      	ldr	r3, [pc, #44]	; (8021aec <TimerInsertNewHeadTimer+0x38>)
 8021abe:	681b      	ldr	r3, [r3, #0]
 8021ac0:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 8021ac2:	68fb      	ldr	r3, [r7, #12]
 8021ac4:	2b00      	cmp	r3, #0
 8021ac6:	d002      	beq.n	8021ace <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 8021ac8:	68fb      	ldr	r3, [r7, #12]
 8021aca:	2200      	movs	r2, #0
 8021acc:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 8021ace:	687b      	ldr	r3, [r7, #4]
 8021ad0:	68fa      	ldr	r2, [r7, #12]
 8021ad2:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 8021ad4:	4a05      	ldr	r2, [pc, #20]	; (8021aec <TimerInsertNewHeadTimer+0x38>)
 8021ad6:	687b      	ldr	r3, [r7, #4]
 8021ad8:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 8021ada:	4b04      	ldr	r3, [pc, #16]	; (8021aec <TimerInsertNewHeadTimer+0x38>)
 8021adc:	681b      	ldr	r3, [r3, #0]
 8021ade:	4618      	mov	r0, r3
 8021ae0:	f7ff ff8e 	bl	8021a00 <TimerSetTimeout>
}
 8021ae4:	bf00      	nop
 8021ae6:	3710      	adds	r7, #16
 8021ae8:	46bd      	mov	sp, r7
 8021aea:	bd80      	pop	{r7, pc}
 8021aec:	2000172c 	.word	0x2000172c

08021af0 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 8021af0:	b480      	push	{r7}
 8021af2:	b085      	sub	sp, #20
 8021af4:	af00      	add	r7, sp, #0
 8021af6:	6078      	str	r0, [r7, #4]
  int i = 0;
 8021af8:	2300      	movs	r3, #0
 8021afa:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8021afc:	e00e      	b.n	8021b1c <ee_skip_atoi+0x2c>
 8021afe:	68fa      	ldr	r2, [r7, #12]
 8021b00:	4613      	mov	r3, r2
 8021b02:	009b      	lsls	r3, r3, #2
 8021b04:	4413      	add	r3, r2
 8021b06:	005b      	lsls	r3, r3, #1
 8021b08:	4618      	mov	r0, r3
 8021b0a:	687b      	ldr	r3, [r7, #4]
 8021b0c:	681b      	ldr	r3, [r3, #0]
 8021b0e:	1c59      	adds	r1, r3, #1
 8021b10:	687a      	ldr	r2, [r7, #4]
 8021b12:	6011      	str	r1, [r2, #0]
 8021b14:	781b      	ldrb	r3, [r3, #0]
 8021b16:	4403      	add	r3, r0
 8021b18:	3b30      	subs	r3, #48	; 0x30
 8021b1a:	60fb      	str	r3, [r7, #12]
 8021b1c:	687b      	ldr	r3, [r7, #4]
 8021b1e:	681b      	ldr	r3, [r3, #0]
 8021b20:	781b      	ldrb	r3, [r3, #0]
 8021b22:	2b2f      	cmp	r3, #47	; 0x2f
 8021b24:	d904      	bls.n	8021b30 <ee_skip_atoi+0x40>
 8021b26:	687b      	ldr	r3, [r7, #4]
 8021b28:	681b      	ldr	r3, [r3, #0]
 8021b2a:	781b      	ldrb	r3, [r3, #0]
 8021b2c:	2b39      	cmp	r3, #57	; 0x39
 8021b2e:	d9e6      	bls.n	8021afe <ee_skip_atoi+0xe>
  return i;
 8021b30:	68fb      	ldr	r3, [r7, #12]
}
 8021b32:	4618      	mov	r0, r3
 8021b34:	3714      	adds	r7, #20
 8021b36:	46bd      	mov	sp, r7
 8021b38:	bc80      	pop	{r7}
 8021b3a:	4770      	bx	lr

08021b3c <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 8021b3c:	b480      	push	{r7}
 8021b3e:	b099      	sub	sp, #100	; 0x64
 8021b40:	af00      	add	r7, sp, #0
 8021b42:	60f8      	str	r0, [r7, #12]
 8021b44:	60b9      	str	r1, [r7, #8]
 8021b46:	607a      	str	r2, [r7, #4]
 8021b48:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 8021b4a:	4b72      	ldr	r3, [pc, #456]	; (8021d14 <ee_number+0x1d8>)
 8021b4c:	681b      	ldr	r3, [r3, #0]
 8021b4e:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 8021b50:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8021b52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8021b56:	2b00      	cmp	r3, #0
 8021b58:	d002      	beq.n	8021b60 <ee_number+0x24>
 8021b5a:	4b6f      	ldr	r3, [pc, #444]	; (8021d18 <ee_number+0x1dc>)
 8021b5c:	681b      	ldr	r3, [r3, #0]
 8021b5e:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 8021b60:	683b      	ldr	r3, [r7, #0]
 8021b62:	2b01      	cmp	r3, #1
 8021b64:	dd02      	ble.n	8021b6c <ee_number+0x30>
 8021b66:	683b      	ldr	r3, [r7, #0]
 8021b68:	2b24      	cmp	r3, #36	; 0x24
 8021b6a:	dd01      	ble.n	8021b70 <ee_number+0x34>
 8021b6c:	2300      	movs	r3, #0
 8021b6e:	e0cc      	b.n	8021d0a <ee_number+0x1ce>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 8021b70:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8021b72:	f003 0301 	and.w	r3, r3, #1
 8021b76:	2b00      	cmp	r3, #0
 8021b78:	d001      	beq.n	8021b7e <ee_number+0x42>
 8021b7a:	2330      	movs	r3, #48	; 0x30
 8021b7c:	e000      	b.n	8021b80 <ee_number+0x44>
 8021b7e:	2320      	movs	r3, #32
 8021b80:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 8021b84:	2300      	movs	r3, #0
 8021b86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 8021b8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8021b8c:	f003 0302 	and.w	r3, r3, #2
 8021b90:	2b00      	cmp	r3, #0
 8021b92:	d00b      	beq.n	8021bac <ee_number+0x70>
  {
    if (num < 0)
 8021b94:	687b      	ldr	r3, [r7, #4]
 8021b96:	2b00      	cmp	r3, #0
 8021b98:	da08      	bge.n	8021bac <ee_number+0x70>
    {
      sign = '-';
 8021b9a:	232d      	movs	r3, #45	; 0x2d
 8021b9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 8021ba0:	687b      	ldr	r3, [r7, #4]
 8021ba2:	425b      	negs	r3, r3
 8021ba4:	607b      	str	r3, [r7, #4]
      size--;
 8021ba6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8021ba8:	3b01      	subs	r3, #1
 8021baa:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 8021bac:	2300      	movs	r3, #0
 8021bae:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 8021bb0:	687b      	ldr	r3, [r7, #4]
 8021bb2:	2b00      	cmp	r3, #0
 8021bb4:	d120      	bne.n	8021bf8 <ee_number+0xbc>
    tmp[i++] = '0';
 8021bb6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021bb8:	1c5a      	adds	r2, r3, #1
 8021bba:	657a      	str	r2, [r7, #84]	; 0x54
 8021bbc:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8021bc0:	4413      	add	r3, r2
 8021bc2:	2230      	movs	r2, #48	; 0x30
 8021bc4:	f803 2c50 	strb.w	r2, [r3, #-80]
 8021bc8:	e019      	b.n	8021bfe <ee_number+0xc2>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8021bca:	687b      	ldr	r3, [r7, #4]
 8021bcc:	683a      	ldr	r2, [r7, #0]
 8021bce:	fbb3 f1f2 	udiv	r1, r3, r2
 8021bd2:	fb02 f201 	mul.w	r2, r2, r1
 8021bd6:	1a9b      	subs	r3, r3, r2
 8021bd8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8021bda:	441a      	add	r2, r3
 8021bdc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021bde:	1c59      	adds	r1, r3, #1
 8021be0:	6579      	str	r1, [r7, #84]	; 0x54
 8021be2:	7812      	ldrb	r2, [r2, #0]
 8021be4:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8021be8:	440b      	add	r3, r1
 8021bea:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 8021bee:	687a      	ldr	r2, [r7, #4]
 8021bf0:	683b      	ldr	r3, [r7, #0]
 8021bf2:	fbb2 f3f3 	udiv	r3, r2, r3
 8021bf6:	607b      	str	r3, [r7, #4]
    while (num != 0)
 8021bf8:	687b      	ldr	r3, [r7, #4]
 8021bfa:	2b00      	cmp	r3, #0
 8021bfc:	d1e5      	bne.n	8021bca <ee_number+0x8e>
    }
  }

  if (i > precision) precision = i;
 8021bfe:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8021c00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8021c02:	429a      	cmp	r2, r3
 8021c04:	dd01      	ble.n	8021c0a <ee_number+0xce>
 8021c06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021c08:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 8021c0a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8021c0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8021c0e:	1ad3      	subs	r3, r2, r3
 8021c10:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8021c12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8021c14:	f003 0301 	and.w	r3, r3, #1
 8021c18:	2b00      	cmp	r3, #0
 8021c1a:	d112      	bne.n	8021c42 <ee_number+0x106>
 8021c1c:	e00c      	b.n	8021c38 <ee_number+0xfc>
 8021c1e:	68fb      	ldr	r3, [r7, #12]
 8021c20:	1c5a      	adds	r2, r3, #1
 8021c22:	60fa      	str	r2, [r7, #12]
 8021c24:	2220      	movs	r2, #32
 8021c26:	701a      	strb	r2, [r3, #0]
 8021c28:	68bb      	ldr	r3, [r7, #8]
 8021c2a:	3b01      	subs	r3, #1
 8021c2c:	60bb      	str	r3, [r7, #8]
 8021c2e:	68bb      	ldr	r3, [r7, #8]
 8021c30:	2b00      	cmp	r3, #0
 8021c32:	d101      	bne.n	8021c38 <ee_number+0xfc>
 8021c34:	68fb      	ldr	r3, [r7, #12]
 8021c36:	e068      	b.n	8021d0a <ee_number+0x1ce>
 8021c38:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8021c3a:	1e5a      	subs	r2, r3, #1
 8021c3c:	66ba      	str	r2, [r7, #104]	; 0x68
 8021c3e:	2b00      	cmp	r3, #0
 8021c40:	dced      	bgt.n	8021c1e <ee_number+0xe2>
  if (sign) ASSIGN_STR(sign);
 8021c42:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8021c46:	2b00      	cmp	r3, #0
 8021c48:	d01b      	beq.n	8021c82 <ee_number+0x146>
 8021c4a:	68fb      	ldr	r3, [r7, #12]
 8021c4c:	1c5a      	adds	r2, r3, #1
 8021c4e:	60fa      	str	r2, [r7, #12]
 8021c50:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8021c54:	701a      	strb	r2, [r3, #0]
 8021c56:	68bb      	ldr	r3, [r7, #8]
 8021c58:	3b01      	subs	r3, #1
 8021c5a:	60bb      	str	r3, [r7, #8]
 8021c5c:	68bb      	ldr	r3, [r7, #8]
 8021c5e:	2b00      	cmp	r3, #0
 8021c60:	d10f      	bne.n	8021c82 <ee_number+0x146>
 8021c62:	68fb      	ldr	r3, [r7, #12]
 8021c64:	e051      	b.n	8021d0a <ee_number+0x1ce>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8021c66:	68fb      	ldr	r3, [r7, #12]
 8021c68:	1c5a      	adds	r2, r3, #1
 8021c6a:	60fa      	str	r2, [r7, #12]
 8021c6c:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8021c70:	701a      	strb	r2, [r3, #0]
 8021c72:	68bb      	ldr	r3, [r7, #8]
 8021c74:	3b01      	subs	r3, #1
 8021c76:	60bb      	str	r3, [r7, #8]
 8021c78:	68bb      	ldr	r3, [r7, #8]
 8021c7a:	2b00      	cmp	r3, #0
 8021c7c:	d101      	bne.n	8021c82 <ee_number+0x146>
 8021c7e:	68fb      	ldr	r3, [r7, #12]
 8021c80:	e043      	b.n	8021d0a <ee_number+0x1ce>
 8021c82:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8021c84:	1e5a      	subs	r2, r3, #1
 8021c86:	66ba      	str	r2, [r7, #104]	; 0x68
 8021c88:	2b00      	cmp	r3, #0
 8021c8a:	dcec      	bgt.n	8021c66 <ee_number+0x12a>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 8021c8c:	e00c      	b.n	8021ca8 <ee_number+0x16c>
 8021c8e:	68fb      	ldr	r3, [r7, #12]
 8021c90:	1c5a      	adds	r2, r3, #1
 8021c92:	60fa      	str	r2, [r7, #12]
 8021c94:	2230      	movs	r2, #48	; 0x30
 8021c96:	701a      	strb	r2, [r3, #0]
 8021c98:	68bb      	ldr	r3, [r7, #8]
 8021c9a:	3b01      	subs	r3, #1
 8021c9c:	60bb      	str	r3, [r7, #8]
 8021c9e:	68bb      	ldr	r3, [r7, #8]
 8021ca0:	2b00      	cmp	r3, #0
 8021ca2:	d101      	bne.n	8021ca8 <ee_number+0x16c>
 8021ca4:	68fb      	ldr	r3, [r7, #12]
 8021ca6:	e030      	b.n	8021d0a <ee_number+0x1ce>
 8021ca8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8021caa:	1e5a      	subs	r2, r3, #1
 8021cac:	66fa      	str	r2, [r7, #108]	; 0x6c
 8021cae:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8021cb0:	429a      	cmp	r2, r3
 8021cb2:	dbec      	blt.n	8021c8e <ee_number+0x152>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 8021cb4:	e010      	b.n	8021cd8 <ee_number+0x19c>
 8021cb6:	68fb      	ldr	r3, [r7, #12]
 8021cb8:	1c5a      	adds	r2, r3, #1
 8021cba:	60fa      	str	r2, [r7, #12]
 8021cbc:	f107 0110 	add.w	r1, r7, #16
 8021cc0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8021cc2:	440a      	add	r2, r1
 8021cc4:	7812      	ldrb	r2, [r2, #0]
 8021cc6:	701a      	strb	r2, [r3, #0]
 8021cc8:	68bb      	ldr	r3, [r7, #8]
 8021cca:	3b01      	subs	r3, #1
 8021ccc:	60bb      	str	r3, [r7, #8]
 8021cce:	68bb      	ldr	r3, [r7, #8]
 8021cd0:	2b00      	cmp	r3, #0
 8021cd2:	d101      	bne.n	8021cd8 <ee_number+0x19c>
 8021cd4:	68fb      	ldr	r3, [r7, #12]
 8021cd6:	e018      	b.n	8021d0a <ee_number+0x1ce>
 8021cd8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8021cda:	1e5a      	subs	r2, r3, #1
 8021cdc:	657a      	str	r2, [r7, #84]	; 0x54
 8021cde:	2b00      	cmp	r3, #0
 8021ce0:	dce9      	bgt.n	8021cb6 <ee_number+0x17a>
  while (size-- > 0) ASSIGN_STR(' ');
 8021ce2:	e00c      	b.n	8021cfe <ee_number+0x1c2>
 8021ce4:	68fb      	ldr	r3, [r7, #12]
 8021ce6:	1c5a      	adds	r2, r3, #1
 8021ce8:	60fa      	str	r2, [r7, #12]
 8021cea:	2220      	movs	r2, #32
 8021cec:	701a      	strb	r2, [r3, #0]
 8021cee:	68bb      	ldr	r3, [r7, #8]
 8021cf0:	3b01      	subs	r3, #1
 8021cf2:	60bb      	str	r3, [r7, #8]
 8021cf4:	68bb      	ldr	r3, [r7, #8]
 8021cf6:	2b00      	cmp	r3, #0
 8021cf8:	d101      	bne.n	8021cfe <ee_number+0x1c2>
 8021cfa:	68fb      	ldr	r3, [r7, #12]
 8021cfc:	e005      	b.n	8021d0a <ee_number+0x1ce>
 8021cfe:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8021d00:	1e5a      	subs	r2, r3, #1
 8021d02:	66ba      	str	r2, [r7, #104]	; 0x68
 8021d04:	2b00      	cmp	r3, #0
 8021d06:	dced      	bgt.n	8021ce4 <ee_number+0x1a8>

  return str;
 8021d08:	68fb      	ldr	r3, [r7, #12]
}
 8021d0a:	4618      	mov	r0, r3
 8021d0c:	3764      	adds	r7, #100	; 0x64
 8021d0e:	46bd      	mov	sp, r7
 8021d10:	bc80      	pop	{r7}
 8021d12:	4770      	bx	lr
 8021d14:	20000084 	.word	0x20000084
 8021d18:	20000088 	.word	0x20000088

08021d1c <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8021d1c:	b580      	push	{r7, lr}
 8021d1e:	b092      	sub	sp, #72	; 0x48
 8021d20:	af04      	add	r7, sp, #16
 8021d22:	60f8      	str	r0, [r7, #12]
 8021d24:	60b9      	str	r1, [r7, #8]
 8021d26:	607a      	str	r2, [r7, #4]
 8021d28:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 8021d2a:	68bb      	ldr	r3, [r7, #8]
 8021d2c:	2b00      	cmp	r3, #0
 8021d2e:	dc01      	bgt.n	8021d34 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 8021d30:	2300      	movs	r3, #0
 8021d32:	e142      	b.n	8021fba <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8021d34:	68fb      	ldr	r3, [r7, #12]
 8021d36:	62fb      	str	r3, [r7, #44]	; 0x2c
 8021d38:	e12a      	b.n	8021f90 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 8021d3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021d3c:	68fb      	ldr	r3, [r7, #12]
 8021d3e:	1ad2      	subs	r2, r2, r3
 8021d40:	68bb      	ldr	r3, [r7, #8]
 8021d42:	3b01      	subs	r3, #1
 8021d44:	429a      	cmp	r2, r3
 8021d46:	f280 8131 	bge.w	8021fac <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 8021d4a:	687b      	ldr	r3, [r7, #4]
 8021d4c:	781b      	ldrb	r3, [r3, #0]
 8021d4e:	2b25      	cmp	r3, #37	; 0x25
 8021d50:	d006      	beq.n	8021d60 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 8021d52:	687a      	ldr	r2, [r7, #4]
 8021d54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021d56:	1c59      	adds	r1, r3, #1
 8021d58:	62f9      	str	r1, [r7, #44]	; 0x2c
 8021d5a:	7812      	ldrb	r2, [r2, #0]
 8021d5c:	701a      	strb	r2, [r3, #0]
      continue;
 8021d5e:	e114      	b.n	8021f8a <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 8021d60:	2300      	movs	r3, #0
 8021d62:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8021d64:	687b      	ldr	r3, [r7, #4]
 8021d66:	3301      	adds	r3, #1
 8021d68:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 8021d6a:	687b      	ldr	r3, [r7, #4]
 8021d6c:	781b      	ldrb	r3, [r3, #0]
 8021d6e:	2b30      	cmp	r3, #48	; 0x30
 8021d70:	d103      	bne.n	8021d7a <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 8021d72:	6a3b      	ldr	r3, [r7, #32]
 8021d74:	f043 0301 	orr.w	r3, r3, #1
 8021d78:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 8021d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8021d7e:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 8021d80:	687b      	ldr	r3, [r7, #4]
 8021d82:	781b      	ldrb	r3, [r3, #0]
 8021d84:	2b2f      	cmp	r3, #47	; 0x2f
 8021d86:	d908      	bls.n	8021d9a <tiny_vsnprintf_like+0x7e>
 8021d88:	687b      	ldr	r3, [r7, #4]
 8021d8a:	781b      	ldrb	r3, [r3, #0]
 8021d8c:	2b39      	cmp	r3, #57	; 0x39
 8021d8e:	d804      	bhi.n	8021d9a <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 8021d90:	1d3b      	adds	r3, r7, #4
 8021d92:	4618      	mov	r0, r3
 8021d94:	f7ff feac 	bl	8021af0 <ee_skip_atoi>
 8021d98:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 8021d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8021d9e:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 8021da0:	f04f 33ff 	mov.w	r3, #4294967295
 8021da4:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 8021da6:	230a      	movs	r3, #10
 8021da8:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 8021daa:	687b      	ldr	r3, [r7, #4]
 8021dac:	781b      	ldrb	r3, [r3, #0]
 8021dae:	3b58      	subs	r3, #88	; 0x58
 8021db0:	2b20      	cmp	r3, #32
 8021db2:	f200 8094 	bhi.w	8021ede <tiny_vsnprintf_like+0x1c2>
 8021db6:	a201      	add	r2, pc, #4	; (adr r2, 8021dbc <tiny_vsnprintf_like+0xa0>)
 8021db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8021dbc:	08021ec7 	.word	0x08021ec7
 8021dc0:	08021edf 	.word	0x08021edf
 8021dc4:	08021edf 	.word	0x08021edf
 8021dc8:	08021edf 	.word	0x08021edf
 8021dcc:	08021edf 	.word	0x08021edf
 8021dd0:	08021edf 	.word	0x08021edf
 8021dd4:	08021edf 	.word	0x08021edf
 8021dd8:	08021edf 	.word	0x08021edf
 8021ddc:	08021edf 	.word	0x08021edf
 8021de0:	08021edf 	.word	0x08021edf
 8021de4:	08021edf 	.word	0x08021edf
 8021de8:	08021e4b 	.word	0x08021e4b
 8021dec:	08021ed5 	.word	0x08021ed5
 8021df0:	08021edf 	.word	0x08021edf
 8021df4:	08021edf 	.word	0x08021edf
 8021df8:	08021edf 	.word	0x08021edf
 8021dfc:	08021edf 	.word	0x08021edf
 8021e00:	08021ed5 	.word	0x08021ed5
 8021e04:	08021edf 	.word	0x08021edf
 8021e08:	08021edf 	.word	0x08021edf
 8021e0c:	08021edf 	.word	0x08021edf
 8021e10:	08021edf 	.word	0x08021edf
 8021e14:	08021edf 	.word	0x08021edf
 8021e18:	08021edf 	.word	0x08021edf
 8021e1c:	08021edf 	.word	0x08021edf
 8021e20:	08021edf 	.word	0x08021edf
 8021e24:	08021edf 	.word	0x08021edf
 8021e28:	08021e6b 	.word	0x08021e6b
 8021e2c:	08021edf 	.word	0x08021edf
 8021e30:	08021f2b 	.word	0x08021f2b
 8021e34:	08021edf 	.word	0x08021edf
 8021e38:	08021edf 	.word	0x08021edf
 8021e3c:	08021ecf 	.word	0x08021ecf
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 8021e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021e42:	1c5a      	adds	r2, r3, #1
 8021e44:	62fa      	str	r2, [r7, #44]	; 0x2c
 8021e46:	2220      	movs	r2, #32
 8021e48:	701a      	strb	r2, [r3, #0]
 8021e4a:	69fb      	ldr	r3, [r7, #28]
 8021e4c:	3b01      	subs	r3, #1
 8021e4e:	61fb      	str	r3, [r7, #28]
 8021e50:	69fb      	ldr	r3, [r7, #28]
 8021e52:	2b00      	cmp	r3, #0
 8021e54:	dcf4      	bgt.n	8021e40 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 8021e56:	683b      	ldr	r3, [r7, #0]
 8021e58:	1d1a      	adds	r2, r3, #4
 8021e5a:	603a      	str	r2, [r7, #0]
 8021e5c:	6819      	ldr	r1, [r3, #0]
 8021e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021e60:	1c5a      	adds	r2, r3, #1
 8021e62:	62fa      	str	r2, [r7, #44]	; 0x2c
 8021e64:	b2ca      	uxtb	r2, r1
 8021e66:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 8021e68:	e08f      	b.n	8021f8a <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 8021e6a:	683b      	ldr	r3, [r7, #0]
 8021e6c:	1d1a      	adds	r2, r3, #4
 8021e6e:	603a      	str	r2, [r7, #0]
 8021e70:	681b      	ldr	r3, [r3, #0]
 8021e72:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 8021e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8021e76:	2b00      	cmp	r3, #0
 8021e78:	d101      	bne.n	8021e7e <tiny_vsnprintf_like+0x162>
 8021e7a:	4b52      	ldr	r3, [pc, #328]	; (8021fc4 <tiny_vsnprintf_like+0x2a8>)
 8021e7c:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 8021e7e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8021e80:	f7df f8e8 	bl	8001054 <strlen>
 8021e84:	4603      	mov	r3, r0
 8021e86:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 8021e88:	e004      	b.n	8021e94 <tiny_vsnprintf_like+0x178>
 8021e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021e8c:	1c5a      	adds	r2, r3, #1
 8021e8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8021e90:	2220      	movs	r2, #32
 8021e92:	701a      	strb	r2, [r3, #0]
 8021e94:	69fb      	ldr	r3, [r7, #28]
 8021e96:	1e5a      	subs	r2, r3, #1
 8021e98:	61fa      	str	r2, [r7, #28]
 8021e9a:	693a      	ldr	r2, [r7, #16]
 8021e9c:	429a      	cmp	r2, r3
 8021e9e:	dbf4      	blt.n	8021e8a <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8021ea0:	2300      	movs	r3, #0
 8021ea2:	62bb      	str	r3, [r7, #40]	; 0x28
 8021ea4:	e00a      	b.n	8021ebc <tiny_vsnprintf_like+0x1a0>
 8021ea6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8021ea8:	1c53      	adds	r3, r2, #1
 8021eaa:	627b      	str	r3, [r7, #36]	; 0x24
 8021eac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021eae:	1c59      	adds	r1, r3, #1
 8021eb0:	62f9      	str	r1, [r7, #44]	; 0x2c
 8021eb2:	7812      	ldrb	r2, [r2, #0]
 8021eb4:	701a      	strb	r2, [r3, #0]
 8021eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8021eb8:	3301      	adds	r3, #1
 8021eba:	62bb      	str	r3, [r7, #40]	; 0x28
 8021ebc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8021ebe:	693b      	ldr	r3, [r7, #16]
 8021ec0:	429a      	cmp	r2, r3
 8021ec2:	dbf0      	blt.n	8021ea6 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 8021ec4:	e061      	b.n	8021f8a <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 8021ec6:	6a3b      	ldr	r3, [r7, #32]
 8021ec8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8021ecc:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 8021ece:	2310      	movs	r3, #16
 8021ed0:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8021ed2:	e02d      	b.n	8021f30 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 8021ed4:	6a3b      	ldr	r3, [r7, #32]
 8021ed6:	f043 0302 	orr.w	r3, r3, #2
 8021eda:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 8021edc:	e025      	b.n	8021f2a <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 8021ede:	687b      	ldr	r3, [r7, #4]
 8021ee0:	781b      	ldrb	r3, [r3, #0]
 8021ee2:	2b25      	cmp	r3, #37	; 0x25
 8021ee4:	d004      	beq.n	8021ef0 <tiny_vsnprintf_like+0x1d4>
 8021ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021ee8:	1c5a      	adds	r2, r3, #1
 8021eea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8021eec:	2225      	movs	r2, #37	; 0x25
 8021eee:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 8021ef0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021ef2:	68fb      	ldr	r3, [r7, #12]
 8021ef4:	1ad2      	subs	r2, r2, r3
 8021ef6:	68bb      	ldr	r3, [r7, #8]
 8021ef8:	3b01      	subs	r3, #1
 8021efa:	429a      	cmp	r2, r3
 8021efc:	da17      	bge.n	8021f2e <tiny_vsnprintf_like+0x212>
        if (*fmt)
 8021efe:	687b      	ldr	r3, [r7, #4]
 8021f00:	781b      	ldrb	r3, [r3, #0]
 8021f02:	2b00      	cmp	r3, #0
 8021f04:	d006      	beq.n	8021f14 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 8021f06:	687a      	ldr	r2, [r7, #4]
 8021f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021f0a:	1c59      	adds	r1, r3, #1
 8021f0c:	62f9      	str	r1, [r7, #44]	; 0x2c
 8021f0e:	7812      	ldrb	r2, [r2, #0]
 8021f10:	701a      	strb	r2, [r3, #0]
 8021f12:	e002      	b.n	8021f1a <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 8021f14:	687b      	ldr	r3, [r7, #4]
 8021f16:	3b01      	subs	r3, #1
 8021f18:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 8021f1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021f1c:	68fb      	ldr	r3, [r7, #12]
 8021f1e:	1ad2      	subs	r2, r2, r3
 8021f20:	68bb      	ldr	r3, [r7, #8]
 8021f22:	3b01      	subs	r3, #1
 8021f24:	429a      	cmp	r2, r3
 8021f26:	db2f      	blt.n	8021f88 <tiny_vsnprintf_like+0x26c>
 8021f28:	e002      	b.n	8021f30 <tiny_vsnprintf_like+0x214>
        break;
 8021f2a:	bf00      	nop
 8021f2c:	e000      	b.n	8021f30 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 8021f2e:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 8021f30:	697b      	ldr	r3, [r7, #20]
 8021f32:	2b6c      	cmp	r3, #108	; 0x6c
 8021f34:	d105      	bne.n	8021f42 <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 8021f36:	683b      	ldr	r3, [r7, #0]
 8021f38:	1d1a      	adds	r2, r3, #4
 8021f3a:	603a      	str	r2, [r7, #0]
 8021f3c:	681b      	ldr	r3, [r3, #0]
 8021f3e:	637b      	str	r3, [r7, #52]	; 0x34
 8021f40:	e00f      	b.n	8021f62 <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 8021f42:	6a3b      	ldr	r3, [r7, #32]
 8021f44:	f003 0302 	and.w	r3, r3, #2
 8021f48:	2b00      	cmp	r3, #0
 8021f4a:	d005      	beq.n	8021f58 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 8021f4c:	683b      	ldr	r3, [r7, #0]
 8021f4e:	1d1a      	adds	r2, r3, #4
 8021f50:	603a      	str	r2, [r7, #0]
 8021f52:	681b      	ldr	r3, [r3, #0]
 8021f54:	637b      	str	r3, [r7, #52]	; 0x34
 8021f56:	e004      	b.n	8021f62 <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 8021f58:	683b      	ldr	r3, [r7, #0]
 8021f5a:	1d1a      	adds	r2, r3, #4
 8021f5c:	603a      	str	r2, [r7, #0]
 8021f5e:	681b      	ldr	r3, [r3, #0]
 8021f60:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8021f62:	68bb      	ldr	r3, [r7, #8]
 8021f64:	1e5a      	subs	r2, r3, #1
 8021f66:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8021f68:	68fb      	ldr	r3, [r7, #12]
 8021f6a:	1acb      	subs	r3, r1, r3
 8021f6c:	1ad1      	subs	r1, r2, r3
 8021f6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8021f70:	6a3b      	ldr	r3, [r7, #32]
 8021f72:	9302      	str	r3, [sp, #8]
 8021f74:	69bb      	ldr	r3, [r7, #24]
 8021f76:	9301      	str	r3, [sp, #4]
 8021f78:	69fb      	ldr	r3, [r7, #28]
 8021f7a:	9300      	str	r3, [sp, #0]
 8021f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8021f7e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8021f80:	f7ff fddc 	bl	8021b3c <ee_number>
 8021f84:	62f8      	str	r0, [r7, #44]	; 0x2c
 8021f86:	e000      	b.n	8021f8a <tiny_vsnprintf_like+0x26e>
        continue;
 8021f88:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8021f8a:	687b      	ldr	r3, [r7, #4]
 8021f8c:	3301      	adds	r3, #1
 8021f8e:	607b      	str	r3, [r7, #4]
 8021f90:	687b      	ldr	r3, [r7, #4]
 8021f92:	781b      	ldrb	r3, [r3, #0]
 8021f94:	2b00      	cmp	r3, #0
 8021f96:	f47f aed0 	bne.w	8021d3a <tiny_vsnprintf_like+0x1e>
 8021f9a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021f9c:	68fb      	ldr	r3, [r7, #12]
 8021f9e:	1ad2      	subs	r2, r2, r3
 8021fa0:	68bb      	ldr	r3, [r7, #8]
 8021fa2:	3b01      	subs	r3, #1
 8021fa4:	429a      	cmp	r2, r3
 8021fa6:	f6bf aec8 	bge.w	8021d3a <tiny_vsnprintf_like+0x1e>
 8021faa:	e000      	b.n	8021fae <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 8021fac:	bf00      	nop
  }

  *str = '\0';
 8021fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8021fb0:	2200      	movs	r2, #0
 8021fb2:	701a      	strb	r2, [r3, #0]
  return str - buf;
 8021fb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8021fb6:	68fb      	ldr	r3, [r7, #12]
 8021fb8:	1ad3      	subs	r3, r2, r3
}
 8021fba:	4618      	mov	r0, r3
 8021fbc:	3738      	adds	r7, #56	; 0x38
 8021fbe:	46bd      	mov	sp, r7
 8021fc0:	bd80      	pop	{r7, pc}
 8021fc2:	bf00      	nop
 8021fc4:	08024be4 	.word	0x08024be4

08021fc8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8021fc8:	480d      	ldr	r0, [pc, #52]	; (8022000 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8021fca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8021fcc:	f7f0 fb9f 	bl	801270e <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8021fd0:	480c      	ldr	r0, [pc, #48]	; (8022004 <LoopForever+0x6>)
  ldr r1, =_edata
 8021fd2:	490d      	ldr	r1, [pc, #52]	; (8022008 <LoopForever+0xa>)
  ldr r2, =_sidata
 8021fd4:	4a0d      	ldr	r2, [pc, #52]	; (802200c <LoopForever+0xe>)
  movs r3, #0
 8021fd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8021fd8:	e002      	b.n	8021fe0 <LoopCopyDataInit>

08021fda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8021fda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8021fdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8021fde:	3304      	adds	r3, #4

08021fe0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8021fe0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8021fe2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8021fe4:	d3f9      	bcc.n	8021fda <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8021fe6:	4a0a      	ldr	r2, [pc, #40]	; (8022010 <LoopForever+0x12>)
  ldr r4, =_ebss
 8021fe8:	4c0a      	ldr	r4, [pc, #40]	; (8022014 <LoopForever+0x16>)
  movs r3, #0
 8021fea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8021fec:	e001      	b.n	8021ff2 <LoopFillZerobss>

08021fee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8021fee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8021ff0:	3204      	adds	r2, #4

08021ff2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8021ff2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8021ff4:	d3fb      	bcc.n	8021fee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8021ff6:	f000 f84d 	bl	8022094 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8021ffa:	f7ee fc79 	bl	80108f0 <main>

08021ffe <LoopForever>:

LoopForever:
    b LoopForever
 8021ffe:	e7fe      	b.n	8021ffe <LoopForever>
  ldr   r0, =_estack
 8022000:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8022004:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8022008:	200000f0 	.word	0x200000f0
  ldr r2, =_sidata
 802200c:	08025060 	.word	0x08025060
  ldr r2, =_sbss
 8022010:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8022014:	20002678 	.word	0x20002678

08022018 <C2SEV_PWR_C2H_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8022018:	e7fe      	b.n	8022018 <C2SEV_PWR_C2H_IRQHandler>
	...

0802201c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 802201c:	b580      	push	{r7, lr}
 802201e:	b086      	sub	sp, #24
 8022020:	af00      	add	r7, sp, #0
 8022022:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8022024:	4a14      	ldr	r2, [pc, #80]	; (8022078 <_sbrk+0x5c>)
 8022026:	4b15      	ldr	r3, [pc, #84]	; (802207c <_sbrk+0x60>)
 8022028:	1ad3      	subs	r3, r2, r3
 802202a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 802202c:	697b      	ldr	r3, [r7, #20]
 802202e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize  heap end at first call */
  if (NULL == __sbrk_heap_end)
 8022030:	4b13      	ldr	r3, [pc, #76]	; (8022080 <_sbrk+0x64>)
 8022032:	681b      	ldr	r3, [r3, #0]
 8022034:	2b00      	cmp	r3, #0
 8022036:	d102      	bne.n	802203e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8022038:	4b11      	ldr	r3, [pc, #68]	; (8022080 <_sbrk+0x64>)
 802203a:	4a12      	ldr	r2, [pc, #72]	; (8022084 <_sbrk+0x68>)
 802203c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 802203e:	4b10      	ldr	r3, [pc, #64]	; (8022080 <_sbrk+0x64>)
 8022040:	681a      	ldr	r2, [r3, #0]
 8022042:	687b      	ldr	r3, [r7, #4]
 8022044:	4413      	add	r3, r2
 8022046:	693a      	ldr	r2, [r7, #16]
 8022048:	429a      	cmp	r2, r3
 802204a:	d207      	bcs.n	802205c <_sbrk+0x40>
  {
    errno = ENOMEM;
 802204c:	f000 f81c 	bl	8022088 <__errno>
 8022050:	4603      	mov	r3, r0
 8022052:	220c      	movs	r2, #12
 8022054:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8022056:	f04f 33ff 	mov.w	r3, #4294967295
 802205a:	e009      	b.n	8022070 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 802205c:	4b08      	ldr	r3, [pc, #32]	; (8022080 <_sbrk+0x64>)
 802205e:	681b      	ldr	r3, [r3, #0]
 8022060:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8022062:	4b07      	ldr	r3, [pc, #28]	; (8022080 <_sbrk+0x64>)
 8022064:	681a      	ldr	r2, [r3, #0]
 8022066:	687b      	ldr	r3, [r7, #4]
 8022068:	4413      	add	r3, r2
 802206a:	4a05      	ldr	r2, [pc, #20]	; (8022080 <_sbrk+0x64>)
 802206c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 802206e:	68fb      	ldr	r3, [r7, #12]
}
 8022070:	4618      	mov	r0, r3
 8022072:	3718      	adds	r7, #24
 8022074:	46bd      	mov	sp, r7
 8022076:	bd80      	pop	{r7, pc}
 8022078:	20010000 	.word	0x20010000
 802207c:	00000800 	.word	0x00000800
 8022080:	20001730 	.word	0x20001730
 8022084:	20002678 	.word	0x20002678

08022088 <__errno>:
 8022088:	4b01      	ldr	r3, [pc, #4]	; (8022090 <__errno+0x8>)
 802208a:	6818      	ldr	r0, [r3, #0]
 802208c:	4770      	bx	lr
 802208e:	bf00      	nop
 8022090:	2000008c 	.word	0x2000008c

08022094 <__libc_init_array>:
 8022094:	b570      	push	{r4, r5, r6, lr}
 8022096:	4d0d      	ldr	r5, [pc, #52]	; (80220cc <__libc_init_array+0x38>)
 8022098:	4c0d      	ldr	r4, [pc, #52]	; (80220d0 <__libc_init_array+0x3c>)
 802209a:	1b64      	subs	r4, r4, r5
 802209c:	10a4      	asrs	r4, r4, #2
 802209e:	2600      	movs	r6, #0
 80220a0:	42a6      	cmp	r6, r4
 80220a2:	d109      	bne.n	80220b8 <__libc_init_array+0x24>
 80220a4:	4d0b      	ldr	r5, [pc, #44]	; (80220d4 <__libc_init_array+0x40>)
 80220a6:	4c0c      	ldr	r4, [pc, #48]	; (80220d8 <__libc_init_array+0x44>)
 80220a8:	f000 f950 	bl	802234c <_init>
 80220ac:	1b64      	subs	r4, r4, r5
 80220ae:	10a4      	asrs	r4, r4, #2
 80220b0:	2600      	movs	r6, #0
 80220b2:	42a6      	cmp	r6, r4
 80220b4:	d105      	bne.n	80220c2 <__libc_init_array+0x2e>
 80220b6:	bd70      	pop	{r4, r5, r6, pc}
 80220b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80220bc:	4798      	blx	r3
 80220be:	3601      	adds	r6, #1
 80220c0:	e7ee      	b.n	80220a0 <__libc_init_array+0xc>
 80220c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80220c6:	4798      	blx	r3
 80220c8:	3601      	adds	r6, #1
 80220ca:	e7f2      	b.n	80220b2 <__libc_init_array+0x1e>
 80220cc:	08025050 	.word	0x08025050
 80220d0:	08025050 	.word	0x08025050
 80220d4:	08025050 	.word	0x08025050
 80220d8:	08025054 	.word	0x08025054

080220dc <malloc>:
 80220dc:	4b02      	ldr	r3, [pc, #8]	; (80220e8 <malloc+0xc>)
 80220de:	4601      	mov	r1, r0
 80220e0:	6818      	ldr	r0, [r3, #0]
 80220e2:	f000 b87d 	b.w	80221e0 <_malloc_r>
 80220e6:	bf00      	nop
 80220e8:	2000008c 	.word	0x2000008c

080220ec <free>:
 80220ec:	4b02      	ldr	r3, [pc, #8]	; (80220f8 <free+0xc>)
 80220ee:	4601      	mov	r1, r0
 80220f0:	6818      	ldr	r0, [r3, #0]
 80220f2:	f000 b827 	b.w	8022144 <_free_r>
 80220f6:	bf00      	nop
 80220f8:	2000008c 	.word	0x2000008c

080220fc <memcmp>:
 80220fc:	b530      	push	{r4, r5, lr}
 80220fe:	3901      	subs	r1, #1
 8022100:	2400      	movs	r4, #0
 8022102:	42a2      	cmp	r2, r4
 8022104:	d101      	bne.n	802210a <memcmp+0xe>
 8022106:	2000      	movs	r0, #0
 8022108:	e005      	b.n	8022116 <memcmp+0x1a>
 802210a:	5d03      	ldrb	r3, [r0, r4]
 802210c:	3401      	adds	r4, #1
 802210e:	5d0d      	ldrb	r5, [r1, r4]
 8022110:	42ab      	cmp	r3, r5
 8022112:	d0f6      	beq.n	8022102 <memcmp+0x6>
 8022114:	1b58      	subs	r0, r3, r5
 8022116:	bd30      	pop	{r4, r5, pc}

08022118 <memcpy>:
 8022118:	440a      	add	r2, r1
 802211a:	4291      	cmp	r1, r2
 802211c:	f100 33ff 	add.w	r3, r0, #4294967295
 8022120:	d100      	bne.n	8022124 <memcpy+0xc>
 8022122:	4770      	bx	lr
 8022124:	b510      	push	{r4, lr}
 8022126:	f811 4b01 	ldrb.w	r4, [r1], #1
 802212a:	f803 4f01 	strb.w	r4, [r3, #1]!
 802212e:	4291      	cmp	r1, r2
 8022130:	d1f9      	bne.n	8022126 <memcpy+0xe>
 8022132:	bd10      	pop	{r4, pc}

08022134 <memset>:
 8022134:	4402      	add	r2, r0
 8022136:	4603      	mov	r3, r0
 8022138:	4293      	cmp	r3, r2
 802213a:	d100      	bne.n	802213e <memset+0xa>
 802213c:	4770      	bx	lr
 802213e:	f803 1b01 	strb.w	r1, [r3], #1
 8022142:	e7f9      	b.n	8022138 <memset+0x4>

08022144 <_free_r>:
 8022144:	b538      	push	{r3, r4, r5, lr}
 8022146:	4605      	mov	r5, r0
 8022148:	2900      	cmp	r1, #0
 802214a:	d045      	beq.n	80221d8 <_free_r+0x94>
 802214c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8022150:	1f0c      	subs	r4, r1, #4
 8022152:	2b00      	cmp	r3, #0
 8022154:	bfb8      	it	lt
 8022156:	18e4      	addlt	r4, r4, r3
 8022158:	f000 f8ea 	bl	8022330 <__malloc_lock>
 802215c:	4a1f      	ldr	r2, [pc, #124]	; (80221dc <_free_r+0x98>)
 802215e:	6813      	ldr	r3, [r2, #0]
 8022160:	4610      	mov	r0, r2
 8022162:	b933      	cbnz	r3, 8022172 <_free_r+0x2e>
 8022164:	6063      	str	r3, [r4, #4]
 8022166:	6014      	str	r4, [r2, #0]
 8022168:	4628      	mov	r0, r5
 802216a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802216e:	f000 b8e5 	b.w	802233c <__malloc_unlock>
 8022172:	42a3      	cmp	r3, r4
 8022174:	d90b      	bls.n	802218e <_free_r+0x4a>
 8022176:	6821      	ldr	r1, [r4, #0]
 8022178:	1862      	adds	r2, r4, r1
 802217a:	4293      	cmp	r3, r2
 802217c:	bf04      	itt	eq
 802217e:	681a      	ldreq	r2, [r3, #0]
 8022180:	685b      	ldreq	r3, [r3, #4]
 8022182:	6063      	str	r3, [r4, #4]
 8022184:	bf04      	itt	eq
 8022186:	1852      	addeq	r2, r2, r1
 8022188:	6022      	streq	r2, [r4, #0]
 802218a:	6004      	str	r4, [r0, #0]
 802218c:	e7ec      	b.n	8022168 <_free_r+0x24>
 802218e:	461a      	mov	r2, r3
 8022190:	685b      	ldr	r3, [r3, #4]
 8022192:	b10b      	cbz	r3, 8022198 <_free_r+0x54>
 8022194:	42a3      	cmp	r3, r4
 8022196:	d9fa      	bls.n	802218e <_free_r+0x4a>
 8022198:	6811      	ldr	r1, [r2, #0]
 802219a:	1850      	adds	r0, r2, r1
 802219c:	42a0      	cmp	r0, r4
 802219e:	d10b      	bne.n	80221b8 <_free_r+0x74>
 80221a0:	6820      	ldr	r0, [r4, #0]
 80221a2:	4401      	add	r1, r0
 80221a4:	1850      	adds	r0, r2, r1
 80221a6:	4283      	cmp	r3, r0
 80221a8:	6011      	str	r1, [r2, #0]
 80221aa:	d1dd      	bne.n	8022168 <_free_r+0x24>
 80221ac:	6818      	ldr	r0, [r3, #0]
 80221ae:	685b      	ldr	r3, [r3, #4]
 80221b0:	6053      	str	r3, [r2, #4]
 80221b2:	4401      	add	r1, r0
 80221b4:	6011      	str	r1, [r2, #0]
 80221b6:	e7d7      	b.n	8022168 <_free_r+0x24>
 80221b8:	d902      	bls.n	80221c0 <_free_r+0x7c>
 80221ba:	230c      	movs	r3, #12
 80221bc:	602b      	str	r3, [r5, #0]
 80221be:	e7d3      	b.n	8022168 <_free_r+0x24>
 80221c0:	6820      	ldr	r0, [r4, #0]
 80221c2:	1821      	adds	r1, r4, r0
 80221c4:	428b      	cmp	r3, r1
 80221c6:	bf04      	itt	eq
 80221c8:	6819      	ldreq	r1, [r3, #0]
 80221ca:	685b      	ldreq	r3, [r3, #4]
 80221cc:	6063      	str	r3, [r4, #4]
 80221ce:	bf04      	itt	eq
 80221d0:	1809      	addeq	r1, r1, r0
 80221d2:	6021      	streq	r1, [r4, #0]
 80221d4:	6054      	str	r4, [r2, #4]
 80221d6:	e7c7      	b.n	8022168 <_free_r+0x24>
 80221d8:	bd38      	pop	{r3, r4, r5, pc}
 80221da:	bf00      	nop
 80221dc:	20001734 	.word	0x20001734

080221e0 <_malloc_r>:
 80221e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80221e2:	1ccd      	adds	r5, r1, #3
 80221e4:	f025 0503 	bic.w	r5, r5, #3
 80221e8:	3508      	adds	r5, #8
 80221ea:	2d0c      	cmp	r5, #12
 80221ec:	bf38      	it	cc
 80221ee:	250c      	movcc	r5, #12
 80221f0:	2d00      	cmp	r5, #0
 80221f2:	4606      	mov	r6, r0
 80221f4:	db01      	blt.n	80221fa <_malloc_r+0x1a>
 80221f6:	42a9      	cmp	r1, r5
 80221f8:	d903      	bls.n	8022202 <_malloc_r+0x22>
 80221fa:	230c      	movs	r3, #12
 80221fc:	6033      	str	r3, [r6, #0]
 80221fe:	2000      	movs	r0, #0
 8022200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8022202:	f000 f895 	bl	8022330 <__malloc_lock>
 8022206:	4921      	ldr	r1, [pc, #132]	; (802228c <_malloc_r+0xac>)
 8022208:	680a      	ldr	r2, [r1, #0]
 802220a:	4614      	mov	r4, r2
 802220c:	b99c      	cbnz	r4, 8022236 <_malloc_r+0x56>
 802220e:	4f20      	ldr	r7, [pc, #128]	; (8022290 <_malloc_r+0xb0>)
 8022210:	683b      	ldr	r3, [r7, #0]
 8022212:	b923      	cbnz	r3, 802221e <_malloc_r+0x3e>
 8022214:	4621      	mov	r1, r4
 8022216:	4630      	mov	r0, r6
 8022218:	f000 f83c 	bl	8022294 <_sbrk_r>
 802221c:	6038      	str	r0, [r7, #0]
 802221e:	4629      	mov	r1, r5
 8022220:	4630      	mov	r0, r6
 8022222:	f000 f837 	bl	8022294 <_sbrk_r>
 8022226:	1c43      	adds	r3, r0, #1
 8022228:	d123      	bne.n	8022272 <_malloc_r+0x92>
 802222a:	230c      	movs	r3, #12
 802222c:	6033      	str	r3, [r6, #0]
 802222e:	4630      	mov	r0, r6
 8022230:	f000 f884 	bl	802233c <__malloc_unlock>
 8022234:	e7e3      	b.n	80221fe <_malloc_r+0x1e>
 8022236:	6823      	ldr	r3, [r4, #0]
 8022238:	1b5b      	subs	r3, r3, r5
 802223a:	d417      	bmi.n	802226c <_malloc_r+0x8c>
 802223c:	2b0b      	cmp	r3, #11
 802223e:	d903      	bls.n	8022248 <_malloc_r+0x68>
 8022240:	6023      	str	r3, [r4, #0]
 8022242:	441c      	add	r4, r3
 8022244:	6025      	str	r5, [r4, #0]
 8022246:	e004      	b.n	8022252 <_malloc_r+0x72>
 8022248:	6863      	ldr	r3, [r4, #4]
 802224a:	42a2      	cmp	r2, r4
 802224c:	bf0c      	ite	eq
 802224e:	600b      	streq	r3, [r1, #0]
 8022250:	6053      	strne	r3, [r2, #4]
 8022252:	4630      	mov	r0, r6
 8022254:	f000 f872 	bl	802233c <__malloc_unlock>
 8022258:	f104 000b 	add.w	r0, r4, #11
 802225c:	1d23      	adds	r3, r4, #4
 802225e:	f020 0007 	bic.w	r0, r0, #7
 8022262:	1ac2      	subs	r2, r0, r3
 8022264:	d0cc      	beq.n	8022200 <_malloc_r+0x20>
 8022266:	1a1b      	subs	r3, r3, r0
 8022268:	50a3      	str	r3, [r4, r2]
 802226a:	e7c9      	b.n	8022200 <_malloc_r+0x20>
 802226c:	4622      	mov	r2, r4
 802226e:	6864      	ldr	r4, [r4, #4]
 8022270:	e7cc      	b.n	802220c <_malloc_r+0x2c>
 8022272:	1cc4      	adds	r4, r0, #3
 8022274:	f024 0403 	bic.w	r4, r4, #3
 8022278:	42a0      	cmp	r0, r4
 802227a:	d0e3      	beq.n	8022244 <_malloc_r+0x64>
 802227c:	1a21      	subs	r1, r4, r0
 802227e:	4630      	mov	r0, r6
 8022280:	f000 f808 	bl	8022294 <_sbrk_r>
 8022284:	3001      	adds	r0, #1
 8022286:	d1dd      	bne.n	8022244 <_malloc_r+0x64>
 8022288:	e7cf      	b.n	802222a <_malloc_r+0x4a>
 802228a:	bf00      	nop
 802228c:	20001734 	.word	0x20001734
 8022290:	20001738 	.word	0x20001738

08022294 <_sbrk_r>:
 8022294:	b538      	push	{r3, r4, r5, lr}
 8022296:	4d06      	ldr	r5, [pc, #24]	; (80222b0 <_sbrk_r+0x1c>)
 8022298:	2300      	movs	r3, #0
 802229a:	4604      	mov	r4, r0
 802229c:	4608      	mov	r0, r1
 802229e:	602b      	str	r3, [r5, #0]
 80222a0:	f7ff febc 	bl	802201c <_sbrk>
 80222a4:	1c43      	adds	r3, r0, #1
 80222a6:	d102      	bne.n	80222ae <_sbrk_r+0x1a>
 80222a8:	682b      	ldr	r3, [r5, #0]
 80222aa:	b103      	cbz	r3, 80222ae <_sbrk_r+0x1a>
 80222ac:	6023      	str	r3, [r4, #0]
 80222ae:	bd38      	pop	{r3, r4, r5, pc}
 80222b0:	20002664 	.word	0x20002664

080222b4 <strchr>:
 80222b4:	b2c9      	uxtb	r1, r1
 80222b6:	4603      	mov	r3, r0
 80222b8:	4618      	mov	r0, r3
 80222ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80222be:	b112      	cbz	r2, 80222c6 <strchr+0x12>
 80222c0:	428a      	cmp	r2, r1
 80222c2:	d1f9      	bne.n	80222b8 <strchr+0x4>
 80222c4:	4770      	bx	lr
 80222c6:	2900      	cmp	r1, #0
 80222c8:	bf18      	it	ne
 80222ca:	2000      	movne	r0, #0
 80222cc:	4770      	bx	lr

080222ce <strcpy>:
 80222ce:	4603      	mov	r3, r0
 80222d0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80222d4:	f803 2b01 	strb.w	r2, [r3], #1
 80222d8:	2a00      	cmp	r2, #0
 80222da:	d1f9      	bne.n	80222d0 <strcpy+0x2>
 80222dc:	4770      	bx	lr

080222de <strncmp>:
 80222de:	b510      	push	{r4, lr}
 80222e0:	b16a      	cbz	r2, 80222fe <strncmp+0x20>
 80222e2:	3901      	subs	r1, #1
 80222e4:	1884      	adds	r4, r0, r2
 80222e6:	f810 3b01 	ldrb.w	r3, [r0], #1
 80222ea:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80222ee:	4293      	cmp	r3, r2
 80222f0:	d103      	bne.n	80222fa <strncmp+0x1c>
 80222f2:	42a0      	cmp	r0, r4
 80222f4:	d001      	beq.n	80222fa <strncmp+0x1c>
 80222f6:	2b00      	cmp	r3, #0
 80222f8:	d1f5      	bne.n	80222e6 <strncmp+0x8>
 80222fa:	1a98      	subs	r0, r3, r2
 80222fc:	bd10      	pop	{r4, pc}
 80222fe:	4610      	mov	r0, r2
 8022300:	e7fc      	b.n	80222fc <strncmp+0x1e>

08022302 <strstr>:
 8022302:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022304:	780c      	ldrb	r4, [r1, #0]
 8022306:	b164      	cbz	r4, 8022322 <strstr+0x20>
 8022308:	4603      	mov	r3, r0
 802230a:	781a      	ldrb	r2, [r3, #0]
 802230c:	4618      	mov	r0, r3
 802230e:	1c5e      	adds	r6, r3, #1
 8022310:	b90a      	cbnz	r2, 8022316 <strstr+0x14>
 8022312:	4610      	mov	r0, r2
 8022314:	e005      	b.n	8022322 <strstr+0x20>
 8022316:	4294      	cmp	r4, r2
 8022318:	d108      	bne.n	802232c <strstr+0x2a>
 802231a:	460d      	mov	r5, r1
 802231c:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8022320:	b902      	cbnz	r2, 8022324 <strstr+0x22>
 8022322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022324:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8022328:	4297      	cmp	r7, r2
 802232a:	d0f7      	beq.n	802231c <strstr+0x1a>
 802232c:	4633      	mov	r3, r6
 802232e:	e7ec      	b.n	802230a <strstr+0x8>

08022330 <__malloc_lock>:
 8022330:	4801      	ldr	r0, [pc, #4]	; (8022338 <__malloc_lock+0x8>)
 8022332:	f000 b809 	b.w	8022348 <__retarget_lock_acquire_recursive>
 8022336:	bf00      	nop
 8022338:	2000266c 	.word	0x2000266c

0802233c <__malloc_unlock>:
 802233c:	4801      	ldr	r0, [pc, #4]	; (8022344 <__malloc_unlock+0x8>)
 802233e:	f000 b804 	b.w	802234a <__retarget_lock_release_recursive>
 8022342:	bf00      	nop
 8022344:	2000266c 	.word	0x2000266c

08022348 <__retarget_lock_acquire_recursive>:
 8022348:	4770      	bx	lr

0802234a <__retarget_lock_release_recursive>:
 802234a:	4770      	bx	lr

0802234c <_init>:
 802234c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802234e:	bf00      	nop
 8022350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8022352:	bc08      	pop	{r3}
 8022354:	469e      	mov	lr, r3
 8022356:	4770      	bx	lr

08022358 <_fini>:
 8022358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802235a:	bf00      	nop
 802235c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802235e:	bc08      	pop	{r3}
 8022360:	469e      	mov	lr, r3
 8022362:	4770      	bx	lr
 8022364:	0000      	movs	r0, r0
	...
