
---------- Begin Simulation Statistics ----------
final_tick                               16948144354203                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71444                       # Simulator instruction rate (inst/s)
host_mem_usage                               17039852                       # Number of bytes of host memory used
host_op_rate                                   123057                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13977.68                       # Real time elapsed on the host
host_tick_rate                                9514707                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   998616166                       # Number of instructions simulated
sim_ops                                    1720055960                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.132993                       # Number of seconds simulated
sim_ticks                                132993486054                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops          127                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      8449144                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2589                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     16840520                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2716                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu0.num_int_insts                          25                       # number of integer instructions
system.cpu0.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         3                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       15     60.00%     60.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       7     28.00%     88.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      3     12.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          476                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops          122                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      8440365                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         3342                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     16819047                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         3464                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu1.num_int_insts                          25                       # number of integer instructions
system.cpu1.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         3                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       15     60.00%     60.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       7     28.00%     88.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      3     12.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops          125                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      8467976                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2586                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     16878029                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2711                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       15     60.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       7     28.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      3     12.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         19                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          475                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops          123                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      8455164                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         3351                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     16848640                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         3474                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu3.num_load_insts                          7                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         3                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       15     60.00%     60.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       7     28.00%     88.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      3     12.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     18129221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       36274323                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6817249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13705667                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        380243409                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       155301542                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249705742                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            430107371                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.599402                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.599402                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus0.idleCycles                   8300                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      5974948                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       100605694                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.732303                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           171673734                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          35818670                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      163084615                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    156399952                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       208712                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     40670036                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    790237984                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    135855064                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     17715797                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    691846894                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        806708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     16297922                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       5781935                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     17754950                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        22582                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      3269127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2705821                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        721976804                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            683346570                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655414                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        473194022                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.711019                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             688016954                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       990305242                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      555627325                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.625234                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.625234                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       313998      0.04%      0.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    527567347     74.35%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       729396      0.10%     74.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      1848797      0.26%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    141836620     19.99%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     37266533      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     709562691                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13681740                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019282                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       11945526     87.31%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1608659     11.76%     99.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       127555      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     722930433                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1834800981                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    683346570                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   1150389983                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         790237984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        709562691                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    360130520                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      2622352                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    383219673                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    399371507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.776698                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689788                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    246989016     61.84%     61.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23542556      5.89%     67.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     15847522      3.97%     71.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10712147      2.68%     74.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     15801162      3.96%     78.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     20471783      5.13%     83.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     24597204      6.16%     89.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     22239073      5.57%     95.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19171044      4.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    399371507                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.776661                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     15064525                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      4940513                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    156399952                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     40670036                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      372540946                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               399379807                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        379518462                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       155015617                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249187410                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            429211672                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.602729                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.602729                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   7917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5964249                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       100428451                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.729068                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           171322905                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          35744986                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      163618352                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    156099405                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts       209373                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     40594490                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    788784226                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    135577919                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     17677452                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    690554882                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        808896                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     15797205                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       5771037                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     17262337                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        22942                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      3263520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2700729                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        720577545                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            682071575                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655418                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        472279648                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.707827                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             686731724                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       988387076                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      554582740                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.623936                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.623936                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       313346      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    526613924     74.36%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       727585      0.10%     74.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      1844125      0.26%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    141543027     19.99%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     37190333      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     708232340                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13673841                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019307                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       11916698     87.15%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1631317     11.93%     99.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       125826      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     721592835                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1832125310                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    682071575                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   1148378523                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         788784226                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        708232340                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    359572464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      2614905                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    382564664                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    399371890                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.773366                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.688021                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    247206905     61.90%     61.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23575571      5.90%     67.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     15829950      3.96%     71.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10647013      2.67%     74.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     15793297      3.95%     78.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     20447730      5.12%     83.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     24567438      6.15%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     22192524      5.56%     95.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19111462      4.79%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    399371890                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.773330                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     15212350                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      5087483                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    156099405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     40594490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      371837444                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               399379807                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     58                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        380614139                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       155470229                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            430604589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.597519                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.597519                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   9573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      5978704                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       100712243                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.734053                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           171851281                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          35858100                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      162706203                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    156551062                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       209626                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     40714888                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    791005497                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    135993181                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     17730413                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    692545748                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        809962                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     16334562                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       5785586                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     17796021                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        22673                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      3271007                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2707697                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        722645875                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            684038774                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655451                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        473659008                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.712753                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             688712546                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       991286906                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      556177817                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.625971                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.625971                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       314083      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    528096990     74.35%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       729665      0.10%     74.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      1849173      0.26%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    141979392     19.99%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     37306864      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     710276167                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13705488                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019296                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       11955759     87.23%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     87.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1621872     11.83%     99.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       127857      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     723667572                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1836252691                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    684038774                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   1151427905                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         791005497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        710276167                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    360400858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      2624641                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    383484967                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    399370234                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778490                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.690430                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    246820322     61.80%     61.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23571991      5.90%     67.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     15870907      3.97%     71.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10720095      2.68%     74.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     15824360      3.96%     78.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     20498467      5.13%     83.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     24621339      6.17%     89.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     22257756      5.57%     95.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19184997      4.80%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    399370234                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.778448                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     15101086                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4967053                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    156551062                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     40714888                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      372927603                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               399379807                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        380319618                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       155338551                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249722938                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            430132228                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.599292                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.599292                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  10061                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      5976046                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches       100630241                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.732645                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           171689000                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          35821801                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      163037704                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    156432987                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts       209645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     40679798                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    790417833                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    135867199                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     17714752                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    691983464                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        809701                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     15923770                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       5782589                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     17390487                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        23118                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      3269854                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2706192                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        722098667                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            683483471                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.655400                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        473263301                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.711362                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             688153742                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       990474265                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      555736239                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.625277                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.625277                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       314075      0.04%      0.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    527689972     74.35%     74.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       729380      0.10%     74.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      1848729      0.26%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    141846235     19.99%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     37269825      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     709698216                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13710252                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.019318                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       11942386     87.11%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1641102     11.97%     99.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       126764      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     723094393                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1835097754                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    683483471                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   1150725363                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         790417833                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        709698216                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    360285519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      2621324                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    383359913                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    399369746                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.777046                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.689692                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    246909126     61.82%     61.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23604186      5.91%     67.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     15869734      3.97%     71.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10657748      2.67%     74.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     15826059      3.96%     78.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     20487554      5.13%     83.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     24621771      6.17%     89.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     22239858      5.57%     95.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     19153710      4.80%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    399369746                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.777001                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     15256621                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      5115389                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    156432987                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     40679798                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      372605857                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               399379807                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    125324187                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       125324192                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    125324190                       # number of overall hits
system.cpu0.dcache.overall_hits::total      125324195                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11854331                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11854336                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     11854334                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11854339                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 453705274566                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 453705274566                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 453705274566                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 453705274566                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    137178518                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    137178528                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    137178524                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    137178534                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.086415                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086415                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.086415                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086415                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 38273.376588                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38273.360445                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 38273.366902                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38273.350759                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         7545                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           53                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              143                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.762238                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           53                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8390750                       # number of writebacks
system.cpu0.dcache.writebacks::total          8390750                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3404719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3404719                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3404719                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3404719                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8449612                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8449612                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8449614                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8449614                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 259179651576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 259179651576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 259179830064                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 259179830064                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.061596                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061596                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.061596                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061596                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 30673.556558                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30673.556558                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 30673.570422                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30673.570422                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8390750                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    102436400                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      102436403                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     10789547                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10789551                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 436883813865                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 436883813865                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    113225947                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    113225954                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.571429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.095292                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.095292                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 40491.395409                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40491.380398                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3404577                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3404577                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      7384970                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7384970                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 242714266443                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 242714266443                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.065223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.065223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 32865.978662                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32865.978662                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     22887787                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      22887789                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      1064784                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1064785                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  16821460701                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16821460701                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23952571                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23952574                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.044454                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044454                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 15798.002882                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15797.988045                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          142                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          142                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      1064642                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1064642                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  16465385133                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16465385133                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.044448                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044448                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15465.654307                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15465.654307                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            3                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            2                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       178488                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       178488                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data        89244                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        89244                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.969394                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          133815097                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8391262                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.946957                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.003276                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.966117                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000006                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999934                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          485                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1105819534                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1105819534                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           22                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    108107683                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       108107705                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           22                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    108107683                       # number of overall hits
system.cpu0.icache.overall_hits::total      108107705                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          176                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           178                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          176                       # number of overall misses
system.cpu0.icache.overall_misses::total          178                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     13521132                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13521132                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     13521132                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13521132                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           24                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    108107859                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    108107883                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           24                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    108107859                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    108107883                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.083333                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.083333                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 76824.613636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75961.415730                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 76824.613636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75961.415730                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           77                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           77                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           77                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           77                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           99                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           99                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           99                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           99                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      8556435                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      8556435                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      8556435                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      8556435                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 86428.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 86428.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 86428.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 86428.636364                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           22                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    108107683                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      108107705                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          176                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          178                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     13521132                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13521132                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    108107859                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    108107883                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 76824.613636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75961.415730                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           77                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           77                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           99                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           99                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      8556435                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      8556435                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 86428.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 86428.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           84.598362                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108107806                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              101                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         1070374.316832                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    82.598362                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.161325                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.165231                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        864863165                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       864863165                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        7385068                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5760976                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      7155900                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        58404                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        58404                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       1006295                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      1006295                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      7385071                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          202                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     25290085                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           25290287                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         6464                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1074048768                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1074055232                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      4526126                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              289672064                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      12975896                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000253                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.016510                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            12972739     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3030      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                 127      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        12975896                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     11196130329                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          99233                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     8402315271                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      3865126                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        3865126                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      3865126                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       3865126                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           99                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      4526134                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      4526240                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           99                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      4526134                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      4526240                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      8487504                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 237988446327                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 237996933831                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      8487504                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 237988446327                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 237996933831                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           99                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      8391260                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      8391366                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           99                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      8391260                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      8391366                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.539387                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.539393                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.539387                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.539393                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 85732.363636                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 52580.954591                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 52581.598375                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 85732.363636                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 52580.954591                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 52581.598375                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      4526126                       # number of writebacks
system.cpu0.l2cache.writebacks::total         4526126                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            5                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           99                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      4526129                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      4526228                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           99                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      4526129                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      4526228                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      8454537                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 236481195753                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 236489650290                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      8454537                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 236481195753                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 236489650290                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.539386                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.539391                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.539386                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.539391                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 85399.363636                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 52248.001715                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 52248.726818                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 85399.363636                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 52248.001715                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 52248.726818                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              4526126                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      4259008                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      4259008                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      4259008                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      4259008                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      4131427                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      4131427                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      4131427                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      4131427                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        58401                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        58401                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            3                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        56277                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        56277                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        58404                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        58404                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000051                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000051                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data        18759                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total        18759                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            3                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        55278                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        55278                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000051                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        18426                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18426                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       251515                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       251515                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       754779                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       754780                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14457875319                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14457875319                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      1006294                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      1006295                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.750058                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.750058                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 19155.110726                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 19155.085348                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_hits::.switch_cpus0.data            5                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       754774                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       754774                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14206484961                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14206484961                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.750053                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.750052                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 18822.170558                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 18822.170558                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      3613611                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      3613611                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           99                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      3771355                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      3771460                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8487504                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 223530571008                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 223539058512                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           99                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      7384966                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      7385071                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.510680                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.510687                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 85732.363636                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 59270.625812                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 59271.226133                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           99                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      3771355                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      3771454                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      8454537                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 222274710792                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 222283165329                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.510680                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510686                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 85399.363636                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 58937.626077                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58938.320692                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2325.141578                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          16840197                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         4528456                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.718750                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.835091                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.000980                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.001712                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    32.893871                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2290.409924                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000204                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000245                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.008031                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.559182                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.567662                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2330                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          589                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1445                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          282                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.568848                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       273972088                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      273972088                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16815150878149                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 132993476054                       # Cumulative time (in ticks) in various power states
system.cpu0.thread29165.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread29165.numOps                      0                       # Number of Ops committed
system.cpu0.thread29165.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            5                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    124992267                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       124992272                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            5                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    124992270                       # number of overall hits
system.cpu1.dcache.overall_hits::total      124992275                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     11845579                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11845584                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     11845583                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11845588                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 451664741475                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 451664741475                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 451664741475                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 451664741475                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    136837846                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    136837856                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    136837853                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    136837863                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.086567                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.086567                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.086567                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.086567                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 38129.393377                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38129.377283                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 38129.380502                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38129.364408                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         7449                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              153                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.686275                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8377997                       # number of writebacks
system.cpu1.dcache.writebacks::total          8377997                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      3404759                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3404759                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      3404759                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3404759                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8440820                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8440820                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8440823                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8440823                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 257440013622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 257440013622                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 257440697604                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 257440697604                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.061685                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061685                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.061685                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061685                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 30499.408070                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30499.408070                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 30499.478262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30499.478262                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8377997                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    102155369                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      102155372                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            4                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     10778454                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10778458                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 434821965777                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 434821965777                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    112933823                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    112933830                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.571429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.095440                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.095440                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 40341.774969                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40341.759997                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3404484                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3404484                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      7373970                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7373970                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 240954388749                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 240954388749                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.065295                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065295                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 32676.345137                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32676.345137                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     22836898                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      22836900                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      1067125                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1067126                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  16842775698                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16842775698                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     23904023                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23904026                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044642                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044642                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 15783.320321                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15783.305531                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          275                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          275                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      1066850                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1066850                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  16485624873                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  16485624873                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044631                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044631                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 15452.617400                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15452.617400                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data            3                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.571429                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.571429                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       683982                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       683982                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data       227994                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total       227994                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.969073                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          133475127                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8378509                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.930654                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.003278                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.965796                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000006                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999933                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          451                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1103081413                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1103081413                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    107928252                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       107928274                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    107928252                       # number of overall hits
system.cpu1.icache.overall_hits::total      107928274                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          162                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           164                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          162                       # number of overall misses
system.cpu1.icache.overall_misses::total          164                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     11444544                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11444544                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     11444544                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11444544                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    107928414                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    107928438                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    107928414                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    107928438                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 70645.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69783.804878                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 70645.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69783.804878                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           75                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           75                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           87                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           87                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7415244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7415244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7415244                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7415244                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 85232.689655                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 85232.689655                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 85232.689655                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 85232.689655                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    107928252                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      107928274                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          162                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          164                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     11444544                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11444544                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    107928414                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    107928438                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 70645.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69783.804878                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           75                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           87                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7415244                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7415244                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 85232.689655                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 85232.689655                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           83.921096                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          107928363                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               89                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1212678.235955                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    81.921096                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.160002                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.163908                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        863427593                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       863427593                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        7374057                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5763225                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      7137768                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        62452                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        62452                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       1004541                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      1004541                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      7374057                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          178                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     25259919                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           25260097                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1072416384                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1072422080                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      4522996                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              289471744                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      12964046                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000313                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.018222                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            12960106     99.97%     99.97% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                3818      0.03%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                 122      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        12964046                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     11180486322                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          86913                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     8390922012                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      3856513                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        3856513                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      3856513                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       3856513                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           87                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      4521991                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      4522085                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           87                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      4521991                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      4522085                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7354638                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 236268012483                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 236275367121                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7354638                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 236268012483                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 236275367121                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           87                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      8378504                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      8378598                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           87                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      8378504                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      8378598                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.539713                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.539719                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.539713                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.539719                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 84536.068966                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 52248.669332                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 52249.209628                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 84536.068966                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 52248.669332                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 52249.209628                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      4522996                       # number of writebacks
system.cpu1.l2cache.writebacks::total         4522996                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           87                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      4521990                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      4522077                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           87                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      4521990                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      4522077                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7325667                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 234762181821                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 234769507488                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7325667                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 234762181821                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 234769507488                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.539713                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.539718                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.539713                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.539718                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 84203.068966                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 51915.679119                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 51916.300295                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 84203.068966                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 51915.679119                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 51916.300295                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              4522996                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      4260457                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      4260457                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      4260457                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      4260457                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      4117244                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      4117244                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      4117244                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      4117244                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        62450                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        62450                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        36963                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        36963                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        62452                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        62452                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000032                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000032                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data 18481.500000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 18481.500000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       243228                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       243228                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       761312                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       761313                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  14489464698                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  14489464698                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      1004540                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      1004541                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.757871                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.757872                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19032.229491                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19032.204491                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       761311                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       761311                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  14235940143                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  14235940143                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.757870                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.757870                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18699.243992                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18699.243992                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      3613285                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      3613285                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           87                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      3760679                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      3760772                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7354638                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 221778547785                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 221785902423                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      7373964                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      7374057                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.509994                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.510000                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 84536.068966                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 58973.006679                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 58973.503957                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           87                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3760679                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      3760766                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7325667                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 220526241678                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 220533567345                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.509994                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510000                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 84203.068966                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 58640.006679                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58640.598044                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2359.308838                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          16818750                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         4525374                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.716544                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     1.633065                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.001713                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    63.780839                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2290.893221                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000399                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000245                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.015571                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.559300                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.576003                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2378                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          302                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          884                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          862                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.580566                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       273625854                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      273625854                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16815150878149                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 132993476054                       # Cumulative time (in ticks) in various power states
system.cpu1.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu1.thread0.numOps                          0                       # Number of Ops committed
system.cpu1.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    125422805                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       125422810                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    125422808                       # number of overall hits
system.cpu2.dcache.overall_hits::total      125422813                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     11887891                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11887896                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     11887894                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11887899                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 454034788722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 454034788722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 454034788722                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 454034788722                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    137310696                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    137310706                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    137310702                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    137310712                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.086577                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.086577                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.086577                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.086577                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 38193.047759                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38193.031696                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 38193.038121                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38193.022057                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         7569                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           29                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              145                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.200000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           29                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      8409425                       # number of writebacks
system.cpu2.dcache.writebacks::total          8409425                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3419441                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3419441                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3419441                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3419441                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      8468450                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      8468450                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      8468452                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      8468452                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 259178822739                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 259178822739                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 259178984577                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 259178984577                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.061674                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.061674                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.061674                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.061674                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 30605.225601                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 30605.225601                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 30605.237483                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 30605.237483                       # average overall mshr miss latency
system.cpu2.dcache.replacements               8409425                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    102506501                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      102506504                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     10819588                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10819592                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 437172215508                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 437172215508                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    113326089                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    113326096                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.571429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.095473                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.095473                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 40405.625012                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40405.610074                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3419291                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3419291                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      7400297                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7400297                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 242672703381                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 242672703381                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.065301                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065301                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 32792.292442                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 32792.292442                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     22916304                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      22916306                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      1068303                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1068304                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16862573214                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16862573214                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23984607                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23984610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044541                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044541                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 15784.448058                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 15784.433283                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          150                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      1068153                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1068153                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  16506119358                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16506119358                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044535                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044535                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15452.954172                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15452.954172                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            3                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       161838                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       161838                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data        80919                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        80919                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.969276                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          133932670                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          8409937                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.925526                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.003273                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.966003                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000006                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999934                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          224                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1106895633                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1106895633                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    108212222                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       108212244                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    108212222                       # number of overall hits
system.cpu2.icache.overall_hits::total      108212244                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          172                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           174                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          172                       # number of overall misses
system.cpu2.icache.overall_misses::total          174                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     15548769                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     15548769                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     15548769                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     15548769                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    108212394                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    108212418                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    108212394                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    108212418                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 90399.819767                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 89360.741379                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 90399.819767                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 89360.741379                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           83                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           83                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           89                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           89                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           89                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           89                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      8358300                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      8358300                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      8358300                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      8358300                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 93913.483146                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 93913.483146                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 93913.483146                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 93913.483146                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    108212222                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      108212244                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          172                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          174                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     15548769                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     15548769                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    108212394                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    108212418                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 90399.819767                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 89360.741379                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           83                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           89                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      8358300                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      8358300                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 93913.483146                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 93913.483146                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           84.587457                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          108212335                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               91                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1189146.538462                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    82.587457                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.161304                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.165210                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        865699435                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       865699435                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        7400388                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5773537                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7173429                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        58576                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        58576                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       1009640                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      1009640                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      7400388                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          181                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     25346451                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           25346632                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1076439168                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1076444928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      4537542                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              290402688                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      13006145                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000252                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.016473                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            13002990     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                3030      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                 125      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        13006145                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     11221058376                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          88911                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     8421028540                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      3872381                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        3872381                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      3872381                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       3872381                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           88                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      4537551                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      4537646                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           88                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      4537551                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      4537646                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      8296695                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 237945416067                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 237953712762                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      8296695                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 237945416067                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 237953712762                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           88                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      8409932                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      8410027                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           88                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      8409932                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      8410027                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.539547                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.539552                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.539547                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.539552                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 94280.625000                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 52439.171718                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 52439.902267                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 94280.625000                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 52439.171718                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 52439.902267                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      4537541                       # number of writebacks
system.cpu2.l2cache.writebacks::total         4537541                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            3                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            3                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           88                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      4537548                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      4537636                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           88                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      4537548                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      4537636                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      8267391                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 236434387608                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 236442654999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      8267391                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 236434387608                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 236442654999                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.539546                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.539551                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.539546                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.539551                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 93947.625000                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 52106.200884                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 52107.012330                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 93947.625000                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 52106.200884                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 52107.012330                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              4537541                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      4268432                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      4268432                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      4268432                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      4268432                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      4140676                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      4140676                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      4140676                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      4140676                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        58575                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        58575                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        58576                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        58576                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000017                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000017                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       252263                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       252263                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       757376                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       757377                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  14492626200                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  14492626200                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      1009639                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      1009640                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.750145                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.750146                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 19135.312183                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 19135.286918                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_hits::.switch_cpus2.data            3                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       757373                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       757373                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  14240396016                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  14240396016                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.750142                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.750142                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 18802.355003                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 18802.355003                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      3620118                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      3620118                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           88                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      3780175                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      3780269                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      8296695                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 223452789867                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 223461086562                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      7400293                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      7400387                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.510814                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.510820                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 94280.625000                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 59111.758018                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 59112.482885                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           88                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      3780175                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      3780263                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      8267391                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 222193991592                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 222202258983                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.510814                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510820                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 93947.625000                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 58778.758018                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58779.576707                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2325.155183                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          16877708                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         4539871                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.717662                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.830813                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.000985                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.001711                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    32.889613                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2290.432060                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000203                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000245                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.008030                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.559188                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.567665                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2330                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1925                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          282                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.568848                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       274583615                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      274583615                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16815150878149                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 132993476054                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            5                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    125263881                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       125263886                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            5                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    125263884                       # number of overall hits
system.cpu3.dcache.overall_hits::total      125263889                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     11863093                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11863098                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     11863097                       # number of overall misses
system.cpu3.dcache.overall_misses::total     11863102                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 451983855042                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 451983855042                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 451983855042                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 451983855042                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    137126974                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    137126984                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    137126981                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    137126991                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.086512                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.086512                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.086512                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.086512                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 38100.000990                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38099.984932                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 38099.988143                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38099.972085                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        12547                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          242                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              168                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    74.684524                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          121                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      8392786                       # number of writebacks
system.cpu3.dcache.writebacks::total          8392786                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3407458                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3407458                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3407458                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3407458                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      8455635                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      8455635                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      8455638                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      8455638                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 258083362296                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 258083362296                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 258083649342                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 258083649342                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.061663                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061663                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.061663                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061663                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 30522.055682                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 30522.055682                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 30522.078800                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 30522.078800                       # average overall mshr miss latency
system.cpu3.dcache.replacements               8392786                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    102377431                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      102377434                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     10793970                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10793974                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 434998880352                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 434998880352                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    113171401                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    113171408                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.571429                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.095377                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.095377                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 40300.175038                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40300.160103                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3407192                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3407192                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      7386778                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7386778                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 241457401233                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 241457401233                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.065271                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.065271                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 32687.783663                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32687.783663                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     22886450                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      22886452                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      1069123                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1069124                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  16984974690                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16984974690                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23955573                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23955576                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.333333                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.044629                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.044629                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 15886.829383                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 15886.814523                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          266                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          266                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      1068857                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1068857                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  16625961063                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16625961063                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.044618                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.044618                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 15554.897487                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15554.897487                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data            3                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            7                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.571429                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.571429                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       287046                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       287046                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data        95682                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        95682                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.969085                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          133761549                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          8393298                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.936709                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.003278                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.965807                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000006                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999933                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          489                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1105409226                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1105409226                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst    108142457                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       108142479                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst    108142457                       # number of overall hits
system.cpu3.icache.overall_hits::total      108142479                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          166                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           168                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          166                       # number of overall misses
system.cpu3.icache.overall_misses::total          168                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     14601717                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     14601717                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     14601717                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     14601717                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst    108142623                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    108142647                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst    108142623                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    108142647                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.083333                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.083333                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 87962.150602                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 86914.982143                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 87962.150602                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 86914.982143                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           80                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           80                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           86                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           86                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           86                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      8499825                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      8499825                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      8499825                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      8499825                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 98835.174419                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 98835.174419                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 98835.174419                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 98835.174419                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst    108142457                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      108142479                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          166                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          168                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     14601717                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     14601717                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst    108142623                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    108142647                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 87962.150602                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 86914.982143                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           80                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           86                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      8499825                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      8499825                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 98835.174419                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 98835.174419                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           83.927119                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          108142567                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               88                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1228892.806818                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    81.927119                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.160014                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.163920                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        865141264                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       865141264                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        7386864                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5773163                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      7151417                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        62464                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        62464                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       1006523                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      1006522                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      7386867                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          176                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     25304314                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           25304490                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         5632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1074309376                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1074315008                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      4531794                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              290034816                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      12987648                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000314                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.018233                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            12983698     99.97%     99.97% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                3827      0.03%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                 123      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        12987648                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     11200190265                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy          85914                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     8405700551                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      3862510                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        3862510                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      3862510                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       3862510                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst           86                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      4530787                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      4530880                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst           86                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      4530787                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      4530880                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      8440218                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 236877111441                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 236885551659                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      8440218                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 236877111441                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 236885551659                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst           86                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      8393297                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      8393390                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst           86                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      8393297                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      8393390                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.539810                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.539815                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.539810                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.539815                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 98142.069767                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 52281.670147                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 52282.459844                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 98142.069767                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 52281.670147                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 52282.459844                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      4531794                       # number of writebacks
system.cpu3.l2cache.writebacks::total         4531794                       # number of writebacks
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.data            2                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.data            2                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst           86                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      4530785                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      4530871                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst           86                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      4530785                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      4530871                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      8411580                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 235368345051                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 235376756631                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      8411580                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 235368345051                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 235376756631                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.539810                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.539814                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.539810                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.539814                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 97809.069767                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 51948.689918                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 51949.560389                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 97809.069767                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 51948.689918                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 51949.560389                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              4531794                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      4267043                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      4267043                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      4267043                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      4267043                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      4125449                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      4125449                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      4125449                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      4125449                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        62462                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        62462                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        36963                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        36963                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        62464                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        62464                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000032                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000032                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18481.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 18481.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       243785                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       243785                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       762737                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       762738                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14626500192                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14626500192                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      1006522                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      1006523                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.757795                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.757795                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 19176.334952                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 19176.309810                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_hits::.switch_cpus3.data            2                       # number of ReadExReq MSHR hits
system.cpu3.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       762735                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       762735                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14372493453                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14372493453                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.757793                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.757792                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 18843.364279                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 18843.364279                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      3618725                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      3618725                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst           86                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      3768050                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      3768142                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      8440218                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 222250611249                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 222259051467                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      7386775                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      7386867                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.510108                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.510114                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 98142.069767                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 58982.925187                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 58983.724994                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           86                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      3768050                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      3768136                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      8411580                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 220995851598                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 221004263178                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.510108                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510113                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 97809.069767                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 58649.925452                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58650.819179                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2359.528158                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          16848340                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         4534172                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            3.715858                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     1.634853                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.001715                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    63.781052                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2291.110538                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000399                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000245                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.015572                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.559353                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.576057                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2378                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          587                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1461                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.580566                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       274108188                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      274108188                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16815150878149                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 132993476054                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            15080637                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       6139173                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      12091380                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           6693470                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                16                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               16                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            3036188                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           3036188                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       15080643                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     13576195                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     13564020                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     13610422                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13590392                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                54341029                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    579196928                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    578683520                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    580657600                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    579808576                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               2318346624                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           6816682                       # Total snoops (count)
system.l3bus.snoopTraffic                     7885568                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           24962379                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 24962379    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             24962379                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          18124507516                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization               13.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          3030832990                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          3027829389                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          3038386241                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          3033655302                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst           15                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data      2799795                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      2808152                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      2806536                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            3                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      2813336                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            11227845                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst           15                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data      2799795                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      2808152                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      2806536                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            3                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      2813336                       # number of overall hits
system.l3cache.overall_hits::total           11227845                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           84                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1726332                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           83                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1713836                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           84                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1731010                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst           83                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      1717446                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           6888986                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           84                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1726332                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           83                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1713836                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           84                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1731010                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst           83                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      1717446                       # number of overall misses
system.l3cache.overall_misses::total          6888986                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      7846812                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 178848538975                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      6916743                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 177027965700                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      7857468                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 178661739417                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      8023635                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 177529489767                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 712098378517                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      7846812                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 178848538975                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      6916743                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 177027965700                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      7857468                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 178661739417                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      8023635                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 177529489767                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 712098378517                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           99                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      4526127                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           87                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      4521988                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           88                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      4537546                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst           86                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      4530782                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        18116831                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           99                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      4526127                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           87                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      4521988                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           88                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      4537546                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst           86                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      4530782                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       18116831                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.848485                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.381415                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.954023                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.379001                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.381486                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.965116                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.379062                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.380253                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.848485                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.381415                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.954023                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.379001                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.381486                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.965116                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.379062                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.380253                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 93414.428571                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 103600.314989                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 83334.253012                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 103293.410630                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 93541.285714                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 103212.424779                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 96670.301205                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 103368.309552                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 103367.662312                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 93414.428571                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 103600.314989                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 83334.253012                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 103293.410630                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 93541.285714                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 103212.424779                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 96670.301205                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 103368.309552                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 103367.662312                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         123212                       # number of writebacks
system.l3cache.writebacks::total               123212                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           84                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1726332                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           83                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1713836                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           84                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1731010                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst           83                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      1717446                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      6888958                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           84                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1726332                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           83                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1713836                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           84                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1731010                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst           83                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      1717446                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      6888958                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      7287372                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 167351187835                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      6363963                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 165613817940                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      7298028                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 167133212817                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      7470855                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 166091319387                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 666217958197                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      7287372                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 167351187835                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      6363963                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 165613817940                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      7298028                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 167133212817                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      7470855                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 166091319387                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 666217958197                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.848485                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.381415                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.954023                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.379001                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.381486                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.965116                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.379062                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.380252                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.848485                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.381415                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.954023                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.379001                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.381486                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.965116                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.379062                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.380252                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 86754.428571                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 96940.326562                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 76674.253012                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 96633.410630                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 86881.285714                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 96552.424779                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 90010.301205                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 96708.321186                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 96708.088247                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 86754.428571                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 96940.326562                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 76674.253012                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 96633.410630                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 86881.285714                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 96552.424779                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 90010.301205                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 96708.321186                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 96708.088247                       # average overall mshr miss latency
system.l3cache.replacements                   6816682                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      6015961                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      6015961                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      6015961                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      6015961                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     12091380                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     12091380                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     12091380                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     12091380                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            5                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              16                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           16                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       750988                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       757199                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       753581                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       758511                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          3020279                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         3784                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         4110                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         3790                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         4221                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          15909                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    626416921                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    541971481                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    614517838                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data    656168805                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2439075045                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       754772                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       761309                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       757371                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       762732                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      3036188                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.005013                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.005399                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.005004                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.005534                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.005240                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 165543.583774                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 131866.540389                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 162141.909763                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 155453.400853                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 153314.164624                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         3784                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         4110                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         3790                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         4221                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        15905                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    601215481                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    514598881                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    589276438                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    628056945                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   2333147745                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.005013                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.005399                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.005004                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.005534                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.005238                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 158883.583774                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 125206.540389                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 155481.909763                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 148793.400853                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 146692.722100                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst           15                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      2048807                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      2050953                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      2052955                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            3                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      2054825                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      8207566                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           84                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      1722548                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           83                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      1709726                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           84                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      1727220                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst           83                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      1713225                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      6873077                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      7846812                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 178222122054                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      6916743                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 176485994219                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7857468                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 178047221579                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      8023635                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 176873320962                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 709659303472                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           99                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      3771355                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      3760679                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      3780175                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      3768050                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     15080643                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.848485                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.456745                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.954023                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.454632                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.954545                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.456915                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.965116                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.454672                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.455755                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 93414.428571                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 103464.241376                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 83334.253012                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 103224.723856                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 93541.285714                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 103083.117136                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 96670.301205                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 103239.983634                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 103252.051952                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           84                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1722548                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           83                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1709726                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           84                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1727220                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           83                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1713225                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      6873053                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      7287372                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 166749972354                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6363963                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 165099219059                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7298028                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 166543936379                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      7470855                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 165463262442                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 663884810452                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.848485                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.456745                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.954023                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.454632                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.954545                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.456915                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.965116                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.454672                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.455753                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 86754.428571                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 96804.252975                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 76674.253012                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 96564.723856                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 86881.285714                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 96423.117136                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 90010.301205                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 96579.995297                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 96592.418311                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61679.335547                       # Cycle average of tags in use
system.l3cache.tags.total_refs               29335202                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             18106705                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.620129                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16815194831142                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61679.335547                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.941152                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.941152                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62166                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1517                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1        11263                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        46100                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         3286                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.948578                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            597693713                       # Number of tag accesses
system.l3cache.tags.data_accesses           597693713                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    123054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        84.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1725406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        83.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1712796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        84.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1730232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        83.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1716312.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003722261696                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7673                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7673                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11140658                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116828                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6888958                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123212                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6888958                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123212                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3878                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   158                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6888958                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123212                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  846636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1002134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1064129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  982321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  817203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  650986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  491561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  354637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  247088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  166302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 107012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  65717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  38791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  22256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  12233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   6799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3833                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    248                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   9614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  10032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  10206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   3070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   2262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   1334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   1050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                    894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                    623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                    498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     896.837612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3346.920801                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         7034     91.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191          362      4.72%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287          145      1.89%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383           63      0.82%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479           39      0.51%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575           16      0.21%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            8      0.10%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            5      0.07%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-135167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7673                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.030236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.028023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.282664                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7572     98.68%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.10%     98.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               71      0.93%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.17%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7673                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  248192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               440893312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7885568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3315.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  132993383490                       # Total gap between requests
system.mem_ctrls.avgGap                      18966.08                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         5376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    110425984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    109618944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    110734848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         5312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    109843968                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7872000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 40423.032431958032                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 830311222.574940204620                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 39941.805855387101                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 824242955.444380879402                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 40423.032431958032                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 832633622.033471584320                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 39941.805855387101                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 825934948.087604165077                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 59190868.918224260211                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           84                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1726332                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           83                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1713836                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           84                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1731010                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst           83                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      1717446                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       123212                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      4138345                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 102660575279                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3252553                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 101392190849                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      4147816                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 102264505870                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      4359102                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 101734775371                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 7419910018782                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     49266.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     59467.46                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     39187.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     59160.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     49378.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     59077.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     52519.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     59236.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  60220676.71                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    110485056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    109685504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    110784640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    109916352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     440894720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        21888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7885568                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7885568                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           84                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1726329                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1713836                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           84                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1731010                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      1717443                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        6888980                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       123212                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        123212                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         2406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         2406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        40423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    830755395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        39942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    824743431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        40423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    833008016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        39942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    826479215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3315160261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        40423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        39942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        40423                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        39942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       164579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     59292889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        59292889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     59292889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         2406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         2406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        40423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    830755395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        39942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    824743431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        40423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    833008016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        39942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    826479215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3374453150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              6885080                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              123000                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       202360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       202007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       226147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       229060                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       219066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       218055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       214978                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       215417                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       216425                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       216281                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       216178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       216825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       225354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       225267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       225106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       225020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       203443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       203683                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       211315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       212137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       221443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       221494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       204664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       205284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       231260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       231706                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       206946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       204450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       203070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       203624                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       213797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       213218                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3874                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3814                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4066                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         3487                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         3482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         3851                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         3848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         3951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         3946                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         3710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         3715                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         4410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         4285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         3265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         3189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         3518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         3505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         4122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         3800                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            287634125825                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           22941086560                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       408067945185                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                41776.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           59268.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3677196                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              12238                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.41                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            9.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      3318638                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   135.150654                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    84.888168                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   217.313322                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2786282     83.96%     83.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       194077      5.85%     89.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        54247      1.63%     91.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        46642      1.41%     92.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        35828      1.08%     93.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        30217      0.91%     94.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        26453      0.80%     95.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        20733      0.62%     96.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       124159      3.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      3318638                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             440645120                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7872000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3313.283478                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               59.190869                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   17.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.65                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    10350033849.791885                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    13760204139.830278                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   28960819260.709923                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  462295007.999990                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 47414549290.903008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 100526272624.308578                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 9577563825.449003                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  211051737999.009399                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1586.932896                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  13756062640                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11978750000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 107258663414                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6873071                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       123212                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6693469                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15909                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15909                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        6873077                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     20594647                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     20594647                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               20594647                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    448780288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    448780288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               448780288                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6888986                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6888986    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6888986                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          4728108730                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12564492919                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      144634177                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     96219682                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5762251                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     50676055                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       50613161                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.875890                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed       19957754                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups     18707637                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits     18528150                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       179487                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted        37470                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    360165939                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      5762160                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    348319277                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.234808                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.458929                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    244461409     70.18%     70.18% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     29144107      8.37%     78.55% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     12662126      3.64%     82.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     13410311      3.85%     86.04% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8538140      2.45%     88.49% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3790467      1.09%     89.57% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2130872      0.61%     90.19% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3936808      1.13%     91.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     30245037      8.68%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    348319277                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249705742                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     430107371                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          109304052                       # Number of memory references committed
system.switch_cpus0.commit.loads             85351481                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          64237131                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          429571859                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      8259681                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       281333      0.07%      0.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    318179552     73.98%     74.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       562941      0.13%     74.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      1779493      0.41%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     85351481     19.84%     94.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     23952571      5.57%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    430107371                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     30245037                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        18160672                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    242717196                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles        116404006                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     16307691                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       5781935                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     46861532                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           93                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     875996412                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          612                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          135854742                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           35818670                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1557650                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               283059                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      4774083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             546616062                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches          144634177                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     89099065                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            388815382                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles       11564052                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.pendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.cacheLines        108107859                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          129                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    399371507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.369310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.135360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       224684321     56.26%     56.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        14033651      3.51%     59.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12275175      3.07%     62.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        22063084      5.52%     68.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        21713347      5.44%     73.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        12312028      3.08%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6        11767877      2.95%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7        21735490      5.44%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        58786534     14.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    399371507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362147                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.368662                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses          108107859                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           22626342                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       71048443                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses       401189                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        22582                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      16717453                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         2294                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache           103                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 132993486054                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       5781935                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        25486894                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      200883557                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles        123458890                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     43760224                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     845284825                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      3928569                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      18892833                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      29419392                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        446387                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    883161745                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         2259128268                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1262594936                       # Number of integer rename lookups
system.switch_cpus0.rename.committedMaps    453721717                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       429439916                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         47524644                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1108347550                       # The number of ROB reads
system.switch_cpus0.rob.writes             1631886942                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249705742                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          430107371                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups      144389500                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     96054959                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5751094                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     50604960                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       50542129                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.875840                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed       19923590                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups     18676535                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits     18495556                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       180979                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted        37743                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    359607998                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      5751003                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    348397431                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.231960                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.456798                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    244792895     70.26%     70.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     29016941      8.33%     78.59% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     12640454      3.63%     82.22% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     13387826      3.84%     86.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8559133      2.46%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3781191      1.09%     89.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2124449      0.61%     90.21% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3895172      1.12%     91.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     30199370      8.67%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    348397431                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249187410                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     429211672                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          109076635                       # Number of memory references committed
system.switch_cpus1.commit.loads             85172611                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          64105716                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          428677482                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      8242548                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       280654      0.07%      0.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    317517869     73.98%     74.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       561513      0.13%     74.17% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv      1775001      0.41%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     85172611     19.84%     94.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     23904024      5.57%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    429211672                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     30199370                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        18126165                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    243013902                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles        116177665                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     16283114                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       5771037                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     46786772                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           92                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     874356876                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          620                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          135577567                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           35744986                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              1555921                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               282628                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      4763112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             545646188                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches          144389500                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     88961275                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            388837650                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles       11542256                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines        107928414                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          114                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    399371890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.365120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.134024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       224979411     56.33%     56.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        14014322      3.51%     59.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12250133      3.07%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        22031081      5.52%     68.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        21684492      5.43%     73.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        12294927      3.08%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6        11753615      2.94%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7        21690793      5.43%     85.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        58673116     14.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    399371890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361534                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.366234                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses          107928414                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           22641194                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       70926775                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses       400744                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        22942                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      16690463                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         2323                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           102                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 132993486054                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       5771037                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        25440087                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      201417387                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles        123218897                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     43524475                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     843703592                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      3997316                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      18716537                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      29224320                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        385424                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    881506723                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         2254818368                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1260181270                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps    452773846                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       428732768                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         47474001                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1107017731                       # The number of ROB reads
system.switch_cpus1.rob.writes             1628901135                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249187410                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          429211672                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups      144772096                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     96312041                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      5765819                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     50734423                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       50671574                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.876122                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed       19976391                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups     18724823                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits     18545441                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses       179382                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        37427                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    360436357                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      5765730                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    348282261                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.236367                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.460137                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    244329509     70.15%     70.15% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     29147755      8.37%     78.52% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     12667501      3.64%     82.16% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     13429295      3.86%     86.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8557834      2.46%     88.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3799525      1.09%     89.56% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2131374      0.61%     90.17% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3939002      1.13%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     30280466      8.69%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    348282261                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     430604589                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          109438565                       # Number of memory references committed
system.switch_cpus2.commit.loads             85453955                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          64313232                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          430068934                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      8268865                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       281407      0.07%      0.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    318541537     73.98%     74.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       563100      0.13%     74.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv      1779980      0.41%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     85453955     19.85%     94.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     23984610      5.57%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    430604589                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     30280466                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        18176913                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    242565655                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles        116511836                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     16330237                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       5785586                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     46917339                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           91                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     876822752                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          588                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          135992834                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           35858100                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1562265                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               284004                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      4776780                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             547119553                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches          144772096                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     89193406                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            388807770                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles       11571350                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.cacheLines        108212394                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          125                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    399370234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.371479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.135910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       224517649     56.22%     56.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        14049679      3.52%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12281834      3.08%     62.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        22086856      5.53%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        21740858      5.44%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        12324656      3.09%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6        11779287      2.95%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7        21753513      5.45%     85.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        58835902     14.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    399370234                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362492                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.369923                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses          108212394                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           22664260                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       71097097                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       401250                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        22673                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      16730277                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads         2315                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache           106                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 132993486054                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       5785586                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        25510624                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      200519226                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles        123578034                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     43976757                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     846090903                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      3917613                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      19029609                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      29612175                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        442572                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    884002187                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         2261223852                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1263765100                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    454244860                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       429757255                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         47605032                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1109042741                       # The number of ROB reads
system.switch_cpus2.rob.writes             1633457995                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          430604589                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups      144678483                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     96249335                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5762475                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     50699000                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       50635870                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.875481                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed       19963439                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     18713078                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     18533199                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       179879                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted        37583                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    360320796                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      5762384                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    348295811                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.234962                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.459084                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    244485726     70.19%     70.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     29061924      8.34%     78.54% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     12660458      3.63%     82.17% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     13417369      3.85%     86.03% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8583095      2.46%     88.49% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3789717      1.09%     89.58% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2129417      0.61%     90.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3905026      1.12%     91.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     30263079      8.69%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    348295811                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249722938                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     430132228                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          109315132                       # Number of memory references committed
system.switch_cpus3.commit.loads             85359555                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          64239185                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          429596716                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      8259681                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       281333      0.07%      0.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    318193329     73.98%     74.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       562941      0.13%     74.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      1779493      0.41%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     85359555     19.84%     94.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     23955577      5.57%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    430132228                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     30263079                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18165096                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    242691173                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles        116415390                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     16315491                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       5782589                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     46873534                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           93                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     876162459                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          612                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          135866768                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           35821801                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              1558669                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               283177                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      4773944                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             546773136                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches          144678483                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     89132508                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            388813122                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles       11565360                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines        108142623                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          121                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    399369746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.369998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.135487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       224624952     56.24%     56.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        14040668      3.52%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12279764      3.07%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        22072310      5.53%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        21720984      5.44%     73.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        12318011      3.08%     76.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6        11775904      2.95%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7        21738453      5.44%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        58798700     14.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    399369746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362258                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.369056                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses          108142623                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948144354203                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           22692777                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       71073405                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses       401424                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        23118                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      16724209                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         2363                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           118                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 132993486054                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       5782589                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        25493137                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      200864389                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles        123470934                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     43758690                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     845444658                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      4002872                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      18810484                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      29319349                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        505506                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    883333215                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         2259536881                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1262825482                       # Number of integer rename lookups
system.switch_cpus3.rename.committedMaps    453751678                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       429581428                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         47549615                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1108485756                       # The number of ROB reads
system.switch_cpus3.rob.writes             1632267879                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249722938                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          430132228                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
