-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity qpsk_hls_top is
generic (
    C_M_AXI_GMEM_IN_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_IN_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_IN_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_IN_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_IN_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_IN_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_IN_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_IN_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_OUT_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM_OUT_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_OUT_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_OUT_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_OUT_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_OUT_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_OUT_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM_OUT_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM_IN_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_IN_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_IN_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM_OUT_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_OUT_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM_OUT_CACHE_VALUE : INTEGER := 3 );
port (
    ap_local_block : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem_in_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_in_AWREADY : IN STD_LOGIC;
    m_axi_gmem_in_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_in_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ID_WIDTH-1 downto 0);
    m_axi_gmem_in_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_in_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_in_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_in_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_in_WVALID : OUT STD_LOGIC;
    m_axi_gmem_in_WREADY : IN STD_LOGIC;
    m_axi_gmem_in_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_DATA_WIDTH-1 downto 0);
    m_axi_gmem_in_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_in_WLAST : OUT STD_LOGIC;
    m_axi_gmem_in_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ID_WIDTH-1 downto 0);
    m_axi_gmem_in_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_in_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_in_ARREADY : IN STD_LOGIC;
    m_axi_gmem_in_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_in_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ID_WIDTH-1 downto 0);
    m_axi_gmem_in_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_in_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_in_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_in_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_in_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_in_RVALID : IN STD_LOGIC;
    m_axi_gmem_in_RREADY : OUT STD_LOGIC;
    m_axi_gmem_in_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_DATA_WIDTH-1 downto 0);
    m_axi_gmem_in_RLAST : IN STD_LOGIC;
    m_axi_gmem_in_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ID_WIDTH-1 downto 0);
    m_axi_gmem_in_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_in_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_BVALID : IN STD_LOGIC;
    m_axi_gmem_in_BREADY : OUT STD_LOGIC;
    m_axi_gmem_in_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_in_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_ID_WIDTH-1 downto 0);
    m_axi_gmem_in_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_IN_BUSER_WIDTH-1 downto 0);
    m_axi_gmem_out_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_out_AWREADY : IN STD_LOGIC;
    m_axi_gmem_out_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_out_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ID_WIDTH-1 downto 0);
    m_axi_gmem_out_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_out_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_out_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_out_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem_out_WVALID : OUT STD_LOGIC;
    m_axi_gmem_out_WREADY : IN STD_LOGIC;
    m_axi_gmem_out_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_DATA_WIDTH-1 downto 0);
    m_axi_gmem_out_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem_out_WLAST : OUT STD_LOGIC;
    m_axi_gmem_out_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ID_WIDTH-1 downto 0);
    m_axi_gmem_out_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_WUSER_WIDTH-1 downto 0);
    m_axi_gmem_out_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_out_ARREADY : IN STD_LOGIC;
    m_axi_gmem_out_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ADDR_WIDTH-1 downto 0);
    m_axi_gmem_out_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ID_WIDTH-1 downto 0);
    m_axi_gmem_out_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem_out_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_out_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_out_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_out_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem_out_RVALID : IN STD_LOGIC;
    m_axi_gmem_out_RREADY : OUT STD_LOGIC;
    m_axi_gmem_out_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_DATA_WIDTH-1 downto 0);
    m_axi_gmem_out_RLAST : IN STD_LOGIC;
    m_axi_gmem_out_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ID_WIDTH-1 downto 0);
    m_axi_gmem_out_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_RUSER_WIDTH-1 downto 0);
    m_axi_gmem_out_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_BVALID : IN STD_LOGIC;
    m_axi_gmem_out_BREADY : OUT STD_LOGIC;
    m_axi_gmem_out_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_out_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_ID_WIDTH-1 downto 0);
    m_axi_gmem_out_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM_OUT_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of qpsk_hls_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "qpsk_hls_top_qpsk_hls_top,hls_ip_2021_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z045-ffg900-2,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=84051096,HLS_SYN_TPT=none,HLS_SYN_MEM=191,HLS_SYN_DSP=0,HLS_SYN_FF=29350,HLS_SYN_LUT=40236,HLS_VERSION=2021_2}";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state99 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state100 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state101 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state102 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state103 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state104 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state105 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state106 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state107 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state108 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state109 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state110 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state111 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state112 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state114 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state115 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state116 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state117 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state118 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state119 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state120 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state121 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state122 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state123 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state124 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state125 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state126 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state127 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state128 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state129 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state130 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state131 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state132 : STD_LOGIC_VECTOR (143 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state133 : STD_LOGIC_VECTOR (143 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state134 : STD_LOGIC_VECTOR (143 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state135 : STD_LOGIC_VECTOR (143 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state136 : STD_LOGIC_VECTOR (143 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state137 : STD_LOGIC_VECTOR (143 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state138 : STD_LOGIC_VECTOR (143 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state139 : STD_LOGIC_VECTOR (143 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state140 : STD_LOGIC_VECTOR (143 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state141 : STD_LOGIC_VECTOR (143 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state142 : STD_LOGIC_VECTOR (143 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state143 : STD_LOGIC_VECTOR (143 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state144 : STD_LOGIC_VECTOR (143 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_89 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001001";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_81 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000001";
    constant ap_const_lv32_82 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000010";
    constant ap_const_lv32_83 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000011";
    constant ap_const_lv32_84 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000100";
    constant ap_const_lv32_85 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000101";
    constant ap_const_lv32_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000110";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_2004 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000010000000000100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv64_40C0020000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000011000000000000100000000000000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_local_deadlock : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (143 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal ddr_in_buffer_packed : STD_LOGIC_VECTOR (63 downto 0);
    signal ddr_out_buffer : STD_LOGIC_VECTOR (63 downto 0);
    signal out_ser_preamble : STD_LOGIC_VECTOR (31 downto 0);
    signal out_ser_preamble_ap_vld : STD_LOGIC;
    signal g_preamble_syms_ideal_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal g_preamble_syms_ideal_i_ce0 : STD_LOGIC;
    signal g_preamble_syms_ideal_i_we0 : STD_LOGIC;
    signal g_preamble_syms_ideal_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_preamble_syms_ideal_q_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal g_preamble_syms_ideal_q_ce0 : STD_LOGIC;
    signal g_preamble_syms_ideal_q_we0 : STD_LOGIC;
    signal g_preamble_syms_ideal_q_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_matched_filter_template_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal g_matched_filter_template_i_ce0 : STD_LOGIC;
    signal g_matched_filter_template_i_we0 : STD_LOGIC;
    signal g_matched_filter_template_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_matched_filter_template_i_ce1 : STD_LOGIC;
    signal g_matched_filter_template_i_we1 : STD_LOGIC;
    signal g_matched_filter_template_q_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal g_matched_filter_template_q_ce0 : STD_LOGIC;
    signal g_matched_filter_template_q_we0 : STD_LOGIC;
    signal g_matched_filter_template_q_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_matched_filter_template_q_ce1 : STD_LOGIC;
    signal g_matched_filter_template_q_we1 : STD_LOGIC;
    signal g_rx_samples_i_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_i_ce0 : STD_LOGIC;
    signal g_rx_samples_i_we0 : STD_LOGIC;
    signal g_rx_samples_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_rx_samples_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_rx_samples_i_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_i_ce1 : STD_LOGIC;
    signal g_rx_samples_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_rx_samples_q_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_q_ce0 : STD_LOGIC;
    signal g_rx_samples_q_we0 : STD_LOGIC;
    signal g_rx_samples_q_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_rx_samples_q_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_rx_samples_q_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_rx_samples_q_ce1 : STD_LOGIC;
    signal g_rx_samples_q_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_baseband_data_i_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_baseband_data_i_ce0 : STD_LOGIC;
    signal g_baseband_data_i_we0 : STD_LOGIC;
    signal g_baseband_data_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal g_baseband_data_q_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal g_baseband_data_q_ce0 : STD_LOGIC;
    signal g_baseband_data_q_we0 : STD_LOGIC;
    signal g_baseband_data_q_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_in_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal gmem_out_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state138 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state138 : signal is "none";
    signal gmem_out_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_state139 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state139 : signal is "none";
    signal gmem_out_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state144 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state144 : signal is "none";
    signal icmp_ln146_reg_765 : STD_LOGIC_VECTOR (0 downto 0);
    signal ddr_out_buffer_read_reg_667 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln_reg_721 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_514_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mean_i_reg_738 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal grp_fu_519_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mean_q_reg_743 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_501_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv1_reg_748 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal grp_fu_505_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv2_reg_753 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln109_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln109_reg_761 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal icmp_ln146_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal frame_start_sample_fu_610_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal frame_start_sample_reg_769 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln147_1_fu_616_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln147_1_reg_774 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_atan2_cordic_float_s_fu_422_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal phase_offset_rad_reg_785 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state111 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state111 : signal is "none";
    signal grp_sin_or_cos_float_s_fu_428_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal phase_correction_i_reg_790 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state129 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state129 : signal is "none";
    signal grp_sin_or_cos_float_s_fu_443_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal phase_correction_q_reg_795 : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_out_addr_reg_800 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state137 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state137 : signal is "none";
    signal lo_lut_i_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal lo_lut_i_ce0 : STD_LOGIC;
    signal lo_lut_i_we0 : STD_LOGIC;
    signal lo_lut_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal lo_lut_q_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal lo_lut_q_ce0 : STD_LOGIC;
    signal lo_lut_q_we0 : STD_LOGIC;
    signal lo_lut_q_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal frame_data_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal frame_data_i_ce0 : STD_LOGIC;
    signal frame_data_i_we0 : STD_LOGIC;
    signal frame_data_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal frame_data_q_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal frame_data_q_ce0 : STD_LOGIC;
    signal frame_data_q_we0 : STD_LOGIC;
    signal frame_data_q_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_preamble_syms_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal rx_preamble_syms_i_ce0 : STD_LOGIC;
    signal rx_preamble_syms_i_we0 : STD_LOGIC;
    signal rx_preamble_syms_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_preamble_syms_q_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal rx_preamble_syms_q_ce0 : STD_LOGIC;
    signal rx_preamble_syms_q_we0 : STD_LOGIC;
    signal rx_preamble_syms_q_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrected_frame_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal corrected_frame_i_ce0 : STD_LOGIC;
    signal corrected_frame_i_we0 : STD_LOGIC;
    signal corrected_frame_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrected_frame_q_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal corrected_frame_q_ce0 : STD_LOGIC;
    signal corrected_frame_q_we0 : STD_LOGIC;
    signal corrected_frame_q_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_syms_i_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rx_syms_i_ce0 : STD_LOGIC;
    signal rx_syms_i_we0 : STD_LOGIC;
    signal rx_syms_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal rx_syms_q_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal rx_syms_q_ce0 : STD_LOGIC;
    signal rx_syms_q_we0 : STD_LOGIC;
    signal rx_syms_q_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal decoded_bits_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal decoded_bits_0_ce0 : STD_LOGIC;
    signal decoded_bits_0_we0 : STD_LOGIC;
    signal decoded_bits_0_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal decoded_bits_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal decoded_bits_1_ce0 : STD_LOGIC;
    signal decoded_bits_1_we0 : STD_LOGIC;
    signal decoded_bits_1_q0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWVALID : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WVALID : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WLAST : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARVALID : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_RREADY : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_BREADY : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_i_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_i_1_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_q_1_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_q_1_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce1 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_peak_idx_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_peak_idx_2_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_i_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_i_1_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_q_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_q_1_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_ce : STD_LOGIC;
    signal grp_atan2_cordic_float_s_fu_422_y_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_atan2_cordic_float_s_fu_422_x_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sin_or_cos_float_s_fu_428_ap_start : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_428_ap_done : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_428_ap_idle : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_428_ap_ready : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_428_t_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sin_or_cos_float_s_fu_428_do_cos : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_sin_or_cos_float_s_fu_443_ap_start : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_443_ap_done : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_443_ap_idle : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_443_ap_ready : STD_LOGIC;
    signal grp_sin_or_cos_float_s_fu_443_t_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_sin_or_cos_float_s_fu_443_do_cos : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_we0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_preamble_errors_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_preamble_errors_out_ap_vld : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_ce : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_done : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_idle : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_ready : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWVALID : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WVALID : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WLAST : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARVALID : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_RREADY : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_BREADY : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_ce0 : STD_LOGIC;
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ascii_idx_out : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ascii_idx_out_ap_vld : STD_LOGIC;
    signal gmem_in_AWREADY : STD_LOGIC;
    signal gmem_in_WREADY : STD_LOGIC;
    signal gmem_in_ARVALID : STD_LOGIC;
    signal gmem_in_ARREADY : STD_LOGIC;
    signal gmem_in_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_in_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_in_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_in_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_in_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_in_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_in_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_in_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_in_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_in_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_in_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_in_RVALID : STD_LOGIC;
    signal gmem_in_RREADY : STD_LOGIC;
    signal gmem_in_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_in_RLAST : STD_LOGIC;
    signal gmem_in_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_in_RFIFONUM : STD_LOGIC_VECTOR (8 downto 0);
    signal gmem_in_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_in_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_in_BVALID : STD_LOGIC;
    signal gmem_in_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_in_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_in_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_AWVALID : STD_LOGIC;
    signal gmem_out_AWREADY : STD_LOGIC;
    signal gmem_out_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem_out_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem_out_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_out_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_out_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_out_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_out_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal gmem_out_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_out_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal gmem_out_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_WVALID : STD_LOGIC;
    signal gmem_out_WREADY : STD_LOGIC;
    signal gmem_out_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_out_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_WLAST : STD_LOGIC;
    signal gmem_out_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_ARREADY : STD_LOGIC;
    signal gmem_out_RVALID : STD_LOGIC;
    signal gmem_out_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem_out_RLAST : STD_LOGIC;
    signal gmem_out_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_RFIFONUM : STD_LOGIC_VECTOR (10 downto 0);
    signal gmem_out_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_out_BVALID : STD_LOGIC;
    signal gmem_out_BREADY : STD_LOGIC;
    signal gmem_out_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem_out_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem_out_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start_reg : STD_LOGIC := '0';
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start_reg : STD_LOGIC := '0';
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state47_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (143 downto 0);
    signal ap_NS_fsm_state51 : STD_LOGIC;
    signal peak_idx_2_loc_fu_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal grp_sin_or_cos_float_s_fu_428_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state112 : STD_LOGIC;
    signal bitcast_ln176_1_fu_639_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state112 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state112 : signal is "none";
    signal grp_sin_or_cos_float_s_fu_443_ap_start_reg : STD_LOGIC := '0';
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state130 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state130 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state131 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state131 : signal is "none";
    signal ap_CS_fsm_state132 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state132 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state133 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state133 : signal is "none";
    signal ap_CS_fsm_state134 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state134 : signal is "none";
    signal grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state135 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state135 : signal is "none";
    signal ap_CS_fsm_state136 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state136 : signal is "none";
    signal ascii_idx_loc_fu_162 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln81_fu_534_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln244_fu_652_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state144 : BOOLEAN;
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal grp_fu_509_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_509_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln109_fu_556_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_8_fu_559_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln109_fu_569_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln109_1_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln109_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln109_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_509_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln147_fu_606_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal bitcast_ln176_fu_630_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln176_fu_633_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln244_fu_648_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_509_ce : STD_LOGIC;
    signal grp_fu_509_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_806_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_806_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_806_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_806_ce : STD_LOGIC;
    signal grp_fu_810_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_810_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_810_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_810_ce : STD_LOGIC;
    signal grp_fu_814_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_814_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_814_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_814_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_814_ce : STD_LOGIC;
    signal grp_fu_818_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_818_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_818_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_818_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_818_ce : STD_LOGIC;
    signal grp_fu_822_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_822_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_822_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_822_ce : STD_LOGIC;
    signal grp_fu_826_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_826_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_826_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_826_ce : STD_LOGIC;
    signal grp_fu_830_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_830_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_830_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_830_ce : STD_LOGIC;
    signal grp_fu_834_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_834_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_834_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_834_ce : STD_LOGIC;
    signal grp_fu_838_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_838_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_838_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_838_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_block_state44_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal ap_ST_fsm_state96_blk : STD_LOGIC;
    signal ap_ST_fsm_state97_blk : STD_LOGIC;
    signal ap_ST_fsm_state98_blk : STD_LOGIC;
    signal ap_ST_fsm_state99_blk : STD_LOGIC;
    signal ap_ST_fsm_state100_blk : STD_LOGIC;
    signal ap_ST_fsm_state101_blk : STD_LOGIC;
    signal ap_ST_fsm_state102_blk : STD_LOGIC;
    signal ap_ST_fsm_state103_blk : STD_LOGIC;
    signal ap_ST_fsm_state104_blk : STD_LOGIC;
    signal ap_ST_fsm_state105_blk : STD_LOGIC;
    signal ap_ST_fsm_state106_blk : STD_LOGIC;
    signal ap_ST_fsm_state107_blk : STD_LOGIC;
    signal ap_ST_fsm_state108_blk : STD_LOGIC;
    signal ap_ST_fsm_state109_blk : STD_LOGIC;
    signal ap_ST_fsm_state110_blk : STD_LOGIC;
    signal ap_ST_fsm_state111_blk : STD_LOGIC;
    signal ap_ST_fsm_state112_blk : STD_LOGIC;
    signal ap_ST_fsm_state113_blk : STD_LOGIC;
    signal ap_ST_fsm_state114_blk : STD_LOGIC;
    signal ap_ST_fsm_state115_blk : STD_LOGIC;
    signal ap_ST_fsm_state116_blk : STD_LOGIC;
    signal ap_ST_fsm_state117_blk : STD_LOGIC;
    signal ap_ST_fsm_state118_blk : STD_LOGIC;
    signal ap_ST_fsm_state119_blk : STD_LOGIC;
    signal ap_ST_fsm_state120_blk : STD_LOGIC;
    signal ap_ST_fsm_state121_blk : STD_LOGIC;
    signal ap_ST_fsm_state122_blk : STD_LOGIC;
    signal ap_ST_fsm_state123_blk : STD_LOGIC;
    signal ap_ST_fsm_state124_blk : STD_LOGIC;
    signal ap_ST_fsm_state125_blk : STD_LOGIC;
    signal ap_ST_fsm_state126_blk : STD_LOGIC;
    signal ap_ST_fsm_state127_blk : STD_LOGIC;
    signal ap_ST_fsm_state128_blk : STD_LOGIC;
    signal ap_ST_fsm_state129_blk : STD_LOGIC;
    signal ap_ST_fsm_state130_blk : STD_LOGIC;
    signal ap_ST_fsm_state131_blk : STD_LOGIC;
    signal ap_ST_fsm_state132_blk : STD_LOGIC;
    signal ap_ST_fsm_state133_blk : STD_LOGIC;
    signal ap_ST_fsm_state134_blk : STD_LOGIC;
    signal ap_ST_fsm_state135_blk : STD_LOGIC;
    signal ap_ST_fsm_state136_blk : STD_LOGIC;
    signal ap_ST_fsm_state137_blk : STD_LOGIC;
    signal ap_ST_fsm_state138_blk : STD_LOGIC;
    signal ap_ST_fsm_state139_blk : STD_LOGIC;
    signal ap_ST_fsm_state140_blk : STD_LOGIC;
    signal ap_ST_fsm_state141_blk : STD_LOGIC;
    signal ap_ST_fsm_state142_blk : STD_LOGIC;
    signal ap_ST_fsm_state143_blk : STD_LOGIC;
    signal ap_ST_fsm_state144_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        g_preamble_syms_ideal_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        g_preamble_syms_ideal_i_ce0 : OUT STD_LOGIC;
        g_preamble_syms_ideal_i_we0 : OUT STD_LOGIC;
        g_preamble_syms_ideal_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_preamble_syms_ideal_q_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        g_preamble_syms_ideal_q_ce0 : OUT STD_LOGIC;
        g_preamble_syms_ideal_q_we0 : OUT STD_LOGIC;
        g_preamble_syms_ideal_q_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_ce : OUT STD_LOGIC;
        grp_fu_810_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_810_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_810_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_810_p_ce : OUT STD_LOGIC;
        grp_sin_or_cos_float_s_fu_428_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_sin_or_cos_float_s_fu_428_p_din2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_sin_or_cos_float_s_fu_428_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_sin_or_cos_float_s_fu_428_p_start : OUT STD_LOGIC;
        grp_sin_or_cos_float_s_fu_428_p_ready : IN STD_LOGIC;
        grp_sin_or_cos_float_s_fu_428_p_done : IN STD_LOGIC;
        grp_sin_or_cos_float_s_fu_428_p_idle : IN STD_LOGIC;
        grp_sin_or_cos_float_s_fu_443_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_sin_or_cos_float_s_fu_443_p_din2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_sin_or_cos_float_s_fu_443_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_sin_or_cos_float_s_fu_443_p_start : OUT STD_LOGIC;
        grp_sin_or_cos_float_s_fu_443_p_ready : IN STD_LOGIC;
        grp_sin_or_cos_float_s_fu_443_p_done : IN STD_LOGIC;
        grp_sin_or_cos_float_s_fu_443_p_idle : IN STD_LOGIC );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_in_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_in_AWREADY : IN STD_LOGIC;
        m_axi_gmem_in_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_in_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_in_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_in_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_in_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_in_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_in_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_WVALID : OUT STD_LOGIC;
        m_axi_gmem_in_WREADY : IN STD_LOGIC;
        m_axi_gmem_in_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_in_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_WLAST : OUT STD_LOGIC;
        m_axi_gmem_in_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_in_ARREADY : IN STD_LOGIC;
        m_axi_gmem_in_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_in_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_in_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_in_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_in_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_in_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_in_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_in_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_RVALID : IN STD_LOGIC;
        m_axi_gmem_in_RREADY : OUT STD_LOGIC;
        m_axi_gmem_in_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_in_RLAST : IN STD_LOGIC;
        m_axi_gmem_in_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_gmem_in_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_in_BVALID : IN STD_LOGIC;
        m_axi_gmem_in_BREADY : OUT STD_LOGIC;
        m_axi_gmem_in_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_in_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_in_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln81 : IN STD_LOGIC_VECTOR (61 downto 0);
        mean_i_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mean_i_1_out_ap_vld : OUT STD_LOGIC;
        mean_q_1_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        mean_q_1_out_ap_vld : OUT STD_LOGIC;
        g_rx_samples_i_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_i_ce0 : OUT STD_LOGIC;
        g_rx_samples_i_we0 : OUT STD_LOGIC;
        g_rx_samples_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_rx_samples_q_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_q_ce0 : OUT STD_LOGIC;
        g_rx_samples_q_we0 : OUT STD_LOGIC;
        g_rx_samples_q_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        g_preamble_syms_ideal_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        g_preamble_syms_ideal_i_ce0 : OUT STD_LOGIC;
        g_preamble_syms_ideal_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_preamble_syms_ideal_q_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        g_preamble_syms_ideal_q_ce0 : OUT STD_LOGIC;
        g_preamble_syms_ideal_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_matched_filter_template_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        g_matched_filter_template_i_ce0 : OUT STD_LOGIC;
        g_matched_filter_template_i_we0 : OUT STD_LOGIC;
        g_matched_filter_template_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_matched_filter_template_i_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        g_matched_filter_template_i_ce1 : OUT STD_LOGIC;
        g_matched_filter_template_i_we1 : OUT STD_LOGIC;
        g_matched_filter_template_i_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_matched_filter_template_q_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        g_matched_filter_template_q_ce0 : OUT STD_LOGIC;
        g_matched_filter_template_q_we0 : OUT STD_LOGIC;
        g_matched_filter_template_q_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_matched_filter_template_q_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        g_matched_filter_template_q_ce1 : OUT STD_LOGIC;
        g_matched_filter_template_q_we1 : OUT STD_LOGIC;
        g_matched_filter_template_q_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv1 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_abs_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_abs_out_ap_vld : OUT STD_LOGIC;
        g_rx_samples_i_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_i_ce0 : OUT STD_LOGIC;
        g_rx_samples_i_we0 : OUT STD_LOGIC;
        g_rx_samples_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_rx_samples_i_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_i_ce1 : OUT STD_LOGIC;
        g_rx_samples_i_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_rx_samples_q_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_q_ce0 : OUT STD_LOGIC;
        g_rx_samples_q_we0 : OUT STD_LOGIC;
        g_rx_samples_q_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_rx_samples_q_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_q_ce1 : OUT STD_LOGIC;
        g_rx_samples_q_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_ce : OUT STD_LOGIC;
        grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_ce : OUT STD_LOGIC;
        grp_fu_822_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_822_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_822_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_822_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_822_p_ce : OUT STD_LOGIC;
        grp_fu_806_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_ce : OUT STD_LOGIC;
        grp_fu_826_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_ce : OUT STD_LOGIC;
        grp_fu_509_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_509_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_509_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_509_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_509_p_ce : OUT STD_LOGIC;
        grp_fu_830_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_830_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_830_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_830_p_ce : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        max_abs_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        g_rx_samples_i_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_i_ce0 : OUT STD_LOGIC;
        g_rx_samples_i_we0 : OUT STD_LOGIC;
        g_rx_samples_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_rx_samples_i_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_i_ce1 : OUT STD_LOGIC;
        g_rx_samples_i_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_rx_samples_q_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_q_ce0 : OUT STD_LOGIC;
        g_rx_samples_q_we0 : OUT STD_LOGIC;
        g_rx_samples_q_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_rx_samples_q_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_q_ce1 : OUT STD_LOGIC;
        g_rx_samples_q_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_810_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_810_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_810_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_810_p_ce : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lo_lut_i_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        lo_lut_i_ce0 : OUT STD_LOGIC;
        lo_lut_i_we0 : OUT STD_LOGIC;
        lo_lut_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        lo_lut_q_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        lo_lut_q_ce0 : OUT STD_LOGIC;
        lo_lut_q_we0 : OUT STD_LOGIC;
        lo_lut_q_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_ce : OUT STD_LOGIC;
        grp_fu_826_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_ce : OUT STD_LOGIC;
        grp_sin_or_cos_float_s_fu_428_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_sin_or_cos_float_s_fu_428_p_din2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_sin_or_cos_float_s_fu_428_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_sin_or_cos_float_s_fu_428_p_start : OUT STD_LOGIC;
        grp_sin_or_cos_float_s_fu_428_p_ready : IN STD_LOGIC;
        grp_sin_or_cos_float_s_fu_428_p_done : IN STD_LOGIC;
        grp_sin_or_cos_float_s_fu_428_p_idle : IN STD_LOGIC;
        grp_sin_or_cos_float_s_fu_443_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_sin_or_cos_float_s_fu_443_p_din2 : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_sin_or_cos_float_s_fu_443_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_sin_or_cos_float_s_fu_443_p_start : OUT STD_LOGIC;
        grp_sin_or_cos_float_s_fu_443_p_ready : IN STD_LOGIC;
        grp_sin_or_cos_float_s_fu_443_p_done : IN STD_LOGIC;
        grp_sin_or_cos_float_s_fu_443_p_idle : IN STD_LOGIC );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        lo_lut_i_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        lo_lut_i_ce0 : OUT STD_LOGIC;
        lo_lut_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        lo_lut_q_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        lo_lut_q_ce0 : OUT STD_LOGIC;
        lo_lut_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_rx_samples_q_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_q_ce0 : OUT STD_LOGIC;
        g_rx_samples_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_rx_samples_i_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_rx_samples_i_ce0 : OUT STD_LOGIC;
        g_rx_samples_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_baseband_data_i_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_baseband_data_i_ce0 : OUT STD_LOGIC;
        g_baseband_data_i_we0 : OUT STD_LOGIC;
        g_baseband_data_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_baseband_data_q_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_baseband_data_q_ce0 : OUT STD_LOGIC;
        g_baseband_data_q_we0 : OUT STD_LOGIC;
        g_baseband_data_q_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_ce : OUT STD_LOGIC;
        grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_ce : OUT STD_LOGIC;
        grp_fu_806_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_ce : OUT STD_LOGIC;
        grp_fu_826_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_ce : OUT STD_LOGIC;
        grp_fu_834_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_834_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_834_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_834_p_ce : OUT STD_LOGIC;
        grp_fu_838_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_838_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_838_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_838_p_ce : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        peak_idx_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        peak_idx_2_out_ap_vld : OUT STD_LOGIC;
        g_matched_filter_template_q_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        g_matched_filter_template_q_ce0 : OUT STD_LOGIC;
        g_matched_filter_template_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_matched_filter_template_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        g_matched_filter_template_i_ce0 : OUT STD_LOGIC;
        g_matched_filter_template_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_baseband_data_q_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_baseband_data_q_ce0 : OUT STD_LOGIC;
        g_baseband_data_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_baseband_data_i_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_baseband_data_i_ce0 : OUT STD_LOGIC;
        g_baseband_data_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_ce : OUT STD_LOGIC;
        grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_ce : OUT STD_LOGIC;
        grp_fu_806_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_ce : OUT STD_LOGIC;
        grp_fu_826_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_ce : OUT STD_LOGIC;
        grp_fu_509_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_509_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_509_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_509_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_509_p_ce : OUT STD_LOGIC;
        grp_fu_830_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_830_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_830_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_830_p_ce : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        sext_ln151 : IN STD_LOGIC_VECTOR (31 downto 0);
        add_ln147_1 : IN STD_LOGIC_VECTOR (13 downto 0);
        frame_data_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_i_ce0 : OUT STD_LOGIC;
        frame_data_i_we0 : OUT STD_LOGIC;
        frame_data_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        frame_data_q_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_q_ce0 : OUT STD_LOGIC;
        frame_data_q_we0 : OUT STD_LOGIC;
        frame_data_q_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        g_baseband_data_i_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_baseband_data_i_ce0 : OUT STD_LOGIC;
        g_baseband_data_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_baseband_data_q_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        g_baseband_data_q_ce0 : OUT STD_LOGIC;
        g_baseband_data_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rx_preamble_syms_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        rx_preamble_syms_i_ce0 : OUT STD_LOGIC;
        rx_preamble_syms_i_we0 : OUT STD_LOGIC;
        rx_preamble_syms_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rx_preamble_syms_q_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        rx_preamble_syms_q_ce0 : OUT STD_LOGIC;
        rx_preamble_syms_q_we0 : OUT STD_LOGIC;
        rx_preamble_syms_q_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        frame_data_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_i_ce0 : OUT STD_LOGIC;
        frame_data_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        frame_data_q_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_q_ce0 : OUT STD_LOGIC;
        frame_data_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rx_preamble_syms_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        rx_preamble_syms_i_ce0 : OUT STD_LOGIC;
        rx_preamble_syms_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rx_preamble_syms_q_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        rx_preamble_syms_q_ce0 : OUT STD_LOGIC;
        rx_preamble_syms_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        phase_sum_i_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        phase_sum_i_1_out_ap_vld : OUT STD_LOGIC;
        phase_sum_q_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        phase_sum_q_1_out_ap_vld : OUT STD_LOGIC;
        g_preamble_syms_ideal_q_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        g_preamble_syms_ideal_q_ce0 : OUT STD_LOGIC;
        g_preamble_syms_ideal_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        g_preamble_syms_ideal_i_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        g_preamble_syms_ideal_i_ce0 : OUT STD_LOGIC;
        g_preamble_syms_ideal_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_ce : OUT STD_LOGIC;
        grp_fu_806_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_ce : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_atan2_cordic_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        y_in : IN STD_LOGIC_VECTOR (31 downto 0);
        x_in : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_sin_or_cos_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (31 downto 0);
        do_cos : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        corrected_frame_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        corrected_frame_i_ce0 : OUT STD_LOGIC;
        corrected_frame_i_we0 : OUT STD_LOGIC;
        corrected_frame_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        corrected_frame_q_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        corrected_frame_q_ce0 : OUT STD_LOGIC;
        corrected_frame_q_we0 : OUT STD_LOGIC;
        corrected_frame_q_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        frame_data_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_i_ce0 : OUT STD_LOGIC;
        frame_data_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        frame_data_q_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        frame_data_q_ce0 : OUT STD_LOGIC;
        frame_data_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        phase_correction_i : IN STD_LOGIC_VECTOR (31 downto 0);
        phase_correction_q : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_ce : OUT STD_LOGIC;
        grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_ce : OUT STD_LOGIC;
        grp_fu_806_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_806_p_ce : OUT STD_LOGIC;
        grp_fu_826_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_826_p_ce : OUT STD_LOGIC;
        grp_fu_834_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_834_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_834_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_834_p_ce : OUT STD_LOGIC;
        grp_fu_838_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_838_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_838_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_838_p_ce : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rx_syms_i_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rx_syms_i_ce0 : OUT STD_LOGIC;
        rx_syms_i_we0 : OUT STD_LOGIC;
        rx_syms_i_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        rx_syms_q_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rx_syms_q_ce0 : OUT STD_LOGIC;
        rx_syms_q_we0 : OUT STD_LOGIC;
        rx_syms_q_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        corrected_frame_i_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        corrected_frame_i_ce0 : OUT STD_LOGIC;
        corrected_frame_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        corrected_frame_q_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        corrected_frame_q_ce0 : OUT STD_LOGIC;
        corrected_frame_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rx_syms_i_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rx_syms_i_ce0 : OUT STD_LOGIC;
        rx_syms_i_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rx_syms_q_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        rx_syms_q_ce0 : OUT STD_LOGIC;
        rx_syms_q_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        decoded_bits_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        decoded_bits_0_ce0 : OUT STD_LOGIC;
        decoded_bits_0_we0 : OUT STD_LOGIC;
        decoded_bits_0_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        decoded_bits_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        decoded_bits_1_ce0 : OUT STD_LOGIC;
        decoded_bits_1_we0 : OUT STD_LOGIC;
        decoded_bits_1_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        preamble_errors_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        preamble_errors_out_ap_vld : OUT STD_LOGIC;
        grp_atan2_cordic_float_s_fu_422_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_atan2_cordic_float_s_fu_422_p_din2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_atan2_cordic_float_s_fu_422_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_814_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_814_p_ce : OUT STD_LOGIC;
        grp_fu_818_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_818_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_818_p_ce : OUT STD_LOGIC;
        grp_fu_822_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_822_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_822_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_822_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_822_p_ce : OUT STD_LOGIC;
        grp_fu_509_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_509_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_509_p_opcode : OUT STD_LOGIC_VECTOR (4 downto 0);
        grp_fu_509_p_dout0 : IN STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_509_p_ce : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem_out_AWVALID : OUT STD_LOGIC;
        m_axi_gmem_out_AWREADY : IN STD_LOGIC;
        m_axi_gmem_out_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_out_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_out_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_out_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_out_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_out_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_out_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_out_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_out_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_out_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_WVALID : OUT STD_LOGIC;
        m_axi_gmem_out_WREADY : IN STD_LOGIC;
        m_axi_gmem_out_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_out_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_WLAST : OUT STD_LOGIC;
        m_axi_gmem_out_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_ARVALID : OUT STD_LOGIC;
        m_axi_gmem_out_ARREADY : IN STD_LOGIC;
        m_axi_gmem_out_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem_out_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem_out_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_out_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_out_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_out_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_out_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem_out_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_out_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem_out_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_RVALID : IN STD_LOGIC;
        m_axi_gmem_out_RREADY : OUT STD_LOGIC;
        m_axi_gmem_out_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem_out_RLAST : IN STD_LOGIC;
        m_axi_gmem_out_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_RFIFONUM : IN STD_LOGIC_VECTOR (10 downto 0);
        m_axi_gmem_out_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_out_BVALID : IN STD_LOGIC;
        m_axi_gmem_out_BREADY : OUT STD_LOGIC;
        m_axi_gmem_out_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem_out_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem_out_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        ddr_out_buffer : IN STD_LOGIC_VECTOR (63 downto 0);
        decoded_bits_0_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        decoded_bits_0_ce0 : OUT STD_LOGIC;
        decoded_bits_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
        decoded_bits_1_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        decoded_bits_1_ce0 : OUT STD_LOGIC;
        decoded_bits_1_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ascii_idx_out : OUT STD_LOGIC_VECTOR (6 downto 0);
        ascii_idx_out_ap_vld : OUT STD_LOGIC );
    end component;


    component qpsk_hls_top_fptrunc_64ns_32_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component qpsk_hls_top_ddiv_64ns_64ns_64_31_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fdiv_32ns_32ns_32_12_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_fsqrt_32ns_32ns_32_12_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_g_preamble_syms_ideal_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_g_matched_filter_template_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_g_rx_samples_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_g_baseband_data_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_lo_lut_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_frame_data_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_rx_preamble_syms_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_rx_syms_i_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component qpsk_hls_top_decoded_bits_0_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component qpsk_hls_top_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ddr_in_buffer_packed : OUT STD_LOGIC_VECTOR (63 downto 0);
        ddr_out_buffer : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_ser_preamble : IN STD_LOGIC_VECTOR (31 downto 0);
        out_ser_preamble_ap_vld : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ap_local_deadlock : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component qpsk_hls_top_gmem_in_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (8 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component qpsk_hls_top_gmem_out_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (10 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    g_preamble_syms_ideal_i_U : component qpsk_hls_top_g_preamble_syms_ideal_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_preamble_syms_ideal_i_address0,
        ce0 => g_preamble_syms_ideal_i_ce0,
        we0 => g_preamble_syms_ideal_i_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_d0,
        q0 => g_preamble_syms_ideal_i_q0);

    g_preamble_syms_ideal_q_U : component qpsk_hls_top_g_preamble_syms_ideal_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_preamble_syms_ideal_q_address0,
        ce0 => g_preamble_syms_ideal_q_ce0,
        we0 => g_preamble_syms_ideal_q_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_d0,
        q0 => g_preamble_syms_ideal_q_q0);

    g_matched_filter_template_i_U : component qpsk_hls_top_g_matched_filter_template_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_matched_filter_template_i_address0,
        ce0 => g_matched_filter_template_i_ce0,
        we0 => g_matched_filter_template_i_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_d0,
        q0 => g_matched_filter_template_i_q0,
        address1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_address1,
        ce1 => g_matched_filter_template_i_ce1,
        we1 => g_matched_filter_template_i_we1,
        d1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_d1);

    g_matched_filter_template_q_U : component qpsk_hls_top_g_matched_filter_template_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_matched_filter_template_q_address0,
        ce0 => g_matched_filter_template_q_ce0,
        we0 => g_matched_filter_template_q_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_d0,
        q0 => g_matched_filter_template_q_q0,
        address1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_address1,
        ce1 => g_matched_filter_template_q_ce1,
        we1 => g_matched_filter_template_q_we1,
        d1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_d1);

    g_rx_samples_i_U : component qpsk_hls_top_g_rx_samples_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8196,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_rx_samples_i_address0,
        ce0 => g_rx_samples_i_ce0,
        we0 => g_rx_samples_i_we0,
        d0 => g_rx_samples_i_d0,
        q0 => g_rx_samples_i_q0,
        address1 => g_rx_samples_i_address1,
        ce1 => g_rx_samples_i_ce1,
        q1 => g_rx_samples_i_q1);

    g_rx_samples_q_U : component qpsk_hls_top_g_rx_samples_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8196,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_rx_samples_q_address0,
        ce0 => g_rx_samples_q_ce0,
        we0 => g_rx_samples_q_we0,
        d0 => g_rx_samples_q_d0,
        q0 => g_rx_samples_q_q0,
        address1 => g_rx_samples_q_address1,
        ce1 => g_rx_samples_q_ce1,
        q1 => g_rx_samples_q_q1);

    g_baseband_data_i_U : component qpsk_hls_top_g_baseband_data_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8196,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_baseband_data_i_address0,
        ce0 => g_baseband_data_i_ce0,
        we0 => g_baseband_data_i_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_d0,
        q0 => g_baseband_data_i_q0);

    g_baseband_data_q_U : component qpsk_hls_top_g_baseband_data_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8196,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => g_baseband_data_q_address0,
        ce0 => g_baseband_data_q_ce0,
        we0 => g_baseband_data_q_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_d0,
        q0 => g_baseband_data_q_q0);

    lo_lut_i_U : component qpsk_hls_top_lo_lut_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lo_lut_i_address0,
        ce0 => lo_lut_i_ce0,
        we0 => lo_lut_i_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_d0,
        q0 => lo_lut_i_q0);

    lo_lut_q_U : component qpsk_hls_top_lo_lut_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => lo_lut_q_address0,
        ce0 => lo_lut_q_ce0,
        we0 => lo_lut_q_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_d0,
        q0 => lo_lut_q_q0);

    frame_data_i_U : component qpsk_hls_top_frame_data_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_data_i_address0,
        ce0 => frame_data_i_ce0,
        we0 => frame_data_i_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_d0,
        q0 => frame_data_i_q0);

    frame_data_q_U : component qpsk_hls_top_frame_data_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => frame_data_q_address0,
        ce0 => frame_data_q_ce0,
        we0 => frame_data_q_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_d0,
        q0 => frame_data_q_q0);

    rx_preamble_syms_i_U : component qpsk_hls_top_rx_preamble_syms_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rx_preamble_syms_i_address0,
        ce0 => rx_preamble_syms_i_ce0,
        we0 => rx_preamble_syms_i_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_d0,
        q0 => rx_preamble_syms_i_q0);

    rx_preamble_syms_q_U : component qpsk_hls_top_rx_preamble_syms_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rx_preamble_syms_q_address0,
        ce0 => rx_preamble_syms_q_ce0,
        we0 => rx_preamble_syms_q_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_d0,
        q0 => rx_preamble_syms_q_q0);

    corrected_frame_i_U : component qpsk_hls_top_frame_data_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => corrected_frame_i_address0,
        ce0 => corrected_frame_i_ce0,
        we0 => corrected_frame_i_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_d0,
        q0 => corrected_frame_i_q0);

    corrected_frame_q_U : component qpsk_hls_top_frame_data_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => corrected_frame_q_address0,
        ce0 => corrected_frame_q_ce0,
        we0 => corrected_frame_q_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_d0,
        q0 => corrected_frame_q_q0);

    rx_syms_i_U : component qpsk_hls_top_rx_syms_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rx_syms_i_address0,
        ce0 => rx_syms_i_ce0,
        we0 => rx_syms_i_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_d0,
        q0 => rx_syms_i_q0);

    rx_syms_q_U : component qpsk_hls_top_rx_syms_i_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => rx_syms_q_address0,
        ce0 => rx_syms_q_ce0,
        we0 => rx_syms_q_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_d0,
        q0 => rx_syms_q_q0);

    decoded_bits_0_U : component qpsk_hls_top_decoded_bits_0_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 5,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => decoded_bits_0_address0,
        ce0 => decoded_bits_0_ce0,
        we0 => decoded_bits_0_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_d0,
        q0 => decoded_bits_0_q0);

    decoded_bits_1_U : component qpsk_hls_top_decoded_bits_0_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 5,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => decoded_bits_1_address0,
        ce0 => decoded_bits_1_ce0,
        we0 => decoded_bits_1_we0,
        d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_d0,
        q0 => decoded_bits_1_q0);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_ready,
        g_preamble_syms_ideal_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_address0,
        g_preamble_syms_ideal_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_ce0,
        g_preamble_syms_ideal_i_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_we0,
        g_preamble_syms_ideal_i_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_d0,
        g_preamble_syms_ideal_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_address0,
        g_preamble_syms_ideal_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_ce0,
        g_preamble_syms_ideal_q_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_we0,
        g_preamble_syms_ideal_q_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_d0,
        grp_fu_806_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din0,
        grp_fu_806_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din1,
        grp_fu_806_p_dout0 => grp_fu_806_p2,
        grp_fu_806_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_ce,
        grp_fu_810_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din0,
        grp_fu_810_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din1,
        grp_fu_810_p_dout0 => grp_fu_810_p2,
        grp_fu_810_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_ce,
        grp_sin_or_cos_float_s_fu_428_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din1,
        grp_sin_or_cos_float_s_fu_428_p_din2 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din2,
        grp_sin_or_cos_float_s_fu_428_p_dout0 => grp_sin_or_cos_float_s_fu_428_ap_return,
        grp_sin_or_cos_float_s_fu_428_p_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_start,
        grp_sin_or_cos_float_s_fu_428_p_ready => grp_sin_or_cos_float_s_fu_428_ap_ready,
        grp_sin_or_cos_float_s_fu_428_p_done => grp_sin_or_cos_float_s_fu_428_ap_done,
        grp_sin_or_cos_float_s_fu_428_p_idle => grp_sin_or_cos_float_s_fu_428_ap_idle,
        grp_sin_or_cos_float_s_fu_443_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din1,
        grp_sin_or_cos_float_s_fu_443_p_din2 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din2,
        grp_sin_or_cos_float_s_fu_443_p_dout0 => grp_sin_or_cos_float_s_fu_443_ap_return,
        grp_sin_or_cos_float_s_fu_443_p_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_start,
        grp_sin_or_cos_float_s_fu_443_p_ready => grp_sin_or_cos_float_s_fu_443_ap_ready,
        grp_sin_or_cos_float_s_fu_443_p_done => grp_sin_or_cos_float_s_fu_443_ap_done,
        grp_sin_or_cos_float_s_fu_443_p_idle => grp_sin_or_cos_float_s_fu_443_ap_idle);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_ready,
        m_axi_gmem_in_AWVALID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWVALID,
        m_axi_gmem_in_AWREADY => ap_const_logic_0,
        m_axi_gmem_in_AWADDR => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWADDR,
        m_axi_gmem_in_AWID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWID,
        m_axi_gmem_in_AWLEN => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWLEN,
        m_axi_gmem_in_AWSIZE => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWSIZE,
        m_axi_gmem_in_AWBURST => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWBURST,
        m_axi_gmem_in_AWLOCK => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWLOCK,
        m_axi_gmem_in_AWCACHE => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWCACHE,
        m_axi_gmem_in_AWPROT => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWPROT,
        m_axi_gmem_in_AWQOS => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWQOS,
        m_axi_gmem_in_AWREGION => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWREGION,
        m_axi_gmem_in_AWUSER => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_AWUSER,
        m_axi_gmem_in_WVALID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WVALID,
        m_axi_gmem_in_WREADY => ap_const_logic_0,
        m_axi_gmem_in_WDATA => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WDATA,
        m_axi_gmem_in_WSTRB => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WSTRB,
        m_axi_gmem_in_WLAST => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WLAST,
        m_axi_gmem_in_WID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WID,
        m_axi_gmem_in_WUSER => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_WUSER,
        m_axi_gmem_in_ARVALID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARVALID,
        m_axi_gmem_in_ARREADY => gmem_in_ARREADY,
        m_axi_gmem_in_ARADDR => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARADDR,
        m_axi_gmem_in_ARID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARID,
        m_axi_gmem_in_ARLEN => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLEN,
        m_axi_gmem_in_ARSIZE => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARSIZE,
        m_axi_gmem_in_ARBURST => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARBURST,
        m_axi_gmem_in_ARLOCK => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLOCK,
        m_axi_gmem_in_ARCACHE => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARCACHE,
        m_axi_gmem_in_ARPROT => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARPROT,
        m_axi_gmem_in_ARQOS => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARQOS,
        m_axi_gmem_in_ARREGION => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARREGION,
        m_axi_gmem_in_ARUSER => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARUSER,
        m_axi_gmem_in_RVALID => gmem_in_RVALID,
        m_axi_gmem_in_RREADY => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_RREADY,
        m_axi_gmem_in_RDATA => gmem_in_RDATA,
        m_axi_gmem_in_RLAST => gmem_in_RLAST,
        m_axi_gmem_in_RID => gmem_in_RID,
        m_axi_gmem_in_RFIFONUM => gmem_in_RFIFONUM,
        m_axi_gmem_in_RUSER => gmem_in_RUSER,
        m_axi_gmem_in_RRESP => gmem_in_RRESP,
        m_axi_gmem_in_BVALID => ap_const_logic_0,
        m_axi_gmem_in_BREADY => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_BREADY,
        m_axi_gmem_in_BRESP => ap_const_lv2_0,
        m_axi_gmem_in_BID => ap_const_lv1_0,
        m_axi_gmem_in_BUSER => ap_const_lv1_0,
        sext_ln81 => trunc_ln_reg_721,
        mean_i_1_out => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_i_1_out,
        mean_i_1_out_ap_vld => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_i_1_out_ap_vld,
        mean_q_1_out => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_q_1_out,
        mean_q_1_out_ap_vld => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_q_1_out_ap_vld,
        g_rx_samples_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_address0,
        g_rx_samples_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_ce0,
        g_rx_samples_i_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_we0,
        g_rx_samples_i_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_d0,
        g_rx_samples_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_address0,
        g_rx_samples_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_ce0,
        g_rx_samples_q_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_we0,
        g_rx_samples_q_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_d0);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_ready,
        g_preamble_syms_ideal_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_address0,
        g_preamble_syms_ideal_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_ce0,
        g_preamble_syms_ideal_i_q0 => g_preamble_syms_ideal_i_q0,
        g_preamble_syms_ideal_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_address0,
        g_preamble_syms_ideal_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_ce0,
        g_preamble_syms_ideal_q_q0 => g_preamble_syms_ideal_q_q0,
        g_matched_filter_template_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_address0,
        g_matched_filter_template_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce0,
        g_matched_filter_template_i_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we0,
        g_matched_filter_template_i_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_d0,
        g_matched_filter_template_i_address1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_address1,
        g_matched_filter_template_i_ce1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce1,
        g_matched_filter_template_i_we1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we1,
        g_matched_filter_template_i_d1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_d1,
        g_matched_filter_template_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_address0,
        g_matched_filter_template_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce0,
        g_matched_filter_template_q_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we0,
        g_matched_filter_template_q_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_d0,
        g_matched_filter_template_q_address1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_address1,
        g_matched_filter_template_q_ce1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce1,
        g_matched_filter_template_q_we1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we1,
        g_matched_filter_template_q_d1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_d1);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_ready,
        conv1 => conv1_reg_748,
        conv2 => conv2_reg_753,
        max_abs_out => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out,
        max_abs_out_ap_vld => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out_ap_vld,
        g_rx_samples_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address0,
        g_rx_samples_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce0,
        g_rx_samples_i_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_we0,
        g_rx_samples_i_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_d0,
        g_rx_samples_i_address1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address1,
        g_rx_samples_i_ce1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce1,
        g_rx_samples_i_q1 => g_rx_samples_i_q1,
        g_rx_samples_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address0,
        g_rx_samples_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce0,
        g_rx_samples_q_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_we0,
        g_rx_samples_q_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_d0,
        g_rx_samples_q_address1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address1,
        g_rx_samples_q_ce1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce1,
        g_rx_samples_q_q1 => g_rx_samples_q_q1,
        grp_fu_814_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din0,
        grp_fu_814_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din1,
        grp_fu_814_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_opcode,
        grp_fu_814_p_dout0 => grp_fu_814_p2,
        grp_fu_814_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_ce,
        grp_fu_818_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din0,
        grp_fu_818_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din1,
        grp_fu_818_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_opcode,
        grp_fu_818_p_dout0 => grp_fu_818_p2,
        grp_fu_818_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_ce,
        grp_fu_822_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din0,
        grp_fu_822_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din1,
        grp_fu_822_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_opcode,
        grp_fu_822_p_dout0 => grp_fu_822_p2,
        grp_fu_822_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_ce,
        grp_fu_806_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din0,
        grp_fu_806_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din1,
        grp_fu_806_p_dout0 => grp_fu_806_p2,
        grp_fu_806_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_ce,
        grp_fu_826_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din0,
        grp_fu_826_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din1,
        grp_fu_826_p_dout0 => grp_fu_826_p2,
        grp_fu_826_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_ce,
        grp_fu_509_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din0,
        grp_fu_509_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din1,
        grp_fu_509_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_opcode,
        grp_fu_509_p_dout0 => grp_fu_509_p2,
        grp_fu_509_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_ce,
        grp_fu_830_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din0,
        grp_fu_830_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din1,
        grp_fu_830_p_dout0 => grp_fu_830_p2,
        grp_fu_830_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_ce);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_ready,
        max_abs_reload => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out,
        g_rx_samples_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address0,
        g_rx_samples_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce0,
        g_rx_samples_i_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_we0,
        g_rx_samples_i_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_d0,
        g_rx_samples_i_address1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address1,
        g_rx_samples_i_ce1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce1,
        g_rx_samples_i_q1 => g_rx_samples_i_q1,
        g_rx_samples_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address0,
        g_rx_samples_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce0,
        g_rx_samples_q_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_we0,
        g_rx_samples_q_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_d0,
        g_rx_samples_q_address1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address1,
        g_rx_samples_q_ce1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce1,
        g_rx_samples_q_q1 => g_rx_samples_q_q1,
        grp_fu_810_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din0,
        grp_fu_810_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din1,
        grp_fu_810_p_dout0 => grp_fu_810_p2,
        grp_fu_810_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_ce);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_ready,
        lo_lut_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_address0,
        lo_lut_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_ce0,
        lo_lut_i_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_we0,
        lo_lut_i_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_d0,
        lo_lut_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_address0,
        lo_lut_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_ce0,
        lo_lut_q_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_we0,
        lo_lut_q_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_d0,
        grp_fu_806_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din0,
        grp_fu_806_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din1,
        grp_fu_806_p_dout0 => grp_fu_806_p2,
        grp_fu_806_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_ce,
        grp_fu_826_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din0,
        grp_fu_826_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din1,
        grp_fu_826_p_dout0 => grp_fu_826_p2,
        grp_fu_826_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_ce,
        grp_sin_or_cos_float_s_fu_428_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din1,
        grp_sin_or_cos_float_s_fu_428_p_din2 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din2,
        grp_sin_or_cos_float_s_fu_428_p_dout0 => grp_sin_or_cos_float_s_fu_428_ap_return,
        grp_sin_or_cos_float_s_fu_428_p_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_start,
        grp_sin_or_cos_float_s_fu_428_p_ready => grp_sin_or_cos_float_s_fu_428_ap_ready,
        grp_sin_or_cos_float_s_fu_428_p_done => grp_sin_or_cos_float_s_fu_428_ap_done,
        grp_sin_or_cos_float_s_fu_428_p_idle => grp_sin_or_cos_float_s_fu_428_ap_idle,
        grp_sin_or_cos_float_s_fu_443_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din1,
        grp_sin_or_cos_float_s_fu_443_p_din2 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din2,
        grp_sin_or_cos_float_s_fu_443_p_dout0 => grp_sin_or_cos_float_s_fu_443_ap_return,
        grp_sin_or_cos_float_s_fu_443_p_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_start,
        grp_sin_or_cos_float_s_fu_443_p_ready => grp_sin_or_cos_float_s_fu_443_ap_ready,
        grp_sin_or_cos_float_s_fu_443_p_done => grp_sin_or_cos_float_s_fu_443_ap_done,
        grp_sin_or_cos_float_s_fu_443_p_idle => grp_sin_or_cos_float_s_fu_443_ap_idle);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_ready,
        lo_lut_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_address0,
        lo_lut_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_ce0,
        lo_lut_i_q0 => lo_lut_i_q0,
        lo_lut_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_address0,
        lo_lut_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_ce0,
        lo_lut_q_q0 => lo_lut_q_q0,
        g_rx_samples_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_address0,
        g_rx_samples_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_ce0,
        g_rx_samples_q_q0 => g_rx_samples_q_q0,
        g_rx_samples_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_address0,
        g_rx_samples_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_ce0,
        g_rx_samples_i_q0 => g_rx_samples_i_q0,
        g_baseband_data_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_address0,
        g_baseband_data_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_ce0,
        g_baseband_data_i_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_we0,
        g_baseband_data_i_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_d0,
        g_baseband_data_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_address0,
        g_baseband_data_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_ce0,
        g_baseband_data_q_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_we0,
        g_baseband_data_q_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_d0,
        grp_fu_814_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din0,
        grp_fu_814_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din1,
        grp_fu_814_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_opcode,
        grp_fu_814_p_dout0 => grp_fu_814_p2,
        grp_fu_814_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_ce,
        grp_fu_818_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din0,
        grp_fu_818_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din1,
        grp_fu_818_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_opcode,
        grp_fu_818_p_dout0 => grp_fu_818_p2,
        grp_fu_818_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_ce,
        grp_fu_806_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din0,
        grp_fu_806_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din1,
        grp_fu_806_p_dout0 => grp_fu_806_p2,
        grp_fu_806_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_ce,
        grp_fu_826_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din0,
        grp_fu_826_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din1,
        grp_fu_826_p_dout0 => grp_fu_826_p2,
        grp_fu_826_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_ce,
        grp_fu_834_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din0,
        grp_fu_834_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din1,
        grp_fu_834_p_dout0 => grp_fu_834_p2,
        grp_fu_834_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_ce,
        grp_fu_838_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din0,
        grp_fu_838_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din1,
        grp_fu_838_p_dout0 => grp_fu_838_p2,
        grp_fu_838_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_ce);

    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377 : component qpsk_hls_top_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_ready,
        peak_idx_2_out => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_peak_idx_2_out,
        peak_idx_2_out_ap_vld => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_peak_idx_2_out_ap_vld,
        g_matched_filter_template_q_address0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_address0,
        g_matched_filter_template_q_ce0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_ce0,
        g_matched_filter_template_q_q0 => g_matched_filter_template_q_q0,
        g_matched_filter_template_i_address0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_address0,
        g_matched_filter_template_i_ce0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_ce0,
        g_matched_filter_template_i_q0 => g_matched_filter_template_i_q0,
        g_baseband_data_q_address0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_address0,
        g_baseband_data_q_ce0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_ce0,
        g_baseband_data_q_q0 => g_baseband_data_q_q0,
        g_baseband_data_i_address0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_address0,
        g_baseband_data_i_ce0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_ce0,
        g_baseband_data_i_q0 => g_baseband_data_i_q0,
        grp_fu_814_p_din0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din0,
        grp_fu_814_p_din1 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din1,
        grp_fu_814_p_opcode => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_opcode,
        grp_fu_814_p_dout0 => grp_fu_814_p2,
        grp_fu_814_p_ce => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_ce,
        grp_fu_818_p_din0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din0,
        grp_fu_818_p_din1 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din1,
        grp_fu_818_p_opcode => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_opcode,
        grp_fu_818_p_dout0 => grp_fu_818_p2,
        grp_fu_818_p_ce => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_ce,
        grp_fu_806_p_din0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din0,
        grp_fu_806_p_din1 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din1,
        grp_fu_806_p_dout0 => grp_fu_806_p2,
        grp_fu_806_p_ce => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_ce,
        grp_fu_826_p_din0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din0,
        grp_fu_826_p_din1 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din1,
        grp_fu_826_p_dout0 => grp_fu_826_p2,
        grp_fu_826_p_ce => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_ce,
        grp_fu_509_p_din0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din0,
        grp_fu_509_p_din1 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din1,
        grp_fu_509_p_opcode => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_opcode,
        grp_fu_509_p_dout0 => grp_fu_509_p2,
        grp_fu_509_p_ce => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_ce,
        grp_fu_830_p_din0 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din0,
        grp_fu_830_p_din1 => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din1,
        grp_fu_830_p_dout0 => grp_fu_830_p2,
        grp_fu_830_p_ce => grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_ce);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_ready,
        sext_ln151 => frame_start_sample_reg_769,
        add_ln147_1 => add_ln147_1_reg_774,
        frame_data_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_address0,
        frame_data_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_ce0,
        frame_data_i_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_we0,
        frame_data_i_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_d0,
        frame_data_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_address0,
        frame_data_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_ce0,
        frame_data_q_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_we0,
        frame_data_q_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_d0,
        g_baseband_data_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_address0,
        g_baseband_data_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_ce0,
        g_baseband_data_i_q0 => g_baseband_data_i_q0,
        g_baseband_data_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_address0,
        g_baseband_data_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_ce0,
        g_baseband_data_q_q0 => g_baseband_data_q_q0);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_ready,
        rx_preamble_syms_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_address0,
        rx_preamble_syms_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_ce0,
        rx_preamble_syms_i_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_we0,
        rx_preamble_syms_i_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_d0,
        rx_preamble_syms_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_address0,
        rx_preamble_syms_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_ce0,
        rx_preamble_syms_q_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_we0,
        rx_preamble_syms_q_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_d0,
        frame_data_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_address0,
        frame_data_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_ce0,
        frame_data_i_q0 => frame_data_i_q0,
        frame_data_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_address0,
        frame_data_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_ce0,
        frame_data_q_q0 => frame_data_q_q0);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_ready,
        rx_preamble_syms_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_address0,
        rx_preamble_syms_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_ce0,
        rx_preamble_syms_i_q0 => rx_preamble_syms_i_q0,
        rx_preamble_syms_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_address0,
        rx_preamble_syms_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_ce0,
        rx_preamble_syms_q_q0 => rx_preamble_syms_q_q0,
        phase_sum_i_1_out => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_i_1_out,
        phase_sum_i_1_out_ap_vld => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_i_1_out_ap_vld,
        phase_sum_q_1_out => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_q_1_out,
        phase_sum_q_1_out_ap_vld => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_q_1_out_ap_vld,
        g_preamble_syms_ideal_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_address0,
        g_preamble_syms_ideal_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_ce0,
        g_preamble_syms_ideal_q_q0 => g_preamble_syms_ideal_q_q0,
        g_preamble_syms_ideal_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_address0,
        g_preamble_syms_ideal_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_ce0,
        g_preamble_syms_ideal_i_q0 => g_preamble_syms_ideal_i_q0,
        grp_fu_814_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din0,
        grp_fu_814_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din1,
        grp_fu_814_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_opcode,
        grp_fu_814_p_dout0 => grp_fu_814_p2,
        grp_fu_814_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_ce,
        grp_fu_806_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din0,
        grp_fu_806_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din1,
        grp_fu_806_p_dout0 => grp_fu_806_p2,
        grp_fu_806_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_ce);

    grp_atan2_cordic_float_s_fu_422 : component qpsk_hls_top_atan2_cordic_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        y_in => grp_atan2_cordic_float_s_fu_422_y_in,
        x_in => grp_atan2_cordic_float_s_fu_422_x_in,
        ap_return => grp_atan2_cordic_float_s_fu_422_ap_return);

    grp_sin_or_cos_float_s_fu_428 : component qpsk_hls_top_sin_or_cos_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_sin_or_cos_float_s_fu_428_ap_start,
        ap_done => grp_sin_or_cos_float_s_fu_428_ap_done,
        ap_idle => grp_sin_or_cos_float_s_fu_428_ap_idle,
        ap_ready => grp_sin_or_cos_float_s_fu_428_ap_ready,
        t_in => grp_sin_or_cos_float_s_fu_428_t_in,
        do_cos => grp_sin_or_cos_float_s_fu_428_do_cos,
        ap_return => grp_sin_or_cos_float_s_fu_428_ap_return);

    grp_sin_or_cos_float_s_fu_443 : component qpsk_hls_top_sin_or_cos_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_sin_or_cos_float_s_fu_443_ap_start,
        ap_done => grp_sin_or_cos_float_s_fu_443_ap_done,
        ap_idle => grp_sin_or_cos_float_s_fu_443_ap_idle,
        ap_ready => grp_sin_or_cos_float_s_fu_443_ap_ready,
        t_in => grp_sin_or_cos_float_s_fu_443_t_in,
        do_cos => grp_sin_or_cos_float_s_fu_443_do_cos,
        ap_return => grp_sin_or_cos_float_s_fu_443_ap_return);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_ready,
        corrected_frame_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_address0,
        corrected_frame_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_ce0,
        corrected_frame_i_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_we0,
        corrected_frame_i_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_d0,
        corrected_frame_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_address0,
        corrected_frame_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_ce0,
        corrected_frame_q_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_we0,
        corrected_frame_q_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_d0,
        frame_data_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_address0,
        frame_data_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_ce0,
        frame_data_i_q0 => frame_data_i_q0,
        frame_data_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_address0,
        frame_data_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_ce0,
        frame_data_q_q0 => frame_data_q_q0,
        phase_correction_i => phase_correction_i_reg_790,
        phase_correction_q => phase_correction_q_reg_795,
        grp_fu_814_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din0,
        grp_fu_814_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din1,
        grp_fu_814_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_opcode,
        grp_fu_814_p_dout0 => grp_fu_814_p2,
        grp_fu_814_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_ce,
        grp_fu_818_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din0,
        grp_fu_818_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din1,
        grp_fu_818_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_opcode,
        grp_fu_818_p_dout0 => grp_fu_818_p2,
        grp_fu_818_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_ce,
        grp_fu_806_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din0,
        grp_fu_806_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din1,
        grp_fu_806_p_dout0 => grp_fu_806_p2,
        grp_fu_806_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_ce,
        grp_fu_826_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din0,
        grp_fu_826_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din1,
        grp_fu_826_p_dout0 => grp_fu_826_p2,
        grp_fu_826_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_ce,
        grp_fu_834_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din0,
        grp_fu_834_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din1,
        grp_fu_834_p_dout0 => grp_fu_834_p2,
        grp_fu_834_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_ce,
        grp_fu_838_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din0,
        grp_fu_838_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din1,
        grp_fu_838_p_dout0 => grp_fu_838_p2,
        grp_fu_838_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_ce);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_ready,
        rx_syms_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_address0,
        rx_syms_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_ce0,
        rx_syms_i_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_we0,
        rx_syms_i_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_d0,
        rx_syms_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_address0,
        rx_syms_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_ce0,
        rx_syms_q_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_we0,
        rx_syms_q_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_d0,
        corrected_frame_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_address0,
        corrected_frame_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_ce0,
        corrected_frame_i_q0 => corrected_frame_i_q0,
        corrected_frame_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_address0,
        corrected_frame_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_ce0,
        corrected_frame_q_q0 => corrected_frame_q_q0);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_ready,
        rx_syms_i_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_address0,
        rx_syms_i_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_ce0,
        rx_syms_i_q0 => rx_syms_i_q0,
        rx_syms_q_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_address0,
        rx_syms_q_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_ce0,
        rx_syms_q_q0 => rx_syms_q_q0,
        decoded_bits_0_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_address0,
        decoded_bits_0_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_ce0,
        decoded_bits_0_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_we0,
        decoded_bits_0_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_d0,
        decoded_bits_1_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_address0,
        decoded_bits_1_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_ce0,
        decoded_bits_1_we0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_we0,
        decoded_bits_1_d0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_d0,
        preamble_errors_out => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_preamble_errors_out,
        preamble_errors_out_ap_vld => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_preamble_errors_out_ap_vld,
        grp_atan2_cordic_float_s_fu_422_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din1,
        grp_atan2_cordic_float_s_fu_422_p_din2 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din2,
        grp_atan2_cordic_float_s_fu_422_p_dout0 => grp_atan2_cordic_float_s_fu_422_ap_return,
        grp_fu_814_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din0,
        grp_fu_814_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din1,
        grp_fu_814_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_opcode,
        grp_fu_814_p_dout0 => grp_fu_814_p2,
        grp_fu_814_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_ce,
        grp_fu_818_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din0,
        grp_fu_818_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din1,
        grp_fu_818_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_opcode,
        grp_fu_818_p_dout0 => grp_fu_818_p2,
        grp_fu_818_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_ce,
        grp_fu_822_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din0,
        grp_fu_822_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din1,
        grp_fu_822_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_opcode,
        grp_fu_822_p_dout0 => grp_fu_822_p2,
        grp_fu_822_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_ce,
        grp_fu_509_p_din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din0,
        grp_fu_509_p_din1 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din1,
        grp_fu_509_p_opcode => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_opcode,
        grp_fu_509_p_dout0 => grp_fu_509_p2,
        grp_fu_509_p_ce => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_ce);

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491 : component qpsk_hls_top_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start,
        ap_done => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_done,
        ap_idle => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_idle,
        ap_ready => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_ready,
        m_axi_gmem_out_AWVALID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWVALID,
        m_axi_gmem_out_AWREADY => gmem_out_AWREADY,
        m_axi_gmem_out_AWADDR => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWADDR,
        m_axi_gmem_out_AWID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWID,
        m_axi_gmem_out_AWLEN => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLEN,
        m_axi_gmem_out_AWSIZE => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWSIZE,
        m_axi_gmem_out_AWBURST => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWBURST,
        m_axi_gmem_out_AWLOCK => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLOCK,
        m_axi_gmem_out_AWCACHE => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWCACHE,
        m_axi_gmem_out_AWPROT => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWPROT,
        m_axi_gmem_out_AWQOS => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWQOS,
        m_axi_gmem_out_AWREGION => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWREGION,
        m_axi_gmem_out_AWUSER => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWUSER,
        m_axi_gmem_out_WVALID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WVALID,
        m_axi_gmem_out_WREADY => gmem_out_WREADY,
        m_axi_gmem_out_WDATA => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WDATA,
        m_axi_gmem_out_WSTRB => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WSTRB,
        m_axi_gmem_out_WLAST => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WLAST,
        m_axi_gmem_out_WID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WID,
        m_axi_gmem_out_WUSER => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WUSER,
        m_axi_gmem_out_ARVALID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARVALID,
        m_axi_gmem_out_ARREADY => ap_const_logic_0,
        m_axi_gmem_out_ARADDR => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARADDR,
        m_axi_gmem_out_ARID => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARID,
        m_axi_gmem_out_ARLEN => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARLEN,
        m_axi_gmem_out_ARSIZE => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARSIZE,
        m_axi_gmem_out_ARBURST => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARBURST,
        m_axi_gmem_out_ARLOCK => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARLOCK,
        m_axi_gmem_out_ARCACHE => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARCACHE,
        m_axi_gmem_out_ARPROT => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARPROT,
        m_axi_gmem_out_ARQOS => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARQOS,
        m_axi_gmem_out_ARREGION => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARREGION,
        m_axi_gmem_out_ARUSER => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_ARUSER,
        m_axi_gmem_out_RVALID => ap_const_logic_0,
        m_axi_gmem_out_RREADY => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_RREADY,
        m_axi_gmem_out_RDATA => ap_const_lv8_0,
        m_axi_gmem_out_RLAST => ap_const_logic_0,
        m_axi_gmem_out_RID => ap_const_lv1_0,
        m_axi_gmem_out_RFIFONUM => ap_const_lv11_0,
        m_axi_gmem_out_RUSER => ap_const_lv1_0,
        m_axi_gmem_out_RRESP => ap_const_lv2_0,
        m_axi_gmem_out_BVALID => gmem_out_BVALID,
        m_axi_gmem_out_BREADY => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_BREADY,
        m_axi_gmem_out_BRESP => gmem_out_BRESP,
        m_axi_gmem_out_BID => gmem_out_BID,
        m_axi_gmem_out_BUSER => gmem_out_BUSER,
        ddr_out_buffer => ddr_out_buffer_read_reg_667,
        decoded_bits_0_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_address0,
        decoded_bits_0_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_ce0,
        decoded_bits_0_q0 => decoded_bits_0_q0,
        decoded_bits_1_address0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_address0,
        decoded_bits_1_ce0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_ce0,
        decoded_bits_1_q0 => decoded_bits_1_q0,
        ascii_idx_out => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ascii_idx_out,
        ascii_idx_out_ap_vld => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ascii_idx_out_ap_vld);

    control_s_axi_U : component qpsk_hls_top_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ddr_in_buffer_packed => ddr_in_buffer_packed,
        ddr_out_buffer => ddr_out_buffer,
        out_ser_preamble => out_ser_preamble,
        out_ser_preamble_ap_vld => out_ser_preamble_ap_vld,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ap_local_deadlock => ap_local_deadlock);

    gmem_in_m_axi_U : component qpsk_hls_top_gmem_in_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 9,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_IN_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_IN_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_IN_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_IN_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_IN_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_IN_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_IN_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_IN_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_IN_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_IN_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_IN_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem_in_AWVALID,
        AWREADY => m_axi_gmem_in_AWREADY,
        AWADDR => m_axi_gmem_in_AWADDR,
        AWID => m_axi_gmem_in_AWID,
        AWLEN => m_axi_gmem_in_AWLEN,
        AWSIZE => m_axi_gmem_in_AWSIZE,
        AWBURST => m_axi_gmem_in_AWBURST,
        AWLOCK => m_axi_gmem_in_AWLOCK,
        AWCACHE => m_axi_gmem_in_AWCACHE,
        AWPROT => m_axi_gmem_in_AWPROT,
        AWQOS => m_axi_gmem_in_AWQOS,
        AWREGION => m_axi_gmem_in_AWREGION,
        AWUSER => m_axi_gmem_in_AWUSER,
        WVALID => m_axi_gmem_in_WVALID,
        WREADY => m_axi_gmem_in_WREADY,
        WDATA => m_axi_gmem_in_WDATA,
        WSTRB => m_axi_gmem_in_WSTRB,
        WLAST => m_axi_gmem_in_WLAST,
        WID => m_axi_gmem_in_WID,
        WUSER => m_axi_gmem_in_WUSER,
        ARVALID => m_axi_gmem_in_ARVALID,
        ARREADY => m_axi_gmem_in_ARREADY,
        ARADDR => m_axi_gmem_in_ARADDR,
        ARID => m_axi_gmem_in_ARID,
        ARLEN => m_axi_gmem_in_ARLEN,
        ARSIZE => m_axi_gmem_in_ARSIZE,
        ARBURST => m_axi_gmem_in_ARBURST,
        ARLOCK => m_axi_gmem_in_ARLOCK,
        ARCACHE => m_axi_gmem_in_ARCACHE,
        ARPROT => m_axi_gmem_in_ARPROT,
        ARQOS => m_axi_gmem_in_ARQOS,
        ARREGION => m_axi_gmem_in_ARREGION,
        ARUSER => m_axi_gmem_in_ARUSER,
        RVALID => m_axi_gmem_in_RVALID,
        RREADY => m_axi_gmem_in_RREADY,
        RDATA => m_axi_gmem_in_RDATA,
        RLAST => m_axi_gmem_in_RLAST,
        RID => m_axi_gmem_in_RID,
        RUSER => m_axi_gmem_in_RUSER,
        RRESP => m_axi_gmem_in_RRESP,
        BVALID => m_axi_gmem_in_BVALID,
        BREADY => m_axi_gmem_in_BREADY,
        BRESP => m_axi_gmem_in_BRESP,
        BID => m_axi_gmem_in_BID,
        BUSER => m_axi_gmem_in_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem_in_ARVALID,
        I_ARREADY => gmem_in_ARREADY,
        I_ARADDR => gmem_in_ARADDR,
        I_ARID => gmem_in_ARID,
        I_ARLEN => gmem_in_ARLEN,
        I_ARSIZE => gmem_in_ARSIZE,
        I_ARLOCK => gmem_in_ARLOCK,
        I_ARCACHE => gmem_in_ARCACHE,
        I_ARQOS => gmem_in_ARQOS,
        I_ARPROT => gmem_in_ARPROT,
        I_ARUSER => gmem_in_ARUSER,
        I_ARBURST => gmem_in_ARBURST,
        I_ARREGION => gmem_in_ARREGION,
        I_RVALID => gmem_in_RVALID,
        I_RREADY => gmem_in_RREADY,
        I_RDATA => gmem_in_RDATA,
        I_RFIFONUM => gmem_in_RFIFONUM,
        I_RID => gmem_in_RID,
        I_RUSER => gmem_in_RUSER,
        I_RRESP => gmem_in_RRESP,
        I_RLAST => gmem_in_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem_in_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem_in_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => gmem_in_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => gmem_in_BRESP,
        I_BID => gmem_in_BID,
        I_BUSER => gmem_in_BUSER);

    gmem_out_m_axi_U : component qpsk_hls_top_gmem_out_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 8,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        USER_RFIFONUM_WIDTH => 11,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM_OUT_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM_OUT_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM_OUT_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM_OUT_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM_OUT_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM_OUT_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM_OUT_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM_OUT_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM_OUT_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM_OUT_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM_OUT_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem_out_AWVALID,
        AWREADY => m_axi_gmem_out_AWREADY,
        AWADDR => m_axi_gmem_out_AWADDR,
        AWID => m_axi_gmem_out_AWID,
        AWLEN => m_axi_gmem_out_AWLEN,
        AWSIZE => m_axi_gmem_out_AWSIZE,
        AWBURST => m_axi_gmem_out_AWBURST,
        AWLOCK => m_axi_gmem_out_AWLOCK,
        AWCACHE => m_axi_gmem_out_AWCACHE,
        AWPROT => m_axi_gmem_out_AWPROT,
        AWQOS => m_axi_gmem_out_AWQOS,
        AWREGION => m_axi_gmem_out_AWREGION,
        AWUSER => m_axi_gmem_out_AWUSER,
        WVALID => m_axi_gmem_out_WVALID,
        WREADY => m_axi_gmem_out_WREADY,
        WDATA => m_axi_gmem_out_WDATA,
        WSTRB => m_axi_gmem_out_WSTRB,
        WLAST => m_axi_gmem_out_WLAST,
        WID => m_axi_gmem_out_WID,
        WUSER => m_axi_gmem_out_WUSER,
        ARVALID => m_axi_gmem_out_ARVALID,
        ARREADY => m_axi_gmem_out_ARREADY,
        ARADDR => m_axi_gmem_out_ARADDR,
        ARID => m_axi_gmem_out_ARID,
        ARLEN => m_axi_gmem_out_ARLEN,
        ARSIZE => m_axi_gmem_out_ARSIZE,
        ARBURST => m_axi_gmem_out_ARBURST,
        ARLOCK => m_axi_gmem_out_ARLOCK,
        ARCACHE => m_axi_gmem_out_ARCACHE,
        ARPROT => m_axi_gmem_out_ARPROT,
        ARQOS => m_axi_gmem_out_ARQOS,
        ARREGION => m_axi_gmem_out_ARREGION,
        ARUSER => m_axi_gmem_out_ARUSER,
        RVALID => m_axi_gmem_out_RVALID,
        RREADY => m_axi_gmem_out_RREADY,
        RDATA => m_axi_gmem_out_RDATA,
        RLAST => m_axi_gmem_out_RLAST,
        RID => m_axi_gmem_out_RID,
        RUSER => m_axi_gmem_out_RUSER,
        RRESP => m_axi_gmem_out_RRESP,
        BVALID => m_axi_gmem_out_BVALID,
        BREADY => m_axi_gmem_out_BREADY,
        BRESP => m_axi_gmem_out_BRESP,
        BID => m_axi_gmem_out_BID,
        BUSER => m_axi_gmem_out_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => gmem_out_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => gmem_out_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => gmem_out_RDATA,
        I_RFIFONUM => gmem_out_RFIFONUM,
        I_RID => gmem_out_RID,
        I_RUSER => gmem_out_RUSER,
        I_RRESP => gmem_out_RRESP,
        I_RLAST => gmem_out_RLAST,
        I_AWVALID => gmem_out_AWVALID,
        I_AWREADY => gmem_out_AWREADY,
        I_AWADDR => gmem_out_AWADDR,
        I_AWID => gmem_out_AWID,
        I_AWLEN => gmem_out_AWLEN,
        I_AWSIZE => gmem_out_AWSIZE,
        I_AWLOCK => gmem_out_AWLOCK,
        I_AWCACHE => gmem_out_AWCACHE,
        I_AWQOS => gmem_out_AWQOS,
        I_AWPROT => gmem_out_AWPROT,
        I_AWUSER => gmem_out_AWUSER,
        I_AWBURST => gmem_out_AWBURST,
        I_AWREGION => gmem_out_AWREGION,
        I_WVALID => gmem_out_WVALID,
        I_WREADY => gmem_out_WREADY,
        I_WDATA => gmem_out_WDATA,
        I_WID => gmem_out_WID,
        I_WUSER => gmem_out_WUSER,
        I_WLAST => gmem_out_WLAST,
        I_WSTRB => gmem_out_WSTRB,
        I_BVALID => gmem_out_BVALID,
        I_BREADY => gmem_out_BREADY,
        I_BRESP => gmem_out_BRESP,
        I_BID => gmem_out_BID,
        I_BUSER => gmem_out_BUSER);

    fptrunc_64ns_32_2_no_dsp_1_U170 : component qpsk_hls_top_fptrunc_64ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => mean_i_reg_738,
        ce => ap_const_logic_1,
        dout => grp_fu_501_p1);

    fptrunc_64ns_32_2_no_dsp_1_U171 : component qpsk_hls_top_fptrunc_64ns_32_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => mean_q_reg_743,
        ce => ap_const_logic_1,
        dout => grp_fu_505_p1);

    fcmp_32ns_32ns_1_2_no_dsp_1_U172 : component qpsk_hls_top_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_509_p0,
        din1 => grp_fu_509_p1,
        ce => grp_fu_509_ce,
        opcode => grp_fu_509_opcode,
        dout => grp_fu_509_p2);

    ddiv_64ns_64ns_64_31_no_dsp_1_U173 : component qpsk_hls_top_ddiv_64ns_64ns_64_31_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 31,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_i_1_out,
        din1 => ap_const_lv64_40C0020000000000,
        ce => ap_const_logic_1,
        dout => grp_fu_514_p2);

    ddiv_64ns_64ns_64_31_no_dsp_1_U174 : component qpsk_hls_top_ddiv_64ns_64ns_64_31_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 31,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_mean_q_1_out,
        din1 => ap_const_lv64_40C0020000000000,
        ce => ap_const_logic_1,
        dout => grp_fu_519_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U175 : component qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_806_p0,
        din1 => grp_fu_806_p1,
        ce => grp_fu_806_ce,
        dout => grp_fu_806_p2);

    fdiv_32ns_32ns_32_12_no_dsp_1_U176 : component qpsk_hls_top_fdiv_32ns_32ns_32_12_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_810_p0,
        din1 => grp_fu_810_p1,
        ce => grp_fu_810_ce,
        dout => grp_fu_810_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U177 : component qpsk_hls_top_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_814_p0,
        din1 => grp_fu_814_p1,
        opcode => grp_fu_814_opcode,
        ce => grp_fu_814_ce,
        dout => grp_fu_814_p2);

    faddfsub_32ns_32ns_32_5_full_dsp_1_U178 : component qpsk_hls_top_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_818_p0,
        din1 => grp_fu_818_p1,
        opcode => grp_fu_818_opcode,
        ce => grp_fu_818_ce,
        dout => grp_fu_818_p2);

    fadd_32ns_32ns_32_5_full_dsp_1_U179 : component qpsk_hls_top_fadd_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_822_p0,
        din1 => grp_fu_822_p1,
        ce => grp_fu_822_ce,
        dout => grp_fu_822_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U180 : component qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_826_p0,
        din1 => grp_fu_826_p1,
        ce => grp_fu_826_ce,
        dout => grp_fu_826_p2);

    fsqrt_32ns_32ns_32_12_no_dsp_1_U181 : component qpsk_hls_top_fsqrt_32ns_32ns_32_12_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_830_p0,
        din1 => grp_fu_830_p1,
        ce => grp_fu_830_ce,
        dout => grp_fu_830_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U182 : component qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_834_p0,
        din1 => grp_fu_834_p1,
        ce => grp_fu_834_ce,
        dout => grp_fu_834_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U183 : component qpsk_hls_top_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_838_p0,
        din1 => grp_fu_838_p1,
        ce => grp_fu_838_ce,
        dout => grp_fu_838_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state46) and (ap_const_lv1_1 = and_ln109_fu_591_p2))) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_boolean_0 = ap_block_state47_on_subcall_done))) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state129)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state131)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state133)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state135)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state51) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
                    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_ready = ap_const_logic_1)) then 
                    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_or_cos_float_s_fu_428_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_sin_or_cos_float_s_fu_428_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state111) and (ap_const_logic_1 = ap_NS_fsm_state112))) then 
                    grp_sin_or_cos_float_s_fu_428_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_or_cos_float_s_fu_428_ap_ready = ap_const_logic_1)) then 
                    grp_sin_or_cos_float_s_fu_428_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_sin_or_cos_float_s_fu_443_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_sin_or_cos_float_s_fu_443_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state111) and (ap_const_logic_1 = ap_NS_fsm_state112))) then 
                    grp_sin_or_cos_float_s_fu_443_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_sin_or_cos_float_s_fu_443_ap_ready = ap_const_logic_1)) then 
                    grp_sin_or_cos_float_s_fu_443_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state53) and (icmp_ln146_fu_600_p2 = ap_const_lv1_0))) then
                add_ln147_1_reg_774 <= add_ln147_1_fu_616_p2;
                frame_start_sample_reg_769 <= frame_start_sample_fu_610_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                and_ln109_reg_761 <= and_ln109_fu_591_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state136) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ascii_idx_out_ap_vld = ap_const_logic_1))) then
                ascii_idx_loc_fu_162 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ascii_idx_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                conv1_reg_748 <= grp_fu_501_p1;
                conv2_reg_753 <= grp_fu_505_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                ddr_out_buffer_read_reg_667 <= ddr_out_buffer;
                trunc_ln_reg_721 <= ddr_in_buffer_packed(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state137)) then
                gmem_out_addr_reg_800 <= add_ln244_fu_652_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state53)) then
                icmp_ln146_reg_765 <= icmp_ln146_fu_600_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                mean_i_reg_738 <= grp_fu_514_p2;
                mean_q_reg_743 <= grp_fu_519_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_peak_idx_2_out_ap_vld = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                peak_idx_2_loc_fu_178 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_peak_idx_2_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state129)) then
                phase_correction_i_reg_790 <= grp_sin_or_cos_float_s_fu_428_ap_return;
                phase_correction_q_reg_795 <= grp_sin_or_cos_float_s_fu_443_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state111)) then
                phase_offset_rad_reg_785 <= grp_atan2_cordic_float_s_fu_422_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state138, ap_CS_fsm_state139, ap_CS_fsm_state144, icmp_ln146_reg_765, icmp_ln146_fu_600_p2, ap_CS_fsm_state53, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_done, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_done, gmem_in_ARREADY, gmem_out_AWREADY, gmem_out_WREADY, gmem_out_BVALID, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_block_state47_on_subcall_done, ap_CS_fsm_state48, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state59, ap_CS_fsm_state130, ap_CS_fsm_state132, ap_CS_fsm_state134, ap_CS_fsm_state136, ap_block_state10_on_subcall_done, ap_block_state44_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem_in_ARREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state44) and (ap_const_boolean_0 = ap_block_state44_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state44;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_boolean_0 = ap_block_state47_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state48 => 
                if (((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state48))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                if (((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state50))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state53 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state53) and (icmp_ln146_fu_600_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state144;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                if (((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state55))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                if (((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state57))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                if (((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state59))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state59;
                end if;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                ap_NS_fsm <= ap_ST_fsm_state92;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                ap_NS_fsm <= ap_ST_fsm_state95;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                ap_NS_fsm <= ap_ST_fsm_state97;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                ap_NS_fsm <= ap_ST_fsm_state99;
            when ap_ST_fsm_state99 => 
                ap_NS_fsm <= ap_ST_fsm_state100;
            when ap_ST_fsm_state100 => 
                ap_NS_fsm <= ap_ST_fsm_state101;
            when ap_ST_fsm_state101 => 
                ap_NS_fsm <= ap_ST_fsm_state102;
            when ap_ST_fsm_state102 => 
                ap_NS_fsm <= ap_ST_fsm_state103;
            when ap_ST_fsm_state103 => 
                ap_NS_fsm <= ap_ST_fsm_state104;
            when ap_ST_fsm_state104 => 
                ap_NS_fsm <= ap_ST_fsm_state105;
            when ap_ST_fsm_state105 => 
                ap_NS_fsm <= ap_ST_fsm_state106;
            when ap_ST_fsm_state106 => 
                ap_NS_fsm <= ap_ST_fsm_state107;
            when ap_ST_fsm_state107 => 
                ap_NS_fsm <= ap_ST_fsm_state108;
            when ap_ST_fsm_state108 => 
                ap_NS_fsm <= ap_ST_fsm_state109;
            when ap_ST_fsm_state109 => 
                ap_NS_fsm <= ap_ST_fsm_state110;
            when ap_ST_fsm_state110 => 
                ap_NS_fsm <= ap_ST_fsm_state111;
            when ap_ST_fsm_state111 => 
                ap_NS_fsm <= ap_ST_fsm_state112;
            when ap_ST_fsm_state112 => 
                ap_NS_fsm <= ap_ST_fsm_state113;
            when ap_ST_fsm_state113 => 
                ap_NS_fsm <= ap_ST_fsm_state114;
            when ap_ST_fsm_state114 => 
                ap_NS_fsm <= ap_ST_fsm_state115;
            when ap_ST_fsm_state115 => 
                ap_NS_fsm <= ap_ST_fsm_state116;
            when ap_ST_fsm_state116 => 
                ap_NS_fsm <= ap_ST_fsm_state117;
            when ap_ST_fsm_state117 => 
                ap_NS_fsm <= ap_ST_fsm_state118;
            when ap_ST_fsm_state118 => 
                ap_NS_fsm <= ap_ST_fsm_state119;
            when ap_ST_fsm_state119 => 
                ap_NS_fsm <= ap_ST_fsm_state120;
            when ap_ST_fsm_state120 => 
                ap_NS_fsm <= ap_ST_fsm_state121;
            when ap_ST_fsm_state121 => 
                ap_NS_fsm <= ap_ST_fsm_state122;
            when ap_ST_fsm_state122 => 
                ap_NS_fsm <= ap_ST_fsm_state123;
            when ap_ST_fsm_state123 => 
                ap_NS_fsm <= ap_ST_fsm_state124;
            when ap_ST_fsm_state124 => 
                ap_NS_fsm <= ap_ST_fsm_state125;
            when ap_ST_fsm_state125 => 
                ap_NS_fsm <= ap_ST_fsm_state126;
            when ap_ST_fsm_state126 => 
                ap_NS_fsm <= ap_ST_fsm_state127;
            when ap_ST_fsm_state127 => 
                ap_NS_fsm <= ap_ST_fsm_state128;
            when ap_ST_fsm_state128 => 
                ap_NS_fsm <= ap_ST_fsm_state129;
            when ap_ST_fsm_state129 => 
                ap_NS_fsm <= ap_ST_fsm_state130;
            when ap_ST_fsm_state130 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state130) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state131;
                else
                    ap_NS_fsm <= ap_ST_fsm_state130;
                end if;
            when ap_ST_fsm_state131 => 
                ap_NS_fsm <= ap_ST_fsm_state132;
            when ap_ST_fsm_state132 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state132) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state133;
                else
                    ap_NS_fsm <= ap_ST_fsm_state132;
                end if;
            when ap_ST_fsm_state133 => 
                ap_NS_fsm <= ap_ST_fsm_state134;
            when ap_ST_fsm_state134 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state134) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state135;
                else
                    ap_NS_fsm <= ap_ST_fsm_state134;
                end if;
            when ap_ST_fsm_state135 => 
                ap_NS_fsm <= ap_ST_fsm_state136;
            when ap_ST_fsm_state136 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state136) and (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state137;
                else
                    ap_NS_fsm <= ap_ST_fsm_state136;
                end if;
            when ap_ST_fsm_state137 => 
                ap_NS_fsm <= ap_ST_fsm_state138;
            when ap_ST_fsm_state138 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state138) and (gmem_out_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state139;
                else
                    ap_NS_fsm <= ap_ST_fsm_state138;
                end if;
            when ap_ST_fsm_state139 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state139) and (gmem_out_WREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state140;
                else
                    ap_NS_fsm <= ap_ST_fsm_state139;
                end if;
            when ap_ST_fsm_state140 => 
                ap_NS_fsm <= ap_ST_fsm_state141;
            when ap_ST_fsm_state141 => 
                ap_NS_fsm <= ap_ST_fsm_state142;
            when ap_ST_fsm_state142 => 
                ap_NS_fsm <= ap_ST_fsm_state143;
            when ap_ST_fsm_state143 => 
                ap_NS_fsm <= ap_ST_fsm_state144;
            when ap_ST_fsm_state144 => 
                if ((not(((icmp_ln146_reg_765 = ap_const_lv1_0) and (gmem_out_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state144))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state144;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln147_1_fu_616_p2 <= std_logic_vector(unsigned(trunc_ln147_fu_606_p1) + unsigned(ap_const_lv14_1));
    add_ln244_fu_652_p2 <= std_logic_vector(unsigned(zext_ln244_fu_648_p1) + unsigned(ddr_out_buffer_read_reg_667));
    and_ln109_fu_591_p2 <= (or_ln109_fu_585_p2 and grp_fu_509_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state111 <= ap_CS_fsm(110);
    ap_CS_fsm_state112 <= ap_CS_fsm(111);
    ap_CS_fsm_state129 <= ap_CS_fsm(128);
    ap_CS_fsm_state130 <= ap_CS_fsm(129);
    ap_CS_fsm_state131 <= ap_CS_fsm(130);
    ap_CS_fsm_state132 <= ap_CS_fsm(131);
    ap_CS_fsm_state133 <= ap_CS_fsm(132);
    ap_CS_fsm_state134 <= ap_CS_fsm(133);
    ap_CS_fsm_state135 <= ap_CS_fsm(134);
    ap_CS_fsm_state136 <= ap_CS_fsm(135);
    ap_CS_fsm_state137 <= ap_CS_fsm(136);
    ap_CS_fsm_state138 <= ap_CS_fsm(137);
    ap_CS_fsm_state139 <= ap_CS_fsm(138);
    ap_CS_fsm_state144 <= ap_CS_fsm(143);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state112 <= ap_NS_fsm(111);
    ap_NS_fsm_state51 <= ap_NS_fsm(50);
    ap_ST_fsm_state100_blk <= ap_const_logic_0;
    ap_ST_fsm_state101_blk <= ap_const_logic_0;
    ap_ST_fsm_state102_blk <= ap_const_logic_0;
    ap_ST_fsm_state103_blk <= ap_const_logic_0;
    ap_ST_fsm_state104_blk <= ap_const_logic_0;
    ap_ST_fsm_state105_blk <= ap_const_logic_0;
    ap_ST_fsm_state106_blk <= ap_const_logic_0;
    ap_ST_fsm_state107_blk <= ap_const_logic_0;
    ap_ST_fsm_state108_blk <= ap_const_logic_0;
    ap_ST_fsm_state109_blk <= ap_const_logic_0;

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state110_blk <= ap_const_logic_0;
    ap_ST_fsm_state111_blk <= ap_const_logic_0;
    ap_ST_fsm_state112_blk <= ap_const_logic_0;
    ap_ST_fsm_state113_blk <= ap_const_logic_0;
    ap_ST_fsm_state114_blk <= ap_const_logic_0;
    ap_ST_fsm_state115_blk <= ap_const_logic_0;
    ap_ST_fsm_state116_blk <= ap_const_logic_0;
    ap_ST_fsm_state117_blk <= ap_const_logic_0;
    ap_ST_fsm_state118_blk <= ap_const_logic_0;
    ap_ST_fsm_state119_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state120_blk <= ap_const_logic_0;
    ap_ST_fsm_state121_blk <= ap_const_logic_0;
    ap_ST_fsm_state122_blk <= ap_const_logic_0;
    ap_ST_fsm_state123_blk <= ap_const_logic_0;
    ap_ST_fsm_state124_blk <= ap_const_logic_0;
    ap_ST_fsm_state125_blk <= ap_const_logic_0;
    ap_ST_fsm_state126_blk <= ap_const_logic_0;
    ap_ST_fsm_state127_blk <= ap_const_logic_0;
    ap_ST_fsm_state128_blk <= ap_const_logic_0;
    ap_ST_fsm_state129_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state130_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state130_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state130_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state131_blk <= ap_const_logic_0;

    ap_ST_fsm_state132_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state132_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state132_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state133_blk <= ap_const_logic_0;

    ap_ST_fsm_state134_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state134_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state134_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state135_blk <= ap_const_logic_0;

    ap_ST_fsm_state136_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state136_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state136_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state137_blk <= ap_const_logic_0;

    ap_ST_fsm_state138_blk_assign_proc : process(gmem_out_AWREADY)
    begin
        if ((gmem_out_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state138_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state138_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state139_blk_assign_proc : process(gmem_out_WREADY)
    begin
        if ((gmem_out_WREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state139_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state139_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state140_blk <= ap_const_logic_0;
    ap_ST_fsm_state141_blk <= ap_const_logic_0;
    ap_ST_fsm_state142_blk <= ap_const_logic_0;
    ap_ST_fsm_state143_blk <= ap_const_logic_0;

    ap_ST_fsm_state144_blk_assign_proc : process(icmp_ln146_reg_765, gmem_out_BVALID)
    begin
        if (((icmp_ln146_reg_765 = ap_const_lv1_0) and (gmem_out_BVALID = ap_const_logic_0))) then 
            ap_ST_fsm_state144_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state144_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(gmem_in_ARREADY)
    begin
        if ((gmem_in_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;

    ap_ST_fsm_state44_blk_assign_proc : process(ap_block_state44_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state44_on_subcall_done)) then 
            ap_ST_fsm_state44_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state44_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;

    ap_ST_fsm_state47_blk_assign_proc : process(ap_block_state47_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state47_on_subcall_done)) then 
            ap_ST_fsm_state47_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state47_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state48_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state48_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state48_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state50_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state50_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state50_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state51_blk <= ap_const_logic_0;

    ap_ST_fsm_state52_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state52_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state52_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;

    ap_ST_fsm_state55_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state55_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state55_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state56_blk <= ap_const_logic_0;

    ap_ST_fsm_state57_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state57_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state57_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state58_blk <= ap_const_logic_0;

    ap_ST_fsm_state59_blk_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_done)
    begin
        if ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state59_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state59_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_fsm_state85_blk <= ap_const_logic_0;
    ap_ST_fsm_state86_blk <= ap_const_logic_0;
    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;
    ap_ST_fsm_state89_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;
    ap_ST_fsm_state91_blk <= ap_const_logic_0;
    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;
    ap_ST_fsm_state94_blk <= ap_const_logic_0;
    ap_ST_fsm_state95_blk <= ap_const_logic_0;
    ap_ST_fsm_state96_blk <= ap_const_logic_0;
    ap_ST_fsm_state97_blk <= ap_const_logic_0;
    ap_ST_fsm_state98_blk <= ap_const_logic_0;
    ap_ST_fsm_state99_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state10_on_subcall_done_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_done = ap_const_logic_0) or (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_done = ap_const_logic_0));
    end process;


    ap_block_state144_assign_proc : process(icmp_ln146_reg_765, gmem_out_BVALID)
    begin
                ap_block_state144 <= ((icmp_ln146_reg_765 = ap_const_lv1_0) and (gmem_out_BVALID = ap_const_logic_0));
    end process;


    ap_block_state44_on_subcall_done_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_done, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_done)
    begin
                ap_block_state44_on_subcall_done <= ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_done = ap_const_logic_0) or (grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_done = ap_const_logic_0));
    end process;


    ap_block_state47_on_subcall_done_assign_proc : process(and_ln109_reg_761, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_done)
    begin
                ap_block_state47_on_subcall_done <= ((grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_done = ap_const_logic_0) and (ap_const_lv1_1 = and_ln109_reg_761));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state144, icmp_ln146_reg_765, gmem_out_BVALID)
    begin
        if ((not(((icmp_ln146_reg_765 = ap_const_lv1_0) and (gmem_out_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_local_block <= ap_const_logic_0;
    ap_local_deadlock <= ap_const_lv1_0;

    ap_ready_assign_proc : process(ap_CS_fsm_state144, icmp_ln146_reg_765, gmem_out_BVALID)
    begin
        if ((not(((icmp_ln146_reg_765 = ap_const_lv1_0) and (gmem_out_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state144))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln109_fu_556_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out;
    bitcast_ln176_1_fu_639_p1 <= xor_ln176_fu_633_p2;
    bitcast_ln176_fu_630_p1 <= phase_offset_rad_reg_785;

    corrected_frame_i_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_address0, ap_CS_fsm_state130, ap_CS_fsm_state132)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            corrected_frame_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            corrected_frame_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_address0;
        else 
            corrected_frame_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    corrected_frame_i_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_ce0, ap_CS_fsm_state130, ap_CS_fsm_state132)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            corrected_frame_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            corrected_frame_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_ce0;
        else 
            corrected_frame_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    corrected_frame_i_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_we0, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            corrected_frame_i_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_i_we0;
        else 
            corrected_frame_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    corrected_frame_q_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_address0, ap_CS_fsm_state130, ap_CS_fsm_state132)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            corrected_frame_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            corrected_frame_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_address0;
        else 
            corrected_frame_q_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    corrected_frame_q_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_ce0, ap_CS_fsm_state130, ap_CS_fsm_state132)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            corrected_frame_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_corrected_frame_q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            corrected_frame_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_ce0;
        else 
            corrected_frame_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    corrected_frame_q_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_we0, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            corrected_frame_q_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_corrected_frame_q_we0;
        else 
            corrected_frame_q_we0 <= ap_const_logic_0;
        end if; 
    end process;


    decoded_bits_0_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_address0, ap_CS_fsm_state134, ap_CS_fsm_state136)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state136)) then 
            decoded_bits_0_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            decoded_bits_0_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_address0;
        else 
            decoded_bits_0_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    decoded_bits_0_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_ce0, ap_CS_fsm_state134, ap_CS_fsm_state136)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state136)) then 
            decoded_bits_0_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            decoded_bits_0_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_ce0;
        else 
            decoded_bits_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decoded_bits_0_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_we0, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            decoded_bits_0_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_0_we0;
        else 
            decoded_bits_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    decoded_bits_1_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_address0, ap_CS_fsm_state134, ap_CS_fsm_state136)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state136)) then 
            decoded_bits_1_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            decoded_bits_1_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_address0;
        else 
            decoded_bits_1_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    decoded_bits_1_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_ce0, ap_CS_fsm_state134, ap_CS_fsm_state136)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state136)) then 
            decoded_bits_1_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_decoded_bits_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            decoded_bits_1_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_ce0;
        else 
            decoded_bits_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    decoded_bits_1_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_we0, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            decoded_bits_1_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_decoded_bits_1_we0;
        else 
            decoded_bits_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_data_i_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_address0, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            frame_data_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            frame_data_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            frame_data_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_address0;
        else 
            frame_data_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    frame_data_i_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_ce0, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            frame_data_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            frame_data_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            frame_data_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_ce0;
        else 
            frame_data_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_data_i_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_we0, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            frame_data_i_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_i_we0;
        else 
            frame_data_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_data_q_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_address0, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            frame_data_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            frame_data_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            frame_data_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_address0;
        else 
            frame_data_q_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    frame_data_q_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_ce0, ap_CS_fsm_state55, ap_CS_fsm_state57, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            frame_data_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_frame_data_q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            frame_data_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_frame_data_q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            frame_data_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_ce0;
        else 
            frame_data_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    frame_data_q_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_we0, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            frame_data_q_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_frame_data_q_we0;
        else 
            frame_data_q_we0 <= ap_const_logic_0;
        end if; 
    end process;

    frame_start_sample_fu_610_p2 <= std_logic_vector(unsigned(peak_idx_2_loc_fu_178) + unsigned(ap_const_lv32_1));

    g_baseband_data_i_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_address0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_address0, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            g_baseband_data_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            g_baseband_data_i_address0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            g_baseband_data_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_address0;
        else 
            g_baseband_data_i_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g_baseband_data_i_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_ce0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_ce0, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            g_baseband_data_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            g_baseband_data_i_ce0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            g_baseband_data_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_ce0;
        else 
            g_baseband_data_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_baseband_data_i_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_we0, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            g_baseband_data_i_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_i_we0;
        else 
            g_baseband_data_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_baseband_data_q_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_address0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_address0, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            g_baseband_data_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            g_baseband_data_q_address0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            g_baseband_data_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_address0;
        else 
            g_baseband_data_q_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g_baseband_data_q_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_ce0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_ce0, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            g_baseband_data_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_g_baseband_data_q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            g_baseband_data_q_ce0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_baseband_data_q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            g_baseband_data_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_ce0;
        else 
            g_baseband_data_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_baseband_data_q_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_we0, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            g_baseband_data_q_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_baseband_data_q_we0;
        else 
            g_baseband_data_q_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_i_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_address0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_address0, ap_CS_fsm_state44, ap_CS_fsm_state52)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            g_matched_filter_template_i_address0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_matched_filter_template_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_address0;
        else 
            g_matched_filter_template_i_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    g_matched_filter_template_i_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_ce0, ap_CS_fsm_state44, ap_CS_fsm_state52)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            g_matched_filter_template_i_ce0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_matched_filter_template_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce0;
        else 
            g_matched_filter_template_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_i_ce1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce1, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_matched_filter_template_i_ce1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_ce1;
        else 
            g_matched_filter_template_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_i_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we0, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_matched_filter_template_i_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we0;
        else 
            g_matched_filter_template_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_i_we1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we1, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_matched_filter_template_i_we1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_i_we1;
        else 
            g_matched_filter_template_i_we1 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_q_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_address0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_address0, ap_CS_fsm_state44, ap_CS_fsm_state52)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            g_matched_filter_template_q_address0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_matched_filter_template_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_address0;
        else 
            g_matched_filter_template_q_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    g_matched_filter_template_q_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_ce0, ap_CS_fsm_state44, ap_CS_fsm_state52)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            g_matched_filter_template_q_ce0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_g_matched_filter_template_q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_matched_filter_template_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce0;
        else 
            g_matched_filter_template_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_q_ce1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce1, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_matched_filter_template_q_ce1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_ce1;
        else 
            g_matched_filter_template_q_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_q_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we0, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_matched_filter_template_q_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we0;
        else 
            g_matched_filter_template_q_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_matched_filter_template_q_we1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we1, ap_CS_fsm_state44)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_matched_filter_template_q_we1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_matched_filter_template_q_we1;
        else 
            g_matched_filter_template_q_we1 <= ap_const_logic_0;
        end if; 
    end process;


    g_preamble_syms_ideal_i_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_address0, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_preamble_syms_ideal_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_preamble_syms_ideal_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_preamble_syms_ideal_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_address0;
        else 
            g_preamble_syms_ideal_i_address0 <= "XXXXXX";
        end if; 
    end process;


    g_preamble_syms_ideal_i_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_ce0, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_preamble_syms_ideal_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_preamble_syms_ideal_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_preamble_syms_ideal_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_ce0;
        else 
            g_preamble_syms_ideal_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_preamble_syms_ideal_i_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_preamble_syms_ideal_i_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_i_we0;
        else 
            g_preamble_syms_ideal_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_preamble_syms_ideal_q_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_address0, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_preamble_syms_ideal_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_preamble_syms_ideal_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_preamble_syms_ideal_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_address0;
        else 
            g_preamble_syms_ideal_q_address0 <= "XXXXXX";
        end if; 
    end process;


    g_preamble_syms_ideal_q_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_ce0, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            g_preamble_syms_ideal_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_g_preamble_syms_ideal_q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_preamble_syms_ideal_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_g_preamble_syms_ideal_q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_preamble_syms_ideal_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_ce0;
        else 
            g_preamble_syms_ideal_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_preamble_syms_ideal_q_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_preamble_syms_ideal_q_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_g_preamble_syms_ideal_q_we0;
        else 
            g_preamble_syms_ideal_q_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_i_address0_assign_proc : process(and_ln109_reg_761, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_address0, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            g_rx_samples_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_lv1_1 = and_ln109_reg_761))) then 
            g_rx_samples_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_rx_samples_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_rx_samples_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_address0;
        else 
            g_rx_samples_i_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g_rx_samples_i_address1_assign_proc : process(and_ln109_reg_761, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address1, ap_CS_fsm_state44, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_lv1_1 = and_ln109_reg_761))) then 
            g_rx_samples_i_address1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_rx_samples_i_address1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_address1;
        else 
            g_rx_samples_i_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g_rx_samples_i_ce0_assign_proc : process(and_ln109_reg_761, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_ce0, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            g_rx_samples_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_i_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_lv1_1 = and_ln109_reg_761))) then 
            g_rx_samples_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_rx_samples_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_rx_samples_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_ce0;
        else 
            g_rx_samples_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_i_ce1_assign_proc : process(and_ln109_reg_761, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce1, ap_CS_fsm_state44, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_lv1_1 = and_ln109_reg_761))) then 
            g_rx_samples_i_ce1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_rx_samples_i_ce1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_ce1;
        else 
            g_rx_samples_i_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_i_d0_assign_proc : process(and_ln109_reg_761, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_d0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_d0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_d0, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_lv1_1 = and_ln109_reg_761))) then 
            g_rx_samples_i_d0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_rx_samples_i_d0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_rx_samples_i_d0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_d0;
        else 
            g_rx_samples_i_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    g_rx_samples_i_we0_assign_proc : process(and_ln109_reg_761, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_we0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_we0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_we0, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_lv1_1 = and_ln109_reg_761))) then 
            g_rx_samples_i_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_i_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_rx_samples_i_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_i_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_rx_samples_i_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_i_we0;
        else 
            g_rx_samples_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_q_address0_assign_proc : process(and_ln109_reg_761, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_address0, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            g_rx_samples_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_lv1_1 = and_ln109_reg_761))) then 
            g_rx_samples_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_rx_samples_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_rx_samples_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_address0;
        else 
            g_rx_samples_q_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g_rx_samples_q_address1_assign_proc : process(and_ln109_reg_761, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address1, ap_CS_fsm_state44, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_lv1_1 = and_ln109_reg_761))) then 
            g_rx_samples_q_address1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_rx_samples_q_address1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_address1;
        else 
            g_rx_samples_q_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g_rx_samples_q_ce0_assign_proc : process(and_ln109_reg_761, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_ce0, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state47, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            g_rx_samples_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_g_rx_samples_q_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_lv1_1 = and_ln109_reg_761))) then 
            g_rx_samples_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_rx_samples_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_rx_samples_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_ce0;
        else 
            g_rx_samples_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_q_ce1_assign_proc : process(and_ln109_reg_761, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce1, ap_CS_fsm_state44, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_lv1_1 = and_ln109_reg_761))) then 
            g_rx_samples_q_ce1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_rx_samples_q_ce1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_ce1;
        else 
            g_rx_samples_q_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    g_rx_samples_q_d0_assign_proc : process(and_ln109_reg_761, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_d0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_d0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_d0, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_lv1_1 = and_ln109_reg_761))) then 
            g_rx_samples_q_d0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_rx_samples_q_d0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_rx_samples_q_d0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_d0;
        else 
            g_rx_samples_q_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    g_rx_samples_q_we0_assign_proc : process(and_ln109_reg_761, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_we0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_we0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_we0, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state47)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state47) and (ap_const_lv1_1 = and_ln109_reg_761))) then 
            g_rx_samples_q_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_g_rx_samples_q_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            g_rx_samples_q_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_g_rx_samples_q_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g_rx_samples_q_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_g_rx_samples_q_we0;
        else 
            g_rx_samples_q_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gmem_in_ARADDR_assign_proc : process(ap_CS_fsm_state2, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARADDR, gmem_in_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10, sext_ln81_fu_534_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem_in_ARREADY = ap_const_logic_1))) then 
            gmem_in_ARADDR <= sext_ln81_fu_534_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_in_ARADDR <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARADDR;
        else 
            gmem_in_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_in_ARBURST_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARBURST, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_in_ARBURST <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARBURST;
        else 
            gmem_in_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_in_ARCACHE_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARCACHE, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_in_ARCACHE <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARCACHE;
        else 
            gmem_in_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_in_ARID_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARID, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_in_ARID <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARID;
        else 
            gmem_in_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_in_ARLEN_assign_proc : process(ap_CS_fsm_state2, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLEN, gmem_in_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem_in_ARREADY = ap_const_logic_1))) then 
            gmem_in_ARLEN <= ap_const_lv32_2004;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_in_ARLEN <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLEN;
        else 
            gmem_in_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_in_ARLOCK_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLOCK, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_in_ARLOCK <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARLOCK;
        else 
            gmem_in_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_in_ARPROT_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARPROT, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_in_ARPROT <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARPROT;
        else 
            gmem_in_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_in_ARQOS_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARQOS, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_in_ARQOS <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARQOS;
        else 
            gmem_in_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_in_ARREGION_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARREGION, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_in_ARREGION <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARREGION;
        else 
            gmem_in_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_in_ARSIZE_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARSIZE, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_in_ARSIZE <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARSIZE;
        else 
            gmem_in_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_in_ARUSER_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARUSER, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_in_ARUSER <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARUSER;
        else 
            gmem_in_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_in_ARVALID_assign_proc : process(ap_CS_fsm_state2, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARVALID, gmem_in_ARREADY, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem_in_ARREADY = ap_const_logic_1))) then 
            gmem_in_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_in_ARVALID <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_ARVALID;
        else 
            gmem_in_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_in_RREADY_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_RREADY, ap_CS_fsm_state9, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            gmem_in_RREADY <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_m_axi_gmem_in_RREADY;
        else 
            gmem_in_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_in_blk_n_AR_assign_proc : process(m_axi_gmem_in_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem_in_blk_n_AR <= m_axi_gmem_in_ARREADY;
        else 
            gmem_in_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_out_AWADDR_assign_proc : process(ap_CS_fsm_state138, gmem_out_addr_reg_800, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWADDR, gmem_out_AWREADY, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state138) and (gmem_out_AWREADY = ap_const_logic_1))) then 
            gmem_out_AWADDR <= gmem_out_addr_reg_800;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_AWADDR <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWADDR;
        else 
            gmem_out_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_out_AWBURST_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWBURST, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_AWBURST <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWBURST;
        else 
            gmem_out_AWBURST <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_out_AWCACHE_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWCACHE, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_AWCACHE <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWCACHE;
        else 
            gmem_out_AWCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_out_AWID_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWID, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_AWID <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWID;
        else 
            gmem_out_AWID <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_out_AWLEN_assign_proc : process(ap_CS_fsm_state138, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLEN, gmem_out_AWREADY, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state138) and (gmem_out_AWREADY = ap_const_logic_1))) then 
            gmem_out_AWLEN <= ap_const_lv32_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_AWLEN <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLEN;
        else 
            gmem_out_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem_out_AWLOCK_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLOCK, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_AWLOCK <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWLOCK;
        else 
            gmem_out_AWLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    gmem_out_AWPROT_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWPROT, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_AWPROT <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWPROT;
        else 
            gmem_out_AWPROT <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_out_AWQOS_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWQOS, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_AWQOS <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWQOS;
        else 
            gmem_out_AWQOS <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_out_AWREGION_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWREGION, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_AWREGION <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWREGION;
        else 
            gmem_out_AWREGION <= ap_const_lv4_0;
        end if; 
    end process;


    gmem_out_AWSIZE_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWSIZE, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_AWSIZE <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWSIZE;
        else 
            gmem_out_AWSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    gmem_out_AWUSER_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWUSER, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_AWUSER <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWUSER;
        else 
            gmem_out_AWUSER <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_out_AWVALID_assign_proc : process(ap_CS_fsm_state138, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWVALID, gmem_out_AWREADY, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state138) and (gmem_out_AWREADY = ap_const_logic_1))) then 
            gmem_out_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_AWVALID <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_AWVALID;
        else 
            gmem_out_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_out_BREADY_assign_proc : process(ap_CS_fsm_state144, icmp_ln146_reg_765, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_BREADY, gmem_out_BVALID, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if ((not(((icmp_ln146_reg_765 = ap_const_lv1_0) and (gmem_out_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state144) and (icmp_ln146_reg_765 = ap_const_lv1_0))) then 
            gmem_out_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_BREADY <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_BREADY;
        else 
            gmem_out_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem_out_WDATA_assign_proc : process(ap_CS_fsm_state139, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WDATA, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            gmem_out_WDATA <= ap_const_lv8_0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_WDATA <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WDATA;
        else 
            gmem_out_WDATA <= "XXXXXXXX";
        end if; 
    end process;


    gmem_out_WID_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WID, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_WID <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WID;
        else 
            gmem_out_WID <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_out_WLAST_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WLAST, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_WLAST <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WLAST;
        else 
            gmem_out_WLAST <= ap_const_logic_0;
        end if; 
    end process;


    gmem_out_WSTRB_assign_proc : process(ap_CS_fsm_state139, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WSTRB, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            gmem_out_WSTRB <= ap_const_lv1_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_WSTRB <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WSTRB;
        else 
            gmem_out_WSTRB <= "X";
        end if; 
    end process;


    gmem_out_WUSER_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WUSER, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_WUSER <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WUSER;
        else 
            gmem_out_WUSER <= ap_const_lv1_0;
        end if; 
    end process;


    gmem_out_WVALID_assign_proc : process(ap_CS_fsm_state139, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WVALID, gmem_out_WREADY, ap_CS_fsm_state135, ap_CS_fsm_state136)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state139) and (gmem_out_WREADY = ap_const_logic_1))) then 
            gmem_out_WVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state136) or (ap_const_logic_1 = ap_CS_fsm_state135))) then 
            gmem_out_WVALID <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_m_axi_gmem_out_WVALID;
        else 
            gmem_out_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem_out_blk_n_AW_assign_proc : process(m_axi_gmem_out_AWREADY, ap_CS_fsm_state138)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state138)) then 
            gmem_out_blk_n_AW <= m_axi_gmem_out_AWREADY;
        else 
            gmem_out_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_out_blk_n_B_assign_proc : process(m_axi_gmem_out_BVALID, ap_CS_fsm_state144, icmp_ln146_reg_765)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state144) and (icmp_ln146_reg_765 = ap_const_lv1_0))) then 
            gmem_out_blk_n_B <= m_axi_gmem_out_BVALID;
        else 
            gmem_out_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_out_blk_n_W_assign_proc : process(m_axi_gmem_out_WREADY, ap_CS_fsm_state139)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            gmem_out_blk_n_W <= m_axi_gmem_out_WREADY;
        else 
            gmem_out_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_atan2_cordic_float_s_fu_422_x_in_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_i_1_out, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din2, ap_CS_fsm_state60, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_atan2_cordic_float_s_fu_422_x_in <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            grp_atan2_cordic_float_s_fu_422_x_in <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_i_1_out;
        else 
            grp_atan2_cordic_float_s_fu_422_x_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_atan2_cordic_float_s_fu_422_y_in_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_q_1_out, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din1, ap_CS_fsm_state60, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_atan2_cordic_float_s_fu_422_y_in <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_atan2_cordic_float_s_fu_422_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            grp_atan2_cordic_float_s_fu_422_y_in <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_phase_sum_q_1_out;
        else 
            grp_atan2_cordic_float_s_fu_422_y_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_509_ce_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_ce, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_ce, ap_CS_fsm_state44, ap_CS_fsm_state52, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_509_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_509_ce <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_509_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_ce;
        else 
            grp_fu_509_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_509_opcode_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_opcode, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_opcode, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_opcode, ap_CS_fsm_state44, ap_CS_fsm_state52, ap_CS_fsm_state134, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_509_opcode <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_509_opcode <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_509_opcode <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_509_opcode <= ap_const_lv5_2;
        else 
            grp_fu_509_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_509_p0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din0, ap_CS_fsm_state44, ap_CS_fsm_state52, ap_CS_fsm_state134, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_509_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_509_p0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_509_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_509_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_max_abs_out;
        else 
            grp_fu_509_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_509_p1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din1, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din1, ap_CS_fsm_state44, ap_CS_fsm_state52, ap_CS_fsm_state134, ap_CS_fsm_state45)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_509_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_509_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_509_p1 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_509_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_509_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_509_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            grp_fu_509_p1 <= ap_const_lv32_0;
        else 
            grp_fu_509_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_806_ce_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_ce, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_ce, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state59, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_806_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_fu_806_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_806_ce <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_806_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_806_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_806_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_806_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_ce;
        else 
            grp_fu_806_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_806_p0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din0, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state59, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_806_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_fu_806_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_806_p0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_806_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_806_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_806_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_806_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din0;
        else 
            grp_fu_806_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_806_p1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din1, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din1, ap_CS_fsm_state10, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state59, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_806_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_806_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_fu_806_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_806_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_806_p1 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_806_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_806_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_806_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_806_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_806_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_806_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_806_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_806_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_806_p_din1;
        else 
            grp_fu_806_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_810_ce_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_ce, ap_CS_fsm_state10, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_810_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_810_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_ce;
        else 
            grp_fu_810_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_810_p0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din0, ap_CS_fsm_state10, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_810_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_810_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din0;
        else 
            grp_fu_810_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_810_p1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din1, ap_CS_fsm_state10, ap_CS_fsm_state47)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state47)) then 
            grp_fu_810_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_grp_fu_810_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_fu_810_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_fu_810_p_din1;
        else 
            grp_fu_810_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_814_ce_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_ce, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_ce, ap_CS_fsm_state44, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state59, ap_CS_fsm_state130, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_814_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_814_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_fu_814_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_814_ce <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_814_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_814_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_ce;
        else 
            grp_fu_814_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_814_opcode_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_opcode, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_opcode, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_opcode, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_opcode, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_opcode, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_opcode, ap_CS_fsm_state44, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state59, ap_CS_fsm_state130, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_814_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_814_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_fu_814_opcode <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_814_opcode <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_814_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_814_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_opcode),2));
        else 
            grp_fu_814_opcode <= "XX";
        end if; 
    end process;


    grp_fu_814_p0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din0, ap_CS_fsm_state44, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state59, ap_CS_fsm_state130, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_814_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_814_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_fu_814_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_814_p0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_814_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_814_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din0;
        else 
            grp_fu_814_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_814_p1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din1, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din1, ap_CS_fsm_state44, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state59, ap_CS_fsm_state130, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_814_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_814_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_814_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_814_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_fu_814_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_grp_fu_814_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_814_p1 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_814_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_814_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_814_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_814_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_814_p_din1;
        else 
            grp_fu_814_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_818_ce_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_ce, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_ce, ap_CS_fsm_state44, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state130, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_818_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_818_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_818_ce <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_818_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_818_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_ce;
        else 
            grp_fu_818_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_818_opcode_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_opcode, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_opcode, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_opcode, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_opcode, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_opcode, ap_CS_fsm_state44, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state130, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_818_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_818_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_818_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_818_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_818_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_opcode),2));
        else 
            grp_fu_818_opcode <= "XX";
        end if; 
    end process;


    grp_fu_818_p0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din0, ap_CS_fsm_state44, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state130, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_818_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_818_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_818_p0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_818_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_818_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din0;
        else 
            grp_fu_818_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_818_p1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din1, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din1, ap_CS_fsm_state44, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state130, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_818_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_818_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_818_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_818_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_818_p1 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_818_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_818_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_818_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_818_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_818_p_din1;
        else 
            grp_fu_818_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_822_ce_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_ce, ap_CS_fsm_state44, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_822_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_822_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_ce;
        else 
            grp_fu_822_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_822_p0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din0, ap_CS_fsm_state44, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_822_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_822_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din0;
        else 
            grp_fu_822_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_822_p1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din1, ap_CS_fsm_state44, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            grp_fu_822_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_grp_fu_822_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_822_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_822_p_din1;
        else 
            grp_fu_822_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_826_ce_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_ce, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_ce, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_826_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_826_ce <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_826_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_826_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_826_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_ce;
        else 
            grp_fu_826_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_826_p0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din0, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_826_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_826_p0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_826_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_826_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_826_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din0;
        else 
            grp_fu_826_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_826_p1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din1, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din1, ap_CS_fsm_state44, ap_CS_fsm_state48, ap_CS_fsm_state50, ap_CS_fsm_state52, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_826_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_826_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_826_p1 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_826_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_826_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_826_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_fu_826_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_fu_826_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_826_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_826_p_din1;
        else 
            grp_fu_826_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_830_ce_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_ce, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_ce, ap_CS_fsm_state44, ap_CS_fsm_state52)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_830_ce <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_830_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_ce;
        else 
            grp_fu_830_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_830_p0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din0, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din0, ap_CS_fsm_state44, ap_CS_fsm_state52)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_830_p0 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_830_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din0;
        else 
            grp_fu_830_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_830_p1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din1, grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din1, ap_CS_fsm_state44, ap_CS_fsm_state52)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_830_p1 <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_grp_fu_830_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            grp_fu_830_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_grp_fu_830_p_din1;
        else 
            grp_fu_830_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_834_ce_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_ce, ap_CS_fsm_state50, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_834_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_834_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_ce;
        else 
            grp_fu_834_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_834_p0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din0, ap_CS_fsm_state50, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_834_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_834_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din0;
        else 
            grp_fu_834_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_834_p1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din1, ap_CS_fsm_state50, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_834_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_834_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_834_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_834_p_din1;
        else 
            grp_fu_834_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_838_ce_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_ce, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_ce, ap_CS_fsm_state50, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_838_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_838_ce <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_ce;
        else 
            grp_fu_838_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_838_p0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din0, ap_CS_fsm_state50, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_838_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_838_p0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din0;
        else 
            grp_fu_838_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_838_p1_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din1, ap_CS_fsm_state50, ap_CS_fsm_state130)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            grp_fu_838_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_grp_fu_838_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            grp_fu_838_p1 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_grp_fu_838_p_din1;
        else 
            grp_fu_838_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_102_5_fu_329_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_110_6_fu_340_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_151_9_fu_390_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_180_12_fu_458_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_229_16_fu_491_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_71_2_fu_317_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_81_4_fu_304_ap_start_reg;
    grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start <= grp_qpsk_hls_top_Pipeline_XCORR_LOOP_DOT_PROD_LOOP_fu_377_ap_start_reg;

    grp_sin_or_cos_float_s_fu_428_ap_start_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_start, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_start, ap_CS_fsm_state10, ap_CS_fsm_state48, grp_sin_or_cos_float_s_fu_428_ap_start_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_sin_or_cos_float_s_fu_428_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_start;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_sin_or_cos_float_s_fu_428_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_start;
        else 
            grp_sin_or_cos_float_s_fu_428_ap_start <= grp_sin_or_cos_float_s_fu_428_ap_start_reg;
        end if; 
    end process;


    grp_sin_or_cos_float_s_fu_428_do_cos_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din2, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din2, ap_CS_fsm_state10, ap_CS_fsm_state48, ap_CS_fsm_state112)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_sin_or_cos_float_s_fu_428_do_cos <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_sin_or_cos_float_s_fu_428_do_cos <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state112)) then 
            grp_sin_or_cos_float_s_fu_428_do_cos <= ap_const_lv1_1;
        else 
            grp_sin_or_cos_float_s_fu_428_do_cos <= "X";
        end if; 
    end process;


    grp_sin_or_cos_float_s_fu_428_t_in_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din1, ap_CS_fsm_state10, ap_CS_fsm_state48, bitcast_ln176_1_fu_639_p1, ap_CS_fsm_state112)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_sin_or_cos_float_s_fu_428_t_in <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_428_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_sin_or_cos_float_s_fu_428_t_in <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_428_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state112)) then 
            grp_sin_or_cos_float_s_fu_428_t_in <= bitcast_ln176_1_fu_639_p1;
        else 
            grp_sin_or_cos_float_s_fu_428_t_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_sin_or_cos_float_s_fu_443_ap_start_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_start, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_start, ap_CS_fsm_state10, ap_CS_fsm_state48, grp_sin_or_cos_float_s_fu_443_ap_start_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_sin_or_cos_float_s_fu_443_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_start;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_sin_or_cos_float_s_fu_443_ap_start <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_start;
        else 
            grp_sin_or_cos_float_s_fu_443_ap_start <= grp_sin_or_cos_float_s_fu_443_ap_start_reg;
        end if; 
    end process;


    grp_sin_or_cos_float_s_fu_443_do_cos_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din2, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din2, ap_CS_fsm_state10, ap_CS_fsm_state48, ap_CS_fsm_state112)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_sin_or_cos_float_s_fu_443_do_cos <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_sin_or_cos_float_s_fu_443_do_cos <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state112)) then 
            grp_sin_or_cos_float_s_fu_443_do_cos <= ap_const_lv1_0;
        else 
            grp_sin_or_cos_float_s_fu_443_do_cos <= "X";
        end if; 
    end process;


    grp_sin_or_cos_float_s_fu_443_t_in_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din1, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din1, ap_CS_fsm_state10, ap_CS_fsm_state48, bitcast_ln176_1_fu_639_p1, ap_CS_fsm_state112)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            grp_sin_or_cos_float_s_fu_443_t_in <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_grp_sin_or_cos_float_s_fu_443_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_sin_or_cos_float_s_fu_443_t_in <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_65_1_fu_286_grp_sin_or_cos_float_s_fu_443_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state112)) then 
            grp_sin_or_cos_float_s_fu_443_t_in <= bitcast_ln176_1_fu_639_p1;
        else 
            grp_sin_or_cos_float_s_fu_443_t_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln109_1_fu_579_p2 <= "1" when (trunc_ln109_fu_569_p1 = ap_const_lv23_0) else "0";
    icmp_ln109_fu_573_p2 <= "0" when (tmp_8_fu_559_p4 = ap_const_lv8_FF) else "1";
    icmp_ln146_fu_600_p2 <= "1" when (peak_idx_2_loc_fu_178 = ap_const_lv32_FFFFFFFF) else "0";

    lo_lut_i_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_address0, ap_CS_fsm_state48, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            lo_lut_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            lo_lut_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_address0;
        else 
            lo_lut_i_address0 <= "XXX";
        end if; 
    end process;


    lo_lut_i_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_ce0, ap_CS_fsm_state48, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            lo_lut_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            lo_lut_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_ce0;
        else 
            lo_lut_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lo_lut_i_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_we0, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            lo_lut_i_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_i_we0;
        else 
            lo_lut_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    lo_lut_q_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_address0, ap_CS_fsm_state48, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            lo_lut_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            lo_lut_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_address0;
        else 
            lo_lut_q_address0 <= "XXX";
        end if; 
    end process;


    lo_lut_q_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_ce0, ap_CS_fsm_state48, ap_CS_fsm_state50)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            lo_lut_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_123_8_fu_363_lo_lut_q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            lo_lut_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_ce0;
        else 
            lo_lut_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    lo_lut_q_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_we0, ap_CS_fsm_state48)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            lo_lut_q_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_118_7_fu_349_lo_lut_q_we0;
        else 
            lo_lut_q_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln109_fu_585_p2 <= (icmp_ln109_fu_573_p2 or icmp_ln109_1_fu_579_p2);

    out_ser_preamble_assign_proc : process(ap_CS_fsm_state139, icmp_ln146_fu_600_p2, ap_CS_fsm_state53, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_preamble_errors_out)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state139)) then 
            out_ser_preamble <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_preamble_errors_out;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state53) and (icmp_ln146_fu_600_p2 = ap_const_lv1_1))) then 
            out_ser_preamble <= ap_const_lv32_FFFFFFFF;
        else 
            out_ser_preamble <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    out_ser_preamble_ap_vld_assign_proc : process(ap_CS_fsm_state139, icmp_ln146_fu_600_p2, ap_CS_fsm_state53, gmem_out_WREADY)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state53) and (icmp_ln146_fu_600_p2 = ap_const_lv1_1)) or ((ap_const_logic_1 = ap_CS_fsm_state139) and (gmem_out_WREADY = ap_const_logic_1)))) then 
            out_ser_preamble_ap_vld <= ap_const_logic_1;
        else 
            out_ser_preamble_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    rx_preamble_syms_i_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_address0, ap_CS_fsm_state57, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            rx_preamble_syms_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            rx_preamble_syms_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_address0;
        else 
            rx_preamble_syms_i_address0 <= "XXXXXX";
        end if; 
    end process;


    rx_preamble_syms_i_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_ce0, ap_CS_fsm_state57, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            rx_preamble_syms_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            rx_preamble_syms_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_ce0;
        else 
            rx_preamble_syms_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_preamble_syms_i_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_we0, ap_CS_fsm_state57)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            rx_preamble_syms_i_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_i_we0;
        else 
            rx_preamble_syms_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_preamble_syms_q_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_address0, ap_CS_fsm_state57, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            rx_preamble_syms_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            rx_preamble_syms_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_address0;
        else 
            rx_preamble_syms_q_address0 <= "XXXXXX";
        end if; 
    end process;


    rx_preamble_syms_q_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_ce0, ap_CS_fsm_state57, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            rx_preamble_syms_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_169_11_fu_410_rx_preamble_syms_q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            rx_preamble_syms_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_ce0;
        else 
            rx_preamble_syms_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_preamble_syms_q_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_we0, ap_CS_fsm_state57)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            rx_preamble_syms_q_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_164_10_fu_402_rx_preamble_syms_q_we0;
        else 
            rx_preamble_syms_q_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_syms_i_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_address0, ap_CS_fsm_state132, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            rx_syms_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            rx_syms_i_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_address0;
        else 
            rx_syms_i_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rx_syms_i_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_ce0, ap_CS_fsm_state132, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            rx_syms_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_i_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            rx_syms_i_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_ce0;
        else 
            rx_syms_i_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_syms_i_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_we0, ap_CS_fsm_state132)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            rx_syms_i_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_i_we0;
        else 
            rx_syms_i_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_syms_q_address0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_address0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_address0, ap_CS_fsm_state132, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            rx_syms_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            rx_syms_q_address0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_address0;
        else 
            rx_syms_q_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    rx_syms_q_ce0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_ce0, grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_ce0, ap_CS_fsm_state132, ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            rx_syms_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_193_14_fu_478_rx_syms_q_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            rx_syms_q_ce0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_ce0;
        else 
            rx_syms_q_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rx_syms_q_we0_assign_proc : process(grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_we0, ap_CS_fsm_state132)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            rx_syms_q_we0 <= grp_qpsk_hls_top_Pipeline_VITIS_LOOP_186_13_fu_470_rx_syms_q_we0;
        else 
            rx_syms_q_we0 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln81_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_721),64));

    tmp_8_fu_559_p4 <= bitcast_ln109_fu_556_p1(30 downto 23);
    trunc_ln109_fu_569_p1 <= bitcast_ln109_fu_556_p1(23 - 1 downto 0);
    trunc_ln147_fu_606_p1 <= peak_idx_2_loc_fu_178(14 - 1 downto 0);
    xor_ln176_fu_633_p2 <= (bitcast_ln176_fu_630_p1 xor ap_const_lv32_80000000);
    zext_ln244_fu_648_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ascii_idx_loc_fu_162),64));
end behav;
