Warning: Design 'WM32bit' has '18' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : WM32bit
Version: U-2022.12-SP7
Date   : Sun Dec 24 14:43:14 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: in1[31] (input port clocked by vsysclk)
  Endpoint: result[33] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WM32bit            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in1[31] (in)                             0.00       0.20 r
  U217/Q (XNOR2X2)                         0.30       0.50 f
  U46/Q (AO22X1)                           0.34       0.84 f
  result[33] (out)                         0.20       1.04 f
  data arrival time                                   1.04

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         1.54


  Startpoint: in1[31] (input port clocked by vsysclk)
  Endpoint: result[32] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WM32bit            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in1[31] (in)                             0.00       0.20 r
  U217/Q (XNOR2X2)                         0.30       0.50 f
  U47/Q (AO22X1)                           0.34       0.84 f
  result[32] (out)                         0.20       1.04 f
  data arrival time                                   1.04

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         1.54


  Startpoint: in1[31] (input port clocked by vsysclk)
  Endpoint: result[31] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WM32bit            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in1[31] (in)                             0.00       0.20 r
  U217/Q (XNOR2X2)                         0.30       0.50 f
  U48/Q (AO22X1)                           0.34       0.84 f
  result[31] (out)                         0.20       1.04 f
  data arrival time                                   1.04

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         1.54


  Startpoint: in1[31] (input port clocked by vsysclk)
  Endpoint: result[28] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WM32bit            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in1[31] (in)                             0.00       0.20 r
  U217/Q (XNOR2X2)                         0.30       0.50 f
  U52/Q (AO22X1)                           0.34       0.84 f
  result[28] (out)                         0.20       1.04 f
  data arrival time                                   1.04

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         1.54


  Startpoint: in1[31] (input port clocked by vsysclk)
  Endpoint: result[25] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WM32bit            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in1[31] (in)                             0.00       0.20 r
  U217/Q (XNOR2X2)                         0.30       0.50 f
  U55/Q (AO22X1)                           0.34       0.84 f
  result[25] (out)                         0.20       1.04 f
  data arrival time                                   1.04

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         1.54


  Startpoint: in1[31] (input port clocked by vsysclk)
  Endpoint: result[21] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WM32bit            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in1[31] (in)                             0.00       0.20 r
  U217/Q (XNOR2X2)                         0.30       0.50 f
  U59/Q (AO22X1)                           0.34       0.84 f
  result[21] (out)                         0.20       1.04 f
  data arrival time                                   1.04

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         1.54


  Startpoint: in1[31] (input port clocked by vsysclk)
  Endpoint: result[16] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WM32bit            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in1[31] (in)                             0.00       0.20 r
  U217/Q (XNOR2X2)                         0.30       0.50 f
  U65/Q (AO22X1)                           0.34       0.84 f
  result[16] (out)                         0.20       1.04 f
  data arrival time                                   1.04

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         1.54


  Startpoint: in1[31] (input port clocked by vsysclk)
  Endpoint: result[13] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WM32bit            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in1[31] (in)                             0.00       0.20 r
  U217/Q (XNOR2X2)                         0.30       0.50 f
  U68/Q (AO22X1)                           0.34       0.84 f
  result[13] (out)                         0.20       1.04 f
  data arrival time                                   1.04

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         1.54


  Startpoint: in1[31] (input port clocked by vsysclk)
  Endpoint: result[4] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WM32bit            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in1[31] (in)                             0.00       0.20 r
  U217/Q (XNOR2X2)                         0.30       0.50 f
  U28/Q (AO22X1)                           0.34       0.84 f
  result[4] (out)                          0.20       1.04 f
  data arrival time                                   1.04

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         1.54


  Startpoint: in1[31] (input port clocked by vsysclk)
  Endpoint: result[3] (output port clocked by vsysclk)
  Path Group: vsysclk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WM32bit            35000                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.20       0.20 r
  in1[31] (in)                             0.00       0.20 r
  U217/Q (XNOR2X2)                         0.30       0.50 f
  U39/Q (AO22X1)                           0.34       0.84 f
  result[3] (out)                          0.20       1.04 f
  data arrival time                                   1.04

  clock vsysclk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (MET)                                         1.54


1
