{
    "versionMajor": "1",
    "versionMinor": "0",
    "usesPR": "false",
    "platformState": "pre_synth",
    "topModuleName": "vmk180_thin_wrapper",
    "acceleratorBinaryFormat": "xclbin2",
    "acceleratorBinaryContent": "pdi",
    "validAcceleratorBinaryContentValues": "dcp,pdi",
    "dcpFunctionStripped": "false",
    "dcpEncrypted": "false",
    "defaultOutputType": "sd_card",
    "designIntent": {
        "dataCenter": {
            "value": "false",
            "explicit": "true"
        },
        "embedded": {
            "value": "true",
            "explicit": "true"
        },
        "externalHost": {
            "value": "false",
            "explicit": "true"
        },
        "serverManaged": {
            "value": "false",
            "explicit": "true"
        }
    },
    "board": {
        "name": "xilinx.com:vmk180:3.1",
        "vendor": "xilinx.com",
        "part": "xcvm1802-vsva2197-2MP-e-S",
        "boardPart": "xilinx.com:vmk180:part0:3.1",
        "imageFileHdpi": "vmk180_image.jpg"
    },
    "devices": [
        {
            "name": "fpga0",
            "type": "8",
            "fpgaPart": "versal:xcvm1802:vsva2197:-2MP:e:S",
            "part": {
                "name": "xcvm1802-vsva2197-2MP-e-S",
                "architecture": "versal",
                "device": "xcvm1802",
                "package": "vsva2197",
                "speedGrade": "-2MP",
                "tempGrade": "e",
                "revision": "S"
            },
            "numSLRs": "1",
            "core": {
                "name": "OCL_REGION_0",
                "type": "clc_region",
                "drBDName": "vmk180_thin.bd",
                "numComputeUnits": "60"
            }
        }
    ],
    "files": [
        {
            "name": "vmk180_thin_presynth.pdi",
            "type": "PDI"
        },
        {
            "name": "vmk180_thin_presynth.bif",
            "type": "BIF"
        },
        {
            "name": "plm.elf",
            "type": "PLM_ELF"
        },
        {
            "name": "bd_4ac6_pspmc_0_0_pmc_data.cdo",
            "type": "PMC_CDO"
        },
        {
            "name": "vmk180_thin.hpfm",
            "type": "HPFM"
        },
        {
            "name": "prj\/rebuild.tcl",
            "type": "REBUILD_TCL"
        },
        {
            "name": "prj\/vmk180_thin.srcs\/sources_1\/bd\/vmk180_thin\/vmk180_thin.bd",
            "type": "TOP_BD"
        },
        {
            "name": "ipcache",
            "type": "IP_CACHE_DIR"
        },
        {
            "name": "board",
            "type": "BOARD_REPO_PATH"
        }
    ],
    "vendor": "xilinx.com",
    "boardId": "vmk180",
    "name": "vmk180_thin",
    "uniqueName": "xilinx.com:vmk180:vmk180_thin:1.0",
    "fpgaPart": "versal",
    "fpgaDevice": "xcvm1802",
    "unifiedPlatform": "true",
    "expandablePlatform": "true",
    "hardware": "true",
    "softwareEmulation": "true",
    "hardwareEmulation": "true",
    "hardwareEmuPlatform": "false",
    "maxAXIMMManagers": "15",
    "maxAXIMMSubordinates": "0",
    "maxInterrupts": "15",
    "usesNIFD": "false",
    "generatedName": "Vivado",
    "generatedVersion": "2022.2",
    "generatedChangeList": "3671981",
    "generatedIpChangeList": "3669848",
    "generatedTimestamp": "Thu Aug 15 09:43:14 2024",
    "idCode": "14caa093",
    "extendedIdCode": "01",
    "resources": [
        {
            "type": "BRAM",
            "count": "967"
        },
        {
            "type": "DSP",
            "count": "1968"
        },
        {
            "type": "LUT",
            "count": "899840"
        },
        {
            "type": "FF",
            "count": "1799680"
        }
    ],
    "systemClocks": [
        {
            "default": "false",
            "name": "CPU",
            "origName": "CPU",
            "id": "-1",
            "frequency": "1",
            "instRef": "CIPS_0",
            "compRef": "versal_cips",
            "period": "1000.000000",
            "status": "reserved"
        },
        {
            "default": "true",
            "name": "PL 0",
            "origName": "clk_wizard_0_clk_out1_o1",
            "id": "0",
            "frequency": "606.062500",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "period": "1.649995",
            "normalizedPeriod": ".001650",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 1",
            "origName": "clk_wizard_0_clk_out1_o2",
            "id": "1",
            "frequency": "303.031250",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "period": "3.299990",
            "normalizedPeriod": ".003300",
            "status": "fixed"
        },
        {
            "default": "false",
            "name": "PL 2",
            "origName": "clk_wizard_0_clk_out1_o3",
            "id": "2",
            "frequency": "151.515625",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "period": "6.599979",
            "normalizedPeriod": ".006600",
            "status": "fixed"
        }
    ],
    "ipParameters": [
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_CLKS",
            "value": "number(count($designComponent\/xd:connection\/xd:port[@xd:instanceRef=$instance and starts-with(@xd:name,'icn_ctrl_aclk')])+1)",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "valid": "'true'"
        }
    ],
    "busInterfaces": [
        {
            "name": "icn_ctrl_M01_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M01_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M02_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M03_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M04_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M05_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M06_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M07_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M08_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M09_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M10_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M11_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M12_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M13_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M14_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_M15_AXI",
            "mode": "master",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "__UNKNOWN__",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "slr": "default",
            "dataWidth": "32",
            "numIdBits": "1",
            "isrId": "0"
        },
        {
            "name": "axi_intc_0_intr_1",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "1"
        },
        {
            "name": "axi_intc_0_intr_0",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "0"
        },
        {
            "name": "axi_intc_0_intr_2",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "2"
        },
        {
            "name": "axi_intc_0_intr_3",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "3"
        },
        {
            "name": "axi_intc_0_intr_4",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "4"
        },
        {
            "name": "axi_intc_0_intr_5",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "5"
        },
        {
            "name": "axi_intc_0_intr_6",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "6"
        },
        {
            "name": "axi_intc_0_intr_7",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "7"
        },
        {
            "name": "axi_intc_0_intr_8",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "8"
        },
        {
            "name": "axi_intc_0_intr_9",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "9"
        },
        {
            "name": "axi_intc_0_intr_10",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "10"
        },
        {
            "name": "axi_intc_0_intr_11",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "11"
        },
        {
            "name": "axi_intc_0_intr_12",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "12"
        },
        {
            "name": "axi_intc_0_intr_13",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "13"
        },
        {
            "name": "axi_intc_0_intr_14",
            "instRef": "axi_intc_0",
            "compRef": "axi_intc",
            "typeRef": "interrupt",
            "interfaceRef": "intr",
            "dataWidth": "0",
            "numIdBits": "0",
            "direction": "in",
            "isrId": "14"
        },
        {
            "name": "clk_wizard_0_clk_out1_o1",
            "mode": "master",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "typeRef": "clock",
            "interfaceRef": "clk_out1_o1",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "clk_wizard_0_clk_out1_o2",
            "mode": "master",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "typeRef": "clock",
            "interfaceRef": "clk_out1_o2",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "clk_wizard_0_clk_out1_o3",
            "mode": "master",
            "instRef": "clk_wizard_0",
            "compRef": "clk_wizard",
            "typeRef": "clock",
            "interfaceRef": "clk_out1_o3",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk1",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk1",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk2",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk2",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk3",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk3",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk4",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk4",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk5",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk5",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk6",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk6",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk7",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk7",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk8",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk8",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk9",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk9",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk10",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk10",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk11",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk11",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk12",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk12",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk13",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk13",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk14",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk14",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk15",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk15",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk16",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk16",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk17",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk17",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk18",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk18",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk19",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk19",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk20",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk20",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk21",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk21",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk22",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk22",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk23",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk23",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk24",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk24",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk25",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk25",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk26",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk26",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk27",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk27",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk28",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk28",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk29",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk29",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk30",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk30",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk31",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk31",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aclk32",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "clock",
            "interfaceRef": "aclk32",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "proc_sys_reset_0_peripheral_reset",
            "mode": "master",
            "instRef": "proc_sys_reset_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "clk_wizard_0_clk_out1_o1",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "proc_sys_reset_0_interconnect_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "clk_wizard_0_clk_out1_o1",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "proc_sys_reset_0_peripheral_aresetn",
            "mode": "master",
            "instRef": "proc_sys_reset_0",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "clk_wizard_0_clk_out1_o1",
            "slr": "default",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        },
        {
            "name": "icn_ctrl_aresetn",
            "mode": "slave",
            "instRef": "icn_ctrl",
            "compRef": "smartconnect",
            "typeRef": "reset",
            "interfaceRef": "aresetn",
            "clockRef": "__UNKNOWN__",
            "dataWidth": "0",
            "numIdBits": "0",
            "isrId": "0"
        }
    ]
}

