
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 25 22:29:30 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /code/Xilinx_2024.1/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'youeric' on host 'kdplab01' (Linux_x86_64 version 5.14.0-611.20.1.el9_7.x86_64) on Wed Feb 25 22:29:31 CST 2026
INFO: [HLS 200-10] In directory '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset myproject_prj 
INFO: [HLS 200-10] Creating and opening project '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj'.
INFO: [HLS 200-1510] Running: set_top myproject 
INFO: [HLS 200-1510] Running: add_files firmware/myproject.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
SYNTAX 
  config_array_partition [OPTIONS]
    -auto_partition_threshold <uint:*4*> *** DEPRECATED***
    -auto_promotion_threshold <uint:*64*> *** DEPRECATED***
    -complete_threshold <uint:*4*> 
    -throughput_driven <off|auto|aggressive|*on*>

SEE ALSO
  INI: syn.array_partition.complete_threshold syn.array_partition.throughput_driven
  docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1399-vitis-hls&resourceid=vyw1583260160301.html

INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 334.688 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 207-5575] Only for/while/do loop or function body support the pipeline pragma (firmware/nnet_utils/nnet_activation.h:464:9)
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:11:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:12:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:13:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:21:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_code_gen.h:22:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_code_gen.h:23:32)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.65 seconds. CPU system time: 0.71 seconds. Elapsed time: 8.39 seconds; current allocated memory: 341.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 8,103 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 226,650 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 70,000 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69,628 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 69,219 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 29,118 instructions in the design after the 'Array/Struct' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,217 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,217 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,288 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,180 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,180 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,180 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,180 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,180 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,186 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 18,201 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:59:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:63:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:79:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config19::weight_t*, config19::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:87:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:95:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_467_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:467:23)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_122_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_merge.h:122:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_merge.h:119:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_467_1' (firmware/nnet_utils/nnet_activation.h:467:23) in function 'nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation.h:462:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config21>' completely with a factor of 10 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 28 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 28 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config18>' completely with a factor of 28 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 28 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 60 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 28 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 28 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 60 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 28 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (firmware/nnet_utils/nnet_merge.h:122:23) in function 'nnet::concatenate1d<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 12 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/nnet_utils/nnet_merge.h:119:20) in function 'nnet::concatenate1d<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config15>' completely with a factor of 48 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config14>' completely with a factor of 12 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>' completely with a factor of 48 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 12 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 48 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 35 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 48 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 48 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 35 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 48 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (firmware/nnet_utils/nnet_merge.h:122:23) in function 'nnet::concatenate1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 1 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/nnet_utils/nnet_merge.h:119:20) in function 'nnet::concatenate1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 1 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (firmware/nnet_utils/nnet_merge.h:122:23) in function 'nnet::concatenate1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 1 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/nnet_utils/nnet_merge.h:119:20) in function 'nnet::concatenate1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config7>' completely with a factor of 34 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_122_2' (firmware/nnet_utils/nnet_merge.h:122:23) in function 'nnet::concatenate1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 13 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_1' (firmware/nnet_utils/nnet_merge.h:119:20) in function 'nnet::concatenate1d<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 21 (firmware/nnet_utils/nnet_merge.h:116:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(config9::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config9::weight_t*, config9::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(config11::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(config16::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config16::weight_t*, config16::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>(config19::accum_t)' into 'void nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config19::weight_t*, config19::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(config22::accum_t)' into 'void nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'void nnet::hard_tanh<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>, hard_tanh_config24>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' into 'myproject(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)4, (ap_o_mode)0, 0>*)' (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_partition to 'b22': Complete partitioning on dimension 1. (firmware/weights/b22.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b19': Complete partitioning on dimension 1. (firmware/weights/b19.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b16': Complete partitioning on dimension 1. (firmware/weights/b16.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (firmware/weights/b11.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b9': Complete partitioning on dimension 1. (firmware/weights/b9.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:45:11)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:49:14)
INFO: [HLS 214-248] Applying array_partition to 'layer8_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:53:14)
INFO: [HLS 214-248] Applying array_partition to 'layer9_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:57:14)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:61:15)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:65:15)
INFO: [HLS 214-248] Applying array_partition to 'layer14_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:69:15)
INFO: [HLS 214-248] Applying array_partition to 'layer15_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:73:15)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:77:15)
INFO: [HLS 214-248] Applying array_partition to 'layer18_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:81:15)
INFO: [HLS 214-248] Applying array_partition to 'layer19_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:85:15)
INFO: [HLS 214-248] Applying array_partition to 'layer21_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:89:15)
INFO: [HLS 214-248] Applying array_partition to 'layer22_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:93:15)
INFO: [HLS 214-248] Applying array_partition to 'layer24_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_profile': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'nModule': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_local': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'y_profile': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 214-248] Applying array_reshape to 'y_local': Complete reshaping on dimension 1. (firmware/myproject.cpp:9:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 51.4 seconds. CPU system time: 0.75 seconds. Elapsed time: 54.32 seconds; current allocated memory: 355.312 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 355.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 369.613 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 380.496 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:42:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config21>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:42:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config18>'... converting 113 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:42:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config14>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:42:9) to (firmware/nnet_utils/nnet_activation.h:50:1) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, relu_config13>'... converting 193 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/myproject.cpp:99:1) in function 'myproject'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<8, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config19>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...270 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...1600 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...1599 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.74 seconds; current allocated memory: 426.211 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.93 seconds; current allocated memory: 592.484 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config3>' to 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config7>' to 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config8>' to 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config13>' to 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>' to 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15>' to 'concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config18>' to 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>' to 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>' to 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config22>' to 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.14 seconds; current allocated memory: 594.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 594.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 595.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 595.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'concatenate1d<ap_fixed,ap_fixed,ap_fixed<16,6,5,3,0>,config8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 595.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 595.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.15 seconds; current allocated memory: 640.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.25 seconds; current allocated memory: 676.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 676.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 676.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 676.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 676.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 676.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 676.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'concatenate1d<ap_ufixed,ap_ufixed,ap_fixed<16,6,5,3,0>,config15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 676.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 676.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.32 seconds; current allocated memory: 717.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.78 seconds; current allocated memory: 746.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 746.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 746.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 746.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 746.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 746.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 747.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 6, 5, 3, 0>, config22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 748.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 748.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 35, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 750.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 751.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 755.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 759.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 760.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' is 33178 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_2_0': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_2_0': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_21_2_0': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_21_2_0': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 807.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_21_2_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.14 seconds; current allocated memory: 900.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' pipeline 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 919.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' pipeline 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.56 seconds; current allocated memory: 944.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 956.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' is 35717 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_2_0': 40 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_2_0': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6ns_21_2_0': 27 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_21_2_0': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.53 seconds; current allocated memory: 1005.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' pipeline 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.2 seconds. Elapsed time: 2.59 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_12_1_0': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_0': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_13_1_0': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6s_14_1_0': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' pipeline 'relu<ap_fixed<16, 6, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_13_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6s_14_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_profile' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/nModule' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/x_local' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_profile' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/y_local' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer24_out' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'myproject' is 38021 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp310))
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.2 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 1.278 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
INFO: [HLS 200-789] **** Estimated Fmax: 232.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:36; Allocated memory: 974.227 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h1m36s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/code/Xilinx_2024.1/Vitis_HLS/2024.1/vcxx/libexec/clang++"
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_myproject_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Unable to open input/predictions file, using default input.
-0.703125 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:00:22; Allocated memory: 8.293 MB.
INFO: [HLS 200-1510] Running: source ./project.tcl
INFO: [HLS 200-1510] Running: source run_sim.tcl
INFO: [HLS 200-1510] Running: source check_sim.tcl
INFO: [HLS 200-1510] Running: source dataflow_monitor_API.tcl
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: Unable to open input/predictions file, using default input.
-0.703125 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /code/Xilinx_2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -Oenable_linking_all_libraries -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_23 -L floating_point_v7_1_18 --lib ieee_proposed=./ieee_proposed -s myproject -debug all 
Multi-threading is on. Using 62 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_mul_16s_6s_21_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_6s_21_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_mul_16s_5s_21_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_5s_21_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_mul_16s_6ns_21_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_6ns_21_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_mul_16s_5ns_21_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_16s_5ns_21_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_mul_8ns_6ns_13_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_8ns_6ns_13_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_mul_8ns_5ns_12_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_8ns_5ns_12_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_mul_8ns_5s_13_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_8ns_5s_13_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject_mul_8ns_6s_14_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_8ns_6s_14_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.myproject_concatenate1d_ap_fixed...
Compiling module xil_defaultlib.myproject_concatenate1d_ap_fixed...
Compiling module xil_defaultlib.myproject_mul_16s_6s_21_2_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_16s_5s_21_2_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_16s_6ns_21_2_0(NUM...
Compiling module xil_defaultlib.myproject_mul_16s_5ns_21_2_0(NUM...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_concatenate1d_ap_fixed...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.myproject_concatenate1d_ap_ufixe...
Compiling module xil_defaultlib.myproject_dense_latency_ap_fixed...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.myproject_mul_8ns_6ns_13_1_0(NUM...
Compiling module xil_defaultlib.myproject_mul_8ns_5ns_12_1_0(NUM...
Compiling module xil_defaultlib.myproject_mul_8ns_5s_13_1_0(NUM_...
Compiling module xil_defaultlib.myproject_mul_8ns_6s_14_1_0(NUM_...
Compiling module xil_defaultlib.myproject_dense_latency_ap_ufixe...
Compiling module xil_defaultlib.myproject_relu_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.myproject_dense_latency_ap_ufixe...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** xsim v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 25 22:31:44 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -view {{myproject_dataflow_ana.wcfg}} -tclbatch {myproject.tcl} -protoinst {myproject.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file myproject.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject//AESL_inst_myproject_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_296/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_296_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_440/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_440_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_myproject_top/AESL_inst_myproject/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_504/grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_504_activity
Time resolution is 1 ps
open_wave_config myproject_dataflow_ana.wcfg
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer24_out_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer24_out -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/y_local -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/y_profile -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/x_local -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/nModule -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/x_profile -into $return_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/x_local_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/nModule_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/y_local_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/y_profile_ap_vld -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/x_profile_ap_vld -into $return_group -color #ffff00 -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer24_out -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_nModule -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_x_local -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_x_profile -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_y_local -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_y_profile -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer24_out_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer24_out -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/y_local -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/y_profile -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/x_local -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/nModule -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/x_profile -into $tb_return_group -radix hex
## add_wave /apatb_myproject_top/x_local_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/nModule_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/y_local_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/y_profile_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/x_profile_ap_vld -into $tb_return_group -color #ffff00 -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "293000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 322500 ps : File "/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 563
## quit
INFO: [Common 17-206] Exiting xsim at Wed Feb 25 22:31:46 2026...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: Unable to open input/predictions file, using default input.
-0.703125 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO:
Report time       : Wed Feb 25 10:31:33 PM CST 2026.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
|   Verilog|      Pass|             NA|             NA|             NA|             NA|             NA|             NA|                    NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+

***** C/RTL SIMULATION COMPLETED IN 0h0m36s *****
***** EXPORT IP *****
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -version 1.0.0 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 25 22:31:53 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/solution1_data.json outdir=/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/impl/ip srcdir=/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/impl/ip/misc
INFO: Copied 22 verilog file(s) to /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/impl/ip/hdl/verilog
INFO: Copied 22 vhdl file(s) to /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/impl/ip/hdl/vhdl
ipx::create_core: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1708.230 ; gain = 45.805 ; free physical = 81326 ; free virtual = 97667
INFO: Import ports from HDL: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/impl/ip/hdl/vhdl/myproject.vhd (myproject)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface x_profile
INFO: Add data interface y_profile
INFO: Add data interface y_local
INFO: Add data interface nModule
INFO: Add data interface x_local
INFO: Add data interface layer24_out
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/code/Xilinx_2024.1/Vivado/2024.1/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/impl/ip/component.xml
INFO: Created IP archive /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/impl/ip/xilinx_com_hls_myproject_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 22:32:05 2026...
INFO: [HLS 200-802] Generated output file myproject_prj/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:19; Allocated memory: 3.250 MB.
***** EXPORT IP COMPLETED IN 0h0m19s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Feb 25 22:32:08 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1673.992 ; gain = 38.836 ; free physical = 80760 ; free virtual = 97167
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 861882
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2108.488 ; gain = 428.496 ; free physical = 80187 ; free virtual = 96564
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_145' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject.vhd:1565]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s_fu_153' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject.vhd:1606]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject.vhd:1681]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:102]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U40' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7256]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U41' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7271]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U42' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7286]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5s_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U43' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7301]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_6ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U44' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7316]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U45' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7331]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U46' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7346]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U47' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7361]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U48' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7376]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U49' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7391]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U50' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7406]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U51' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7421]
INFO: [Synth 8-638] synthesizing module 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_16s_5ns_21_2_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U52' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7436]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U53' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7451]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U54' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7466]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U55' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7481]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U56' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7496]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U57' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7511]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U58' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7526]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U59' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7541]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U60' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7556]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U61' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7571]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U62' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7586]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U63' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7601]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U64' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7616]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U65' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7631]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U66' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7646]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U67' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7661]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U68' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7676]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U69' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7691]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U70' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7706]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U71' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7721]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U72' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7736]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U73' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7751]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U74' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7766]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U75' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7781]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U76' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7796]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U77' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7811]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U78' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7826]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U79' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7841]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U80' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7856]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U81' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7871]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U82' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7886]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U83' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7901]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U84' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7916]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U85' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7931]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U86' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7946]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U87' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7961]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U88' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7976]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U89' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:7991]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U90' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8006]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U91' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8021]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U92' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8036]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U93' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8051]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U94' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8066]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U95' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8081]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U96' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8096]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U97' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8111]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U98' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8126]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U99' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8141]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U100' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8156]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U101' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8171]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U102' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8186]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U103' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8201]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U104' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8216]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U105' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8231]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U106' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8246]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U107' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8261]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U108' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8276]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U109' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8291]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U110' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8306]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U111' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8321]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U112' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8336]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U113' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8351]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U114' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8366]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U115' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8381]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U116' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8396]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U117' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8411]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U118' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8426]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U119' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8441]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U120' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8456]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U121' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8471]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U122' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8486]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U123' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8501]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U124' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8516]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U125' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8531]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U126' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8546]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U127' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8561]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U128' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8576]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5ns_21_2_0.vhd:7' bound to instance 'mul_16s_5ns_21_2_0_U129' of component 'myproject_mul_16s_5ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8591]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U130' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8606]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U131' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8621]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6s_21_2_0.vhd:7' bound to instance 'mul_16s_6s_21_2_0_U132' of component 'myproject_mul_16s_6s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8636]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_5s_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_5s_21_2_0.vhd:7' bound to instance 'mul_16s_5s_21_2_0_U133' of component 'myproject_mul_16s_5s_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8651]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U134' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8666]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U135' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8681]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3491] module 'myproject_mul_16s_6ns_21_2_0' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_16s_6ns_21_2_0.vhd:7' bound to instance 'mul_16s_6ns_21_2_0_U136' of component 'myproject_mul_16s_6ns_21_2_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:8696]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:102]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s.vhd:22]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:37]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:37]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s.vhd:119]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:47]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s.vhd:138]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:107]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s.vhd:107]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s.vhd:79]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6ns_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6ns_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6ns_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5ns_12_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5ns_12_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5ns_12_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_5s_13_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_5s_13_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_5s_13_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myproject_mul_8ns_6s_14_1_0' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_mul_8ns_6s_14_1_0' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_mul_8ns_6s_14_1_0.vhd:23]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd:57]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s.vhd:43]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject.vhd:34]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_5s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6s_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module myproject_mul_16s_6ns_21_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config15_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config8_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2506.598 ; gain = 826.605 ; free physical = 79181 ; free virtual = 95741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2506.598 ; gain = 826.605 ; free physical = 79209 ; free virtual = 95770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2514.602 ; gain = 834.609 ; free physical = 79209 ; free virtual = 95770
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 2675.742 ; gain = 995.750 ; free physical = 79039 ; free virtual = 95640
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 145   
	   3 Input   21 Bit       Adders := 415   
	   3 Input   20 Bit       Adders := 323   
	   2 Input   20 Bit       Adders := 66    
	   3 Input   19 Bit       Adders := 145   
	   3 Input   16 Bit       Adders := 1010  
	   2 Input   16 Bit       Adders := 679   
	   2 Input   15 Bit       Adders := 170   
	   3 Input   15 Bit       Adders := 9     
	   2 Input   14 Bit       Adders := 132   
	   3 Input   14 Bit       Adders := 16    
	   2 Input   13 Bit       Adders := 149   
	   3 Input   13 Bit       Adders := 35    
	   2 Input   12 Bit       Adders := 132   
	   3 Input   12 Bit       Adders := 51    
	   3 Input   11 Bit       Adders := 43    
	   2 Input   11 Bit       Adders := 52    
	   4 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 36    
	   3 Input   10 Bit       Adders := 18    
	   2 Input    9 Bit       Adders := 22    
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 105   
	   2 Input    7 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 199   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               21 Bit    Registers := 90    
	               20 Bit    Registers := 7     
	               19 Bit    Registers := 24    
	               18 Bit    Registers := 25    
	               17 Bit    Registers := 12    
	               16 Bit    Registers := 3245  
	               15 Bit    Registers := 600   
	               14 Bit    Registers := 292   
	               13 Bit    Registers := 178   
	               12 Bit    Registers := 119   
	               11 Bit    Registers := 79    
	               10 Bit    Registers := 89    
	                9 Bit    Registers := 57    
	                8 Bit    Registers := 277   
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 356   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 89    
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 392   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 110   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U111/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U111/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U111/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U111/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U111/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U186/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U186/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U186/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U186/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U186/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U65/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U65/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U65/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U65/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U65/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U156/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U156/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U156/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U156/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U156/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U135/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U135/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U135/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U135/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U135/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U162/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U162/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U162/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U162/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U162/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U160/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U160/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U160/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U160/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U160/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U134/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U134/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U134/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U134/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U134/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U109/buff0_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register data_11_val_read_reg_971355_reg is absorbed into DSP mul_16s_6s_21_2_0_U109/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U109/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U109/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U109/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U109/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U157/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U157/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U157/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U157/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U157/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U118/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U118/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U118/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U118/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U118/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U168/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U168/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U168/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U168/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U168/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U51/buff0_reg, operation Mode is: (A''*(B:0xd))'.
DSP Report: register data_1_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U51/buff0_reg.
DSP Report: register data_1_val_read_reg_971472_reg is absorbed into DSP mul_16s_5ns_21_2_0_U51/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U51/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U51/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U51/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U51/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U125/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U125/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U125/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U125/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U125/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U83/buff0_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register data_6_val_read_reg_971413_reg is absorbed into DSP mul_16s_6s_21_2_0_U83/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U83/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U83/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U83/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U83/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U54/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U54/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U54/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U54/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U54/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U187/buff0_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register data_1_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U187/buff0_reg.
DSP Report: register data_1_val_read_reg_971472_reg is absorbed into DSP mul_16s_5ns_21_2_0_U187/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U187/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U187/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U187/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U187/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U61/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U61/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U61/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U61/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U61/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U113/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U113/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U113/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U113/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U113/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U74/buff0_reg, operation Mode is: (A''*(B:0xd))'.
DSP Report: register data_0_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U74/buff0_reg.
DSP Report: register data_0_val_read_reg_971484_reg is absorbed into DSP mul_16s_5ns_21_2_0_U74/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U74/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U74/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U74/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U74/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U121/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U121/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U121/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U121/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U121/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U136/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U136/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U136/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U136/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U136/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U171/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U171/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U171/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U171/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U171/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U143/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U143/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U143/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U143/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U143/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U362/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U362/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U362/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U362/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U362/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U450/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U450/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U450/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U450/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U450/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U379/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U379/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U379/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U379/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U379/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U417/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U417/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U417/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U417/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U417/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U458/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U458/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U458/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U458/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U458/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U415/buff0_reg, operation Mode is: (A''*(B:0x3ffeb))'.
DSP Report: register data_32_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U415/buff0_reg.
DSP Report: register data_32_val_read_reg_956292_reg is absorbed into DSP mul_16s_6s_21_2_0_U415/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U415/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U415/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U415/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U415/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U430/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U430/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U430/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U430/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U430/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U447/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U447/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U447/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U447/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U447/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U388/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_26_val_read_reg_956358_pp0_iter1_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U388/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U388/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U388/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U388/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U388/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U449/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U449/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U449/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U449/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U449/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U360/buff0_reg, operation Mode is: (A''*(B:0x3ffed))'.
DSP Report: register data_39_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U360/buff0_reg.
DSP Report: register data_39_val_read_reg_956214_reg is absorbed into DSP mul_16s_6s_21_2_0_U360/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U360/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U360/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U360/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U360/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U385/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U385/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U385/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U385/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U385/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U355/buff0_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register data_32_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U355/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U355/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U355/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U355/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U355/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U370/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U370/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U370/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U370/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U370/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U359/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U359/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U359/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U359/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U359/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U391/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U391/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U391/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U391/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U391/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U483/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U483/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U483/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U483/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U483/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U462/buff0_reg, operation Mode is: (A''*(B:0xd))'.
DSP Report: register data_31_val_read_reg_956303_reg is absorbed into DSP mul_16s_5ns_21_2_0_U462/buff0_reg.
DSP Report: register data_31_val_read_reg_956303_pp0_iter1_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U462/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U462/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U462/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U462/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U462/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U426/buff0_reg, operation Mode is: (A''*(B:0x3ffe9))'.
DSP Report: register data_21_val_int_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U426/buff0_reg.
DSP Report: register data_21_val_read_reg_956414_reg is absorbed into DSP mul_16s_6s_21_2_0_U426/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U426/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U426/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U426/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U426/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U435/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_21_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U435/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U435/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U435/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U435/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U435/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U469/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U469/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U469/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U469/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U469/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U444/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U444/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U444/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U444/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U444/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U498/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U498/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U498/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U498/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U498/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U397/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U397/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U397/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U397/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U397/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U427/buff0_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register data_22_val_int_reg_reg is absorbed into DSP mul_16s_5ns_21_2_0_U427/buff0_reg.
DSP Report: register data_22_val_read_reg_956404_reg is absorbed into DSP mul_16s_5ns_21_2_0_U427/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U427/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U427/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U427/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U427/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U93/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_14_val_read_reg_971320_reg is absorbed into DSP mul_16s_5ns_21_2_0_U93/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U93/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U93/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U93/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U93/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U101/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U101/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U101/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U101/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U101/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U57/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U57/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U57/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U57/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U57/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U110/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_12_val_read_reg_971343_reg is absorbed into DSP mul_16s_5ns_21_2_0_U110/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U110/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U110/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U110/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U110/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U87/buff0_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register data_14_val_read_reg_971320_reg is absorbed into DSP mul_16s_6s_21_2_0_U87/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U87/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U87/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U87/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U87/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U137/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_12_val_read_reg_971343_reg is absorbed into DSP mul_16s_5ns_21_2_0_U137/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U137/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U137/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U137/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U137/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U97/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U97/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U97/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U97/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U97/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U179/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U179/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U179/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U179/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U179/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U115/buff0_reg, operation Mode is: (A2*(B:0x3ffe5))'.
DSP Report: register data_14_val_read_reg_971320_reg is absorbed into DSP mul_16s_6s_21_2_0_U115/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U115/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U115/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U115/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U115/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U154/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U154/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U154/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U154/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U154/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U132/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U132/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U132/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U132/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U132/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U119/buff0_reg, operation Mode is: (A2*(B:0x3ffe5))'.
DSP Report: register data_15_val_read_reg_971308_reg is absorbed into DSP mul_16s_6s_21_2_0_U119/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U119/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U119/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U119/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U119/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U144/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U144/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U144/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U144/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U144/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U62/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_13_val_read_reg_971331_reg is absorbed into DSP mul_16s_5ns_21_2_0_U62/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U62/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U62/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U62/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U62/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U44/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U44/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U44/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U44/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U44/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U140/buff0_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register data_15_val_read_reg_971308_reg is absorbed into DSP mul_16s_6s_21_2_0_U140/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U140/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U140/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U140/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U140/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U63/buff0_reg, operation Mode is: (A2*(B:0x3ffe9))'.
DSP Report: register data_13_val_read_reg_971331_reg is absorbed into DSP mul_16s_6s_21_2_0_U63/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U63/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U63/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U63/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U63/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U107/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U107/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U107/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U107/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U107/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U189/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_14_val_read_reg_971320_reg is absorbed into DSP mul_16s_5ns_21_2_0_U189/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U189/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U189/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U189/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U189/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U77/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U77/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U77/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U77/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U77/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U153/buff0_reg, operation Mode is: (A2*(B:0x3ffeb))'.
DSP Report: register data_13_val_read_reg_971331_reg is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U153/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U153/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U153/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U120/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U120/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U120/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U120/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U120/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U67/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U67/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U67/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U67/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U67/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U106/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U106/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U106/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U106/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U181/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U181/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U181/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U181/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U181/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U64/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U64/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U64/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U64/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U64/buff0_reg.
INFO: [Synth 8-3886] merging instance 'sext_ln17_152_reg_973496_reg[14]' (FDE) to 'sext_ln17_152_reg_973496_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_512_reg_973528_reg[14]' (FDE) to 'mult_512_reg_973528_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_340_reg_973153_reg[15]' (FDE) to 'mult_340_reg_973153_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_340_reg_973153_pp0_iter2_reg_reg[15]' (FDE) to 'mult_340_reg_973153_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'add_ln58_691_reg_975237_reg[15]' (FDE) to 'add_ln58_691_reg_975237_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_466_reg_973350_reg[14]' (FDE) to 'mult_466_reg_973350_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_298_reg_971917_reg[20]' (FDE) to 'sext_ln73_298_reg_971917_reg[19]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_298_reg_971917_reg[18]' (FDE) to 'sext_ln73_298_reg_971917_reg[19]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_223_reg_973560_reg[14]' (FDE) to 'sext_ln42_223_reg_973560_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_223_reg_973560_pp0_iter2_reg_reg[14]' (FDE) to 'sext_ln42_223_reg_973560_pp0_iter2_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_559_reg_973737_reg[15]' (FDE) to 'mult_559_reg_973737_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_445_reg_973275_reg[15]' (FDE) to 'mult_445_reg_973275_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_445_reg_973275_pp0_iter2_reg_reg[15]' (FDE) to 'mult_445_reg_973275_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_497_reg_973465_reg[13]' (FDE) to 'mult_497_reg_973465_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_210_reg_976992_reg[13]' (FDE) to 'sext_ln42_210_reg_976992_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_539_reg_973653_reg[14]' (FDE) to 'mult_539_reg_973653_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_539_reg_973653_pp0_iter2_reg_reg[14]' (FDE) to 'mult_539_reg_973653_pp0_iter2_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_358_reg_976697_reg[13]' (FDE) to 'mult_358_reg_976697_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_276_reg_973962_reg[15]' (FDE) to 'sext_ln42_276_reg_973962_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_613_reg_973931_reg[15]' (FDE) to 'mult_613_reg_973931_reg[14]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[2]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[3]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[4]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[5]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[6]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[7]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[8]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[9]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[10]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[11]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[12]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[13]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[14]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[15]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[16]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'tmp_725_reg_976687_reg[17]' (FDE) to 'data_12_val_read_reg_971343_pp0_iter2_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_256_reg_973824_reg[13]' (FDE) to 'sext_ln42_256_reg_973824_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_256_reg_973824_reg[14]' (FDE) to 'sext_ln42_256_reg_973824_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_580_reg_973806_reg[14]' (FDE) to 'mult_580_reg_973806_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_593_reg_973857_reg[14]' (FDE) to 'mult_593_reg_973857_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_593_reg_973857_pp0_iter2_reg_reg[14]' (FDE) to 'mult_593_reg_973857_pp0_iter2_reg_reg[15]'
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U82/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U82/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U82/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U82/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U82/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U45/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U45/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U45/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U45/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U185/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U185/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U185/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U185/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U185/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U151/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U151/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U151/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U151/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U151/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U124/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U124/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U124/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U124/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U81/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U81/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U81/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U81/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U81/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U56/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U56/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U56/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U56/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U56/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U117/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U117/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U117/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U117/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U117/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U177/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U177/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U177/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U177/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U177/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U95/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_26_val_read_reg_971181_reg is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U95/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U95/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U95/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U167/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U167/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U167/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U167/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U167/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U112/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U112/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U112/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U112/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U112/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U146/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U146/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U146/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U146/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U146/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U149/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U149/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U149/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U149/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U149/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U163/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U163/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U163/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U163/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U163/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U159/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U159/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U159/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U159/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U159/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U155/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U155/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U155/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U155/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U73/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U73/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U73/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U73/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U73/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U178/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U178/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U178/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U178/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U178/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U89/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U89/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U89/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U89/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U89/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U176/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U176/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U176/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U176/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U176/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U128/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U128/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U128/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U128/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U128/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U152/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U152/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U152/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U152/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U152/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U123/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U123/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U123/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U123/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U123/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U72/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U72/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U72/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U72/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U72/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U99/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U99/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U99/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U99/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U99/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U175/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U175/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U175/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U175/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U175/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U139/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U139/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U139/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U139/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U139/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U80/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U80/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U80/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U80/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U80/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U130/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U130/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U130/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U130/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U130/buff0_reg.
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[14]' (FDE) to 'data_20_val_read_reg_971251_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[13]' (FDE) to 'data_20_val_read_reg_971251_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[12]' (FDE) to 'data_20_val_read_reg_971251_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[0]' (FDE) to 'data_20_val_read_reg_971251_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[1]' (FDE) to 'data_20_val_read_reg_971251_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[2]' (FDE) to 'data_20_val_read_reg_971251_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[3]' (FDE) to 'data_20_val_read_reg_971251_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[4]' (FDE) to 'data_20_val_read_reg_971251_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[5]' (FDE) to 'data_20_val_read_reg_971251_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[6]' (FDE) to 'data_20_val_read_reg_971251_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[7]' (FDE) to 'data_20_val_read_reg_971251_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[8]' (FDE) to 'data_20_val_read_reg_971251_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[9]' (FDE) to 'data_20_val_read_reg_971251_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[10]' (FDE) to 'data_20_val_read_reg_971251_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_576_reg_971897_reg[11]' (FDE) to 'data_20_val_read_reg_971251_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_797_reg_974596_reg[15]' (FDE) to 'mult_797_reg_974596_reg[14]'
INFO: [Synth 8-3886] merging instance 'add_ln58_573_reg_972351_reg[0]' (FDE) to 'mult_112_reg_971545_reg[0]'
INFO: [Synth 8-3886] merging instance 'add_ln58_573_reg_972351_reg[1]' (FDE) to 'mult_112_reg_971545_reg[1]'
INFO: [Synth 8-3886] merging instance 'add_ln58_573_reg_972351_reg[2]' (FDE) to 'mult_112_reg_971545_reg[2]'
INFO: [Synth 8-3886] merging instance 'add_ln58_573_reg_972351_reg[3]' (FDE) to 'mult_112_reg_971545_reg[3]'
INFO: [Synth 8-3886] merging instance 'add_ln58_573_reg_972351_reg[4]' (FDE) to 'mult_112_reg_971545_reg[4]'
INFO: [Synth 8-3886] merging instance 'add_ln58_573_reg_972351_reg[5]' (FDE) to 'mult_112_reg_971545_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_ln58_573_reg_972351_reg[6]' (FDE) to 'mult_112_reg_971545_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_ln58_573_reg_972351_reg[7]' (FDE) to 'mult_112_reg_971545_reg[7]'
INFO: [Synth 8-3886] merging instance 'add_ln58_573_reg_972351_reg[8]' (FDE) to 'mult_112_reg_971545_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_629_reg_973983_reg[15]' (FDE) to 'mult_629_reg_973983_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_363_reg_974701_reg[15]' (FDE) to 'sext_ln42_363_reg_974701_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_369_reg_974769_reg[15]' (FDE) to 'sext_ln42_369_reg_974769_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_743_reg_974389_reg[15]' (FDE) to 'mult_743_reg_974389_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_363_reg_974701_reg[14]' (FDE) to 'sext_ln42_363_reg_974701_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_369_reg_974769_reg[14]' (FDE) to 'sext_ln42_369_reg_974769_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_369_reg_972149_reg[20]' (FDE) to 'sext_ln73_369_reg_972149_reg[19]'
INFO: [Synth 8-3886] merging instance 'mult_498_reg_973470_reg[13]' (FDE) to 'mult_498_reg_973470_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_498_reg_973470_pp0_iter2_reg_reg[13]' (FDE) to 'mult_498_reg_973470_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_570_reg_973769_reg[14]' (FDE) to 'mult_570_reg_973769_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_570_reg_973769_pp0_iter2_reg_reg[14]' (FDE) to 'mult_570_reg_973769_pp0_iter2_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'mult_574_reg_973786_reg[13]' (FDE) to 'mult_574_reg_973786_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_250_reg_977053_reg[13]' (FDE) to 'sext_ln42_250_reg_977053_reg[14]'
INFO: [Synth 8-3886] merging instance 'sub_ln73_589_reg_972161_reg[20]' (FDE) to 'sub_ln73_589_reg_972161_reg[19]'
INFO: [Synth 8-3886] merging instance 'mult_738_reg_974369_reg[15]' (FDE) to 'mult_738_reg_974369_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_247_reg_973763_reg[14]' (FDE) to 'sext_ln42_247_reg_973763_reg[15]'
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U98/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U98/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U98/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U98/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U98/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U55/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U55/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U55/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U55/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U55/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U173/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U173/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U173/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U173/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U173/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U58/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U58/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U58/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U58/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U58/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U66/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U66/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U66/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U66/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U66/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U126/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U126/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U126/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U126/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U126/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U169/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U169/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U169/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U169/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U169/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U71/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U71/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U71/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U71/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U71/buff0_reg.
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[13]' (FDE) to 'mult_633_reg_971957_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[12]' (FDE) to 'mult_633_reg_971957_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[0]' (FDE) to 'mult_633_reg_971957_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[1]' (FDE) to 'mult_633_reg_971957_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[2]' (FDE) to 'mult_633_reg_971957_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[3]' (FDE) to 'mult_633_reg_971957_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[4]' (FDE) to 'mult_633_reg_971957_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[5]' (FDE) to 'mult_633_reg_971957_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[6]' (FDE) to 'mult_633_reg_971957_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[7]' (FDE) to 'mult_633_reg_971957_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[8]' (FDE) to 'mult_633_reg_971957_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[9]' (FDE) to 'mult_633_reg_971957_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[10]' (FDE) to 'mult_633_reg_971957_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_640_reg_971962_reg[11]' (FDE) to 'mult_633_reg_971957_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_93_reg_971534_reg[0]' (FDE) to 'mult_91_reg_971528_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_93_reg_971534_reg[1]' (FDE) to 'mult_91_reg_971528_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_93_reg_971534_reg[2]' (FDE) to 'mult_91_reg_971528_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_93_reg_971534_reg[3]' (FDE) to 'mult_91_reg_971528_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U102/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U102/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U102/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U102/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U102/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U41/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U41/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U41/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U41/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U41/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U40/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U40/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U40/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U40/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U84/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U84/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U84/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U84/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U91/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U91/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U91/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U91/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U91/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U129/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U129/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U129/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U129/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U129/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U96/buff0_reg, operation Mode is: (A*(B:0x1b))'.
DSP Report: register mul_16s_6ns_21_2_0_U96/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U96/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U96/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U96/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U92/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U92/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U92/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U92/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U92/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U108/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U108/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U108/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U108/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U108/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U164/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U164/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U164/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U164/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U164/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U76/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U76/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U76/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U76/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U76/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U75/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U75/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U75/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U75/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U75/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U90/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U90/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U90/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U90/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U166/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U166/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U166/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U166/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U166/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U43/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U43/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U43/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U43/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U43/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U116/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U116/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U116/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U116/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U116/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U60/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U60/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U60/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U60/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U60/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U86/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U86/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U86/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U86/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U86/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U52/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U52/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U52/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U52/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U52/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U141/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U141/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U141/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U141/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U141/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U79/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U79/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U79/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U79/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U79/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U88/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U88/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U88/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U88/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U88/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U170/buff0_reg, operation Mode is: (A''*(B:0x17))'.
DSP Report: register data_5_val_int_reg_reg is absorbed into DSP mul_16s_6ns_21_2_0_U170/buff0_reg.
DSP Report: register data_5_val_read_reg_971425_reg is absorbed into DSP mul_16s_6ns_21_2_0_U170/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U170/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U170/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U170/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U170/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U114/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U114/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U114/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U114/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U114/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U378/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U378/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U378/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U378/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U378/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U445/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U445/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U445/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U445/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U445/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U472/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U472/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U472/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U472/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U472/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U431/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U431/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U431/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U431/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U431/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U421/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U421/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U421/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U421/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U421/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U480/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U480/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U480/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U480/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U480/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U366/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U366/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U366/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U366/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U366/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U455/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U455/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U455/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U455/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U455/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U448/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U448/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U448/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U448/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U448/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U384/buff0_reg, operation Mode is: (A*(B:0x19))'.
DSP Report: register mul_16s_6ns_21_2_0_U384/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U384/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U384/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U384/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U454/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_51_val_read_reg_956078_reg is absorbed into DSP mul_16s_5ns_21_2_0_U454/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U454/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U454/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U454/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U454/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U467/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U467/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U467/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U467/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U467/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U489/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U489/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U489/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U489/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U489/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U386/buff0_reg, operation Mode is: (A2*(B:0x1d))'.
DSP Report: register data_51_val_read_reg_956078_reg is absorbed into DSP mul_16s_6ns_21_2_0_U386/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U386/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U386/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U386/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U386/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U459/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U459/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U459/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U459/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U459/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U479/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U479/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U479/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U479/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U479/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U382/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U382/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U382/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U382/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U382/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U405/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U405/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U405/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U405/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U405/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U358/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U358/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U358/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U358/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U358/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U404/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U404/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U404/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U404/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U404/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U374/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U374/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U374/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U374/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U374/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U420/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U420/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U420/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U420/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U420/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U439/buff0_reg, operation Mode is: (A*(B:0x3ffe5))'.
DSP Report: register mul_16s_6s_21_2_0_U439/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U439/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U439/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U439/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U395/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U395/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U395/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U395/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U395/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U356/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U356/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U356/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U356/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U356/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U474/buff0_reg, operation Mode is: (A2*(B:0x15))'.
DSP Report: register data_49_val_read_reg_956103_reg is absorbed into DSP mul_16s_6ns_21_2_0_U474/buff0_reg.
DSP Report: register mul_16s_6ns_21_2_0_U474/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U474/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U474/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U474/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U400/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U400/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U400/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U400/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U400/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U487/buff0_reg, operation Mode is: (A2*(B:0x3ffed))'.
DSP Report: register data_45_val_read_reg_956146_pp0_iter1_reg_reg is absorbed into DSP mul_16s_6s_21_2_0_U487/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U487/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U487/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U487/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U487/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U496/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U496/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U496/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U496/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U496/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U367/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U367/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U367/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U367/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U367/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U429/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U429/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U429/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U429/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U429/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U475/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U475/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U475/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U475/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U475/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U436/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_49_val_read_reg_956103_reg is absorbed into DSP mul_16s_5ns_21_2_0_U436/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U436/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U436/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U436/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U436/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U402/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U402/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U402/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U402/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U402/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U401/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U401/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U401/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U401/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U401/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U369/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U369/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U369/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U369/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U369/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U363/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_36_val_read_reg_956246_reg is absorbed into DSP mul_16s_5ns_21_2_0_U363/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U363/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U363/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U363/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U363/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U485/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U485/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U485/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U485/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U485/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U407/buff0_reg, operation Mode is: (A*(B:0x16))'.
DSP Report: register mul_16s_6ns_21_2_0_U407/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U407/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U407/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U407/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U488/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U488/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U488/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U488/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U488/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U453/buff0_reg, operation Mode is: (A*(B:0x3ffeb))'.
DSP Report: register mul_16s_6s_21_2_0_U453/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U453/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U453/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U453/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U490/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U490/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U490/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U490/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U490/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U383/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U383/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U383/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U383/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U383/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U381/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_50_val_read_reg_956091_reg is absorbed into DSP mul_16s_5ns_21_2_0_U381/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U381/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U381/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U381/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U381/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U414/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U414/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U414/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U414/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U414/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U463/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U463/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U463/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U463/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U463/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U438/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U438/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U438/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U438/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U438/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U456/buff0_reg, operation Mode is: (A*(B:0x1a))'.
DSP Report: register mul_16s_6ns_21_2_0_U456/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U456/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U456/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U456/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U440/buff0_reg, operation Mode is: (A*(B:0x15))'.
DSP Report: register mul_16s_6ns_21_2_0_U440/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U440/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U440/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U440/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U457/buff0_reg, operation Mode is: (A*(B:0x3ffe6))'.
DSP Report: register mul_16s_6s_21_2_0_U457/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U457/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U457/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U457/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U418/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U418/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U418/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U418/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U418/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U437/buff0_reg, operation Mode is: (A2*(B:0x3ffea))'.
DSP Report: register data_50_val_read_reg_956091_reg is absorbed into DSP mul_16s_6s_21_2_0_U437/buff0_reg.
DSP Report: register mul_16s_6s_21_2_0_U437/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U437/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U437/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U437/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U408/buff0_reg, operation Mode is: (A*(B:0x3ffe7))'.
DSP Report: register mul_16s_6s_21_2_0_U408/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U408/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U408/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U408/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U470/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U470/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U470/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U470/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U470/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U443/buff0_reg, operation Mode is: (A*(B:0x13))'.
DSP Report: register mul_16s_6ns_21_2_0_U443/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U443/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U443/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U443/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U501/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U501/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U501/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U501/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U501/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U389/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U389/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U389/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U389/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U389/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U368/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U368/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U368/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U368/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U368/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U476/buff0_reg, operation Mode is: (A*(B:0x3ffe3))'.
DSP Report: register mul_16s_6s_21_2_0_U476/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U476/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U476/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U476/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U354/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U354/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U354/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U354/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U354/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U497/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U497/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U497/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U497/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U497/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U411/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U411/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U411/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U411/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U411/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U493/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U493/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U493/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U493/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U493/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U492/buff0_reg, operation Mode is: (A*(B:0x3ffea))'.
DSP Report: register mul_16s_6s_21_2_0_U492/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U492/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U492/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U492/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U423/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U423/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U423/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U423/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U423/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U477/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_14_val_read_reg_956496_reg is absorbed into DSP mul_16s_5ns_21_2_0_U477/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U477/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U477/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U477/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U477/buff0_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U433/buff0_reg, operation Mode is: (A2*(B:0xd))'.
DSP Report: register data_16_val_read_reg_956473_reg is absorbed into DSP mul_16s_5ns_21_2_0_U433/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U433/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U433/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U433/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U433/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U371/buff0_reg, operation Mode is: (A*(B:0xd))'.
DSP Report: register mul_16s_5ns_21_2_0_U371/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U371/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U371/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U371/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U416/buff0_reg, operation Mode is: (A*(B:0x17))'.
DSP Report: register mul_16s_6ns_21_2_0_U416/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U416/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U416/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U416/buff0_reg.
DSP Report: Generating DSP mul_16s_6ns_21_2_0_U413/buff0_reg, operation Mode is: (A*(B:0x1d))'.
DSP Report: register mul_16s_6ns_21_2_0_U413/buff0_reg is absorbed into DSP mul_16s_6ns_21_2_0_U413/buff0_reg.
DSP Report: operator mul_16s_6ns_21_2_0_U413/tmp_product is absorbed into DSP mul_16s_6ns_21_2_0_U413/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U419/buff0_reg, operation Mode is: (A*(B:0x3ffed))'.
DSP Report: register mul_16s_6s_21_2_0_U419/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U419/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U419/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U419/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U478/buff0_reg, operation Mode is: (A2*(B:0xb))'.
DSP Report: register data_15_val_read_reg_956485_reg is absorbed into DSP mul_16s_5ns_21_2_0_U478/buff0_reg.
DSP Report: register mul_16s_5ns_21_2_0_U478/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U478/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U478/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U478/buff0_reg.
DSP Report: Generating DSP mul_16s_6s_21_2_0_U410/buff0_reg, operation Mode is: (A*(B:0x3ffe9))'.
DSP Report: register mul_16s_6s_21_2_0_U410/buff0_reg is absorbed into DSP mul_16s_6s_21_2_0_U410/buff0_reg.
DSP Report: operator mul_16s_6s_21_2_0_U410/tmp_product is absorbed into DSP mul_16s_6s_21_2_0_U410/buff0_reg.
DSP Report: Generating DSP mul_16s_5ns_21_2_0_U399/buff0_reg, operation Mode is: (A*(B:0xb))'.
DSP Report: register mul_16s_5ns_21_2_0_U399/buff0_reg is absorbed into DSP mul_16s_5ns_21_2_0_U399/buff0_reg.
DSP Report: operator mul_16s_5ns_21_2_0_U399/tmp_product is absorbed into DSP mul_16s_5ns_21_2_0_U399/buff0_reg.
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_30_reg_55041_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_274_reg_55764_reg[8] )
INFO: [Synth 8-4471] merging register 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_296/ap_CS_fsm_reg[0:0]' into 'ap_CS_fsm_reg[0:0]' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s.vhd:418]
INFO: [Synth 8-4471] merging register 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/ap_CS_fsm_reg[0:0]' into 'ap_CS_fsm_reg[0:0]' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2_5_6bit_new/hls_outputs/hls_model_trial_147/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.vhd:295]
DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_5ns_21_2_0_U230/buff0_reg, operation Mode is: (A''*(B:0xb))'.
DSP Report: register x_local_read_reg_2372_pp0_iter2_reg_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_5ns_21_2_0_U230/buff0_reg.
DSP Report: register x_local_read_reg_2372_pp0_iter3_reg_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_5ns_21_2_0_U230/buff0_reg.
DSP Report: register grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_5ns_21_2_0_U230/buff0_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_5ns_21_2_0_U230/buff0_reg.
DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_5ns_21_2_0_U230/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_5ns_21_2_0_U230/buff0_reg.
DSP Report: Generating DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_6ns_21_2_0_U231/buff0_reg, operation Mode is: (ACIN2*(B:0x1a))'.
DSP Report: register x_local_read_reg_2372_pp0_iter3_reg_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_6ns_21_2_0_U231/buff0_reg.
DSP Report: register grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_6ns_21_2_0_U231/buff0_reg is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_6ns_21_2_0_U231/buff0_reg.
DSP Report: operator grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_6ns_21_2_0_U231/tmp_product is absorbed into DSP grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_6ns_21_2_0_U231/buff0_reg.
WARNING: [Synth 8-3917] design myproject__GCB2 has port O15[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O15[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O15[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O15[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O15[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O15[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O15[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O15[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O16[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O16[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O16[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O16[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O16[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O16[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O16[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O16[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O17[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O17[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O17[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O17[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O17[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O17[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O17[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O17[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O18[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O18[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O18[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O18[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O18[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O18[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O18[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O18[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O19[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O19[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O19[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O19[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O19[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O19[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O19[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O19[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O20[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O20[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O20[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O20[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O20[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O20[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O20[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O20[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O21[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O21[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O21[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O21[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O21[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O21[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O21[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O21[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O22[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O22[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O22[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O22[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O22[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O22[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O22[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O22[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O23[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O23[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O23[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O23[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O23[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O23[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O23[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O23[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O24[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O24[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O24[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O24[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O24[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O24[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O24[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O24[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O25[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O25[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O25[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O25[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O25[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O25[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O25[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O25[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O26[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O26[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O26[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O26[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O26[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O26[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O26[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O26[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O27[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O27[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O27[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GCB2 has port O27[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_440/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:12 . Memory (MB): peak = 2791.504 ; gain = 1111.512 ; free physical = 67952 ; free virtual = 84748
---------------------------------------------------------------------------------
 Sort Area is myproject__GCB2 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_5ns_21_2_0_U230/buff0_reg_0 : 0 0 : 204 512 : Used 1 time 0
 Sort Area is myproject__GCB2 grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/mul_16s_5ns_21_2_0_U230/buff0_reg_0 : 0 1 : 308 512 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB1 mul_16s_6ns_21_2_0_U386/buff0_reg_a : 0 0 : 308 308 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U170/buff0_reg_2 : 0 0 : 298 298 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_6s_21_2_0_U360/buff0_reg_28 : 0 0 : 298 298 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_6s_21_2_0_U415/buff0_reg_21 : 0 0 : 298 298 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB14 mul_16s_6s_21_2_0_U426/buff0_reg_30 : 0 0 : 298 298 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6ns_21_2_0_U164/buff0_reg_2 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6ns_21_2_0_U166/buff0_reg_7 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6ns_21_2_0_U43/buff0_reg_8 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6ns_21_2_0_U52/buff0_reg_c : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6ns_21_2_0_U75/buff0_reg_5 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U79/buff0_reg_0 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_6ns_21_2_0_U88/buff0_reg_4 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6ns_21_2_0_U90/buff0_reg_6 : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6s_21_2_0_U60/buff0_reg_a : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_6s_21_2_0_U86/buff0_reg_b : 0 0 : 292 292 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6s_21_2_0_U109/buff0_reg_a : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U115/buff0_reg_b : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U119/buff0_reg_d : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U140/buff0_reg_13 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U153/buff0_reg_18 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_6s_21_2_0_U355/buff0_reg_2a : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6s_21_2_0_U437/buff0_reg_10 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U63/buff0_reg_14 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6s_21_2_0_U83/buff0_reg_12 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U87/buff0_reg_6 : 0 0 : 282 282 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U130/buff0_reg_a : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U152/buff0_reg_4 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U175/buff0_reg_7 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6ns_21_2_0_U407/buff0_reg_0 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6ns_21_2_0_U438/buff0_reg_d : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6ns_21_2_0_U440/buff0_reg_b : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6ns_21_2_0_U456/buff0_reg_c : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6ns_21_2_0_U463/buff0_reg_e : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6ns_21_2_0_U488/buff0_reg_4 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6ns_21_2_0_U72/buff0_reg_5 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U123/buff0_reg_2 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6s_21_2_0_U383/buff0_reg_5 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6s_21_2_0_U408/buff0_reg_13 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6s_21_2_0_U414/buff0_reg_a : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6s_21_2_0_U418/buff0_reg_12 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6s_21_2_0_U453/buff0_reg_7 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_6s_21_2_0_U457/buff0_reg_f : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_6s_21_2_0_U99/buff0_reg_6 : 0 0 : 269 269 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6ns_21_2_0_U474/buff0_reg_4 : 0 0 : 267 267 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U487/buff0_reg_7 : 0 0 : 267 267 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U106/buff0_reg_1c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U112/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6ns_21_2_0_U113/buff0_reg_14 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_6ns_21_2_0_U118/buff0_reg_e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U120/buff0_reg_19 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U126/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U134/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U135/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6ns_21_2_0_U136/buff0_reg_19 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6ns_21_2_0_U143/buff0_reg_1b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U144/buff0_reg_10 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U146/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U157/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_6ns_21_2_0_U160/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U169/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6ns_21_2_0_U181/buff0_reg_1b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U185/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6ns_21_2_0_U362/buff0_reg_1d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_6ns_21_2_0_U370/buff0_reg_2b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6ns_21_2_0_U379/buff0_reg_1e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_6ns_21_2_0_U382/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB1 mul_16s_6ns_21_2_0_U384/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_6ns_21_2_0_U391/buff0_reg_2d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_6ns_21_2_0_U395/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6ns_21_2_0_U402/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 mul_16s_6ns_21_2_0_U413/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 mul_16s_6ns_21_2_0_U416/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6ns_21_2_0_U429/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6ns_21_2_0_U443/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_6ns_21_2_0_U450/buff0_reg_1c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6ns_21_2_0_U475/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_6ns_21_2_0_U479/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_6ns_21_2_0_U483/buff0_reg_2e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB1 mul_16s_6ns_21_2_0_U489/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U55/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6ns_21_2_0_U56/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U58/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_6ns_21_2_0_U65/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6ns_21_2_0_U71/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U73/buff0_reg_d : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U84/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6ns_21_2_0_U89/buff0_reg_e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U91/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U92/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6ns_21_2_0_U96/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U101/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U102/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U117/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6s_21_2_0_U125/buff0_reg_11 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U132/buff0_reg_e : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U149/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6s_21_2_0_U151/buff0_reg_5 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U154/buff0_reg_f : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U167/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB12 mul_16s_6s_21_2_0_U171/buff0_reg_1a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U173/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_6s_21_2_0_U178/buff0_reg_f : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U179/buff0_reg_c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U356/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_6s_21_2_0_U359/buff0_reg_2c : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB1 mul_16s_6s_21_2_0_U366/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U367/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U368/buff0_reg_4 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_6s_21_2_0_U374/buff0_reg_8 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB14 mul_16s_6s_21_2_0_U397/buff0_reg_35 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U40/buff0_reg_3 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_6s_21_2_0_U401/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_6s_21_2_0_U404/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_6s_21_2_0_U41/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB11 mul_16s_6s_21_2_0_U410/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 mul_16s_6s_21_2_0_U419/buff0_reg_7 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_6s_21_2_0_U420/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_6s_21_2_0_U439/buff0_reg_a : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U44/buff0_reg_12 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_6s_21_2_0_U45/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB1 mul_16s_6s_21_2_0_U467/buff0_reg_9 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB14 mul_16s_6s_21_2_0_U469/buff0_reg_32 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U476/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB1 mul_16s_6s_21_2_0_U480/buff0_reg_0 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_6s_21_2_0_U492/buff0_reg_b : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_6s_21_2_0_U496/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_6s_21_2_0_U57/buff0_reg_2 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_6s_21_2_0_U61/buff0_reg_15 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_6s_21_2_0_U66/buff0_reg_6 : 0 0 : 266 266 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_6ns_21_2_0_U431/buff0_reg_5 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_6ns_21_2_0_U472/buff0_reg_3 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_6s_21_2_0_U421/buff0_reg_6 : 0 0 : 251 251 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_5ns_21_2_0_U187/buff0_reg_16 : 0 0 : 189 189 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB14 mul_16s_5ns_21_2_0_U427/buff0_reg_36 : 0 0 : 189 189 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB13 mul_16s_5ns_21_2_0_U462/buff0_reg_2f : 0 0 : 189 189 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_5ns_21_2_0_U51/buff0_reg_f : 0 0 : 189 189 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_5ns_21_2_0_U74/buff0_reg_17 : 0 0 : 189 189 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U110/buff0_reg_5 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U137/buff0_reg_8 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U189/buff0_reg_16 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_5ns_21_2_0_U363/buff0_reg_5 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_5ns_21_2_0_U381/buff0_reg_8 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB1 mul_16s_5ns_21_2_0_U454/buff0_reg_6 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U477/buff0_reg_d : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U62/buff0_reg_11 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U93/buff0_reg_0 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U95/buff0_reg_5 : 0 0 : 188 188 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_5ns_21_2_0_U388/buff0_reg_26 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 mul_16s_5ns_21_2_0_U433/buff0_reg_2 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB14 mul_16s_5ns_21_2_0_U435/buff0_reg_31 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_5ns_21_2_0_U436/buff0_reg_b : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 mul_16s_5ns_21_2_0_U478/buff0_reg_8 : 0 0 : 173 173 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U108/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U111/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13 mul_16s_5ns_21_2_0_U114/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U116/buff0_reg_9 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_5ns_21_2_0_U121/buff0_reg_18 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U128/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U139/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U141/buff0_reg_d : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U155/buff0_reg_c : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U156/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U159/buff0_reg_b : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB3 mul_16s_5ns_21_2_0_U162/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U163/buff0_reg_a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB9 mul_16s_5ns_21_2_0_U168/buff0_reg_d : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U176/buff0_reg_10 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5 mul_16s_5ns_21_2_0_U177/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB2 mul_16s_5ns_21_2_0_U186/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U354/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_5ns_21_2_0_U358/buff0_reg_7 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_5ns_21_2_0_U385/buff0_reg_29 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U389/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB11 mul_16s_5ns_21_2_0_U399/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_5ns_21_2_0_U405/buff0_reg_5 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U411/buff0_reg_9 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB8 mul_16s_5ns_21_2_0_U417/buff0_reg_1f : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U423/buff0_reg_c : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_5ns_21_2_0_U430/buff0_reg_23 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB14 mul_16s_5ns_21_2_0_U444/buff0_reg_33 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_5ns_21_2_0_U447/buff0_reg_24 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB12 mul_16s_5ns_21_2_0_U449/buff0_reg_25 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB9 mul_16s_5ns_21_2_0_U458/buff0_reg_20 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB2 mul_16s_5ns_21_2_0_U459/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_5ns_21_2_0_U470/buff0_reg_14 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_5ns_21_2_0_U485/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5 mul_16s_5ns_21_2_0_U490/buff0_reg_6 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U493/buff0_reg_a : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U497/buff0_reg_8 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB14 mul_16s_5ns_21_2_0_U498/buff0_reg_34 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6 mul_16s_5ns_21_2_0_U501/buff0_reg_2 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB11 mul_16s_5ns_21_2_0_U54/buff0_reg_13 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB10 mul_16s_5ns_21_2_0_U76/buff0_reg_4 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB6 mul_16s_5ns_21_2_0_U80/buff0_reg_9 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB7 mul_16s_5ns_21_2_0_U98/buff0_reg_0 : 0 0 : 172 172 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U107/buff0_reg_15 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U124/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB8 mul_16s_5ns_21_2_0_U129/buff0_reg_6 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4 mul_16s_5ns_21_2_0_U369/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 mul_16s_5ns_21_2_0_U371/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U378/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3 mul_16s_5ns_21_2_0_U400/buff0_reg_2 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB0 mul_16s_5ns_21_2_0_U445/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB1 mul_16s_5ns_21_2_0_U448/buff0_reg_5 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB1 mul_16s_5ns_21_2_0_U455/buff0_reg_3 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U64/buff0_reg_1d : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U67/buff0_reg_1a : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U77/buff0_reg_17 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U81/buff0_reg_7 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB4 mul_16s_5ns_21_2_0_U82/buff0_reg_0 : 0 0 : 157 157 : Used 1 time 0
 Sort Area is myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0 mul_16s_5ns_21_2_0_U97/buff0_reg_9 : 0 0 : 157 157 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A''*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A''*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A''*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A''*(B:0x3ffeb))' | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A''*(B:0x3ffed))' | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A''*(B:0xd))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A''*(B:0x3ffe9))' | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject                                                                        | (A''*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | (A2*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | (A2*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | (A2*(B:0x3ffe5))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | (A2*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | (A2*(B:0x3ffe9))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | (A2*(B:0x3ffeb))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5   | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1b))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13  | (A''*(B:0x17))'    | 16     | 6      | -      | -      | 22     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x19))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB1  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB1  | (A2*(B:0x1d))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe5))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3  | (A2*(B:0x15))'     | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3  | (A2*(B:0x3ffed))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3  | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x16))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffeb))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1a))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x15))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe6))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5  | (A2*(B:0x3ffea))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe7))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x13))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe3))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffea))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6  | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 | (A2*(B:0xd))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xd))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x17))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6ns_21_2_0                                                     | (A*(B:0x1d))'      | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffed))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 | (A2*(B:0xb))'      | 16     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_6s_21_2_0                                                      | (A*(B:0x3ffe9))'   | 16     | 6      | -      | -      | 22     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject_mul_16s_5ns_21_2_0                                                     | (A*(B:0xb))'       | 16     | 5      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|myproject__GCB2                                                                  | (A''*(B:0xb))'     | 16     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|myproject__GCB2                                                                  | (ACIN2*(B:0x1a))'  | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+---------------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:25 . Memory (MB): peak = 2791.504 ; gain = 1111.512 ; free physical = 66072 ; free virtual = 83000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:01:31 . Memory (MB): peak = 2799.508 ; gain = 1119.516 ; free physical = 65798 ; free virtual = 82767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:46 . Memory (MB): peak = 2972.719 ; gain = 1292.727 ; free physical = 65174 ; free virtual = 82272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:47 . Memory (MB): peak = 2972.719 ; gain = 1292.727 ; free physical = 65176 ; free virtual = 82274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:01:56 . Memory (MB): peak = 2972.719 ; gain = 1292.727 ; free physical = 77231 ; free virtual = 94262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:01:56 . Memory (MB): peak = 2972.719 ; gain = 1292.727 ; free physical = 77231 ; free virtual = 94263
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:57 . Memory (MB): peak = 2972.719 ; gain = 1292.727 ; free physical = 77192 ; free virtual = 94223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:58 . Memory (MB): peak = 2972.719 ; gain = 1292.727 ; free physical = 77193 ; free virtual = 94225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_376/data_3_val_read_reg_956626_pp0_iter2_reg_reg[9] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|myproject   | nModule_read_reg_2367_pp0_iter3_reg_reg[15]                                                                                 | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238/data_1_val_read_reg_988_reg[3]                  | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+-----------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|myproject__GCB2                                                                  | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject__GCB2                                                                  | ((A'*B)')'  | 0      | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB4  | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 10     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 10     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 10     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 10     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5  | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 10     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A'*B)')'  | 10     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3  | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 10     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 10     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB1  | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 10     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 10     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB6  | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB10 | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 10     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB1  | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3  | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 10     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 10     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB5  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 10     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s__GB3  | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 10     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB5   | ((A''*B)')' | 30     | 4      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_5ns_21_2_0                                                     | ((A'*B)')'  | 30     | 4      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB13  | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A'*B)')'  | 30     | 5      | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6ns_21_2_0                                                     | ((A''*B)')' | 30     | 5      | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|myproject                                                                        | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s__GB0   | ((A''*B)')' | 30     | 18     | -      | -      | 21     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|myproject_mul_16s_6s_21_2_0                                                      | ((A'*B)')'  | 30     | 18     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+---------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  | 18186|
|3     |DSP48E1 |   213|
|4     |LUT1    |  8068|
|5     |LUT2    | 33159|
|6     |LUT3    | 19988|
|7     |LUT4    | 19413|
|8     |LUT5    |  1002|
|9     |LUT6    |  1434|
|10    |SRL16E  |    40|
|11    |FDRE    | 69138|
|12    |IBUF    |   600|
|13    |OBUF    |    12|
+------+--------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 171254|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_fu_238 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s |    882|
|3     |    mul_16s_5ns_21_2_0_U230                                                   |myproject_mul_16s_5ns_21_2_0_334                                           |     41|
|4     |    mul_16s_5s_21_2_0_U229                                                    |myproject_mul_16s_5s_21_2_0_335                                            |     72|
|5     |    mul_16s_6ns_21_2_0_U231                                                   |myproject_mul_16s_6ns_21_2_0_336                                           |     10|
|6     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s_fu_376 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config16_s |  72094|
|7     |    mul_16s_5ns_21_2_0_U363                                                   |myproject_mul_16s_5ns_21_2_0_188                                           |     35|
|8     |    mul_16s_5ns_21_2_0_U417                                                   |myproject_mul_16s_5ns_21_2_0_200                                           |      2|
|9     |    mul_16s_5ns_21_2_0_U354                                                   |myproject_mul_16s_5ns_21_2_0_186                                           |     21|
|10    |    mul_16s_5ns_21_2_0_U358                                                   |myproject_mul_16s_5ns_21_2_0_187                                           |      1|
|11    |    mul_16s_5ns_21_2_0_U369                                                   |myproject_mul_16s_5ns_21_2_0_189                                           |     21|
|12    |    mul_16s_5ns_21_2_0_U371                                                   |myproject_mul_16s_5ns_21_2_0_190                                           |     21|
|13    |    mul_16s_5ns_21_2_0_U378                                                   |myproject_mul_16s_5ns_21_2_0_191                                           |     55|
|14    |    mul_16s_5ns_21_2_0_U381                                                   |myproject_mul_16s_5ns_21_2_0_192                                           |     35|
|15    |    mul_16s_5ns_21_2_0_U385                                                   |myproject_mul_16s_5ns_21_2_0_193                                           |      1|
|16    |    mul_16s_5ns_21_2_0_U388                                                   |myproject_mul_16s_5ns_21_2_0_194                                           |     35|
|17    |    mul_16s_5ns_21_2_0_U389                                                   |myproject_mul_16s_5ns_21_2_0_195                                           |     21|
|18    |    mul_16s_5ns_21_2_0_U399                                                   |myproject_mul_16s_5ns_21_2_0_196                                           |     21|
|19    |    mul_16s_5ns_21_2_0_U400                                                   |myproject_mul_16s_5ns_21_2_0_197                                           |     21|
|20    |    mul_16s_5ns_21_2_0_U405                                                   |myproject_mul_16s_5ns_21_2_0_198                                           |     35|
|21    |    mul_16s_5ns_21_2_0_U411                                                   |myproject_mul_16s_5ns_21_2_0_199                                           |     35|
|22    |    mul_16s_5ns_21_2_0_U423                                                   |myproject_mul_16s_5ns_21_2_0_201                                           |     21|
|23    |    mul_16s_5ns_21_2_0_U427                                                   |myproject_mul_16s_5ns_21_2_0_202                                           |     22|
|24    |    mul_16s_5ns_21_2_0_U430                                                   |myproject_mul_16s_5ns_21_2_0_203                                           |     21|
|25    |    mul_16s_5ns_21_2_0_U433                                                   |myproject_mul_16s_5ns_21_2_0_204                                           |     35|
|26    |    mul_16s_5ns_21_2_0_U435                                                   |myproject_mul_16s_5ns_21_2_0_205                                           |     21|
|27    |    mul_16s_5ns_21_2_0_U436                                                   |myproject_mul_16s_5ns_21_2_0_206                                           |     21|
|28    |    mul_16s_5ns_21_2_0_U444                                                   |myproject_mul_16s_5ns_21_2_0_207                                           |     35|
|29    |    mul_16s_5ns_21_2_0_U445                                                   |myproject_mul_16s_5ns_21_2_0_208                                           |      2|
|30    |    mul_16s_5ns_21_2_0_U447                                                   |myproject_mul_16s_5ns_21_2_0_209                                           |     21|
|31    |    mul_16s_5ns_21_2_0_U448                                                   |myproject_mul_16s_5ns_21_2_0_210                                           |     35|
|32    |    mul_16s_5ns_21_2_0_U449                                                   |myproject_mul_16s_5ns_21_2_0_211                                           |     21|
|33    |    mul_16s_5ns_21_2_0_U454                                                   |myproject_mul_16s_5ns_21_2_0_212                                           |     19|
|34    |    mul_16s_5ns_21_2_0_U455                                                   |myproject_mul_16s_5ns_21_2_0_213                                           |     21|
|35    |    mul_16s_5ns_21_2_0_U458                                                   |myproject_mul_16s_5ns_21_2_0_214                                           |     35|
|36    |    mul_16s_5ns_21_2_0_U459                                                   |myproject_mul_16s_5ns_21_2_0_215                                           |     41|
|37    |    mul_16s_5ns_21_2_0_U462                                                   |myproject_mul_16s_5ns_21_2_0_216                                           |     35|
|38    |    mul_16s_5ns_21_2_0_U470                                                   |myproject_mul_16s_5ns_21_2_0_217                                           |     35|
|39    |    mul_16s_5ns_21_2_0_U477                                                   |myproject_mul_16s_5ns_21_2_0_218                                           |     21|
|40    |    mul_16s_5ns_21_2_0_U478                                                   |myproject_mul_16s_5ns_21_2_0_219                                           |     56|
|41    |    mul_16s_5ns_21_2_0_U485                                                   |myproject_mul_16s_5ns_21_2_0_220                                           |     35|
|42    |    mul_16s_5ns_21_2_0_U490                                                   |myproject_mul_16s_5ns_21_2_0_221                                           |     35|
|43    |    mul_16s_5ns_21_2_0_U493                                                   |myproject_mul_16s_5ns_21_2_0_222                                           |     35|
|44    |    mul_16s_5ns_21_2_0_U497                                                   |myproject_mul_16s_5ns_21_2_0_223                                           |     35|
|45    |    mul_16s_5ns_21_2_0_U498                                                   |myproject_mul_16s_5ns_21_2_0_224                                           |     21|
|46    |    mul_16s_5ns_21_2_0_U501                                                   |myproject_mul_16s_5ns_21_2_0_225                                           |     35|
|47    |    mul_16s_5s_21_2_0_U357                                                    |myproject_mul_16s_5s_21_2_0_226                                            |     52|
|48    |    mul_16s_5s_21_2_0_U361                                                    |myproject_mul_16s_5s_21_2_0_227                                            |     52|
|49    |    mul_16s_5s_21_2_0_U364                                                    |myproject_mul_16s_5s_21_2_0_228                                            |     61|
|50    |    mul_16s_5s_21_2_0_U365                                                    |myproject_mul_16s_5s_21_2_0_229                                            |     34|
|51    |    mul_16s_5s_21_2_0_U372                                                    |myproject_mul_16s_5s_21_2_0_230                                            |     52|
|52    |    mul_16s_5s_21_2_0_U373                                                    |myproject_mul_16s_5s_21_2_0_231                                            |     34|
|53    |    mul_16s_5s_21_2_0_U375                                                    |myproject_mul_16s_5s_21_2_0_232                                            |     34|
|54    |    mul_16s_5s_21_2_0_U376                                                    |myproject_mul_16s_5s_21_2_0_233                                            |     52|
|55    |    mul_16s_5s_21_2_0_U377                                                    |myproject_mul_16s_5s_21_2_0_234                                            |     30|
|56    |    mul_16s_5s_21_2_0_U380                                                    |myproject_mul_16s_5s_21_2_0_235                                            |     52|
|57    |    mul_16s_5s_21_2_0_U387                                                    |myproject_mul_16s_5s_21_2_0_236                                            |     30|
|58    |    mul_16s_5s_21_2_0_U390                                                    |myproject_mul_16s_5s_21_2_0_237                                            |     56|
|59    |    mul_16s_5s_21_2_0_U392                                                    |myproject_mul_16s_5s_21_2_0_238                                            |     52|
|60    |    mul_16s_5s_21_2_0_U393                                                    |myproject_mul_16s_5s_21_2_0_239                                            |     30|
|61    |    mul_16s_5s_21_2_0_U394                                                    |myproject_mul_16s_5s_21_2_0_240                                            |     30|
|62    |    mul_16s_5s_21_2_0_U396                                                    |myproject_mul_16s_5s_21_2_0_241                                            |     52|
|63    |    mul_16s_5s_21_2_0_U398                                                    |myproject_mul_16s_5s_21_2_0_242                                            |     30|
|64    |    mul_16s_5s_21_2_0_U403                                                    |myproject_mul_16s_5s_21_2_0_243                                            |     30|
|65    |    mul_16s_5s_21_2_0_U406                                                    |myproject_mul_16s_5s_21_2_0_244                                            |     52|
|66    |    mul_16s_5s_21_2_0_U409                                                    |myproject_mul_16s_5s_21_2_0_245                                            |     42|
|67    |    mul_16s_5s_21_2_0_U412                                                    |myproject_mul_16s_5s_21_2_0_246                                            |     30|
|68    |    mul_16s_5s_21_2_0_U422                                                    |myproject_mul_16s_5s_21_2_0_247                                            |     56|
|69    |    mul_16s_5s_21_2_0_U424                                                    |myproject_mul_16s_5s_21_2_0_248                                            |     42|
|70    |    mul_16s_5s_21_2_0_U425                                                    |myproject_mul_16s_5s_21_2_0_249                                            |     56|
|71    |    mul_16s_5s_21_2_0_U428                                                    |myproject_mul_16s_5s_21_2_0_250                                            |     56|
|72    |    mul_16s_5s_21_2_0_U432                                                    |myproject_mul_16s_5s_21_2_0_251                                            |     56|
|73    |    mul_16s_5s_21_2_0_U434                                                    |myproject_mul_16s_5s_21_2_0_252                                            |     56|
|74    |    mul_16s_5s_21_2_0_U441                                                    |myproject_mul_16s_5s_21_2_0_253                                            |     56|
|75    |    mul_16s_5s_21_2_0_U442                                                    |myproject_mul_16s_5s_21_2_0_254                                            |     30|
|76    |    mul_16s_5s_21_2_0_U446                                                    |myproject_mul_16s_5s_21_2_0_255                                            |     34|
|77    |    mul_16s_5s_21_2_0_U451                                                    |myproject_mul_16s_5s_21_2_0_256                                            |     30|
|78    |    mul_16s_5s_21_2_0_U452                                                    |myproject_mul_16s_5s_21_2_0_257                                            |     52|
|79    |    mul_16s_5s_21_2_0_U460                                                    |myproject_mul_16s_5s_21_2_0_258                                            |     30|
|80    |    mul_16s_5s_21_2_0_U461                                                    |myproject_mul_16s_5s_21_2_0_259                                            |     52|
|81    |    mul_16s_5s_21_2_0_U464                                                    |myproject_mul_16s_5s_21_2_0_260                                            |     34|
|82    |    mul_16s_5s_21_2_0_U465                                                    |myproject_mul_16s_5s_21_2_0_261                                            |     52|
|83    |    mul_16s_5s_21_2_0_U466                                                    |myproject_mul_16s_5s_21_2_0_262                                            |     56|
|84    |    mul_16s_5s_21_2_0_U468                                                    |myproject_mul_16s_5s_21_2_0_263                                            |     30|
|85    |    mul_16s_5s_21_2_0_U471                                                    |myproject_mul_16s_5s_21_2_0_264                                            |     30|
|86    |    mul_16s_5s_21_2_0_U473                                                    |myproject_mul_16s_5s_21_2_0_265                                            |     34|
|87    |    mul_16s_5s_21_2_0_U481                                                    |myproject_mul_16s_5s_21_2_0_266                                            |     34|
|88    |    mul_16s_5s_21_2_0_U482                                                    |myproject_mul_16s_5s_21_2_0_267                                            |     34|
|89    |    mul_16s_5s_21_2_0_U484                                                    |myproject_mul_16s_5s_21_2_0_268                                            |     30|
|90    |    mul_16s_5s_21_2_0_U486                                                    |myproject_mul_16s_5s_21_2_0_269                                            |     34|
|91    |    mul_16s_5s_21_2_0_U491                                                    |myproject_mul_16s_5s_21_2_0_270                                            |     56|
|92    |    mul_16s_5s_21_2_0_U494                                                    |myproject_mul_16s_5s_21_2_0_271                                            |     30|
|93    |    mul_16s_5s_21_2_0_U495                                                    |myproject_mul_16s_5s_21_2_0_272                                            |     30|
|94    |    mul_16s_5s_21_2_0_U499                                                    |myproject_mul_16s_5s_21_2_0_273                                            |     34|
|95    |    mul_16s_5s_21_2_0_U500                                                    |myproject_mul_16s_5s_21_2_0_274                                            |     30|
|96    |    mul_16s_6ns_21_2_0_U362                                                   |myproject_mul_16s_6ns_21_2_0_275                                           |     32|
|97    |    mul_16s_6ns_21_2_0_U370                                                   |myproject_mul_16s_6ns_21_2_0_276                                           |     35|
|98    |    mul_16s_6ns_21_2_0_U379                                                   |myproject_mul_16s_6ns_21_2_0_277                                           |     22|
|99    |    mul_16s_6ns_21_2_0_U382                                                   |myproject_mul_16s_6ns_21_2_0_278                                           |     35|
|100   |    mul_16s_6ns_21_2_0_U384                                                   |myproject_mul_16s_6ns_21_2_0_279                                           |     35|
|101   |    mul_16s_6ns_21_2_0_U386                                                   |myproject_mul_16s_6ns_21_2_0_280                                           |      2|
|102   |    mul_16s_6ns_21_2_0_U391                                                   |myproject_mul_16s_6ns_21_2_0_281                                           |     21|
|103   |    mul_16s_6ns_21_2_0_U395                                                   |myproject_mul_16s_6ns_21_2_0_282                                           |     21|
|104   |    mul_16s_6ns_21_2_0_U402                                                   |myproject_mul_16s_6ns_21_2_0_283                                           |     21|
|105   |    mul_16s_6ns_21_2_0_U407                                                   |myproject_mul_16s_6ns_21_2_0_284                                           |     21|
|106   |    mul_16s_6ns_21_2_0_U413                                                   |myproject_mul_16s_6ns_21_2_0_285                                           |     21|
|107   |    mul_16s_6ns_21_2_0_U416                                                   |myproject_mul_16s_6ns_21_2_0_286                                           |     21|
|108   |    mul_16s_6ns_21_2_0_U429                                                   |myproject_mul_16s_6ns_21_2_0_287                                           |     21|
|109   |    mul_16s_6ns_21_2_0_U431                                                   |myproject_mul_16s_6ns_21_2_0_288                                           |     35|
|110   |    mul_16s_6ns_21_2_0_U438                                                   |myproject_mul_16s_6ns_21_2_0_289                                           |      2|
|111   |    mul_16s_6ns_21_2_0_U440                                                   |myproject_mul_16s_6ns_21_2_0_290                                           |     21|
|112   |    mul_16s_6ns_21_2_0_U443                                                   |myproject_mul_16s_6ns_21_2_0_291                                           |     35|
|113   |    mul_16s_6ns_21_2_0_U450                                                   |myproject_mul_16s_6ns_21_2_0_292                                           |     37|
|114   |    mul_16s_6ns_21_2_0_U456                                                   |myproject_mul_16s_6ns_21_2_0_293                                           |      1|
|115   |    mul_16s_6ns_21_2_0_U463                                                   |myproject_mul_16s_6ns_21_2_0_294                                           |     34|
|116   |    mul_16s_6ns_21_2_0_U472                                                   |myproject_mul_16s_6ns_21_2_0_295                                           |     14|
|117   |    mul_16s_6ns_21_2_0_U474                                                   |myproject_mul_16s_6ns_21_2_0_296                                           |     35|
|118   |    mul_16s_6ns_21_2_0_U475                                                   |myproject_mul_16s_6ns_21_2_0_297                                           |     21|
|119   |    mul_16s_6ns_21_2_0_U479                                                   |myproject_mul_16s_6ns_21_2_0_298                                           |     35|
|120   |    mul_16s_6ns_21_2_0_U483                                                   |myproject_mul_16s_6ns_21_2_0_299                                           |     21|
|121   |    mul_16s_6ns_21_2_0_U488                                                   |myproject_mul_16s_6ns_21_2_0_300                                           |     35|
|122   |    mul_16s_6ns_21_2_0_U489                                                   |myproject_mul_16s_6ns_21_2_0_301                                           |     34|
|123   |    mul_16s_6s_21_2_0_U355                                                    |myproject_mul_16s_6s_21_2_0_302                                            |     21|
|124   |    mul_16s_6s_21_2_0_U356                                                    |myproject_mul_16s_6s_21_2_0_303                                            |     21|
|125   |    mul_16s_6s_21_2_0_U359                                                    |myproject_mul_16s_6s_21_2_0_304                                            |     35|
|126   |    mul_16s_6s_21_2_0_U360                                                    |myproject_mul_16s_6s_21_2_0_305                                            |     21|
|127   |    mul_16s_6s_21_2_0_U366                                                    |myproject_mul_16s_6s_21_2_0_306                                            |     35|
|128   |    mul_16s_6s_21_2_0_U367                                                    |myproject_mul_16s_6s_21_2_0_307                                            |     21|
|129   |    mul_16s_6s_21_2_0_U368                                                    |myproject_mul_16s_6s_21_2_0_308                                            |     21|
|130   |    mul_16s_6s_21_2_0_U374                                                    |myproject_mul_16s_6s_21_2_0_309                                            |     22|
|131   |    mul_16s_6s_21_2_0_U383                                                    |myproject_mul_16s_6s_21_2_0_310                                            |     21|
|132   |    mul_16s_6s_21_2_0_U397                                                    |myproject_mul_16s_6s_21_2_0_311                                            |     35|
|133   |    mul_16s_6s_21_2_0_U401                                                    |myproject_mul_16s_6s_21_2_0_312                                            |     21|
|134   |    mul_16s_6s_21_2_0_U404                                                    |myproject_mul_16s_6s_21_2_0_313                                            |     21|
|135   |    mul_16s_6s_21_2_0_U408                                                    |myproject_mul_16s_6s_21_2_0_314                                            |     21|
|136   |    mul_16s_6s_21_2_0_U410                                                    |myproject_mul_16s_6s_21_2_0_315                                            |     35|
|137   |    mul_16s_6s_21_2_0_U414                                                    |myproject_mul_16s_6s_21_2_0_316                                            |     35|
|138   |    mul_16s_6s_21_2_0_U415                                                    |myproject_mul_16s_6s_21_2_0_317                                            |     35|
|139   |    mul_16s_6s_21_2_0_U418                                                    |myproject_mul_16s_6s_21_2_0_318                                            |     34|
|140   |    mul_16s_6s_21_2_0_U419                                                    |myproject_mul_16s_6s_21_2_0_319                                            |     35|
|141   |    mul_16s_6s_21_2_0_U420                                                    |myproject_mul_16s_6s_21_2_0_320                                            |     21|
|142   |    mul_16s_6s_21_2_0_U421                                                    |myproject_mul_16s_6s_21_2_0_321                                            |     22|
|143   |    mul_16s_6s_21_2_0_U426                                                    |myproject_mul_16s_6s_21_2_0_322                                            |     35|
|144   |    mul_16s_6s_21_2_0_U437                                                    |myproject_mul_16s_6s_21_2_0_323                                            |      2|
|145   |    mul_16s_6s_21_2_0_U439                                                    |myproject_mul_16s_6s_21_2_0_324                                            |     21|
|146   |    mul_16s_6s_21_2_0_U453                                                    |myproject_mul_16s_6s_21_2_0_325                                            |     40|
|147   |    mul_16s_6s_21_2_0_U457                                                    |myproject_mul_16s_6s_21_2_0_326                                            |     21|
|148   |    mul_16s_6s_21_2_0_U467                                                    |myproject_mul_16s_6s_21_2_0_327                                            |     35|
|149   |    mul_16s_6s_21_2_0_U469                                                    |myproject_mul_16s_6s_21_2_0_328                                            |     35|
|150   |    mul_16s_6s_21_2_0_U476                                                    |myproject_mul_16s_6s_21_2_0_329                                            |     35|
|151   |    mul_16s_6s_21_2_0_U480                                                    |myproject_mul_16s_6s_21_2_0_330                                            |     35|
|152   |    mul_16s_6s_21_2_0_U487                                                    |myproject_mul_16s_6s_21_2_0_331                                            |     35|
|153   |    mul_16s_6s_21_2_0_U492                                                    |myproject_mul_16s_6s_21_2_0_332                                            |     21|
|154   |    mul_16s_6s_21_2_0_U496                                                    |myproject_mul_16s_6s_21_2_0_333                                            |     21|
|155   |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_193  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s  |  77519|
|156   |    mul_16s_5ns_21_2_0_U107                                                   |myproject_mul_16s_5ns_21_2_0                                               |     72|
|157   |    mul_16s_5ns_21_2_0_U108                                                   |myproject_mul_16s_5ns_21_2_0_40                                            |     61|
|158   |    mul_16s_5ns_21_2_0_U110                                                   |myproject_mul_16s_5ns_21_2_0_41                                            |     62|
|159   |    mul_16s_5ns_21_2_0_U111                                                   |myproject_mul_16s_5ns_21_2_0_42                                            |     23|
|160   |    mul_16s_5ns_21_2_0_U114                                                   |myproject_mul_16s_5ns_21_2_0_43                                            |     41|
|161   |    mul_16s_5ns_21_2_0_U116                                                   |myproject_mul_16s_5ns_21_2_0_44                                            |     77|
|162   |    mul_16s_5ns_21_2_0_U121                                                   |myproject_mul_16s_5ns_21_2_0_45                                            |     23|
|163   |    mul_16s_5ns_21_2_0_U124                                                   |myproject_mul_16s_5ns_21_2_0_46                                            |     23|
|164   |    mul_16s_5ns_21_2_0_U128                                                   |myproject_mul_16s_5ns_21_2_0_47                                            |     35|
|165   |    mul_16s_5ns_21_2_0_U129                                                   |myproject_mul_16s_5ns_21_2_0_48                                            |     23|
|166   |    mul_16s_5ns_21_2_0_U137                                                   |myproject_mul_16s_5ns_21_2_0_49                                            |     58|
|167   |    mul_16s_5ns_21_2_0_U139                                                   |myproject_mul_16s_5ns_21_2_0_50                                            |     51|
|168   |    mul_16s_5ns_21_2_0_U141                                                   |myproject_mul_16s_5ns_21_2_0_51                                            |     37|
|169   |    mul_16s_5ns_21_2_0_U155                                                   |myproject_mul_16s_5ns_21_2_0_52                                            |     51|
|170   |    mul_16s_5ns_21_2_0_U156                                                   |myproject_mul_16s_5ns_21_2_0_53                                            |     21|
|171   |    mul_16s_5ns_21_2_0_U159                                                   |myproject_mul_16s_5ns_21_2_0_54                                            |     23|
|172   |    mul_16s_5ns_21_2_0_U162                                                   |myproject_mul_16s_5ns_21_2_0_55                                            |     62|
|173   |    mul_16s_5ns_21_2_0_U163                                                   |myproject_mul_16s_5ns_21_2_0_56                                            |     22|
|174   |    mul_16s_5ns_21_2_0_U168                                                   |myproject_mul_16s_5ns_21_2_0_57                                            |     51|
|175   |    mul_16s_5ns_21_2_0_U176                                                   |myproject_mul_16s_5ns_21_2_0_58                                            |     51|
|176   |    mul_16s_5ns_21_2_0_U177                                                   |myproject_mul_16s_5ns_21_2_0_59                                            |     85|
|177   |    mul_16s_5ns_21_2_0_U186                                                   |myproject_mul_16s_5ns_21_2_0_60                                            |     57|
|178   |    mul_16s_5ns_21_2_0_U187                                                   |myproject_mul_16s_5ns_21_2_0_61                                            |     22|
|179   |    mul_16s_5ns_21_2_0_U189                                                   |myproject_mul_16s_5ns_21_2_0_62                                            |     37|
|180   |    mul_16s_5ns_21_2_0_U51                                                    |myproject_mul_16s_5ns_21_2_0_63                                            |     21|
|181   |    mul_16s_5ns_21_2_0_U54                                                    |myproject_mul_16s_5ns_21_2_0_64                                            |     36|
|182   |    mul_16s_5ns_21_2_0_U62                                                    |myproject_mul_16s_5ns_21_2_0_65                                            |     70|
|183   |    mul_16s_5ns_21_2_0_U64                                                    |myproject_mul_16s_5ns_21_2_0_66                                            |     22|
|184   |    mul_16s_5ns_21_2_0_U67                                                    |myproject_mul_16s_5ns_21_2_0_67                                            |     35|
|185   |    mul_16s_5ns_21_2_0_U74                                                    |myproject_mul_16s_5ns_21_2_0_68                                            |     61|
|186   |    mul_16s_5ns_21_2_0_U76                                                    |myproject_mul_16s_5ns_21_2_0_69                                            |     41|
|187   |    mul_16s_5ns_21_2_0_U77                                                    |myproject_mul_16s_5ns_21_2_0_70                                            |     24|
|188   |    mul_16s_5ns_21_2_0_U80                                                    |myproject_mul_16s_5ns_21_2_0_71                                            |     42|
|189   |    mul_16s_5ns_21_2_0_U81                                                    |myproject_mul_16s_5ns_21_2_0_72                                            |     21|
|190   |    mul_16s_5ns_21_2_0_U82                                                    |myproject_mul_16s_5ns_21_2_0_73                                            |     51|
|191   |    mul_16s_5ns_21_2_0_U93                                                    |myproject_mul_16s_5ns_21_2_0_74                                            |     92|
|192   |    mul_16s_5ns_21_2_0_U95                                                    |myproject_mul_16s_5ns_21_2_0_75                                            |     69|
|193   |    mul_16s_5ns_21_2_0_U97                                                    |myproject_mul_16s_5ns_21_2_0_76                                            |     35|
|194   |    mul_16s_5ns_21_2_0_U98                                                    |myproject_mul_16s_5ns_21_2_0_77                                            |     37|
|195   |    mul_16s_5s_21_2_0_U100                                                    |myproject_mul_16s_5s_21_2_0                                                |     72|
|196   |    mul_16s_5s_21_2_0_U103                                                    |myproject_mul_16s_5s_21_2_0_78                                             |     63|
|197   |    mul_16s_5s_21_2_0_U104                                                    |myproject_mul_16s_5s_21_2_0_79                                             |     49|
|198   |    mul_16s_5s_21_2_0_U105                                                    |myproject_mul_16s_5s_21_2_0_80                                             |     49|
|199   |    mul_16s_5s_21_2_0_U122                                                    |myproject_mul_16s_5s_21_2_0_81                                             |     73|
|200   |    mul_16s_5s_21_2_0_U127                                                    |myproject_mul_16s_5s_21_2_0_82                                             |     73|
|201   |    mul_16s_5s_21_2_0_U131                                                    |myproject_mul_16s_5s_21_2_0_83                                             |     73|
|202   |    mul_16s_5s_21_2_0_U133                                                    |myproject_mul_16s_5s_21_2_0_84                                             |     53|
|203   |    mul_16s_5s_21_2_0_U138                                                    |myproject_mul_16s_5s_21_2_0_85                                             |     50|
|204   |    mul_16s_5s_21_2_0_U142                                                    |myproject_mul_16s_5s_21_2_0_86                                             |     47|
|205   |    mul_16s_5s_21_2_0_U145                                                    |myproject_mul_16s_5s_21_2_0_87                                             |     72|
|206   |    mul_16s_5s_21_2_0_U147                                                    |myproject_mul_16s_5s_21_2_0_88                                             |     72|
|207   |    mul_16s_5s_21_2_0_U148                                                    |myproject_mul_16s_5s_21_2_0_89                                             |     73|
|208   |    mul_16s_5s_21_2_0_U150                                                    |myproject_mul_16s_5s_21_2_0_90                                             |     72|
|209   |    mul_16s_5s_21_2_0_U158                                                    |myproject_mul_16s_5s_21_2_0_91                                             |     53|
|210   |    mul_16s_5s_21_2_0_U161                                                    |myproject_mul_16s_5s_21_2_0_92                                             |     72|
|211   |    mul_16s_5s_21_2_0_U165                                                    |myproject_mul_16s_5s_21_2_0_93                                             |     52|
|212   |    mul_16s_5s_21_2_0_U172                                                    |myproject_mul_16s_5s_21_2_0_94                                             |     53|
|213   |    mul_16s_5s_21_2_0_U174                                                    |myproject_mul_16s_5s_21_2_0_95                                             |     72|
|214   |    mul_16s_5s_21_2_0_U180                                                    |myproject_mul_16s_5s_21_2_0_96                                             |     68|
|215   |    mul_16s_5s_21_2_0_U182                                                    |myproject_mul_16s_5s_21_2_0_97                                             |     73|
|216   |    mul_16s_5s_21_2_0_U183                                                    |myproject_mul_16s_5s_21_2_0_98                                             |     72|
|217   |    mul_16s_5s_21_2_0_U184                                                    |myproject_mul_16s_5s_21_2_0_99                                             |     56|
|218   |    mul_16s_5s_21_2_0_U188                                                    |myproject_mul_16s_5s_21_2_0_100                                            |     52|
|219   |    mul_16s_5s_21_2_0_U42                                                     |myproject_mul_16s_5s_21_2_0_101                                            |     72|
|220   |    mul_16s_5s_21_2_0_U46                                                     |myproject_mul_16s_5s_21_2_0_102                                            |     53|
|221   |    mul_16s_5s_21_2_0_U47                                                     |myproject_mul_16s_5s_21_2_0_103                                            |     53|
|222   |    mul_16s_5s_21_2_0_U48                                                     |myproject_mul_16s_5s_21_2_0_104                                            |     72|
|223   |    mul_16s_5s_21_2_0_U49                                                     |myproject_mul_16s_5s_21_2_0_105                                            |     53|
|224   |    mul_16s_5s_21_2_0_U50                                                     |myproject_mul_16s_5s_21_2_0_106                                            |     73|
|225   |    mul_16s_5s_21_2_0_U53                                                     |myproject_mul_16s_5s_21_2_0_107                                            |     72|
|226   |    mul_16s_5s_21_2_0_U59                                                     |myproject_mul_16s_5s_21_2_0_108                                            |     50|
|227   |    mul_16s_5s_21_2_0_U68                                                     |myproject_mul_16s_5s_21_2_0_109                                            |     53|
|228   |    mul_16s_5s_21_2_0_U69                                                     |myproject_mul_16s_5s_21_2_0_110                                            |     72|
|229   |    mul_16s_5s_21_2_0_U70                                                     |myproject_mul_16s_5s_21_2_0_111                                            |     49|
|230   |    mul_16s_5s_21_2_0_U78                                                     |myproject_mul_16s_5s_21_2_0_112                                            |     52|
|231   |    mul_16s_5s_21_2_0_U85                                                     |myproject_mul_16s_5s_21_2_0_113                                            |     51|
|232   |    mul_16s_5s_21_2_0_U94                                                     |myproject_mul_16s_5s_21_2_0_114                                            |     52|
|233   |    mul_16s_6ns_21_2_0_U106                                                   |myproject_mul_16s_6ns_21_2_0                                               |     51|
|234   |    mul_16s_6ns_21_2_0_U112                                                   |myproject_mul_16s_6ns_21_2_0_115                                           |     37|
|235   |    mul_16s_6ns_21_2_0_U113                                                   |myproject_mul_16s_6ns_21_2_0_116                                           |     23|
|236   |    mul_16s_6ns_21_2_0_U118                                                   |myproject_mul_16s_6ns_21_2_0_117                                           |     51|
|237   |    mul_16s_6ns_21_2_0_U120                                                   |myproject_mul_16s_6ns_21_2_0_118                                           |      2|
|238   |    mul_16s_6ns_21_2_0_U126                                                   |myproject_mul_16s_6ns_21_2_0_119                                           |     37|
|239   |    mul_16s_6ns_21_2_0_U130                                                   |myproject_mul_16s_6ns_21_2_0_120                                           |     38|
|240   |    mul_16s_6ns_21_2_0_U134                                                   |myproject_mul_16s_6ns_21_2_0_121                                           |      3|
|241   |    mul_16s_6ns_21_2_0_U135                                                   |myproject_mul_16s_6ns_21_2_0_122                                           |     38|
|242   |    mul_16s_6ns_21_2_0_U136                                                   |myproject_mul_16s_6ns_21_2_0_123                                           |     51|
|243   |    mul_16s_6ns_21_2_0_U143                                                   |myproject_mul_16s_6ns_21_2_0_124                                           |     51|
|244   |    mul_16s_6ns_21_2_0_U144                                                   |myproject_mul_16s_6ns_21_2_0_125                                           |     62|
|245   |    mul_16s_6ns_21_2_0_U146                                                   |myproject_mul_16s_6ns_21_2_0_126                                           |     21|
|246   |    mul_16s_6ns_21_2_0_U152                                                   |myproject_mul_16s_6ns_21_2_0_127                                           |     51|
|247   |    mul_16s_6ns_21_2_0_U157                                                   |myproject_mul_16s_6ns_21_2_0_128                                           |     37|
|248   |    mul_16s_6ns_21_2_0_U160                                                   |myproject_mul_16s_6ns_21_2_0_129                                           |     34|
|249   |    mul_16s_6ns_21_2_0_U164                                                   |myproject_mul_16s_6ns_21_2_0_130                                           |     23|
|250   |    mul_16s_6ns_21_2_0_U166                                                   |myproject_mul_16s_6ns_21_2_0_131                                           |     37|
|251   |    mul_16s_6ns_21_2_0_U169                                                   |myproject_mul_16s_6ns_21_2_0_132                                           |     34|
|252   |    mul_16s_6ns_21_2_0_U170                                                   |myproject_mul_16s_6ns_21_2_0_133                                           |     23|
|253   |    mul_16s_6ns_21_2_0_U175                                                   |myproject_mul_16s_6ns_21_2_0_134                                           |     22|
|254   |    mul_16s_6ns_21_2_0_U181                                                   |myproject_mul_16s_6ns_21_2_0_135                                           |     35|
|255   |    mul_16s_6ns_21_2_0_U185                                                   |myproject_mul_16s_6ns_21_2_0_136                                           |     37|
|256   |    mul_16s_6ns_21_2_0_U43                                                    |myproject_mul_16s_6ns_21_2_0_137                                           |     36|
|257   |    mul_16s_6ns_21_2_0_U52                                                    |myproject_mul_16s_6ns_21_2_0_138                                           |     22|
|258   |    mul_16s_6ns_21_2_0_U55                                                    |myproject_mul_16s_6ns_21_2_0_139                                           |     22|
|259   |    mul_16s_6ns_21_2_0_U56                                                    |myproject_mul_16s_6ns_21_2_0_140                                           |     51|
|260   |    mul_16s_6ns_21_2_0_U58                                                    |myproject_mul_16s_6ns_21_2_0_141                                           |     23|
|261   |    mul_16s_6ns_21_2_0_U65                                                    |myproject_mul_16s_6ns_21_2_0_142                                           |     21|
|262   |    mul_16s_6ns_21_2_0_U71                                                    |myproject_mul_16s_6ns_21_2_0_143                                           |      2|
|263   |    mul_16s_6ns_21_2_0_U72                                                    |myproject_mul_16s_6ns_21_2_0_144                                           |     21|
|264   |    mul_16s_6ns_21_2_0_U73                                                    |myproject_mul_16s_6ns_21_2_0_145                                           |     37|
|265   |    mul_16s_6ns_21_2_0_U75                                                    |myproject_mul_16s_6ns_21_2_0_146                                           |     23|
|266   |    mul_16s_6ns_21_2_0_U79                                                    |myproject_mul_16s_6ns_21_2_0_147                                           |     85|
|267   |    mul_16s_6ns_21_2_0_U84                                                    |myproject_mul_16s_6ns_21_2_0_148                                           |     36|
|268   |    mul_16s_6ns_21_2_0_U88                                                    |myproject_mul_16s_6ns_21_2_0_149                                           |      3|
|269   |    mul_16s_6ns_21_2_0_U89                                                    |myproject_mul_16s_6ns_21_2_0_150                                           |     23|
|270   |    mul_16s_6ns_21_2_0_U90                                                    |myproject_mul_16s_6ns_21_2_0_151                                           |     21|
|271   |    mul_16s_6ns_21_2_0_U91                                                    |myproject_mul_16s_6ns_21_2_0_152                                           |     37|
|272   |    mul_16s_6ns_21_2_0_U92                                                    |myproject_mul_16s_6ns_21_2_0_153                                           |     37|
|273   |    mul_16s_6ns_21_2_0_U96                                                    |myproject_mul_16s_6ns_21_2_0_154                                           |     51|
|274   |    mul_16s_6s_21_2_0_U101                                                    |myproject_mul_16s_6s_21_2_0                                                |     22|
|275   |    mul_16s_6s_21_2_0_U102                                                    |myproject_mul_16s_6s_21_2_0_155                                            |     37|
|276   |    mul_16s_6s_21_2_0_U109                                                    |myproject_mul_16s_6s_21_2_0_156                                            |     37|
|277   |    mul_16s_6s_21_2_0_U115                                                    |myproject_mul_16s_6s_21_2_0_157                                            |     25|
|278   |    mul_16s_6s_21_2_0_U117                                                    |myproject_mul_16s_6s_21_2_0_158                                            |     37|
|279   |    mul_16s_6s_21_2_0_U119                                                    |myproject_mul_16s_6s_21_2_0_159                                            |     21|
|280   |    mul_16s_6s_21_2_0_U123                                                    |myproject_mul_16s_6s_21_2_0_160                                            |     23|
|281   |    mul_16s_6s_21_2_0_U125                                                    |myproject_mul_16s_6s_21_2_0_161                                            |     23|
|282   |    mul_16s_6s_21_2_0_U132                                                    |myproject_mul_16s_6s_21_2_0_162                                            |      2|
|283   |    mul_16s_6s_21_2_0_U140                                                    |myproject_mul_16s_6s_21_2_0_163                                            |     34|
|284   |    mul_16s_6s_21_2_0_U149                                                    |myproject_mul_16s_6s_21_2_0_164                                            |     22|
|285   |    mul_16s_6s_21_2_0_U151                                                    |myproject_mul_16s_6s_21_2_0_165                                            |     35|
|286   |    mul_16s_6s_21_2_0_U153                                                    |myproject_mul_16s_6s_21_2_0_166                                            |     51|
|287   |    mul_16s_6s_21_2_0_U154                                                    |myproject_mul_16s_6s_21_2_0_167                                            |     57|
|288   |    mul_16s_6s_21_2_0_U167                                                    |myproject_mul_16s_6s_21_2_0_168                                            |     36|
|289   |    mul_16s_6s_21_2_0_U171                                                    |myproject_mul_16s_6s_21_2_0_169                                            |     37|
|290   |    mul_16s_6s_21_2_0_U173                                                    |myproject_mul_16s_6s_21_2_0_170                                            |     23|
|291   |    mul_16s_6s_21_2_0_U178                                                    |myproject_mul_16s_6s_21_2_0_171                                            |     37|
|292   |    mul_16s_6s_21_2_0_U179                                                    |myproject_mul_16s_6s_21_2_0_172                                            |     21|
|293   |    mul_16s_6s_21_2_0_U40                                                     |myproject_mul_16s_6s_21_2_0_173                                            |     36|
|294   |    mul_16s_6s_21_2_0_U41                                                     |myproject_mul_16s_6s_21_2_0_174                                            |     22|
|295   |    mul_16s_6s_21_2_0_U44                                                     |myproject_mul_16s_6s_21_2_0_175                                            |     51|
|296   |    mul_16s_6s_21_2_0_U45                                                     |myproject_mul_16s_6s_21_2_0_176                                            |     23|
|297   |    mul_16s_6s_21_2_0_U57                                                     |myproject_mul_16s_6s_21_2_0_177                                            |     23|
|298   |    mul_16s_6s_21_2_0_U60                                                     |myproject_mul_16s_6s_21_2_0_178                                            |     37|
|299   |    mul_16s_6s_21_2_0_U61                                                     |myproject_mul_16s_6s_21_2_0_179                                            |      2|
|300   |    mul_16s_6s_21_2_0_U63                                                     |myproject_mul_16s_6s_21_2_0_180                                            |     24|
|301   |    mul_16s_6s_21_2_0_U66                                                     |myproject_mul_16s_6s_21_2_0_181                                            |     21|
|302   |    mul_16s_6s_21_2_0_U83                                                     |myproject_mul_16s_6s_21_2_0_182                                            |     36|
|303   |    mul_16s_6s_21_2_0_U86                                                     |myproject_mul_16s_6s_21_2_0_183                                            |     71|
|304   |    mul_16s_6s_21_2_0_U87                                                     |myproject_mul_16s_6s_21_2_0_184                                            |     36|
|305   |    mul_16s_6s_21_2_0_U99                                                     |myproject_mul_16s_6s_21_2_0_185                                            |     23|
|306   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_472 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s |  10548|
|307   |    mul_8ns_5ns_12_1_0_U591                                                   |myproject_mul_8ns_5ns_12_1_0                                               |     15|
|308   |    mul_8ns_5ns_12_1_0_U610                                                   |myproject_mul_8ns_5ns_12_1_0_0                                             |     18|
|309   |    mul_8ns_5ns_12_1_0_U611                                                   |myproject_mul_8ns_5ns_12_1_0_1                                             |     15|
|310   |    mul_8ns_5ns_12_1_0_U614                                                   |myproject_mul_8ns_5ns_12_1_0_2                                             |     15|
|311   |    mul_8ns_5ns_12_1_0_U617                                                   |myproject_mul_8ns_5ns_12_1_0_3                                             |     15|
|312   |    mul_8ns_5ns_12_1_0_U622                                                   |myproject_mul_8ns_5ns_12_1_0_4                                             |     15|
|313   |    mul_8ns_5ns_12_1_0_U624                                                   |myproject_mul_8ns_5ns_12_1_0_5                                             |     18|
|314   |    mul_8ns_5ns_12_1_0_U626                                                   |myproject_mul_8ns_5ns_12_1_0_6                                             |     15|
|315   |    mul_8ns_5ns_12_1_0_U631                                                   |myproject_mul_8ns_5ns_12_1_0_7                                             |     15|
|316   |    mul_8ns_5s_13_1_0_U593                                                    |myproject_mul_8ns_5s_13_1_0                                                |     30|
|317   |    mul_8ns_5s_13_1_0_U594                                                    |myproject_mul_8ns_5s_13_1_0_8                                              |     30|
|318   |    mul_8ns_5s_13_1_0_U598                                                    |myproject_mul_8ns_5s_13_1_0_9                                              |     30|
|319   |    mul_8ns_5s_13_1_0_U603                                                    |myproject_mul_8ns_5s_13_1_0_10                                             |     30|
|320   |    mul_8ns_5s_13_1_0_U604                                                    |myproject_mul_8ns_5s_13_1_0_11                                             |     30|
|321   |    mul_8ns_5s_13_1_0_U612                                                    |myproject_mul_8ns_5s_13_1_0_12                                             |     30|
|322   |    mul_8ns_5s_13_1_0_U616                                                    |myproject_mul_8ns_5s_13_1_0_13                                             |     30|
|323   |    mul_8ns_5s_13_1_0_U619                                                    |myproject_mul_8ns_5s_13_1_0_14                                             |     34|
|324   |    mul_8ns_5s_13_1_0_U620                                                    |myproject_mul_8ns_5s_13_1_0_15                                             |     30|
|325   |    mul_8ns_5s_13_1_0_U629                                                    |myproject_mul_8ns_5s_13_1_0_16                                             |     30|
|326   |    mul_8ns_5s_13_1_0_U630                                                    |myproject_mul_8ns_5s_13_1_0_17                                             |     30|
|327   |    mul_8ns_6ns_13_1_0_U590                                                   |myproject_mul_8ns_6ns_13_1_0_18                                            |     23|
|328   |    mul_8ns_6ns_13_1_0_U592                                                   |myproject_mul_8ns_6ns_13_1_0_19                                            |     28|
|329   |    mul_8ns_6ns_13_1_0_U595                                                   |myproject_mul_8ns_6ns_13_1_0_20                                            |     13|
|330   |    mul_8ns_6ns_13_1_0_U597                                                   |myproject_mul_8ns_6ns_13_1_0_21                                            |     24|
|331   |    mul_8ns_6ns_13_1_0_U600                                                   |myproject_mul_8ns_6ns_13_1_0_22                                            |     23|
|332   |    mul_8ns_6ns_13_1_0_U601                                                   |myproject_mul_8ns_6ns_13_1_0_23                                            |     23|
|333   |    mul_8ns_6ns_13_1_0_U602                                                   |myproject_mul_8ns_6ns_13_1_0_24                                            |     28|
|334   |    mul_8ns_6ns_13_1_0_U606                                                   |myproject_mul_8ns_6ns_13_1_0_25                                            |     28|
|335   |    mul_8ns_6ns_13_1_0_U608                                                   |myproject_mul_8ns_6ns_13_1_0_26                                            |     23|
|336   |    mul_8ns_6ns_13_1_0_U609                                                   |myproject_mul_8ns_6ns_13_1_0_27                                            |     18|
|337   |    mul_8ns_6ns_13_1_0_U618                                                   |myproject_mul_8ns_6ns_13_1_0_28                                            |     23|
|338   |    mul_8ns_6ns_13_1_0_U625                                                   |myproject_mul_8ns_6ns_13_1_0_29                                            |     23|
|339   |    mul_8ns_6s_14_1_0_U596                                                    |myproject_mul_8ns_6s_14_1_0_30                                             |     37|
|340   |    mul_8ns_6s_14_1_0_U599                                                    |myproject_mul_8ns_6s_14_1_0_31                                             |     56|
|341   |    mul_8ns_6s_14_1_0_U605                                                    |myproject_mul_8ns_6s_14_1_0_32                                             |     20|
|342   |    mul_8ns_6s_14_1_0_U607                                                    |myproject_mul_8ns_6s_14_1_0_33                                             |     30|
|343   |    mul_8ns_6s_14_1_0_U613                                                    |myproject_mul_8ns_6s_14_1_0_34                                             |     31|
|344   |    mul_8ns_6s_14_1_0_U615                                                    |myproject_mul_8ns_6s_14_1_0_35                                             |     30|
|345   |    mul_8ns_6s_14_1_0_U621                                                    |myproject_mul_8ns_6s_14_1_0_36                                             |     66|
|346   |    mul_8ns_6s_14_1_0_U623                                                    |myproject_mul_8ns_6s_14_1_0_37                                             |     28|
|347   |    mul_8ns_6s_14_1_0_U627                                                    |myproject_mul_8ns_6s_14_1_0_38                                             |     57|
|348   |    mul_8ns_6s_14_1_0_U628                                                    |myproject_mul_8ns_6s_14_1_0_39                                             |     29|
|349   |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s_fu_518 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config22_s |    559|
|350   |    mul_8ns_6ns_13_1_0_U675                                                   |myproject_mul_8ns_6ns_13_1_0                                               |     23|
|351   |    mul_8ns_6s_14_1_0_U674                                                    |myproject_mul_8ns_6s_14_1_0                                                |     20|
|352   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s_fu_244     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s     |   2352|
|353   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s_fu_296     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config14_s     |    588|
|354   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s_fu_440     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config18_s     |   1368|
|355   |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s_fu_504     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config21_s     |    479|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:58 . Memory (MB): peak = 2972.719 ; gain = 1292.727 ; free physical = 77196 ; free virtual = 94228
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 111 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:37 ; elapsed = 00:02:00 . Memory (MB): peak = 2976.629 ; gain = 1296.637 ; free physical = 83110 ; free virtual = 100142
Synthesis Optimization Complete : Time (s): cpu = 00:01:37 ; elapsed = 00:02:00 . Memory (MB): peak = 2976.629 ; gain = 1296.637 ; free physical = 83120 ; free virtual = 100132
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2976.629 ; gain = 0.000 ; free physical = 83118 ; free virtual = 99969
INFO: [Netlist 29-17] Analyzing 18399 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3065.016 ; gain = 0.000 ; free physical = 85199 ; free virtual = 101820
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 82d1f8c5
INFO: [Common 17-83] Releasing license: Synthesis
271 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:23 . Memory (MB): peak = 3065.016 ; gain = 1391.023 ; free physical = 85182 ; free virtual = 101803
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7774.752; main = 1941.846; forked = 5958.170
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16516.680; main = 3065.020; forked = 13543.957
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb 25 22:34:41 2026...
***** VIVADO SYNTHESIS COMPLETED IN 0h2m44s *****
INFO: [HLS 200-112] Total CPU user time: 328.27 seconds. Total CPU system time: 11.89 seconds. Total elapsed time: 321.68 seconds; peak allocated memory: 1.290 GB.
