INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Martin/VHDL/UART_RX/UART_RX.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Martin/VHDL/UART_RX/UART_RX.srcs/sources_1/new/file.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'data_file'
