{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513346374559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513346374563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 21:59:34 2017 " "Processing started: Fri Dec 15 21:59:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513346374563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513346374563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoCKit_i2sound -c SoCKit_i2sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKit_i2sound -c SoCKit_i2sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513346374563 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1513346374960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1513346375025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/keytr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/keytr.v" { { "Info" "ISGN_ENTITY_NAME" "1 keytr " "Found entity 1: keytr" {  } { { "V/keytr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/keytr.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346384707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346384707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "V/i2c.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/i2c.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346384709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346384709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_500.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_500 " "Found entity 1: CLOCK_500" {  } { { "V/clock_500.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/clock_500.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346384710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346384710 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "falling_edge keytr.v(70) " "Verilog HDL Implicit Net warning at keytr.v(70): created implicit net for \"falling_edge\"" {  } { { "V/keytr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/keytr.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346384711 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SoCKit_i2sound sockit_i2sound.v(227) " "Verilog Module Declaration warning at sockit_i2sound.v(227): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SoCKit_i2sound\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 227 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346384770 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sockit_i2sound.v 1 1 " "Using design file sockit_i2sound.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SoCKit_i2sound " "Found entity 1: SoCKit_i2sound" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346384771 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1513346384771 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GO sockit_i2sound.v(435) " "Verilog HDL Implicit Net warning at sockit_i2sound.v(435): created implicit net for \"GO\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 435 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346384771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoCKit_i2sound " "Elaborating entity \"SoCKit_i2sound\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513346384779 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_n sockit_i2sound.v(336) " "Output port \"HSMC_CLKOUT_n\" at sockit_i2sound.v(336) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 336 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384781 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT_p sockit_i2sound.v(337) " "Output port \"HSMC_CLKOUT_p\" at sockit_i2sound.v(337) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 337 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384781 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B sockit_i2sound.v(401) " "Output port \"VGA_B\" at sockit_i2sound.v(401) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384781 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G sockit_i2sound.v(404) " "Output port \"VGA_G\" at sockit_i2sound.v(404) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384781 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R sockit_i2sound.v(406) " "Output port \"VGA_R\" at sockit_i2sound.v(406) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384781 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL sockit_i2sound.v(265) " "Output port \"FAN_CTRL\" at sockit_i2sound.v(265) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384782 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLK_OUT0 sockit_i2sound.v(339) " "Output port \"HSMC_CLK_OUT0\" at sockit_i2sound.v(339) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 339 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384782 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_SCL sockit_i2sound.v(348) " "Output port \"HSMC_SCL\" at sockit_i2sound.v(348) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 348 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384782 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_CS_n sockit_i2sound.v(383) " "Output port \"TEMP_CS_n\" at sockit_i2sound.v(383) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 383 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384782 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_DIN sockit_i2sound.v(384) " "Output port \"TEMP_DIN\" at sockit_i2sound.v(384) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384782 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_SCLK sockit_i2sound.v(386) " "Output port \"TEMP_SCLK\" at sockit_i2sound.v(386) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 386 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384782 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_EMPTY sockit_i2sound.v(391) " "Output port \"USB_EMPTY\" at sockit_i2sound.v(391) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 391 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384782 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_FULL sockit_i2sound.v(392) " "Output port \"USB_FULL\" at sockit_i2sound.v(392) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 392 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384782 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_n sockit_i2sound.v(402) " "Output port \"VGA_BLANK_n\" at sockit_i2sound.v(402) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384782 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK sockit_i2sound.v(403) " "Output port \"VGA_CLK\" at sockit_i2sound.v(403) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384782 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS sockit_i2sound.v(405) " "Output port \"VGA_HS\" at sockit_i2sound.v(405) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384782 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_n sockit_i2sound.v(407) " "Output port \"VGA_SYNC_n\" at sockit_i2sound.v(407) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 407 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384782 "|SoCKit_i2sound"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS sockit_i2sound.v(408) " "Output port \"VGA_VS\" at sockit_i2sound.v(408) has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 408 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384782 "|SoCKit_i2sound"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_500 CLOCK_500:u1 " "Elaborating entity \"CLOCK_500\" for hierarchy \"CLOCK_500:u1\"" {  } { { "sockit_i2sound.v" "u1" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513346384790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_500.v(75) " "Verilog HDL assignment warning at clock_500.v(75): truncated value with size 32 to match size of target (1)" {  } { { "V/clock_500.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/clock_500.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513346384791 "|SoCKit_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_500.v(88) " "Verilog HDL assignment warning at clock_500.v(88): truncated value with size 32 to match size of target (6)" {  } { { "V/clock_500.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/clock_500.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513346384791 "|SoCKit_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clock_500.v(96) " "Verilog HDL assignment warning at clock_500.v(96): truncated value with size 32 to match size of target (5)" {  } { { "V/clock_500.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/clock_500.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513346384791 "|SoCKit_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 clock_500.v(98) " "Verilog HDL assignment warning at clock_500.v(98): truncated value with size 32 to match size of target (7)" {  } { { "V/clock_500.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/clock_500.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513346384791 "|SoCKit_i2sound|CLOCK_500:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 clock_500.v(120) " "Verilog HDL assignment warning at clock_500.v(120): truncated value with size 32 to match size of target (11)" {  } { { "V/clock_500.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/clock_500.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513346384792 "|SoCKit_i2sound|CLOCK_500:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c i2c:u2 " "Elaborating entity \"i2c\" for hierarchy \"i2c:u2\"" {  } { { "sockit_i2sound.v" "u2" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513346384801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(86) " "Verilog HDL assignment warning at i2c.v(86): truncated value with size 32 to match size of target (1)" {  } { { "V/i2c.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/i2c.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513346384801 "|SoCKit_i2sound|i2c:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c.v(85) " "Verilog HDL assignment warning at i2c.v(85): truncated value with size 32 to match size of target (1)" {  } { { "V/i2c.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/i2c.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513346384801 "|SoCKit_i2sound|i2c:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c.v(110) " "Verilog HDL assignment warning at i2c.v(110): truncated value with size 32 to match size of target (6)" {  } { { "V/i2c.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/i2c.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513346384802 "|SoCKit_i2sound|i2c:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keytr keytr:u3 " "Elaborating entity \"keytr\" for hierarchy \"keytr:u3\"" {  } { { "sockit_i2sound.v" "u3" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513346384813 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 keytr.v(84) " "Verilog HDL assignment warning at keytr.v(84): truncated value with size 32 to match size of target (16)" {  } { { "V/keytr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/keytr.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1513346384813 "|SoCKit_i2sound|keytr:u3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "counter keytr.v(58) " "Output port \"counter\" at keytr.v(58) has no driver" {  } { { "V/keytr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/keytr.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384814 "|SoCKit_i2sound|keytr:u3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ON keytr.v(56) " "Output port \"ON\" at keytr.v(56) has no driver" {  } { { "V/keytr.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/V/keytr.v" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1513346384814 "|SoCKit_i2sound|keytr:u3"}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1513346384851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m484.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m484.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m484 " "Found entity 1: altsyncram_m484" {  } { { "db/altsyncram_m484.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/altsyncram_m484.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346385943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346385943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hlc " "Found entity 1: mux_hlc" {  } { { "db/mux_hlc.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/mux_hlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346386062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346386062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346386133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346386133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f7i " "Found entity 1: cntr_f7i" {  } { { "db/cntr_f7i.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/cntr_f7i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346386225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346386225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/cmpr_b9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346386271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346386271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a2j " "Found entity 1: cntr_a2j" {  } { { "db/cntr_a2j.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/cntr_a2j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346386332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346386332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346386412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346386412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346386459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346386459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346386519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346386519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346386565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346386565 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346386743 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1513346386770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.12.15.21:59:49 Progress: Loading sld6c9e9758/alt_sld_fab_wrapper_hw.tcl " "2017.12.15.21:59:49 Progress: Loading sld6c9e9758/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513346389770 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513346391780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513346391920 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513346392802 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513346392821 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513346392842 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513346392883 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513346392889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1513346392890 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1513346393576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c9e9758/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c9e9758/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6c9e9758/alt_sld_fab.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/ip/sld6c9e9758/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346393715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346393715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346393739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346393739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346393740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346393740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346393748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346393748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346393777 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346393777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346393777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/db/ip/sld6c9e9758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513346393787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513346393787 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1513346394726 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 235 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 236 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 238 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 340 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 340 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 340 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 340 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[0\] " "bidirectional pin \"HSMC_RX_n\[0\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[1\] " "bidirectional pin \"HSMC_RX_n\[1\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[2\] " "bidirectional pin \"HSMC_RX_n\[2\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[3\] " "bidirectional pin \"HSMC_RX_n\[3\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[4\] " "bidirectional pin \"HSMC_RX_n\[4\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[5\] " "bidirectional pin \"HSMC_RX_n\[5\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[6\] " "bidirectional pin \"HSMC_RX_n\[6\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[7\] " "bidirectional pin \"HSMC_RX_n\[7\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[8\] " "bidirectional pin \"HSMC_RX_n\[8\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[9\] " "bidirectional pin \"HSMC_RX_n\[9\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[10\] " "bidirectional pin \"HSMC_RX_n\[10\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[11\] " "bidirectional pin \"HSMC_RX_n\[11\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[12\] " "bidirectional pin \"HSMC_RX_n\[12\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[13\] " "bidirectional pin \"HSMC_RX_n\[13\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[14\] " "bidirectional pin \"HSMC_RX_n\[14\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[15\] " "bidirectional pin \"HSMC_RX_n\[15\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[16\] " "bidirectional pin \"HSMC_RX_n\[16\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 346 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[0\] " "bidirectional pin \"HSMC_RX_p\[0\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[1\] " "bidirectional pin \"HSMC_RX_p\[1\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[2\] " "bidirectional pin \"HSMC_RX_p\[2\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[3\] " "bidirectional pin \"HSMC_RX_p\[3\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[4\] " "bidirectional pin \"HSMC_RX_p\[4\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[5\] " "bidirectional pin \"HSMC_RX_p\[5\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[6\] " "bidirectional pin \"HSMC_RX_p\[6\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[7\] " "bidirectional pin \"HSMC_RX_p\[7\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[8\] " "bidirectional pin \"HSMC_RX_p\[8\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[9\] " "bidirectional pin \"HSMC_RX_p\[9\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[10\] " "bidirectional pin \"HSMC_RX_p\[10\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[11\] " "bidirectional pin \"HSMC_RX_p\[11\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[12\] " "bidirectional pin \"HSMC_RX_p\[12\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[13\] " "bidirectional pin \"HSMC_RX_p\[13\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[14\] " "bidirectional pin \"HSMC_RX_p\[14\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[15\] " "bidirectional pin \"HSMC_RX_p\[15\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[16\] " "bidirectional pin \"HSMC_RX_p\[16\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_SDA " "bidirectional pin \"HSMC_SDA\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[0\] " "bidirectional pin \"HSMC_TX_n\[0\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[1\] " "bidirectional pin \"HSMC_TX_n\[1\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[2\] " "bidirectional pin \"HSMC_TX_n\[2\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[3\] " "bidirectional pin \"HSMC_TX_n\[3\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[4\] " "bidirectional pin \"HSMC_TX_n\[4\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[5\] " "bidirectional pin \"HSMC_TX_n\[5\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[6\] " "bidirectional pin \"HSMC_TX_n\[6\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[7\] " "bidirectional pin \"HSMC_TX_n\[7\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[8\] " "bidirectional pin \"HSMC_TX_n\[8\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[9\] " "bidirectional pin \"HSMC_TX_n\[9\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[10\] " "bidirectional pin \"HSMC_TX_n\[10\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[11\] " "bidirectional pin \"HSMC_TX_n\[11\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[12\] " "bidirectional pin \"HSMC_TX_n\[12\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[13\] " "bidirectional pin \"HSMC_TX_n\[13\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[14\] " "bidirectional pin \"HSMC_TX_n\[14\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[15\] " "bidirectional pin \"HSMC_TX_n\[15\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[16\] " "bidirectional pin \"HSMC_TX_n\[16\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 350 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[0\] " "bidirectional pin \"HSMC_TX_p\[0\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[1\] " "bidirectional pin \"HSMC_TX_p\[1\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[2\] " "bidirectional pin \"HSMC_TX_p\[2\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[3\] " "bidirectional pin \"HSMC_TX_p\[3\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[4\] " "bidirectional pin \"HSMC_TX_p\[4\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[5\] " "bidirectional pin \"HSMC_TX_p\[5\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[6\] " "bidirectional pin \"HSMC_TX_p\[6\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[7\] " "bidirectional pin \"HSMC_TX_p\[7\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[8\] " "bidirectional pin \"HSMC_TX_p\[8\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[9\] " "bidirectional pin \"HSMC_TX_p\[9\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[10\] " "bidirectional pin \"HSMC_TX_p\[10\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[11\] " "bidirectional pin \"HSMC_TX_p\[11\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[12\] " "bidirectional pin \"HSMC_TX_p\[12\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[13\] " "bidirectional pin \"HSMC_TX_p\[13\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[14\] " "bidirectional pin \"HSMC_TX_p\[14\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[15\] " "bidirectional pin \"HSMC_TX_p\[15\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[16\] " "bidirectional pin \"HSMC_TX_p\[16\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 351 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SI5338_SCL " "bidirectional pin \"SI5338_SCL\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 376 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SI5338_SDA " "bidirectional pin \"SI5338_SDA\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 377 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[0\] " "bidirectional pin \"USB_B2_DATA\[0\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 390 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[1\] " "bidirectional pin \"USB_B2_DATA\[1\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 390 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[2\] " "bidirectional pin \"USB_B2_DATA\[2\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 390 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[3\] " "bidirectional pin \"USB_B2_DATA\[3\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 390 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[4\] " "bidirectional pin \"USB_B2_DATA\[4\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 390 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[5\] " "bidirectional pin \"USB_B2_DATA\[5\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 390 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[6\] " "bidirectional pin \"USB_B2_DATA\[6\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 390 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[7\] " "bidirectional pin \"USB_B2_DATA\[7\]\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 390 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SCL " "bidirectional pin \"USB_SCL\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 396 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SDA " "bidirectional pin \"USB_SDA\" has no driver" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 397 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1513346394814 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1513346394814 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[1\] GND " "Pin \"HSMC_CLKOUT_n\[1\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|HSMC_CLKOUT_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_n\[2\] GND " "Pin \"HSMC_CLKOUT_n\[2\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|HSMC_CLKOUT_n[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[1\] GND " "Pin \"HSMC_CLKOUT_p\[1\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|HSMC_CLKOUT_p[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT_p\[2\] GND " "Pin \"HSMC_CLKOUT_p\[2\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 337 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|HSMC_CLKOUT_p[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLK_OUT0 GND " "Pin \"HSMC_CLK_OUT0\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 339 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|HSMC_CLK_OUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_SCL GND " "Pin \"HSMC_SCL\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|HSMC_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 360 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_CS_n GND " "Pin \"TEMP_CS_n\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 383 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|TEMP_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_DIN GND " "Pin \"TEMP_DIN\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|TEMP_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_SCLK GND " "Pin \"TEMP_SCLK\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 386 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|TEMP_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_EMPTY GND " "Pin \"USB_EMPTY\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 391 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|USB_EMPTY"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_FULL GND " "Pin \"USB_FULL\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 392 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|USB_FULL"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_n GND " "Pin \"VGA_BLANK_n\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_BLANK_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_n GND " "Pin \"VGA_SYNC_n\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_SYNC_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1513346394877 "|SoCKit_i2sound|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1513346394877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346394972 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 45 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 45 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1513346395639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1513346395669 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395669 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[1\] " "No output dependent on input pin \"HSMC_CLKIN_n\[1\]\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|HSMC_CLKIN_n[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_n\[2\] " "No output dependent on input pin \"HSMC_CLKIN_n\[2\]\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|HSMC_CLKIN_n[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[1\] " "No output dependent on input pin \"HSMC_CLKIN_p\[1\]\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 335 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|HSMC_CLKIN_p[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN_p\[2\] " "No output dependent on input pin \"HSMC_CLKIN_p\[2\]\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 335 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|HSMC_CLKIN_p[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLK_IN0 " "No output dependent on input pin \"HSMC_CLK_IN0\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 338 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|HSMC_CLK_IN0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 354 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 357 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 357 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B4A " "No output dependent on input pin \"OSC_50_B4A\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|OSC_50_B4A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B5B " "No output dependent on input pin \"OSC_50_B5B\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 365 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|OSC_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B8A " "No output dependent on input pin \"OSC_50_B8A\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 366 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|OSC_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_PERST_n " "No output dependent on input pin \"PCIE_PERST_n\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 369 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|PCIE_PERST_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_WAKE_n " "No output dependent on input pin \"PCIE_WAKE_n\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 370 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|PCIE_WAKE_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_n " "No output dependent on input pin \"RESET_n\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 373 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 380 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 380 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 380 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 380 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_DOUT " "No output dependent on input pin \"TEMP_DOUT\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 385 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|TEMP_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_B2_CLK " "No output dependent on input pin \"USB_B2_CLK\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 389 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|USB_B2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_OE_n " "No output dependent on input pin \"USB_OE_n\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 393 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|USB_OE_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RD_n " "No output dependent on input pin \"USB_RD_n\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 394 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|USB_RD_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RESET_n " "No output dependent on input pin \"USB_RESET_n\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 395 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|USB_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_WR_n " "No output dependent on input pin \"USB_WR_n\"" {  } { { "sockit_i2sound.v" "" { Text "E:/Terasic_SoC_Kit/V_1.0.3_SysCD/Demonstrations/FPGA/SoCKit_i2sound/sockit_i2sound.v" 398 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1513346395820 "|SoCKit_i2sound|USB_WR_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1513346395820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "982 " "Implemented 982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "31 " "Implemented 31 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1513346395826 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1513346395826 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "89 " "Implemented 89 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1513346395826 ""} { "Info" "ICUT_CUT_TM_LCELLS" "805 " "Implemented 805 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1513346395826 ""} { "Info" "ICUT_CUT_TM_RAMS" "6 " "Implemented 6 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1513346395826 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1513346395826 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 196 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 196 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "787 " "Peak virtual memory: 787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513346395881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 21:59:55 2017 " "Processing ended: Fri Dec 15 21:59:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513346395881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513346395881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513346395881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513346395881 ""}
