###############################################################
#  Generated by:      Cadence Innovus 21.10-p004_1
#  OS:                Linux x86_64(Host ID ieng6-ece-09.ucsd.edu)
#  Generated on:      Fri Feb 27 13:00:48 2026
#  Design:            ripple_carry_adder_4bit
#  Command:           defOut results/innovus/ripple_carry_adder_4bit_final.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN ripple_carry_adder_4bit ;
UNITS DISTANCE MICRONS 2000 ;

PROPERTYDEFINITIONS
    DESIGN flow_implementation_stage STRING "postRoute" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 5.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 14.0000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 5.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 14.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 38000 38000 ) ;

ROW CORE_ROW_0 core 10000 10000 FS DO 45 BY 1 STEP 400 0
 ;
ROW CORE_ROW_1 core 10000 13600 N DO 45 BY 1 STEP 400 0
 ;
ROW CORE_ROW_2 core 10000 17200 FS DO 45 BY 1 STEP 400 0
 ;
ROW CORE_ROW_3 core 10000 20800 N DO 45 BY 1 STEP 400 0
 ;
ROW CORE_ROW_4 core 10000 24400 FS DO 45 BY 1 STEP 400 0
 ;

TRACKS Y 2000 DO 23 STEP 1600 LAYER M8 ;
TRACKS X 2200 DO 23 STEP 1600 LAYER M8 ;
TRACKS X 200 DO 95 STEP 400 LAYER M7 ;
TRACKS Y 2000 DO 23 STEP 1600 LAYER M7 ;
TRACKS Y 400 DO 94 STEP 400 LAYER M6 ;
TRACKS X 200 DO 95 STEP 400 LAYER M6 ;
TRACKS X 200 DO 95 STEP 400 LAYER M5 ;
TRACKS Y 400 DO 94 STEP 400 LAYER M5 ;
TRACKS Y 400 DO 94 STEP 400 LAYER M4 ;
TRACKS X 200 DO 95 STEP 400 LAYER M4 ;
TRACKS X 200 DO 95 STEP 400 LAYER M3 ;
TRACKS Y 400 DO 94 STEP 400 LAYER M3 ;
TRACKS Y 400 DO 94 STEP 400 LAYER M2 ;
TRACKS X 200 DO 95 STEP 400 LAYER M2 ;
TRACKS X 200 DO 95 STEP 400 LAYER M1 ;
TRACKS Y 400 DO 94 STEP 400 LAYER M1 ;

GCELLGRID Y 38010 DO 1 STEP 7810 ;
GCELLGRID Y 12200 DO 4 STEP 6000 ;
GCELLGRID Y -10 DO 2 STEP 6210 ;
GCELLGRID X 38010 DO 1 STEP 8010 ;
GCELLGRID X 12000 DO 4 STEP 6000 ;
GCELLGRID X -10 DO 2 STEP 6010 ;

VIAS 6 ;
- VIAGEN34_1
 + VIARULE VIAGEN34
 + CUTSIZE 200 200
 + LAYERS M3 VIA3 M4
 + CUTSPACING 260 260
 + ENCLOSURE 210 210 210 210
 + ROWCOL 4 4
 ;
- VIAGEN34_2
 + VIARULE VIAGEN34
 + CUTSIZE 200 200
 + LAYERS M3 VIA3 M4
 + CUTSPACING 260 260
 + ENCLOSURE 210 10 210 10
 + ROWCOL 4 4
 ;
- VIAGEN12_2
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 210 0 210 0
 + ROWCOL 2 4
 ;
- VIAGEN23_2
 + VIARULE VIAGEN23
 + CUTSIZE 200 200
 + LAYERS M2 VIA2 M3
 + CUTSPACING 260 260
 + ENCLOSURE 210 0 210 0
 + ROWCOL 2 4
 ;
- VIAGEN34_4
 + VIARULE VIAGEN34
 + CUTSIZE 200 200
 + LAYERS M3 VIA3 M4
 + CUTSPACING 260 260
 + ENCLOSURE 210 0 210 0
 + ROWCOL 2 4
 ;
- VIAGEN12_4
 + VIARULE VIAGEN12
 + CUTSIZE 200 200
 + LAYERS M1 VIA1 M2
 + CUTSPACING 260 260
 + ENCLOSURE 155 0 155 0
 + ROWCOL 2 4
 + OFFSET -5 0 -5 0
 ;
END VIAS

COMPONENTS 13 ;
- fa_stage\[0\].u_fa/U1 ND2D0HVT + PLACED ( 11200 17200 ) S
 ;
- fa_stage\[0\].u_fa/U2 XNR3D2HVT + PLACED ( 10000 13600 ) FN
 ;
- fa_stage\[0\].u_fa/U3 INVD0HVT + PLACED ( 12400 10000 ) S
 ;
- fa_stage\[0\].u_fa/U4 CKND2D0HVT + PLACED ( 13600 20800 ) N
 ;
- fa_stage\[0\].u_fa/U5 OAI21D0HVT + PLACED ( 15600 17200 ) FS
 ;
- fa_stage\[1\].u_fa/U1 FA1D2HVT + PLACED ( 10000 24400 ) FS
 ;
- fa_stage\[2\].u_fa/U1 OAI21D0HVT + PLACED ( 20800 13600 ) N
 ;
- fa_stage\[2\].u_fa/U2 CKND2D0HVT + PLACED ( 20800 20800 ) N
 ;
- fa_stage\[2\].u_fa/U3 NR2D1HVT + PLACED ( 20800 17200 ) FS
 ;
- fa_stage\[2\].u_fa/U4 INVD0HVT + PLACED ( 21600 24400 ) S
 ;
- fa_stage\[2\].u_fa/U5 XNR2D2HVT + PLACED ( 23600 24400 ) FS
 ;
- fa_stage\[2\].u_fa/U6 XNR2D0HVT + PLACED ( 24000 17200 ) FS
 ;
- fa_stage\[3\].u_fa/U1 FA1D2HVT + PLACED ( 16000 10000 ) FS
 ;
END COMPONENTS

PINS 14 ;
- a[3] + NET a[3] + DIRECTION INPUT + USE SIGNAL
 ;
- a[2] + NET a[2] + DIRECTION INPUT + USE SIGNAL
 ;
- a[1] + NET a[1] + DIRECTION INPUT + USE SIGNAL
 ;
- a[0] + NET a[0] + DIRECTION INPUT + USE SIGNAL
 ;
- b[3] + NET b[3] + DIRECTION INPUT + USE SIGNAL
 ;
- b[2] + NET b[2] + DIRECTION INPUT + USE SIGNAL
 ;
- b[1] + NET b[1] + DIRECTION INPUT + USE SIGNAL
 ;
- b[0] + NET b[0] + DIRECTION INPUT + USE SIGNAL
 ;
- cin + NET cin + DIRECTION INPUT + USE SIGNAL
 ;
- sum[3] + NET sum[3] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[2] + NET sum[2] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[1] + NET sum[1] + DIRECTION OUTPUT + USE SIGNAL
 ;
- sum[0] + NET sum[0] + DIRECTION OUTPUT + USE SIGNAL
 ;
- cout + NET cout + DIRECTION OUTPUT + USE SIGNAL
 ;
END PINS

SPECIALNETS 2 ;
- VDD  ( * VDD )
  + ROUTED M4 2000 + SHAPE RING ( 8000 7000 ) ( * 31000 )
    NEW M4 2000 + SHAPE RING ( 30000 7000 ) ( * 31000 )
    NEW M3 2000 + SHAPE RING ( 7000 8000 ) ( 31000 * )
    NEW M3 2000 + SHAPE RING ( 7000 30000 ) ( 31000 * )
    NEW M3 1600 + SHAPE STRIPE ( 7000 20800 ) ( 31000 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 10000 24400 ) ( 28000 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 10000 17200 ) ( 28000 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 10000 10000 ) ( 28000 * )
    NEW M1 660 + SHAPE COREWIRE ( 28000 17200 ) ( 31000 * )
    NEW M1 660 + SHAPE COREWIRE ( 28000 10000 ) ( 31000 * )
    NEW M1 660 + SHAPE COREWIRE ( 7000 17200 ) ( 10000 * )
    NEW M1 660 + SHAPE COREWIRE ( 7000 10000 ) ( 10000 * )
    NEW M1 660 + SHAPE COREWIRE ( 28270 25200 ) ( 31000 * )
    NEW M1 660 + SHAPE COREWIRE ( 28600 24070 ) ( * 25530 )
    NEW M1 660 + SHAPE COREWIRE ( 28000 24400 ) ( 28930 * )
    NEW M1 660 + SHAPE COREWIRE ( 7000 25200 ) ( 9730 * )
    NEW M1 660 + SHAPE COREWIRE ( 9400 24070 ) ( * 25530 )
    NEW M1 660 + SHAPE COREWIRE ( 9070 24400 ) ( 10000 * )
    NEW M4 0 + SHAPE RING ( 8000 8000 ) VIAGEN34_1
    NEW M4 0 + SHAPE RING ( 8000 30000 ) VIAGEN34_1
    NEW M4 0 + SHAPE RING ( 30000 8000 ) VIAGEN34_1
    NEW M4 0 + SHAPE RING ( 30000 30000 ) VIAGEN34_1
    NEW M4 0 + SHAPE STRIPE ( 8000 20800 ) VIAGEN34_2
    NEW M4 0 + SHAPE STRIPE ( 30000 20800 ) VIAGEN34_2
    NEW M4 0 + SHAPE COREWIRE ( 30000 17200 ) VIAGEN34_4
    NEW M3 0 + SHAPE COREWIRE ( 30000 17200 ) VIAGEN23_2
    NEW M2 0 + SHAPE COREWIRE ( 30000 17200 ) VIAGEN12_2
    NEW M4 0 + SHAPE COREWIRE ( 30000 10000 ) VIAGEN34_4
    NEW M3 0 + SHAPE COREWIRE ( 30000 10000 ) VIAGEN23_2
    NEW M2 0 + SHAPE COREWIRE ( 30000 10000 ) VIAGEN12_2
    NEW M4 0 + SHAPE COREWIRE ( 8000 17200 ) VIAGEN34_4
    NEW M3 0 + SHAPE COREWIRE ( 8000 17200 ) VIAGEN23_2
    NEW M2 0 + SHAPE COREWIRE ( 8000 17200 ) VIAGEN12_2
    NEW M4 0 + SHAPE COREWIRE ( 8000 10000 ) VIAGEN34_4
    NEW M3 0 + SHAPE COREWIRE ( 8000 10000 ) VIAGEN23_2
    NEW M2 0 + SHAPE COREWIRE ( 8000 10000 ) VIAGEN12_2
    NEW M4 0 + SHAPE COREWIRE ( 8000 25200 ) VIAGEN34_4
    NEW M3 0 + SHAPE COREWIRE ( 8000 25200 ) VIAGEN23_2
    NEW M2 0 + SHAPE COREWIRE ( 7950 25200 ) VIAGEN12_4
    NEW M4 0 + SHAPE COREWIRE ( 30000 25200 ) VIAGEN34_4
    NEW M3 0 + SHAPE COREWIRE ( 30000 25200 ) VIAGEN23_2
    NEW M2 0 + SHAPE COREWIRE ( 30060 25200 ) VIAGEN12_4
  + USE POWER
 ;
- VSS  ( * VSS )
  + ROUTED M4 2000 + SHAPE RING ( 5000 4000 ) ( * 34000 )
    NEW M4 2000 + SHAPE RING ( 33000 4000 ) ( * 34000 )
    NEW M3 2000 + SHAPE RING ( 4000 5000 ) ( 34000 * )
    NEW M3 2000 + SHAPE RING ( 4000 33000 ) ( 34000 * )
    NEW M3 1600 + SHAPE STRIPE ( 4000 23400 ) ( 34000 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 10000 28000 ) ( 28000 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 10000 20800 ) ( 28000 * )
    NEW M1 660 + SHAPE FOLLOWPIN ( 10000 13600 ) ( 28000 * )
    NEW M1 660 + SHAPE COREWIRE ( 4000 13600 ) ( 10000 * )
    NEW M1 660 + SHAPE COREWIRE ( 4000 20800 ) ( 10000 * )
    NEW M1 660 + SHAPE COREWIRE ( 4000 28000 ) ( 10000 * )
    NEW M1 660 + SHAPE COREWIRE ( 28000 13600 ) ( 34000 * )
    NEW M1 660 + SHAPE COREWIRE ( 28000 20800 ) ( 34000 * )
    NEW M1 660 + SHAPE COREWIRE ( 28000 28000 ) ( 34000 * )
    NEW M4 0 + SHAPE RING ( 5000 5000 ) VIAGEN34_1
    NEW M4 0 + SHAPE RING ( 5000 33000 ) VIAGEN34_1
    NEW M4 0 + SHAPE RING ( 33000 5000 ) VIAGEN34_1
    NEW M4 0 + SHAPE RING ( 33000 33000 ) VIAGEN34_1
    NEW M4 0 + SHAPE STRIPE ( 5000 23400 ) VIAGEN34_2
    NEW M4 0 + SHAPE STRIPE ( 33000 23400 ) VIAGEN34_2
    NEW M4 0 + SHAPE COREWIRE ( 5000 13600 ) VIAGEN34_4
    NEW M3 0 + SHAPE COREWIRE ( 5000 13600 ) VIAGEN23_2
    NEW M2 0 + SHAPE COREWIRE ( 5000 13600 ) VIAGEN12_2
    NEW M4 0 + SHAPE COREWIRE ( 5000 20800 ) VIAGEN34_4
    NEW M3 0 + SHAPE COREWIRE ( 5000 20800 ) VIAGEN23_2
    NEW M2 0 + SHAPE COREWIRE ( 5000 20800 ) VIAGEN12_2
    NEW M4 0 + SHAPE COREWIRE ( 5000 28000 ) VIAGEN34_4
    NEW M3 0 + SHAPE COREWIRE ( 5000 28000 ) VIAGEN23_2
    NEW M2 0 + SHAPE COREWIRE ( 5000 28000 ) VIAGEN12_2
    NEW M4 0 + SHAPE COREWIRE ( 33000 13600 ) VIAGEN34_4
    NEW M3 0 + SHAPE COREWIRE ( 33000 13600 ) VIAGEN23_2
    NEW M2 0 + SHAPE COREWIRE ( 33000 13600 ) VIAGEN12_2
    NEW M4 0 + SHAPE COREWIRE ( 33000 20800 ) VIAGEN34_4
    NEW M3 0 + SHAPE COREWIRE ( 33000 20800 ) VIAGEN23_2
    NEW M2 0 + SHAPE COREWIRE ( 33000 20800 ) VIAGEN12_2
    NEW M4 0 + SHAPE COREWIRE ( 33000 28000 ) VIAGEN34_4
    NEW M3 0 + SHAPE COREWIRE ( 33000 28000 ) VIAGEN23_2
    NEW M2 0 + SHAPE COREWIRE ( 33000 28000 ) VIAGEN12_2
  + USE GROUND
 ;
END SPECIALNETS

END DESIGN
