set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {full_adder.vo full_adder_v.sdo}}
}
