                                            Floating-Point-ALU
Verilog Gate level Implementation of floating point arithmetic as per IEEE 754

operation[1:0]

    00    =>   Addition
  
    01    =>   Substraction
  
    10    =>   Multiplication
  
    11    =>   Division




RTL Schematic Diagram:
![image](https://github.com/Samiksha-0710/32Bit_floatingpoint_ALU/assets/97450842/3d43001c-13da-4206-818d-d65fe1079c31)
