MacroModel pin core_t_ctr_reg_reg[0]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][23]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][22]/CLK  142.40ps 142.40ps 142.40ps 142.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][22]/CLK  142.00ps 142.00ps 142.00ps 142.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][25]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][20]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][12]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][27]/CLK  149.80ps 149.80ps 149.80ps 149.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][26]/CLK  144.10ps 144.10ps 144.10ps 144.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][6]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][29]/CLK  146.90ps 146.90ps 146.90ps 146.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][20]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][10]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][11]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][31]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][19]/CLK  148.30ps 148.30ps 148.30ps 148.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][28]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][14]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][15]/CLK  140.10ps 140.10ps 140.10ps 140.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][30]/CLK  145.80ps 145.80ps 145.80ps 145.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][16]/CLK  145.00ps 145.00ps 145.00ps 145.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][24]/CLK  143.40ps 143.40ps 143.40ps 143.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][24]/CLK  144.40ps 144.40ps 144.40ps 144.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][17]/CLK  140.30ps 140.30ps 140.30ps 140.30ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[1]/CLK  148.50ps 148.50ps 148.50ps 148.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][21]/CLK  146.60ps 146.60ps 146.60ps 146.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][0]/CLK  148.80ps 148.80ps 148.80ps 148.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][18]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][9]/CLK  141.60ps 141.60ps 141.60ps 141.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][21]/CLK  143.40ps 143.40ps 143.40ps 143.40ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][13]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][8]/CLK  143.80ps 143.80ps 143.80ps 143.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][2]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][2]/CLK  140.60ps 140.60ps 140.60ps 140.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][25]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][23]/CLK  148.60ps 148.60ps 148.60ps 148.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][13]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[2]/CLK  146.60ps 146.60ps 146.60ps 146.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][5]/CLK  148.20ps 148.20ps 148.20ps 148.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][26]/CLK  146.00ps 146.00ps 146.00ps 146.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][3]/CLK  140.70ps 140.70ps 140.70ps 140.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][19]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][5]/CLK  148.30ps 148.30ps 148.30ps 148.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][1]/CLK  149.80ps 149.80ps 149.80ps 149.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][7]/CLK  149.70ps 149.70ps 149.70ps 149.70ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[3]/CLK  136.30ps 136.30ps 136.30ps 136.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][28]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][0]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][4]/CLK  138.50ps 138.50ps 138.50ps 138.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][1]/CLK  148.70ps 148.70ps 148.70ps 148.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][3]/CLK  147.60ps 147.60ps 147.60ps 147.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][29]/CLK  142.70ps 142.70ps 142.70ps 142.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][1]/CLK  145.20ps 145.20ps 145.20ps 145.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][27]/CLK  142.10ps 142.10ps 142.10ps 142.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][3]/CLK  136.70ps 136.70ps 136.70ps 136.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][7]/CLK  140.20ps 140.20ps 140.20ps 140.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][30]/CLK  142.00ps 142.00ps 142.00ps 142.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][31]/CLK  146.10ps 146.10ps 146.10ps 146.10ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[4]/CLK  149.20ps 149.20ps 149.20ps 149.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][18]/CLK  144.70ps 144.70ps 144.70ps 144.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][9]/CLK  142.00ps 142.00ps 142.00ps 142.00ps 0pf view_tc
MacroModel pin core_t_ctr_reg_reg[5]/CLK  148.20ps 148.20ps 148.20ps 148.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][4]/CLK  138.10ps 138.10ps 138.10ps 138.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][4]/CLK  139.10ps 139.10ps 139.10ps 139.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][10]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][5]/CLK  142.80ps 142.80ps 142.80ps 142.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][7]/CLK  142.90ps 142.90ps 142.90ps 142.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][13]/CLK  145.70ps 145.70ps 145.70ps 145.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][17]/CLK  143.80ps 143.80ps 143.80ps 143.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][15]/CLK  142.90ps 142.90ps 142.90ps 142.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][15]/CLK  148.60ps 148.60ps 148.60ps 148.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][13]/CLK  143.50ps 143.50ps 143.50ps 143.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][14]/CLK  142.10ps 142.10ps 142.10ps 142.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][10]/CLK  143.20ps 143.20ps 143.20ps 143.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][2]/CLK  143.20ps 143.20ps 143.20ps 143.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][12]/CLK  142.00ps 142.00ps 142.00ps 142.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][11]/CLK  145.90ps 145.90ps 145.90ps 145.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][2]/CLK  141.90ps 141.90ps 141.90ps 141.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][8]/CLK  143.90ps 143.90ps 143.90ps 143.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][9]/CLK  143.60ps 143.60ps 143.60ps 143.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][8]/CLK  148.90ps 148.90ps 148.90ps 148.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][11]/CLK  150.00ps 150.00ps 150.00ps 150.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][6]/CLK  132.20ps 132.20ps 132.20ps 132.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][14]/CLK  137.50ps 137.50ps 137.50ps 137.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][14]/CLK  138.90ps 138.90ps 138.90ps 138.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][16]/CLK  137.90ps 137.90ps 137.90ps 137.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][6]/CLK  135.70ps 135.70ps 135.70ps 135.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][12]/CLK  140.50ps 140.50ps 140.50ps 140.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][12]/CLK  139.70ps 139.70ps 139.70ps 139.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[1][1]/CLK  135.20ps 135.20ps 135.20ps 135.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][3]/CLK  135.30ps 135.30ps 135.30ps 135.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][6]/CLK  137.10ps 137.10ps 137.10ps 137.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][4]/CLK  139.80ps 139.80ps 139.80ps 139.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][16]/CLK  136.60ps 136.60ps 136.60ps 136.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][8]/CLK  128.30ps 128.30ps 128.30ps 128.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][5]/CLK  125.50ps 125.50ps 125.50ps 125.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[8]/CLK  30.70ps 30.70ps 30.70ps 30.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][11]/CLK  131.80ps 131.80ps 131.80ps 131.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][7]/CLK  112.90ps 112.90ps 112.90ps 112.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][18]/CLK  116.80ps 116.80ps 116.80ps 116.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][21]/CLK  114.60ps 114.60ps 114.60ps 114.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][15]/CLK  140.20ps 140.20ps 140.20ps 140.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][16]/CLK  135.70ps 135.70ps 135.70ps 135.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][21]/CLK  113.70ps 113.70ps 113.70ps 113.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][19]/CLK  114.10ps 114.10ps 114.10ps 114.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][22]/CLK  131.10ps 131.10ps 131.10ps 131.10ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][0]/CLK  116.30ps 116.30ps 116.30ps 116.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][0]/CLK  129.90ps 129.90ps 129.90ps 129.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][10]/CLK  127.50ps 127.50ps 127.50ps 127.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[9]/CLK  21.30ps 21.30ps 21.30ps 21.30ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][20]/CLK  113.80ps 113.80ps 113.80ps 113.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][17]/CLK  114.70ps 114.70ps 114.70ps 114.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[1]/CLK  75.00ps 75.00ps 75.00ps 75.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[14][9]/CLK  108.90ps 108.90ps 108.90ps 108.90ps 0pf view_tc
MacroModel pin core_e_reg_reg[2]/CLK  64.00ps 64.00ps 64.00ps 64.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][17]/CLK  121.90ps 121.90ps 121.90ps 121.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][22]/CLK  123.20ps 123.20ps 123.20ps 123.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[13]/CLK  15.20ps 15.20ps 15.20ps 15.20ps 0pf view_tc
MacroModel pin core_e_reg_reg[14]/CLK  12.60ps 12.60ps 12.60ps 12.60ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][25]/CLK  99.70ps 99.70ps 99.70ps 99.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][20]/CLK  108.70ps 108.70ps 108.70ps 108.70ps 0pf view_tc
MacroModel pin core_e_reg_reg[16]/CLK  11.00ps 11.00ps 11.00ps 11.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][18]/CLK  123.30ps 123.30ps 123.30ps 123.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[3]/CLK  55.50ps 55.50ps 55.50ps 55.50ps 0pf view_tc
MacroModel pin core_e_reg_reg[4]/CLK  41.70ps 41.70ps 41.70ps 41.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][19]/CLK  117.30ps 117.30ps 117.30ps 117.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[7]/CLK  32.70ps 32.70ps 32.70ps 32.70ps 0pf view_tc
MacroModel pin core_f_reg_reg[2]/CLK  103.40ps 103.40ps 103.40ps 103.40ps 0pf view_tc
MacroModel pin core_e_reg_reg[12]/CLK  21.00ps 21.00ps 21.00ps 21.00ps 0pf view_tc
MacroModel pin core_e_reg_reg[5]/CLK  39.20ps 39.20ps 39.20ps 39.20ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][24]/CLK  110.80ps 110.80ps 110.80ps 110.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][24]/CLK  113.90ps 113.90ps 113.90ps 113.90ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][27]/CLK  93.60ps 93.60ps 93.60ps 93.60ps 0pf view_tc
MacroModel pin core_e_reg_reg[6]/CLK  35.00ps 35.00ps 35.00ps 35.00ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][23]/CLK  94.80ps 94.80ps 94.80ps 94.80ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][26]/CLK  91.30ps 91.30ps 91.30ps 91.30ps 0pf view_tc
MacroModel pin core_e_reg_reg[0]/CLK  80.50ps 80.50ps 80.50ps 80.50ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[0][23]/CLK  97.70ps 97.70ps 97.70ps 97.70ps 0pf view_tc
MacroModel pin core_w_mem_inst_w_mem_reg[9][28]/CLK  97.70ps 97.70ps 97.70ps 97.70ps 0pf view_tc
