                                                                                                         STA540
                                                               4 x 13 W dual/quad power amplifier
                                                                                           Datasheet − production data
Features
■   High output power capability
    – 2x 38 W into 4 Ω at 18 V, 1 kHz, 10% THD
    – 2x 34 W into 8 Ω at 22 V, 1 kHz, 10% THD
    – 2x 24W into 4Ω at 14.4 V, 1 kHz, 10% THD
    – 2x 15 W into 8 Ω at 16 V, 1 kHz, 10% THD
    – 4x 13 W into 2 Ω at 15 V, 1 kHz, 10% THD
    – 4x 11 W into 4 Ω at 18 V, 1 kHz, 10% THD
    – 4x 7 W into 4 Ω at 14.4 V, 1 kHz, 10% THD
                                                                                      Multiwatt15
■   Minimum external components count:
    – no bootstrap capacitors
    – no Boucherot cells
    – internally fixed gain 20 dB
■   Standby function (CMOS compatible)
■   No audible pop during standby operations                        Description
■   Diagnostic facilities:                                          The STA540 is a 4-channel, class-AB audio
    – clip detector                                                 amplifier designed for high quality sound
    – output to GND short-circuit detector                          applications.
    – output to VS short-circuit detector                           The amplifiers have single-ended outputs with
    – soft short-circuit check at turn-on                           integrated short-circuit protection, thermal
    – thermal shutdown warning                                      protection and diagnostic functions.
                                                                    The chip is housed in the 15-pin Multiwatt
Protection
                                                                    ECOPACK® Pb-free package which is RoHS
■   Output AC/DC short circuit                                      (2002/95/EC) compliant.
■   Soft short-circuit check at turn-on
■   Thermal cutoff/limiter to prevent chip from
    overheating
■   High inductive loads
■   ESD
Table 1.           Device summary
            Order code                       Temperature range              Package                    Packing
 STA540                                  -40 to 150° C             Multiwatt15                Tube
April 2012                                               Doc ID 13907 Rev 6                                         1/25
This is information on a product in full production.                                                           www.st.com 1


Contents                                                                                                              STA540
Contents
1        Block diagram and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
         1.1    Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
         1.2    Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
2        Electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
         2.1    Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
         2.2    Thermal data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
         2.3    Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
3        Standard application circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
4        Electrical characteristics curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
5        Thermal information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
         5.1    Heatsink specification examples . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
                5.1.1     Rth_HS calculation for 4 single-ended channels . . . . . . . . . . . . . . . . . . . 15
                5.1.2     Rth_HS calculation for 2 single-ended channels plus 1 BTL channel . . . 15
                5.1.3     Calculations using music power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
6        Practical information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
         6.1    Highly flexible amplifier configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
         6.2    Easy single-ended to bridge transition . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
         6.3    Internally fixed gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
         6.4    Silent turn on/off and muting/standby function . . . . . . . . . . . . . . . . . . . . . 17
         6.5    Driving circuit for standby mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
         6.6    Output stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
                6.6.1     Rail-to-rail output voltage swing without bootstrap capacitors . . . . . . . . 18
                6.6.2     Absolute stability without external compensation . . . . . . . . . . . . . . . . . 18
         6.7    Built–in protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
                6.7.1     Diagnostic facilities (pin 10) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
                6.7.2     Short-circuit protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
                6.7.3     Clipping detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
                6.7.4     Thermal shutdown . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
2/25                                    Doc ID 13907 Rev 6


STA540                                                                                                        Contents
       6.8   Handling the diagnostic information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
       6.9   PCB ground layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
       6.10  Mute function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
7      Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
8      Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
                                   Doc ID 13907 Rev 6                                                                 3/25


List of tables                                                                                                                          STA540
List of tables
Table 1.     Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Table 2.     Pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Table 3.     Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Table 4.     Thermal data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Table 5.     Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Table 6.     Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
4/25                                                Doc ID 13907 Rev 6


STA540                                                                                                                     List of figures
List of figures
Figure 1.  Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Figure 2.  Pin connection (top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Figure 3.  Quadraphonic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 4.  Alternative single-ended speaker connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 5.  Dual bridge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Figure 6.  Stereo plus bridge drive . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
Figure 7.  Quiescent drain current versus supply voltage (single-ended and bridge) . . . . . . . . . . . . . 12
Figure 8.  Quiescent output voltage versus supply voltage (single-ended and bridge). . . . . . . . . . . . 12
Figure 9.  Output power versus supply voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 10. Output power versus supply voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 11. Output power versus supply voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 12. Distortion versus output power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 13. Distortion versus output power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 14. Distortion versus output power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 15. Output power versus supply voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 16. Output power versus supply voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 17. Supply voltage rejection versus frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 18. Crosstalk versus frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Figure 19. Standby attenuation versus threshold voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Figure 20. Total power dissipation and efficiency versus output power. . . . . . . . . . . . . . . . . . . . . . . . 14
Figure 21. Total power dissipation and efficiency versus output power. . . . . . . . . . . . . . . . . . . . . . . . 14
Figure 22. The new output stage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
Figure 23. Shared capacitor in single-ended configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Figure 24. Clipping detection waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 25. Output fault waveforms (see Figure 26) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 26. Fault waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Figure 27. Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 28. Interface circuit diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 29. Optional mute function circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 30. Mechanical data and package dimensions (Multiwatt15) . . . . . . . . . . . . . . . . . . . . . . . . . 23
                                                  Doc ID 13907 Rev 6                                                                         5/25


Block diagram and pin description                                                STA540
1          Block diagram and pin description
1.1        Block diagram
           Figure 1.   Block diagram
                                     VCC2
                                      VCC2  VCC1
                                            VCC1
                                    13        3          A1
                                                         +         1
                                                                     OUT1
                                                          -
                                4
                            IN1
                                                       A2 INV
                                                         +         2
                                7                                    OUT2
                         ST-BY
                         ST-BY                            -
                                5
                            IN2
                                                         A3
                                                         +        15
                                                                     OUT3
                                                          -
                                12
                            IN3
                                                       A4 INV
                                                         +        14
                                                                     OUT4
                                                          -
                                11                                10 DIAGNOSTIC
                                                                     DIAGNOSTICD
                            IN4                                        OUTPUT
                                            6               8    9
                                             SVR        P-GND S-GND
                                                                      D06AU1630
6/25                                   Doc ID 13907 Rev 6


STA540                                                     Block diagram and pin description
1.2    Pin description
       Figure 2. Pin connection (top view)
                                                  15                   OUT3
                                                                        OUT3
                                                  14                   OUT4
                                                                        OUT4
                                                  13                   VCC2
                                                                        VCC
                                                  12                   IN3
                                                                        IN3
                                                  11                   IN4
                                                                        IN4
                                                  10                   DIAGNOSTICD
                                                                        DIAGNOSTICD
                                                   9                   S-GND
                                                                        S-GND
                                                   8                   P-GND
                                                                        PW-GND
                                                   7                   ST-BY
                                                                        STAND-BY
                                                   6                   SVR
                                                                        SVR
                                                   5                   IN2
                                                                        IN2
                                                   4                   IN1
                                                                        IN1
                                                   3                   VCC1
                                                                        VCC
                                                   2                   OUT2
                                                                        OUT2
                                                   1                   OUT1
                                                                        OUT1
                                                             D06au1631
       Table 2.  Pin description
          N°         Name         Type                              Function
           1         OUT1          OUT     Channel 1 output
           2         OUT2          OUT     Channel 2 output
           3         VCC1         PWR      Power supply
           4          IN1           IN     Channel 1 input
           5          IN2           IN     Channel 2 input
           6          SVR           IN     Supply voltage rejection
           7         ST-BY          IN     Standby control pin
           8        P-GND         PWR      Power ground
           9        S-GND         PWR      Signal ground
          10     DIAGNOSTICD       OUT     Diagnostics output
          11          IN4           IN     Channel 4 input
          12          IN3           IN     Channel 3 input
          13         VCC2         PWR      Power supply
          14         OUT4          OUT     Channel 4 output
          15         OUT3          OUT     Channel 3 output
                                 Doc ID 13907 Rev 6                                     7/25


Electrical specifications                                                                          STA540
2            Electrical specifications
2.1          Absolute maximum ratings
             Table 3.       Absolute maximum ratings
              Symbol                               Parameter                            Value         Unit
                         Supply voltage idle mode (no signal)                             24            V
                 Vs      Supply voltage operating                                         22            V
                         Supply voltage AC-DC short safe                                  20            V
                Ptot     Total power dissipation (Tcase = 85 °C)                          36           W
              Tstg, Tj   Storage and junction temperature                             -40 to150        °C
                 Top     Operating temperature                                         0 to 70         °C
2.2          Thermal data
             Table 4.       Thermal data
              Symbol                               Parameter                            Value         Unit
              Rth j-case Thermal resistance junction to case (max)                        1.8        °C/W
              Rth j-amb Thermal resistance junction to ambient (max)                      35         °C/W
2.3          Electrical characteristics
             The test conditions are VS = 14.4 V, RL = 4 Ω, f = 1 kHz, Tamb = 25° C unless otherwise
             specified.
             Table 5.       Electrical characteristics
              Symbol              Parameter                    Test condition     Min    Typ    Max  Unit
                 VS      Supply voltage range                                      8            22      V
                         Total quiescent drain
                  Id                                                                      80    150   mA
                         current
                Vos      Output offset voltage                                   -150           150   mV
                                                       THD=10%, RL=4 Ω                     7
                                                                                  6.5
                         Output power, SE              THD=10%, RL=2 Ω                   11.5          W
                                                       THD=10%, RL=4 Ω, VS=22 V           16
                 Po
                                                       THD=10%, RL=4 Ω                    24
                                                                                  21
                         Output power, BTL             THD=10%, RL=8 Ω, VS=17 V           20           W
                                                       THD=10%, RL=8 Ω, VS=22 V           34
                THD      Total harmonic distortion     RL = 4 Ω, Po = 0.1 to 4 W         0.02          %
                 ISC     Short-circuit output current                             4.0                   A
8/25                                            Doc ID 13907 Rev 6


STA540                                                                        Electrical specifications
       Table 5.     Electrical characteristics (continued)
        Symbol            Parameter                    Test condition          Min    Typ   Max   Unit
                                              f = 1 kHz single-ended                   70
                                              f = 10 kHz single-ended                  60
           CT    Crosstalk                                                                         dB
                                              f = 1 kHz BTL                     55
                                              f = 10 kHz BTL                           60
                                                                                20     30
           Rin   Input impedance              Single-ended BTL                                     kΩ
                                                                                10     15
                                                                                19     20   21
           Gv    Voltage gain                 Single-ended BTL                                     dB
                                                                                25     26   27
           Gv    Voltage gain match                                                         0.5    dB
                                              Rgen = 0, "A" weighted, S.E.:
                                              Non-inverting channels                   2           μV
           EN    Input noise voltage          Inverting channels                       5           μV
                                              BTL
                                                                                      3.5          μV
                                              Rgen = 0, f = 22 Hz to 22 kHz
                                              Rgen = 0, f = 300 Hz,
          SVR    Supply voltage rejection                                       50                 dB
                                              CSVR = 470 μF
          ASB    Standby attenuation          Po = 1 W                          80     90          dB
                 Current consumption in
           ISB                                VST_BY = 0 to 1.5 V                           100    μA
                 standby
                 ST-BY IN threshold voltage                                                 1.5     V
          VSB    ST-BY OUT threshold
                                                                                3.5                 V
                 voltage
                                              Play mode, VST-BY = 5 V                       50     μA
         IST-BY  Pin ST-BY current
                                              Max driving current under fault                5     mA
                 Clipping detector output
         Icd_off                              d = 1% (*)                               90          μA
                 average current
                 Clipping detector output
         Icd_on                               d = 5% (*)                              160          μA
                 average current
        VDIAGNO Saturation voltage on pin
                                              IDIAGNOSTICD = 1 mA sinking                   0.7     V
         STICD   DIAGNOSTICD
           TW    Thermal warning                                                      140          °C
           TM    Thermal muting                                                       150          °C
           TS    Thermal shutdown                                                     160          °C
                                        Doc ID 13907 Rev 6                                          9/25


Standard application circuits                                                                                                  STA540
3          Standard application circuits
           Figure 3.       Quadraphonic
                                 10 kΩ
                   ST_BY                                                                          Suggested applications:
                                                                                          VS
                                                                                                  4x 13 W into 2 Ω, at 15 V
                                   10 µF                        100 nF             1000 µF
                                                                                                  4x 11 W into 4 Ω, at 18 V
                                                                                                  4x 9 W into 2 Ω, at 12 V
                     IN_1                     4 7    13     3   1
                                                                                     OUT_1        4x 8 W into 4 Ω, at 16 V
                                 220 nF                              2200 µF
                     IN_2                     5                                                   4x 5 W into 4 Ω, at 12 V
                                                                2
                                 220 nF            STA540                            OUT_2
                     IN_3                     12                     2200 µF
                                 220 nF                        15
                     IN_4                                                            OUT_3
                                              11                     2200 µF
                                 220 nF
                                                               14
                                              6 8    9        10                    OUT_4
                                                                     2200 µF
                                  47 µF
           Figure 4.       Alternative single-ended speaker connection
                                          * 1                               18
                                                                           15
                                            2                               19
                                                                           14
                                                                   470μF                         470μF
                     The best audio performance is obtained with the configuration where each speaker
                     has its own DC blocking capacitor. However, if the application allows a little
                     degradation of the spatial image it is possible to connect a couple of speakers with
                     only one low-value DC blocking capacitor.
           Figure 5.       Dual bridge
                          10 kΩ
              ST_BY                                                                 VS    Suggested applications:
                            10 µF                         100 nF             1000 µF
                                                                                          2x 38 W into 4 Ω, at 18 V, 1 kHz, 10% THD
                                                                                          2x 34 W into 8 Ω, at 22 V, 1 kHz, 10% THD
                IN_L
                                                                                          2x 24 W into 4 Ω, at 14.4 V, 1 kHz, 10% THD
                                        4 7     13    3   1
                                                                                          2x 15 W into 8 Ω, at 16 V, 1 kHz, 10% THD
                          470 nF                                              OUT_L
                                        5
                                                          2
                                             STA540
               IN_R                     12
                          470 nF                         15
                                        11                                    OUT_R
                                                         14
                                        6 8     9       10
                           47 µF
10/25                                                Doc ID 13907 Rev 6


STA540                                                                   Standard application circuits
       Figure 6.  Stereo plus bridge drive
                            10 kΩ
                    ST_BY                                                   VS
                              10 µF                  100 nF          1000 µF
                      IN_L            4 7   13   3   1
                            220 nF
                                                                      OUT_L
                                                          2200 µF
                     IN_R             5
                                                     2
                            220 nF        STA540                      OUT_R
                 IN_Bridge            12                  2200 µF
                            470 nF                  15
                                      11                              OUT_Bridge
                                                    14
                                      6 8   9      10
                             47 µF
                                                           Suggested applications:
                                                           2x 9 W into 2 Ω, +1x 18 W into 4 Ω, at 12 V
                                                           2x 12 W into 2 Ω, +1x 26 W into 4 Ω, at 14.4 V
                                                           2x 8 W into 4 Ω, +1x 16 W into 8 Ω, at 16 V
                                    Doc ID 13907 Rev 6                                                    11/25


Electrical characteristics curves                                                                              STA540
4                Electrical characteristics curves
Figure 7.       Quiescent drain current versus           Figure 8.        Quiescent output voltage versus
                supply voltage (single-ended and                          supply voltage (single-ended and
                bridge)                                                   bridge)
Figure 9.       Output power versus supply voltage Figure 10. Output power versus supply voltage
       Po (W)                                                   Po (W)
    20                                                       12
    18                                                       11
    16                               THD= 10 %               10   SINGLE ENDED              THD= 10 %
         SINGLE ENDED
         RL= 2 Ω
                                                             9    RL= 4Ω
    14
          f= 1 KHz                                           8     f= 1 KHz
    12                                                       7
    10                                                       6
    8                                  THD= 1 %              5                                      THD= 1 %
    6                                                        4
                                                             3
    4
                                                             2
    2                                                        1
    0                                                        0
       8     9     10 11 12 13 14   15  16     17  18           8     9     10 11 12 13 14     15    16     17 18
                             Vs (V)                                                  Vs (V)
Figure 11. Output power versus supply voltage Figure 12. Distortion versus output power
12/25                                           Doc ID 13907 Rev 6


STA540                                                                               Electrical characteristics curves
Figure 13. Distortion versus output power                      Figure 14. Distortion versus output power
Figure 15. Output power versus supply voltage Figure 16. Output power versus supply voltage
        12                                                       Po(W) 35
  Po(W)
        11                                                           32.5
              S.E.                                                     30
        10                                                                   BTL
              Rl=8ohm                                                27.5
                                                                             Rl=8ohm
         9
              f=1KHz                                                   25    f=1KHz
         8                                                           22.5
                                                                                           T.H.D=10%
         7                                                             20
         6                     T.H.D=10%                             17.5
                                                                       15
         5
                                                                     12.5
         4                               T.H.D=1%                                                        T.H.D=1%
                                                                       10
         3
                                                                      7.5
         2                                                              5
         1                                                            2.5
         0                                                              0
           +8      +10 +12 +14      +16   +18     +20 +22 +24             +8     +10  +12    +14      +16       +18 +20  +22
                                  Vs(V)                                                         Vs(V)
Figure 17. Supply voltage rejection versus                     Figure 18. Crosstalk versus frequency
                 frequency
                                                      Doc ID 13907 Rev 6                                                13/25


Electrical characteristics curves                                                        STA540
Figure 19. Standby attenuation versus             Figure 20. Total power dissipation and
             threshold voltage                               efficiency versus output power
Figure 21. Total power dissipation and
             efficiency versus output power
14/25                                    Doc ID 13907 Rev 6


STA540                                                                                                                          Thermal information
5      Thermal information
       In order to avoid the intervention of the thermal protection, placed at Tj =150° C for thermal
       muting and Tj=160° C for thermal shutdown, it is important to calculate the heatsink thermal
       resistance, Rth_HS, correctly.
       The parameters that influence the calculation are:
       ●    maximum dissipated power for the device (Pdmax)
       ●    maximum thermal resistance junction to case (Rth_j-case)
       ●    maximum ambient temperature Tamb_max
       There is also an additional term that depends on the Iq (quiescent current).
5.1    Heatsink specification examples
5.1.1  Rth_HS calculation for 4 single-ended channels
       Given VS = 14.4 V, RL = 4 Ω x 4 channels, Rth_j-case = 1.8° C/W, Tamb_max = 50° C and
       Pout = 4 x 7 W then
       the maximum power dissipated in the device is:
                                                                                      2
                                                                                V
                                                                                  CC - = 4 ⋅ 2.62 = 10.5W
                            P             = NChannel ⋅ -------------------
                              dmax                                                 2
                                                                                2Π R
                                                                                       L
       and the required thermal resistance of the heatsink is:
                                 150 – T amb_max
                                                                           - – R th_j-case = 150                – 50- – 1.8 = 7.7°C/W
                     R th_HS = ---------------------------------------------                        ---------------------
                                            P dmax                                                        10.5
5.1.2  Rth_HS calculation for 2 single-ended channels plus 1 BTL channel
       Given VS = 14.4 V, RL = 2x 2 Ω (SE) + 1x 4 Ω (BTL), Pout = 2 x 12 W + 1 x 26 W then
       the maximum power dissipated in the device is:
                                                                           2                2
                                                              V                  2V
                                                                  CC                 CC
                              P               = 2 ⋅ -------------------- + -------------------- = 2 ⋅ 5.25 + 10.5 = 21W
                                dmax                                2               2
                                                            2Π R                  Π R
                                                                             L            L
       and the required thermal resistance of the heatsink is:
                                  150 – T
                                                      amb_max- – R                                 = 150           – 50- – 1.8 = 3°C/W
                      R         = ---------------------------------------------                        ---------------------
                        th_HS                  P                                   th_j-case                   21
                                                   dmax
                                                 Doc ID 13907 Rev 6                                                                           15/25


Thermal information                                                                          STA540
5.1.3      Calculations using music power
           The thermal resistance value calculated in each of the two above examples specifies a
           heatsink capable of sustaining the maximum dissipated power. Realistically, however, and
           as explained in the Application Note (AN1965), the heatsink can be smaller when the
           application is musical content.
           When music power is considered the resulting dissipation is about 40% less than the
           calculated maximum. Thus, smaller or cheaper heatsinks can be employed. The heatsink
           thermal resistance values are modified as follows:
           for example 5.1.1: 10.5 W - 40% = 6.3 W, thus giving Rth_c-amb = 14° C/W,
           for example 5.1.2: 21 W - 40% = 12.6 W, thus giving Rth_c-amb = 6° C/W.
16/25                                      Doc ID 13907 Rev 6


STA540                                                                         Practical information
6      Practical information
6.1    Highly flexible amplifier configuration
       The availability of four independent channels makes it possible to accomplish several kinds
       of applications ranging from four speakers stereo (F/R) to two-speaker bridge solutions.
       When working with single-ended configurations, the polarity of the speakers driven by the
       inverting amplifier must be reversed with respect to those driven by non-inverting channels.
       This is to avoid phase irregularities causing sound alterations especially during the
       reproduction of low frequencies.
6.2    Easy single-ended to bridge transition
       The change from single-ended to bridge configuration is made simple by connecting the two
       inputs together and also the speaker directly between the two outputs (no need for
       additional external components, in fact the output DC blocking capacitors are eliminated).
       However, take care to use an inverting/non-inverting amplifier pair.
6.3    Internally fixed gain
       The advantages in internally fixing the gain (to 20 dB in single-ended configuration and to
       26 dB in bridge configuration) are:
       ●    components and space saving,
       ●    output noise, supply voltage rejection and distortion optimization.
6.4    Silent turn on/off and muting/standby function
       The standby mode can be easily activated by means of a CMOS logic level applied to
       pin ST-BY through a RC filter.
       Under standby conditions, the device is turned off completely (supply current = 1 mA typical,
       output attenuation = 80 dB minimum).
       All on/off operations are virtually pop-free. Furthermore, at turn-on the device stays in mute
       condition for a time determined by the value of the SVR capacitor. This prevents transients,
       coming from previous stages, from producing unpleasant acoustic effects at the speakers.
6.5    Driving circuit for standby mode
       Some precautions need to be taken when designing the driving circuit for pin 7, ST-BY. For
       instance, the pin cannot be directly driven by a voltage source having a current capability
       higher than 5 mA. In practical cases a series resistance must be inserted, giving it the
       double purpose of limiting the current at pin 7 and to smooth down the standby on/off
       transitions. And, when done in combination with a capacitor, prevents output pop.
       A capacitor of at least 100 nF from pin 7 to S-GND, with no resistance in between, is
       necessary to ensure correct turn-on.
                                       Doc ID 13907 Rev 6                                        17/25


Practical information                                                                                STA540
6.6          Output stage
             The fully complementary output stage is possible with the power ICV PNP component.
             This novel design is based on the connection shown in Figure 22 and allows the full
             exploitation of its capabilities. The clear advantages this new approach has over classical
             output stages are described in the following sections.
6.6.1        Rail-to-rail output voltage swing without bootstrap capacitors
             The output swing is limited only by the VCEsat of the output transistors, which are in the
             range of 0.3 Ω (Rsat) each.
             Classical solutions adopting composite PNP-NPN for the upper output stage have higher
             saturation loss on the top side of the waveform.
             This unbalanced saturation causes a significant power reduction. The only way to recover
             power includes of the addition of expensive bootstrap capacitors.
6.6.2        Absolute stability without external compensation
             With reference to the circuit shown in Figure 22, the low frequency gain Vout/Vin is greater
             than unity, that is, approximately 1 + R2/R1. The DC output level (VCC / 2) is fixed by an
             auxiliary amplifier common to all the channels.
             By controlling the amount of this local feedback it is possible to force the loop gain (A*β) to
             less than unity at frequency where the phase shift is 180°. This means that the output buffer
             is intrinsically stable and not prone to oscillation.
             The above feature has been achieved even though there is very low closed-loop gain of the
             amplifier.
             This contrasts with the classical PNP-NPN stage which makes use of external RC networks,
             namely the Boucherot cells, for reducing the gain at high frequencies.
             Figure 22. The new output stage
18/25                                          Doc ID 13907 Rev 6


STA540                                                                            Practical information
6.7    Built–in protection
6.7.1  Diagnostic facilities (pin 10)
       The STA540 is equipped with diagnostic circuitry that is able to detect the following events:
       ●    clipping of the output signal,
       ●    thermal shutdown,
       ●    output fault:
            –     short circuit to GND,
            –     short circuit to VS,
            –     soft short circuit at turn-on.
       The event is signalled when the open collector output of pin 10 begins to sink current.
6.7.2  Short-circuit protection
       Reliable and safe operation in the presence of all kinds of output short circuit is assured by
       the built-in protection. As well as the AC/DC short circuit to GND and to VS, and across the
       speaker, there is a soft short-circuit condition, which is signalled on pin 10 (DIAGNOSTICD)
       during the turn-on phase, to verify output circuit integrity in order to ensure correct amplifier
       operation.
       This particular kind of protection acts in such a way as to prevent the device being turned on
       (via pin ST-BY) when a resistive path (that is a DC path) less than 16 Ω exists between the
       output and GND. This would avoid loud speaker damage should, for example, the output
       coupling capacitor develop an internal short circuit.
       As mentioned previously, it is important to limit the external current driving pin ST-BY
       to 5 mA. The reason is that the associated circuitry is normally disabled with currents
       greater than 5 mA.
       The soft short-circuit protection is particularly attractive when, in the single-ended
       configuration, one capacitor is shared between two outputs (see Figure 23).
       Figure 23. Shared capacitor in single-ended configuration
                                          Doc ID 13907 Rev 6                                      19/25


Practical information                                                                                STA540
6.7.3        Clipping detection
             Figure 24. Clipping detection waveforms
             Current sinking at pin 10 occurs when a certain distortion level is reached at each output.
             This function initiates a gain-compression facility whenever the amplifier is overdriven.
6.7.4        Thermal shutdown
             With the thermal shutdown feature, the diagnostics output (pin 10) signals the closeness of
             the junction temperature to the shutdown threshold. Typically, current sinking at pin 10 starts
             approximately 10° C before the shutdown temperature is reached.
             Figure 25. Output fault waveforms (see Figure 26)
             Figure 26. Fault waveforms
                             ST-BY PIN
                             VOLTAGE
                                     2V
                                                                                                   t
                                                                      OUT TO Vs SHORT
                              OUTPUT
                            WAVEFORM
                                                                       SOFT SHORT
                                                                                                   t
                                                            OUT TO GND SHORT
                                Vpin 10                CORRECT TURN-ON
                                                                     FAULT DETECTION
                                                                                                   t
                                        CHECK AT TURN-ON                              SHORT TO GND
                                                                        D05AU1603mod
                                          (TEST PHASE)                                  OR TO Vs
20/25                                             Doc ID 13907 Rev 6


STA540                                                                          Practical information
6.8    Handling the diagnostic information
       As different diagnostic information (clipping detection, output fault, approaching thermal
       shutdown) becomes available at pin 10 so the behavior of the signal at this pin changes.
       In order to discriminate the event, signal DIAGNOSTICD, pin 10, must be interpreted
       correctly. Figure 27 shows a combination of events on the output waveform and the
       corresponding output on pin 10.
       This events could be diagnosed based on the timing of the output signal on pin 10. For
       example, the clip-detector signalling under fault conditions could produce a low level for a
       short time. On the other hand, an output short circuit would probably produce a low level for
       a much longer time. With these assumptions, an interface circuit based on the one shown in
       Figure 28 could differentiate the information and flag the appropriate circuits.
       Figure 27. Waveforms
                 ST-BY PIN
                  VOLTAGE
                                                                                            t
                           Vs
                  OUTPUT
                WAVEFORM
                                                                                            t
                   Vpin 10
                WAVEFORM
                                                                                            t
                                                       CLIPPING
                                                                  SHORT TO GND   THERMAL
                                      D05AU1604mod
                                                                    OR TO Vs    PROXIMITY
       Figure 28. Interface circuit diagram
                                       Doc ID 13907 Rev 6                                       21/25


Practical information                                                                                                   STA540
6.9          PCB ground layout
             The device has two distinct ground pins, P-GND (power ground) and S-GND (signal ground)
             which are disconnected from each other at chip level. For superior performance the pins
             P-GND and S-GND must be connected together on the PCB by low-resistance tracks.
             For the PCB-ground configuration, a star-like arrangement, where the center is represented
             by the supply-filtering electrolytic capacitor ground, is recommended. In an arrangement
             such as this, at least two separate paths must be provided, one for P-GND and one for
             S-GND.
             The correct ground assignments are as follows:
             ●     on S-GND:
                   –      standby capacitor (pin 7, or any other standby driving networks),
                   –      SVR capacitor (pin 6), to be placed as close as possible to the device,
                   –      input signal ground (from active/passive signal processor stages)
             ●     on P-GND:
                   –      power supply filtering capacitors for pins 3 and 13. The negative terminal of the
                          electrolytic capacitor(s) must be directly tied to the battery negative line and this
                          should represent the starting point for all the ground paths.
6.10         Mute function
             If the mute function is desired, it can be implemented on pin 6, SVR, as shown in Figure 29.
             Figure 29. Optional mute function circuit
                                                                10K
                                                     ST-BY                                                          VS
                                                                         10μF                 100nF           1000μF
                                                                  0.22μF       7   13     3
                                                      IN L                 4                    1
                                                                                                                  OUT L
                                                                                                    2200μF
                                                                  0.22μF
                                                      IN R                 5                    2
                                                                                                                 OUT R
                                                                                                    2200μF
                                                                  0.47μF
                                                 IN BRIDGE                 12                  15
                                                                           11                                      OUT
                                      MUTE              R1 3.3K                                                 BRIDGE
                                       5V                                  6                   14
                                                                   470μF     8   9          10
                                            R2 10K
                                   0
                                                                                      DIAGNOSTICS
                                 PLAY
                                                                                                        D06AU1632
                VS = 10 to 16 V,
                mute off: VSVR ≥ 0.6 to 0.8 V,
                mute on: VSVR ≥ 0.2 V
             Using a different value for R1 than the suggested 3.3 kΩ, results in two different situations:
             ●     R1 > 3.3 kΩ:
                   –      pop noise improvement,
                   –      lower mute attenuation;
             ●     R1 < 3.3 kΩ:
                   –      pop noise degradation,
                   –      higher mute attenuation.
22/25                                                Doc ID 13907 Rev 6


STA540                                                                         Package information
7      Package information
       In order to meet environmental requirements, ST offers these devices in different grades of
       ECOPACK® packages, depending on their level of environmental compliance. ECOPACK®
       specifications, grade definitions and product status are available at: www.st.com.
       ECOPACK® is an ST trademark.
       Figure 30. Mechanical data and package dimensions (Multiwatt15)
                              mm               inch
                  DIM.
                       MIN.  TYP.  MAX.  MIN.  TYP.  MAX.         OUTLINE AND
                   A                  5              0.197      MECHANICAL DATA
                   B               2.65              0.104
                   C                 1.6             0.063
                   D           1               0.039
                   E    0.49       0.55  0.019       0.022
                   F    0.66       0.75  0.026       0.030
                   G    1.02 1.27  1.52  0.040 0.050 0.060
                   G1  17.53 17.78 18.03 0.690 0.700 0.710
                   H1   19.6             0.772
                   H2              20.2              0.795
                    L   21.9 22.2  22.5  0.862 0.874 0.886
                   L1   21.7  22.1 22.5  0.854  0.87 0.886
                   L2  17.65        18.1 0.695       0.713
                   L3  17.25  17.5 17.75 0.679 0.689 0.699
                   L4   10.3  10.7 10.9  0.406 0.421 0.429
                   L7   2.65        2.9  0.104       0.114
                   M    4.25 4.55  4.85  0.167 0.179 0.191
                   M1   4.73 5.08  5.43  0.186 0.200 0.214
                   S    1.9         2.6  0.075       0.102
                   S1   1.9         2.6  0.075       0.102
                                                              Multiwatt15 (Vertical)
                  Dia1  3.65       3.85  0.144       0.152
                                                                                    0016036 J
                                         Doc ID 13907 Rev 6                                   23/25


Revision history                                                                                STA540
8           Revision history
            Table 6.    Document revision history
                  Date     Revision                                Changes
               May-2006       1      Initial release
               Sep-2006       2      Minor non-technical edits
                                     Updated description on page 1
               Oct-2007       3      Updated pin naming, numbering in all relevant figures
                                     Minor non-technical edits
                                     Updated power specifications on pages 1, 6 and 8
              21-Jan-2008     4
                                     Updated short-circuit output current in Table 5
                                     Modified VST-BY to VSB and updated parameters in Table 5: Electrical
              02-Apr-2012     5      characteristics
                                     Updated ECOPACK® text in Section 7: Package information
                                     Updated dimension A in Figure 30: Mechanical data and package
              24-Apr-2012     6
                                     dimensions (Multiwatt15)
24/25                                  Doc ID 13907 Rev 6


STA540
                                                             Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to ST’s terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT
RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING
APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY,
DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE
GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
                            ST and the ST logo are trademarks or registered trademarks of ST in various countries.
                           Information in this document supersedes and replaces all information previously supplied.
            The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
                                                 © 2012 STMicroelectronics - All rights reserved
                                                     STMicroelectronics group of companies
   Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
       Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
                                                                   www.st.com
                                                             Doc ID 13907 Rev 6                                                          25/25


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
STMicroelectronics:
 STA540
