<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/LiveVariables.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">LiveVariables.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="LiveVariables_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- llvm/CodeGen/LiveVariables.h - Live Variable Analysis ---*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the LiveVariables analysis pass.  For each machine</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// instruction in the function, this pass calculates the set of registers that</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// are immediately dead after the instruction (i.e., the instruction calculates</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// the value, but it is never used) and the set of registers that are used by</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// the instruction, but are never used after the instruction (i.e., they are</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// killed).</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// This class computes live variables using a sparse implementation based on</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// the machine code SSA form.  This class computes live variable information for</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// each virtual and _register allocatable_ physical register in a function.  It</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// uses the dominance properties of SSA form to efficiently compute live</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// variables for virtual registers, and assumes that physical registers are only</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// live within a single basic block (allowing it to do a single local analysis</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// to resolve physical register lifetimes in each basic block).  If a physical</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// register is not register allocatable, it is not tracked.  This is useful for</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// things like the stack pointer and condition codes.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_LIVEVARIABLES_H</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LLVM_CODEGEN_LIVEVARIABLES_H</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IndexedMap_8h.html">llvm/ADT/IndexedMap.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SparseBitVector_8h.html">llvm/ADT/SparseBitVector.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">class </span>MachineBasicBlock;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveVariables.html">   46</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveVariables.html#a42e1e6f4c393e0339a1583d20eb06b42">   48</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="classllvm_1_1LiveVariables.html#a42e1e6f4c393e0339a1583d20eb06b42">ID</a>; <span class="comment">// Pass identification, replacement for typeid</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveVariables.html#a6d2a86ed97aa0b672ce6ee3925fd619c">   49</a></span>&#160;  <a class="code" href="classllvm_1_1LiveVariables.html#a6d2a86ed97aa0b672ce6ee3925fd619c">LiveVariables</a>() : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID) {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <a class="code" href="namespacellvm.html#a670c29c3981606f3244d31fd19d1d90f">initializeLiveVariablesPass</a>(*<a class="code" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>());</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  }</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">  /// VarInfo - This represents the regions where a virtual register is live in</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  /// the program.  We represent this with three different pieces of</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  /// information: the set of blocks in which the instruction is live</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">  /// throughout, the set of blocks in which the instruction is actually used,</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">  /// and the set of non-phi instructions that are the last users of the value.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  /// In the common case where a value is defined and killed in the same block,</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  /// There is one killing instruction, and AliveBlocks is empty.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  /// Otherwise, the value is live out of the block.  If the value is live</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  /// throughout any blocks, these blocks are listed in AliveBlocks.  Blocks</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// where the liveness range ends are not included in AliveBlocks, instead</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// being captured by the Kills set.  In these blocks, the value is live into</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// the block (unless the value is defined and killed in the same block) and</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// lives until the specified instruction.  Note that there cannot ever be a</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">  /// value whose Kills set contains two instructions from the same basic block.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// PHI nodes complicate things a bit.  If a PHI node is the last user of a</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// value in one of its predecessor blocks, it is not listed in the kills set,</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  /// but does include the predecessor block in the AliveBlocks set (unless that</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// block also defines the value).  This leads to the (perfectly sensical)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// situation where a value is defined in a block, and the last use is a phi</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  /// node in the successor.  In this case, AliveBlocks is empty (the value is</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">  /// not live across any  blocks) and Kills is empty (phi nodes are not</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// included). This is sensical because the value must be live to the end of</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  /// the block, but is not live in any successor blocks.</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structllvm_1_1LiveVariables_1_1VarInfo.html">   79</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html">VarInfo</a> {<span class="comment"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">    /// AliveBlocks - Set of blocks in which this value is alive completely</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">    /// through.  This is a bit set which uses the basic block number as an</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">    /// index.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a76321b20db4feab750d85c2329cfcbc6">   84</a></span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SparseBitVector.html">SparseBitVector&lt;&gt;</a> <a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a76321b20db4feab750d85c2329cfcbc6">AliveBlocks</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">    /// Kills - List of MachineInstruction&#39;s which are the last use of this</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">    /// virtual register (kill it) in their basic block.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">    ///</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a65c816771eca7465f5e3e0bb6624ad88">   89</a></span>&#160;<span class="comment"></span>    std::vector&lt;MachineInstr*&gt; <a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a65c816771eca7465f5e3e0bb6624ad88">Kills</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    /// removeKill - Delete a kill corresponding to the specified</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">    /// machine instruction. Returns true if there was a kill</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">    /// corresponding to this instruction, false otherwise.</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a1e808b535590177bb00545b77a324288">   94</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a1e808b535590177bb00545b77a324288">removeKill</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      std::vector&lt;MachineInstr *&gt;::iterator <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">find</a>(Kills, &amp;MI);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="keywordflow">if</span> (I == Kills.end())</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      Kills.erase(I);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">    /// findKill - Find a kill instruction in MBB. Return NULL if none is found.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a935158aa13ae361427aa4c76d40693a0">findKill</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">    /// isLiveIn - Is Reg live in to MBB? This means that Reg is live through</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">    /// MBB, or it is killed in MBB. If Reg is only used by PHI instructions in</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">    /// MBB, it is not considered live in.</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a209642ea22a7ba5f53d9e21d4db72978">isLiveIn</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                  <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a578f01f3e0679351d97facbba44c583e">dump</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  };</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">  /// VirtRegInfo - This list is a mapping from virtual register number to</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">  /// variable information.</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1IndexedMap.html">IndexedMap&lt;VarInfo, VirtReg2IndexFunctor&gt;</a> <a class="code" href="structllvm_1_1VirtRegInfo.html">VirtRegInfo</a>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">  /// PHIJoins - list of virtual registers that are PHI joins. These registers</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">  /// may have multiple definitions, and they require special handling when</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  /// building live intervals.</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SparseBitVector.html">SparseBitVector&lt;&gt;</a> PHIJoins;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="keyword">private</span>:   <span class="comment">// Intermediate data structures</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>* <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">// PhysRegInfo - Keep track of which instruction was the last def of a</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// physical register. This is a purely local property, because all physical</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="comment">// register references are presumed dead across basic blocks.</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  std::vector&lt;MachineInstr *&gt; PhysRegDef;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="comment">// PhysRegInfo - Keep track of which instruction was the last use of a</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="comment">// physical register. This is a purely local property, because all physical</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// register references are presumed dead across basic blocks.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  std::vector&lt;MachineInstr *&gt; PhysRegUse;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  std::vector&lt;SmallVector&lt;unsigned, 4&gt;&gt; PHIVarInfo;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="comment">// DistanceMap - Keep track the distance of a MI from the start of the</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">// current basic block.</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;MachineInstr*, unsigned&gt;</a> DistanceMap;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// HandlePhysRegKill - Add kills of Reg and its sub-registers to the</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">  /// uses. Pay special attention to the sub-register uses which may come below</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">  /// the last use of the whole register.</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> HandlePhysRegKill(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// HandleRegMask - Call HandlePhysRegKill for all registers clobbered by Mask.</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> HandleRegMask(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a>&amp;);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordtype">void</span> HandlePhysRegUse(<span class="keywordtype">unsigned</span> Reg, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">void</span> HandlePhysRegDef(<span class="keywordtype">unsigned</span> Reg, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Defs);</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordtype">void</span> UpdatePhysRegDefs(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Defs);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">  /// FindLastRefOrPartRef - Return the last reference or partial reference of</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">  /// the specified register.</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FindLastRefOrPartRef(<span class="keywordtype">unsigned</span> Reg);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">  /// FindLastPartialDef - Return the last partial def of the specified</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">  /// register. Also returns the sub-registers that&#39;re defined by the</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  /// instruction.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FindLastPartialDef(<span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                   <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned,4&gt;</a> &amp;PartDefRegs);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  /// analyzePHINodes - Gather information about the PHI nodes in here. In</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  /// particular, we want to map the variable information of a virtual</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  /// register which is used in a PHI node. We map that to the BB the vreg</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">  /// is coming from.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> analyzePHINodes(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp; Fn);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordtype">void</span> runOnInstr(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Defs);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordtype">void</span> runOnBlock(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <span class="keywordtype">unsigned</span> NumRegs);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveVariables.html#af437d1a6ab463853991046e661dea98e">runOnMachineFunction</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">override</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// RegisterDefIsDead - Return true if the specified instruction defines the</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  /// specified register, but that definition is dead.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveVariables.html#ad1d0bf9559a6c85bd719c51b0074af12">RegisterDefIsDead</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">//  API to update live variable information</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">  /// replaceKillInstruction - Update register kill info by replacing a kill</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">  /// instruction with a new one.</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveVariables.html#a10b001a3619e52b63e873cab3609c19e">replaceKillInstruction</a>(<span class="keywordtype">unsigned</span> Reg, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">  /// addVirtualRegisterKilled - Add information about the fact that the</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">  /// specified register is killed after being used by the specified</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">  /// instruction. If AddIfNotFound is true, add a implicit operand if it&#39;s</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">  /// not found.</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveVariables.html#a6a46e0add150007a5b28ef52d9c0ac49">  201</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveVariables.html#a6a46e0add150007a5b28ef52d9c0ac49">addVirtualRegisterKilled</a>(<span class="keywordtype">unsigned</span> IncomingReg, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                <span class="keywordtype">bool</span> AddIfNotFound = <span class="keyword">false</span>) {</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac78902263d351fd8540aeb449d9cb53f">addRegisterKilled</a>(IncomingReg, TRI, AddIfNotFound))</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      <a class="code" href="classllvm_1_1LiveVariables.html#a434b7516027126339021e18d66c34864">getVarInfo</a>(IncomingReg).<a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a65c816771eca7465f5e3e0bb6624ad88">Kills</a>.push_back(&amp;MI);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">  /// removeVirtualRegisterKilled - Remove the specified kill of the virtual</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">  /// register from the live variable information. Returns true if the</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">  /// variable was marked as killed by the specified instruction,</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">  /// false otherwise.</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveVariables.html#abbbca4b328c5d0fd7a9833e306faf54a">  211</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveVariables.html#abbbca4b328c5d0fd7a9833e306faf54a">removeVirtualRegisterKilled</a>(<span class="keywordtype">unsigned</span> reg, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1LiveVariables.html#a434b7516027126339021e18d66c34864">getVarInfo</a>(reg).<a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a1e808b535590177bb00545b77a324288">removeKill</a>(MI))</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordtype">bool</span> Removed = <span class="keyword">false</span>;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == reg) {</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        MO.<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        Removed = <span class="keyword">true</span>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Removed &amp;&amp; <span class="stringliteral">&quot;Register is not used by this instruction!&quot;</span>);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    (void)Removed;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  }</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// removeVirtualRegistersKilled - Remove all killed info for the specified</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">  /// instruction.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveVariables.html#a536d28604beba413c49c1f731df008a7">removeVirtualRegistersKilled</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">  /// addVirtualRegisterDead - Add information about the fact that the specified</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">  /// register is dead after being used by the specified instruction. If</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">  /// AddIfNotFound is true, add a implicit operand if it&#39;s not found.</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveVariables.html#a93f2f006a6d73fda37fbc4b90bb2f2ea">  237</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveVariables.html#a93f2f006a6d73fda37fbc4b90bb2f2ea">addVirtualRegisterDead</a>(<span class="keywordtype">unsigned</span> IncomingReg, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                              <span class="keywordtype">bool</span> AddIfNotFound = <span class="keyword">false</span>) {</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#afda2c0f22be043ae42b0ec71b661f565">addRegisterDead</a>(IncomingReg, TRI, AddIfNotFound))</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;      <a class="code" href="classllvm_1_1LiveVariables.html#a434b7516027126339021e18d66c34864">getVarInfo</a>(IncomingReg).<a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a65c816771eca7465f5e3e0bb6624ad88">Kills</a>.push_back(&amp;MI);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">  /// removeVirtualRegisterDead - Remove the specified kill of the virtual</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">  /// register from the live variable information. Returns true if the</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">  /// variable was marked dead at the specified instruction, false</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// otherwise.</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveVariables.html#a5b90bc85609988c9272f4bb810ef2339">  247</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveVariables.html#a5b90bc85609988c9272f4bb810ef2339">removeVirtualRegisterDead</a>(<span class="keywordtype">unsigned</span> reg, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI) {</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1LiveVariables.html#a434b7516027126339021e18d66c34864">getVarInfo</a>(reg).<a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a1e808b535590177bb00545b77a324288">removeKill</a>(MI))</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordtype">bool</span> Removed = <span class="keyword">false</span>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i);</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() == reg) {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;        MO.<a class="code" href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">setIsDead</a>(<span class="keyword">false</span>);</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        Removed = <span class="keyword">true</span>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      }</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Removed &amp;&amp; <span class="stringliteral">&quot;Register is not defined by this instruction!&quot;</span>);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    (void)Removed;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  }</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveVariables.html#a0f96726eeba40ee358eb50494f3729d0">getAnalysisUsage</a>(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU) <span class="keyword">const override</span>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveVariables.html#af41ddb3bc985411877c192239e054ecd">  267</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveVariables.html#af41ddb3bc985411877c192239e054ecd">releaseMemory</a>()<span class="keyword"> override </span>{</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    VirtRegInfo.<a class="code" href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">clear</a>();</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  }</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// getVarInfo - Return the VarInfo structure for the specified VIRTUAL</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  /// register.</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html">VarInfo</a> &amp;<a class="code" href="classllvm_1_1LiveVariables.html#a434b7516027126339021e18d66c34864">getVarInfo</a>(<span class="keywordtype">unsigned</span> RegIdx);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveVariables.html#a051cfe914c1c4eb2ceabb758d018a966">MarkVirtRegAliveInBlock</a>(<a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html">VarInfo</a>&amp; VRInfo, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* DefBlock,</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                               <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB);</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveVariables.html#a051cfe914c1c4eb2ceabb758d018a966">MarkVirtRegAliveInBlock</a>(<a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html">VarInfo</a>&amp; VRInfo, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* DefBlock,</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                               <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB,</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                               std::vector&lt;MachineBasicBlock*&gt; &amp;WorkList);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveVariables.html#ade91c37ee69e2b7f1857247f5b8c0d0c">HandleVirtRegDef</a>(<span class="keywordtype">unsigned</span> reg, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveVariables.html#a71932e0cd16c49d68f81c140e509d610">HandleVirtRegUse</a>(<span class="keywordtype">unsigned</span> reg, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI);</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveVariables.html#a0bcfca5f6b640c8065c5d16fc0741f72">  283</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveVariables.html#a0bcfca5f6b640c8065c5d16fc0741f72">isLiveIn</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1LiveVariables.html#a434b7516027126339021e18d66c34864">getVarInfo</a>(Reg).<a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a209642ea22a7ba5f53d9e21d4db72978">isLiveIn</a>(MBB, Reg, *MRI);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  }</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">  /// isLiveOut - Determine if Reg is live out from MBB, when not considering</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">  /// PHI nodes. This means that Reg is either killed by a successor block or</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">  /// passed through one.</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveVariables.html#a64a9ca767d7e09e699416b60132b4208">isLiveOut</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB);</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">  /// addNewBlock - Add a new basic block BB between DomBB and SuccBB. All</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">  /// variables that are live out of DomBB and live into SuccBB will be marked</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">  /// as passing live through BB. This method assumes that the machine code is</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">  /// still in SSA form.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveVariables.html#afbcff91139fc89e3e8c0dda857e7b128">addNewBlock</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *BB,</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *DomBB,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *SuccBB);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  /// isPHIJoin - Return true if Reg is a phi join register.</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveVariables.html#a75f1c829705e905d845d4165b6433773">  301</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1LiveVariables.html#a75f1c829705e905d845d4165b6433773">isPHIJoin</a>(<span class="keywordtype">unsigned</span> Reg) { <span class="keywordflow">return</span> PHIJoins.<a class="code" href="classllvm_1_1SparseBitVector.html#aaa2827e67554a0b81f693dc61a3a40b5">test</a>(Reg); }</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  /// setPHIJoin - Mark Reg as a phi join register.</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="classllvm_1_1LiveVariables.html#a518c4c86e62bb8a82de9e6ede1b92fc4">  304</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1LiveVariables.html#a518c4c86e62bb8a82de9e6ede1b92fc4">setPHIJoin</a>(<span class="keywordtype">unsigned</span> Reg) { PHIJoins.<a class="code" href="classllvm_1_1SparseBitVector.html#a613c1e44c4e88e9a1e0be386cb5fa828">set</a>(Reg); }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;};</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;} <span class="comment">// End llvm namespace</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="SmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_abbbca4b328c5d0fd7a9833e306faf54a"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#abbbca4b328c5d0fd7a9833e306faf54a">llvm::LiveVariables::removeVirtualRegisterKilled</a></div><div class="ttdeci">bool removeVirtualRegisterKilled(unsigned reg, MachineInstr &amp;MI)</div><div class="ttdoc">removeVirtualRegisterKilled - Remove the specified kill of the virtual register from the live variabl...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00211">LiveVariables.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_ad1d0bf9559a6c85bd719c51b0074af12"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#ad1d0bf9559a6c85bd719c51b0074af12">llvm::LiveVariables::RegisterDefIsDead</a></div><div class="ttdeci">bool RegisterDefIsDead(MachineInstr &amp;MI, unsigned Reg) const</div><div class="ttdoc">RegisterDefIsDead - Return true if the specified instruction defines the specified register...</div></div>
<div class="ttc" id="classllvm_1_1PassRegistry_html_a05a729900b76c89e808c6c3094921b2f"><div class="ttname"><a href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">llvm::PassRegistry::getPassRegistry</a></div><div class="ttdeci">static PassRegistry * getPassRegistry()</div><div class="ttdoc">getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...</div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8cpp_source.html#l00031">PassRegistry.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1SparseBitVector_html_a613c1e44c4e88e9a1e0be386cb5fa828"><div class="ttname"><a href="classllvm_1_1SparseBitVector.html#a613c1e44c4e88e9a1e0be386cb5fa828">llvm::SparseBitVector::set</a></div><div class="ttdeci">void set(unsigned Idx)</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00507">SparseBitVector.h:507</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_af437d1a6ab463853991046e661dea98e"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#af437d1a6ab463853991046e661dea98e">llvm::LiveVariables::runOnMachineFunction</a></div><div class="ttdeci">bool runOnMachineFunction(MachineFunction &amp;MF) override</div><div class="ttdoc">runOnMachineFunction - This method must be overloaded to perform the desired machine code transformat...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00620">LiveVariables.cpp:620</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00684">DenseMap.h:684</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a64a9ca767d7e09e699416b60132b4208"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a64a9ca767d7e09e699416b60132b4208">llvm::LiveVariables::isLiveOut</a></div><div class="ttdeci">bool isLiveOut(unsigned Reg, const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">isLiveOut - Determine if Reg is live out from MBB, when not considering PHI nodes. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00738">LiveVariables.cpp:738</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_afda2c0f22be043ae42b0ec71b661f565"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#afda2c0f22be043ae42b0ec71b661f565">llvm::MachineInstr::addRegisterDead</a></div><div class="ttdeci">bool addRegisterDead(Register Reg, const TargetRegisterInfo *RegInfo, bool AddIfNotFound=false)</div><div class="ttdoc">We have determined MI defined a register without a use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01864">MachineInstr.cpp:1864</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a71932e0cd16c49d68f81c140e509d610"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a71932e0cd16c49d68f81c140e509d610">llvm::LiveVariables::HandleVirtRegUse</a></div><div class="ttdeci">void HandleVirtRegUse(unsigned reg, MachineBasicBlock *MBB, MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00131">LiveVariables.cpp:131</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="structllvm_1_1LiveVariables_1_1VarInfo_html"><div class="ttname"><a href="structllvm_1_1LiveVariables_1_1VarInfo.html">llvm::LiveVariables::VarInfo</a></div><div class="ttdoc">VarInfo - This represents the regions where a virtual register is live in the program. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00079">LiveVariables.h:79</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a61a42c85bd86c6ca4554e27d33c3f798"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a61a42c85bd86c6ca4554e27d33c3f798">llvm::MachineOperand::setIsDead</a></div><div class="ttdeci">void setIsDead(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00504">MachineOperand.h:504</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a5b90bc85609988c9272f4bb810ef2339"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a5b90bc85609988c9272f4bb810ef2339">llvm::LiveVariables::removeVirtualRegisterDead</a></div><div class="ttdeci">bool removeVirtualRegisterDead(unsigned reg, MachineInstr &amp;MI)</div><div class="ttdoc">removeVirtualRegisterDead - Remove the specified kill of the virtual register from the live variable ...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00247">LiveVariables.h:247</a></div></div>
<div class="ttc" id="structllvm_1_1LiveVariables_1_1VarInfo_html_a935158aa13ae361427aa4c76d40693a0"><div class="ttname"><a href="structllvm_1_1LiveVariables_1_1VarInfo.html#a935158aa13ae361427aa4c76d40693a0">llvm::LiveVariables::VarInfo::findKill</a></div><div class="ttdeci">MachineInstr * findKill(const MachineBasicBlock *MBB) const</div><div class="ttdoc">findKill - Find a kill instruction in MBB. Return NULL if none is found. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00060">LiveVariables.cpp:60</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a6d2a86ed97aa0b672ce6ee3925fd619c"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a6d2a86ed97aa0b672ce6ee3925fd619c">llvm::LiveVariables::LiveVariables</a></div><div class="ttdeci">LiveVariables()</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00049">LiveVariables.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1SparseBitVector_html"><div class="ttname"><a href="classllvm_1_1SparseBitVector.html">llvm::SparseBitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00255">SparseBitVector.h:255</a></div></div>
<div class="ttc" id="namespacellvm_html_a670c29c3981606f3244d31fd19d1d90f"><div class="ttname"><a href="namespacellvm.html#a670c29c3981606f3244d31fd19d1d90f">llvm::initializeLiveVariablesPass</a></div><div class="ttdeci">void initializeLiveVariablesPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="structllvm_1_1LiveVariables_1_1VarInfo_html_a1e808b535590177bb00545b77a324288"><div class="ttname"><a href="structllvm_1_1LiveVariables_1_1VarInfo.html#a1e808b535590177bb00545b77a324288">llvm::LiveVariables::VarInfo::removeKill</a></div><div class="ttdeci">bool removeKill(MachineInstr &amp;MI)</div><div class="ttdoc">removeKill - Delete a kill corresponding to the specified machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00094">LiveVariables.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1SparseBitVector_html_aaa2827e67554a0b81f693dc61a3a40b5"><div class="ttname"><a href="classllvm_1_1SparseBitVector.html#aaa2827e67554a0b81f693dc61a3a40b5">llvm::SparseBitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00471">SparseBitVector.h:471</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="structllvm_1_1LiveVariables_1_1VarInfo_html_a76321b20db4feab750d85c2329cfcbc6"><div class="ttname"><a href="structllvm_1_1LiveVariables_1_1VarInfo.html#a76321b20db4feab750d85c2329cfcbc6">llvm::LiveVariables::VarInfo::AliveBlocks</a></div><div class="ttdeci">SparseBitVector AliveBlocks</div><div class="ttdoc">AliveBlocks - Set of blocks in which this value is alive completely through. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00084">LiveVariables.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html"><div class="ttname"><a href="classllvm_1_1IndexedMap.html">llvm::IndexedMap</a></div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00029">IndexedMap.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_af41ddb3bc985411877c192239e054ecd"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#af41ddb3bc985411877c192239e054ecd">llvm::LiveVariables::releaseMemory</a></div><div class="ttdeci">void releaseMemory() override</div><div class="ttdoc">releaseMemory() - This member can be implemented by a pass if it wants to be able to release its memo...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00267">LiveVariables.h:267</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a0f96726eeba40ee358eb50494f3729d0"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a0f96726eeba40ee358eb50494f3729d0">llvm::LiveVariables::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - This function should be overriden by passes that need analysis information to do t...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00053">LiveVariables.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac78902263d351fd8540aeb449d9cb53f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac78902263d351fd8540aeb449d9cb53f">llvm::MachineInstr::addRegisterKilled</a></div><div class="ttdeci">bool addRegisterKilled(Register IncomingReg, const TargetRegisterInfo *RegInfo, bool AddIfNotFound=false)</div><div class="ttdoc">We have determined MI kills a register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01785">MachineInstr.cpp:1785</a></div></div>
<div class="ttc" id="IndexedMap_8h_html"><div class="ttname"><a href="IndexedMap_8h.html">IndexedMap.h</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a518c4c86e62bb8a82de9e6ede1b92fc4"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a518c4c86e62bb8a82de9e6ede1b92fc4">llvm::LiveVariables::setPHIJoin</a></div><div class="ttdeci">void setPHIJoin(unsigned Reg)</div><div class="ttdoc">setPHIJoin - Mark Reg as a phi join register. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00304">LiveVariables.h:304</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdoc">SmallSet - This maintains a set of unique values, optimizing for the case when the set is small (less...</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00134">SmallSet.h:134</a></div></div>
<div class="ttc" id="InitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a42e1e6f4c393e0339a1583d20eb06b42"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a42e1e6f4c393e0339a1583d20eb06b42">llvm::LiveVariables::ID</a></div><div class="ttdeci">static char ID</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00048">LiveVariables.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a75f1c829705e905d845d4165b6433773"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a75f1c829705e905d845d4165b6433773">llvm::LiveVariables::isPHIJoin</a></div><div class="ttdeci">bool isPHIJoin(unsigned Reg)</div><div class="ttdoc">isPHIJoin - Return true if Reg is a phi join register. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00301">LiveVariables.h:301</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a434b7516027126339021e18d66c34864"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a434b7516027126339021e18d66c34864">llvm::LiveVariables::getVarInfo</a></div><div class="ttdeci">VarInfo &amp; getVarInfo(unsigned RegIdx)</div><div class="ttdoc">getVarInfo - Return the VarInfo structure for the specified VIRTUAL register. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00085">LiveVariables.cpp:85</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="namespacellvm_html_a4a55633d4f1b169d533a3a67122d96ff"><div class="ttname"><a href="namespacellvm.html#a4a55633d4f1b169d533a3a67122d96ff">llvm::find</a></div><div class="ttdeci">auto find(R &amp;&amp;Range, const T &amp;Val) -&gt; decltype(adl_begin(Range))</div><div class="ttdoc">Provide wrappers to std::find which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01203">STLExtras.h:1203</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a051cfe914c1c4eb2ceabb758d018a966"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a051cfe914c1c4eb2ceabb758d018a966">llvm::LiveVariables::MarkVirtRegAliveInBlock</a></div><div class="ttdeci">void MarkVirtRegAliveInBlock(VarInfo &amp;VRInfo, MachineBasicBlock *DefBlock, MachineBasicBlock *BB)</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00118">LiveVariables.cpp:118</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00498">MachineOperand.h:498</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_afbcff91139fc89e3e8c0dda857e7b128"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#afbcff91139fc89e3e8c0dda857e7b128">llvm::LiveVariables::addNewBlock</a></div><div class="ttdeci">void addNewBlock(MachineBasicBlock *BB, MachineBasicBlock *DomBB, MachineBasicBlock *SuccBB)</div><div class="ttdoc">addNewBlock - Add a new basic block BB between DomBB and SuccBB. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00763">LiveVariables.cpp:763</a></div></div>
<div class="ttc" id="structllvm_1_1LiveVariables_1_1VarInfo_html_a65c816771eca7465f5e3e0bb6624ad88"><div class="ttname"><a href="structllvm_1_1LiveVariables_1_1VarInfo.html#a65c816771eca7465f5e3e0bb6624ad88">llvm::LiveVariables::VarInfo::Kills</a></div><div class="ttdeci">std::vector&lt; MachineInstr * &gt; Kills</div><div class="ttdoc">Kills - List of MachineInstruction&amp;#39;s which are the last use of this virtual register (kill it) in the...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00089">LiveVariables.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a10b001a3619e52b63e873cab3609c19e"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a10b001a3619e52b63e873cab3609c19e">llvm::LiveVariables::replaceKillInstruction</a></div><div class="ttdeci">void replaceKillInstruction(unsigned Reg, MachineInstr &amp;OldMI, MachineInstr &amp;NewMI)</div><div class="ttdoc">replaceKillInstruction - Update register kill info by replacing a kill instruction with a new one...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00681">LiveVariables.cpp:681</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_ade91c37ee69e2b7f1857247f5b8c0d0c"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#ade91c37ee69e2b7f1857247f5b8c0d0c">llvm::LiveVariables::HandleVirtRegDef</a></div><div class="ttdeci">void HandleVirtRegDef(unsigned reg, MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00182">LiveVariables.cpp:182</a></div></div>
<div class="ttc" id="structllvm_1_1LiveVariables_1_1VarInfo_html_a209642ea22a7ba5f53d9e21d4db72978"><div class="ttname"><a href="structllvm_1_1LiveVariables_1_1VarInfo.html#a209642ea22a7ba5f53d9e21d4db72978">llvm::LiveVariables::VarInfo::isLiveIn</a></div><div class="ttdeci">bool isLiveIn(const MachineBasicBlock &amp;MBB, unsigned Reg, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">isLiveIn - Is Reg live in to MBB? This means that Reg is live through MBB, or it is killed in MBB...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00720">LiveVariables.cpp:720</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a536d28604beba413c49c1f731df008a7"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a536d28604beba413c49c1f731df008a7">llvm::LiveVariables::removeVirtualRegistersKilled</a></div><div class="ttdeci">void removeVirtualRegistersKilled(MachineInstr &amp;MI)</div><div class="ttdoc">removeVirtualRegistersKilled - Remove all killed info for the specified instruction. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00689">LiveVariables.cpp:689</a></div></div>
<div class="ttc" id="SparseBitVector_8h_html"><div class="ttname"><a href="SparseBitVector_8h.html">SparseBitVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a93f2f006a6d73fda37fbc4b90bb2f2ea"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a93f2f006a6d73fda37fbc4b90bb2f2ea">llvm::LiveVariables::addVirtualRegisterDead</a></div><div class="ttdeci">void addVirtualRegisterDead(unsigned IncomingReg, MachineInstr &amp;MI, bool AddIfNotFound=false)</div><div class="ttdoc">addVirtualRegisterDead - Add information about the fact that the specified register is dead after bei...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00237">LiveVariables.h:237</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="structllvm_1_1VirtRegInfo_html"><div class="ttname"><a href="structllvm_1_1VirtRegInfo.html">llvm::VirtRegInfo</a></div><div class="ttdoc">VirtRegInfo - Information about a virtual register used by a set of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8h_source.html#l00218">MachineInstrBundle.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="structllvm_1_1LiveVariables_1_1VarInfo_html_a578f01f3e0679351d97facbba44c583e"><div class="ttname"><a href="structllvm_1_1LiveVariables_1_1VarInfo.html#a578f01f3e0679351d97facbba44c583e">llvm::LiveVariables::VarInfo::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00068">LiveVariables.cpp:68</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1IndexedMap_html_ac835fc191baf29fc0fd54d1c41146868"><div class="ttname"><a href="classllvm_1_1IndexedMap.html#ac835fc191baf29fc0fd54d1c41146868">llvm::IndexedMap::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="IndexedMap_8h_source.html#l00063">IndexedMap.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a0bcfca5f6b640c8065c5d16fc0741f72"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a0bcfca5f6b640c8065c5d16fc0741f72">llvm::LiveVariables::isLiveIn</a></div><div class="ttdeci">bool isLiveIn(unsigned Reg, const MachineBasicBlock &amp;MBB)</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00283">LiveVariables.h:283</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a6a46e0add150007a5b28ef52d9c0ac49"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a6a46e0add150007a5b28ef52d9c0ac49">llvm::LiveVariables::addVirtualRegisterKilled</a></div><div class="ttdeci">void addVirtualRegisterKilled(unsigned IncomingReg, MachineInstr &amp;MI, bool AddIfNotFound=false)</div><div class="ttdoc">addVirtualRegisterKilled - Add information about the fact that the specified register is killed after...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00201">LiveVariables.h:201</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:07:52 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
