// Seed: 3393798598
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    output tri1 id_0,
    input supply1 id_1,
    input wand id_2,
    output wor id_3,
    input supply1 id_4,
    output supply0 id_5,
    output tri0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    output supply0 id_9,
    output wire id_10
);
  tri0 id_12 = -1;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  wire id_13;
  wire id_14;
endmodule
module module_2 (
    input tri id_0,
    input tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    input supply0 id_4
);
  integer id_6;
  wor id_7;
  assign id_6 = id_3;
  assign id_6 = -1 + 1;
  wire id_8, id_9, id_10;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  wand id_11 = 1, id_12;
  assign id_7 = 1 == -1;
endmodule
