{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1544191171759 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "digitalclock EP4CGX22CF19C6 " "Automatically selected device EP4CGX22CF19C6 for design digitalclock" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1544191172745 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1544191172745 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1544191172826 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1544191172826 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544191172938 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30CF19C6 " "Device EP4CGX30CF19C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1544191173344 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544191173344 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ R6 " "Pin ~ALTERA_NCEO~ is reserved at location R6" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 241 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544191173346 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A4 " "Pin ~ALTERA_DATA0~ is reserved at location A4" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 243 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544191173346 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B4 " "Pin ~ALTERA_ASDO~ is reserved at location B4" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 245 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544191173346 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 247 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544191173346 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D5 " "Pin ~ALTERA_DCLK~ is reserved at location D5" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 249 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544191173346 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544191173346 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544191173348 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "71 71 " "No exact pin location assignment(s) for 71 pins of 71 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_hr " "Pin ad_hr not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_hr } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 2 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_hr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 80 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_min " "Pin ad_min not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_min } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 2 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_min } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ad_sec " "Pin ad_sec not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { ad_sec } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 2 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad_sec } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_s\[0\] " "Pin Hr_s\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_s[0] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_s\[1\] " "Pin Hr_s\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_s[1] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_s\[2\] " "Pin Hr_s\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_s[2] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_s\[3\] " "Pin Hr_s\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_s[3] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_s[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_s\[4\] " "Pin Hr_s\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_s[4] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_s[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_s\[5\] " "Pin Hr_s\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_s[5] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_s[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_s\[6\] " "Pin Hr_s\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_s[6] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_s[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_g\[0\] " "Pin Hr_g\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_g[0] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_g[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_g\[1\] " "Pin Hr_g\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_g[1] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_g[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_g\[2\] " "Pin Hr_g\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_g[2] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_g[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_g\[3\] " "Pin Hr_g\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_g[3] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_g[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_g\[4\] " "Pin Hr_g\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_g[4] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_g[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_g\[5\] " "Pin Hr_g\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_g[5] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_g[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Hr_g\[6\] " "Pin Hr_g\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Hr_g[6] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Hr_g[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_s\[0\] " "Pin Min_s\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_s[0] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_s\[1\] " "Pin Min_s\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_s[1] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_s\[2\] " "Pin Min_s\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_s[2] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_s\[3\] " "Pin Min_s\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_s[3] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_s[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_s\[4\] " "Pin Min_s\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_s[4] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_s[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_s\[5\] " "Pin Min_s\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_s[5] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_s[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_s\[6\] " "Pin Min_s\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_s[6] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_s[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_g\[0\] " "Pin Min_g\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_g[0] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_g[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_g\[1\] " "Pin Min_g\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_g[1] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_g[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_g\[2\] " "Pin Min_g\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_g[2] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_g[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_g\[3\] " "Pin Min_g\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_g[3] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_g[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_g\[4\] " "Pin Min_g\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_g[4] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_g[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_g\[5\] " "Pin Min_g\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_g[5] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_g[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Min_g\[6\] " "Pin Min_g\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Min_g[6] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Min_g[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_s\[0\] " "Pin Sec_s\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_s[0] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_s\[1\] " "Pin Sec_s\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_s[1] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_s\[2\] " "Pin Sec_s\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_s[2] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_s\[3\] " "Pin Sec_s\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_s[3] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_s[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_s\[4\] " "Pin Sec_s\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_s[4] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_s[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_s\[5\] " "Pin Sec_s\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_s[5] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_s[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_s\[6\] " "Pin Sec_s\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_s[6] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_s[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_g\[0\] " "Pin Sec_g\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_g[0] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_g[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_g\[1\] " "Pin Sec_g\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_g[1] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_g[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_g\[2\] " "Pin Sec_g\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_g[2] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_g[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_g\[3\] " "Pin Sec_g\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_g[3] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_g[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_g\[4\] " "Pin Sec_g\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_g[4] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_g[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_g\[5\] " "Pin Sec_g\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_g[5] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_g[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sec_g\[6\] " "Pin Sec_g\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { Sec_g[6] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 3 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sec_g[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_sec\[0\] " "Pin cnt_sec\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_sec[0] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sec[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_sec\[1\] " "Pin cnt_sec\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_sec[1] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sec[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_sec\[2\] " "Pin cnt_sec\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_sec[2] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sec[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_sec\[3\] " "Pin cnt_sec\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_sec[3] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sec[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_sec\[4\] " "Pin cnt_sec\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_sec[4] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sec[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_sec\[5\] " "Pin cnt_sec\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_sec[5] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sec[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_sec\[6\] " "Pin cnt_sec\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_sec[6] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sec[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_sec\[7\] " "Pin cnt_sec\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_sec[7] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sec[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_min\[0\] " "Pin cnt_min\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_min[0] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_min[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_min\[1\] " "Pin cnt_min\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_min[1] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_min[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_min\[2\] " "Pin cnt_min\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_min[2] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_min[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_min\[3\] " "Pin cnt_min\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_min[3] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_min[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_min\[4\] " "Pin cnt_min\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_min[4] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_min[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_min\[5\] " "Pin cnt_min\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_min[5] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_min[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_min\[6\] " "Pin cnt_min\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_min[6] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_min[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_min\[7\] " "Pin cnt_min\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_min[7] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_min[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_hr\[0\] " "Pin cnt_hr\[0\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_hr[0] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_hr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_hr\[1\] " "Pin cnt_hr\[1\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_hr[1] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_hr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_hr\[2\] " "Pin cnt_hr\[2\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_hr[2] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_hr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_hr\[3\] " "Pin cnt_hr\[3\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_hr[3] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_hr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_hr\[4\] " "Pin cnt_hr\[4\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_hr[4] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_hr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_hr\[5\] " "Pin cnt_hr\[5\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_hr[5] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_hr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_hr\[6\] " "Pin cnt_hr\[6\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_hr[6] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_hr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cnt_hr\[7\] " "Pin cnt_hr\[7\] not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { cnt_hr[7] } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_hr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 2 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 2 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544191174275 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1544191174275 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digitalclock.sdc " "Synopsys Design Constraints File file not found: 'digitalclock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544191174823 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544191174823 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544191174825 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1544191174825 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544191174826 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1544191174843 ""}  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 2 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544191174843 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node rst~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1544191174844 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cnt_min\[0\]~7 " "Destination node cnt_min\[0\]~7" {  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 28 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_min[0]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1544191174844 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1544191174844 ""}  } { { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 2 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544191174844 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544191175494 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544191175494 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544191175494 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544191175495 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544191175496 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544191175496 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544191175496 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544191175496 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544191175508 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1544191175509 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544191175509 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "69 unused 2.5V 3 66 0 " "Number of I/O pins in group: 69 (unused VREF, 2.5V VCCIO, 3 input, 66 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1544191175511 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1544191175511 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544191175511 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544191175512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544191175512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544191175512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 28 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544191175512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544191175512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544191175512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 28 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544191175512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544191175512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544191175512 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544191175512 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1544191175512 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544191175512 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544191175838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544191177774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544191177862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544191177870 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544191179507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544191179507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544191180162 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X39_Y0 X52_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X39_Y0 to location X52_Y9" {  } { { "loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X39_Y0 to location X52_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X39_Y0 to location X52_Y9"} 39 0 14 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1544191181240 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544191181240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544191181736 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1544191181736 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544191181736 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1544191181748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544191181853 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544191182574 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544191182670 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544191183127 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544191183881 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V M10 " "Pin clk uses I/O standard 2.5 V at M10" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 2 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1544191184797 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 2.5 V M9 " "Pin rst uses I/O standard 2.5 V at M9" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "digitalclock.v" "" { Text "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/digitalclock.v" 2 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/" { { 0 { 0 ""} 0 78 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1544191184797 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1544191184797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/output_files/digitalclock.fit.smsg " "Generated suppressed messages file D:/work_and_study_ducuments/Verilog_Files/FPGA-Cyclone/Exp6/output_files/digitalclock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544191184870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1173 " "Peak virtual memory: 1173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544191185369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 21:59:45 2018 " "Processing ended: Fri Dec 07 21:59:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544191185369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544191185369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544191185369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544191185369 ""}
