// Seed: 2881840957
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  output id_1;
  always #1 id_1 <= 1 - 1;
  logic id_3;
  assign id_3 = id_3;
  logic id_4;
endmodule
