
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.203727                       # Number of seconds simulated
sim_ticks                                203726762800                       # Number of ticks simulated
final_tick                               203726762800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  47006                       # Simulator instruction rate (inst/s)
host_op_rate                                    92948                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28831804                       # Simulator tick rate (ticks/s)
host_mem_usage                                1601220                       # Number of bytes of host memory used
host_seconds                                  7066.04                       # Real time elapsed on the host
sim_insts                                   332146738                       # Number of instructions simulated
sim_ops                                     656775053                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1758848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        33483776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           35242624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1758848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1758848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     30460544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        30460544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            27482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           523184                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              550666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        475946                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             475946                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            8633367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          164356295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             172989663                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       8633367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8633367                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       149516654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            149516654                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       149516654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           8633367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         164356295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            322506317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      550666                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     475946                       # Number of write requests accepted
system.mem_ctrls.readBursts                    550666                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   475946                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               35219904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   22720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                30459136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                35242624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             30460544                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    355                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             35078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             34321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             35655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             36454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             31608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             33925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             34283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             33365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            34447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            35266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            34108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            35933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            34028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             29813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             31237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             31201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             29363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             28957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             29012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            30424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            30683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            29955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29540                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  203726748000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                550666                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               475946                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  496198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   39229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  28679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  29063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  29133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  29191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  29164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  29194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  29199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  29225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  29389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  30197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  29474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  29369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       336009                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    195.466764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.137166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.673311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       158887     47.29%     47.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        94511     28.13%     75.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33692     10.03%     85.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15475      4.61%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9636      2.87%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6716      2.00%     94.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5491      1.63%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4137      1.23%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7464      2.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       336009                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        28926                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.024615                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.037420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     73.825433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         28924     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         28926                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        28926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.453156                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.429616                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.907436                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22790     78.79%     78.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              189      0.65%     79.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5174     17.89%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              582      2.01%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              143      0.49%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               37      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         28926                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  13672062400                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             23990393650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2751555000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24844.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43594.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       172.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       149.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    172.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    149.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.97                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   402702                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  287518                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.41                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     198445.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    67.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1227366000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                652352910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1965006540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1235537460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14415766560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          17111499750                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            622068480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     41459252100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     15259737120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       9119409780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           103073945040                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            505.942086                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         164568749250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    856714550                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6109110000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  33910028700                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  39738586750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   32192144450                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  90920178350                       # Time in different power states
system.mem_ctrls_1.actEnergy               1171781100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                622801245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1964214000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1248785820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14400400560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          17029656300                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            620283360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     40673523630                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     15573610080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       9449332020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           102760462755                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            504.403353                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         164753133300                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    829118700                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6103570000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  34999604200                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  40556323850                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   32040855700                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  89197290350                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               137448751                       # Number of BP lookups
system.cpu.branchPred.condPredicted         137448751                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          14620791                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            114028116                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                16256056                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect            4510495                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       114028116                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           28971152                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         85056964                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      9187093                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 6400                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  128                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    203726762800                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        509316909                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          111414487                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      543715054                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   137448751                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           45227208                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     375505233                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                29325909                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         24                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                33850                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        279545                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          574                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          521                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  81727243                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               2944835                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          501897188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.137637                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.917678                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                212521741     42.34%     42.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 12306830      2.45%     44.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13841054      2.76%     47.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 20024971      3.99%     51.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                243202592     48.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            501897188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.269869                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.067538                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 66103443                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              92224407                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 323934167                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4972217                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               14662954                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              951111528                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               14662954                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 79689042                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                31072259                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          55566                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 314985275                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              61432092                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              912952949                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                267900                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 481504                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2362439                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               57736618                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          1007894773                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2269520694                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1372576691                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6344632                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             745225392                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                262669381                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                771                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            895                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5224702                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            126763780                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            50026746                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2056878                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1174293                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  836686561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              715943                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 805531039                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            117966                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       180627451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    182502411                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         438737                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     501897188                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.604972                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.574441                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           199700566     39.79%     39.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            37308060      7.43%     47.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           115098797     22.93%     70.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            89742545     17.88%     88.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            38122939      7.60%     95.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            15239692      3.04%     98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             6684589      1.33%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       501897188                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    13      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 747243     88.08%     88.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                100711     11.87%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               144      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              217      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass           4068364      0.51%      0.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             627640218     77.92%     78.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               541713      0.07%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                342191      0.04%     78.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1297629      0.16%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  44      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                1177      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            124039651     15.40%     94.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            45658131      5.67%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1091258      0.14%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         850661      0.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              805531039                       # Type of FU issued
system.cpu.iq.rate                           1.581591                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      848328                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001053                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2105868859                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1011753800                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    755987114                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8056701                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            6291181                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      3612147                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              798282625                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4028378                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          7381312                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     30888907                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       375451                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        18064                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     14484728                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        11529                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       5145408                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               14662954                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                23195179                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               3258692                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           837402504                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts          11979514                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             126763838                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             50026746                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             246599                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  43182                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               3157775                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          18064                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        5537068                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     10449017                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             15986085                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             774911845                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             120029905                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          30619194                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    163615810                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 99166084                       # Number of branches executed
system.cpu.iew.exec_stores                   43585905                       # Number of stores executed
system.cpu.iew.exec_rate                     1.521473                       # Inst execution rate
system.cpu.iew.wb_sent                      762436979                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     759599261                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 518589996                       # num instructions producing a value
system.cpu.iew.wb_consumers                 725322507                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.491408                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.714978                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       180645852                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          277206                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          14651804                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    471791464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.392088                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.403712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    218484453     46.31%     46.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     39938346      8.47%     54.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     23269288      4.93%     59.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    190099377     40.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    471791464                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            332146738                       # Number of instructions committed
system.cpu.commit.committedOps              656775053                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131416949                       # Number of memory references committed
system.cpu.commit.loads                      95874931                       # Number of loads committed
system.cpu.commit.membars                      184580                       # Number of memory barriers committed
system.cpu.commit.branches                   91401895                       # Number of branches committed
system.cpu.commit.fp_insts                    2682897                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 654801710                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8734265                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       464932      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        523002643     79.63%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          527329      0.08%     79.78% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           313408      0.05%     79.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1049792      0.16%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        95228028     14.50%     94.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       35017681      5.33%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       646903      0.10%     99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       524337      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         656775053                       # Class of committed instruction
system.cpu.commit.bw_lim_events             190099377                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1119112992                       # The number of ROB reads
system.cpu.rob.rob_writes                  1705173964                       # The number of ROB writes
system.cpu.timesIdled                          650444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         7419721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   332146738                       # Number of Instructions Simulated
system.cpu.committedOps                     656775053                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.533409                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.533409                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.652142                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.652142                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               1142714742                       # number of integer regfile reads
system.cpu.int_regfile_writes               612848070                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4625940                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2321941                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 414372734                       # number of cc regfile reads
system.cpu.cc_regfile_writes                238020623                       # number of cc regfile writes
system.cpu.misc_regfile_reads               360220082                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    208                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           5064529                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.899805                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           127279413                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5065041                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.129000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         107137600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.899805                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999804                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999804                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          371                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1146970337                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1146970337                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     92342520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        92342520                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     34928904                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       34928904                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     127271424                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        127271424                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    127271424                       # number of overall hits
system.cpu.dcache.overall_hits::total       127271424                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     14851968                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14851968                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       614770                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       614770                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     15466738                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15466738                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     15466738                       # number of overall misses
system.cpu.dcache.overall_misses::total      15466738                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 154664436000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 154664436000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  37583440663                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  37583440663                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 192247876663                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 192247876663                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 192247876663                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 192247876663                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    107194488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    107194488                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     35543674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35543674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    142738162                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    142738162                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    142738162                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    142738162                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.138552                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.138552                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.017296                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.017296                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.108357                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.108357                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.108357                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.108357                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10413.733453                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 10413.733453                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61134.148808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61134.148808                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12429.762285                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12429.762285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12429.762285                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12429.762285                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7002522                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         9998                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            997625                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             110                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.019193                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    90.890909                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      3897749                       # number of writebacks
system.cpu.dcache.writebacks::total           3897749                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data     10382362                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     10382362                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        13017                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        13017                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data     10395379                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10395379                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data     10395379                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10395379                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4469606                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4469606                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       601753                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       601753                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      5071359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5071359                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      5071359                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5071359                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  56089948800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56089948800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  36749767468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  36749767468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  92839716268                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  92839716268                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  92839716268                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  92839716268                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.041696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.041696                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.016930                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016930                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.035529                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035529                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.035529                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035529                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12549.193106                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12549.193106                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61071.182808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61071.182808                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18306.674063                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18306.674063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18306.674063                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18306.674063                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1512280                       # number of replacements
system.cpu.icache.tags.tagsinuse           502.741283                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            80097753                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1512791                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.947005                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle         104822400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   502.741283                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.981917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.981917                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         655336912                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        655336912                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     80097760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        80097760                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      80097760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         80097760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     80097760                       # number of overall hits
system.cpu.icache.overall_hits::total        80097760                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1629480                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1629480                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1629480                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1629480                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1629480                       # number of overall misses
system.cpu.icache.overall_misses::total       1629480                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  19323360395                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19323360395                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  19323360395                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19323360395                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  19323360395                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19323360395                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     81727240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     81727240                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     81727240                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     81727240                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     81727240                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     81727240                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019938                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019938                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019938                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019938                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019938                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019938                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11858.605442                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 11858.605442                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11858.605442                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 11858.605442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11858.605442                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 11858.605442                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6400                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         3648                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               248                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    25.806452                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets         1216                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1512280                       # number of writebacks
system.cpu.icache.writebacks::total           1512280                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       110487                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       110487                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       110487                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       110487                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       110487                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       110487                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1518993                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1518993                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1518993                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1518993                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1518993                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1518993                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  16955742795                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  16955742795                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  16955742795                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  16955742795                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  16955742795                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  16955742795                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.018586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018586                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.018586                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018586                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.018586                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018586                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11162.489093                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11162.489093                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11162.489093                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11162.489093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11162.489093                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11162.489093                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    538929                       # number of replacements
system.l2.tags.tagsinuse                 16188.756162                       # Cycle average of tags in use
system.l2.tags.total_refs                    12512729                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    555313                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.532750                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               24241444000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      174.982147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1294.644343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      14719.129672                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.010680                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.079019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.898384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988083                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          911                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9200                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5664                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 105102537                       # Number of tag accesses
system.l2.tags.data_accesses                105102537                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      3897749                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3897749                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1499754                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1499754                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              6133                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6133                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             205890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                205890                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1481862                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1481862                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        4335952                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4335952                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1481862                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               4541842                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6023704                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1481862                       # number of overall hits
system.l2.overall_hits::cpu.data              4541842                       # number of overall hits
system.l2.overall_hits::total                 6023704                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data             185                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                185                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           389981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              389981                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         27555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            27555                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       133218                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          133218                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               27555                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              523199                       # number of demand (read+write) misses
system.l2.demand_misses::total                 550754                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              27555                       # number of overall misses
system.l2.overall_misses::cpu.data             523199                       # number of overall misses
system.l2.overall_misses::total                550754                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data      1897200                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1897200                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  34241507600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34241507600                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   2636272400                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2636272400                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  13146924000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13146924000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    2636272400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   47388431600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      50024704000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   2636272400                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  47388431600                       # number of overall miss cycles
system.l2.overall_miss_latency::total     50024704000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3897749                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3897749                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1499754                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1499754                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          6318                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6318                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         595871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            595871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1509417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1509417                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      4469170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4469170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1509417                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           5065041                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6574458                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1509417                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          5065041                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6574458                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.029281                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.029281                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.654472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.654472                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.018255                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018255                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.029808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.029808                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.018255                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.103296                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.083772                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.018255                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.103296                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.083772                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 10255.135135                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10255.135135                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 87803.015019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87803.015019                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 95673.104700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95673.104700                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 98687.294510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98687.294510                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 95673.104700                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 90574.392535                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90829.488301                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 95673.104700                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 90574.392535                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90829.488301                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               475946                       # number of writebacks
system.l2.writebacks::total                    475946                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst           72                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            72                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst               72                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  77                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst              72                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 77                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          172                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           172                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data          185                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           185                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       389981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         389981                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        27483                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        27483                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       133213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       133213                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          27483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         523194                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            550677                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         27483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        523194                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           550677                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data      3306600                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3306600                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  31069671600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31069671600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   2409518200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2409518200                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  12066266600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12066266600                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   2409518200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  43135938200                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45545456400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   2409518200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  43135938200                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45545456400                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.029281                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.029281                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.654472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.654472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.018208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018208                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.029807                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029807                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.018208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.103295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.083760                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.018208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.103295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.083760                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 17873.513514                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17873.513514                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 79669.705960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79669.705960                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 87673.041517                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87673.041517                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 90578.746819                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90578.746819                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 87673.041517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 82447.310558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82708.114557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 87673.041517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 82447.310558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82708.114557                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1085047                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       534597                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             160695                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       475946                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58240                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              195                       # Transaction distribution
system.membus.trans_dist::ReadExReq            389971                       # Transaction distribution
system.membus.trans_dist::ReadExResp           389971                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        160695                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1635713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1635713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1635713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     65703168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     65703168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                65703168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            550861                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  550861    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              550861                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3455038800                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2930711550                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     13167161                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6583210                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        97829                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5043                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5033                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           10                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 203726762800                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5988162                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4373695                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1512280                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1229763                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6318                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6318                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           595871                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          595871                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1518993                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4469170                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4540689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15207247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19747936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    193388544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    573618560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              767007104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          548505                       # Total snoops (count)
system.tol2bus.snoopTraffic                  31073408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7129281                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015296                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.122738                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7020244     98.47%     98.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 109027      1.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7129281                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9594902363                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1823652240                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6080785508                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
