

================================================================
== Synthesis Summary Report of 'linear_fc'
================================================================
+ General Information: 
    * Date:           Sun May  4 07:57:21 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        linear_fc
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+------------+-----+
    |                         Modules                        | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |         |           |            |     |
    |                         & Loops                        | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |   DSP   |     FF    |     LUT    | URAM|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+------------+-----+
    |+ linear_fc                                             |     -|  0.08|  1050945|  5.255e+06|         -|  1050946|     -|        no|  16 (~0%)|  5 (~0%)|  702 (~0%)|  1019 (~0%)|    -|
    | o VITIS_LOOP_54_1                                      |     -|  3.65|  1050944|  5.255e+06|     16421|        -|    64|        no|         -|        -|          -|           -|    -|
    |  + linear_fc_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_59_3  |     -|  0.66|     8194|  4.097e+04|         -|     8194|     -|        no|         -|        -|   43 (~0%)|   173 (~0%)|    -|
    |   o VITIS_LOOP_57_2_VITIS_LOOP_59_3                    |     -|  3.65|     8192|  4.096e+04|         2|        1|  8192|       yes|         -|        -|          -|           -|    -|
    |  + linear_fc_Pipeline_VITIS_LOOP_67_4                  |     -|  2.31|       18|     90.000|         -|       18|     -|        no|         -|        -|    7 (~0%)|    49 (~0%)|    -|
    |   o VITIS_LOOP_67_4                                    |     -|  3.65|       16|     80.000|         1|        1|    16|       yes|         -|        -|          -|           -|    -|
    |  + linear_fc_Pipeline_FC_INPUT_FC_OUTPUT               |     -|  0.08|     8203|  4.102e+04|         -|     8203|     -|        no|         -|  5 (~0%)|  562 (~0%)|   511 (~0%)|    -|
    |   o FC_INPUT_FC_OUTPUT                                 |     -|  3.65|     8201|  4.100e+04|        11|        1|  8192|       yes|         -|        -|          -|           -|    -|
    |  + linear_fc_Pipeline_VITIS_LOOP_77_5                  |     -|  2.56|       18|     90.000|         -|       18|     -|        no|         -|        -|    8 (~0%)|    60 (~0%)|    -|
    |   o VITIS_LOOP_77_5                                    |     -|  3.65|       16|     80.000|         2|        1|    16|       yes|         -|        -|          -|           -|    -|
    +--------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------------+----------+
| Interface        | Bitwidth |
+------------------+----------+
| in_r_address0    | 9        |
| in_r_q0          | 32       |
| weights_address0 | 9        |
| weights_q0       | 32       |
+------------------+----------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| biases    | ap_none | 32       |
| out_r     | ap_vld  | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| in       | in        | float const * |
| out      | out       | float*        |
| weights  | in        | float const * |
| biases   | in        | float const * |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+------------------+---------+----------+
| Argument | HW Interface     | HW Type | HW Usage |
+----------+------------------+---------+----------+
| in       | in_r_address0    | port    | offset   |
| in       | in_r_ce0         | port    |          |
| in       | in_r_q0          | port    |          |
| out      | out_r            | port    |          |
| out      | out_r_ap_vld     | port    |          |
| weights  | weights_address0 | port    | offset   |
| weights  | weights_ce0      | port    |          |
| weights  | weights_q0       | port    |          |
| biases   | biases           | port    |          |
+----------+------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------------------------------+-----+--------+------------+------+---------+---------+
| Name                                                  | DSP | Pragma | Variable   | Op   | Impl    | Latency |
+-------------------------------------------------------+-----+--------+------------+------+---------+---------+
| + linear_fc                                           | 5   |        |            |      |         |         |
|   add_ln54_fu_117_p2                                  | -   |        | add_ln54   | add  | fabric  | 0       |
|  + linear_fc_Pipeline_VITIS_LOOP_57_2_VITIS_LOOP_59_3 | 0   |        |            |      |         |         |
|    add_ln57_1_fu_112_p2                               | -   |        | add_ln57_1 | add  | fabric  | 0       |
|    add_ln57_fu_163_p2                                 | -   |        | add_ln57   | add  | fabric  | 0       |
|    add_ln62_fu_191_p2                                 | -   |        | add_ln62   | add  | fabric  | 0       |
|    add_ln59_fu_144_p2                                 | -   |        | add_ln59   | add  | fabric  | 0       |
|  + linear_fc_Pipeline_VITIS_LOOP_67_4                 | 0   |        |            |      |         |         |
|    add_ln67_fu_68_p2                                  | -   |        | add_ln67   | add  | fabric  | 0       |
|  + linear_fc_Pipeline_FC_INPUT_FC_OUTPUT              | 5   |        |            |      |         |         |
|    add_ln18_1_fu_139_p2                               | -   |        | add_ln18_1 | add  | fabric  | 0       |
|    add_ln18_fu_151_p2                                 | -   |        | add_ln18   | add  | fabric  | 0       |
|    add_ln23_fu_205_p2                                 | -   |        | add_ln23   | add  | fabric  | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U6                   | 3   |        | mul_i      | fmul | maxdsp  | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U5                  | 2   |        | x_1        | fadd | fulldsp | 4       |
|    add_ln20_fu_216_p2                                 | -   |        | add_ln20   | add  | fabric  | 0       |
|  + linear_fc_Pipeline_VITIS_LOOP_77_5                 | 0   |        |            |      |         |         |
|    add_ln77_fu_68_p2                                  | -   |        | add_ln77   | add  | fabric  | 0       |
+-------------------------------------------------------+-----+--------+------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------+------+------+--------+----------+---------+------+---------+
| Name        | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-------------+------+------+--------+----------+---------+------+---------+
| + linear_fc | 16   | 0    |        |          |         |      |         |
|   wt_buf_U  | 16   | -    |        | wt_buf   | ram_1p  | auto | 1       |
|   out_buf_U | -    | -    |        | out_buf  | ram_s2p | auto | 1       |
+-------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+-----------------------------------------+
| Type     | Options | Location                                |
+----------+---------+-----------------------------------------+
| pipeline | II=1    | linear_fc_fast.cpp:21 in linear_fc_core |
| inline   | off     | linear_fc_fast.cpp:36 in linear_fc      |
| pipeline | II=1    | linear_fc_fast.cpp:61 in linear_fc      |
| pipeline | II=1    | linear_fc_fast.cpp:69 in linear_fc      |
| pipeline | II=1    | linear_fc_fast.cpp:79 in linear_fc      |
+----------+---------+-----------------------------------------+


