=====
SETUP
5.177
5.714
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n34_s1
4.095
4.650
uart_rx_bytes_4_s0
5.714
=====
SETUP
5.205
5.686
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n34_s1
4.095
4.650
uart_rx_bytes_12_s0
5.686
=====
SETUP
5.255
5.635
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n35_s1
4.081
4.598
uart_rx_bytes_3_s0
5.635
=====
SETUP
5.255
5.635
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n35_s1
4.081
4.598
uart_rx_bytes_11_s0
5.635
=====
SETUP
5.294
5.597
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n37_s1
4.107
4.560
uart_rx_bytes_1_s0
5.597
=====
SETUP
5.294
5.597
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n37_s1
4.107
4.560
uart_rx_bytes_9_s0
5.597
=====
SETUP
5.295
5.595
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n36_s1
4.107
4.560
uart_rx_bytes_10_s0
5.595
=====
SETUP
5.407
5.484
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n33_s1
3.932
4.303
uart_rx_bytes_21_s0
5.484
=====
SETUP
5.433
5.457
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n36_s1
4.107
4.560
uart_rx_bytes_2_s0
5.457
=====
SETUP
5.464
5.427
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n34_s1
4.095
4.650
uart_rx_bytes_20_s0
5.427
=====
SETUP
5.469
5.422
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n32_s1
3.920
4.373
uart_rx_bytes_6_s0
5.422
=====
SETUP
5.619
5.272
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n32_s1
3.920
4.373
uart_rx_bytes_14_s0
5.272
=====
SETUP
5.639
5.252
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n31_s1
3.853
4.306
uart_rx_bytes_7_s0
5.252
=====
SETUP
5.639
5.252
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n31_s1
3.853
4.306
uart_rx_bytes_15_s0
5.252
=====
SETUP
5.644
5.247
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n33_s1
3.932
4.303
uart_rx_bytes_5_s0
5.247
=====
SETUP
5.644
5.247
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n33_s1
3.932
4.303
uart_rx_bytes_13_s0
5.247
=====
SETUP
5.711
5.180
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n93_s3
3.289
3.859
rx/n476_s0
4.034
4.496
rx/cycle_counter_0_s1
5.180
=====
SETUP
5.729
5.162
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n32_s1
3.920
4.373
uart_rx_bytes_22_s0
5.162
=====
SETUP
5.747
5.144
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n35_s1
4.081
4.598
uart_rx_bytes_19_s0
5.144
=====
SETUP
5.781
5.110
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n36_s1
4.107
4.560
uart_rx_bytes_18_s0
5.110
=====
SETUP
5.785
5.106
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n37_s1
4.107
4.560
uart_rx_bytes_17_s0
5.106
=====
SETUP
5.789
5.102
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n38_s1
3.932
4.303
uart_rx_bytes_0_s0
5.102
=====
SETUP
5.789
5.102
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n38_s1
3.932
4.303
uart_rx_bytes_8_s0
5.102
=====
SETUP
5.797
5.094
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n476_s2
3.289
3.660
n31_s1
3.853
4.306
uart_rx_bytes_23_s0
5.094
=====
SETUP
5.797
5.094
10.891
clk_ibuf
0.000
0.683
rx/cycle_counter_7_s0
0.926
1.158
rx/n63_s11
1.582
2.152
rx/n63_s8
2.325
2.880
rx/n93_s3
3.289
3.859
rx/n93_s4
4.037
4.586
rx/bit_counter_1_s0
5.094
=====
HOLD
-0.544
1.418
1.962
clk_ibuf
0.000
0.675
gw_gao_inst_0/u_ao_top/capture_start_sel_s1
0.860
1.061
gw_gao_inst_0/u_ao_top/n826_s1
1.186
1.418
gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0
1.418
=====
HOLD
0.074
1.183
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_12_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.183
=====
HOLD
0.074
1.183
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_9_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.183
=====
HOLD
0.074
1.183
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_6_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.183
=====
HOLD
0.074
1.183
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_3_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.183
=====
HOLD
0.077
1.186
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_22_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.186
=====
HOLD
0.080
1.188
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_19_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.188
=====
HOLD
0.202
1.311
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_7_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.311
=====
HOLD
0.203
1.312
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_16_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.312
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_15_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_14_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_13_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_11_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_8_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_5_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_2_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_1_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_0_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.213
1.322
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_10_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.322
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_23_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_21_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_20_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_18_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
=====
HOLD
0.215
1.323
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_17_s0
0.860
1.062
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_1_s
1.323
=====
HOLD
0.337
1.445
1.109
clk_ibuf
0.000
0.675
uart_rx_bytes_4_s0
0.860
1.061
gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s
1.445
