#include <stdint.h>

#include "timdma.h"
#include "gpio.h"


static const uint32_t TIM1_addr = 0x40010000UL;
static volatile uint16_t *const TIM1_CR1 = (volatile uint16_t *const)TIM1_addr;
static volatile uint16_t *const TIM1_SR = (volatile uint16_t *const)(TIM1_addr + 0x10);
static volatile uint16_t *const TIM1_PSC = (volatile uint16_t *const)(TIM1_addr + 0x28);
static volatile uint16_t *const TIM1_ARR = (volatile uint16_t *const)(TIM1_addr + 0x2C);
static volatile uint16_t *const TIM1_DIER = (volatile uint16_t *const)(TIM1_addr + 0x0C);
static volatile uint16_t *const TIM1_CCR1 = (volatile uint16_t *const)(TIM1_addr + 0x34);
static volatile uint16_t *const TIM1_CCR2 = (volatile uint16_t *const)(TIM1_addr + 0x38);
static const uint16_t TIM1_CR1_CEN = 1;
static const uint16_t TIM1_CR1_ARPE = 1UL << 7;
// static const uint16_t TIM1_DIER_UIE = 1;
// static const uint16_t TIM1_DIER_CC1IE = 1 << 1;

static const uint32_t DMA2_addr = 0x40026400UL;
static const uint32_t DMA_SxCR_EN = 1;
static const uint32_t DMA_SxCR_PFCTRL = 1UL << 5;
static const uint32_t DMA_SxCR_PL = 3UL << 16;
static const uint32_t DMA_SxCR_MSIZE = 2UL << 13;
static const uint32_t DMA_SxCR_PSIZE = 2UL << 11;
static volatile uint32_t *const DMA2_S1CR   = (volatile uint32_t *const)(DMA2_addr + 0x10 + 0x18 * 1);
static volatile uint32_t *const DMA2_S1PAR  = (volatile uint32_t *const)(DMA2_addr + 0x18 + 0x18 * 1);
static volatile uint32_t *const DMA2_S1MA0R = (volatile uint32_t *const)(DMA2_addr + 0x1C + 0x18 * 1);
static volatile uint32_t *const DMA2_S1NDTR = (volatile uint32_t *const)(DMA2_addr + 0x14 + 0x18 * 1);
static volatile uint32_t *const DMA2_S2CR   = (volatile uint32_t *const)(DMA2_addr + 0x10 + 0x18 * 2);
static volatile uint32_t *const DMA2_S2PAR  = (volatile uint32_t *const)(DMA2_addr + 0x18 + 0x18 * 2);
static volatile uint32_t *const DMA2_S2MA0R = (volatile uint32_t *const)(DMA2_addr + 0x1C + 0x18 * 2);
static volatile uint32_t *const DMA2_S2NDTR = (volatile uint32_t *const)(DMA2_addr + 0x14 + 0x18 * 2);
static const uint32_t s_gpio_resetreg = 1UL << (7 + 16);
static const uint32_t s_gpio_setreg = 1UL << 7;

void timdma_init(void)
{
    *DMA2_S1MA0R = (uint32_t)&s_gpio_resetreg;
    *DMA2_S1PAR = GPIOB + GPIO_BSRR;
    *DMA2_S1CR |= 6UL << 25; // Select channel 6
    *DMA2_S1CR |= DMA_SxCR_PFCTRL; // The peripheral is the flow controller
    *DMA2_S1CR &= ~DMA_SxCR_PL; // Priority level low
    *DMA2_S1CR |= DMA_SxCR_MSIZE; // Memory data size word (32-bit)
    *DMA2_S1CR |= DMA_SxCR_PSIZE; // Peripheral data size word (32-bit)
    *DMA2_S1CR |= 1UL << 6; // Bits 7:6 Data transfer direction, 01: Memory-to-peripheral
    *DMA2_S1CR |= 1UL << 8; // Bit 8 Circular mode, 1: Circular mode enabled
    *DMA2_S1NDTR = 1; // Number of data items to transfer
    __sync_synchronize();
    *DMA2_S1CR |= DMA_SxCR_EN; // Enable DMA
    __sync_synchronize();

    *DMA2_S2MA0R = (uint32_t)&s_gpio_setreg;
    *DMA2_S2PAR = GPIOB + GPIO_BSRR;
    *DMA2_S2CR |= 6UL << 25; // Select channel 6
    *DMA2_S2CR |= DMA_SxCR_PFCTRL; // The peripheral is the flow controller
    *DMA2_S2CR &= ~DMA_SxCR_PL; // Priority level low
    *DMA2_S2CR |= DMA_SxCR_MSIZE; // Memory data size word (32-bit)
    *DMA2_S2CR |= DMA_SxCR_PSIZE; // Peripheral data size word (32-bit)
    *DMA2_S2CR |= 1UL << 6; // Bits 7:6 Data transfer direction, 01: Memory-to-peripheral
    *DMA2_S2CR |= 1UL << 8; // Bit 8 Circular mode, 1: Circular mode enabled
    *DMA2_S2NDTR = 1; // Number of data items to transfer
    __sync_synchronize();
    *DMA2_S2CR |= DMA_SxCR_EN; // Enable DMA
    __sync_synchronize();

    *TIM1_SR = 0;
    *TIM1_PSC = 18000UL - 1;
    *TIM1_ARR = 10000UL;
    *TIM1_CCR1 = 5625;
    *TIM1_CCR2 = 3375;
    const uint16_t TIMx_DIER_CC1DE = 1UL << 9; // Capture/Compare 1 DMA request enable
    const uint16_t TIMx_DIER_CC2DE = 1UL << 10; // Capture/Compare 2 DMA request enable
    *TIM1_DIER |= TIMx_DIER_CC1DE | TIMx_DIER_CC2DE;
    asm volatile ("DSB" ::: "memory");
    *TIM1_CR1 |= TIM1_CR1_CEN | TIM1_CR1_ARPE;
}

void tim1_SRIF_clear(void)
{
    *TIM1_SR &= 0xFFE0u;
}
