=====================  add2n.aag =====================
[LOG] Relation determinization time: 0.003179 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000874/0 sec (0.000303/0 sec, 0.000323/0 sec, 0.000146/0 sec, 0.000102/0 sec )
[LOG] Nr of iterations: 8 (2, 4, 1, 1 )
[LOG] Total clause computation time: 0.000101/0 sec (2.5e-05/2.5e-05 sec, 5.2e-05/5.2e-05 sec, 1.4e-05/1.4e-05 sec, 1e-05/1e-05 sec )
[LOG] Total clause minimization time: 0.000133/0 sec (2.9e-05/2.9e-05 sec, 6.7e-05/6.7e-05 sec, 2.3e-05/2.3e-05 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause size reduction: 103 --> 11 (28 --> 2, 72 --> 6, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 12.875 --> 1.375 (14 --> 1, 18 --> 1.5, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.004282 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 6 2 1 23
Raw AIGER output size: aag 40 4 2 1 32
=====================  add2y.aag =====================
[LOG] Relation determinization time: 0.002786 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 12 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000637/0 sec (0.000242/0 sec, 0.000198/0 sec, 0.000112/0 sec, 8.5e-05/0 sec )
[LOG] Nr of iterations: 8 (3, 2, 2, 1 )
[LOG] Total clause computation time: 6.5e-05/0 sec (2.8e-05/2.8e-05 sec, 1.8e-05/1.8e-05 sec, 1e-05/1e-05 sec, 9e-06/9e-06 sec )
[LOG] Total clause minimization time: 7.6e-05/0 sec (2.4e-05/2.4e-05 sec, 1.8e-05/1.8e-05 sec, 1.8e-05/1.8e-05 sec, 1.6e-05/1.6e-05 sec )
[LOG] Total clause size reduction: 65 --> 6 (44 --> 2, 18 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 8.125 --> 0.75 (14.6667 --> 0.666667, 9 --> 0.5, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.003811 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 25 6 2 1 17
Raw AIGER output size: aag 34 4 2 1 26
=====================  add4n.aag =====================
[LOG] Relation determinization time: 0.006774 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003953/0 sec (0.000637/0 sec, 0.000761/0 sec, 0.000498/0 sec, 0.000617/0 sec, 0.000408/0 sec, 0.000401/0 sec, 0.000363/0 sec, 0.000268/0 sec )
[LOG] Nr of iterations: 23 (3, 6, 2, 4, 2, 4, 1, 1 )
[LOG] Total clause computation time: 0.000578/0 sec (6.3e-05/6.3e-05 sec, 0.000103/0.000103 sec, 5.2e-05/5.2e-05 sec, 8.1e-05/8.1e-05 sec, 6.5e-05/6.5e-05 sec, 7.8e-05/7.8e-05 sec, 9.4e-05/9.4e-05 sec, 4.2e-05/4.2e-05 sec )
[LOG] Total clause minimization time: 0.000955/0 sec (0.0001/0.0001 sec, 0.000244/0.000244 sec, 4.1e-05/4.1e-05 sec, 0.000153/0.000153 sec, 0.000118/0.000118 sec, 0.000146/0.000146 sec, 9.3e-05/9.3e-05 sec, 6e-05/6e-05 sec )
[LOG] Total clause size reduction: 718 --> 35 (140 --> 2, 330 --> 12, 62 --> 1, 174 --> 8, 2 --> 2, 8 --> 8, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 31.2174 --> 1.52174 (46.6667 --> 0.666667, 55 --> 2, 31 --> 0.5, 43.5 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.007996 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 75 12 2 1 61
Raw AIGER output size: aag 100 8 2 1 88
=====================  add4y.aag =====================
[LOG] Relation determinization time: 0.005228 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002578/0 sec (0.000496/0 sec, 0.000447/0 sec, 0.000391/0 sec, 0.000469/0 sec, 0.00023/0 sec, 0.000186/0 sec, 0.000201/0 sec, 0.000158/0 sec )
[LOG] Nr of iterations: 16 (3, 3, 2, 4, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.000311/0 sec (6e-05/6e-05 sec, 5e-05/5e-05 sec, 4.4e-05/4.4e-05 sec, 6.5e-05/6.5e-05 sec, 2.9e-05/2.9e-05 sec, 2.2e-05/2.2e-05 sec, 2.7e-05/2.7e-05 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0.00045/0 sec (7.3e-05/7.3e-05 sec, 9.2e-05/9.2e-05 sec, 4.6e-05/4.6e-05 sec, 0.0001/0.0001 sec, 3.7e-05/3.7e-05 sec, 4e-05/4e-05 sec, 3.8e-05/3.8e-05 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause size reduction: 384 --> 18 (108 --> 3, 100 --> 4, 46 --> 1, 126 --> 6, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 24 --> 1.125 (36 --> 1, 33.3333 --> 1.33333, 23 --> 0.5, 31.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.006482 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 59 12 2 1 45
Raw AIGER output size: aag 84 8 2 1 72
=====================  add6n.aag =====================
[LOG] Relation determinization time: 0.016615 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 55 new AND gates.
[LOG] Size before ABC: 108 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.011466/0 sec (0.000886/0 sec, 0.000848/0 sec, 0.000892/0 sec, 0.000764/0 sec, 0.000939/0 sec, 0.002005/0 sec, 0.000858/0 sec, 0.000802/0 sec, 0.000814/0 sec, 0.000715/0 sec, 0.000589/0 sec, 0.001354/0 sec )
[LOG] Nr of iterations: 40 (2, 2, 4, 2, 4, 11, 1, 1, 1, 1, 1, 10 )
[LOG] Total clause computation time: 0.002239/0 sec (7.7e-05/7.7e-05 sec, 8.6e-05/8.6e-05 sec, 0.000124/0.000124 sec, 5.3e-05/5.3e-05 sec, 0.000112/0.000112 sec, 0.000364/0.000364 sec, 0.000222/0.000222 sec, 0.000221/0.000221 sec, 0.000269/0.000269 sec, 0.000212/0.000212 sec, 0.000128/0.000128 sec, 0.000371/0.000371 sec )
[LOG] Total clause minimization time: 0.00355/0 sec (7.1e-05/7.1e-05 sec, 0.000132/0.000132 sec, 0.000201/0.000201 sec, 0.000104/0.000104 sec, 0.000228/0.000228 sec, 0.000944/0.000944 sec, 0.000272/0.000272 sec, 0.000275/0.000275 sec, 0.00027/0.00027 sec, 0.00022/0.00022 sec, 0.000194/0.000194 sec, 0.000639/0.000639 sec )
[LOG] Total clause size reduction: 1877 --> 84 (112 --> 1, 108 --> 3, 312 --> 6, 100 --> 2, 288 --> 6, 920 --> 29, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 29 --> 29 )
[LOG] Average clause size reduction: 46.925 --> 2.1 (56 --> 0.5, 54 --> 1.5, 78 --> 1.5, 50 --> 1, 72 --> 1.5, 83.6364 --> 2.63636, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 2.9 --> 2.9 )
[LOG] Overall execution time: 0.018097 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 119 18 2 1 99
Raw AIGER output size: aag 169 12 2 1 154
=====================  add6y.aag =====================
[LOG] Relation determinization time: 0.010792 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 56 AND gates.
[LOG] Size after ABC: 41 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007388/0 sec (0.000754/0 sec, 0.00086/0 sec, 0.000718/0 sec, 0.001095/0 sec, 0.00071/0 sec, 0.000797/0 sec, 0.000595/0 sec, 0.000478/0 sec, 0.000476/0 sec, 0.000332/0 sec, 0.000306/0 sec, 0.000267/0 sec )
[LOG] Nr of iterations: 34 (3, 5, 4, 7, 3, 4, 2, 1, 2, 1, 1, 1 )
[LOG] Total clause computation time: 0.001296/0 sec (8.7e-05/8.7e-05 sec, 0.00017/0.00017 sec, 0.000117/0.000117 sec, 0.000188/0.000188 sec, 8.1e-05/8.1e-05 sec, 9.7e-05/9.7e-05 sec, 0.000138/0.000138 sec, 0.000128/0.000128 sec, 0.000138/0.000138 sec, 6.4e-05/6.4e-05 sec, 5.1e-05/5.1e-05 sec, 3.7e-05/3.7e-05 sec )
[LOG] Total clause minimization time: 0.001764/0 sec (7.9e-05/7.9e-05 sec, 0.000195/0.000195 sec, 0.000144/0.000144 sec, 0.000422/0.000422 sec, 0.000109/0.000109 sec, 0.00017/0.00017 sec, 0.000184/0.000184 sec, 0.000151/0.000151 sec, 0.00013/0.00013 sec, 6.6e-05/6.6e-05 sec, 6.6e-05/6.6e-05 sec, 4.8e-05/4.8e-05 sec )
[LOG] Total clause size reduction: 1524 --> 46 (172 --> 2, 328 --> 7, 234 --> 4, 444 --> 17, 140 --> 3, 198 --> 5, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 44.8235 --> 1.35294 (57.3333 --> 0.666667, 65.6 --> 1.4, 58.5 --> 1, 63.4286 --> 2.42857, 46.6667 --> 1, 49.5 --> 1.25, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.012208 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 18 2 1 73
Raw AIGER output size: aag 134 12 2 1 118
=====================  add8n.aag =====================
[LOG] Relation determinization time: 0.026509 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 125 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020849/0 sec (0.001348/0 sec, 0.00172/0 sec, 0.001391/0 sec, 0.001753/0 sec, 0.001358/0 sec, 0.001361/0 sec, 0.001261/0 sec, 0.00127/0 sec, 0.001398/0 sec, 0.001536/0 sec, 0.00104/0 sec, 0.001575/0 sec, 0.000922/0 sec, 0.000949/0 sec, 0.00109/0 sec, 0.000877/0 sec )
[LOG] Nr of iterations: 51 (2, 7, 5, 6, 4, 4, 3, 3, 1, 5, 1, 5, 1, 1, 2, 1 )
[LOG] Total clause computation time: 0.00409/0 sec (0.00011/0.00011 sec, 0.00029/0.00029 sec, 0.000171/0.000171 sec, 0.000245/0.000245 sec, 0.000138/0.000138 sec, 0.000139/0.000139 sec, 9.7e-05/9.7e-05 sec, 0.000145/0.000145 sec, 0.000377/0.000377 sec, 0.000477/0.000477 sec, 0.000327/0.000327 sec, 0.000519/0.000519 sec, 0.000251/0.000251 sec, 0.000297/0.000297 sec, 0.000271/0.000271 sec, 0.000236/0.000236 sec )
[LOG] Total clause minimization time: 0.00597/0 sec (9.9e-05/9.9e-05 sec, 0.000596/0.000596 sec, 0.000375/0.000375 sec, 0.000497/0.000497 sec, 0.000294/0.000294 sec, 0.000256/0.000256 sec, 0.000211/0.000211 sec, 0.000226/0.000226 sec, 0.000469/0.000469 sec, 0.00067/0.00067 sec, 0.000339/0.000339 sec, 0.000635/0.000635 sec, 0.000308/0.000308 sec, 0.000277/0.000277 sec, 0.000457/0.000457 sec, 0.000261/0.000261 sec )
[LOG] Total clause size reduction: 3706 --> 81 (154 --> 1, 900 --> 14, 584 --> 8, 710 --> 10, 414 --> 6, 402 --> 5, 260 --> 4, 252 --> 3, 1 --> 1, 11 --> 11, 1 --> 1, 10 --> 10, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1 )
[LOG] Average clause size reduction: 72.6667 --> 1.58824 (77 --> 0.5, 128.571 --> 2, 116.8 --> 1.6, 118.333 --> 1.66667, 103.5 --> 1.5, 100.5 --> 1.25, 86.6667 --> 1.33333, 84 --> 1, 1 --> 1, 2.2 --> 2.2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1 )
[LOG] Overall execution time: 0.028396 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 24 2 1 137
Raw AIGER output size: aag 220 16 2 1 200
=====================  add8y.aag =====================
[LOG] Relation determinization time: 0.014559 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 63 new AND gates.
[LOG] Size before ABC: 77 AND gates.
[LOG] Size after ABC: 57 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.010858/0 sec (0.001071/0 sec, 0.000847/0 sec, 0.000787/0 sec, 0.000937/0 sec, 0.000898/0 sec, 0.000855/0 sec, 0.000892/0 sec, 0.000779/0 sec, 0.000647/0 sec, 0.000517/0 sec, 0.000468/0 sec, 0.000473/0 sec, 0.000413/0 sec, 0.000422/0 sec, 0.000433/0 sec, 0.000419/0 sec )
[LOG] Nr of iterations: 28 (2, 3, 2, 4, 2, 2, 2, 2, 1, 1, 1, 2, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.001608/0 sec (0.0001/0.0001 sec, 9.7e-05/9.7e-05 sec, 7.3e-05/7.3e-05 sec, 0.000119/0.000119 sec, 0.000115/0.000115 sec, 0.000122/0.000122 sec, 0.000134/0.000134 sec, 0.000113/0.000113 sec, 0.000121/0.000121 sec, 0.000118/0.000118 sec, 9.5e-05/9.5e-05 sec, 0.000123/0.000123 sec, 7.1e-05/7.1e-05 sec, 7.5e-05/7.5e-05 sec, 6.9e-05/6.9e-05 sec, 6.3e-05/6.3e-05 sec )
[LOG] Total clause minimization time: 0.001894/0 sec (7.7e-05/7.7e-05 sec, 0.000144/0.000144 sec, 0.000112/0.000112 sec, 0.000219/0.000219 sec, 0.000136/0.000136 sec, 0.0001/0.0001 sec, 0.000128/0.000128 sec, 5.7e-05/5.7e-05 sec, 0.000192/0.000192 sec, 0.000139/0.000139 sec, 0.000113/0.000113 sec, 9.2e-05/9.2e-05 sec, 8.9e-05/8.9e-05 sec, 0.000107/0.000107 sec, 8.9e-05/8.9e-05 sec, 0.0001/0.0001 sec )
[LOG] Total clause size reduction: 1167 --> 23 (118 --> 1, 228 --> 3, 110 --> 1, 318 --> 5, 102 --> 1, 98 --> 1, 94 --> 1, 90 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 41.6786 --> 0.821429 (59 --> 0.5, 76 --> 1, 55 --> 0.5, 79.5 --> 1.25, 51 --> 0.5, 49 --> 0.5, 47 --> 0.5, 45 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.016022 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 127 24 2 1 101
Raw AIGER output size: aag 184 16 2 1 164
=====================  add10n.aag =====================
[LOG] Relation determinization time: 0.039533 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 150 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032662/0 sec (0.002282/0 sec, 0.001386/0 sec, 0.001196/0 sec, 0.00159/0 sec, 0.001507/0 sec, 0.001901/0 sec, 0.00188/0 sec, 0.001905/0 sec, 0.001667/0 sec, 0.002172/0 sec, 0.001847/0 sec, 0.001588/0 sec, 0.001657/0 sec, 0.001651/0 sec, 0.00144/0 sec, 0.001973/0 sec, 0.001386/0 sec, 0.001178/0 sec, 0.001307/0 sec, 0.001149/0 sec )
[LOG] Nr of iterations: 57 (6, 2, 2, 4, 3, 5, 4, 5, 3, 6, 3, 1, 1, 1, 1, 4, 2, 1, 2, 1 )
[LOG] Total clause computation time: 0.00647/0 sec (0.00022/0.00022 sec, 0.000137/0.000137 sec, 7.6e-05/7.6e-05 sec, 0.000168/0.000168 sec, 0.000116/0.000116 sec, 0.000221/0.000221 sec, 0.000198/0.000198 sec, 0.000215/0.000215 sec, 0.000115/0.000115 sec, 0.000306/0.000306 sec, 0.000553/0.000553 sec, 0.000501/0.000501 sec, 0.000535/0.000535 sec, 0.000577/0.000577 sec, 0.000473/0.000473 sec, 0.000572/0.000572 sec, 0.000413/0.000413 sec, 0.000385/0.000385 sec, 0.000336/0.000336 sec, 0.000353/0.000353 sec )
[LOG] Total clause minimization time: 0.009634/0 sec (0.00054/0.00054 sec, 8.6e-05/8.6e-05 sec, 9.3e-05/9.3e-05 sec, 0.000349/0.000349 sec, 0.000257/0.000257 sec, 0.00061/0.00061 sec, 0.000439/0.000439 sec, 0.000515/0.000515 sec, 0.000376/0.000376 sec, 0.000661/0.000661 sec, 0.000662/0.000662 sec, 0.000632/0.000632 sec, 0.000626/0.000626 sec, 0.000624/0.000624 sec, 0.000516/0.000516 sec, 0.000899/0.000899 sec, 0.000543/0.000543 sec, 0.000342/0.000342 sec, 0.000508/0.000508 sec, 0.000356/0.000356 sec )
[LOG] Total clause size reduction: 5321 --> 91 (980 --> 9, 192 --> 1, 188 --> 1, 552 --> 5, 360 --> 3, 704 --> 11, 516 --> 7, 672 --> 8, 328 --> 5, 800 --> 12, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 11 --> 11, 4 --> 4, 1 --> 1, 5 --> 5, 1 --> 1 )
[LOG] Average clause size reduction: 93.3509 --> 1.59649 (163.333 --> 1.5, 96 --> 0.5, 94 --> 0.5, 138 --> 1.25, 120 --> 1, 140.8 --> 2.2, 129 --> 1.75, 134.4 --> 1.6, 109.333 --> 1.66667, 133.333 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.75 --> 2.75, 2 --> 2, 1 --> 1, 2.5 --> 2.5, 1 --> 1 )
[LOG] Overall execution time: 0.041718 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 30 2 1 175
Raw AIGER output size: aag 280 20 2 1 256
=====================  add10y.aag =====================
[LOG] Relation determinization time: 0.025981 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 81 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 73 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020352/0 sec (0.00137/0 sec, 0.00124/0 sec, 0.001262/0 sec, 0.001274/0 sec, 0.001303/0 sec, 0.001373/0 sec, 0.001177/0 sec, 0.001167/0 sec, 0.001095/0 sec, 0.001035/0 sec, 0.0012/0 sec, 0.000917/0 sec, 0.000966/0 sec, 0.00079/0 sec, 0.000773/0 sec, 0.00068/0 sec, 0.00068/0 sec, 0.000678/0 sec, 0.000708/0 sec, 0.000664/0 sec )
[LOG] Nr of iterations: 46 (3, 4, 4, 3, 4, 4, 3, 3, 2, 2, 2, 1, 3, 1, 1, 1, 1, 2, 1, 1 )
[LOG] Total clause computation time: 0.003552/0 sec (0.000132/0.000132 sec, 0.000177/0.000177 sec, 0.000169/0.000169 sec, 0.000138/0.000138 sec, 0.000142/0.000142 sec, 0.00017/0.00017 sec, 0.000107/0.000107 sec, 0.000136/0.000136 sec, 0.000104/0.000104 sec, 0.000114/0.000114 sec, 0.000385/0.000385 sec, 0.000249/0.000249 sec, 0.000257/0.000257 sec, 0.000199/0.000199 sec, 0.000223/0.000223 sec, 0.000173/0.000173 sec, 0.000166/0.000166 sec, 0.000193/0.000193 sec, 0.000173/0.000173 sec, 0.000145/0.000145 sec )
[LOG] Total clause minimization time: 0.004771/0 sec (0.000164/0.000164 sec, 0.000251/0.000251 sec, 0.00027/0.00027 sec, 0.000323/0.000323 sec, 0.000304/0.000304 sec, 0.000303/0.000303 sec, 0.00026/0.00026 sec, 0.000112/0.000112 sec, 0.000171/0.000171 sec, 7.5e-05/7.5e-05 sec, 0.000395/0.000395 sec, 0.000293/0.000293 sec, 0.000352/0.000352 sec, 0.000225/0.000225 sec, 0.000238/0.000238 sec, 0.000194/0.000194 sec, 0.000207/0.000207 sec, 0.000187/0.000187 sec, 0.000233/0.000233 sec, 0.000214/0.000214 sec )
[LOG] Total clause size reduction: 2976 --> 55 (300 --> 2, 438 --> 5, 426 --> 5, 276 --> 6, 402 --> 5, 390 --> 7, 252 --> 5, 244 --> 2, 118 --> 1, 114 --> 1, 2 --> 2, 1 --> 1, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 64.6957 --> 1.19565 (100 --> 0.666667, 109.5 --> 1.25, 106.5 --> 1.25, 92 --> 2, 100.5 --> 1.25, 97.5 --> 1.75, 84 --> 1.66667, 81.3333 --> 0.666667, 59 --> 0.5, 57 --> 0.5, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.027561 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 161 30 2 1 129
Raw AIGER output size: aag 234 20 2 1 210
=====================  add12n.aag =====================
[LOG] Relation determinization time: 0.062059 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 193 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.053521/0 sec (0.002062/0 sec, 0.002064/0 sec, 0.00251/0 sec, 0.002119/0 sec, 0.002622/0 sec, 0.002098/0 sec, 0.003223/0 sec, 0.002221/0 sec, 0.003116/0 sec, 0.002566/0 sec, 0.002606/0 sec, 0.002133/0 sec, 0.002623/0 sec, 0.002419/0 sec, 0.002182/0 sec, 0.00202/0 sec, 0.002336/0 sec, 0.001841/0 sec, 0.002588/0 sec, 0.001772/0 sec, 0.001681/0 sec, 0.001624/0 sec, 0.001444/0 sec, 0.001651/0 sec )
[LOG] Nr of iterations: 70 (3, 3, 5, 3, 6, 3, 8, 2, 7, 3, 4, 2, 2, 1, 1, 1, 4, 1, 6, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.010862/0 sec (0.000165/0.000165 sec, 0.0002/0.0002 sec, 0.000226/0.000226 sec, 0.000138/0.000138 sec, 0.000332/0.000332 sec, 0.000139/0.000139 sec, 0.000521/0.000521 sec, 0.000103/0.000103 sec, 0.000351/0.000351 sec, 0.000163/0.000163 sec, 0.000221/0.000221 sec, 0.000141/0.000141 sec, 0.000907/0.000907 sec, 0.000875/0.000875 sec, 0.000852/0.000852 sec, 0.000738/0.000738 sec, 0.000706/0.000706 sec, 0.000609/0.000609 sec, 0.000848/0.000848 sec, 0.000582/0.000582 sec, 0.000537/0.000537 sec, 0.000518/0.000518 sec, 0.000461/0.000461 sec, 0.000529/0.000529 sec )
[LOG] Total clause minimization time: 0.014783/0 sec (0.000193/0.000193 sec, 0.000201/0.000201 sec, 0.000704/0.000704 sec, 0.00024/0.00024 sec, 0.000729/0.000729 sec, 0.000277/0.000277 sec, 0.00107/0.00107 sec, 0.000126/0.000126 sec, 0.001168/0.001168 sec, 0.000556/0.000556 sec, 0.000494/0.000494 sec, 0.000137/0.000137 sec, 0.000973/0.000973 sec, 0.000853/0.000853 sec, 0.000732/0.000732 sec, 0.000705/0.000705 sec, 0.001025/0.001025 sec, 0.000638/0.000638 sec, 0.001139/0.001139 sec, 0.000655/0.000655 sec, 0.000601/0.000601 sec, 0.00057/0.00057 sec, 0.000432/0.000432 sec, 0.000565/0.000565 sec )
[LOG] Total clause size reduction: 8030 --> 113 (476 --> 2, 468 --> 3, 920 --> 11, 452 --> 3, 1110 --> 11, 436 --> 4, 1498 --> 17, 210 --> 1, 1236 --> 16, 404 --> 6, 594 --> 6, 194 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 8 --> 8, 1 --> 1, 13 --> 13, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 114.714 --> 1.61429 (158.667 --> 0.666667, 156 --> 1, 184 --> 2.2, 150.667 --> 1, 185 --> 1.83333, 145.333 --> 1.33333, 187.25 --> 2.125, 105 --> 0.5, 176.571 --> 2.28571, 134.667 --> 2, 148.5 --> 1.5, 97 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2.16667 --> 2.16667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.064508 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 251 36 2 1 213
Raw AIGER output size: aag 340 24 2 1 312
=====================  add12y.aag =====================
[LOG] Relation determinization time: 0.050063 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 138 AND gates.
[LOG] Size after ABC: 89 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.043349/0 sec (0.00168/0 sec, 0.001561/0 sec, 0.001654/0 sec, 0.002298/0 sec, 0.00154/0 sec, 0.001928/0 sec, 0.001944/0 sec, 0.00264/0 sec, 0.002066/0 sec, 0.001764/0 sec, 0.002629/0 sec, 0.001707/0 sec, 0.002289/0 sec, 0.001648/0 sec, 0.001791/0 sec, 0.001686/0 sec, 0.001653/0 sec, 0.001532/0 sec, 0.001522/0 sec, 0.002172/0 sec, 0.001457/0 sec, 0.001452/0 sec, 0.001432/0 sec, 0.001304/0 sec )
[LOG] Nr of iterations: 79 (4, 4, 5, 7, 4, 4, 4, 8, 3, 3, 6, 2, 3, 1, 1, 1, 2, 2, 2, 7, 1, 2, 2, 1 )
[LOG] Total clause computation time: 0.010471/0 sec (0.000196/0.000196 sec, 0.000181/0.000181 sec, 0.000227/0.000227 sec, 0.000398/0.000398 sec, 0.000181/0.000181 sec, 0.000425/0.000425 sec, 0.000276/0.000276 sec, 0.000521/0.000521 sec, 0.000355/0.000355 sec, 0.000287/0.000287 sec, 0.000531/0.000531 sec, 0.000184/0.000184 sec, 0.000888/0.000888 sec, 0.000569/0.000569 sec, 0.000615/0.000615 sec, 0.000591/0.000591 sec, 0.000547/0.000547 sec, 0.000554/0.000554 sec, 0.000485/0.000485 sec, 0.000672/0.000672 sec, 0.000449/0.000449 sec, 0.000456/0.000456 sec, 0.000469/0.000469 sec, 0.000414/0.000414 sec )
[LOG] Total clause minimization time: 0.013437/0 sec (0.000235/0.000235 sec, 0.000388/0.000388 sec, 0.000401/0.000401 sec, 0.000792/0.000792 sec, 0.000337/0.000337 sec, 0.000384/0.000384 sec, 0.000512/0.000512 sec, 0.000915/0.000915 sec, 0.000424/0.000424 sec, 0.00031/0.00031 sec, 0.000888/0.000888 sec, 0.000207/0.000207 sec, 0.000803/0.000803 sec, 0.000613/0.000613 sec, 0.000686/0.000686 sec, 0.000638/0.000638 sec, 0.000682/0.000682 sec, 0.000552/0.000552 sec, 0.000591/0.000591 sec, 0.001018/0.001018 sec, 0.00054/0.00054 sec, 0.000525/0.000525 sec, 0.000557/0.000557 sec, 0.000439/0.000439 sec )
[LOG] Total clause size reduction: 6810 --> 132 (546 --> 3, 534 --> 7, 696 --> 7, 1020 --> 15, 498 --> 6, 486 --> 8, 474 --> 6, 1078 --> 18, 300 --> 6, 292 --> 2, 710 --> 15, 138 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 3 --> 3, 18 --> 18, 1 --> 1, 2 --> 2, 3 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 86.2025 --> 1.67089 (136.5 --> 0.75, 133.5 --> 1.75, 139.2 --> 1.4, 145.714 --> 2.14286, 124.5 --> 1.5, 121.5 --> 2, 118.5 --> 1.5, 134.75 --> 2.25, 100 --> 2, 97.3333 --> 0.666667, 118.333 --> 2.5, 69 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 2.57143 --> 2.57143, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.051971 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 195 36 2 1 157
Raw AIGER output size: aag 284 24 2 1 256
=====================  add14n.aag =====================
[LOG] Relation determinization time: 0.088081 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 117 new AND gates.
[LOG] Size before ABC: 233 AND gates.
[LOG] Size after ABC: 105 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.078018/0 sec (0.002428/0 sec, 0.003784/0 sec, 0.00303/0 sec, 0.002554/0 sec, 0.00232/0 sec, 0.002798/0 sec, 0.002884/0 sec, 0.002774/0 sec, 0.004378/0 sec, 0.003848/0 sec, 0.002809/0 sec, 0.002477/0 sec, 0.002434/0 sec, 0.003151/0 sec, 0.003066/0 sec, 0.003523/0 sec, 0.002572/0 sec, 0.002897/0 sec, 0.002661/0 sec, 0.003039/0 sec, 0.002707/0 sec, 0.002312/0 sec, 0.002154/0 sec, 0.002722/0 sec, 0.00229/0 sec, 0.002184/0 sec, 0.002132/0 sec, 0.00209/0 sec )
[LOG] Nr of iterations: 81 (3, 9, 4, 3, 2, 4, 4, 3, 8, 6, 2, 2, 2, 3, 2, 5, 1, 2, 1, 3, 2, 1, 1, 4, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.015921/0 sec (0.000161/0.000161 sec, 0.000497/0.000497 sec, 0.000244/0.000244 sec, 0.00018/0.00018 sec, 0.000133/0.000133 sec, 0.000267/0.000267 sec, 0.000275/0.000275 sec, 0.000211/0.000211 sec, 0.00072/0.00072 sec, 0.000406/0.000406 sec, 0.000146/0.000146 sec, 0.000144/0.000144 sec, 0.000148/0.000148 sec, 0.000302/0.000302 sec, 0.001053/0.001053 sec, 0.001057/0.001057 sec, 0.000805/0.000805 sec, 0.000976/0.000976 sec, 0.001004/0.001004 sec, 0.00104/0.00104 sec, 0.000909/0.000909 sec, 0.000874/0.000874 sec, 0.000707/0.000707 sec, 0.000868/0.000868 sec, 0.000751/0.000751 sec, 0.000734/0.000734 sec, 0.000649/0.000649 sec, 0.00066/0.00066 sec )
[LOG] Total clause minimization time: 0.022045/0 sec (0.000282/0.000282 sec, 0.001404/0.001404 sec, 0.000528/0.000528 sec, 0.000341/0.000341 sec, 0.000135/0.000135 sec, 0.000577/0.000577 sec, 0.000531/0.000531 sec, 0.000469/0.000469 sec, 0.001483/0.001483 sec, 0.001132/0.001132 sec, 0.000181/0.000181 sec, 0.000143/0.000143 sec, 0.00015/0.00015 sec, 0.000645/0.000645 sec, 0.001142/0.001142 sec, 0.00153/0.00153 sec, 0.001014/0.001014 sec, 0.001206/0.001206 sec, 0.00098/0.00098 sec, 0.001317/0.001317 sec, 0.001091/0.001091 sec, 0.000754/0.000754 sec, 0.00075/0.00075 sec, 0.001155/0.001155 sec, 0.000724/0.000724 sec, 0.000789/0.000789 sec, 0.000821/0.000821 sec, 0.000771/0.000771 sec )
[LOG] Total clause size reduction: 10602 --> 140 (560 --> 3, 2208 --> 21, 816 --> 6, 536 --> 4, 264 --> 1, 780 --> 6, 768 --> 7, 504 --> 3, 1736 --> 18, 1220 --> 16, 240 --> 1, 236 --> 1, 232 --> 1, 456 --> 6, 3 --> 3, 11 --> 11, 1 --> 1, 4 --> 4, 1 --> 1, 6 --> 6, 4 --> 4, 1 --> 1, 1 --> 1, 10 --> 10, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 130.889 --> 1.7284 (186.667 --> 1, 245.333 --> 2.33333, 204 --> 1.5, 178.667 --> 1.33333, 132 --> 0.5, 195 --> 1.5, 192 --> 1.75, 168 --> 1, 217 --> 2.25, 203.333 --> 2.66667, 120 --> 0.5, 118 --> 0.5, 116 --> 0.5, 152 --> 2, 1.5 --> 1.5, 2.2 --> 2.2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.090897 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.28 sec (Real time) / 0.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 295 42 2 1 251
Raw AIGER output size: aag 400 28 2 1 368
=====================  add14y.aag =====================
[LOG] Relation determinization time: 0.058379 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 116 new AND gates.
[LOG] Size before ABC: 160 AND gates.
[LOG] Size after ABC: 108 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.050214/0 sec (0.001918/0 sec, 0.00174/0 sec, 0.001533/0 sec, 0.001346/0 sec, 0.00207/0 sec, 0.00142/0 sec, 0.001598/0 sec, 0.001762/0 sec, 0.002791/0 sec, 0.002051/0 sec, 0.002498/0 sec, 0.002136/0 sec, 0.002182/0 sec, 0.001986/0 sec, 0.002089/0 sec, 0.001649/0 sec, 0.001609/0 sec, 0.001668/0 sec, 0.001818/0 sec, 0.001547/0 sec, 0.001579/0 sec, 0.00157/0 sec, 0.002163/0 sec, 0.001489/0 sec, 0.001547/0 sec, 0.001414/0 sec, 0.001447/0 sec, 0.001594/0 sec )
[LOG] Nr of iterations: 76 (2, 4, 2, 2, 5, 2, 4, 4, 8, 3, 5, 3, 4, 3, 1, 1, 1, 1, 2, 1, 1, 2, 7, 1, 2, 1, 2, 2 )
[LOG] Total clause computation time: 0.010628/0 sec (0.000164/0.000164 sec, 0.000209/0.000209 sec, 0.000119/0.000119 sec, 0.000123/0.000123 sec, 0.000244/0.000244 sec, 9.2e-05/9.2e-05 sec, 0.000155/0.000155 sec, 0.000175/0.000175 sec, 0.000437/0.000437 sec, 0.000173/0.000173 sec, 0.000278/0.000278 sec, 0.000177/0.000177 sec, 0.000303/0.000303 sec, 0.000247/0.000247 sec, 0.000724/0.000724 sec, 0.000567/0.000567 sec, 0.000545/0.000545 sec, 0.000611/0.000611 sec, 0.000726/0.000726 sec, 0.000507/0.000507 sec, 0.000533/0.000533 sec, 0.000533/0.000533 sec, 0.000599/0.000599 sec, 0.000477/0.000477 sec, 0.000553/0.000553 sec, 0.000426/0.000426 sec, 0.000476/0.000476 sec, 0.000455/0.000455 sec )
[LOG] Total clause minimization time: 0.013562/0 sec (0.000149/0.000149 sec, 0.000341/0.000341 sec, 0.000138/0.000138 sec, 0.000151/0.000151 sec, 0.00064/0.00064 sec, 0.000146/0.000146 sec, 0.000331/0.000331 sec, 0.000355/0.000355 sec, 0.001073/0.001073 sec, 0.000252/0.000252 sec, 0.000595/0.000595 sec, 0.000297/0.000297 sec, 0.000381/0.000381 sec, 0.000176/0.000176 sec, 0.000753/0.000753 sec, 0.000584/0.000584 sec, 0.000573/0.000573 sec, 0.000571/0.000571 sec, 0.000595/0.000595 sec, 0.000554/0.000554 sec, 0.000552/0.000552 sec, 0.000561/0.000561 sec, 0.001028/0.001028 sec, 0.000533/0.000533 sec, 0.000509/0.000509 sec, 0.000533/0.000533 sec, 0.000517/0.000517 sec, 0.000674/0.000674 sec )
[LOG] Total clause size reduction: 6891 --> 106 (214 --> 1, 630 --> 5, 206 --> 1, 202 --> 1, 792 --> 10, 194 --> 1, 570 --> 5, 558 --> 5, 1274 --> 17, 356 --> 4, 696 --> 9, 340 --> 3, 498 --> 5, 324 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 2 --> 2, 17 --> 17, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 90.6711 --> 1.39474 (107 --> 0.5, 157.5 --> 1.25, 103 --> 0.5, 101 --> 0.5, 158.4 --> 2, 97 --> 0.5, 142.5 --> 1.25, 139.5 --> 1.25, 159.25 --> 2.125, 118.667 --> 1.33333, 139.2 --> 1.8, 113.333 --> 1, 124.5 --> 1.25, 108 --> 0.666667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 2.42857 --> 2.42857, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.060867 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 229 42 2 1 185
Raw AIGER output size: aag 337 28 2 1 301
=====================  add16n.aag =====================
[LOG] Relation determinization time: 0.12118 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 134 new AND gates.
[LOG] Size before ABC: 248 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.10876/0 sec (0.003061/0 sec, 0.002517/0 sec, 0.002643/0 sec, 0.004166/0 sec, 0.003162/0 sec, 0.003895/0 sec, 0.003379/0 sec, 0.003919/0 sec, 0.002754/0 sec, 0.002759/0 sec, 0.003022/0 sec, 0.005726/0 sec, 0.00553/0 sec, 0.003897/0 sec, 0.003027/0 sec, 0.003649/0 sec, 0.003945/0 sec, 0.003693/0 sec, 0.003563/0 sec, 0.003697/0 sec, 0.003515/0 sec, 0.004112/0 sec, 0.003489/0 sec, 0.003134/0 sec, 0.003105/0 sec, 0.003199/0 sec, 0.003451/0 sec, 0.002795/0 sec, 0.002949/0 sec, 0.002321/0 sec, 0.002416/0 sec, 0.00227/0 sec )
[LOG] Nr of iterations: 88 (3, 2, 2, 7, 2, 5, 4, 5, 2, 2, 2, 10, 8, 5, 2, 4, 2, 1, 1, 1, 1, 4, 2, 1, 1, 1, 1, 1, 3, 1, 1, 1 )
[LOG] Total clause computation time: 0.024214/0 sec (0.000227/0.000227 sec, 0.000151/0.000151 sec, 0.000151/0.000151 sec, 0.000554/0.000554 sec, 0.000158/0.000158 sec, 0.000391/0.000391 sec, 0.000316/0.000316 sec, 0.000422/0.000422 sec, 0.000186/0.000186 sec, 0.000206/0.000206 sec, 0.000195/0.000195 sec, 0.00088/0.00088 sec, 0.000701/0.000701 sec, 0.000537/0.000537 sec, 0.00019/0.00019 sec, 0.00038/0.00038 sec, 0.001511/0.001511 sec, 0.001357/0.001357 sec, 0.001438/0.001438 sec, 0.001569/0.001569 sec, 0.001195/0.001195 sec, 0.001433/0.001433 sec, 0.001263/0.001263 sec, 0.001035/0.001035 sec, 0.001087/0.001087 sec, 0.001281/0.001281 sec, 0.00127/0.00127 sec, 0.000982/0.000982 sec, 0.000887/0.000887 sec, 0.000771/0.000771 sec, 0.000793/0.000793 sec, 0.000697/0.000697 sec )
[LOG] Total clause minimization time: 0.030945/0 sec (0.000353/0.000353 sec, 0.000139/0.000139 sec, 0.000162/0.000162 sec, 0.001187/0.001187 sec, 0.000284/0.000284 sec, 0.000809/0.000809 sec, 0.00073/0.00073 sec, 0.000858/0.000858 sec, 0.000179/0.000179 sec, 0.000187/0.000187 sec, 0.000346/0.000346 sec, 0.002241/0.002241 sec, 0.002001/0.002001 sec, 0.000693/0.000693 sec, 0.00017/0.00017 sec, 0.000526/0.000526 sec, 0.001524/0.001524 sec, 0.001482/0.001482 sec, 0.001316/0.001316 sec, 0.001284/0.001284 sec, 0.001399/0.001399 sec, 0.001821/0.001821 sec, 0.00135/0.00135 sec, 0.001278/0.001278 sec, 0.001287/0.001287 sec, 0.001124/0.001124 sec, 0.001364/0.001364 sec, 0.001018/0.001018 sec, 0.001255/0.001255 sec, 0.000813/0.000813 sec, 0.000934/0.000934 sec, 0.000831/0.000831 sec )
[LOG] Total clause size reduction: 14169 --> 149 (644 --> 4, 318 --> 1, 314 --> 1, 1860 --> 14, 306 --> 2, 1208 --> 9, 894 --> 9, 1176 --> 7, 290 --> 1, 286 --> 1, 282 --> 3, 2502 --> 23, 1918 --> 22, 1080 --> 7, 266 --> 1, 786 --> 5, 4 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 9 --> 9, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 6 --> 6, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 161.011 --> 1.69318 (214.667 --> 1.33333, 159 --> 0.5, 157 --> 0.5, 265.714 --> 2, 153 --> 1, 241.6 --> 1.8, 223.5 --> 2.25, 235.2 --> 1.4, 145 --> 0.5, 143 --> 0.5, 141 --> 1.5, 250.2 --> 2.3, 239.75 --> 2.75, 216 --> 1.4, 133 --> 0.5, 196.5 --> 1.25, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2.25 --> 2.25, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.124528 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 48 2 1 289
Raw AIGER output size: aag 460 32 2 1 423
=====================  add16y.aag =====================
[LOG] Relation determinization time: 0.099571 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 135 new AND gates.
[LOG] Size before ABC: 203 AND gates.
[LOG] Size after ABC: 121 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.089912/0 sec (0.002341/0 sec, 0.003511/0 sec, 0.003425/0 sec, 0.002164/0 sec, 0.002554/0 sec, 0.002393/0 sec, 0.002077/0 sec, 0.003466/0 sec, 0.002934/0 sec, 0.0025/0 sec, 0.00322/0 sec, 0.002506/0 sec, 0.002536/0 sec, 0.003036/0 sec, 0.002972/0 sec, 0.003222/0 sec, 0.003085/0 sec, 0.003378/0 sec, 0.00311/0 sec, 0.002553/0 sec, 0.003221/0 sec, 0.002736/0 sec, 0.002859/0 sec, 0.003752/0 sec, 0.002866/0 sec, 0.002787/0 sec, 0.002554/0 sec, 0.002417/0 sec, 0.002617/0 sec, 0.002437/0 sec, 0.002284/0 sec, 0.002399/0 sec )
[LOG] Nr of iterations: 114 (4, 9, 7, 2, 5, 3, 3, 8, 4, 3, 6, 3, 4, 6, 2, 3, 3, 4, 4, 1, 4, 1, 2, 7, 3, 2, 2, 2, 3, 2, 1, 1 )
[LOG] Total clause computation time: 0.021244/0 sec (0.000266/0.000266 sec, 0.000575/0.000575 sec, 0.00039/0.00039 sec, 0.000157/0.000157 sec, 0.000302/0.000302 sec, 0.000176/0.000176 sec, 0.000225/0.000225 sec, 0.000576/0.000576 sec, 0.000367/0.000367 sec, 0.000263/0.000263 sec, 0.000392/0.000392 sec, 0.000254/0.000254 sec, 0.0003/0.0003 sec, 0.000425/0.000425 sec, 0.000391/0.000391 sec, 0.000457/0.000457 sec, 0.001032/0.001032 sec, 0.001158/0.001158 sec, 0.001147/0.001147 sec, 0.000841/0.000841 sec, 0.001082/0.001082 sec, 0.000982/0.000982 sec, 0.00114/0.00114 sec, 0.001287/0.001287 sec, 0.000928/0.000928 sec, 0.001037/0.001037 sec, 0.000894/0.000894 sec, 0.000794/0.000794 sec, 0.000898/0.000898 sec, 0.00101/0.00101 sec, 0.000724/0.000724 sec, 0.000774/0.000774 sec )
[LOG] Total clause minimization time: 0.02848/0 sec (0.000271/0.000271 sec, 0.001291/0.001291 sec, 0.001065/0.001065 sec, 0.000174/0.000174 sec, 0.000518/0.000518 sec, 0.000458/0.000458 sec, 0.000181/0.000181 sec, 0.001192/0.001192 sec, 0.000531/0.000531 sec, 0.000279/0.000279 sec, 0.000974/0.000974 sec, 0.000217/0.000217 sec, 0.000505/0.000505 sec, 0.000716/0.000716 sec, 0.000615/0.000615 sec, 0.000642/0.000642 sec, 0.001232/0.001232 sec, 0.001534/0.001534 sec, 0.001285/0.001285 sec, 0.001058/0.001058 sec, 0.001419/0.001419 sec, 0.001123/0.001123 sec, 0.001064/0.001064 sec, 0.001803/0.001803 sec, 0.001273/0.001273 sec, 0.00111/0.00111 sec, 0.001025/0.001025 sec, 0.001046/0.001046 sec, 0.001101/0.001101 sec, 0.00086/0.00086 sec, 0.000941/0.000941 sec, 0.000977/0.000977 sec )
[LOG] Total clause size reduction: 12368 --> 180 (738 --> 3, 1936 --> 22, 1428 --> 15, 234 --> 1, 920 --> 7, 452 --> 5, 444 --> 2, 1526 --> 18, 642 --> 6, 420 --> 2, 1030 --> 9, 404 --> 2, 594 --> 5, 970 --> 10, 190 --> 1, 372 --> 4, 3 --> 3, 8 --> 8, 7 --> 7, 1 --> 1, 7 --> 7, 1 --> 1, 2 --> 2, 18 --> 18, 6 --> 6, 2 --> 2, 2 --> 2, 2 --> 2, 5 --> 5, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 108.491 --> 1.57895 (184.5 --> 0.75, 215.111 --> 2.44444, 204 --> 2.14286, 117 --> 0.5, 184 --> 1.4, 150.667 --> 1.66667, 148 --> 0.666667, 190.75 --> 2.25, 160.5 --> 1.5, 140 --> 0.666667, 171.667 --> 1.5, 134.667 --> 0.666667, 148.5 --> 1.25, 161.667 --> 1.66667, 95 --> 0.5, 124 --> 1.33333, 1 --> 1, 2 --> 2, 1.75 --> 1.75, 1 --> 1, 1.75 --> 1.75, 1 --> 1, 1 --> 1, 2.57143 --> 2.57143, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.102107 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 263 48 2 1 213
Raw AIGER output size: aag 384 32 2 1 348
=====================  add18n.aag =====================
[LOG] Relation determinization time: 0.184177 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 155 new AND gates.
[LOG] Size before ABC: 326 AND gates.
[LOG] Size after ABC: 152 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.168232/0 sec (0.003243/0 sec, 0.003835/0 sec, 0.004557/0 sec, 0.003197/0 sec, 0.007321/0 sec, 0.005137/0 sec, 0.004749/0 sec, 0.003537/0 sec, 0.004317/0 sec, 0.004831/0 sec, 0.003997/0 sec, 0.003245/0 sec, 0.005136/0 sec, 0.004084/0 sec, 0.005033/0 sec, 0.006275/0 sec, 0.004436/0 sec, 0.004919/0 sec, 0.006044/0 sec, 0.005101/0 sec, 0.006231/0 sec, 0.005171/0 sec, 0.007646/0 sec, 0.005333/0 sec, 0.004658/0 sec, 0.004408/0 sec, 0.00455/0 sec, 0.004567/0 sec, 0.004082/0 sec, 0.00411/0 sec, 0.003984/0 sec, 0.004171/0 sec, 0.003944/0 sec, 0.004512/0 sec, 0.00423/0 sec, 0.003641/0 sec )
[LOG] Nr of iterations: 124 (3, 4, 7, 2, 12, 6, 5, 2, 4, 6, 3, 2, 5, 3, 4, 8, 4, 4, 2, 1, 6, 1, 11, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 5, 3, 1 )
[LOG] Total clause computation time: 0.039797/0 sec (0.000189/0.000189 sec, 0.000304/0.000304 sec, 0.000522/0.000522 sec, 0.000176/0.000176 sec, 0.001114/0.001114 sec, 0.000496/0.000496 sec, 0.00043/0.00043 sec, 0.000191/0.000191 sec, 0.000338/0.000338 sec, 0.000554/0.000554 sec, 0.000266/0.000266 sec, 0.000174/0.000174 sec, 0.000659/0.000659 sec, 0.000253/0.000253 sec, 0.00058/0.00058 sec, 0.000888/0.000888 sec, 0.000358/0.000358 sec, 0.000409/0.000409 sec, 0.002401/0.002401 sec, 0.001881/0.001881 sec, 0.002384/0.002384 sec, 0.001818/0.001818 sec, 0.002363/0.002363 sec, 0.001959/0.001959 sec, 0.001759/0.001759 sec, 0.001757/0.001757 sec, 0.001694/0.001694 sec, 0.001798/0.001798 sec, 0.001448/0.001448 sec, 0.001489/0.001489 sec, 0.001588/0.001588 sec, 0.001658/0.001658 sec, 0.001522/0.001522 sec, 0.00161/0.00161 sec, 0.001463/0.001463 sec, 0.001304/0.001304 sec )
[LOG] Total clause minimization time: 0.053511/0 sec (0.000357/0.000357 sec, 0.0006/0.0006 sec, 0.001038/0.001038 sec, 0.00017/0.00017 sec, 0.003208/0.003208 sec, 0.001241/0.001241 sec, 0.000915/0.000915 sec, 0.000198/0.000198 sec, 0.000767/0.000767 sec, 0.001178/0.001178 sec, 0.000405/0.000405 sec, 0.000162/0.000162 sec, 0.001188/0.001188 sec, 0.000678/0.000678 sec, 0.001113/0.001113 sec, 0.002036/0.002036 sec, 0.000728/0.000728 sec, 0.00104/0.00104 sec, 0.002479/0.002479 sec, 0.002238/0.002238 sec, 0.002817/0.002817 sec, 0.002266/0.002266 sec, 0.004158/0.004158 sec, 0.002401/0.002401 sec, 0.001883/0.001883 sec, 0.001672/0.001672 sec, 0.001885/0.001885 sec, 0.001742/0.001742 sec, 0.001662/0.001662 sec, 0.001669/0.001669 sec, 0.001404/0.001404 sec, 0.00152/0.00152 sec, 0.001484/0.001484 sec, 0.001977/0.001977 sec, 0.001785/0.001785 sec, 0.001447/0.001447 sec )
[LOG] Total clause size reduction: 21954 --> 238 (728 --> 4, 1080 --> 7, 2136 --> 12, 352 --> 1, 3828 --> 35, 1720 --> 10, 1360 --> 8, 336 --> 1, 996 --> 7, 1640 --> 11, 648 --> 3, 320 --> 1, 1264 --> 10, 624 --> 4, 924 --> 9, 2128 --> 18, 900 --> 6, 888 --> 9, 4 --> 4, 1 --> 1, 12 --> 12, 1 --> 1, 35 --> 35, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 10 --> 10, 6 --> 6, 2 --> 2 )
[LOG] Average clause size reduction: 177.048 --> 1.91935 (242.667 --> 1.33333, 270 --> 1.75, 305.143 --> 1.71429, 176 --> 0.5, 319 --> 2.91667, 286.667 --> 1.66667, 272 --> 1.6, 168 --> 0.5, 249 --> 1.75, 273.333 --> 1.83333, 216 --> 1, 160 --> 0.5, 252.8 --> 2, 208 --> 1.33333, 231 --> 2.25, 266 --> 2.25, 225 --> 1.5, 222 --> 2.25, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 3.18182 --> 3.18182, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Overall execution time: 0.188077 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 383 54 2 1 327
Raw AIGER output size: aag 535 36 2 1 482
=====================  add18y.aag =====================
[LOG] Relation determinization time: 0.123743 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 154 new AND gates.
[LOG] Size before ABC: 214 AND gates.
[LOG] Size after ABC: 137 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.111763/0 sec (0.002492/0 sec, 0.003623/0 sec, 0.003218/0 sec, 0.003321/0 sec, 0.002734/0 sec, 0.002437/0 sec, 0.002984/0 sec, 0.002984/0 sec, 0.002825/0 sec, 0.002628/0 sec, 0.002829/0 sec, 0.003678/0 sec, 0.004807/0 sec, 0.003515/0 sec, 0.003105/0 sec, 0.003897/0 sec, 0.003252/0 sec, 0.003466/0 sec, 0.003472/0 sec, 0.003635/0 sec, 0.003009/0 sec, 0.003673/0 sec, 0.003568/0 sec, 0.003274/0 sec, 0.003073/0 sec, 0.002767/0 sec, 0.002869/0 sec, 0.00281/0 sec, 0.002755/0 sec, 0.002874/0 sec, 0.002985/0 sec, 0.002718/0 sec, 0.002546/0 sec, 0.0027/0 sec, 0.002457/0 sec, 0.002783/0 sec )
[LOG] Nr of iterations: 109 (3, 7, 6, 6, 3, 3, 4, 3, 2, 2, 3, 5, 7, 4, 2, 5, 2, 4, 2, 5, 2, 4, 2, 2, 2, 1, 1, 1, 1, 2, 4, 2, 1, 3, 1, 2 )
[LOG] Total clause computation time: 0.027549/0 sec (0.00027/0.00027 sec, 0.000504/0.000504 sec, 0.000541/0.000541 sec, 0.000481/0.000481 sec, 0.000321/0.000321 sec, 0.000228/0.000228 sec, 0.000372/0.000372 sec, 0.000371/0.000371 sec, 0.000315/0.000315 sec, 0.000205/0.000205 sec, 0.000318/0.000318 sec, 0.000682/0.000682 sec, 0.000933/0.000933 sec, 0.000465/0.000465 sec, 0.000503/0.000503 sec, 0.000548/0.000548 sec, 0.000546/0.000546 sec, 0.000568/0.000568 sec, 0.001248/0.001248 sec, 0.00113/0.00113 sec, 0.001165/0.001165 sec, 0.00129/0.00129 sec, 0.001255/0.001255 sec, 0.001149/0.001149 sec, 0.001159/0.001159 sec, 0.001056/0.001056 sec, 0.001226/0.001226 sec, 0.001053/0.001053 sec, 0.001053/0.001053 sec, 0.001014/0.001014 sec, 0.000982/0.000982 sec, 0.0009/0.0009 sec, 0.000925/0.000925 sec, 0.000988/0.000988 sec, 0.000802/0.000802 sec, 0.000983/0.000983 sec )
[LOG] Total clause minimization time: 0.033555/0 sec (0.00027/0.00027 sec, 0.001138/0.001138 sec, 0.00074/0.00074 sec, 0.000927/0.000927 sec, 0.000386/0.000386 sec, 0.000266/0.000266 sec, 0.000622/0.000622 sec, 0.00047/0.00047 sec, 0.000296/0.000296 sec, 0.000311/0.000311 sec, 0.000353/0.000353 sec, 0.000929/0.000929 sec, 0.001759/0.001759 sec, 0.000742/0.000742 sec, 0.000271/0.000271 sec, 0.001073/0.001073 sec, 0.000405/0.000405 sec, 0.000747/0.000747 sec, 0.001345/0.001345 sec, 0.001705/0.001705 sec, 0.001165/0.001165 sec, 0.001673/0.001673 sec, 0.001629/0.001629 sec, 0.001411/0.001411 sec, 0.001165/0.001165 sec, 0.001062/0.001062 sec, 0.000982/0.000982 sec, 0.001097/0.001097 sec, 0.001/0.001 sec, 0.001111/0.001111 sec, 0.001258/0.001258 sec, 0.001098/0.001098 sec, 0.000964/0.000964 sec, 0.001077/0.001077 sec, 0.000991/0.000991 sec, 0.001117/0.001117 sec )
[LOG] Total clause size reduction: 13138 --> 167 (556 --> 2, 1644 --> 17, 1350 --> 9, 1330 --> 13, 524 --> 3, 516 --> 2, 762 --> 7, 500 --> 3, 246 --> 1, 242 --> 1, 476 --> 3, 936 --> 10, 1380 --> 17, 678 --> 5, 222 --> 1, 872 --> 8, 214 --> 1, 630 --> 4, 2 --> 2, 13 --> 13, 2 --> 2, 9 --> 9, 3 --> 3, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 9 --> 9, 2 --> 2, 1 --> 1, 5 --> 5, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 120.532 --> 1.53211 (185.333 --> 0.666667, 234.857 --> 2.42857, 225 --> 1.5, 221.667 --> 2.16667, 174.667 --> 1, 172 --> 0.666667, 190.5 --> 1.75, 166.667 --> 1, 123 --> 0.5, 121 --> 0.5, 158.667 --> 1, 187.2 --> 2, 197.143 --> 2.42857, 169.5 --> 1.25, 111 --> 0.5, 174.4 --> 1.6, 107 --> 0.5, 157.5 --> 1, 1 --> 1, 2.6 --> 2.6, 1 --> 1, 2.25 --> 2.25, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.126716 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 54 2 1 241
Raw AIGER output size: aag 434 36 2 1 395
=====================  add20n.aag =====================
[LOG] Relation determinization time: 0.1996 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 346 AND gates.
[LOG] Size after ABC: 157 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.182092/1 sec (0.003436/0 sec, 0.003223/0 sec, 0.003583/0 sec, 0.004472/0 sec, 0.003985/0 sec, 0.006012/0 sec, 0.004856/0 sec, 0.004118/0 sec, 0.004683/0 sec, 0.004307/0 sec, 0.003763/0 sec, 0.006291/0 sec, 0.004142/0 sec, 0.003853/1 sec, 0.006299/0 sec, 0.003891/0 sec, 0.004475/0 sec, 0.005941/0 sec, 0.0046/0 sec, 0.004866/0 sec, 0.005513/0 sec, 0.004752/0 sec, 0.005382/0 sec, 0.004656/0 sec, 0.004878/0 sec, 0.00578/0 sec, 0.004556/0 sec, 0.004738/0 sec, 0.004139/0 sec, 0.004255/0 sec, 0.004208/0 sec, 0.005594/0 sec, 0.004013/0 sec, 0.004158/0 sec, 0.003821/0 sec, 0.003809/0 sec, 0.003984/0 sec, 0.004602/0 sec, 0.004468/0 sec, 0.00399/0 sec )
[LOG] Nr of iterations: 114 (2, 2, 2, 4, 3, 7, 5, 2, 3, 4, 2, 9, 2, 3, 7, 2, 3, 7, 3, 3, 1, 1, 1, 1, 1, 6, 1, 1, 1, 2, 1, 8, 1, 1, 1, 1, 2, 5, 2, 1 )
[LOG] Total clause computation time: 0.040456/0 sec (0.000146/0.000146 sec, 0.000149/0.000149 sec, 0.000144/0.000144 sec, 0.00031/0.00031 sec, 0.000383/0.000383 sec, 0.000778/0.000778 sec, 0.000415/0.000415 sec, 0.000182/0.000182 sec, 0.000259/0.000259 sec, 0.00036/0.00036 sec, 0.000182/0.000182 sec, 0.0009/0.0009 sec, 0.000174/0.000174 sec, 0.000266/0.000266 sec, 0.00069/0.00069 sec, 0.000187/0.000187 sec, 0.000333/0.000333 sec, 0.00066/0.00066 sec, 0.000283/0.000283 sec, 0.000383/0.000383 sec, 0.001894/0.001894 sec, 0.001909/0.001909 sec, 0.002081/0.002081 sec, 0.001752/0.001752 sec, 0.001746/0.001746 sec, 0.00193/0.00193 sec, 0.001504/0.001504 sec, 0.001898/0.001898 sec, 0.001665/0.001665 sec, 0.001673/0.001673 sec, 0.001564/0.001564 sec, 0.001977/0.001977 sec, 0.001511/0.001511 sec, 0.00144/0.00144 sec, 0.001426/0.001426 sec, 0.00136/0.00136 sec, 0.001381/0.001381 sec, 0.001543/0.001543 sec, 0.001578/0.001578 sec, 0.00144/0.00144 sec )
[LOG] Total clause minimization time: 0.050729/0 sec (0.000249/0.000249 sec, 0.000184/0.000184 sec, 0.000184/0.000184 sec, 0.000701/0.000701 sec, 0.000356/0.000356 sec, 0.00164/0.00164 sec, 0.001006/0.001006 sec, 0.00018/0.00018 sec, 0.000871/0.000871 sec, 0.000843/0.000843 sec, 0.000202/0.000202 sec, 0.001912/0.001912 sec, 0.000199/0.000199 sec, 0.00047/0.00047 sec, 0.002078/0.002078 sec, 0.000165/0.000165 sec, 0.000528/0.000528 sec, 0.001548/0.001548 sec, 0.000649/0.000649 sec, 0.000641/0.000641 sec, 0.002377/0.002377 sec, 0.001755/0.001755 sec, 0.002172/0.002172 sec, 0.001742/0.001742 sec, 0.002013/0.002013 sec, 0.002705/0.002705 sec, 0.001934/0.001934 sec, 0.001705/0.001705 sec, 0.00141/0.00141 sec, 0.001481/0.001481 sec, 0.001579/0.001579 sec, 0.002528/0.002528 sec, 0.001422/0.001422 sec, 0.001643/0.001643 sec, 0.001351/0.001351 sec, 0.001428/0.001428 sec, 0.001509/0.001509 sec, 0.002036/0.002036 sec, 0.001797/0.001797 sec, 0.001536/0.001536 sec )
[LOG] Total clause size reduction: 20132 --> 184 (406 --> 1, 402 --> 1, 398 --> 1, 1182 --> 7, 780 --> 3, 2316 --> 15, 1528 --> 8, 378 --> 1, 748 --> 3, 1110 --> 7, 366 --> 1, 2896 --> 18, 358 --> 1, 708 --> 4, 2100 --> 16, 346 --> 1, 684 --> 4, 2028 --> 13, 668 --> 5, 660 --> 4, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 15 --> 15, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1, 18 --> 18, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4, 10 --> 10, 5 --> 5, 1 --> 1 )
[LOG] Average clause size reduction: 176.596 --> 1.61404 (203 --> 0.5, 201 --> 0.5, 199 --> 0.5, 295.5 --> 1.75, 260 --> 1, 330.857 --> 2.14286, 305.6 --> 1.6, 189 --> 0.5, 249.333 --> 1, 277.5 --> 1.75, 183 --> 0.5, 321.778 --> 2, 179 --> 0.5, 236 --> 1.33333, 300 --> 2.28571, 173 --> 0.5, 228 --> 1.33333, 289.714 --> 1.85714, 222.667 --> 1.66667, 220 --> 1.33333, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2.5 --> 2.5, 1 --> 1 )
[LOG] Overall execution time: 0.203938 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.41 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 60 2 1 365
Raw AIGER output size: aag 584 40 2 1 536
=====================  add20y.aag =====================
[LOG] Relation determinization time: 0.150281 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 171 new AND gates.
[LOG] Size before ABC: 235 AND gates.
[LOG] Size after ABC: 153 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.136287/0 sec (0.002755/0 sec, 0.002889/0 sec, 0.002758/0 sec, 0.002946/0 sec, 0.003168/0 sec, 0.003926/0 sec, 0.002807/0 sec, 0.003252/0 sec, 0.002943/0 sec, 0.003185/0 sec, 0.005346/0 sec, 0.00336/0 sec, 0.004186/0 sec, 0.004111/0 sec, 0.004376/0 sec, 0.004557/0 sec, 0.005033/0 sec, 0.003978/0 sec, 0.003654/0 sec, 0.003173/0 sec, 0.003932/0 sec, 0.003375/0 sec, 0.004054/0 sec, 0.003339/0 sec, 0.003454/0 sec, 0.003451/0 sec, 0.002866/0 sec, 0.00292/0 sec, 0.002955/0 sec, 0.003172/0 sec, 0.004235/0 sec, 0.002936/0 sec, 0.003216/0 sec, 0.003121/0 sec, 0.002792/0 sec, 0.002713/0 sec, 0.003339/0 sec, 0.002866/0 sec, 0.002695/0 sec, 0.002453/0 sec )
[LOG] Nr of iterations: 110 (3, 2, 3, 2, 3, 6, 2, 3, 2, 2, 8, 2, 5, 5, 5, 5, 6, 4, 3, 2, 2, 1, 2, 1, 1, 2, 1, 1, 1, 1, 6, 1, 2, 3, 2, 1, 4, 2, 2, 1 )
[LOG] Total clause computation time: 0.031748/0 sec (0.000305/0.000305 sec, 0.000212/0.000212 sec, 0.000249/0.000249 sec, 0.000362/0.000362 sec, 0.000359/0.000359 sec, 0.000692/0.000692 sec, 0.000301/0.000301 sec, 0.000367/0.000367 sec, 0.000295/0.000295 sec, 0.000401/0.000401 sec, 0.000922/0.000922 sec, 0.000334/0.000334 sec, 0.000511/0.000511 sec, 0.000627/0.000627 sec, 0.000743/0.000743 sec, 0.000622/0.000622 sec, 0.000635/0.000635 sec, 0.000482/0.000482 sec, 0.00047/0.00047 sec, 0.000365/0.000365 sec, 0.001514/0.001514 sec, 0.00125/0.00125 sec, 0.001627/0.001627 sec, 0.001083/0.001083 sec, 0.001325/0.001325 sec, 0.001288/0.001288 sec, 0.000951/0.000951 sec, 0.001085/0.001085 sec, 0.001004/0.001004 sec, 0.001049/0.001049 sec, 0.001356/0.001356 sec, 0.001023/0.001023 sec, 0.001155/0.001155 sec, 0.001083/0.001083 sec, 0.000924/0.000924 sec, 0.000906/0.000906 sec, 0.001113/0.001113 sec, 0.001017/0.001017 sec, 0.000928/0.000928 sec, 0.000813/0.000813 sec )
[LOG] Total clause minimization time: 0.039562/0 sec (0.000292/0.000292 sec, 0.000224/0.000224 sec, 0.000273/0.000273 sec, 0.00033/0.00033 sec, 0.000485/0.000485 sec, 0.001162/0.001162 sec, 0.000229/0.000229 sec, 0.00055/0.00055 sec, 0.000237/0.000237 sec, 0.00023/0.00023 sec, 0.00197/0.00197 sec, 0.000349/0.000349 sec, 0.001261/0.001261 sec, 0.000829/0.000829 sec, 0.000951/0.000951 sec, 0.00134/0.00134 sec, 0.001862/0.001862 sec, 0.000753/0.000753 sec, 0.000424/0.000424 sec, 0.000342/0.000342 sec, 0.001408/0.001408 sec, 0.001354/0.001354 sec, 0.001519/0.001519 sec, 0.001338/0.001338 sec, 0.001335/0.001335 sec, 0.001328/0.001328 sec, 0.00113/0.00113 sec, 0.001093/0.001093 sec, 0.001177/0.001177 sec, 0.001357/0.001357 sec, 0.002043/0.002043 sec, 0.001124/0.001124 sec, 0.001274/0.001274 sec, 0.001267/0.001267 sec, 0.0011/0.0011 sec, 0.001053/0.001053 sec, 0.001477/0.001477 sec, 0.001111/0.001111 sec, 0.001044/0.001044 sec, 0.000937/0.000937 sec )
[LOG] Total clause size reduction: 14243 --> 171 (620 --> 2, 306 --> 1, 604 --> 2, 298 --> 1, 588 --> 3, 1450 --> 13, 286 --> 1, 564 --> 5, 278 --> 1, 274 --> 1, 1890 --> 22, 266 --> 1, 1048 --> 11, 1032 --> 8, 1016 --> 8, 1000 --> 9, 1230 --> 15, 726 --> 7, 476 --> 2, 234 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 17 --> 17, 1 --> 1, 2 --> 2, 5 --> 5, 2 --> 2, 1 --> 1, 10 --> 10, 2 --> 2, 2 --> 2, 1 --> 1 )
[LOG] Average clause size reduction: 129.482 --> 1.55455 (206.667 --> 0.666667, 153 --> 0.5, 201.333 --> 0.666667, 149 --> 0.5, 196 --> 1, 241.667 --> 2.16667, 143 --> 0.5, 188 --> 1.66667, 139 --> 0.5, 137 --> 0.5, 236.25 --> 2.75, 133 --> 0.5, 209.6 --> 2.2, 206.4 --> 1.6, 203.2 --> 1.6, 200 --> 1.8, 205 --> 2.5, 181.5 --> 1.75, 158.667 --> 0.666667, 117 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2.83333 --> 2.83333, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 2.5 --> 2.5, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.153522 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 60 2 1 269
Raw AIGER output size: aag 484 40 2 1 440
=====================  cnt2n.aag =====================
[LOG] Relation determinization time: 0.002632 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000403/0 sec (0.000301/0 sec, 0.000102/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00351 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 35 2 3 1 30
Raw AIGER output size: aag 35 1 3 1 31
=====================  cnt2y.aag =====================
[LOG] Relation determinization time: 0.002085 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000194/0 sec (0.00013/0 sec, 6.4e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002806 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 16 2 3 1 11
Raw AIGER output size: aag 16 1 3 1 12
=====================  cnt3n.aag =====================
[LOG] Relation determinization time: 0.002919 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000565/0 sec (0.000419/0 sec, 0.000146/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003942 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 4 1 45
Raw AIGER output size: aag 51 1 4 1 46
=====================  cnt3y.aag =====================
[LOG] Relation determinization time: 0.002301 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00027/0 sec (0.000186/0 sec, 8.4e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003146 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 23 2 4 1 17
Raw AIGER output size: aag 23 1 4 1 18
=====================  cnt4n.aag =====================
[LOG] Relation determinization time: 0.002955 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000728/0 sec (0.000541/0 sec, 0.000187/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004036 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 67 2 5 1 60
Raw AIGER output size: aag 67 1 5 1 61
=====================  cnt4y.aag =====================
[LOG] Relation determinization time: 0.002571 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000332/0 sec (0.000244/0 sec, 8.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00345 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 30 2 5 1 23
Raw AIGER output size: aag 30 1 5 1 24
=====================  cnt5n.aag =====================
[LOG] Relation determinization time: 0.002213 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000793/0 sec (0.000592/0 sec, 0.000201/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003034 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 83 2 6 1 75
Raw AIGER output size: aag 83 1 6 1 76
=====================  cnt5y.aag =====================
[LOG] Relation determinization time: 0.001915 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000323/0 sec (0.000218/0 sec, 0.000105/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002536 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 2 6 1 29
Raw AIGER output size: aag 37 1 6 1 30
=====================  cnt6n.aag =====================
[LOG] Relation determinization time: 0.003665 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001062/0 sec (0.000807/0 sec, 0.000255/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004967 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 2 7 1 90
Raw AIGER output size: aag 99 1 7 1 91
=====================  cnt6y.aag =====================
[LOG] Relation determinization time: 0.002991 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000474/0 sec (0.000332/0 sec, 0.000142/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004173 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 44 2 7 1 35
Raw AIGER output size: aag 44 1 7 1 36
=====================  cnt7n.aag =====================
[LOG] Relation determinization time: 0.00376 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001216/0 sec (0.000936/0 sec, 0.00028/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 3.1e-05/0 sec (3.1e-05/3.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005027 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 115 2 8 1 105
Raw AIGER output size: aag 115 1 8 1 106
=====================  cnt7y.aag =====================
[LOG] Relation determinization time: 0.002772 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000517/0 sec (0.000369/0 sec, 0.000148/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003778 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 51 2 8 1 41
Raw AIGER output size: aag 51 1 8 1 42
=====================  cnt8n.aag =====================
[LOG] Relation determinization time: 0.004247 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001401/0 sec (0.001081/0 sec, 0.00032/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005586 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 131 2 9 1 120
Raw AIGER output size: aag 131 1 9 1 121
=====================  cnt8y.aag =====================
[LOG] Relation determinization time: 0.002581 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000578/0 sec (0.000411/0 sec, 0.000167/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003541 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 58 2 9 1 47
Raw AIGER output size: aag 58 1 9 1 48
=====================  cnt9n.aag =====================
[LOG] Relation determinization time: 0.003505 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001416/0 sec (0.001065/0 sec, 0.000351/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004774 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.65 sec (Real time) / 0.62 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 147 2 10 1 135
Raw AIGER output size: aag 147 1 10 1 136
=====================  cnt9y.aag =====================
[LOG] Relation determinization time: 0.002947 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000645/0 sec (0.000461/0 sec, 0.000184/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003997 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.36 sec (Real time) / 0.34 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 65 2 10 1 53
Raw AIGER output size: aag 65 1 10 1 54
=====================  cnt10n.aag =====================
[LOG] Relation determinization time: 0.003661 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001551/0 sec (0.001173/0 sec, 0.000378/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005066 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.93 sec (Real time) / 1.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 163 2 11 1 150
Raw AIGER output size: aag 163 1 11 1 151
=====================  cnt10y.aag =====================
[LOG] Relation determinization time: 0.002202 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00061/0 sec (0.000428/0 sec, 0.000182/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003017 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.38 sec (Real time) / 1.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 2 11 1 59
Raw AIGER output size: aag 72 1 11 1 60
=====================  cnt11n.aag =====================
[LOG] Relation determinization time: 0.003312 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001471/0 sec (0.001079/0 sec, 0.000392/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004568 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.47 sec (Real time) / 5.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 179 2 12 1 165
Raw AIGER output size: aag 179 1 12 1 166
=====================  cnt11y.aag =====================
[LOG] Relation determinization time: 0.002189 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000675/0 sec (0.000477/0 sec, 0.000198/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003056 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.35 sec (Real time) / 4.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 79 2 12 1 65
Raw AIGER output size: aag 79 1 12 1 66
=====================  cnt15n.aag =====================
[LOG] Relation determinization time: 0.004789 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002389/0 sec (0.0018/0 sec, 0.000589/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 2e-06/0 sec (2e-06/2e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006754 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 840.01 sec (Real time) / 825.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 243 2 16 1 225
Raw AIGER output size: aag 243 1 16 1 226
=====================  cnt15y.aag =====================
[LOG] Relation determinization time: 0.003031 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000983/0 sec (0.000717/0 sec, 0.000266/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004113 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 488.94 sec (Real time) / 479.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 107 2 16 1 89
Raw AIGER output size: aag 107 1 16 1 90
=====================  cnt20n.aag =====================
[LOG] Relation determinization time: 0.004859 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002627/0 sec (0.001967/0 sec, 0.00066/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007111 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.43 sec (Real time) / 9924.06 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 323 2 21 1 300
Raw AIGER output size: aag 323 1 21 1 301
=====================  cnt20y.aag =====================
[LOG] Relation determinization time: 0.002508 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001051/0 sec (0.000744/0 sec, 0.000307/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003586 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.49 sec (Real time) / 9920.38 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 142 2 21 1 119
Raw AIGER output size: aag 142 1 21 1 120
=====================  cnt25n.aag =====================
[LOG] Relation determinization time: 0.00567 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003148/0 sec (0.002333/0 sec, 0.000815/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 5.7e-05/0 sec (5.7e-05/5.7e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.008681 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.53 sec (Real time) / 9920.40 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 403 2 26 1 375
Raw AIGER output size: aag 403 1 26 1 376
=====================  cnt25y.aag =====================
[LOG] Relation determinization time: 0.002883 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001302/0 sec (0.000929/0 sec, 0.000373/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004197 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.54 sec (Real time) / 9922.04 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 177 2 26 1 149
Raw AIGER output size: aag 177 1 26 1 150
=====================  cnt30n.aag =====================
[LOG] Relation determinization time: 0.006761 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003858/0 sec (0.002852/0 sec, 0.001006/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010618 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.43 sec (Real time) / 9924.42 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 483 2 31 1 450
Raw AIGER output size: aag 483 1 31 1 451
=====================  cnt30y.aag =====================
[LOG] Relation determinization time: 0.003521 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.001564/0 sec (0.001125/0 sec, 0.000439/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.005451 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.44 sec (Real time) / 9909.54 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 212 2 31 1 179
Raw AIGER output size: aag 212 1 31 1 180
=====================  mv2n.aag =====================
[LOG] Relation determinization time: 0.001382 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000248/0 sec (0.00017/0 sec, 7.8e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001869 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 24 2 3 1 19
Raw AIGER output size: aag 24 1 3 1 20
=====================  mv2y.aag =====================
[LOG] Relation determinization time: 0.0013 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000215/0 sec (0.000148/0 sec, 6.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00184 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 18 2 3 1 13
Raw AIGER output size: aag 18 1 3 1 14
=====================  mvs2n.aag =====================
[LOG] Relation determinization time: 0.001259 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000313/0 sec (0.000219/0 sec, 9.4e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1.6e-05/0 sec (1.6e-05/1.6e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001743 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 31 2 3 1 26
Raw AIGER output size: aag 31 1 3 1 27
=====================  mvs2y.aag =====================
[LOG] Relation determinization time: 0.001088 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000166/0 sec (0.000109/0 sec, 5.7e-05/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.001523 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 15 2 3 1 10
Raw AIGER output size: aag 15 1 3 1 11
=====================  mv4n.aag =====================
[LOG] Relation determinization time: 0.003273 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001996/0 sec (0.000626/0 sec, 0.000431/0 sec, 0.000384/0 sec, 0.000235/0 sec, 0.000162/0 sec, 0.000158/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000116/0 sec (6.1e-05/6.1e-05 sec, 3.1e-05/3.1e-05 sec, 0/0 sec, 2.4e-05/2.4e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000109/0 sec (8.9e-05/8.9e-05 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 130 --> 5 (128 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 21.6667 --> 0.833333 (42.6667 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003957 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 80 6 5 1 69
Raw AIGER output size: aag 80 3 5 1 72
=====================  mv4y.aag =====================
[LOG] Relation determinization time: 0.002705 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001467/0 sec (0.00047/0 sec, 0.000319/0 sec, 0.000299/0 sec, 0.000165/0 sec, 0.000109/0 sec, 0.000105/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000164/0 sec (5.8e-05/5.8e-05 sec, 5.4e-05/5.4e-05 sec, 3.8e-05/3.8e-05 sec, 1.4e-05/1.4e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000114/0 sec (9.9e-05/9.9e-05 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 68 --> 5 (66 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 11.3333 --> 0.833333 (22 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003325 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 52 6 5 1 41
Raw AIGER output size: aag 52 3 5 1 44
=====================  mvs4n.aag =====================
[LOG] Relation determinization time: 0.003256 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00194/0 sec (0.000634/0 sec, 0.000395/0 sec, 0.000371/0 sec, 0.000237/0 sec, 0.000147/0 sec, 0.000156/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000154/0 sec (7e-05/7e-05 sec, 3.5e-05/3.5e-05 sec, 2.7e-05/2.7e-05 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000161/0 sec (0.000125/0.000125 sec, 0/0 sec, 0/0 sec, 3.6e-05/3.6e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 74 --> 5 (72 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 12.3333 --> 0.833333 (24 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003932 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 69 6 5 1 58
Raw AIGER output size: aag 69 3 5 1 61
=====================  mvs4y.aag =====================
[LOG] Relation determinization time: 0.00219 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001044/0 sec (0.000323/0 sec, 0.00023/0 sec, 0.00019/0 sec, 0.000134/0 sec, 8.5e-05/0 sec, 8.2e-05/0 sec )
[LOG] Nr of iterations: 6 (3, 1, 1, 1, 0, 0 )
[LOG] Total clause computation time: 6.6e-05/0 sec (3.6e-05/3.6e-05 sec, 1.8e-05/1.8e-05 sec, 0/0 sec, 1.2e-05/1.2e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.9e-05/0 sec (4.1e-05/4.1e-05 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 42 --> 5 (40 --> 4, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 7 --> 0.833333 (13.3333 --> 1.33333, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002742 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 37 6 5 1 26
Raw AIGER output size: aag 37 3 5 1 29
=====================  mv8n.aag =====================
[LOG] Relation determinization time: 0.021742 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018789/0 sec (0.008483/0 sec, 0.001439/0 sec, 0.001306/0 sec, 0.001253/0 sec, 0.001249/0 sec, 0.001226/0 sec, 0.001124/0 sec, 0.000616/0 sec, 0.000368/0 sec, 0.000347/0 sec, 0.000344/0 sec, 0.000344/0 sec, 0.000343/0 sec, 0.000347/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.002259/0 sec (0.001311/0.001311 sec, 0.000251/0.000251 sec, 0.000194/0.000194 sec, 0.000146/0.000146 sec, 0.000125/0.000125 sec, 0.000117/0.000117 sec, 0/0 sec, 0.000115/0.000115 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.005937/0 sec (0.005896/0.005896 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.1e-05/4.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 4870 --> 193 (4864 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 121.75 --> 4.825 (147.394 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.02297 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 192 14 9 1 169
Raw AIGER output size: aag 192 7 9 1 176
=====================  mv8y.aag =====================
[LOG] Relation determinization time: 0.016291 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013972/0 sec (0.005987/0 sec, 0.00127/0 sec, 0.001081/0 sec, 0.001048/0 sec, 0.00096/0 sec, 0.000993/0 sec, 0.000935/0 sec, 0.000394/0 sec, 0.000225/0 sec, 0.000216/0 sec, 0.000214/0 sec, 0.000214/0 sec, 0.000213/0 sec, 0.000222/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.002647/0 sec (0.001149/0.001149 sec, 0.000404/0.000404 sec, 0.000292/0.000292 sec, 0.000258/0.000258 sec, 0.000168/0.000168 sec, 0.000205/0.000205 sec, 0.000134/0.000134 sec, 3.7e-05/3.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.004045/0 sec (0.004006/0.004006 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3.9e-05/3.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2342 --> 193 (2336 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.55 --> 4.825 (70.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.017259 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 120 14 9 1 97
Raw AIGER output size: aag 120 7 9 1 104
=====================  mvs8n.aag =====================
[LOG] Relation determinization time: 0.016323 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.013713/0 sec (0.005253/0 sec, 0.001217/0 sec, 0.001131/0 sec, 0.001052/0 sec, 0.001039/0 sec, 0.000995/0 sec, 0.001007/0 sec, 0.000452/0 sec, 0.000269/0 sec, 0.000267/0 sec, 0.000258/0 sec, 0.000258/0 sec, 0.000258/0 sec, 0.000257/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.001849/0 sec (0.000915/0.000915 sec, 0.00025/0.00025 sec, 0.000209/0.000209 sec, 0.000147/0.000147 sec, 0.000128/0.000128 sec, 9.2e-05/9.2e-05 sec, 8.3e-05/8.3e-05 sec, 2.5e-05/2.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.003402/0 sec (0.003351/0.003351 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5.1e-05/5.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2438 --> 193 (2432 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 60.95 --> 4.825 (73.697 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.017324 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 145 14 9 1 122
Raw AIGER output size: aag 145 7 9 1 129
=====================  mvs8y.aag =====================
[LOG] Relation determinization time: 0.010635 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.008741/0 sec (0.003222/0 sec, 0.00091/0 sec, 0.000739/0 sec, 0.000699/0 sec, 0.000693/0 sec, 0.000669/0 sec, 0.000627/0 sec, 0.000286/0 sec, 0.000158/0 sec, 0.000149/0 sec, 0.000151/0 sec, 0.000146/0 sec, 0.000146/0 sec, 0.000146/0 sec )
[LOG] Nr of iterations: 40 (33, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.001136/0 sec (0.000602/0.000602 sec, 0.000221/0.000221 sec, 0.000114/0.000114 sec, 7.6e-05/7.6e-05 sec, 5.8e-05/5.8e-05 sec, 4.3e-05/4.3e-05 sec, 1e-06/1e-06 sec, 2.1e-05/2.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.002042/0 sec (0.002014/0.002014 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.8e-05/2.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1286 --> 193 (1280 --> 192, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 32.15 --> 4.825 (38.7879 --> 5.81818, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.0114 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 81 14 9 1 58
Raw AIGER output size: aag 81 7 9 1 65
=====================  mv12n.aag =====================
[LOG] Relation determinization time: 0.429662 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.411053/0 sec (0.278982/0 sec, 0.027524/0 sec, 0.01672/0 sec, 0.011748/0 sec, 0.010244/0 sec, 0.01003/0 sec, 0.009755/0 sec, 0.009753/0 sec, 0.009607/0 sec, 0.009693/0 sec, 0.009237/0 sec, 0.002337/0 sec, 0.000741/0 sec, 0.000524/0 sec, 0.000517/0 sec, 0.00052/0 sec, 0.000526/0 sec, 0.000517/0 sec, 0.000525/0 sec, 0.000517/0 sec, 0.000519/0 sec, 0.000517/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.0619/0 sec (0.030239/0.030239 sec, 0.017773/0.017773 sec, 0.007422/0.007422 sec, 0.002527/0.002527 sec, 0.00107/0.00107 sec, 0.000704/0.000704 sec, 0.000537/0.000537 sec, 0.00049/0.00049 sec, 0.000441/0.000441 sec, 0.000416/0.000416 sec, 1e-06/1e-06 sec, 0.00028/0.00028 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.243049/0 sec (0.242981/0.242981 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.8e-05/6.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 122890 --> 5121 (122880 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 234.523 --> 9.7729 (239.532 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.431559 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.56 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 304 22 13 1 269
Raw AIGER output size: aag 304 11 13 1 280
=====================  mv12y.aag =====================
[LOG] Relation determinization time: 0.393566 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.376485/1 sec (0.250094/0 sec, 0.02785/1 sec, 0.016492/0 sec, 0.0113/0 sec, 0.00995/0 sec, 0.009538/0 sec, 0.009271/0 sec, 0.009279/0 sec, 0.009195/0 sec, 0.009256/0 sec, 0.009111/0 sec, 0.001879/0 sec, 0.000451/0 sec, 0.000318/0 sec, 0.000311/0 sec, 0.000316/0 sec, 0.000313/0 sec, 0.000314/0 sec, 0.000313/0 sec, 0.000312/0 sec, 0.000309/0 sec, 0.000313/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.059666/1 sec (0.024229/0.024229 sec, 0.018686/0.018686 sec, 0.007924/0.007924 sec, 0.003046/0.003046 sec, 0.001403/0.001403 sec, 0.000968/0.000968 sec, 0.000762/0.000762 sec, 0.000782/0.000782 sec, 0.000596/0.000596 sec, 0.000662/0.000662 sec, 0.000527/0.000527 sec, 8.1e-05/8.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.220901/0 sec (0.220839/0.220839 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6.2e-05/6.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 57866 --> 5121 (57856 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 110.431 --> 9.7729 (112.78 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.3951 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.52 sec (Real time) / 0.50 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 22 13 1 153
Raw AIGER output size: aag 188 11 13 1 164
=====================  mvs12n.aag =====================
[LOG] Relation determinization time: 0.345554 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.328203/0 sec (0.203138/0 sec, 0.02583/0 sec, 0.016648/0 sec, 0.011284/0 sec, 0.009922/0 sec, 0.009519/0 sec, 0.009267/0 sec, 0.009193/0 sec, 0.009129/0 sec, 0.009182/0 sec, 0.009258/0 sec, 0.00203/0 sec, 0.000407/0 sec, 0.000382/0 sec, 0.000375/0 sec, 0.000397/0 sec, 0.000375/0 sec, 0.000374/0 sec, 0.000374/0 sec, 0.000374/0 sec, 0.000371/0 sec, 0.000374/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.052531/0 sec (0.021206/0.021206 sec, 0.016577/0.016577 sec, 0.007993/0.007993 sec, 0.002633/0.002633 sec, 0.001163/0.001163 sec, 0.000712/0.000712 sec, 0.000537/0.000537 sec, 0.000478/0.000478 sec, 0.000422/0.000422 sec, 0.000395/0.000395 sec, 0.000369/0.000369 sec, 4.6e-05/4.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.176826/0 sec (0.17675/0.17675 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.6e-05/7.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 59402 --> 5121 (59392 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 113.363 --> 9.7729 (115.774 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.347023 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.47 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 221 22 13 1 186
Raw AIGER output size: aag 221 11 13 1 197
=====================  mvs12y.aag =====================
[LOG] Relation determinization time: 0.233773 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.218089/1 sec (0.096925/0 sec, 0.031865/1 sec, 0.015861/0 sec, 0.010564/0 sec, 0.00898/0 sec, 0.008514/0 sec, 0.008371/0 sec, 0.008332/0 sec, 0.008339/0 sec, 0.008193/0 sec, 0.008171/0 sec, 0.00183/0 sec, 0.000229/0 sec, 0.000217/0 sec, 0.000214/0 sec, 0.000212/0 sec, 0.000212/0 sec, 0.000209/0 sec, 0.000209/0 sec, 0.000222/0 sec, 0.000211/0 sec, 0.000209/0 sec )
[LOG] Nr of iterations: 524 (513, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 0.051611/1 sec (0.015177/0.015177 sec, 0.023044/0.023044 sec, 0.007761/0.007761 sec, 0.002616/0.002616 sec, 0.001005/0.001005 sec, 0.00057/0.00057 sec, 0.000418/0.000418 sec, 0.000355/0.000355 sec, 0.000338/0.000338 sec, 0.000294/0.000294 sec, 2e-06/2e-06 sec, 3.1e-05/3.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.077263/0 sec (0.077214/0.077214 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4.9e-05/4.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 30730 --> 5121 (30720 --> 5120, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 58.645 --> 9.7729 (59.883 --> 9.98051, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.234855 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 125 22 13 1 90
Raw AIGER output size: aag 125 11 13 1 101
=====================  mv16n.aag =====================
[LOG] Relation determinization time: 18.3833 sec CPU time.
[LOG] Relation determinization time: 18 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.5915/18 sec (7.89993/8 sec, 1.96952/2 sec, 3.10468/3 sec, 0.767346/1 sec, 0.49776/0 sec, 0.430382/1 sec, 0.353738/0 sec, 0.310038/1 sec, 0.285998/0 sec, 0.298712/0 sec, 0.321372/1 sec, 0.30019/0 sec, 0.320694/0 sec, 0.318802/1 sec, 0.307599/0 sec, 0.094458/0 sec, 0.001055/0 sec, 0.000731/0 sec, 0.000716/0 sec, 0.000709/0 sec, 0.000718/0 sec, 0.000704/0 sec, 0.000703/0 sec, 0.000702/0 sec, 0.000702/0 sec, 0.000705/0 sec, 0.000703/0 sec, 0.000702/0 sec, 0.0007/0 sec, 0.0007/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 5.97116/6 sec (0.812609/0.812609 sec, 1.72799/1.72799 sec, 2.82054/2.82054 sec, 0.378746/0.378746 sec, 0.094547/0.094547 sec, 0.044383/0.044383 sec, 0.024505/0.024505 sec, 0.014537/0.014537 sec, 0.010632/0.010632 sec, 0.009073/0.009073 sec, 0.008551/0.008551 sec, 0.008364/0.008364 sec, 0.008139/0.008139 sec, 0.00821/0.00821 sec, 3e-06/3e-06 sec, 0.000336/0.000336 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 6.97369/8 sec (6.9736/6.9736 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.1e-05/9.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2686990 --> 114689 (2686976 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 327.362 --> 13.9728 (327.96 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 18.3944 sec CPU time.
[LOG] Overall execution time: 18 sec real time.
Synthesis time: 18.57 sec (Real time) / 18.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 416 30 17 1 369
Raw AIGER output size: aag 416 15 17 1 384
=====================  mv16y.aag =====================
[LOG] Relation determinization time: 26.0627 sec CPU time.
[LOG] Relation determinization time: 26 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 25.3161/25 sec (6.28716/6 sec, 12.2352/12 sec, 2.06032/2 sec, 0.672092/1 sec, 0.373327/0 sec, 0.314917/1 sec, 0.34132/0 sec, 0.333873/1 sec, 0.392977/0 sec, 0.460123/0 sec, 0.363257/0 sec, 0.33645/0 sec, 0.328744/1 sec, 0.379934/0 sec, 0.339744/0 sec, 0.079901/1 sec, 0.010879/0 sec, 0.000487/0 sec, 0.000449/0 sec, 0.000473/0 sec, 0.000445/0 sec, 0.000454/0 sec, 0.000442/0 sec, 0.000441/0 sec, 0.000439/0 sec, 0.000451/0 sec, 0.000439/0 sec, 0.00043/0 sec, 0.000432/0 sec, 0.000433/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 14.8958/13 sec (0.628833/0.628833 sec, 11.9704/11.9704 sec, 1.67475/1.67475 sec, 0.386737/0.386737 sec, 0.082272/0.082272 sec, 0.03809/0.03809 sec, 0.022612/0.022612 sec, 0.017304/0.017304 sec, 0.011488/0.011488 sec, 0.017803/0.017803 sec, 0.010028/0.010028 sec, 0.009979/0.009979 sec, 0.008332/0.008332 sec, 0.008788/0.008788 sec, 0.008245/0.008245 sec, 9.4e-05/9.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.54081/6 sec (5.54072/5.54072 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 9.6e-05/9.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1253390 --> 114689 (1253376 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 152.703 --> 13.9728 (152.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 26.073 sec CPU time.
[LOG] Overall execution time: 26 sec real time.
Synthesis time: 26.25 sec (Real time) / 26.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 256 30 17 1 209
Raw AIGER output size: aag 256 15 17 1 224
=====================  mvs16n.aag =====================
[LOG] Relation determinization time: 22.6062 sec CPU time.
[LOG] Relation determinization time: 24 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 21.9838/22 sec (5.97188/6 sec, 9.78131/10 sec, 1.93725/2 sec, 0.687496/0 sec, 0.449776/1 sec, 0.322349/0 sec, 0.300095/1 sec, 0.319768/0 sec, 0.305944/0 sec, 0.30631/1 sec, 0.301549/0 sec, 0.302213/0 sec, 0.300793/1 sec, 0.300827/0 sec, 0.301303/0 sec, 0.087415/0 sec, 0.000841/0 sec, 0.000592/0 sec, 0.000531/0 sec, 0.000512/0 sec, 0.000516/0 sec, 0.000506/0 sec, 0.000521/0 sec, 0.000509/0 sec, 0.0005/0 sec, 0.000508/0 sec, 0.000504/0 sec, 0.000501/0 sec, 0.000501/0 sec, 0.000506/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 12.2913/13 sec (0.536356/0.536356 sec, 9.50412/9.50412 sec, 1.65671/1.65671 sec, 0.343942/0.343942 sec, 0.116484/0.116484 sec, 0.038789/0.038789 sec, 0.020689/0.020689 sec, 0.013768/0.013768 sec, 0.010552/0.010552 sec, 0.009159/0.009159 sec, 0.008596/0.008596 sec, 0.008251/0.008251 sec, 0.007978/0.007978 sec, 0.00802/0.00802 sec, 0.007856/0.007856 sec, 5.3e-05/5.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5.30988/5 sec (5.30977/5.30977 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00011/0.00011 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 1277966 --> 114689 (1277952 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 155.698 --> 13.9728 (155.981 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 22.6134 sec CPU time.
[LOG] Overall execution time: 24 sec real time.
Synthesis time: 23.89 sec (Real time) / 22.56 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 30 17 1 250
Raw AIGER output size: aag 297 15 17 1 265
=====================  mvs16y.aag =====================
[LOG] Relation determinization time: 18.749 sec CPU time.
[LOG] Relation determinization time: 19 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 17.9077/19 sec (3.01061/3 sec, 7.89337/8 sec, 1.77246/2 sec, 0.68397/0 sec, 0.422681/1 sec, 0.379975/0 sec, 0.339696/1 sec, 0.466163/0 sec, 0.411019/1 sec, 0.461895/0 sec, 0.467457/1 sec, 0.357379/0 sec, 0.340023/1 sec, 0.41285/0 sec, 0.374822/0 sec, 0.108954/1 sec, 0.00051/0 sec, 0.000319/0 sec, 0.000311/0 sec, 0.000301/0 sec, 0.000299/0 sec, 0.000296/0 sec, 0.000299/0 sec, 0.0003/0 sec, 0.00029/0 sec, 0.000292/0 sec, 0.00029/0 sec, 0.00031/0 sec, 0.000291/0 sec, 0.000304/0 sec )
[LOG] Nr of iterations: 8208 (8193, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 10.1711/11 sec (0.436564/0.436564 sec, 7.6296/7.6296 sec, 1.47847/1.47847 sec, 0.392266/0.392266 sec, 0.08375/0.08375 sec, 0.046645/0.046645 sec, 0.025705/0.025705 sec, 0.016456/0.016456 sec, 0.013828/0.013828 sec, 0.012242/0.012242 sec, 0.009717/0.009717 sec, 0.008255/0.008255 sec, 0.00851/0.00851 sec, 0.009032/0.009032 sec, 5e-06/5e-06 sec, 4.6e-05/4.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.46363/2 sec (2.46356/2.46356 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 7.1e-05/7.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 655374 --> 114689 (655360 --> 114688, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 79.8458 --> 13.9728 (79.9902 --> 13.9983, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 18.7613 sec CPU time.
[LOG] Overall execution time: 19 sec real time.
Synthesis time: 19.06 sec (Real time) / 18.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 169 30 17 1 122
Raw AIGER output size: aag 169 15 17 1 137
=====================  mvs18n.aag =====================
[LOG] Relation determinization time: 1233.55 sec CPU time.
[LOG] Relation determinization time: 1237 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1217.18/1221 sec (26.9515/27 sec, 877.553/880 sec, 263.031/264 sec, 16.1043/16 sec, 7.19463/7 sec, 2.93956/3 sec, 2.31061/3 sec, 2.16514/2 sec, 2.01647/2 sec, 2.01531/2 sec, 2.15589/2 sec, 2.00867/2 sec, 2.11732/2 sec, 2.10293/2 sec, 2.12198/3 sec, 2.06213/2 sec, 2.0714/2 sec, 0.250616/0 sec, 0.001095/0 sec, 0.000668/0 sec, 0.000653/0 sec, 0.000671/0 sec, 0.000651/0 sec, 0.000652/0 sec, 0.000649/0 sec, 0.000619/0 sec, 0.000615/0 sec, 0.000653/0 sec, 0.000661/0 sec, 0.000686/0 sec, 0.000697/0 sec, 0.000716/0 sec, 0.000711/0 sec, 0.0007/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1165.22/1168 sec (5.53324/5.53324 sec, 876.151/876.151 sec, 261.775/261.775 sec, 14.2865/14.2865 sec, 5.26677/5.26677 sec, 0.909291/0.909291 sec, 0.336799/0.336799 sec, 0.164046/0.164046 sec, 0.135412/0.135412 sec, 0.106525/0.106525 sec, 0.098899/0.098899 sec, 0.077538/0.077538 sec, 0.089445/0.089445 sec, 0.077589/0.077589 sec, 0.06447/0.06447 sec, 0.072676/0.072676 sec, 0.079078/0.079078 sec, 0.000206/0.000206 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 20.7075/21 sec (20.7072/20.7072 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000353/0.000353 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 5767184 --> 524289 (5767168 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 175.904 --> 15.9912 (175.995 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1233.61 sec CPU time.
[LOG] Overall execution time: 1237 sec real time.
Synthesis time: 1236.75 sec (Real time) / 1231.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 34 19 1 282
Raw AIGER output size: aag 335 17 19 1 299
=====================  mvs18y.aag =====================
[LOG] Relation determinization time: 1445.43 sec CPU time.
[LOG] Relation determinization time: 1449 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1437.48/1442 sec (19.2093/19 sec, 1278.66/1282 sec, 90.5521/91 sec, 31.6891/32 sec, 2.9594/3 sec, 1.79972/2 sec, 1.26785/2 sec, 1.34126/2 sec, 1.14512/1 sec, 1.06754/1 sec, 1.04614/1 sec, 1.14685/1 sec, 1.12416/1 sec, 1.08614/1 sec, 1.10822/1 sec, 1.09363/1 sec, 1.06059/1 sec, 0.118138/0 sec, 0.00057/0 sec, 0.000365/0 sec, 0.000343/0 sec, 0.00035/0 sec, 0.000336/0 sec, 0.000351/0 sec, 0.000336/0 sec, 0.000347/0 sec, 0.000332/0 sec, 0.000356/0 sec, 0.000335/0 sec, 0.000349/0 sec, 0.000333/0 sec, 0.000346/0 sec, 0.000335/0 sec, 0.00035/0 sec )
[LOG] Nr of iterations: 32786 (32769, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 )
[LOG] Total clause computation time: 1404.36/1407 sec (4.54617/4.54617 sec, 1276.66/1276.66 sec, 89.3568/89.3568 sec, 30.483/30.483 sec, 1.85498/1.85498 sec, 0.705278/0.705278 sec, 0.194464/0.194464 sec, 0.103477/0.103477 sec, 0.078602/0.078602 sec, 0.067343/0.067343 sec, 0.054217/0.054217 sec, 0.049471/0.049471 sec, 0.054303/0.054303 sec, 0.047717/0.047717 sec, 0.047736/0.047736 sec, 0.04787/0.04787 sec, 4e-06/4e-06 sec, 7.3e-05/7.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 13.6674/14 sec (13.6673/13.6673 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.0001/0.0001 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 2949136 --> 524289 (2949120 --> 524288, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 89.9511 --> 15.9912 (89.9973 --> 15.9995, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 16 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1445.47 sec CPU time.
[LOG] Overall execution time: 1449 sec real time.
Synthesis time: 1448.92 sec (Real time) / 1443.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 191 34 19 1 138
Raw AIGER output size: aag 191 17 19 1 155
=====================  mv20n.aag =====================
Synthesis time: 10000.34 sec (Real time) / 9973.30 sec (User CPU time)
Timeout: 1
=====================  mv20y.aag =====================
Synthesis time: 10000.43 sec (Real time) / 9968.40 sec (User CPU time)
Timeout: 1
=====================  mvs20n.aag =====================
Synthesis time: 10000.44 sec (Real time) / 9971.41 sec (User CPU time)
Timeout: 1
=====================  mvs20y.aag =====================
Synthesis time: 10000.55 sec (Real time) / 9972.32 sec (User CPU time)
Timeout: 1
=====================  mvs22n.aag =====================
Synthesis time: 8737.57 sec (Real time) / 8698.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs22y.aag =====================
Synthesis time: 4884.82 sec (Real time) / 4860.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  mvs24n.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9966.24 sec (User CPU time)
Timeout: 1
=====================  mvs24y.aag =====================
Synthesis time: 10000.02 sec (Real time) / 9965.80 sec (User CPU time)
Timeout: 1
=====================  mvs28n.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9971.87 sec (User CPU time)
Timeout: 1
=====================  mvs28y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9968.39 sec (User CPU time)
Timeout: 1
=====================  mult2.aag =====================
[LOG] Relation determinization time: 0.003254 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001506/0 sec (0.000337/0 sec, 0.000229/0 sec, 0.000218/0 sec, 0.000231/0 sec, 0.000142/0 sec, 0.000113/0 sec, 0.000118/0 sec, 0.000118/0 sec )
[LOG] Nr of iterations: 20 (3, 2, 3, 4, 2, 1, 2, 3 )
[LOG] Total clause computation time: 0.000185/0 sec (3.3e-05/3.3e-05 sec, 2.9e-05/2.9e-05 sec, 2.7e-05/2.7e-05 sec, 3.6e-05/3.6e-05 sec, 1.6e-05/1.6e-05 sec, 1.5e-05/1.5e-05 sec, 1.5e-05/1.5e-05 sec, 1.4e-05/1.4e-05 sec )
[LOG] Total clause minimization time: 0.00021/0 sec (3.2e-05/3.2e-05 sec, 2.1e-05/2.1e-05 sec, 3e-05/3e-05 sec, 2.1e-05/2.1e-05 sec, 2.7e-05/2.7e-05 sec, 2.4e-05/2.4e-05 sec, 2.7e-05/2.7e-05 sec, 2.8e-05/2.8e-05 sec )
[LOG] Total clause size reduction: 155 --> 16 (50 --> 2, 21 --> 1, 34 --> 2, 42 --> 3, 2 --> 2, 1 --> 1, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 7.75 --> 0.8 (16.6667 --> 0.666667, 10.5 --> 0.5, 11.3333 --> 0.666667, 10.5 --> 0.75, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.004418 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 32 8 0 1 24
Raw AIGER output size: aag 40 4 0 1 32
=====================  mult4.aag =====================
[LOG] Relation determinization time: 0.03206 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 99 new AND gates.
[LOG] Size before ABC: 120 AND gates.
[LOG] Size after ABC: 97 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.028114/0 sec (0.001326/0 sec, 0.000818/0 sec, 0.001678/0 sec, 0.000941/0 sec, 0.002343/0 sec, 0.000974/0 sec, 0.001225/0 sec, 0.001315/0 sec, 0.002497/0 sec, 0.001939/0 sec, 0.003312/0 sec, 0.002758/0 sec, 0.001528/0 sec, 0.002498/0 sec, 0.001518/0 sec, 0.001444/0 sec )
[LOG] Nr of iterations: 51 (5, 2, 6, 3, 9, 2, 4, 5, 2, 1, 5, 2, 1, 1, 1, 2 )
[LOG] Total clause computation time: 0.008389/0 sec (0.000182/0.000182 sec, 9.9e-05/9.9e-05 sec, 0.000302/0.000302 sec, 9.1e-05/9.1e-05 sec, 0.00047/0.00047 sec, 8.9e-05/8.9e-05 sec, 0.000122/0.000122 sec, 0.00024/0.00024 sec, 0.001079/0.001079 sec, 0.000757/0.000757 sec, 0.001183/0.001183 sec, 0.001046/0.001046 sec, 0.000564/0.000564 sec, 0.000916/0.000916 sec, 0.00067/0.00067 sec, 0.000579/0.000579 sec )
[LOG] Total clause minimization time: 0.011228/0 sec (0.000277/0.000277 sec, 6e-05/6e-05 sec, 0.000714/0.000714 sec, 0.000153/0.000153 sec, 0.001168/0.001168 sec, 0.000102/0.000102 sec, 0.000355/0.000355 sec, 0.000296/0.000296 sec, 0.001045/0.001045 sec, 0.000852/0.000852 sec, 0.001808/0.001808 sec, 0.001397/0.001397 sec, 0.000645/0.000645 sec, 0.001293/0.001293 sec, 0.000515/0.000515 sec, 0.000548/0.000548 sec )
[LOG] Total clause size reduction: 3395 --> 90 (548 --> 6, 133 --> 1, 645 --> 17, 242 --> 3, 936 --> 21, 112 --> 1, 327 --> 7, 424 --> 6, 2 --> 2, 1 --> 1, 17 --> 17, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 66.5686 --> 1.76471 (109.6 --> 1.2, 66.5 --> 0.5, 107.5 --> 2.83333, 80.6667 --> 1, 104 --> 2.33333, 56 --> 0.5, 81.75 --> 1.75, 84.8 --> 1.2, 1 --> 1, 1 --> 1, 3.4 --> 3.4, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.033455 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 144 16 0 1 128
Raw AIGER output size: aag 241 8 0 1 227
=====================  mult5.aag =====================
[LOG] Relation determinization time: 0.176234 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 177 new AND gates.
[LOG] Size before ABC: 222 AND gates.
[LOG] Size after ABC: 172 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.170215/0 sec (0.001678/0 sec, 0.004303/0 sec, 0.002727/0 sec, 0.005171/0 sec, 0.010127/0 sec, 0.002449/0 sec, 0.003957/0 sec, 0.006898/0 sec, 0.004009/0 sec, 0.009133/0 sec, 0.018966/0 sec, 0.016596/0 sec, 0.016044/0 sec, 0.015578/0 sec, 0.011917/0 sec, 0.012758/0 sec, 0.010381/0 sec, 0.006375/0 sec, 0.004844/0 sec, 0.006304/0 sec )
[LOG] Nr of iterations: 106 (2, 9, 6, 10, 16, 2, 4, 10, 6, 15, 1, 2, 2, 1, 4, 1, 1, 1, 5, 8 )
[LOG] Total clause computation time: 0.054718/0 sec (0.00011/0.00011 sec, 0.000634/0.000634 sec, 0.000323/0.000323 sec, 0.000693/0.000693 sec, 0.00133/0.00133 sec, 0.000149/0.000149 sec, 0.000414/0.000414 sec, 0.000794/0.000794 sec, 0.000445/0.000445 sec, 0.001779/0.001779 sec, 0.008481/0.008481 sec, 0.007036/0.007036 sec, 0.006976/0.006976 sec, 0.004867/0.004867 sec, 0.003941/0.003941 sec, 0.004427/0.004427 sec, 0.004491/0.004491 sec, 0.003253/0.003253 sec, 0.002364/0.002364 sec, 0.002211/0.002211 sec )
[LOG] Total clause minimization time: 0.092777/0 sec (0.000201/0.000201 sec, 0.002541/0.002541 sec, 0.00106/0.00106 sec, 0.003142/0.003142 sec, 0.007366/0.007366 sec, 0.000171/0.000171 sec, 0.001858/0.001858 sec, 0.00431/0.00431 sec, 0.001745/0.001745 sec, 0.005543/0.005543 sec, 0.009651/0.009651 sec, 0.008748/0.008748 sec, 0.008316/0.008316 sec, 0.009936/0.009936 sec, 0.007188/0.007188 sec, 0.007677/0.007677 sec, 0.00528/0.00528 sec, 0.002567/0.002567 sec, 0.001928/0.001928 sec, 0.003549/0.003549 sec )
[LOG] Total clause size reduction: 14477 --> 321 (228 --> 1, 1800 --> 33, 1100 --> 15, 1944 --> 37, 3165 --> 66, 204 --> 1, 603 --> 13, 1773 --> 43, 965 --> 13, 2646 --> 50, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 8 --> 8, 1 --> 1, 1 --> 1, 1 --> 1, 13 --> 13, 19 --> 19 )
[LOG] Average clause size reduction: 136.575 --> 3.0283 (114 --> 0.5, 200 --> 3.66667, 183.333 --> 2.5, 194.4 --> 3.7, 197.812 --> 4.125, 102 --> 0.5, 150.75 --> 3.25, 177.3 --> 4.3, 160.833 --> 2.16667, 176.4 --> 3.33333, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2.6 --> 2.6, 2.375 --> 2.375 )
[LOG] Overall execution time: 0.177879 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 237 20 0 1 217
Raw AIGER output size: aag 409 10 0 1 394
=====================  mult6.aag =====================
[LOG] Relation determinization time: 0.343705 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 247 new AND gates.
[LOG] Size before ABC: 289 AND gates.
[LOG] Size after ABC: 244 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.334243/0 sec (0.009385/0 sec, 0.007765/0 sec, 0.004459/0 sec, 0.005676/0 sec, 0.006912/0 sec, 0.003027/0 sec, 0.002548/0 sec, 0.010547/0 sec, 0.004301/0 sec, 0.011714/0 sec, 0.003294/0 sec, 0.013298/0 sec, 0.033178/0 sec, 0.023456/0 sec, 0.031907/0 sec, 0.037268/0 sec, 0.021853/0 sec, 0.015497/0 sec, 0.035304/0 sec, 0.016469/0 sec, 0.016257/0 sec, 0.006506/0 sec, 0.008647/0 sec, 0.004975/0 sec )
[LOG] Nr of iterations: 103 (16, 7, 5, 7, 8, 3, 3, 8, 3, 10, 2, 15, 1, 1, 1, 1, 1, 1, 2, 1, 1, 2, 1, 3 )
[LOG] Total clause computation time: 0.126138/0 sec (0.001785/0.001785 sec, 0.00072/0.00072 sec, 0.000467/0.000467 sec, 0.000549/0.000549 sec, 0.000678/0.000678 sec, 0.000206/0.000206 sec, 0.000229/0.000229 sec, 0.00098/0.00098 sec, 0.000445/0.000445 sec, 0.001587/0.001587 sec, 0.000152/0.000152 sec, 0.001557/0.001557 sec, 0.011177/0.011177 sec, 0.00951/0.00951 sec, 0.014439/0.014439 sec, 0.021283/0.021283 sec, 0.010071/0.010071 sec, 0.00609/0.00609 sec, 0.017858/0.017858 sec, 0.008603/0.008603 sec, 0.007631/0.007631 sec, 0.00374/0.00374 sec, 0.002986/0.002986 sec, 0.003395/0.003395 sec )
[LOG] Total clause minimization time: 0.16991/0 sec (0.005537/0.005537 sec, 0.004994/0.004994 sec, 0.001921/0.001921 sec, 0.003073/0.003073 sec, 0.004034/0.004034 sec, 0.000594/0.000594 sec, 0.000287/0.000287 sec, 0.007489/0.007489 sec, 0.000945/0.000945 sec, 0.007596/0.007596 sec, 0.000632/0.000632 sec, 0.00924/0.00924 sec, 0.020958/0.020958 sec, 0.012919/0.012919 sec, 0.016399/0.016399 sec, 0.015062/0.015062 sec, 0.010785/0.010785 sec, 0.00857/0.00857 sec, 0.016584/0.016584 sec, 0.006956/0.006956 sec, 0.007676/0.007676 sec, 0.00195/0.00195 sec, 0.004918/0.004918 sec, 0.000791/0.000791 sec )
[LOG] Total clause size reduction: 23595 --> 355 (5070 --> 61, 2004 --> 30, 1320 --> 19, 1956 --> 25, 2247 --> 33, 628 --> 5, 622 --> 2, 2149 --> 51, 604 --> 6, 2655 --> 44, 291 --> 1, 4032 --> 61, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 4 --> 4 )
[LOG] Average clause size reduction: 229.078 --> 3.4466 (316.875 --> 3.8125, 286.286 --> 4.28571, 264 --> 3.8, 279.429 --> 3.57143, 280.875 --> 4.125, 209.333 --> 1.66667, 207.333 --> 0.666667, 268.625 --> 6.375, 201.333 --> 2, 265.5 --> 4.4, 145.5 --> 0.5, 268.8 --> 4.06667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.345934 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.58 sec (Real time) / 0.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.65 sec (Real time) / 0.62 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.01 sec (Real time) / 1.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 346 24 0 1 322
Raw AIGER output size: aag 590 12 0 1 569
=====================  mult7.aag =====================
[LOG] Relation determinization time: 2.1837 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 388 new AND gates.
[LOG] Size before ABC: 459 AND gates.
[LOG] Size after ABC: 383 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.16434/2 sec (0.00976/0 sec, 0.018271/0 sec, 0.034201/0 sec, 0.018405/0 sec, 0.021748/0 sec, 0.028814/0 sec, 0.004871/0 sec, 0.09731/0 sec, 0.020397/0 sec, 0.026073/0 sec, 0.005968/0 sec, 0.012817/0 sec, 0.028387/0 sec, 0.018845/0 sec, 0.285434/1 sec, 0.227095/0 sec, 0.25178/0 sec, 0.268893/0 sec, 0.192482/1 sec, 0.153405/0 sec, 0.241065/0 sec, 0.051481/0 sec, 0.057632/0 sec, 0.017957/0 sec, 0.020309/0 sec, 0.020949/0 sec, 0.01989/0 sec, 0.010102/0 sec )
[LOG] Nr of iterations: 223 (6, 15, 28, 11, 13, 18, 3, 39, 9, 7, 3, 6, 18, 10, 1, 2, 5, 2, 1, 1, 2, 2, 2, 1, 2, 1, 11, 4 )
[LOG] Total clause computation time: 0.801547/2 sec (0.00144/0.00144 sec, 0.002426/0.002426 sec, 0.004586/0.004586 sec, 0.002125/0.002125 sec, 0.001698/0.001698 sec, 0.002856/0.002856 sec, 0.000435/0.000435 sec, 0.011352/0.011352 sec, 0.002396/0.002396 sec, 0.002223/0.002223 sec, 0.000703/0.000703 sec, 0.001094/0.001094 sec, 0.003076/0.003076 sec, 0.00249/0.00249 sec, 0.127582/0.127582 sec, 0.119257/0.119257 sec, 0.095646/0.095646 sec, 0.114303/0.114303 sec, 0.090018/0.090018 sec, 0.066929/0.066929 sec, 0.070536/0.070536 sec, 0.024028/0.024028 sec, 0.016662/0.016662 sec, 0.007168/0.007168 sec, 0.010341/0.010341 sec, 0.009737/0.009737 sec, 0.004492/0.004492 sec, 0.005948/0.005948 sec )
[LOG] Total clause minimization time: 1.28065/0 sec (0.005305/0.005305 sec, 0.012958/0.012958 sec, 0.025996/0.025996 sec, 0.011873/0.011873 sec, 0.016336/0.016336 sec, 0.022131/0.022131 sec, 0.000466/0.000466 sec, 0.082091/0.082091 sec, 0.0133/0.0133 sec, 0.018062/0.018062 sec, 0.000612/0.000612 sec, 0.00701/0.00701 sec, 0.020013/0.020013 sec, 0.011392/0.011392 sec, 0.155389/0.155389 sec, 0.105773/0.105773 sec, 0.154282/0.154282 sec, 0.152819/0.152819 sec, 0.10086/0.10086 sec, 0.084415/0.084415 sec, 0.168885/0.168885 sec, 0.025977/0.025977 sec, 0.039338/0.039338 sec, 0.00947/0.00947 sec, 0.00884/0.00884 sec, 0.00986/0.00986 sec, 0.014177/0.014177 sec, 0.003022/0.003022 sec )
[LOG] Total clause size reduction: 77083 --> 1102 (2375 --> 32, 6608 --> 73, 12609 --> 155, 4630 --> 65, 5496 --> 80, 7667 --> 109, 896 --> 2, 16872 --> 275, 3488 --> 41, 2574 --> 46, 852 --> 2, 2110 --> 30, 7106 --> 76, 3735 --> 51, 1 --> 1, 2 --> 2, 8 --> 8, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 33 --> 33, 7 --> 7 )
[LOG] Average clause size reduction: 345.664 --> 4.9417 (395.833 --> 5.33333, 440.533 --> 4.86667, 450.321 --> 5.53571, 420.909 --> 5.90909, 422.769 --> 6.15385, 425.944 --> 6.05556, 298.667 --> 0.666667, 432.615 --> 7.05128, 387.556 --> 4.55556, 367.714 --> 6.57143, 284 --> 0.666667, 351.667 --> 5, 394.778 --> 4.22222, 373.5 --> 5.1, 1 --> 1, 1 --> 1, 1.6 --> 1.6, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1.75 --> 1.75 )
[LOG] Overall execution time: 2.18703 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.48 sec (Real time) / 2.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.17 sec (Real time) / 2.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.46 sec (Real time) / 6.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 483 28 0 1 455
Raw AIGER output size: aag 866 14 0 1 843
=====================  mult8.aag =====================
[LOG] Relation determinization time: 5.78827 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 479 new AND gates.
[LOG] Size before ABC: 568 AND gates.
[LOG] Size after ABC: 474 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.75778/6 sec (0.008681/0 sec, 0.007061/0 sec, 0.004747/0 sec, 0.042601/0 sec, 0.009014/0 sec, 0.016348/0 sec, 0.008473/0 sec, 0.023881/0 sec, 0.122836/0 sec, 0.039644/0 sec, 0.017816/0 sec, 0.086611/1 sec, 0.071465/0 sec, 0.119445/0 sec, 0.09265/0 sec, 0.039134/0 sec, 0.446065/0 sec, 0.587677/1 sec, 0.647164/1 sec, 0.440938/0 sec, 0.464832/0 sec, 0.436552/1 sec, 0.394429/0 sec, 0.462676/1 sec, 0.307456/0 sec, 0.302629/0 sec, 0.270136/1 sec, 0.12852/0 sec, 0.075747/0 sec, 0.038168/0 sec, 0.021129/0 sec, 0.02326/0 sec )
[LOG] Nr of iterations: 270 (5, 4, 4, 24, 4, 6, 4, 9, 33, 13, 6, 20, 25, 34, 31, 19, 1, 1, 3, 1, 1, 1, 1, 2, 1, 2, 2, 1, 3, 2, 1, 6 )
[LOG] Total clause computation time: 2.25682/1 sec (0.002087/0.002087 sec, 0.001017/0.001017 sec, 0.000432/0.000432 sec, 0.004963/0.004963 sec, 0.000754/0.000754 sec, 0.001836/0.001836 sec, 0.001022/0.001022 sec, 0.002327/0.002327 sec, 0.011521/0.011521 sec, 0.003404/0.003404 sec, 0.003031/0.003031 sec, 0.008551/0.008551 sec, 0.009824/0.009824 sec, 0.013507/0.013507 sec, 0.010894/0.010894 sec, 0.006822/0.006822 sec, 0.189269/0.189269 sec, 0.241489/0.241489 sec, 0.228426/0.228426 sec, 0.195268/0.195268 sec, 0.262623/0.262623 sec, 0.219425/0.219425 sec, 0.19247/0.19247 sec, 0.164319/0.164319 sec, 0.121461/0.121461 sec, 0.111716/0.111716 sec, 0.120773/0.120773 sec, 0.061859/0.061859 sec, 0.026246/0.026246 sec, 0.01879/0.01879 sec, 0.010773/0.010773 sec, 0.009925/0.009925 sec )
[LOG] Total clause minimization time: 3.37622/5 sec (0.002642/0.002642 sec, 0.002588/0.002588 sec, 0.001125/0.001125 sec, 0.033967/0.033967 sec, 0.003844/0.003844 sec, 0.009891/0.009891 sec, 0.002978/0.002978 sec, 0.016368/0.016368 sec, 0.10559/0.10559 sec, 0.031029/0.031029 sec, 0.009943/0.009943 sec, 0.071291/0.071291 sec, 0.055222/0.055222 sec, 0.097962/0.097962 sec, 0.074653/0.074653 sec, 0.024312/0.024312 sec, 0.252587/0.252587 sec, 0.343633/0.343633 sec, 0.415791/0.415791 sec, 0.243139/0.243139 sec, 0.199786/0.199786 sec, 0.213991/0.213991 sec, 0.199102/0.199102 sec, 0.295926/0.295926 sec, 0.183546/0.183546 sec, 0.18841/0.18841 sec, 0.147271/0.147271 sec, 0.064471/0.064471 sec, 0.047449/0.047449 sec, 0.01737/0.01737 sec, 0.00869/0.00869 sec, 0.011651/0.011651 sec )
[LOG] Total clause size reduction: 130925 --> 1450 (2512 --> 15, 1869 --> 17, 1857 --> 6, 14168 --> 148, 1833 --> 15, 3015 --> 35, 1800 --> 13, 4768 --> 52, 18912 --> 226, 7008 --> 90, 2905 --> 32, 10963 --> 144, 13728 --> 131, 18645 --> 208, 16860 --> 200, 10044 --> 80, 1 --> 1, 1 --> 1, 6 --> 6, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 5 --> 5, 2 --> 2, 1 --> 1, 9 --> 9 )
[LOG] Average clause size reduction: 484.907 --> 5.37037 (502.4 --> 3, 467.25 --> 4.25, 464.25 --> 1.5, 590.333 --> 6.16667, 458.25 --> 3.75, 502.5 --> 5.83333, 450 --> 3.25, 529.778 --> 5.77778, 573.091 --> 6.84848, 539.077 --> 6.92308, 484.167 --> 5.33333, 548.15 --> 7.2, 549.12 --> 5.24, 548.382 --> 6.11765, 543.871 --> 6.45161, 528.632 --> 4.21053, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1.5 --> 1.5 )
[LOG] Overall execution time: 5.79202 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 6.13 sec (Real time) / 6.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 18.18 sec (Real time) / 17.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 76.08 sec (Real time) / 75.91 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 636 32 0 1 604
Raw AIGER output size: aag 1110 16 0 1 1083
=====================  mult9.aag =====================
[LOG] Relation determinization time: 9.41614 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 635 new AND gates.
[LOG] Size before ABC: 715 AND gates.
[LOG] Size after ABC: 627 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.36736/9 sec (0.196912/0 sec, 0.049951/0 sec, 0.010875/0 sec, 0.009022/0 sec, 0.086429/0 sec, 0.125106/0 sec, 0.0159/0 sec, 0.022533/0 sec, 0.052317/0 sec, 0.023595/0 sec, 0.040583/0 sec, 0.110058/0 sec, 0.016534/0 sec, 0.134521/1 sec, 0.17291/0 sec, 0.148225/0 sec, 0.099813/0 sec, 0.059537/0 sec, 0.559739/1 sec, 0.699499/0 sec, 0.642833/1 sec, 0.76559/1 sec, 0.694698/0 sec, 0.733642/1 sec, 0.631589/1 sec, 0.542993/0 sec, 0.518846/1 sec, 0.499053/0 sec, 0.481203/1 sec, 0.409983/0 sec, 0.274454/1 sec, 0.281349/0 sec, 0.139293/0 sec, 0.058564/0 sec, 0.046266/0 sec, 0.012948/0 sec )
[LOG] Nr of iterations: 360 (74, 16, 2, 2, 24, 36, 4, 4, 12, 5, 8, 22, 3, 27, 33, 27, 19, 13, 5, 1, 1, 1, 1, 2, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2 )
[LOG] Total clause computation time: 3.44306/3 sec (0.019476/0.019476 sec, 0.004833/0.004833 sec, 0.002/0.002 sec, 0.001822/0.001822 sec, 0.008514/0.008514 sec, 0.013554/0.013554 sec, 0.002091/0.002091 sec, 0.001938/0.001938 sec, 0.004725/0.004725 sec, 0.001988/0.001988 sec, 0.005106/0.005106 sec, 0.009127/0.009127 sec, 0.003438/0.003438 sec, 0.012868/0.012868 sec, 0.0215/0.0215 sec, 0.019221/0.019221 sec, 0.010579/0.010579 sec, 0.007353/0.007353 sec, 0.217983/0.217983 sec, 0.292469/0.292469 sec, 0.254651/0.254651 sec, 0.301332/0.301332 sec, 0.254044/0.254044 sec, 0.23652/0.23652 sec, 0.249763/0.249763 sec, 0.288462/0.288462 sec, 0.243711/0.243711 sec, 0.230446/0.230446 sec, 0.209826/0.209826 sec, 0.141582/0.141582 sec, 0.146/0.146 sec, 0.114535/0.114535 sec, 0.058842/0.058842 sec, 0.030759/0.030759 sec, 0.018827/0.018827 sec, 0.003171/0.003171 sec )
[LOG] Total clause minimization time: 5.70331/6 sec (0.170368/0.170368 sec, 0.037921/0.037921 sec, 0.000761/0.000761 sec, 0.000843/0.000843 sec, 0.070925/0.070925 sec, 0.103556/0.103556 sec, 0.005996/0.005996 sec, 0.010926/0.010926 sec, 0.038677/0.038677 sec, 0.014059/0.014059 sec, 0.026112/0.026112 sec, 0.092135/0.092135 sec, 0.004618/0.004618 sec, 0.113383/0.113383 sec, 0.140263/0.140263 sec, 0.116368/0.116368 sec, 0.078545/0.078545 sec, 0.034619/0.034619 sec, 0.336864/0.336864 sec, 0.403235/0.403235 sec, 0.384876/0.384876 sec, 0.460907/0.460907 sec, 0.437581/0.437581 sec, 0.493995/0.493995 sec, 0.377324/0.377324 sec, 0.250747/0.250747 sec, 0.272147/0.272147 sec, 0.265832/0.265832 sec, 0.268713/0.268713 sec, 0.264858/0.264858 sec, 0.125832/0.125832 sec, 0.163985/0.163985 sec, 0.077657/0.077657 sec, 0.025624/0.025624 sec, 0.025366/0.025366 sec, 0.007695/0.007695 sec )
[LOG] Total clause size reduction: 233674 --> 2567 (57232 --> 600, 11685 --> 113, 775 --> 1, 771 --> 1, 17526 --> 207, 26530 --> 314, 2265 --> 19, 2253 --> 20, 8206 --> 89, 2956 --> 38, 5152 --> 51, 15372 --> 194, 1454 --> 12, 18720 --> 225, 22944 --> 275, 18538 --> 216, 12780 --> 106, 8484 --> 55, 5 --> 5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 4 --> 4, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 649.094 --> 7.13056 (773.405 --> 8.10811, 730.312 --> 7.0625, 387.5 --> 0.5, 385.5 --> 0.5, 730.25 --> 8.625, 736.944 --> 8.72222, 566.25 --> 4.75, 563.25 --> 5, 683.833 --> 7.41667, 591.2 --> 7.6, 644 --> 6.375, 698.727 --> 8.81818, 484.667 --> 4, 693.333 --> 8.33333, 695.273 --> 8.33333, 686.593 --> 8, 672.632 --> 5.57895, 652.615 --> 4.23077, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 9.42259 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 9.80 sec (Real time) / 9.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 134.26 sec (Real time) / 131.23 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1486.02 sec (Real time) / 1484.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 36 0 1 759
Raw AIGER output size: aag 1422 18 0 1 1394
=====================  mult10.aag =====================
[LOG] Relation determinization time: 40.3946 sec CPU time.
[LOG] Relation determinization time: 41 sec real time.
[LOG] Final circuit size: 777 new AND gates.
[LOG] Size before ABC: 910 AND gates.
[LOG] Size after ABC: 769 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 40.3208/40 sec (0.020237/0 sec, 0.024738/0 sec, 0.033069/0 sec, 0.012711/0 sec, 0.05779/0 sec, 0.095665/0 sec, 0.010165/0 sec, 0.034821/0 sec, 0.194401/0 sec, 0.077191/0 sec, 0.163177/1 sec, 0.011674/0 sec, 0.431728/0 sec, 1.00578/1 sec, 0.118329/0 sec, 0.159885/0 sec, 0.335891/1 sec, 0.100657/0 sec, 0.052706/0 sec, 0.121809/0 sec, 2.61936/3 sec, 2.65058/2 sec, 2.79441/3 sec, 3.6047/4 sec, 3.27478/3 sec, 3.24243/3 sec, 2.62812/3 sec, 2.75863/3 sec, 2.21536/2 sec, 3.01025/3 sec, 2.66746/2 sec, 2.62738/3 sec, 1.62179/2 sec, 0.70716/0 sec, 0.259522/1 sec, 0.235546/0 sec, 0.070039/0 sec, 0.106598/0 sec, 0.089225/0 sec, 0.074974/0 sec )
[LOG] Nr of iterations: 410 (5, 5, 10, 2, 14, 22, 2, 8, 26, 10, 27, 3, 44, 82, 12, 19, 39, 22, 7, 19, 1, 1, 2, 1, 1, 2, 1, 1, 1, 2, 2, 1, 2, 2, 1, 2, 2, 2, 2, 3 )
[LOG] Total clause computation time: 16.0477/20 sec (0.004625/0.004625 sec, 0.002942/0.002942 sec, 0.006614/0.006614 sec, 0.002387/0.002387 sec, 0.008797/0.008797 sec, 0.009336/0.009336 sec, 0.000603/0.000603 sec, 0.003009/0.003009 sec, 0.015242/0.015242 sec, 0.005097/0.005097 sec, 0.014865/0.014865 sec, 0.000834/0.000834 sec, 0.03111/0.03111 sec, 0.0628/0.0628 sec, 0.011048/0.011048 sec, 0.019212/0.019212 sec, 0.031128/0.031128 sec, 0.012957/0.012957 sec, 0.009435/0.009435 sec, 0.014317/0.014317 sec, 1.02162/1.02162 sec, 1.01187/1.01187 sec, 1.13644/1.13644 sec, 1.6558/1.6558 sec, 1.50092/1.50092 sec, 1.14211/1.14211 sec, 1.2675/1.2675 sec, 1.3245/1.3245 sec, 1.11771/1.11771 sec, 0.995873/0.995873 sec, 1.01303/1.01303 sec, 1.43512/1.43512 sec, 0.636439/0.636439 sec, 0.138875/0.138875 sec, 0.095295/0.095295 sec, 0.115321/0.115321 sec, 0.028638/0.028638 sec, 0.041619/0.041619 sec, 0.052175/0.052175 sec, 0.0505/0.0505 sec )
[LOG] Total clause minimization time: 23.9735/20 sec (0.00903/0.00903 sec, 0.014995/0.014995 sec, 0.019652/0.019652 sec, 0.003211/0.003211 sec, 0.041879/0.041879 sec, 0.077353/0.077353 sec, 0.000932/0.000932 sec, 0.024518/0.024518 sec, 0.170541/0.170541 sec, 0.06446/0.06446 sec, 0.140135/0.140135 sec, 0.001615/0.001615 sec, 0.391901/0.391901 sec, 0.931387/0.931387 sec, 0.094266/0.094266 sec, 0.12834/0.12834 sec, 0.290806/0.290806 sec, 0.071967/0.071967 sec, 0.026674/0.026674 sec, 0.088553/0.088553 sec, 1.58845/1.58845 sec, 1.63403/1.63403 sec, 1.653/1.653 sec, 1.94295/1.94295 sec, 1.76856/1.76856 sec, 2.09208/2.09208 sec, 1.35527/1.35527 sec, 1.43001/1.43001 sec, 1.0923/1.0923 sec, 2.00733/2.00733 sec, 1.64967/1.64967 sec, 1.18827/1.18827 sec, 0.980846/0.980846 sec, 0.56502/0.56502 sec, 0.160886/0.160886 sec, 0.116181/0.116181 sec, 0.038016/0.038016 sec, 0.06183/0.06183 sec, 0.034459/0.034459 sec, 0.022077/0.022077 sec )
[LOG] Total clause size reduction: 336394 --> 3292 (3968 --> 30, 3956 --> 34, 8865 --> 59, 981 --> 1, 12701 --> 105, 20391 --> 168, 968 --> 1, 6748 --> 67, 23975 --> 267, 8568 --> 84, 24674 --> 253, 1890 --> 3, 40420 --> 424, 75492 --> 870, 10219 --> 107, 16650 --> 136, 34960 --> 368, 19173 --> 131, 5454 --> 26, 16308 --> 125, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 4 --> 4 )
[LOG] Average clause size reduction: 820.473 --> 8.02927 (793.6 --> 6, 791.2 --> 6.8, 886.5 --> 5.9, 490.5 --> 0.5, 907.214 --> 7.5, 926.864 --> 7.63636, 484 --> 0.5, 843.5 --> 8.375, 922.115 --> 10.2692, 856.8 --> 8.4, 913.852 --> 9.37037, 630 --> 1, 918.636 --> 9.63636, 920.634 --> 10.6098, 851.583 --> 8.91667, 876.316 --> 7.15789, 896.41 --> 9.4359, 871.5 --> 5.95455, 779.143 --> 3.71429, 858.316 --> 6.57895, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 40.4015 sec CPU time.
[LOG] Overall execution time: 41 sec real time.
Synthesis time: 40.97 sec (Real time) / 40.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 644.46 sec (Real time) / 632.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1776.79 sec (Real time) / 1775.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1004 40 0 1 964
Raw AIGER output size: aag 1773 20 0 1 1741
=====================  mult11.aag =====================
[LOG] Relation determinization time: 19.9369 sec CPU time.
[LOG] Relation determinization time: 20 sec real time.
[LOG] Final circuit size: 937 new AND gates.
[LOG] Size before ABC: 1046 AND gates.
[LOG] Size after ABC: 929 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 19.8856/20 sec (0.023135/0 sec, 0.10859/0 sec, 0.05646/0 sec, 0.026038/0 sec, 0.141379/0 sec, 0.04848/1 sec, 0.014679/0 sec, 0.276346/0 sec, 0.021373/0 sec, 0.035626/0 sec, 0.047055/0 sec, 0.143927/0 sec, 0.013496/0 sec, 0.090345/0 sec, 0.033026/0 sec, 0.155511/0 sec, 0.119724/0 sec, 0.181957/1 sec, 0.218576/0 sec, 0.177668/0 sec, 0.21392/0 sec, 0.022088/0 sec, 1.20116/2 sec, 1.33744/1 sec, 1.46104/1 sec, 1.35458/2 sec, 1.76755/1 sec, 1.38767/2 sec, 1.2401/1 sec, 0.985457/1 sec, 0.883917/1 sec, 0.995273/1 sec, 0.920352/1 sec, 0.764707/1 sec, 0.748172/0 sec, 0.629725/1 sec, 0.738447/1 sec, 0.484278/0 sec, 0.34287/1 sec, 0.208322/0 sec, 0.125542/0 sec, 0.09183/0 sec, 0.027122/0 sec, 0.020624/0 sec )
[LOG] Nr of iterations: 343 (5, 29, 15, 4, 30, 10, 3, 46, 4, 6, 7, 18, 2, 8, 4, 16, 15, 17, 22, 24, 27, 2, 2, 2, 2, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 2, 2, 1, 1 )
[LOG] Total clause computation time: 8.00792/10 sec (0.005429/0.005429 sec, 0.013517/0.013517 sec, 0.008499/0.008499 sec, 0.003851/0.003851 sec, 0.00927/0.00927 sec, 0.003294/0.003294 sec, 0.00323/0.00323 sec, 0.017532/0.017532 sec, 0.001626/0.001626 sec, 0.002875/0.002875 sec, 0.003251/0.003251 sec, 0.008483/0.008483 sec, 0.001023/0.001023 sec, 0.003363/0.003363 sec, 0.001866/0.001866 sec, 0.007393/0.007393 sec, 0.009186/0.009186 sec, 0.006817/0.006817 sec, 0.010822/0.010822 sec, 0.012333/0.012333 sec, 0.017101/0.017101 sec, 0.002107/0.002107 sec, 0.355139/0.355139 sec, 0.554413/0.554413 sec, 0.515236/0.515236 sec, 0.605613/0.605613 sec, 0.641153/0.641153 sec, 0.693941/0.693941 sec, 0.548653/0.548653 sec, 0.412802/0.412802 sec, 0.456446/0.456446 sec, 0.472196/0.472196 sec, 0.490679/0.490679 sec, 0.314578/0.314578 sec, 0.376207/0.376207 sec, 0.313043/0.313043 sec, 0.456421/0.456421 sec, 0.226707/0.226707 sec, 0.162128/0.162128 sec, 0.111027/0.111027 sec, 0.065206/0.065206 sec, 0.067728/0.067728 sec, 0.012642/0.012642 sec, 0.003092/0.003092 sec )
[LOG] Total clause minimization time: 11.5788/10 sec (0.010615/0.010615 sec, 0.088479/0.088479 sec, 0.041059/0.041059 sec, 0.01483/0.01483 sec, 0.124895/0.124895 sec, 0.037211/0.037211 sec, 0.003409/0.003409 sec, 0.250154/0.250154 sec, 0.010343/0.010343 sec, 0.022961/0.022961 sec, 0.034263/0.034263 sec, 0.125521/0.125521 sec, 0.002438/0.002438 sec, 0.07664/0.07664 sec, 0.020333/0.020333 sec, 0.13777/0.13777 sec, 0.09875/0.09875 sec, 0.163154/0.163154 sec, 0.195761/0.195761 sec, 0.151609/0.151609 sec, 0.183548/0.183548 sec, 0.005335/0.005335 sec, 0.840373/0.840373 sec, 0.778608/0.778608 sec, 0.941298/0.941298 sec, 0.744599/0.744599 sec, 1.12224/1.12224 sec, 0.689099/0.689099 sec, 0.68699/0.68699 sec, 0.568496/0.568496 sec, 0.423474/0.423474 sec, 0.519438/0.519438 sec, 0.426038/0.426038 sec, 0.446601/0.446601 sec, 0.368328/0.368328 sec, 0.313313/0.313313 sec, 0.278811/0.278811 sec, 0.254453/0.254453 sec, 0.177499/0.177499 sec, 0.093943/0.093943 sec, 0.05737/0.05737 sec, 0.021318/0.021318 sec, 0.012056/0.012056 sec, 0.015382/0.015382 sec )
[LOG] Total clause size reduction: 318398 --> 2769 (4560 --> 19, 31836 --> 220, 15848 --> 108, 3384 --> 28, 32480 --> 300, 10044 --> 93, 2226 --> 6, 49905 --> 492, 3309 --> 23, 5480 --> 45, 6558 --> 63, 18513 --> 212, 1084 --> 1, 7539 --> 85, 3222 --> 21, 16050 --> 136, 14896 --> 133, 16912 --> 167, 22134 --> 208, 24150 --> 179, 27196 --> 200, 1043 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 928.274 --> 8.07289 (912 --> 3.8, 1097.79 --> 7.58621, 1056.53 --> 7.2, 846 --> 7, 1082.67 --> 10, 1004.4 --> 9.3, 742 --> 2, 1084.89 --> 10.6957, 827.25 --> 5.75, 913.333 --> 7.5, 936.857 --> 9, 1028.5 --> 11.7778, 542 --> 0.5, 942.375 --> 10.625, 805.5 --> 5.25, 1003.12 --> 8.5, 993.067 --> 8.86667, 994.824 --> 9.82353, 1006.09 --> 9.45455, 1006.25 --> 7.45833, 1007.26 --> 7.40741, 521.5 --> 0.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 19.944 sec CPU time.
[LOG] Overall execution time: 20 sec real time.
Synthesis time: 20.40 sec (Real time) / 20.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 8352.35 sec (Real time) / 8265.85 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10000.00 sec (Real time) / 9976.76 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1151 44 0 1 1107
Raw AIGER output size: aag 2080 22 0 1 2044
=====================  mult12.aag =====================
[LOG] Relation determinization time: 78.8298 sec CPU time.
[LOG] Relation determinization time: 80 sec real time.
[LOG] Final circuit size: 1163 new AND gates.
[LOG] Size before ABC: 1317 AND gates.
[LOG] Size after ABC: 1154 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 78.6291/79 sec (0.041722/0 sec, 0.207044/0 sec, 0.048443/0 sec, 0.0915/0 sec, 0.025047/0 sec, 0.102163/0 sec, 0.126771/1 sec, 0.035126/0 sec, 0.055008/0 sec, 0.047704/0 sec, 1.30339/1 sec, 0.081893/0 sec, 0.138516/0 sec, 0.055031/0 sec, 0.339815/1 sec, 0.346913/0 sec, 0.90135/1 sec, 0.117129/0 sec, 0.243599/0 sec, 0.115845/0 sec, 0.074171/1 sec, 0.214266/0 sec, 0.073261/0 sec, 0.46166/0 sec, 3.84021/4 sec, 4.43955/5 sec, 4.99887/5 sec, 5.15804/5 sec, 5.30854/5 sec, 7.64724/8 sec, 6.81374/7 sec, 6.61954/6 sec, 4.6166/5 sec, 5.06176/5 sec, 3.74394/4 sec, 2.41149/2 sec, 3.33714/4 sec, 2.92116/2 sec, 1.79907/2 sec, 1.299/2 sec, 0.608266/0 sec, 0.528038/1 sec, 0.458884/0 sec, 0.433841/1 sec, 0.382862/0 sec, 0.314121/0 sec, 0.345348/1 sec, 0.294478/0 sec )
[LOG] Nr of iterations: 387 (11, 34, 7, 14, 3, 12, 12, 5, 5, 5, 82, 6, 9, 5, 17, 16, 46, 4, 13, 6, 3, 13, 4, 17, 4, 2, 1, 2, 1, 2, 2, 2, 1, 1, 2, 1, 1, 1, 1, 1, 2, 1, 1, 1, 1, 2, 2, 3 )
[LOG] Total clause computation time: 30.2722/33 sec (0.006931/0.006931 sec, 0.032348/0.032348 sec, 0.006937/0.006937 sec, 0.013578/0.013578 sec, 0.00284/0.00284 sec, 0.011248/0.011248 sec, 0.012757/0.012757 sec, 0.00448/0.00448 sec, 0.006135/0.006135 sec, 0.005285/0.005285 sec, 0.111899/0.111899 sec, 0.005991/0.005991 sec, 0.011104/0.011104 sec, 0.005032/0.005032 sec, 0.021408/0.021408 sec, 0.02037/0.02037 sec, 0.077071/0.077071 sec, 0.011165/0.011165 sec, 0.021746/0.021746 sec, 0.015426/0.015426 sec, 0.011273/0.011273 sec, 0.021049/0.021049 sec, 0.0098/0.0098 sec, 0.03993/0.03993 sec, 1.3592/1.3592 sec, 1.51078/1.51078 sec, 1.68586/1.68586 sec, 1.91918/1.91918 sec, 2.93208/2.93208 sec, 3.09508/3.09508 sec, 2.21639/2.21639 sec, 1.85851/1.85851 sec, 2.09799/2.09799 sec, 1.65723/1.65723 sec, 1.24691/1.24691 sec, 1.07972/1.07972 sec, 1.1534/1.1534 sec, 1.7577/1.7577 sec, 1.11106/1.11106 sec, 0.664242/0.664242 sec, 0.413564/0.413564 sec, 0.391782/0.391782 sec, 0.360336/0.360336 sec, 0.336887/0.336887 sec, 0.314736/0.314736 sec, 0.270702/0.270702 sec, 0.292934/0.292934 sec, 0.060148/0.060148 sec )
[LOG] Total clause minimization time: 47.4433/44 sec (0.021393/0.021393 sec, 0.160471/0.160471 sec, 0.027099/0.027099 sec, 0.060642/0.060642 sec, 0.005462/0.005462 sec, 0.074105/0.074105 sec, 0.098108/0.098108 sec, 0.012277/0.012277 sec, 0.03086/0.03086 sec, 0.023462/0.023462 sec, 1.16859/1.16859 sec, 0.052338/0.052338 sec, 0.102775/0.102775 sec, 0.024988/0.024988 sec, 0.290984/0.290984 sec, 0.295729/0.295729 sec, 0.791891/0.791891 sec, 0.067293/0.067293 sec, 0.183869/0.183869 sec, 0.059774/0.059774 sec, 0.024018/0.024018 sec, 0.153725/0.153725 sec, 0.019874/0.019874 sec, 0.375587/0.375587 sec, 2.46057/2.46057 sec, 2.91453/2.91453 sec, 3.2958/3.2958 sec, 3.2284/3.2284 sec, 2.36179/2.36179 sec, 4.53974/4.53974 sec, 4.5825/4.5825 sec, 4.74979/4.74979 sec, 2.5039/2.5039 sec, 3.39115/3.39115 sec, 2.48284/2.48284 sec, 1.3219/1.3219 sec, 2.1722/2.1722 sec, 1.15367/1.15367 sec, 0.676704/0.676704 sec, 0.62165/0.62165 sec, 0.185748/0.185748 sec, 0.126376/0.126376 sec, 0.090543/0.090543 sec, 0.089042/0.089042 sec, 0.061259/0.061259 sec, 0.035563/0.035563 sec, 0.044462/0.044462 sec, 0.227909/0.227909 sec )
[LOG] Total clause size reduction: 443539 --> 3595 (14150 --> 50, 46530 --> 292, 8442 --> 50, 18239 --> 113, 2788 --> 10, 15290 --> 94, 15257 --> 114, 5532 --> 20, 5516 --> 45, 5492 --> 44, 110970 --> 1135, 6830 --> 59, 10888 --> 120, 5416 --> 39, 21616 --> 212, 20205 --> 180, 60390 --> 578, 4005 --> 35, 15984 --> 141, 6640 --> 50, 2646 --> 16, 15792 --> 72, 3939 --> 4, 20944 --> 84, 4 --> 4, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 1146.1 --> 9.28941 (1286.36 --> 4.54545, 1368.53 --> 8.58824, 1206 --> 7.14286, 1302.79 --> 8.07143, 929.333 --> 3.33333, 1274.17 --> 7.83333, 1271.42 --> 9.5, 1106.4 --> 4, 1103.2 --> 9, 1098.4 --> 8.8, 1353.29 --> 13.8415, 1138.33 --> 9.83333, 1209.78 --> 13.3333, 1083.2 --> 7.8, 1271.53 --> 12.4706, 1262.81 --> 11.25, 1312.83 --> 12.5652, 1001.25 --> 8.75, 1229.54 --> 10.8462, 1106.67 --> 8.33333, 882 --> 5.33333, 1214.77 --> 5.53846, 984.75 --> 1, 1232 --> 4.94118, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 78.8413 sec CPU time.
[LOG] Overall execution time: 80 sec real time.
Synthesis time: 79.70 sec (Real time) / 79.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9908.43 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9979.56 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1427 48 0 1 1379
Raw AIGER output size: aag 2581 24 0 1 2542
=====================  mult13.aag =====================
[LOG] Relation determinization time: 95.0716 sec CPU time.
[LOG] Relation determinization time: 96 sec real time.
[LOG] Final circuit size: 1300 new AND gates.
[LOG] Size before ABC: 1452 AND gates.
[LOG] Size after ABC: 1288 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 94.9774/95 sec (0.032029/0 sec, 0.052923/0 sec, 0.100228/0 sec, 0.102609/0 sec, 0.068306/0 sec, 0.035671/0 sec, 0.08924/0 sec, 0.050267/0 sec, 0.074402/0 sec, 0.022002/0 sec, 0.232681/1 sec, 0.202279/0 sec, 0.27897/0 sec, 0.097559/0 sec, 0.2266/0 sec, 0.360945/1 sec, 0.023176/0 sec, 0.084007/0 sec, 0.203148/0 sec, 0.362441/1 sec, 0.078761/0 sec, 0.044178/0 sec, 0.752329/0 sec, 0.036141/0 sec, 0.041365/0 sec, 0.700442/1 sec, 4.28057/4 sec, 4.34892/5 sec, 4.87617/5 sec, 5.22149/5 sec, 6.18972/6 sec, 5.56887/6 sec, 6.7481/6 sec, 4.95543/5 sec, 6.29006/7 sec, 5.84639/6 sec, 7.10164/7 sec, 3.82715/4 sec, 4.71201/4 sec, 4.85905/5 sec, 2.64195/3 sec, 3.13954/3 sec, 1.84669/2 sec, 1.99718/2 sec, 1.44036/1 sec, 1.03754/1 sec, 1.01415/1 sec, 0.772897/1 sec, 0.562516/1 sec, 0.437373/0 sec, 0.493891/1 sec, 0.415029/0 sec )
[LOG] Nr of iterations: 406 (9, 10, 18, 20, 10, 5, 14, 9, 10, 3, 22, 10, 23, 10, 15, 22, 2, 8, 16, 21, 7, 3, 59, 3, 3, 32, 4, 1, 2, 1, 2, 1, 2, 1, 2, 1, 2, 1, 2, 2, 1, 2, 1, 2, 1, 1, 2, 1, 2, 1, 1, 3 )
[LOG] Total clause computation time: 39.0198/41 sec (0.00368/0.00368 sec, 0.004634/0.004634 sec, 0.008465/0.008465 sec, 0.009251/0.009251 sec, 0.004583/0.004583 sec, 0.002797/0.002797 sec, 0.008067/0.008067 sec, 0.00547/0.00547 sec, 0.007336/0.007336 sec, 0.004002/0.004002 sec, 0.013681/0.013681 sec, 0.005176/0.005176 sec, 0.015075/0.015075 sec, 0.005515/0.005515 sec, 0.011756/0.011756 sec, 0.017459/0.017459 sec, 0.001136/0.001136 sec, 0.007024/0.007024 sec, 0.009736/0.009736 sec, 0.017439/0.017439 sec, 0.006295/0.006295 sec, 0.004743/0.004743 sec, 0.044529/0.044529 sec, 0.006802/0.006802 sec, 0.00787/0.00787 sec, 0.029556/0.029556 sec, 0.939635/0.939635 sec, 1.73764/1.73764 sec, 2.06596/2.06596 sec, 2.53148/2.53148 sec, 2.09215/2.09215 sec, 2.47613/2.47613 sec, 2.13717/2.13717 sec, 2.32197/2.32197 sec, 2.49672/2.49672 sec, 2.29558/2.29558 sec, 2.0148/2.0148 sec, 1.909/1.909 sec, 1.87251/1.87251 sec, 1.8461/1.8461 sec, 1.39922/1.39922 sec, 1.90394/1.90394 sec, 1.21017/1.21017 sec, 1.28251/1.28251 sec, 0.857765/0.857765 sec, 0.821993/0.821993 sec, 0.626955/0.626955 sec, 0.599706/0.599706 sec, 0.471788/0.471788 sec, 0.381282/0.381282 sec, 0.411441/0.411441 sec, 0.05408/0.05408 sec )
[LOG] Total clause minimization time: 55.4361/52 sec (0.017704/0.017704 sec, 0.038877/0.038877 sec, 0.082213/0.082213 sec, 0.083586/0.083586 sec, 0.052885/0.052885 sec, 0.021926/0.021926 sec, 0.070065/0.070065 sec, 0.033655/0.033655 sec, 0.055145/0.055145 sec, 0.006293/0.006293 sec, 0.207975/0.207975 sec, 0.184943/0.184943 sec, 0.250619/0.250619 sec, 0.077905/0.077905 sec, 0.200731/0.200731 sec, 0.326921/0.326921 sec, 0.006038/0.006038 sec, 0.061194/0.061194 sec, 0.177961/0.177961 sec, 0.32715/0.32715 sec, 0.055125/0.055125 sec, 0.020559/0.020559 sec, 0.688959/0.688959 sec, 0.009709/0.009709 sec, 0.012343/0.012343 sec, 0.649125/0.649125 sec, 3.33212/3.33212 sec, 2.60469/2.60469 sec, 2.80391/2.80391 sec, 2.68376/2.68376 sec, 4.09131/4.09131 sec, 3.08614/3.08614 sec, 4.60386/4.60386 sec, 2.62701/2.62701 sec, 3.78725/3.78725 sec, 3.54509/3.54509 sec, 5.08106/5.08106 sec, 1.91253/1.91253 sec, 2.83397/2.83397 sec, 3.00779/3.00779 sec, 1.23795/1.23795 sec, 1.2303/1.2303 sec, 0.631197/0.631197 sec, 0.709481/0.709481 sec, 0.576901/0.576901 sec, 0.210106/0.210106 sec, 0.381839/0.381839 sec, 0.16813/0.16813 sec, 0.084874/0.084874 sec, 0.051512/0.051512 sec, 0.077664/0.077664 sec, 0.356035/0.356035 sec )
[LOG] Total clause size reduction: 506214 --> 3656 (12512 --> 39, 14049 --> 88, 26469 --> 152, 29507 --> 167, 13896 --> 88, 6160 --> 46, 19981 --> 129, 12264 --> 65, 13752 --> 84, 3040 --> 10, 31857 --> 281, 13617 --> 138, 33154 --> 299, 13500 --> 103, 20958 --> 204, 31353 --> 270, 1485 --> 1, 10346 --> 68, 22125 --> 174, 29420 --> 264, 8796 --> 58, 2918 --> 21, 84448 --> 596, 2904 --> 12, 2896 --> 14, 44764 --> 242, 4 --> 4, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 1246.83 --> 9.00493 (1390.22 --> 4.33333, 1404.9 --> 8.8, 1470.5 --> 8.44444, 1475.35 --> 8.35, 1389.6 --> 8.8, 1232 --> 9.2, 1427.21 --> 9.21429, 1362.67 --> 7.22222, 1375.2 --> 8.4, 1013.33 --> 3.33333, 1448.05 --> 12.7727, 1361.7 --> 13.8, 1441.48 --> 13, 1350 --> 10.3, 1397.2 --> 13.6, 1425.14 --> 12.2727, 742.5 --> 0.5, 1293.25 --> 8.5, 1382.81 --> 10.875, 1400.95 --> 12.5714, 1256.57 --> 8.28571, 972.667 --> 7, 1431.32 --> 10.1017, 968 --> 4, 965.333 --> 4.66667, 1398.88 --> 7.5625, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 95.0818 sec CPU time.
[LOG] Overall execution time: 96 sec real time.
Synthesis time: 95.85 sec (Real time) / 95.58 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9908.05 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9974.64 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1572 52 0 1 1520
Raw AIGER output size: aag 2860 26 0 1 2820
=====================  mult14.aag =====================
[LOG] Relation determinization time: 277.479 sec CPU time.
[LOG] Relation determinization time: 279 sec real time.
[LOG] Final circuit size: 1548 new AND gates.
[LOG] Size before ABC: 1768 AND gates.
[LOG] Size after ABC: 1542 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 277.271/278 sec (0.030473/0 sec, 0.305287/0 sec, 0.207021/0 sec, 0.393427/1 sec, 0.044742/0 sec, 0.323728/0 sec, 0.077607/0 sec, 0.210491/0 sec, 0.40741/1 sec, 0.123778/0 sec, 0.795124/1 sec, 0.456405/0 sec, 0.034201/0 sec, 0.302589/1 sec, 0.037165/0 sec, 0.477097/0 sec, 0.515569/1 sec, 1.30949/1 sec, 0.619662/1 sec, 0.149222/0 sec, 1.84101/2 sec, 0.094065/0 sec, 0.32301/0 sec, 0.34055/0 sec, 0.066139/0 sec, 0.219584/1 sec, 0.295247/0 sec, 1.3903/1 sec, 10.519/11 sec, 16.7199/17 sec, 14.3129/14 sec, 16.394/16 sec, 13.3132/14 sec, 18.3988/18 sec, 18.1978/18 sec, 15.3903/16 sec, 25.737/26 sec, 13.7064/13 sec, 22.931/23 sec, 13.6084/14 sec, 11.0548/11 sec, 11.7036/12 sec, 9.4773/9 sec, 9.59587/10 sec, 6.63816/7 sec, 4.06901/4 sec, 3.02245/3 sec, 2.78554/3 sec, 1.40017/1 sec, 1.09563/1 sec, 1.18097/1 sec, 1.11589/1 sec, 0.858643/1 sec, 0.856729/1 sec, 0.880664/1 sec, 0.915964/1 sec )
[LOG] Nr of iterations: 542 (5, 38, 19, 35, 4, 30, 7, 14, 27, 9, 41, 23, 2, 10, 2, 21, 18, 46, 21, 6, 54, 4, 16, 18, 4, 9, 3, 13, 2, 1, 2, 3, 1, 1, 2, 1, 2, 1, 2, 1, 1, 1, 1, 2, 1, 1, 2, 1, 2, 1, 2, 2, 2, 1, 1, 3 )
[LOG] Total clause computation time: 110.734/110 sec (0.003366/0.003366 sec, 0.031775/0.031775 sec, 0.023627/0.023627 sec, 0.042382/0.042382 sec, 0.008259/0.008259 sec, 0.040811/0.040811 sec, 0.012644/0.012644 sec, 0.023253/0.023253 sec, 0.033856/0.033856 sec, 0.015773/0.015773 sec, 0.06115/0.06115 sec, 0.032376/0.032376 sec, 0.00359/0.00359 sec, 0.012958/0.012958 sec, 0.00235/0.00235 sec, 0.030739/0.030739 sec, 0.033518/0.033518 sec, 0.084968/0.084968 sec, 0.040857/0.040857 sec, 0.015799/0.015799 sec, 0.092246/0.092246 sec, 0.009653/0.009653 sec, 0.032307/0.032307 sec, 0.035245/0.035245 sec, 0.007493/0.007493 sec, 0.020902/0.020902 sec, 0.008894/0.008894 sec, 0.03509/0.03509 sec, 3.46318/3.46318 sec, 4.51448/4.51448 sec, 6.07963/6.07963 sec, 5.33719/5.33719 sec, 5.86399/5.86399 sec, 8.87108/8.87108 sec, 4.9802/4.9802 sec, 5.6294/5.6294 sec, 7.89194/7.89194 sec, 6.31808/6.31808 sec, 7.50966/7.50966 sec, 5.70667/5.70667 sec, 6.29926/6.29926 sec, 6.18554/6.18554 sec, 4.76768/4.76768 sec, 3.39445/3.39445 sec, 4.33516/4.33516 sec, 2.59917/2.59917 sec, 1.80574/1.80574 sec, 1.87508/1.87508 sec, 1.14821/1.14821 sec, 0.892274/0.892274 sec, 1.00063/1.00063 sec, 1.00747/1.00747 sec, 0.727659/0.727659 sec, 0.763628/0.763628 sec, 0.787141/0.787141 sec, 0.184034/0.184034 sec )
[LOG] Total clause minimization time: 165.31/167 sec (0.013469/0.013469 sec, 0.25931/0.25931 sec, 0.1603/0.1603 sec, 0.334875/0.334875 sec, 0.016569/0.016569 sec, 0.265524/0.265524 sec, 0.045124/0.045124 sec, 0.166754/0.166754 sec, 0.348174/0.348174 sec, 0.083304/0.083304 sec, 0.710161/0.710161 sec, 0.399271/0.399271 sec, 0.003004/0.003004 sec, 0.257148/0.257148 sec, 0.003027/0.003027 sec, 0.418345/0.418345 sec, 0.447973/0.447973 sec, 1.19/1.19 sec, 0.542852/0.542852 sec, 0.091659/0.091659 sec, 1.70533/1.70533 sec, 0.036539/0.036539 sec, 0.24034/0.24034 sec, 0.253818/0.253818 sec, 0.013252/0.013252 sec, 0.141703/0.141703 sec, 0.236504/0.236504 sec, 1.30562/1.30562 sec, 7.02275/7.02275 sec, 12.1913/12.1913 sec, 8.21517/8.21517 sec, 11.0387/11.0387 sec, 7.43796/7.43796 sec, 9.51584/9.51584 sec, 13.2036/13.2036 sec, 9.74443/9.74443 sec, 17.8324/17.8324 sec, 7.3778/7.3778 sec, 15.4103/15.4103 sec, 7.89029/7.89029 sec, 4.74455/4.74455 sec, 5.50399/5.50399 sec, 4.69757/4.69757 sec, 6.18829/6.18829 sec, 2.29242/2.29242 sec, 1.46125/1.46125 sec, 1.21013/1.21013 sec, 0.901969/0.901969 sec, 0.244687/0.244687 sec, 0.196369/0.196369 sec, 0.174694/0.174694 sec, 0.102224/0.102224 sec, 0.123874/0.123874 sec, 0.086156/0.086156 sec, 0.086909/0.086909 sec, 0.724621/0.724621 sec )
[LOG] Total clause size reduction: 864879 --> 6237 (7584 --> 26, 70041 --> 361, 34002 --> 199, 64090 --> 425, 5622 --> 26, 54230 --> 364, 11202 --> 67, 24219 --> 189, 48282 --> 376, 14800 --> 110, 73880 --> 627, 40546 --> 338, 1837 --> 1, 16470 --> 145, 1827 --> 1, 36460 --> 292, 30906 --> 275, 81495 --> 673, 36160 --> 308, 9020 --> 47, 95347 --> 743, 5376 --> 26, 26835 --> 186, 30345 --> 194, 5340 --> 12, 14184 --> 95, 3540 --> 5, 21192 --> 79, 2 --> 2, 1 --> 1, 3 --> 3, 5 --> 5, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 1595.72 --> 11.5074 (1516.8 --> 5.2, 1843.18 --> 9.5, 1789.58 --> 10.4737, 1831.14 --> 12.1429, 1405.5 --> 6.5, 1807.67 --> 12.1333, 1600.29 --> 9.57143, 1729.93 --> 13.5, 1788.22 --> 13.9259, 1644.44 --> 12.2222, 1801.95 --> 15.2927, 1762.87 --> 14.6957, 918.5 --> 0.5, 1647 --> 14.5, 913.5 --> 0.5, 1736.19 --> 13.9048, 1717 --> 15.2778, 1771.63 --> 14.6304, 1721.9 --> 14.6667, 1503.33 --> 7.83333, 1765.69 --> 13.7593, 1344 --> 6.5, 1677.19 --> 11.625, 1685.83 --> 10.7778, 1335 --> 3, 1576 --> 10.5556, 1180 --> 1.66667, 1630.15 --> 6.07692, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1.66667 --> 1.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 277.492 sec CPU time.
[LOG] Overall execution time: 279 sec real time.
Synthesis time: 278.88 sec (Real time) / 278.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9910.94 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9975.84 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 1904 56 0 1 1848
Raw AIGER output size: aag 3446 28 0 1 3396
=====================  mult15.aag =====================
[LOG] Relation determinization time: 185.985 sec CPU time.
[LOG] Relation determinization time: 187 sec real time.
[LOG] Final circuit size: 1723 new AND gates.
[LOG] Size before ABC: 1921 AND gates.
[LOG] Size after ABC: 1717 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 185.737/186 sec (0.049782/0 sec, 0.262019/0 sec, 0.459838/1 sec, 0.806748/0 sec, 1.39047/2 sec, 0.223636/0 sec, 0.05851/0 sec, 0.788827/1 sec, 0.050074/0 sec, 0.390197/0 sec, 0.144003/0 sec, 0.201478/1 sec, 0.737091/0 sec, 0.288082/1 sec, 0.467347/0 sec, 0.117461/0 sec, 0.721975/1 sec, 0.187978/0 sec, 0.15572/0 sec, 0.946577/1 sec, 0.198175/1 sec, 1.0994/1 sec, 0.120751/0 sec, 0.220737/0 sec, 0.613923/1 sec, 0.666614/0 sec, 0.519358/1 sec, 0.079695/0 sec, 0.109002/0 sec, 0.761263/1 sec, 8.58673/8 sec, 11.3179/12 sec, 11.1554/11 sec, 10.1129/10 sec, 11.0759/11 sec, 9.32613/10 sec, 12.2983/12 sec, 11.5957/11 sec, 8.65688/9 sec, 8.22693/8 sec, 9.10009/10 sec, 8.11322/8 sec, 7.09766/7 sec, 7.39431/7 sec, 6.13633/6 sec, 6.19534/7 sec, 5.42163/5 sec, 3.72671/4 sec, 3.54997/3 sec, 2.75119/3 sec, 2.92378/3 sec, 1.45314/1 sec, 1.41264/2 sec, 1.71357/2 sec, 0.973197/1 sec, 0.818377/0 sec, 0.701771/1 sec, 0.518706/1 sec, 0.479057/0 sec, 0.066713/0 sec )
[LOG] Nr of iterations: 639 (6, 25, 46, 66, 96, 16, 4, 39, 3, 18, 7, 11, 28, 12, 14, 4, 21, 6, 6, 22, 7, 33, 5, 9, 25, 32, 20, 2, 3, 10, 2, 1, 2, 1, 4, 1, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 1, 2, 1, 1, 1, 2, 2, 2, 2, 1, 1, 1 )
[LOG] Total clause computation time: 79.2642/78 sec (0.005176/0.005176 sec, 0.026595/0.026595 sec, 0.053148/0.053148 sec, 0.089658/0.089658 sec, 0.120293/0.120293 sec, 0.027082/0.027082 sec, 0.010341/0.010341 sec, 0.064699/0.064699 sec, 0.005209/0.005209 sec, 0.034428/0.034428 sec, 0.01561/0.01561 sec, 0.02411/0.02411 sec, 0.046679/0.046679 sec, 0.025701/0.025701 sec, 0.028649/0.028649 sec, 0.010774/0.010774 sec, 0.044359/0.044359 sec, 0.013084/0.013084 sec, 0.01763/0.01763 sec, 0.044299/0.044299 sec, 0.018281/0.018281 sec, 0.067769/0.067769 sec, 0.011265/0.011265 sec, 0.020786/0.020786 sec, 0.044221/0.044221 sec, 0.059313/0.059313 sec, 0.045262/0.045262 sec, 0.007851/0.007851 sec, 0.010307/0.010307 sec, 0.017472/0.017472 sec, 2.90413/2.90413 sec, 4.19574/4.19574 sec, 5.16232/5.16232 sec, 4.79511/4.79511 sec, 3.64323/3.64323 sec, 3.94576/3.94576 sec, 5.3122/5.3122 sec, 3.73335/3.73335 sec, 4.09066/4.09066 sec, 4.09368/4.09368 sec, 4.58668/4.58668 sec, 3.58074/3.58074 sec, 2.88781/2.88781 sec, 4.12424/4.12424 sec, 2.88673/2.88673 sec, 2.31724/2.31724 sec, 1.97274/1.97274 sec, 2.13908/2.13908 sec, 2.06403/2.06403 sec, 1.42352/1.42352 sec, 2.13026/2.13026 sec, 0.997244/0.997244 sec, 1.03766/1.03766 sec, 1.36737/1.36737 sec, 0.733033/0.733033 sec, 0.631261/0.631261 sec, 0.543643/0.543643 sec, 0.471378/0.471378 sec, 0.439414/0.439414 sec, 0.043931/0.043931 sec )
[LOG] Total clause minimization time: 104.883/108 sec (0.028343/0.028343 sec, 0.220888/0.220888 sec, 0.390403/0.390403 sec, 0.69735/0.69735 sec, 1.24503/1.24503 sec, 0.16832/0.16832 sec, 0.02128/0.02128 sec, 0.696391/0.696391 sec, 0.004419/0.004419 sec, 0.322566/0.322566 sec, 0.096993/0.096993 sec, 0.14366/0.14366 sec, 0.653193/0.653193 sec, 0.222632/0.222632 sec, 0.40203/0.40203 sec, 0.059866/0.059866 sec, 0.63366/0.63366 sec, 0.122505/0.122505 sec, 0.094374/0.094374 sec, 0.859742/0.859742 sec, 0.135844/0.135844 sec, 0.985667/0.985667 sec, 0.068773/0.068773 sec, 0.141772/0.141772 sec, 0.526619/0.526619 sec, 0.545252/0.545252 sec, 0.422005/0.422005 sec, 0.00855/0.00855 sec, 0.033443/0.033443 sec, 0.677142/0.677142 sec, 5.6515/5.6515 sec, 7.10464/7.10464 sec, 5.9734/5.9734 sec, 5.29862/5.29862 sec, 7.41749/7.41749 sec, 5.36438/5.36438 sec, 6.97068/6.97068 sec, 7.84863/7.84863 sec, 4.55243/4.55243 sec, 4.11845/4.11845 sec, 4.49676/4.49676 sec, 4.5212/4.5212 sec, 4.19677/4.19677 sec, 3.25998/3.25998 sec, 3.23486/3.23486 sec, 3.86151/3.86151 sec, 3.43723/3.43723 sec, 1.57549/1.57549 sec, 1.47374/1.47374 sec, 1.31801/1.31801 sec, 0.784289/0.784289 sec, 0.44858/0.44858 sec, 0.366451/0.366451 sec, 0.336555/0.336555 sec, 0.231801/0.231801 sec, 0.178014/0.178014 sec, 0.149824/0.149824 sec, 0.040006/0.040006 sec, 0.026613/0.026613 sec, 0.01668/0.01668 sec )
[LOG] Total clause size reduction: 1132108 --> 7690 (10270 --> 45, 49224 --> 271, 92115 --> 497, 132795 --> 789, 192945 --> 1288, 30405 --> 193, 6072 --> 15, 76760 --> 580, 4030 --> 3, 34119 --> 272, 12024 --> 85, 20000 --> 144, 53865 --> 488, 21868 --> 186, 25805 --> 216, 5943 --> 38, 39540 --> 323, 9850 --> 80, 9835 --> 74, 41223 --> 333, 11748 --> 90, 62432 --> 519, 7792 --> 55, 15552 --> 66, 46464 --> 339, 59799 --> 352, 36594 --> 246, 1922 --> 1, 3836 --> 10, 17235 --> 46, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 7 --> 7, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 1771.69 --> 12.0344 (1711.67 --> 7.5, 1968.96 --> 10.84, 2002.5 --> 10.8043, 2012.05 --> 11.9545, 2009.84 --> 13.4167, 1900.31 --> 12.0625, 1518 --> 3.75, 1968.21 --> 14.8718, 1343.33 --> 1, 1895.5 --> 15.1111, 1717.71 --> 12.1429, 1818.18 --> 13.0909, 1923.75 --> 17.4286, 1822.33 --> 15.5, 1843.21 --> 15.4286, 1485.75 --> 9.5, 1882.86 --> 15.381, 1641.67 --> 13.3333, 1639.17 --> 12.3333, 1873.77 --> 15.1364, 1678.29 --> 12.8571, 1891.88 --> 15.7273, 1558.4 --> 11, 1728 --> 7.33333, 1858.56 --> 13.56, 1868.72 --> 11, 1829.7 --> 12.3, 961 --> 0.5, 1278.67 --> 3.33333, 1723.5 --> 4.6, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.75 --> 1.75, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 186.001 sec CPU time.
[LOG] Overall execution time: 187 sec real time.
Synthesis time: 187.22 sec (Real time) / 186.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.00 sec (Real time) / 9915.00 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.02 sec (Real time) / 9976.40 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2063 60 0 1 2003
Raw AIGER output size: aag 3780 30 0 1 3726
=====================  mult16.aag =====================
[LOG] Relation determinization time: 341.871 sec CPU time.
[LOG] Relation determinization time: 344 sec real time.
[LOG] Final circuit size: 2126 new AND gates.
[LOG] Size before ABC: 2371 AND gates.
[LOG] Size after ABC: 2116 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 341.469/342 sec (0.609852/1 sec, 0.558909/0 sec, 0.06998/0 sec, 0.192518/1 sec, 0.288557/0 sec, 0.945226/1 sec, 0.10068/0 sec, 0.048081/0 sec, 0.072923/0 sec, 0.184586/0 sec, 3.03684/3 sec, 0.891235/1 sec, 0.623145/1 sec, 1.13251/1 sec, 0.671794/1 sec, 0.13922/0 sec, 0.12924/0 sec, 0.222005/0 sec, 0.314716/0 sec, 2.43506/3 sec, 0.603952/1 sec, 0.333691/0 sec, 1.45084/1 sec, 0.187853/1 sec, 0.107956/0 sec, 0.873909/1 sec, 0.491718/0 sec, 0.423356/0 sec, 0.188216/0 sec, 0.675641/0 sec, 1.30682/2 sec, 0.754656/0 sec, 16.3567/17 sec, 15.3544/15 sec, 21.72/22 sec, 18.0907/18 sec, 28.0021/28 sec, 20.5565/21 sec, 15.409/15 sec, 19.9672/20 sec, 15.795/16 sec, 21.7185/22 sec, 22.1428/22 sec, 10.019/10 sec, 14.1362/14 sec, 8.54867/9 sec, 15.8123/16 sec, 6.75705/7 sec, 6.96864/7 sec, 7.82765/7 sec, 6.80828/7 sec, 5.28828/6 sec, 4.27443/4 sec, 3.04417/3 sec, 2.7796/3 sec, 2.0914/2 sec, 2.23154/2 sec, 1.77194/2 sec, 1.48172/1 sec, 1.52799/2 sec, 1.39614/1 sec, 1.08242/1 sec, 1.06351/1 sec, 1.37978/2 sec )
[LOG] Nr of iterations: 639 (56, 35, 5, 12, 20, 41, 5, 2, 3, 6, 82, 28, 20, 28, 16, 4, 4, 6, 7, 43, 16, 7, 34, 4, 2, 24, 14, 10, 4, 25, 18, 6, 7, 2, 1, 1, 2, 2, 1, 1, 1, 1, 2, 1, 2, 1, 2, 1, 1, 1, 1, 2, 2, 1, 1, 1, 1, 2, 1, 2, 1, 2, 2, 3 )
[LOG] Total clause computation time: 134.49/134 sec (0.093672/0.093672 sec, 0.062474/0.062474 sec, 0.012051/0.012051 sec, 0.026865/0.026865 sec, 0.033056/0.033056 sec, 0.0873/0.0873 sec, 0.008502/0.008502 sec, 0.009186/0.009186 sec, 0.011356/0.011356 sec, 0.019578/0.019578 sec, 0.185185/0.185185 sec, 0.074498/0.074498 sec, 0.04752/0.04752 sec, 0.067418/0.067418 sec, 0.039757/0.039757 sec, 0.01579/0.01579 sec, 0.012174/0.012174 sec, 0.014061/0.014061 sec, 0.017598/0.017598 sec, 0.125705/0.125705 sec, 0.049477/0.049477 sec, 0.02064/0.02064 sec, 0.091244/0.091244 sec, 0.015727/0.015727 sec, 0.009951/0.009951 sec, 0.071053/0.071053 sec, 0.04061/0.04061 sec, 0.032466/0.032466 sec, 0.011958/0.011958 sec, 0.064207/0.064207 sec, 0.051498/0.051498 sec, 0.021101/0.021101 sec, 4.25594/4.25594 sec, 6.40749/6.40749 sec, 8.24131/8.24131 sec, 7.31885/7.31885 sec, 9.16926/9.16926 sec, 6.85062/6.85062 sec, 7.23716/7.23716 sec, 9.75181/9.75181 sec, 6.86022/6.86022 sec, 7.64993/7.64993 sec, 5.9817/5.9817 sec, 4.76443/4.76443 sec, 5.14643/5.14643 sec, 3.81762/3.81762 sec, 4.0681/4.0681 sec, 3.73298/3.73298 sec, 3.77139/3.77139 sec, 4.2507/4.2507 sec, 3.56337/3.56337 sec, 2.81699/2.81699 sec, 2.57847/2.57847 sec, 2.2861/2.2861 sec, 2.16181/2.16181 sec, 1.64096/1.64096 sec, 1.61689/1.61689 sec, 1.3708/1.3708 sec, 1.24008/1.24008 sec, 1.25764/1.25764 sec, 1.24126/1.24126 sec, 0.968595/0.968595 sec, 0.972487/0.972487 sec, 0.054784/0.054784 sec )
[LOG] Total clause minimization time: 204.404/206 sec (0.492709/0.492709 sec, 0.467974/0.467974 sec, 0.030439/0.030439 sec, 0.13678/0.13678 sec, 0.219018/0.219018 sec, 0.82446/0.82446 sec, 0.059736/0.059736 sec, 0.00453/0.00453 sec, 0.02011/0.02011 sec, 0.125356/0.125356 sec, 2.81257/2.81257 sec, 0.766351/0.766351 sec, 0.518703/0.518703 sec, 1.01757/1.01757 sec, 0.574454/0.574454 sec, 0.058116/0.058116 sec, 0.059122/0.059122 sec, 0.138021/0.138021 sec, 0.235524/0.235524 sec, 2.24553/2.24553 sec, 0.487316/0.487316 sec, 0.242905/0.242905 sec, 1.28176/1.28176 sec, 0.095709/0.095709 sec, 0.011372/0.011372 sec, 0.723389/0.723389 sec, 0.36515/0.36515 sec, 0.302482/0.302482 sec, 0.085009/0.085009 sec, 0.512997/0.512997 sec, 1.16028/1.16028 sec, 0.639571/0.639571 sec, 12.0618/12.0618 sec, 8.91558/8.91558 sec, 13.4461/13.4461 sec, 10.7426/10.7426 sec, 18.8006/18.8006 sec, 13.678/13.678 sec, 8.14964/8.14964 sec, 10.1878/10.1878 sec, 8.9124/8.9124 sec, 14.0401/14.0401 sec, 16.1363/16.1363 sec, 5.23137/5.23137 sec, 8.97059/8.97059 sec, 4.71346/4.71346 sec, 11.7201/11.7201 sec, 3.00427/3.00427 sec, 3.17729/3.17729 sec, 3.55837/3.55837 sec, 3.22878/3.22878 sec, 2.45197/2.45197 sec, 1.68074/1.68074 sec, 0.739906/0.739906 sec, 0.59681/0.59681 sec, 0.437398/0.437398 sec, 0.598872/0.598872 sec, 0.385001/0.385001 sec, 0.230395/0.230395 sec, 0.255391/0.255391 sec, 0.138545/0.138545 sec, 0.10276/0.10276 sec, 0.08072/0.08072 sec, 1.31496/1.31496 sec )
[LOG] Total clause size reduction: 1354402 --> 7749 (137775 --> 454, 85068 --> 403, 9984 --> 35, 27401 --> 133, 47158 --> 203, 99120 --> 582, 9900 --> 47, 2471 --> 1, 4932 --> 15, 12295 --> 83, 198936 --> 1366, 66204 --> 465, 46493 --> 319, 65853 --> 474, 36510 --> 242, 7293 --> 38, 7275 --> 34, 12090 --> 91, 14490 --> 87, 101262 --> 698, 36090 --> 218, 14394 --> 87, 79068 --> 543, 7176 --> 32, 2387 --> 1, 54740 --> 332, 30901 --> 163, 21357 --> 106, 7107 --> 26, 56736 --> 256, 40103 --> 140, 11780 --> 22, 7 --> 7, 2 --> 2, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 3 --> 3, 1 --> 1, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 2 --> 2, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 1 --> 1, 2 --> 2, 2 --> 2, 3 --> 3 )
[LOG] Average clause size reduction: 2119.56 --> 12.1268 (2460.27 --> 8.10714, 2430.51 --> 11.5143, 1996.8 --> 7, 2283.42 --> 11.0833, 2357.9 --> 10.15, 2417.56 --> 14.1951, 1980 --> 9.4, 1235.5 --> 0.5, 1644 --> 5, 2049.17 --> 13.8333, 2426.05 --> 16.6585, 2364.43 --> 16.6071, 2324.65 --> 15.95, 2351.89 --> 16.9286, 2281.88 --> 15.125, 1823.25 --> 9.5, 1818.75 --> 8.5, 2015 --> 15.1667, 2070 --> 12.4286, 2354.93 --> 16.2326, 2255.62 --> 13.625, 2056.29 --> 12.4286, 2325.53 --> 15.9706, 1794 --> 8, 1193.5 --> 0.5, 2280.83 --> 13.8333, 2207.21 --> 11.6429, 2135.7 --> 10.6, 1776.75 --> 6.5, 2269.44 --> 10.24, 2227.94 --> 7.77778, 1963.33 --> 3.66667, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1.5 --> 1.5, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 341.892 sec CPU time.
[LOG] Overall execution time: 344 sec real time.
Synthesis time: 343.66 sec (Real time) / 342.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10000.01 sec (Real time) / 9919.98 sec (User CPU time)
BLIMC-Model-checking: 0 (exit code: 137)
IC3 Model-checking time: 10000.00 sec (Real time) / 9975.22 sec (User CPU time)
IC3-Model-checking: 0 (exit code: 137)
Raw AIGER input size: aag 2514 64 0 1 2450
Raw AIGER output size: aag 4630 32 0 1 4576
=====================  bs8n.aag =====================
[LOG] Relation determinization time: 0.002711 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000915/0 sec (0.000673/0 sec, 0.000242/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 4.4e-05/0 sec (4.3e-05/4.3e-05 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1.6e-05/0 sec (6e-06/6e-06 sec, 1e-05/1e-05 sec )
[LOG] Total clause size reduction: 71 --> 0 (71 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23.6667 --> 0 (35.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003963 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 95 4 9 1 82
Raw AIGER output size: aag 95 3 9 1 83
=====================  bs8y.aag =====================
[LOG] Relation determinization time: 0.002578 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000871/0 sec (0.000631/0 sec, 0.00024/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 4.4e-05/0 sec (4.4e-05/4.4e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.7e-05/0 sec (7e-06/7e-06 sec, 1e-05/1e-05 sec )
[LOG] Total clause size reduction: 69 --> 0 (69 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 23 --> 0 (34.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003642 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 4 9 1 80
Raw AIGER output size: aag 93 3 9 1 81
=====================  bs16n.aag =====================
[LOG] Relation determinization time: 0.005827 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00268/0 sec (0.002012/0 sec, 0.000668/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000112/0 sec (0.000111/0.000111 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 3.4e-05/0 sec (1.6e-05/1.6e-05 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause size reduction: 233 --> 0 (233 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77.6667 --> 0 (116.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00821 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 280 5 17 1 258
Raw AIGER output size: aag 280 4 17 1 259
=====================  bs16y.aag =====================
[LOG] Relation determinization time: 0.006279 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003/0 sec (0.00236/0 sec, 0.00064/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000126/0 sec (0.000126/0.000126 sec, 0/0 sec )
[LOG] Total clause minimization time: 3.8e-05/0 sec (1.9e-05/1.9e-05 sec, 1.9e-05/1.9e-05 sec )
[LOG] Total clause size reduction: 231 --> 0 (231 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 77 --> 0 (115.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.00871 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 278 5 17 1 256
Raw AIGER output size: aag 278 4 17 1 257
=====================  bs32n.aag =====================
[LOG] Relation determinization time: 0.013396 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.007842/0 sec (0.006082/0 sec, 0.00176/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000307/0 sec (0.000307/0.000307 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.7e-05/0 sec (4.3e-05/4.3e-05 sec, 4.4e-05/4.4e-05 sec )
[LOG] Total clause size reduction: 554 --> 0 (554 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184.667 --> 0 (277 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.019076 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 649 6 33 1 610
Raw AIGER output size: aag 649 5 33 1 611
=====================  bs32y.aag =====================
[LOG] Relation determinization time: 0.01177 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006514/0 sec (0.005038/0 sec, 0.001476/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000328/0 sec (0.000328/0.000328 sec, 0/0 sec )
[LOG] Total clause minimization time: 8.7e-05/0 sec (4.5e-05/4.5e-05 sec, 4.2e-05/4.2e-05 sec )
[LOG] Total clause size reduction: 552 --> 0 (552 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 184 --> 0 (276 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.016581 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 647 6 33 1 608
Raw AIGER output size: aag 647 5 33 1 609
=====================  bs64n.aag =====================
[LOG] Relation determinization time: 0.024474 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.014658/0 sec (0.011138/0 sec, 0.00352/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000531/0 sec (0.000531/0.000531 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000142/0 sec (6.6e-05/6.6e-05 sec, 7.6e-05/7.6e-05 sec )
[LOG] Total clause size reduction: 1291 --> 0 (1291 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 430.333 --> 0 (645.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.036661 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1482 7 65 1 1410
Raw AIGER output size: aag 1482 6 65 1 1411
=====================  bs64y.aag =====================
[LOG] Relation determinization time: 0.033007 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.020452/0 sec (0.015358/0 sec, 0.005094/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.00066/0 sec (0.000659/0.000659 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000149/0 sec (6.5e-05/6.5e-05 sec, 8.4e-05/8.4e-05 sec )
[LOG] Total clause size reduction: 1289 --> 0 (1289 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 429.667 --> 0 (644.5 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.046587 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1480 7 65 1 1408
Raw AIGER output size: aag 1480 6 65 1 1409
=====================  bs128n.aag =====================
[LOG] Relation determinization time: 0.061118 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0395/0 sec (0.02861/0 sec, 0.01089/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.002411/0 sec (0.002411/0.002411 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000308/0 sec (0.000149/0.000149 sec, 0.000159/0.000159 sec )
[LOG] Total clause size reduction: 2956 --> 0 (2956 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 985.333 --> 0 (1478 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.09894 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3339 8 129 1 3202
Raw AIGER output size: aag 3339 7 129 1 3203
=====================  bs128y.aag =====================
[LOG] Relation determinization time: 0.064148 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041978/0 sec (0.028082/0 sec, 0.013896/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001508/0 sec (0.001507/0.001507 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000279/0 sec (0.000116/0.000116 sec, 0.000163/0.000163 sec )
[LOG] Total clause size reduction: 2954 --> 0 (2954 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 984.667 --> 0 (1477 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.10206 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3337 8 129 1 3200
Raw AIGER output size: aag 3337 7 129 1 3201
=====================  stay2n.aag =====================
[LOG] Relation determinization time: 0.002979 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001059/0 sec (0.000314/0 sec, 0.000199/0 sec, 0.000246/0 sec, 0.000123/0 sec, 8.6e-05/0 sec, 9.1e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 4.3e-05/0 sec (0/0 sec, 0/0 sec, 4.3e-05/4.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 8e-06/0 sec (0/0 sec, 0/0 sec, 7e-06/7e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 19 --> 0 (0 --> 0, 0 --> 0, 19 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.8 --> 0 (0 --> 0, 0 --> 0, 9.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.004153 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 40 5 4 1 31
Raw AIGER output size: aag 40 2 4 1 34
=====================  stay2y.aag =====================
[LOG] Relation determinization time: 0.002636 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.000685/0 sec (0.000205/0 sec, 0.000128/0 sec, 0.000153/0 sec, 7.9e-05/0 sec, 6e-05/0 sec, 6e-05/0 sec )
[LOG] Nr of iterations: 5 (1, 1, 2, 0, 0, 1 )
[LOG] Total clause computation time: 2.3e-05/0 sec (0/0 sec, 1e-06/1e-06 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 5e-06/0 sec (0/0 sec, 0/0 sec, 5e-06/5e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 13 --> 0 (0 --> 0, 0 --> 0, 13 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 2.6 --> 0 (0 --> 0, 0 --> 0, 6.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003858 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 26 5 4 1 17
Raw AIGER output size: aag 26 2 4 1 20
=====================  stay4n.aag =====================
[LOG] Relation determinization time: 0.006148 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003629/0 sec (0.000639/0 sec, 0.00046/0 sec, 0.000476/0 sec, 0.000478/0 sec, 0.000552/0 sec, 0.000252/0 sec, 0.000213/0 sec, 0.000187/0 sec, 0.000182/0 sec, 0.00019/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 8.3e-05/0 sec (0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 8.2e-05/8.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-05/1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 31 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 31 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.42857 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 15.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.007733 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 99 9 6 1 84
Raw AIGER output size: aag 99 4 6 1 89
=====================  stay4y.aag =====================
[LOG] Relation determinization time: 0.005005 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002675/0 sec (0.000523/0 sec, 0.000332/0 sec, 0.000359/0 sec, 0.000334/0 sec, 0.000375/0 sec, 0.000187/0 sec, 0.000141/0 sec, 0.000142/0 sec, 0.000138/0 sec, 0.000144/0 sec )
[LOG] Nr of iterations: 7 (1, 1, 1, 1, 2, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 5.4e-05/0 sec (1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 5.1e-05/5.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 7e-06/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 21 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006435 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 72 9 6 1 57
Raw AIGER output size: aag 72 4 6 1 62
=====================  stay6n.aag =====================
[LOG] Relation determinization time: 0.016997 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012225/0 sec (0.001549/0 sec, 0.001153/0 sec, 0.001209/0 sec, 0.001213/0 sec, 0.00121/0 sec, 0.001353/0 sec, 0.001295/0 sec, 0.000564/0 sec, 0.000442/0 sec, 0.000468/0 sec, 0.000441/0 sec, 0.000426/0 sec, 0.000436/0 sec, 0.000466/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000114/0 sec (2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 0.0001/0.0001 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-06/5e-06 sec )
[LOG] Total clause size reduction: 43 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 43 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 4.77778 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 21.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01906 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 219 13 8 1 198
Raw AIGER output size: aag 219 6 8 1 205
=====================  stay6y.aag =====================
[LOG] Relation determinization time: 0.011097 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 7 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.00756/0 sec (0.000995/0 sec, 0.000725/0 sec, 0.000747/0 sec, 0.000739/0 sec, 0.000725/0 sec, 0.000723/0 sec, 0.000871/0 sec, 0.000373/0 sec, 0.000283/0 sec, 0.000277/0 sec, 0.000274/0 sec, 0.000275/0 sec, 0.000269/0 sec, 0.000284/0 sec )
[LOG] Nr of iterations: 9 (1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000119/0 sec (0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000115/0.000115 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.1e-05/2.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 29 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 29 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.22222 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 14.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01295 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 149 13 8 1 128
Raw AIGER output size: aag 149 6 8 1 135
=====================  stay8n.aag =====================
[LOG] Relation determinization time: 0.034296 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.027472/0 sec (0.002395/0 sec, 0.002222/0 sec, 0.002132/0 sec, 0.002254/0 sec, 0.002397/0 sec, 0.002386/0 sec, 0.002344/0 sec, 0.002273/0 sec, 0.002283/0 sec, 0.00093/0 sec, 0.00078/0 sec, 0.000722/0 sec, 0.000717/0 sec, 0.000729/0 sec, 0.000707/0 sec, 0.000736/0 sec, 0.00071/0 sec, 0.000755/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000153/0 sec (2e-06/2e-06 sec, 3e-06/3e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 1e-06/1e-06 sec, 0.000131/0.000131 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.4e-05/1.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 55 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 55 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 27.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.037392 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 403 17 10 1 376
Raw AIGER output size: aag 403 8 10 1 385
=====================  stay8y.aag =====================
[LOG] Relation determinization time: 0.023554 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.017837/0 sec (0.001816/0 sec, 0.001423/0 sec, 0.001354/0 sec, 0.00142/0 sec, 0.001444/0 sec, 0.001429/0 sec, 0.001429/0 sec, 0.001392/0 sec, 0.001549/0 sec, 0.000588/0 sec, 0.000487/0 sec, 0.000485/0 sec, 0.000502/0 sec, 0.000507/0 sec, 0.000516/0 sec, 0.000491/0 sec, 0.000494/0 sec, 0.000511/0 sec )
[LOG] Nr of iterations: 11 (1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000119/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0.00011/0.00011 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 37 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 37 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.36364 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 18.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.025941 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 264 17 10 1 237
Raw AIGER output size: aag 264 8 10 1 246
=====================  stay10n.aag =====================
[LOG] Relation determinization time: 0.072069 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.06018/0 sec (0.004227/0 sec, 0.004283/0 sec, 0.004855/0 sec, 0.00404/0 sec, 0.004113/0 sec, 0.004596/0 sec, 0.004178/0 sec, 0.003982/0 sec, 0.00406/0 sec, 0.003957/0 sec, 0.003888/0 sec, 0.001614/0 sec, 0.00128/0 sec, 0.00131/0 sec, 0.001294/0 sec, 0.001269/0 sec, 0.001274/0 sec, 0.001255/0 sec, 0.00118/0 sec, 0.001217/0 sec, 0.001141/0 sec, 0.001167/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000258/0 sec (4e-06/4e-06 sec, 6e-06/6e-06 sec, 2e-06/2e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.000218/0.000218 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.3e-05/1.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 67 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 67 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.15385 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 33.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.076692 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 651 21 12 1 618
Raw AIGER output size: aag 651 10 12 1 629
=====================  stay10y.aag =====================
[LOG] Relation determinization time: 0.038886 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.032589/0 sec (0.002415/0 sec, 0.002126/0 sec, 0.002124/0 sec, 0.002158/0 sec, 0.002204/0 sec, 0.002217/0 sec, 0.002336/0 sec, 0.002313/0 sec, 0.002192/0 sec, 0.002146/0 sec, 0.002155/0 sec, 0.000852/0 sec, 0.000737/0 sec, 0.000756/0 sec, 0.000733/0 sec, 0.000737/0 sec, 0.000734/0 sec, 0.000734/0 sec, 0.000745/0 sec, 0.000723/0 sec, 0.000724/0 sec, 0.000728/0 sec )
[LOG] Nr of iterations: 13 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000146/0 sec (1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 2e-06/2e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.000133/0.000133 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.1e-05/1.1e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause size reduction: 45 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.46154 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 22.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.041762 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 415 21 12 1 382
Raw AIGER output size: aag 415 10 12 1 393
=====================  stay12n.aag =====================
[LOG] Relation determinization time: 0.12602 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.105547/0 sec (0.006959/0 sec, 0.006518/0 sec, 0.00599/0 sec, 0.006344/0 sec, 0.006242/0 sec, 0.006443/0 sec, 0.00636/0 sec, 0.006464/0 sec, 0.006658/0 sec, 0.006296/0 sec, 0.006593/0 sec, 0.005795/0 sec, 0.005676/0 sec, 0.002297/0 sec, 0.001736/0 sec, 0.001724/0 sec, 0.001711/0 sec, 0.001714/0 sec, 0.001725/0 sec, 0.001772/0 sec, 0.001756/0 sec, 0.001786/0 sec, 0.001717/0 sec, 0.001774/0 sec, 0.001745/0 sec, 0.001752/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000355/0 sec (6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 0.000297/0.000297 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 79 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 79 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.26667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 39.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.13319 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 963 25 14 1 924
Raw AIGER output size: aag 963 12 14 1 937
=====================  stay12y.aag =====================
[LOG] Relation determinization time: 0.079018 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 13 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.065346/0 sec (0.004372/0 sec, 0.004144/0 sec, 0.004389/0 sec, 0.00434/0 sec, 0.003507/0 sec, 0.003601/0 sec, 0.003828/0 sec, 0.004019/0 sec, 0.00386/0 sec, 0.003632/0 sec, 0.003632/0 sec, 0.003587/0 sec, 0.00388/0 sec, 0.001458/0 sec, 0.001117/0 sec, 0.001092/0 sec, 0.001069/0 sec, 0.001057/0 sec, 0.001072/0 sec, 0.001094/0 sec, 0.00107/0 sec, 0.001083/0 sec, 0.001112/0 sec, 0.001077/0 sec, 0.00109/0 sec, 0.001164/0 sec )
[LOG] Nr of iterations: 15 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000287/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 0.000219/0.000219 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec )
[LOG] Total clause minimization time: 2.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-05/2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 53 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 53 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.53333 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 26.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.084004 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.19 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 602 25 14 1 563
Raw AIGER output size: aag 602 12 14 1 576
=====================  stay14n.aag =====================
[LOG] Relation determinization time: 0.228044 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.190077/1 sec (0.009517/0 sec, 0.009355/0 sec, 0.010096/0 sec, 0.010213/0 sec, 0.009201/0 sec, 0.009431/0 sec, 0.009459/0 sec, 0.008472/0 sec, 0.009376/1 sec, 0.011292/0 sec, 0.011059/0 sec, 0.010145/0 sec, 0.009159/0 sec, 0.009653/0 sec, 0.008632/0 sec, 0.003662/0 sec, 0.002718/0 sec, 0.002604/0 sec, 0.002561/0 sec, 0.002756/0 sec, 0.002715/0 sec, 0.003142/0 sec, 0.003072/0 sec, 0.003272/0 sec, 0.003002/0 sec, 0.003274/0 sec, 0.003173/0 sec, 0.003131/0 sec, 0.003063/0 sec, 0.002872/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000597/0 sec (5e-06/5e-06 sec, 5e-06/5e-06 sec, 7e-06/7e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 3e-06/3e-06 sec, 8e-06/8e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 0.000527/0.000527 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 91 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 91 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.35294 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 45.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.238798 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.35 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1339 29 16 1 1294
Raw AIGER output size: aag 1339 14 16 1 1309
=====================  stay14y.aag =====================
[LOG] Relation determinization time: 0.1283 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.107098/0 sec (0.005652/0 sec, 0.005212/0 sec, 0.005562/0 sec, 0.006242/0 sec, 0.005824/0 sec, 0.005078/0 sec, 0.005588/0 sec, 0.005552/0 sec, 0.005256/0 sec, 0.005304/0 sec, 0.004865/0 sec, 0.005359/0 sec, 0.00653/0 sec, 0.006303/0 sec, 0.005125/0 sec, 0.002284/0 sec, 0.001528/0 sec, 0.001539/0 sec, 0.001504/0 sec, 0.001544/0 sec, 0.001528/0 sec, 0.001613/0 sec, 0.001565/0 sec, 0.00151/0 sec, 0.001492/0 sec, 0.001478/0 sec, 0.00148/0 sec, 0.001519/0 sec, 0.001524/0 sec, 0.001538/0 sec )
[LOG] Nr of iterations: 17 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000373/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 8e-06/8e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 8e-06/8e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 7e-06/7e-06 sec, 3e-06/3e-06 sec, 0.000303/0.000303 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 1.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.6e-05/1.6e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 61 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 61 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.58824 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 30.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.13465 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.30 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 825 29 16 1 780
Raw AIGER output size: aag 825 14 16 1 795
=====================  stay16n.aag =====================
[LOG] Relation determinization time: 0.335351 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.282016/1 sec (0.011865/0 sec, 0.012654/0 sec, 0.013303/0 sec, 0.011487/0 sec, 0.010781/0 sec, 0.012117/0 sec, 0.011787/0 sec, 0.012562/1 sec, 0.012016/0 sec, 0.012881/0 sec, 0.014611/0 sec, 0.012397/0 sec, 0.013014/0 sec, 0.012912/0 sec, 0.012794/0 sec, 0.013324/0 sec, 0.013489/0 sec, 0.005963/0 sec, 0.004031/0 sec, 0.004901/0 sec, 0.004354/0 sec, 0.004942/0 sec, 0.004463/0 sec, 0.003753/0 sec, 0.003546/0 sec, 0.003295/0 sec, 0.003374/0 sec, 0.003804/0 sec, 0.003564/0 sec, 0.003639/0 sec, 0.003474/0 sec, 0.003661/0 sec, 0.003523/0 sec, 0.003735/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001006/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 0.000935/0.000935 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.5e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.2e-05/2.2e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 103 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 103 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.42105 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 51.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.350279 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.51 sec (Real time) / 0.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1779 33 18 1 1728
Raw AIGER output size: aag 1779 16 18 1 1745
=====================  stay16y.aag =====================
[LOG] Relation determinization time: 0.194847 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.164235/0 sec (0.007313/0 sec, 0.006923/0 sec, 0.007018/0 sec, 0.006677/0 sec, 0.006902/0 sec, 0.007027/0 sec, 0.008827/0 sec, 0.007084/0 sec, 0.008381/0 sec, 0.007022/0 sec, 0.007826/0 sec, 0.007696/0 sec, 0.00744/0 sec, 0.007613/0 sec, 0.007564/0 sec, 0.008328/0 sec, 0.007711/0 sec, 0.002793/0 sec, 0.002122/0 sec, 0.00204/0 sec, 0.002068/0 sec, 0.002137/0 sec, 0.002073/0 sec, 0.002135/0 sec, 0.002147/0 sec, 0.001933/0 sec, 0.002024/0 sec, 0.002167/0 sec, 0.002066/0 sec, 0.002134/0 sec, 0.00226/0 sec, 0.002266/0 sec, 0.002216/0 sec, 0.002302/0 sec )
[LOG] Nr of iterations: 19 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.000488/0 sec (3e-06/3e-06 sec, 6e-06/6e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 0.000416/0.000416 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2.1e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.5e-05/1.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 6e-06/6e-06 sec )
[LOG] Total clause size reduction: 69 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.63158 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 34.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.20523 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.36 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1084 33 18 1 1033
Raw AIGER output size: aag 1084 16 18 1 1050
=====================  stay18n.aag =====================
[LOG] Relation determinization time: 0.52088 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.433563/0 sec (0.017146/0 sec, 0.022837/0 sec, 0.017668/0 sec, 0.015256/0 sec, 0.015122/0 sec, 0.019828/0 sec, 0.015458/0 sec, 0.016435/0 sec, 0.015825/0 sec, 0.015493/0 sec, 0.015966/0 sec, 0.016735/0 sec, 0.02466/0 sec, 0.018599/0 sec, 0.017129/0 sec, 0.016999/0 sec, 0.016451/0 sec, 0.016977/0 sec, 0.025012/0 sec, 0.008041/0 sec, 0.00491/0 sec, 0.005387/0 sec, 0.004836/0 sec, 0.004582/0 sec, 0.004843/0 sec, 0.004977/0 sec, 0.004932/0 sec, 0.004558/0 sec, 0.004445/0 sec, 0.004775/0 sec, 0.004514/0 sec, 0.004659/0 sec, 0.004588/0 sec, 0.004628/0 sec, 0.004918/0 sec, 0.004669/0 sec, 0.004635/0 sec, 0.00507/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001593/0 sec (8e-06/8e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 0.001501/0.001501 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.5e-05/2.5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 115 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 115 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.47619 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 57.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.540505 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.71 sec (Real time) / 0.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.09 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2283 37 20 1 2226
Raw AIGER output size: aag 2283 18 20 1 2245
=====================  stay18y.aag =====================
[LOG] Relation determinization time: 0.282975 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.237746/0 sec (0.008887/0 sec, 0.008281/0 sec, 0.008225/0 sec, 0.008231/0 sec, 0.010129/0 sec, 0.009012/0 sec, 0.010655/0 sec, 0.011233/0 sec, 0.009458/0 sec, 0.00956/0 sec, 0.009402/0 sec, 0.009134/0 sec, 0.00944/0 sec, 0.009564/0 sec, 0.010074/0 sec, 0.009502/0 sec, 0.009463/0 sec, 0.011294/0 sec, 0.012779/0 sec, 0.004534/0 sec, 0.002947/0 sec, 0.002844/0 sec, 0.002749/0 sec, 0.002778/0 sec, 0.002693/0 sec, 0.002796/0 sec, 0.002718/0 sec, 0.002664/0 sec, 0.002714/0 sec, 0.002811/0 sec, 0.002722/0 sec, 0.00264/0 sec, 0.002561/0 sec, 0.002664/0 sec, 0.002611/0 sec, 0.002642/0 sec, 0.002775/0 sec, 0.00256/0 sec )
[LOG] Nr of iterations: 21 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001316/0 sec (3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 7e-06/7e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.001236/0.001236 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 3e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.7e-05/2.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 77 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 77 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.66667 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 38.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.294584 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.46 sec (Real time) / 0.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1379 37 20 1 1322
Raw AIGER output size: aag 1379 18 20 1 1341
=====================  stay20n.aag =====================
[LOG] Relation determinization time: 0.794897 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.682873/1 sec (0.022887/0 sec, 0.025048/0 sec, 0.026026/0 sec, 0.026164/0 sec, 0.025632/0 sec, 0.025289/0 sec, 0.028365/0 sec, 0.025907/0 sec, 0.025573/0 sec, 0.024771/0 sec, 0.020733/0 sec, 0.022729/1 sec, 0.032514/0 sec, 0.027144/0 sec, 0.022351/0 sec, 0.028558/0 sec, 0.023968/0 sec, 0.023514/0 sec, 0.022031/0 sec, 0.027023/0 sec, 0.024976/0 sec, 0.012131/0 sec, 0.007528/0 sec, 0.007184/0 sec, 0.006339/0 sec, 0.006651/0 sec, 0.006993/0 sec, 0.011563/0 sec, 0.006255/0 sec, 0.006582/0 sec, 0.006948/0 sec, 0.006347/0 sec, 0.006475/0 sec, 0.007055/0 sec, 0.005774/0 sec, 0.007641/0 sec, 0.006033/0 sec, 0.007833/0 sec, 0.006224/0 sec, 0.007376/0 sec, 0.00661/0 sec, 0.006128/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001819/0 sec (5e-06/5e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 8e-06/8e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 2e-06/2e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 0.001724/0.001724 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 2.7e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.4e-05/2.4e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 127 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 127 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.52174 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 63.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.82389 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 41 22 1 2788
Raw AIGER output size: aag 2851 20 22 1 2809
=====================  stay20y.aag =====================
[LOG] Relation determinization time: 0.43264 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 21 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.361706/1 sec (0.012912/0 sec, 0.014023/0 sec, 0.012446/0 sec, 0.010635/0 sec, 0.014915/0 sec, 0.01259/0 sec, 0.011057/0 sec, 0.015767/0 sec, 0.012619/1 sec, 0.011629/0 sec, 0.01192/0 sec, 0.015611/0 sec, 0.016053/0 sec, 0.013117/0 sec, 0.011518/0 sec, 0.015767/0 sec, 0.013227/0 sec, 0.012097/0 sec, 0.016632/0 sec, 0.014041/0 sec, 0.013784/0 sec, 0.007433/0 sec, 0.003778/0 sec, 0.003793/0 sec, 0.00351/0 sec, 0.003376/0 sec, 0.003719/0 sec, 0.003492/0 sec, 0.003275/0 sec, 0.003242/0 sec, 0.003698/0 sec, 0.004247/0 sec, 0.004186/0 sec, 0.003921/0 sec, 0.003158/0 sec, 0.003672/0 sec, 0.003514/0 sec, 0.003668/0 sec, 0.003407/0 sec, 0.003437/0 sec, 0.003363/0 sec, 0.003457/0 sec )
[LOG] Nr of iterations: 23 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00153/0 sec (8e-06/8e-06 sec, 8e-06/8e-06 sec, 3e-06/3e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 8e-06/8e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 0.001426/0.001426 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 0.000136/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.8e-05/1.8e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000118/0.000118 sec )
[LOG] Total clause size reduction: 85 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 85 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.69565 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 42.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.448842 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.61 sec (Real time) / 0.55 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1710 41 22 1 1647
Raw AIGER output size: aag 1710 20 22 1 1668
=====================  stay22n.aag =====================
[LOG] Relation determinization time: 1.03983 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.898671/1 sec (0.028533/0 sec, 0.036179/0 sec, 0.032611/0 sec, 0.034697/0 sec, 0.03334/0 sec, 0.026058/0 sec, 0.026779/0 sec, 0.021708/0 sec, 0.026243/0 sec, 0.026741/1 sec, 0.028704/0 sec, 0.036396/0 sec, 0.031459/0 sec, 0.029914/0 sec, 0.032418/0 sec, 0.032381/0 sec, 0.027318/0 sec, 0.033102/0 sec, 0.026365/0 sec, 0.034344/0 sec, 0.031265/0 sec, 0.032866/0 sec, 0.0301/0 sec, 0.014085/0 sec, 0.007228/0 sec, 0.00855/0 sec, 0.006916/0 sec, 0.008729/0 sec, 0.007885/0 sec, 0.012657/0 sec, 0.008184/0 sec, 0.008919/0 sec, 0.007335/0 sec, 0.0085/0 sec, 0.00717/0 sec, 0.008081/0 sec, 0.007169/0 sec, 0.008822/0 sec, 0.007262/0 sec, 0.008512/0 sec, 0.007649/0 sec, 0.013028/0 sec, 0.007429/0 sec, 0.009311/0 sec, 0.007241/0 sec, 0.008488/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00214/0 sec (6e-06/6e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 0.002046/0.002046 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2.6e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2.3e-05/2.3e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 139 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 139 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.56 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 69.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.07688 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.24 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3483 45 24 1 3414
Raw AIGER output size: aag 3483 22 24 1 3437
=====================  stay22y.aag =====================
[LOG] Relation determinization time: 0.558948 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.472676/0 sec (0.01488/0 sec, 0.014939/0 sec, 0.019292/0 sec, 0.01548/0 sec, 0.015715/0 sec, 0.013587/0 sec, 0.01381/0 sec, 0.014792/0 sec, 0.015956/0 sec, 0.014502/0 sec, 0.015557/0 sec, 0.014505/0 sec, 0.013595/0 sec, 0.018294/0 sec, 0.01771/0 sec, 0.016194/0 sec, 0.016701/0 sec, 0.018786/0 sec, 0.015828/0 sec, 0.017206/0 sec, 0.017575/0 sec, 0.017814/0 sec, 0.016342/0 sec, 0.006924/0 sec, 0.004778/0 sec, 0.004403/0 sec, 0.004569/0 sec, 0.004165/0 sec, 0.003868/0 sec, 0.004702/0 sec, 0.00448/0 sec, 0.00447/0 sec, 0.004206/0 sec, 0.004192/0 sec, 0.004408/0 sec, 0.005268/0 sec, 0.004442/0 sec, 0.004169/0 sec, 0.004196/0 sec, 0.004315/0 sec, 0.004285/0 sec, 0.004064/0 sec, 0.004931/0 sec, 0.004454/0 sec, 0.004225/0 sec, 0.004102/0 sec )
[LOG] Nr of iterations: 25 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.001474/0 sec (4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 0.001375/0.001375 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 5.4e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 5e-05/5e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 4e-06/4e-06 sec )
[LOG] Total clause size reduction: 93 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 93 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.72 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 46.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.57894 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.74 sec (Real time) / 0.69 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2077 45 24 1 2008
Raw AIGER output size: aag 2077 22 24 1 2031
=====================  stay24n.aag =====================
[LOG] Relation determinization time: 1.45858 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.27377/1 sec (0.032606/0 sec, 0.038917/0 sec, 0.035225/0 sec, 0.035769/0 sec, 0.037447/0 sec, 0.033718/0 sec, 0.036207/0 sec, 0.034414/0 sec, 0.034361/0 sec, 0.03781/0 sec, 0.035299/0 sec, 0.044491/0 sec, 0.038188/0 sec, 0.039754/0 sec, 0.042773/0 sec, 0.04392/0 sec, 0.040395/0 sec, 0.041301/0 sec, 0.042955/0 sec, 0.040763/0 sec, 0.047547/1 sec, 0.04183/0 sec, 0.043537/0 sec, 0.040701/0 sec, 0.039435/0 sec, 0.019261/0 sec, 0.010172/0 sec, 0.011777/0 sec, 0.009738/0 sec, 0.016746/0 sec, 0.012226/0 sec, 0.010395/0 sec, 0.010941/0 sec, 0.011066/0 sec, 0.010109/0 sec, 0.01276/0 sec, 0.009452/0 sec, 0.012295/0 sec, 0.011328/0 sec, 0.013003/0 sec, 0.01083/0 sec, 0.012682/0 sec, 0.010219/0 sec, 0.012316/0 sec, 0.011205/0 sec, 0.010982/0 sec, 0.010118/0 sec, 0.013305/0 sec, 0.009461/0 sec, 0.012023/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.002617/0 sec (4e-06/4e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 3e-06/3e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 7e-06/7e-06 sec, 7e-06/7e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 7e-06/7e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 2e-06/2e-06 sec, 5e-06/5e-06 sec, 5e-06/5e-06 sec, 0.002503/0.002503 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 2.2e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.9e-05/1.9e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 3e-06/3e-06 sec )
[LOG] Total clause size reduction: 151 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 151 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 5.59259 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 75.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 1.50179 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.66 sec (Real time) / 1.59 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4179 49 26 1 4104
Raw AIGER output size: aag 4179 24 26 1 4129
=====================  stay24y.aag =====================
[LOG] Relation determinization time: 0.792411 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 25 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.679064/0 sec (0.017266/0 sec, 0.016718/0 sec, 0.017093/0 sec, 0.017412/0 sec, 0.020233/0 sec, 0.026624/0 sec, 0.019643/0 sec, 0.019149/0 sec, 0.024667/0 sec, 0.01895/0 sec, 0.019344/0 sec, 0.020862/0 sec, 0.022249/0 sec, 0.024783/0 sec, 0.022956/0 sec, 0.019344/0 sec, 0.021931/0 sec, 0.023547/0 sec, 0.019078/0 sec, 0.022444/0 sec, 0.025335/0 sec, 0.020446/0 sec, 0.02414/0 sec, 0.020523/0 sec, 0.020343/0 sec, 0.011916/0 sec, 0.005792/0 sec, 0.005957/0 sec, 0.006759/0 sec, 0.00519/0 sec, 0.006166/0 sec, 0.005544/0 sec, 0.005329/0 sec, 0.005455/0 sec, 0.00606/0 sec, 0.005412/0 sec, 0.005279/0 sec, 0.005899/0 sec, 0.006225/0 sec, 0.006398/0 sec, 0.006571/0 sec, 0.005247/0 sec, 0.00654/0 sec, 0.006505/0 sec, 0.00505/0 sec, 0.005864/0 sec, 0.005775/0 sec, 0.006393/0 sec, 0.006688/0 sec, 0.00597/0 sec )
[LOG] Nr of iterations: 27 (1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 )
[LOG] Total clause computation time: 0.00149/0 sec (6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 4e-06/4e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 3e-06/3e-06 sec, 6e-06/6e-06 sec, 3e-06/3e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 5e-06/5e-06 sec, 6e-06/6e-06 sec, 4e-06/4e-06 sec, 0.001375/0.001375 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec )
[LOG] Total clause minimization time: 1.9e-05/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1.7e-05/1.7e-05 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 2e-06/2e-06 sec )
[LOG] Total clause size reduction: 101 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 101 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 3.74074 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 50.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.818919 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.98 sec (Real time) / 0.92 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2480 49 26 1 2405
Raw AIGER output size: aag 2480 24 26 1 2430
=====================  genbuf1c3y.aag =====================
[LOG] Relation determinization time: 0.153507 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 124 new AND gates.
[LOG] Size before ABC: 145 AND gates.
[LOG] Size after ABC: 122 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.131475/0 sec (0.007604/0 sec, 0.012988/0 sec, 0.006659/0 sec, 0.013683/0 sec, 0.01097/0 sec, 0.002795/0 sec, 0.011024/0 sec, 0.013126/0 sec, 0.015404/0 sec, 0.01139/0 sec, 0.013942/0 sec, 0.01189/0 sec )
[LOG] Nr of iterations: 91 (11, 23, 4, 2, 8, 3, 9, 20, 2, 1, 7, 1 )
[LOG] Total clause computation time: 0.028621/0 sec (0.001332/0.001332 sec, 0.003675/0.003675 sec, 0.001107/0.001107 sec, 0.001448/0.001448 sec, 0.004142/0.004142 sec, 0.000227/0.000227 sec, 0.002984/0.002984 sec, 0.004838/0.004838 sec, 0.004414/0.004414 sec, 1e-06/1e-06 sec, 0.002767/0.002767 sec, 0.001686/0.001686 sec )
[LOG] Total clause minimization time: 0.083481/0 sec (0.00422/0.00422 sec, 0.00734/0.00734 sec, 0.003351/0.003351 sec, 0.010213/0.010213 sec, 0.004171/0.004171 sec, 0.000561/0.000561 sec, 0.006969/0.006969 sec, 0.007269/0.007269 sec, 0.009922/0.009922 sec, 0.010283/0.010283 sec, 0.010042/0.010042 sec, 0.00914/0.00914 sec )
[LOG] Total clause size reduction: 5579 --> 196 (1380 --> 19, 2728 --> 63, 330 --> 10, 108 --> 0, 742 --> 15, 202 --> 3, 16 --> 16, 53 --> 50, 4 --> 4, 0 --> 0, 15 --> 15, 1 --> 1 )
[LOG] Average clause size reduction: 61.3077 --> 2.15385 (125.455 --> 1.72727, 118.609 --> 2.73913, 82.5 --> 2.5, 54 --> 0, 92.75 --> 1.875, 67.3333 --> 1, 1.77778 --> 1.77778, 2.65 --> 2.5, 2 --> 2, 0 --> 0, 2.14286 --> 2.14286, 1 --> 1 )
[LOG] Overall execution time: 0.155927 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.34 sec (Real time) / 0.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 166 11 21 1 134
Raw AIGER output size: aag 288 5 21 1 258
=====================  genbuf2c3y.aag =====================
[LOG] Relation determinization time: 0.646399 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 210 new AND gates.
[LOG] Size before ABC: 240 AND gates.
[LOG] Size after ABC: 210 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.588329/0 sec (0.030766/0 sec, 0.034677/0 sec, 0.012448/0 sec, 0.015155/0 sec, 0.015427/0 sec, 0.043128/0 sec, 0.007078/0 sec, 0.060255/0 sec, 0.060959/0 sec, 0.066055/0 sec, 0.053264/0 sec, 0.051429/0 sec, 0.057304/0 sec, 0.080384/0 sec )
[LOG] Nr of iterations: 149 (21, 24, 4, 4, 8, 16, 5, 16, 22, 3, 3, 6, 15, 2 )
[LOG] Total clause computation time: 0.139569/0 sec (0.008787/0.008787 sec, 0.007986/0.007986 sec, 0.000789/0.000789 sec, 0.000878/0.000878 sec, 0.002891/0.002891 sec, 0.019819/0.019819 sec, 0.000574/0.000574 sec, 0.015369/0.015369 sec, 0.017292/0.017292 sec, 0.024547/0.024547 sec, 0.011288/0.011288 sec, 0.006327/0.006327 sec, 0.013455/0.013455 sec, 0.009567/0.009567 sec )
[LOG] Total clause minimization time: 0.406076/0 sec (0.018249/0.018249 sec, 0.022969/0.022969 sec, 0.007734/0.007734 sec, 0.010607/0.010607 sec, 0.008184/0.008184 sec, 0.019573/0.019573 sec, 0.002015/0.002015 sec, 0.042905/0.042905 sec, 0.04126/0.04126 sec, 0.039394/0.039394 sec, 0.040008/0.040008 sec, 0.043113/0.043113 sec, 0.041536/0.041536 sec, 0.068529/0.068529 sec )
[LOG] Total clause size reduction: 11643 --> 368 (3540 --> 68, 3749 --> 79, 435 --> 4, 402 --> 4, 917 --> 12, 1935 --> 32, 496 --> 8, 45 --> 44, 74 --> 67, 4 --> 4, 4 --> 4, 8 --> 8, 32 --> 32, 2 --> 2 )
[LOG] Average clause size reduction: 78.1409 --> 2.4698 (168.571 --> 3.2381, 156.208 --> 3.29167, 108.75 --> 1, 100.5 --> 1, 114.625 --> 1.5, 120.938 --> 2, 99.2 --> 1.6, 2.8125 --> 2.75, 3.36364 --> 3.04545, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 1.33333 --> 1.33333, 2.13333 --> 2.13333, 1 --> 1 )
[LOG] Overall execution time: 0.649075 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.85 sec (Real time) / 0.78 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.84 sec (Real time) / 0.83 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 206 13 24 1 169
Raw AIGER output size: aag 416 6 24 1 379
=====================  genbuf3c3y.aag =====================
[LOG] Relation determinization time: 2.41369 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 225 new AND gates.
[LOG] Size before ABC: 269 AND gates.
[LOG] Size after ABC: 225 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.27608/2 sec (0.0544/0 sec, 0.095943/0 sec, 0.027924/0 sec, 0.026291/0 sec, 0.031472/0 sec, 0.032095/0 sec, 0.190482/0 sec, 0.15033/0 sec, 0.012066/0 sec, 0.178472/1 sec, 0.153693/0 sec, 0.169456/0 sec, 0.148603/0 sec, 0.185894/0 sec, 0.179394/0 sec, 0.205584/1 sec, 0.198314/0 sec, 0.235662/0 sec )
[LOG] Nr of iterations: 181 (18, 28, 5, 4, 6, 9, 5, 26, 7, 15, 9, 3, 2, 5, 7, 4, 22, 6 )
[LOG] Total clause computation time: 0.45136/0 sec (0.008954/0.008954 sec, 0.02797/0.02797 sec, 0.001712/0.001712 sec, 0.001315/0.001315 sec, 0.001779/0.001779 sec, 0.010653/0.010653 sec, 0.02263/0.02263 sec, 0.04957/0.04957 sec, 0.001567/0.001567 sec, 0.036066/0.036066 sec, 0.056588/0.056588 sec, 0.029474/0.029474 sec, 0.030171/0.030171 sec, 0.035357/0.035357 sec, 0.029532/0.029532 sec, 0.032786/0.032786 sec, 0.048883/0.048883 sec, 0.026353/0.026353 sec )
[LOG] Total clause minimization time: 1.72885/2 sec (0.039117/0.039117 sec, 0.061671/0.061671 sec, 0.019867/0.019867 sec, 0.017797/0.017797 sec, 0.023422/0.023422 sec, 0.014121/0.014121 sec, 0.161262/0.161262 sec, 0.09337/0.09337 sec, 0.00345/0.00345 sec, 0.138933/0.138933 sec, 0.093304/0.093304 sec, 0.136176/0.136176 sec, 0.114582/0.114582 sec, 0.147066/0.147066 sec, 0.145674/0.145674 sec, 0.169029/0.169029 sec, 0.144795/0.144795 sec, 0.205218/0.205218 sec )
[LOG] Total clause size reduction: 17460 --> 457 (3672 --> 58, 5454 --> 116, 716 --> 7, 489 --> 6, 770 --> 7, 1176 --> 22, 584 --> 6, 3600 --> 65, 834 --> 10, 46 --> 43, 21 --> 20, 4 --> 4, 3 --> 3, 7 --> 7, 17 --> 16, 6 --> 6, 51 --> 51, 10 --> 10 )
[LOG] Average clause size reduction: 96.4641 --> 2.52486 (204 --> 3.22222, 194.786 --> 4.14286, 143.2 --> 1.4, 122.25 --> 1.5, 128.333 --> 1.16667, 130.667 --> 2.44444, 116.8 --> 1.2, 138.462 --> 2.5, 119.143 --> 1.42857, 3.06667 --> 2.86667, 2.33333 --> 2.22222, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.4 --> 1.4, 2.42857 --> 2.28571, 1.5 --> 1.5, 2.31818 --> 2.31818, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 2.41748 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.62 sec (Real time) / 2.57 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.39 sec (Real time) / 1.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 245 16 27 1 202
Raw AIGER output size: aag 470 7 27 1 427
=====================  genbuf4c3y.aag =====================
[LOG] Relation determinization time: 5.66932 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 366 new AND gates.
[LOG] Size before ABC: 430 AND gates.
[LOG] Size after ABC: 365 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 5.3336/5 sec (0.174943/0 sec, 0.224358/1 sec, 0.064144/0 sec, 0.063572/0 sec, 0.067218/0 sec, 0.08444/0 sec, 0.111336/0 sec, 0.127708/0 sec, 0.256631/0 sec, 0.02221/0 sec, 0.424311/1 sec, 0.329329/0 sec, 0.338216/0 sec, 0.340507/1 sec, 0.368561/0 sec, 0.374766/1 sec, 0.342399/0 sec, 0.657611/1 sec, 0.538628/0 sec, 0.422713/0 sec )
[LOG] Nr of iterations: 266 (34, 30, 9, 4, 6, 6, 15, 11, 34, 4, 30, 13, 6, 3, 5, 4, 11, 6, 33, 2 )
[LOG] Total clause computation time: 0.955981/2 sec (0.023334/0.023334 sec, 0.038206/0.038206 sec, 0.005473/0.005473 sec, 0.002524/0.002524 sec, 0.003837/0.003837 sec, 0.004433/0.004433 sec, 0.032739/0.032739 sec, 0.027427/0.027427 sec, 0.092174/0.092174 sec, 0.002027/0.002027 sec, 0.112508/0.112508 sec, 0.095702/0.095702 sec, 0.040572/0.040572 sec, 0.055156/0.055156 sec, 0.050252/0.050252 sec, 0.061925/0.061925 sec, 0.03662/0.03662 sec, 0.073946/0.073946 sec, 0.140681/0.140681 sec, 0.056445/0.056445 sec )
[LOG] Total clause minimization time: 4.17288/3 sec (0.139713/0.139713 sec, 0.174192/0.174192 sec, 0.046498/0.046498 sec, 0.050029/0.050029 sec, 0.051346/0.051346 sec, 0.068141/0.068141 sec, 0.066748/0.066748 sec, 0.085258/0.085258 sec, 0.151446/0.151446 sec, 0.003977/0.003977 sec, 0.304931/0.304931 sec, 0.226091/0.226091 sec, 0.290433/0.290433 sec, 0.277146/0.277146 sec, 0.311312/0.311312 sec, 0.306467/0.306467 sec, 0.297191/0.297191 sec, 0.574489/0.574489 sec, 0.388996/0.388996 sec, 0.358477/0.358477 sec )
[LOG] Total clause size reduction: 30152 --> 780 (8679 --> 130, 7163 --> 136, 1704 --> 18, 603 --> 5, 935 --> 9, 880 --> 15, 2338 --> 40, 1660 --> 35, 5412 --> 89, 477 --> 7, 107 --> 103, 34 --> 34, 7 --> 7, 5 --> 5, 9 --> 9, 7 --> 7, 25 --> 24, 14 --> 14, 89 --> 89, 4 --> 4 )
[LOG] Average clause size reduction: 113.353 --> 2.93233 (255.265 --> 3.82353, 238.767 --> 4.53333, 189.333 --> 2, 150.75 --> 1.25, 155.833 --> 1.5, 146.667 --> 2.5, 155.867 --> 2.66667, 150.909 --> 3.18182, 159.176 --> 2.61765, 119.25 --> 1.75, 3.56667 --> 3.43333, 2.61538 --> 2.61538, 1.16667 --> 1.16667, 1.66667 --> 1.66667, 1.8 --> 1.8, 1.75 --> 1.75, 2.27273 --> 2.18182, 2.33333 --> 2.33333, 2.69697 --> 2.69697, 2 --> 2 )
[LOG] Overall execution time: 5.67537 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.90 sec (Real time) / 5.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.08 sec (Real time) / 2.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 18 30 1 242
Raw AIGER output size: aag 655 8 30 1 608
=====================  genbuf5c3y.aag =====================
[LOG] Relation determinization time: 22.219 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 875 new AND gates.
[LOG] Size before ABC: 1022 AND gates.
[LOG] Size after ABC: 874 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.6009/21 sec (0.027968/0 sec, 0.023212/0 sec, 0.165316/0 sec, 0.089541/0 sec, 0.128709/0 sec, 0.117759/0 sec, 0.228776/0 sec, 0.645213/1 sec, 0.67897/1 sec, 2.27357/2 sec, 1.55164/2 sec, 2.78286/2 sec, 0.789945/1 sec, 0.687262/1 sec, 0.875396/1 sec, 1.12917/1 sec, 1.03814/1 sec, 1.13102/1 sec, 1.08467/1 sec, 0.900319/1 sec, 0.773776/1 sec, 1.52355/1 sec, 1.02023/1 sec, 1.93394/2 sec )
[LOG] Nr of iterations: 560 (6, 3, 35, 13, 14, 7, 7, 47, 42, 73, 34, 18, 4, 1, 30, 11, 12, 5, 4, 42, 37, 66, 32, 17 )
[LOG] Total clause computation time: 3.05802/1 sec (0.002491/0.002491 sec, 0.002003/0.002003 sec, 0.029585/0.029585 sec, 0.008919/0.008919 sec, 0.019814/0.019814 sec, 0.005181/0.005181 sec, 0.006419/0.006419 sec, 0.094405/0.094405 sec, 0.145069/0.145069 sec, 0.354381/0.354381 sec, 0.144628/0.144628 sec, 0.355901/0.355901 sec, 0.097239/0.097239 sec, 0.142465/0.142465 sec, 0.073583/0.073583 sec, 0.12002/0.12002 sec, 0.133912/0.133912 sec, 0.136745/0.136745 sec, 0.120581/0.120581 sec, 0.165336/0.165336 sec, 0.198964/0.198964 sec, 0.286838/0.286838 sec, 0.07897/0.07897 sec, 0.334569/0.334569 sec )
[LOG] Total clause minimization time: 18.124/20 sec (0.004731/0.004731 sec, 0.002804/0.002804 sec, 0.11573/0.11573 sec, 0.064172/0.064172 sec, 0.090069/0.090069 sec, 0.093933/0.093933 sec, 0.203442/0.203442 sec, 0.527807/0.527807 sec, 0.510238/0.510238 sec, 1.8979/1.8979 sec, 1.38643/1.38643 sec, 2.40485/2.40485 sec, 0.677778/0.677778 sec, 0.526579/0.526579 sec, 0.790313/0.790313 sec, 0.994893/0.994893 sec, 0.891656/0.891656 sec, 0.980284/0.980284 sec, 0.952876/0.952876 sec, 0.716238/0.716238 sec, 0.560888/0.560888 sec, 1.21989/1.21989 sec, 0.927154/0.927154 sec, 1.58338/1.58338 sec )
[LOG] Total clause size reduction: 58839 --> 2005 (1640 --> 8, 612 --> 3, 8908 --> 115, 2964 --> 27, 3042 --> 26, 1314 --> 9, 1254 --> 13, 9108 --> 215, 7626 --> 184, 12672 --> 406, 5775 --> 89, 2958 --> 49, 5 --> 5, 1 --> 1, 84 --> 83, 21 --> 19, 22 --> 22, 7 --> 7, 7 --> 7, 182 --> 147, 154 --> 142, 350 --> 295, 84 --> 84, 49 --> 49 )
[LOG] Average clause size reduction: 105.07 --> 3.58036 (273.333 --> 1.33333, 204 --> 1, 254.514 --> 3.28571, 228 --> 2.07692, 217.286 --> 1.85714, 187.714 --> 1.28571, 179.143 --> 1.85714, 193.787 --> 4.57447, 181.571 --> 4.38095, 173.589 --> 5.56164, 169.853 --> 2.61765, 164.333 --> 2.72222, 1.25 --> 1.25, 1 --> 1, 2.8 --> 2.76667, 1.90909 --> 1.72727, 1.83333 --> 1.83333, 1.4 --> 1.4, 1.75 --> 1.75, 4.33333 --> 3.5, 4.16216 --> 3.83784, 5.30303 --> 4.4697, 2.625 --> 2.625, 2.88235 --> 2.88235 )
[LOG] Overall execution time: 22.2263 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.59 sec (Real time) / 22.40 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 6.75 sec (Real time) / 6.70 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 338 21 33 1 284
Raw AIGER output size: aag 1212 9 33 1 1159
=====================  genbuf6c3y.aag =====================
[LOG] Relation determinization time: 46.6641 sec CPU time.
[LOG] Relation determinization time: 47 sec real time.
[LOG] Final circuit size: 1049 new AND gates.
[LOG] Size before ABC: 1252 AND gates.
[LOG] Size after ABC: 1048 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 45.7686/46 sec (0.031119/1 sec, 0.035027/0 sec, 0.256429/0 sec, 0.211294/0 sec, 0.182315/0 sec, 0.357633/1 sec, 0.266628/0 sec, 0.247958/0 sec, 0.93972/1 sec, 1.4018/1 sec, 4.59636/5 sec, 2.30557/2 sec, 3.90691/4 sec, 2.47241/3 sec, 1.66482/1 sec, 2.09321/3 sec, 2.22091/2 sec, 3.00548/3 sec, 2.14565/2 sec, 2.23609/2 sec, 2.43267/3 sec, 2.1085/2 sec, 1.66252/1 sec, 2.90496/3 sec, 3.1027/4 sec, 2.97994/2 sec )
[LOG] Nr of iterations: 659 (6, 3, 36, 10, 12, 10, 10, 7, 52, 52, 62, 75, 16, 5, 1, 33, 9, 11, 9, 9, 3, 47, 48, 50, 71, 12 )
[LOG] Total clause computation time: 7.32007/4 sec (0.003052/0.003052 sec, 0.003002/0.003002 sec, 0.048341/0.048341 sec, 0.008779/0.008779 sec, 0.009485/0.009485 sec, 0.007508/0.007508 sec, 0.007506/0.007506 sec, 0.005538/0.005538 sec, 0.310577/0.310577 sec, 0.160419/0.160419 sec, 0.500893/0.500893 sec, 0.431249/0.431249 sec, 0.709801/0.709801 sec, 0.318838/0.318838 sec, 0.478464/0.478464 sec, 0.195168/0.195168 sec, 0.139555/0.139555 sec, 0.255052/0.255052 sec, 0.141437/0.141437 sec, 0.237146/0.237146 sec, 0.110599/0.110599 sec, 0.678371/0.678371 sec, 0.540484/0.540484 sec, 0.388671/0.388671 sec, 0.585793/0.585793 sec, 1.04434/1.04434 sec )
[LOG] Total clause minimization time: 37.7852/38 sec (0.005559/0.005559 sec, 0.006347/0.006347 sec, 0.177052/0.177052 sec, 0.176673/0.176673 sec, 0.14341/0.14341 sec, 0.318424/0.318424 sec, 0.226984/0.226984 sec, 0.21576/0.21576 sec, 0.598506/0.598506 sec, 1.20685/1.20685 sec, 4.05789/4.05789 sec, 1.84129/1.84129 sec, 3.16395/3.16395 sec, 2.13543/2.13543 sec, 1.16789/1.16789 sec, 1.87845/1.87845 sec, 2.06034/2.06034 sec, 2.73108/2.73108 sec, 1.97758/1.97758 sec, 1.97746/1.97746 sec, 2.30198/2.30198 sec, 1.40984/1.40984 sec, 1.1016/1.1016 sec, 2.49413/2.49413 sec, 2.4946/2.4946 sec, 1.9161/1.9161 sec )
[LOG] Total clause size reduction: 74864 --> 2509 (1855 --> 8, 690 --> 5, 10080 --> 114, 2502 --> 14, 2904 --> 17, 2250 --> 17, 2133 --> 17, 1368 --> 10, 11016 --> 276, 10302 --> 237, 11651 --> 255, 14060 --> 399, 2835 --> 40, 8 --> 8, 1 --> 1, 100 --> 95, 14 --> 14, 17 --> 17, 17 --> 17, 17 --> 17, 4 --> 4, 242 --> 216, 209 --> 193, 192 --> 166, 370 --> 325, 27 --> 27 )
[LOG] Average clause size reduction: 113.602 --> 3.80728 (309.167 --> 1.33333, 230 --> 1.66667, 280 --> 3.16667, 250.2 --> 1.4, 242 --> 1.41667, 225 --> 1.7, 213.3 --> 1.7, 195.429 --> 1.42857, 211.846 --> 5.30769, 198.115 --> 4.55769, 187.919 --> 4.1129, 187.467 --> 5.32, 177.188 --> 2.5, 1.6 --> 1.6, 1 --> 1, 3.0303 --> 2.87879, 1.55556 --> 1.55556, 1.54545 --> 1.54545, 1.88889 --> 1.88889, 1.88889 --> 1.88889, 1.33333 --> 1.33333, 5.14894 --> 4.59574, 4.35417 --> 4.02083, 3.84 --> 3.32, 5.21127 --> 4.57746, 2.25 --> 2.25 )
[LOG] Overall execution time: 46.6734 sec CPU time.
[LOG] Overall execution time: 47 sec real time.
Synthesis time: 47.14 sec (Real time) / 46.91 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.38 sec (Real time) / 0.37 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.09 sec (Real time) / 10.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 381 23 35 1 323
Raw AIGER output size: aag 1429 10 35 1 1372
=====================  genbuf7c3y.aag =====================
[LOG] Relation determinization time: 77.1187 sec CPU time.
[LOG] Relation determinization time: 78 sec real time.
[LOG] Final circuit size: 1335 new AND gates.
[LOG] Size before ABC: 1648 AND gates.
[LOG] Size after ABC: 1335 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 75.8591/77 sec (0.039051/1 sec, 0.053375/0 sec, 0.383091/0 sec, 0.207879/0 sec, 0.317518/1 sec, 0.365047/0 sec, 0.631659/1 sec, 0.509217/0 sec, 1.56564/2 sec, 0.458638/0 sec, 1.29361/1 sec, 2.89453/3 sec, 4.42854/5 sec, 5.65632/5 sec, 3.37488/4 sec, 2.6734/3 sec, 3.64428/3 sec, 3.14709/3 sec, 4.21101/5 sec, 4.37927/4 sec, 4.44014/4 sec, 4.92963/5 sec, 2.84663/3 sec, 4.59497/5 sec, 2.94743/3 sec, 6.49104/6 sec, 4.65311/5 sec, 4.72211/5 sec )
[LOG] Nr of iterations: 777 (5, 5, 39, 11, 9, 10, 11, 5, 52, 11, 47, 108, 90, 10, 4, 4, 28, 10, 8, 9, 8, 4, 50, 8, 46, 100, 78, 7 )
[LOG] Total clause computation time: 13.6174/12 sec (0.003936/0.003936 sec, 0.005659/0.005659 sec, 0.067067/0.067067 sec, 0.009331/0.009331 sec, 0.008653/0.008653 sec, 0.007078/0.007078 sec, 0.0231/0.0231 sec, 0.005365/0.005365 sec, 0.175227/0.175227 sec, 0.013865/0.013865 sec, 0.199288/0.199288 sec, 0.45238/0.45238 sec, 0.735778/0.735778 sec, 1.95676/1.95676 sec, 0.336698/0.336698 sec, 0.756965/0.756965 sec, 0.268433/0.268433 sec, 0.182945/0.182945 sec, 0.234014/0.234014 sec, 0.210743/0.210743 sec, 0.339164/0.339164 sec, 0.287834/0.287834 sec, 0.505143/0.505143 sec, 0.369917/0.369917 sec, 0.953732/0.953732 sec, 1.98782/1.98782 sec, 1.31249/1.31249 sec, 2.20805/2.20805 sec )
[LOG] Total clause minimization time: 61.2688/64 sec (0.00679/0.00679 sec, 0.007978/0.007978 sec, 0.275504/0.275504 sec, 0.165443/0.165443 sec, 0.27015/0.27015 sec, 0.318195/0.318195 sec, 0.575852/0.575852 sec, 0.464696/0.464696 sec, 1.34455/1.34455 sec, 0.407006/0.407006 sec, 1.04982/1.04982 sec, 2.39836/2.39836 sec, 3.63732/3.63732 sec, 3.65062/3.65062 sec, 3.01605/3.01605 sec, 1.88749/1.88749 sec, 3.34461/3.34461 sec, 2.93164/2.93164 sec, 3.94614/3.94614 sec, 4.13994/4.13994 sec, 4.07462/4.07462 sec, 4.61031/4.61031 sec, 2.31549/2.31549 sec, 4.19785/4.19785 sec, 1.96533/1.96533 sec, 4.46623/4.46623 sec, 3.31499/3.31499 sec, 2.48582/2.48582 sec )
[LOG] Total clause size reduction: 94215 --> 3321 (1652 --> 8, 1532 --> 5, 12008 --> 142, 3060 --> 14, 2336 --> 12, 2475 --> 12, 2620 --> 17, 992 --> 7, 12036 --> 276, 2270 --> 18, 9936 --> 220, 21828 --> 581, 18067 --> 512, 1818 --> 36, 8 --> 8, 5 --> 5, 81 --> 78, 14 --> 14, 12 --> 12, 12 --> 12, 12 --> 12, 7 --> 7, 265 --> 247, 13 --> 13, 220 --> 208, 516 --> 459, 396 --> 362, 24 --> 24 )
[LOG] Average clause size reduction: 121.255 --> 4.27413 (330.4 --> 1.6, 306.4 --> 1, 307.897 --> 3.64103, 278.182 --> 1.27273, 259.556 --> 1.33333, 247.5 --> 1.2, 238.182 --> 1.54545, 198.4 --> 1.4, 231.462 --> 5.30769, 206.364 --> 1.63636, 211.404 --> 4.68085, 202.111 --> 5.37963, 200.744 --> 5.68889, 181.8 --> 3.6, 2 --> 2, 1.25 --> 1.25, 2.89286 --> 2.78571, 1.4 --> 1.4, 1.5 --> 1.5, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.75 --> 1.75, 5.3 --> 4.94, 1.625 --> 1.625, 4.78261 --> 4.52174, 5.16 --> 4.59, 5.07692 --> 4.64103, 3.42857 --> 3.42857 )
[LOG] Overall execution time: 77.1307 sec CPU time.
[LOG] Overall execution time: 78 sec real time.
Synthesis time: 77.73 sec (Real time) / 77.32 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.54 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.17 sec (Real time) / 19.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 423 25 37 1 361
Raw AIGER output size: aag 1758 11 37 1 1696
=====================  genbuf8c3y.aag =====================
[LOG] Relation determinization time: 203.546 sec CPU time.
[LOG] Relation determinization time: 204 sec real time.
[LOG] Final circuit size: 1164 new AND gates.
[LOG] Size before ABC: 1361 AND gates.
[LOG] Size after ABC: 1163 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 199.975/201 sec (0.127561/0 sec, 0.089909/0 sec, 0.588993/1 sec, 0.776291/1 sec, 0.563838/0 sec, 0.726473/1 sec, 0.471831/1 sec, 0.669477/0 sec, 5.13952/5 sec, 2.1263/3 sec, 8.92588/9 sec, 1.00278/1 sec, 5.48383/5 sec, 10.5338/11 sec, 12.1326/12 sec, 11.6521/12 sec, 6.03498/6 sec, 9.47171/9 sec, 5.44272/6 sec, 6.79216/6 sec, 9.19136/10 sec, 8.72373/8 sec, 13.4543/14 sec, 8.71424/9 sec, 10.0209/10 sec, 8.38025/8 sec, 11.8295/12 sec, 10.3121/10 sec, 21.5501/22 sec, 9.04584/9 sec )
[LOG] Nr of iterations: 739 (11, 2, 32, 7, 8, 4, 12, 6, 56, 7, 55, 8, 76, 67, 40, 7, 1, 29, 4, 7, 3, 8, 4, 52, 6, 53, 7, 68, 64, 35 )
[LOG] Total clause computation time: 20.5571/30 sec (0.021663/0.021663 sec, 0.004439/0.004439 sec, 0.083573/0.083573 sec, 0.0593/0.0593 sec, 0.043924/0.043924 sec, 0.007975/0.007975 sec, 0.08124/0.08124 sec, 0.012566/0.012566 sec, 0.392701/0.392701 sec, 0.016593/0.016593 sec, 1.19993/1.19993 sec, 0.021858/0.021858 sec, 1.14258/1.14258 sec, 1.84604/1.84604 sec, 1.42591/1.42591 sec, 1.27314/1.27314 sec, 2.24568/2.24568 sec, 0.237469/0.237469 sec, 0.545402/0.545402 sec, 0.382071/0.382071 sec, 0.549082/0.549082 sec, 0.401264/0.401264 sec, 0.441145/0.441145 sec, 2.18204/2.18204 sec, 0.820584/0.820584 sec, 1.88276/1.88276 sec, 0.542253/0.542253 sec, 0.701879/0.701879 sec, 1.19425/1.19425 sec, 0.797777/0.797777 sec )
[LOG] Total clause minimization time: 177.214/171 sec (0.043945/0.043945 sec, 0.004833/0.004833 sec, 0.442298/0.442298 sec, 0.633518/0.633518 sec, 0.434165/0.434165 sec, 0.64764/0.64764 sec, 0.30955/0.30955 sec, 0.587215/0.587215 sec, 4.66141/4.66141 sec, 2.03059/2.03059 sec, 7.64241/7.64241 sec, 0.881761/0.881761 sec, 4.26827/4.26827 sec, 8.60345/8.60345 sec, 10.6065/10.6065 sec, 10.3115/10.3115 sec, 3.72009/3.72009 sec, 9.17882/9.17882 sec, 4.83097/4.83097 sec, 6.34658/6.34658 sec, 8.56059/8.56059 sec, 8.25054/8.25054 sec, 12.9441/12.9441 sec, 6.46859/6.46859 sec, 9.12975/9.12975 sec, 6.44279/6.44279 sec, 11.2246/11.2246 sec, 9.53296/9.53296 sec, 20.2955/20.2955 sec, 8.17888/8.17888 sec )
[LOG] Total clause size reduction: 101365 --> 2618 (4630 --> 32, 429 --> 1, 11222 --> 108, 2100 --> 15, 2373 --> 10, 963 --> 4, 3388 --> 20, 1460 --> 9, 15455 --> 264, 1602 --> 11, 13716 --> 249, 1694 --> 10, 17175 --> 371, 15048 --> 243, 8853 --> 120, 11 --> 11, 1 --> 1, 95 --> 89, 6 --> 6, 10 --> 10, 4 --> 4, 11 --> 11, 7 --> 7, 233 --> 229, 11 --> 11, 239 --> 218, 10 --> 10, 297 --> 248, 226 --> 200, 96 --> 96 )
[LOG] Average clause size reduction: 137.165 --> 3.54263 (420.909 --> 2.90909, 214.5 --> 0.5, 350.688 --> 3.375, 300 --> 2.14286, 296.625 --> 1.25, 240.75 --> 1, 282.333 --> 1.66667, 243.333 --> 1.5, 275.982 --> 4.71429, 228.857 --> 1.57143, 249.382 --> 4.52727, 211.75 --> 1.25, 225.987 --> 4.88158, 224.597 --> 3.62687, 221.325 --> 3, 1.57143 --> 1.57143, 1 --> 1, 3.27586 --> 3.06897, 1.5 --> 1.5, 1.42857 --> 1.42857, 1.33333 --> 1.33333, 1.375 --> 1.375, 1.75 --> 1.75, 4.48077 --> 4.40385, 1.83333 --> 1.83333, 4.50943 --> 4.11321, 1.42857 --> 1.42857, 4.36765 --> 3.64706, 3.53125 --> 3.125, 2.74286 --> 2.74286 )
[LOG] Overall execution time: 203.57 sec CPU time.
[LOG] Overall execution time: 204 sec real time.
Synthesis time: 204.47 sec (Real time) / 202.82 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.45 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.33 sec (Real time) / 13.22 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 473 27 40 1 406
Raw AIGER output size: aag 1636 12 40 1 1570
=====================  genbuf9c3y.aag =====================
[LOG] Relation determinization time: 133.28 sec CPU time.
[LOG] Relation determinization time: 134 sec real time.
[LOG] Final circuit size: 1191 new AND gates.
[LOG] Size before ABC: 1413 AND gates.
[LOG] Size after ABC: 1191 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 131.427/131 sec (0.070602/0 sec, 0.160314/0 sec, 0.381896/1 sec, 0.356274/0 sec, 0.523043/0 sec, 0.456914/1 sec, 0.54746/0 sec, 1.01043/1 sec, 1.74183/2 sec, 0.612291/1 sec, 2.5277/2 sec, 0.354105/1 sec, 0.61021/0 sec, 14.1249/15 sec, 10.2414/10 sec, 8.74259/9 sec, 8.87683/8 sec, 4.25288/4 sec, 3.97906/4 sec, 3.96018/4 sec, 3.90383/4 sec, 4.25627/4 sec, 4.75803/5 sec, 4.80677/5 sec, 5.36386/5 sec, 3.35757/3 sec, 5.16251/5 sec, 3.76064/4 sec, 4.65628/5 sec, 4.4466/4 sec, 6.43046/7 sec, 4.66555/4 sec, 4.60161/5 sec, 7.72597/8 sec )
[LOG] Nr of iterations: 832 (5, 19, 38, 7, 20, 3, 13, 9, 51, 12, 55, 6, 20, 72, 48, 51, 18, 4, 13, 37, 6, 19, 2, 9, 8, 50, 10, 46, 5, 17, 53, 43, 46, 17 )
[LOG] Total clause computation time: 15.9359/19 sec (0.010097/0.010097 sec, 0.024494/0.024494 sec, 0.073624/0.073624 sec, 0.012597/0.012597 sec, 0.044499/0.044499 sec, 0.004978/0.004978 sec, 0.023011/0.023011 sec, 0.039348/0.039348 sec, 0.379019/0.379019 sec, 0.016413/0.016413 sec, 0.348731/0.348731 sec, 0.018191/0.018191 sec, 0.039735/0.039735 sec, 2.74397/2.74397 sec, 0.886619/0.886619 sec, 0.736554/0.736554 sec, 0.99921/0.99921 sec, 0.331159/0.331159 sec, 1.22733/1.22733 sec, 0.241903/0.241903 sec, 0.208499/0.208499 sec, 0.494394/0.494394 sec, 0.29229/0.29229 sec, 0.276238/0.276238 sec, 0.187676/0.187676 sec, 0.738562/0.738562 sec, 0.259014/0.259014 sec, 1.54229/1.54229 sec, 0.224959/0.224959 sec, 0.162889/0.162889 sec, 1.6515/1.6515 sec, 0.591813/0.591813 sec, 0.325056/0.325056 sec, 0.779288/0.779288 sec )
[LOG] Total clause minimization time: 114.137/109 sec (0.022295/0.022295 sec, 0.085653/0.085653 sec, 0.261995/0.261995 sec, 0.296782/0.296782 sec, 0.443254/0.443254 sec, 0.406561/0.406561 sec, 0.479824/0.479824 sec, 0.922284/0.922284 sec, 1.30677/1.30677 sec, 0.554856/0.554856 sec, 2.13303/2.13303 sec, 0.291451/0.291451 sec, 0.529647/0.529647 sec, 11.3312/11.3312 sec, 9.30884/9.30884 sec, 7.95159/7.95159 sec, 7.80973/7.80973 sec, 3.89447/3.89447 sec, 2.71474/2.71474 sec, 3.68506/3.68506 sec, 3.66241/3.66241 sec, 3.73469/3.73469 sec, 4.43613/4.43613 sec, 4.50109/4.50109 sec, 5.1462/5.1462 sec, 2.5893/2.5893 sec, 4.87119/4.87119 sec, 2.1825/2.1825 sec, 4.40266/4.40266 sec, 4.2529/4.2529 sec, 4.74128/4.74128 sec, 4.03737/4.03737 sec, 4.23545/4.23545 sec, 6.91417/6.91417 sec )
[LOG] Total clause size reduction: 132545 --> 2809 (2104 --> 8, 8784 --> 56, 15577 --> 112, 2418 --> 8, 7315 --> 35, 734 --> 3, 4236 --> 25, 2680 --> 14, 16200 --> 250, 3410 --> 20, 15984 --> 278, 1390 --> 9, 5092 --> 36, 17466 --> 395, 11515 --> 206, 12200 --> 150, 4131 --> 36, 8 --> 8, 30 --> 30, 112 --> 110, 8 --> 8, 35 --> 34, 3 --> 3, 16 --> 16, 14 --> 13, 250 --> 197, 17 --> 17, 195 --> 167, 9 --> 9, 31 --> 27, 249 --> 209, 169 --> 157, 127 --> 127, 36 --> 36 )
[LOG] Average clause size reduction: 159.309 --> 3.3762 (420.8 --> 1.6, 462.316 --> 2.94737, 409.921 --> 2.94737, 345.429 --> 1.14286, 365.75 --> 1.75, 244.667 --> 1, 325.846 --> 1.92308, 297.778 --> 1.55556, 317.647 --> 4.90196, 284.167 --> 1.66667, 290.618 --> 5.05455, 231.667 --> 1.5, 254.6 --> 1.8, 242.583 --> 5.48611, 239.896 --> 4.29167, 239.216 --> 2.94118, 229.5 --> 2, 2 --> 2, 2.30769 --> 2.30769, 3.02703 --> 2.97297, 1.33333 --> 1.33333, 1.84211 --> 1.78947, 1.5 --> 1.5, 1.77778 --> 1.77778, 1.75 --> 1.625, 5 --> 3.94, 1.7 --> 1.7, 4.23913 --> 3.63043, 1.8 --> 1.8, 1.82353 --> 1.58824, 4.69811 --> 3.9434, 3.93023 --> 3.65116, 2.76087 --> 2.76087, 2.11765 --> 2.11765 )
[LOG] Overall execution time: 133.294 sec CPU time.
[LOG] Overall execution time: 134 sec real time.
Synthesis time: 133.99 sec (Real time) / 133.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.51 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.49 sec (Real time) / 23.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 30 43 1 463
Raw AIGER output size: aag 1727 13 43 1 1654
=====================  genbuf10c3y.aag =====================
[LOG] Relation determinization time: 253.326 sec CPU time.
[LOG] Relation determinization time: 256 sec real time.
[LOG] Final circuit size: 1579 new AND gates.
[LOG] Size before ABC: 1874 AND gates.
[LOG] Size after ABC: 1578 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 250.87/251 sec (0.060884/0 sec, 0.057953/0 sec, 0.596879/0 sec, 0.395979/1 sec, 0.511342/0 sec, 0.770279/1 sec, 0.410283/0 sec, 1.00637/1 sec, 2.58282/3 sec, 0.535767/1 sec, 3.37972/3 sec, 1.14672/1 sec, 0.531687/1 sec, 0.843262/1 sec, 10.2687/10 sec, 15.4566/15 sec, 17.3525/18 sec, 15.5102/15 sec, 6.8774/7 sec, 7.57986/8 sec, 9.43377/9 sec, 10.8494/11 sec, 11.8668/12 sec, 13.1434/13 sec, 10.5893/11 sec, 9.08567/9 sec, 5.76691/6 sec, 13.6114/13 sec, 6.90448/7 sec, 9.93677/10 sec, 9.4578/10 sec, 9.60675/9 sec, 8.86993/9 sec, 12.2412/13 sec, 8.40212/8 sec, 15.229/15 sec )
[LOG] Nr of iterations: 1007 (4, 2, 45, 5, 12, 15, 17, 6, 67, 9, 65, 10, 18, 9, 109, 104, 32, 22, 3, 1, 29, 4, 10, 10, 7, 5, 62, 7, 63, 8, 15, 8, 91, 88, 27, 18 )
[LOG] Total clause computation time: 28.5769/28 sec (0.003988/0.003988 sec, 0.004112/0.004112 sec, 0.058666/0.058666 sec, 0.043035/0.043035 sec, 0.016762/0.016762 sec, 0.053511/0.053511 sec, 0.043306/0.043306 sec, 0.018564/0.018564 sec, 0.480258/0.480258 sec, 0.020585/0.020585 sec, 0.351909/0.351909 sec, 0.032879/0.032879 sec, 0.041921/0.041921 sec, 0.054057/0.054057 sec, 1.70602/1.70602 sec, 3.71083/3.71083 sec, 0.908136/0.908136 sec, 1.74343/1.74343 sec, 0.773076/0.773076 sec, 1.46769/1.46769 sec, 0.350794/0.350794 sec, 0.716959/0.716959 sec, 0.466776/0.466776 sec, 0.62045/0.62045 sec, 0.446079/0.446079 sec, 0.548425/0.548425 sec, 1.75817/1.75817 sec, 0.404484/0.404484 sec, 2.75844/2.75844 sec, 0.490194/0.490194 sec, 0.603277/0.603277 sec, 0.365353/0.365353 sec, 0.729815/0.729815 sec, 1.71352/1.71352 sec, 0.627811/0.627811 sec, 4.44359/4.44359 sec )
[LOG] Total clause minimization time: 220.415/223 sec (0.017293/0.017293 sec, 0.005436/0.005436 sec, 0.480871/0.480871 sec, 0.298529/0.298529 sec, 0.440527/0.440527 sec, 0.656055/0.656055 sec, 0.311134/0.311134 sec, 0.922909/0.922909 sec, 2.05245/2.05245 sec, 0.44988/0.44988 sec, 2.97042/2.97042 sec, 1.03938/1.03938 sec, 0.42308/0.42308 sec, 0.7145/0.7145 sec, 8.49207/8.49207 sec, 11.6683/11.6683 sec, 16.3635/16.3635 sec, 13.6821/13.6821 sec, 6.07331/6.07331 sec, 6.07282/6.07282 sec, 9.04268/9.04268 sec, 10.091/10.091 sec, 11.3615/11.3615 sec, 12.4811/12.4811 sec, 10.1003/10.1003 sec, 8.49508/8.49508 sec, 3.96662/3.96662 sec, 13.1655/13.1655 sec, 4.10209/4.10209 sec, 9.40666/9.40666 sec, 8.81395/8.81395 sec, 9.19902/9.19902 sec, 8.09599/8.09599 sec, 10.489/10.489 sec, 7.7262/7.7262 sec, 10.7437/10.7437 sec )
[LOG] Total clause size reduction: 169152 --> 3952 (1683 --> 3, 519 --> 1, 19800 --> 153, 1740 --> 6, 4631 --> 22, 5628 --> 24, 6192 --> 28, 1850 --> 9, 23430 --> 314, 2736 --> 15, 20928 --> 308, 2781 --> 16, 4998 --> 28, 2264 --> 12, 28080 --> 603, 26677 --> 647, 7998 --> 90, 5397 --> 49, 3 --> 3, 1 --> 1, 78 --> 77, 6 --> 6, 18 --> 18, 15 --> 15, 10 --> 10, 9 --> 9, 269 --> 254, 12 --> 12, 293 --> 275, 14 --> 13, 23 --> 22, 12 --> 12, 458 --> 383, 494 --> 409, 67 --> 67, 38 --> 38 )
[LOG] Average clause size reduction: 167.976 --> 3.92453 (420.75 --> 0.75, 259.5 --> 0.5, 440 --> 3.4, 348 --> 1.2, 385.917 --> 1.83333, 375.2 --> 1.6, 364.235 --> 1.64706, 308.333 --> 1.5, 349.701 --> 4.68657, 304 --> 1.66667, 321.969 --> 4.73846, 278.1 --> 1.6, 277.667 --> 1.55556, 251.556 --> 1.33333, 257.615 --> 5.53211, 256.51 --> 6.22115, 249.938 --> 2.8125, 245.318 --> 2.22727, 1 --> 1, 1 --> 1, 2.68966 --> 2.65517, 1.5 --> 1.5, 1.8 --> 1.8, 1.5 --> 1.5, 1.42857 --> 1.42857, 1.8 --> 1.8, 4.33871 --> 4.09677, 1.71429 --> 1.71429, 4.65079 --> 4.36508, 1.75 --> 1.625, 1.53333 --> 1.46667, 1.5 --> 1.5, 5.03297 --> 4.20879, 5.61364 --> 4.64773, 2.48148 --> 2.48148, 2.11111 --> 2.11111 )
[LOG] Overall execution time: 253.345 sec CPU time.
[LOG] Overall execution time: 256 sec real time.
Synthesis time: 256.54 sec (Real time) / 253.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.77 sec (Real time) / 0.76 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 34.35 sec (Real time) / 34.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 571 32 45 1 494
Raw AIGER output size: aag 2149 14 45 1 2073
=====================  genbuf11c3y.aag =====================
[LOG] Relation determinization time: 194.295 sec CPU time.
[LOG] Relation determinization time: 195 sec real time.
[LOG] Final circuit size: 1098 new AND gates.
[LOG] Size before ABC: 1254 AND gates.
[LOG] Size after ABC: 1098 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 191.178/190 sec (4.72973/5 sec, 1.63127/1 sec, 0.103074/0 sec, 1.19351/2 sec, 2.38505/2 sec, 0.674955/1 sec, 0.71733/0 sec, 0.995318/1 sec, 0.652946/0 sec, 0.6994/1 sec, 1.64163/2 sec, 1.55572/1 sec, 0.85465/1 sec, 3.36735/3 sec, 0.605224/1 sec, 1.02466/1 sec, 3.10439/3 sec, 13.8153/14 sec, 14.4484/14 sec, 7.29177/7 sec, 7.17477/7 sec, 5.65681/6 sec, 4.96766/5 sec, 5.38383/5 sec, 7.07018/7 sec, 6.2104/6 sec, 5.13548/6 sec, 5.87682/5 sec, 7.26875/8 sec, 6.07683/6 sec, 6.26543/6 sec, 10.392/11 sec, 7.67998/7 sec, 9.75931/10 sec, 6.22357/6 sec, 5.77117/6 sec, 11.8898/12 sec, 10.884/11 sec )
[LOG] Nr of iterations: 751 (9, 8, 5, 39, 42, 8, 9, 17, 10, 11, 11, 24, 24, 27, 11, 10, 89, 29, 24, 6, 5, 2, 27, 37, 6, 8, 12, 8, 10, 8, 20, 23, 22, 10, 8, 84, 28, 20 )
[LOG] Total clause computation time: 38.145/39 sec (1.63889/1.63889 sec, 1.5149/1.5149 sec, 0.015205/0.015205 sec, 0.212369/0.212369 sec, 0.224559/0.224559 sec, 0.035296/0.035296 sec, 0.04605/0.04605 sec, 0.130111/0.130111 sec, 0.026046/0.026046 sec, 0.103589/0.103589 sec, 0.061236/0.061236 sec, 0.048103/0.048103 sec, 0.083199/0.083199 sec, 0.169921/0.169921 sec, 0.097461/0.097461 sec, 0.10045/0.10045 sec, 0.35081/0.35081 sec, 3.38352/3.38352 sec, 2.43309/2.43309 sec, 6.41132/6.41132 sec, 5.97553/5.97553 sec, 0.46317/0.46317 sec, 1.15687/1.15687 sec, 1.91343/1.91343 sec, 0.164534/0.164534 sec, 0.578231/0.578231 sec, 0.256032/0.256032 sec, 0.237002/0.237002 sec, 0.302005/0.302005 sec, 0.336522/0.336522 sec, 0.363252/0.363252 sec, 0.308576/0.308576 sec, 0.236499/0.236499 sec, 0.248628/0.248628 sec, 0.311702/0.311702 sec, 1.04928/1.04928 sec, 5.21011/5.21011 sec, 1.94746/1.94746 sec )
[LOG] Total clause minimization time: 150.741/148 sec (3.03369/3.03369 sec, 0.046927/0.046927 sec, 0.021891/0.021891 sec, 0.915584/0.915584 sec, 2.09475/2.09475 sec, 0.569051/0.569051 sec, 0.598005/0.598005 sec, 0.795013/0.795013 sec, 0.554417/0.554417 sec, 0.520512/0.520512 sec, 1.50027/1.50027 sec, 1.43608/1.43608 sec, 0.696178/0.696178 sec, 3.13185/3.13185 sec, 0.42411/0.42411 sec, 0.857255/0.857255 sec, 2.68099/2.68099 sec, 10.366/10.366 sec, 11.945/11.945 sec, 0.840931/0.840931 sec, 1.14765/1.14765 sec, 5.13934/5.13934 sec, 3.75702/3.75702 sec, 3.41832/3.41832 sec, 6.84993/6.84993 sec, 5.58138/5.58138 sec, 4.82518/4.82518 sec, 5.59132/5.59132 sec, 6.90934/6.90934 sec, 5.695/5.695 sec, 5.85612/5.85612 sec, 10.0328/10.0328 sec, 7.38868/7.38868 sec, 9.47002/9.47002 sec, 5.86235/5.86235 sec, 4.67256/4.67256 sec, 6.62088/6.62088 sec, 8.89433/8.89433 sec )
[LOG] Total clause size reduction: 139500 --> 2333 (4272 --> 24, 3731 --> 16, 2108 --> 7, 19114 --> 171, 19844 --> 216, 2905 --> 17, 3232 --> 14, 6240 --> 31, 3375 --> 15, 3610 --> 19, 3460 --> 29, 7659 --> 58, 7314 --> 45, 7852 --> 85, 2880 --> 25, 2511 --> 25, 24464 --> 368, 7644 --> 99, 6256 --> 71, 9 --> 9, 8 --> 8, 2 --> 2, 91 --> 85, 156 --> 144, 8 --> 8, 14 --> 14, 19 --> 19, 12 --> 12, 19 --> 19, 15 --> 15, 40 --> 40, 45 --> 45, 56 --> 56, 25 --> 24, 18 --> 18, 338 --> 334, 99 --> 91, 55 --> 55 )
[LOG] Average clause size reduction: 185.752 --> 3.10652 (474.667 --> 2.66667, 466.375 --> 2, 421.6 --> 1.4, 490.103 --> 4.38462, 472.476 --> 5.14286, 363.125 --> 2.125, 359.111 --> 1.55556, 367.059 --> 1.82353, 337.5 --> 1.5, 328.182 --> 1.72727, 314.545 --> 2.63636, 319.125 --> 2.41667, 304.75 --> 1.875, 290.815 --> 3.14815, 261.818 --> 2.27273, 251.1 --> 2.5, 274.876 --> 4.13483, 263.586 --> 3.41379, 260.667 --> 2.95833, 1.5 --> 1.5, 1.6 --> 1.6, 1 --> 1, 3.37037 --> 3.14815, 4.21622 --> 3.89189, 1.33333 --> 1.33333, 1.75 --> 1.75, 1.58333 --> 1.58333, 1.5 --> 1.5, 1.9 --> 1.9, 1.875 --> 1.875, 2 --> 2, 1.95652 --> 1.95652, 2.54545 --> 2.54545, 2.5 --> 2.4, 2.25 --> 2.25, 4.02381 --> 3.97619, 3.53571 --> 3.25, 2.75 --> 2.75 )
[LOG] Overall execution time: 194.316 sec CPU time.
[LOG] Overall execution time: 195 sec real time.
Synthesis time: 195.19 sec (Real time) / 194.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.50 sec (Real time) / 0.49 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 26.12 sec (Real time) / 25.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 612 34 47 1 531
Raw AIGER output size: aag 1710 15 47 1 1629
=====================  genbuf12c3y.aag =====================
[LOG] Relation determinization time: 184.017 sec CPU time.
[LOG] Relation determinization time: 185 sec real time.
[LOG] Final circuit size: 1144 new AND gates.
[LOG] Size before ABC: 1325 AND gates.
[LOG] Size after ABC: 1144 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 181.438/181 sec (1.04965/1 sec, 1.00547/1 sec, 0.11111/1 sec, 1.26511/1 sec, 1.37446/1 sec, 0.266551/0 sec, 0.410377/0 sec, 0.509849/0 sec, 0.654707/1 sec, 0.630964/1 sec, 0.610184/0 sec, 0.985419/1 sec, 0.64103/1 sec, 0.86522/1 sec, 0.759787/1 sec, 0.947731/1 sec, 1.99687/2 sec, 1.87122/2 sec, 12.082/12 sec, 12.7843/12 sec, 7.26663/7 sec, 10.1188/10 sec, 6.18627/6 sec, 5.35811/6 sec, 3.41761/3 sec, 6.86942/7 sec, 4.99808/5 sec, 7.71007/8 sec, 6.98955/7 sec, 8.00643/8 sec, 8.34901/8 sec, 8.19598/8 sec, 9.48786/10 sec, 6.20483/6 sec, 7.42886/7 sec, 8.66418/9 sec, 4.51572/5 sec, 5.8379/6 sec, 5.95182/6 sec, 9.05858/9 sec )
[LOG] Nr of iterations: 819 (8, 3, 6, 39, 36, 12, 8, 14, 12, 9, 22, 18, 17, 22, 13, 11, 88, 56, 27, 23, 7, 2, 5, 24, 23, 11, 6, 11, 8, 8, 21, 11, 16, 19, 11, 10, 81, 53, 26, 22 )
[LOG] Total clause computation time: 38.7327/42 sec (0.960657/0.960657 sec, 0.912145/0.912145 sec, 0.014159/0.014159 sec, 0.229682/0.229682 sec, 0.183573/0.183573 sec, 0.014536/0.014536 sec, 0.034297/0.034297 sec, 0.069398/0.069398 sec, 0.054717/0.054717 sec, 0.027492/0.027492 sec, 0.080213/0.080213 sec, 0.091804/0.091804 sec, 0.115363/0.115363 sec, 0.0662/0.0662 sec, 0.138509/0.138509 sec, 0.121602/0.121602 sec, 0.69374/0.69374 sec, 0.149003/0.149003 sec, 1.90028/1.90028 sec, 4.34211/4.34211 sec, 6.57908/6.57908 sec, 9.50377/9.50377 sec, 0.329932/0.329932 sec, 1.47006/1.47006 sec, 1.36781/1.36781 sec, 0.300377/0.300377 sec, 0.170638/0.170638 sec, 0.222086/0.222086 sec, 0.438586/0.438586 sec, 0.267857/0.267857 sec, 0.208717/0.208717 sec, 0.223001/0.223001 sec, 0.270783/0.270783 sec, 0.259722/0.259722 sec, 0.574532/0.574532 sec, 0.346435/0.346435 sec, 0.838825/0.838825 sec, 0.34897/0.34897 sec, 1.39099/1.39099 sec, 3.42108/3.42108 sec )
[LOG] Total clause minimization time: 140.597/137 sec (0.04324/0.04324 sec, 0.036868/0.036868 sec, 0.027843/0.027843 sec, 0.97316/0.97316 sec, 1.12623/1.12623 sec, 0.190081/0.190081 sec, 0.320367/0.320367 sec, 0.378077/0.378077 sec, 0.535791/0.535791 sec, 0.537441/0.537441 sec, 0.470361/0.470361 sec, 0.827569/0.827569 sec, 0.456643/0.456643 sec, 0.734276/0.734276 sec, 0.553953/0.553953 sec, 0.756837/0.756837 sec, 1.22825/1.22825 sec, 1.6368/1.6368 sec, 10.1117/10.1117 sec, 8.36251/8.36251 sec, 0.644745/0.644745 sec, 0.573803/0.573803 sec, 5.82283/5.82283 sec, 3.84253/3.84253 sec, 2.00732/2.00732 sec, 6.52692/6.52692 sec, 4.79192/4.79192 sec, 7.44883/7.44883 sec, 6.51529/6.51529 sec, 7.69409/7.69409 sec, 8.09224/8.09224 sec, 7.9318/7.9318 sec, 9.17565/9.17565 sec, 5.9085/5.9085 sec, 6.80733/6.80733 sec, 8.28297/8.28297 sec, 3.63476/3.63476 sec, 5.44525/5.44525 sec, 4.53561/4.53561 sec, 5.6065/5.6065 sec )
[LOG] Total clause size reduction: 157355 --> 2544 (3934 --> 19, 1122 --> 2, 2775 --> 9, 20216 --> 169, 18095 --> 222, 4873 --> 15, 3010 --> 14, 5421 --> 25, 4411 --> 24, 3096 --> 15, 7833 --> 40, 6137 --> 68, 5520 --> 30, 6993 --> 43, 3804 --> 30, 3030 --> 23, 26274 --> 390, 16005 --> 166, 7436 --> 116, 6270 --> 76, 19 --> 19, 2 --> 2, 9 --> 9, 63 --> 62, 78 --> 72, 15 --> 15, 10 --> 10, 19 --> 19, 10 --> 10, 15 --> 15, 40 --> 40, 24 --> 24, 30 --> 30, 35 --> 35, 24 --> 24, 23 --> 23, 337 --> 303, 155 --> 155, 116 --> 105, 76 --> 76 )
[LOG] Average clause size reduction: 192.131 --> 3.10623 (491.75 --> 2.375, 374 --> 0.666667, 462.5 --> 1.5, 518.359 --> 4.33333, 502.639 --> 6.16667, 406.083 --> 1.25, 376.25 --> 1.75, 387.214 --> 1.78571, 367.583 --> 2, 344 --> 1.66667, 356.045 --> 1.81818, 340.944 --> 3.77778, 324.706 --> 1.76471, 317.864 --> 1.95455, 292.615 --> 2.30769, 275.455 --> 2.09091, 298.568 --> 4.43182, 285.804 --> 2.96429, 275.407 --> 4.2963, 272.609 --> 3.30435, 2.71429 --> 2.71429, 1 --> 1, 1.8 --> 1.8, 2.625 --> 2.58333, 3.3913 --> 3.13043, 1.36364 --> 1.36364, 1.66667 --> 1.66667, 1.72727 --> 1.72727, 1.25 --> 1.25, 1.875 --> 1.875, 1.90476 --> 1.90476, 2.18182 --> 2.18182, 1.875 --> 1.875, 1.84211 --> 1.84211, 2.18182 --> 2.18182, 2.3 --> 2.3, 4.16049 --> 3.74074, 2.92453 --> 2.92453, 4.46154 --> 4.03846, 3.45455 --> 3.45455 )
[LOG] Overall execution time: 184.033 sec CPU time.
[LOG] Overall execution time: 185 sec real time.
Synthesis time: 184.87 sec (Real time) / 184.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 19.96 sec (Real time) / 19.81 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 646 36 49 1 561
Raw AIGER output size: aag 1790 16 49 1 1705
=====================  genbuf13c3y.aag =====================
[LOG] Relation determinization time: 291.712 sec CPU time.
[LOG] Relation determinization time: 292 sec real time.
[LOG] Final circuit size: 1336 new AND gates.
[LOG] Size before ABC: 1585 AND gates.
[LOG] Size after ABC: 1336 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 287.975/288 sec (0.163644/0 sec, 1.74838/2 sec, 0.101784/0 sec, 0.993169/1 sec, 1.31102/1 sec, 0.325069/1 sec, 0.56554/0 sec, 0.561202/1 sec, 0.482512/0 sec, 0.685534/1 sec, 0.611513/0 sec, 0.646619/1 sec, 1.02765/1 sec, 1.13444/1 sec, 1.16058/1 sec, 1.05148/1 sec, 2.61308/2 sec, 2.45533/3 sec, 3.2039/3 sec, 27.9609/28 sec, 14.4676/14 sec, 12.0498/13 sec, 12.9836/13 sec, 7.4614/7 sec, 9.00178/9 sec, 5.60939/6 sec, 10.1737/10 sec, 6.43323/6 sec, 8.89502/9 sec, 7.94665/8 sec, 7.23363/8 sec, 9.18204/9 sec, 11.1938/11 sec, 17.2487/17 sec, 8.73787/9 sec, 12.86/13 sec, 15.9183/16 sec, 10.5234/10 sec, 12.0061/13 sec, 8.28779/8 sec, 16.5112/16 sec, 14.4467/15 sec )
[LOG] Nr of iterations: 938 (7, 7, 4, 42, 21, 7, 9, 20, 10, 11, 10, 12, 17, 17, 14, 10, 154, 27, 54, 44, 21, 6, 5, 3, 36, 15, 6, 8, 9, 8, 8, 7, 11, 15, 12, 13, 9, 133, 17, 45, 34, 20 )
[LOG] Total clause computation time: 43.515/48 sec (0.086652/0.086652 sec, 1.59865/1.59865 sec, 0.012509/0.012509 sec, 0.262762/0.262762 sec, 0.128221/0.128221 sec, 0.104854/0.104854 sec, 0.108919/0.108919 sec, 0.065254/0.065254 sec, 0.032285/0.032285 sec, 0.075684/0.075684 sec, 0.074553/0.074553 sec, 0.080734/0.080734 sec, 0.072974/0.072974 sec, 0.089797/0.089797 sec, 0.150687/0.150687 sec, 0.104561/0.104561 sec, 0.665745/0.665745 sec, 0.148414/0.148414 sec, 0.176118/0.176118 sec, 4.82469/4.82469 sec, 2.84604/2.84604 sec, 5.25101/5.25101 sec, 5.39452/5.39452 sec, 0.600833/0.600833 sec, 1.72895/1.72895 sec, 2.4909/2.4909 sec, 0.436269/0.436269 sec, 0.257405/0.257405 sec, 0.396456/0.396456 sec, 0.343205/0.343205 sec, 0.225642/0.225642 sec, 0.283932/0.283932 sec, 0.356267/0.356267 sec, 0.340443/0.340443 sec, 0.231926/0.231926 sec, 0.33111/0.33111 sec, 0.351973/0.351973 sec, 1.17445/1.17445 sec, 0.33778/0.33778 sec, 0.41468/0.41468 sec, 4.72436/4.72436 sec, 6.13278/6.13278 sec )
[LOG] Total clause minimization time: 241.864/237 sec (0.025436/0.025436 sec, 0.081149/0.081149 sec, 0.0209/0.0209 sec, 0.658741/0.658741 sec, 1.11134/1.11134 sec, 0.146601/0.146601 sec, 0.388657/0.388657 sec, 0.427645/0.427645 sec, 0.380566/0.380566 sec, 0.539067/0.539067 sec, 0.469299/0.469299 sec, 0.494098/0.494098 sec, 0.877295/0.877295 sec, 0.970508/0.970508 sec, 0.936153/0.936153 sec, 0.874952/0.874952 sec, 1.87139/1.87139 sec, 2.22689/2.22689 sec, 2.95015/2.95015 sec, 23.0534/23.0534 sec, 11.5498/11.5498 sec, 6.76119/6.76119 sec, 7.55323/7.55323 sec, 6.82127/6.82127 sec, 7.23117/7.23117 sec, 3.04966/3.04966 sec, 9.6848/9.6848 sec, 6.12505/6.12505 sec, 8.45352/8.45352 sec, 7.55803/7.55803 sec, 6.96034/6.96034 sec, 8.84752/8.84752 sec, 10.7752/10.7752 sec, 16.8542/16.8542 sec, 8.43731/8.43731 sec, 12.4868/12.4868 sec, 15.5131/15.5131 sec, 9.28975/9.28975 sec, 11.615/11.615 sec, 7.81217/7.81217 sec, 11.7251/11.7251 sec, 8.2559/8.2559 sec )
[LOG] Total clause size reduction: 188957 --> 3155 (3606 --> 11, 3600 --> 15, 1782 --> 6, 23288 --> 173, 11080 --> 76, 2838 --> 8, 3688 --> 12, 8493 --> 39, 3888 --> 17, 4180 --> 29, 3627 --> 28, 4290 --> 20, 5968 --> 36, 5776 --> 46, 4485 --> 26, 2988 --> 20, 50643 --> 793, 8190 --> 77, 16218 --> 200, 12943 --> 170, 6000 --> 58, 11 --> 11, 11 --> 11, 6 --> 6, 123 --> 113, 41 --> 39, 8 --> 8, 12 --> 12, 14 --> 14, 14 --> 14, 15 --> 15, 13 --> 13, 20 --> 20, 28 --> 28, 26 --> 26, 26 --> 26, 20 --> 20, 632 --> 555, 40 --> 40, 153 --> 153, 115 --> 113, 58 --> 58 )
[LOG] Average clause size reduction: 201.447 --> 3.36354 (515.143 --> 1.57143, 514.286 --> 2.14286, 445.5 --> 1.5, 554.476 --> 4.11905, 527.619 --> 3.61905, 405.429 --> 1.14286, 409.778 --> 1.33333, 424.65 --> 1.95, 388.8 --> 1.7, 380 --> 2.63636, 362.7 --> 2.8, 357.5 --> 1.66667, 351.059 --> 2.11765, 339.765 --> 2.70588, 320.357 --> 1.85714, 298.8 --> 2, 328.851 --> 5.14935, 303.333 --> 2.85185, 300.333 --> 3.7037, 294.159 --> 3.86364, 285.714 --> 2.7619, 1.83333 --> 1.83333, 2.2 --> 2.2, 2 --> 2, 3.41667 --> 3.13889, 2.73333 --> 2.6, 1.33333 --> 1.33333, 1.5 --> 1.5, 1.55556 --> 1.55556, 1.75 --> 1.75, 1.875 --> 1.875, 1.85714 --> 1.85714, 1.81818 --> 1.81818, 1.86667 --> 1.86667, 2.16667 --> 2.16667, 2 --> 2, 2.22222 --> 2.22222, 4.75188 --> 4.17293, 2.35294 --> 2.35294, 3.4 --> 3.4, 3.38235 --> 3.32353, 2.9 --> 2.9 )
[LOG] Overall execution time: 291.737 sec CPU time.
[LOG] Overall execution time: 292 sec real time.
Synthesis time: 292.85 sec (Real time) / 291.53 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.61 sec (Real time) / 0.61 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 23.61 sec (Real time) / 23.40 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 691 38 51 1 602
Raw AIGER output size: aag 2027 17 51 1 1938
=====================  genbuf14c3y.aag =====================
[LOG] Relation determinization time: 530.288 sec CPU time.
[LOG] Relation determinization time: 532 sec real time.
[LOG] Final circuit size: 1601 new AND gates.
[LOG] Size before ABC: 1912 AND gates.
[LOG] Size after ABC: 1601 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 525.101/527 sec (5.66654/6 sec, 1.64564/2 sec, 0.187497/0 sec, 4.12864/4 sec, 3.03242/3 sec, 1.08289/1 sec, 0.76049/1 sec, 0.795378/1 sec, 0.990842/1 sec, 1.12843/1 sec, 1.55024/1 sec, 1.07517/2 sec, 0.733765/0 sec, 1.15512/1 sec, 2.1132/3 sec, 1.46334/1 sec, 5.65537/6 sec, 3.7451/4 sec, 5.58359/5 sec, 4.68476/5 sec, 26.9146/27 sec, 36.7865/37 sec, 23.2875/23 sec, 20.6837/21 sec, 14.4949/14 sec, 12.5208/13 sec, 18.0561/18 sec, 11.6168/12 sec, 12.4175/12 sec, 10.3849/11 sec, 17.3314/17 sec, 19.2733/19 sec, 13.2823/14 sec, 16.4716/16 sec, 20.3086/21 sec, 25.7955/25 sec, 23.0737/24 sec, 23.5645/23 sec, 13.4947/14 sec, 24.0048/24 sec, 30.6408/31 sec, 19.3739/19 sec, 20.1519/20 sec, 23.992/24 sec )
[LOG] Nr of iterations: 1141 (15, 7, 14, 48, 47, 13, 16, 23, 20, 11, 13, 9, 16, 11, 12, 14, 113, 38, 55, 17, 72, 30, 9, 5, 11, 46, 33, 8, 13, 21, 17, 10, 10, 8, 15, 9, 10, 13, 86, 35, 54, 15, 70, 29 )
[LOG] Total clause computation time: 63.3659/66 sec (0.191678/0.191678 sec, 1.49302/1.49302 sec, 0.040412/0.040412 sec, 0.516921/0.516921 sec, 0.412568/0.412568 sec, 0.281589/0.281589 sec, 0.098984/0.098984 sec, 0.1217/0.1217 sec, 0.144129/0.144129 sec, 0.20813/0.20813 sec, 0.204852/0.204852 sec, 0.314435/0.314435 sec, 0.207359/0.207359 sec, 0.222989/0.222989 sec, 0.243212/0.243212 sec, 0.122393/0.122393 sec, 2.1086/2.1086 sec, 0.233476/0.233476 sec, 0.224144/0.224144 sec, 0.276995/0.276995 sec, 1.03856/1.03856 sec, 6.04125/6.04125 sec, 7.84941/7.84941 sec, 8.70721/8.70721 sec, 1.07772/1.07772 sec, 2.2893/2.2893 sec, 7.62023/7.62023 sec, 0.472944/0.472944 sec, 0.462732/0.462732 sec, 0.482635/0.482635 sec, 0.345345/0.345345 sec, 0.432143/0.432143 sec, 0.59899/0.59899 sec, 0.78748/0.78748 sec, 0.531393/0.531393 sec, 0.338646/0.338646 sec, 0.608823/0.608823 sec, 0.534819/0.534819 sec, 1.79958/1.79958 sec, 0.487732/0.487732 sec, 0.462851/0.462851 sec, 0.527397/0.527397 sec, 0.722269/0.722269 sec, 11.4788/11.4788 sec )
[LOG] Total clause minimization time: 457.921/457 sec (5.4018/5.4018 sec, 0.062415/0.062415 sec, 0.083258/0.083258 sec, 3.51908/3.51908 sec, 2.51247/2.51247 sec, 0.72482/0.72482 sec, 0.554761/0.554761 sec, 0.570233/0.570233 sec, 0.740857/0.740857 sec, 0.832695/0.832695 sec, 1.23961/1.23961 sec, 0.654111/0.654111 sec, 0.421261/0.421261 sec, 0.830951/0.830951 sec, 1.76049/1.76049 sec, 1.23221/1.23221 sec, 3.43334/3.43334 sec, 3.40066/3.40066 sec, 5.28365/5.28365 sec, 4.29842/4.29842 sec, 25.7593/25.7593 sec, 30.6194/30.6194 sec, 15.3623/15.3623 sec, 11.9007/11.9007 sec, 13.3384/13.3384 sec, 10.1579/10.1579 sec, 10.3666/10.3666 sec, 11.0697/11.0697 sec, 11.8927/11.8927 sec, 9.83679/9.83679 sec, 16.9171/16.9171 sec, 18.7644/18.7644 sec, 12.606/12.606 sec, 15.6098/15.6098 sec, 19.7024/19.7024 sec, 25.382/25.382 sec, 22.3856/22.3856 sec, 22.9529/22.9529 sec, 11.6157/11.6157 sec, 23.4388/23.4388 sec, 30.1056/30.1056 sec, 18.7598/18.7598 sec, 19.3574/19.3574 sec, 12.4628/12.4628 sec )
[LOG] Total clause size reduction: 249920 --> 3801 (8904 --> 56, 3810 --> 16, 8177 --> 38, 28435 --> 213, 27048 --> 242, 6048 --> 41, 7380 --> 23, 10516 --> 53, 8778 --> 38, 4480 --> 21, 5196 --> 26, 3368 --> 16, 6045 --> 29, 3910 --> 23, 4114 --> 31, 4680 --> 28, 40208 --> 592, 12691 --> 109, 17820 --> 175, 5120 --> 46, 22365 --> 295, 9106 --> 100, 21 --> 20, 10 --> 10, 25 --> 25, 196 --> 172, 113 --> 107, 12 --> 12, 18 --> 18, 47 --> 47, 28 --> 28, 21 --> 19, 18 --> 18, 16 --> 16, 29 --> 29, 19 --> 19, 22 --> 21, 28 --> 27, 399 --> 331, 99 --> 99, 175 --> 170, 40 --> 40, 285 --> 262, 100 --> 100 )
[LOG] Average clause size reduction: 219.036 --> 3.33129 (593.6 --> 3.73333, 544.286 --> 2.28571, 584.071 --> 2.71429, 592.396 --> 4.4375, 575.489 --> 5.14894, 465.231 --> 3.15385, 461.25 --> 1.4375, 457.217 --> 2.30435, 438.9 --> 1.9, 407.273 --> 1.90909, 399.692 --> 2, 374.222 --> 1.77778, 377.812 --> 1.8125, 355.455 --> 2.09091, 342.833 --> 2.58333, 334.286 --> 2, 355.823 --> 5.23894, 333.974 --> 2.86842, 324 --> 3.18182, 301.176 --> 2.70588, 310.625 --> 4.09722, 303.533 --> 3.33333, 2.33333 --> 2.22222, 2 --> 2, 2.27273 --> 2.27273, 4.26087 --> 3.73913, 3.42424 --> 3.24242, 1.5 --> 1.5, 1.38462 --> 1.38462, 2.2381 --> 2.2381, 1.64706 --> 1.64706, 2.1 --> 1.9, 1.8 --> 1.8, 2 --> 2, 1.93333 --> 1.93333, 2.11111 --> 2.11111, 2.2 --> 2.1, 2.15385 --> 2.07692, 4.63953 --> 3.84884, 2.82857 --> 2.82857, 3.24074 --> 3.14815, 2.66667 --> 2.66667, 4.07143 --> 3.74286, 3.44828 --> 3.44828 )
[LOG] Overall execution time: 530.313 sec CPU time.
[LOG] Overall execution time: 532 sec real time.
Synthesis time: 532.01 sec (Real time) / 528.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.72 sec (Real time) / 0.72 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 35.76 sec (Real time) / 35.64 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 732 40 53 1 639
Raw AIGER output size: aag 2333 18 53 1 2240
=====================  genbuf15c3y.aag =====================
[LOG] Relation determinization time: 592.514 sec CPU time.
[LOG] Relation determinization time: 595 sec real time.
[LOG] Final circuit size: 2174 new AND gates.
[LOG] Size before ABC: 2595 AND gates.
[LOG] Size after ABC: 2174 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 587.59/587 sec (0.240523/0 sec, 0.235724/0 sec, 0.097543/0 sec, 1.41906/2 sec, 1.5807/1 sec, 0.850894/1 sec, 0.688659/1 sec, 0.924485/1 sec, 0.680842/0 sec, 0.679307/1 sec, 0.915288/1 sec, 1.01667/1 sec, 0.79593/1 sec, 1.41728/1 sec, 1.32389/2 sec, 0.794834/0 sec, 3.86775/3 sec, 1.68033/2 sec, 2.85421/3 sec, 2.06758/2 sec, 2.40616/2 sec, 8.33123/9 sec, 35.3129/35 sec, 25.7063/26 sec, 26.9603/27 sec, 22.7154/23 sec, 17.2174/17 sec, 21.486/22 sec, 15.5901/15 sec, 25.1024/25 sec, 16.7331/17 sec, 24.2269/24 sec, 16.3517/17 sec, 18.6776/19 sec, 19.5891/19 sec, 18.0317/18 sec, 27.4691/28 sec, 31.164/31 sec, 24.8418/25 sec, 16.3999/16 sec, 23.3433/23 sec, 21.0638/21 sec, 27.9868/28 sec, 18.956/19 sec, 34.7743/35 sec, 23.0212/23 sec )
[LOG] Nr of iterations: 1334 (8, 8, 3, 36, 34, 11, 10, 17, 7, 11, 14, 16, 12, 20, 13, 13, 99, 30, 51, 16, 18, 161, 98, 5, 6, 2, 34, 29, 9, 8, 15, 6, 9, 12, 13, 11, 15, 12, 11, 86, 29, 50, 11, 15, 143, 97 )
[LOG] Total clause computation time: 77.4009/75 sec (0.119244/0.119244 sec, 0.071251/0.071251 sec, 0.007261/0.007261 sec, 0.187657/0.187657 sec, 0.270465/0.270465 sec, 0.071589/0.071589 sec, 0.099735/0.099735 sec, 0.22579/0.22579 sec, 0.04322/0.04322 sec, 0.091725/0.091725 sec, 0.104458/0.104458 sec, 0.096911/0.096911 sec, 0.065725/0.065725 sec, 0.104405/0.104405 sec, 0.147232/0.147232 sec, 0.174967/0.174967 sec, 1.29128/1.29128 sec, 0.109143/0.109143 sec, 0.154512/0.154512 sec, 0.181868/0.181868 sec, 0.209624/0.209624 sec, 1.68779/1.68779 sec, 8.88579/8.88579 sec, 12.1177/12.1177 sec, 6.63821/6.63821 sec, 1.22448/1.22448 sec, 3.87861/3.87861 sec, 11.8869/11.8869 sec, 0.702574/0.702574 sec, 0.889648/0.889648 sec, 0.639333/0.639333 sec, 0.778364/0.778364 sec, 0.500485/0.500485 sec, 0.481151/0.481151 sec, 0.701777/0.701777 sec, 0.639009/0.639009 sec, 0.707412/0.707412 sec, 0.823157/0.823157 sec, 1.1801/1.1801 sec, 2.43487/2.43487 sec, 0.450749/0.450749 sec, 0.576754/0.576754 sec, 0.382396/0.382396 sec, 0.806979/0.806979 sec, 7.39053/7.39053 sec, 7.16806/7.16806 sec )
[LOG] Total clause minimization time: 506.934/509 sec (0.065672/0.065672 sec, 0.096634/0.096634 sec, 0.022324/0.022324 sec, 1.17452/1.17452 sec, 1.23901/1.23901 sec, 0.704631/0.704631 sec, 0.515018/0.515018 sec, 0.624717/0.624717 sec, 0.569963/0.569963 sec, 0.513686/0.513686 sec, 0.734234/0.734234 sec, 0.858814/0.858814 sec, 0.655624/0.655624 sec, 1.2555/1.2555 sec, 1.09809/1.09809 sec, 0.551162/0.551162 sec, 2.50247/2.50247 sec, 1.49298/1.49298 sec, 2.63815/2.63815 sec, 1.80453/1.80453 sec, 2.11547/2.11547 sec, 6.55881/6.55881 sec, 26.3342/26.3342 sec, 13.5324/13.5324 sec, 20.2585/20.2585 sec, 21.438/21.438 sec, 13.284/13.284 sec, 9.54049/9.54049 sec, 14.8294/14.8294 sec, 24.1453/24.1453 sec, 16.0137/16.0137 sec, 23.3762/23.3762 sec, 15.7789/15.7789 sec, 18.1129/18.1129 sec, 18.8147/18.8147 sec, 17.3117/17.3117 sec, 26.6948/26.6948 sec, 30.2727/30.2727 sec, 23.5924/23.5924 sec, 13.8905/13.8905 sec, 22.8272/22.8272 sec, 20.4115/20.4115 sec, 27.522/27.522 sec, 18.0753/18.0753 sec, 27.3026/27.3026 sec, 15.7825/15.7825 sec )
[LOG] Total clause size reduction: 279952 --> 5136 (4760 --> 24, 4753 --> 19, 1346 --> 2, 22715 --> 138, 20691 --> 144, 5350 --> 16, 4689 --> 16, 8128 --> 30, 2958 --> 11, 4790 --> 22, 6032 --> 29, 6780 --> 35, 4763 --> 25, 7961 --> 44, 4824 --> 27, 4668 --> 29, 38024 --> 542, 10788 --> 89, 17950 --> 149, 5160 --> 44, 5695 --> 48, 52800 --> 1001, 31913 --> 388, 12 --> 12, 14 --> 14, 2 --> 2, 129 --> 121, 89 --> 83, 14 --> 14, 13 --> 13, 27 --> 27, 11 --> 11, 18 --> 18, 24 --> 24, 25 --> 25, 25 --> 25, 29 --> 29, 27 --> 27, 21 --> 21, 427 --> 389, 89 --> 88, 149 --> 149, 25 --> 25, 34 --> 34, 822 --> 725, 388 --> 388 )
[LOG] Average clause size reduction: 209.859 --> 3.85007 (595 --> 3, 594.125 --> 2.375, 448.667 --> 0.666667, 630.972 --> 3.83333, 608.559 --> 4.23529, 486.364 --> 1.45455, 468.9 --> 1.6, 478.118 --> 1.76471, 422.571 --> 1.57143, 435.455 --> 2, 430.857 --> 2.07143, 423.75 --> 2.1875, 396.917 --> 2.08333, 398.05 --> 2.2, 371.077 --> 2.07692, 359.077 --> 2.23077, 384.081 --> 5.47475, 359.6 --> 2.96667, 351.961 --> 2.92157, 322.5 --> 2.75, 316.389 --> 2.66667, 327.95 --> 6.21739, 325.643 --> 3.95918, 2.4 --> 2.4, 2.33333 --> 2.33333, 1 --> 1, 3.79412 --> 3.55882, 3.06897 --> 2.86207, 1.55556 --> 1.55556, 1.625 --> 1.625, 1.8 --> 1.8, 1.83333 --> 1.83333, 2 --> 2, 2 --> 2, 1.92308 --> 1.92308, 2.27273 --> 2.27273, 1.93333 --> 1.93333, 2.25 --> 2.25, 1.90909 --> 1.90909, 4.96512 --> 4.52326, 3.06897 --> 3.03448, 2.98 --> 2.98, 2.27273 --> 2.27273, 2.26667 --> 2.26667, 5.74825 --> 5.06993, 4 --> 4 )
[LOG] Overall execution time: 592.539 sec CPU time.
[LOG] Overall execution time: 595 sec real time.
Synthesis time: 594.41 sec (Real time) / 590.65 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.23 sec (Real time) / 1.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 84.13 sec (Real time) / 83.66 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 782 42 55 1 685
Raw AIGER output size: aag 2956 19 55 1 2859
=====================  genbuf16c3y.aag =====================
[LOG] Relation determinization time: 537.393 sec CPU time.
[LOG] Relation determinization time: 540 sec real time.
[LOG] Final circuit size: 1787 new AND gates.
[LOG] Size before ABC: 2077 AND gates.
[LOG] Size after ABC: 1787 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 530.39/533 sec (11.2014/12 sec, 3.00554/3 sec, 0.180146/0 sec, 2.59148/2 sec, 3.49956/4 sec, 0.513821/1 sec, 1.24354/1 sec, 0.993915/1 sec, 0.823587/1 sec, 1.06934/1 sec, 1.02145/1 sec, 1.27884/1 sec, 0.93947/1 sec, 1.37293/1 sec, 1.4639/2 sec, 1.17753/1 sec, 2.58656/3 sec, 1.75763/2 sec, 3.00493/3 sec, 1.80891/1 sec, 2.84193/3 sec, 2.4743/3 sec, 11.4123/11 sec, 9.78129/10 sec, 19.0868/19 sec, 19.7312/20 sec, 14.4051/14 sec, 19.6501/20 sec, 16.7454/17 sec, 28.3734/28 sec, 23.3154/24 sec, 15.1365/15 sec, 17.8013/18 sec, 11.6143/12 sec, 15.2098/15 sec, 13.6276/13 sec, 21.8165/22 sec, 14.0793/15 sec, 14.5072/14 sec, 21.9325/22 sec, 15.2146/15 sec, 24.09/24 sec, 18.5834/19 sec, 20.043/20 sec, 20.7426/21 sec, 28.593/29 sec, 23.1871/23 sec, 24.8597/25 sec )
[LOG] Nr of iterations: 1164 (15, 9, 5, 48, 50, 7, 7, 9, 5, 9, 12, 11, 9, 15, 10, 12, 76, 7, 55, 15, 15, 9, 95, 122, 7, 4, 3, 47, 26, 5, 6, 7, 4, 8, 11, 9, 8, 14, 9, 11, 61, 6, 51, 12, 12, 7, 88, 121 )
[LOG] Total clause computation time: 36.8792/34 sec (0.078058/0.078058 sec, 0.050031/0.050031 sec, 0.024127/0.024127 sec, 0.523704/0.523704 sec, 0.389351/0.389351 sec, 0.148438/0.148438 sec, 0.315729/0.315729 sec, 0.12825/0.12825 sec, 0.058553/0.058553 sec, 0.135279/0.135279 sec, 0.140521/0.140521 sec, 0.147375/0.147375 sec, 0.177885/0.177885 sec, 0.203228/0.203228 sec, 0.124527/0.124527 sec, 0.331998/0.331998 sec, 0.767194/0.767194 sec, 0.301186/0.301186 sec, 0.293638/0.293638 sec, 0.268683/0.268683 sec, 0.231812/0.231812 sec, 0.195739/0.195739 sec, 2.58278/2.58278 sec, 1.48401/1.48401 sec, 1.29579/1.29579 sec, 1.70831/1.70831 sec, 1.5981/1.5981 sec, 4.09799/4.09799 sec, 7.87903/7.87903 sec, 0.614898/0.614898 sec, 0.545435/0.545435 sec, 0.790058/0.790058 sec, 0.64898/0.64898 sec, 0.412595/0.412595 sec, 0.604759/0.604759 sec, 0.377217/0.377217 sec, 0.361582/0.361582 sec, 0.362091/0.362091 sec, 0.365201/0.365201 sec, 0.574226/0.574226 sec, 1.70975/1.70975 sec, 0.535289/0.535289 sec, 0.415506/0.415506 sec, 0.434967/0.434967 sec, 0.522014/0.522014 sec, 0.389896/0.389896 sec, 0.815041/0.815041 sec, 0.718357/0.718357 sec )
[LOG] Total clause minimization time: 488.772/492 sec (11.039/11.039 sec, 2.8254/2.8254 sec, 0.030164/0.030164 sec, 1.94502/1.94502 sec, 2.98658/2.98658 sec, 0.260248/0.260248 sec, 0.818739/0.818739 sec, 0.753072/0.753072 sec, 0.657082/0.657082 sec, 0.825709/0.825709 sec, 0.759669/0.759669 sec, 1.02659/1.02659 sec, 0.63262/0.63262 sec, 1.041/1.041 sec, 1.21194/1.21194 sec, 0.720135/0.720135 sec, 1.71901/1.71901 sec, 1.33587/1.33587 sec, 2.58477/2.58477 sec, 1.4067/1.4067 sec, 2.49367/2.49367 sec, 2.1495/2.1495 sec, 8.71439/8.71439 sec, 8.14393/8.14393 sec, 17.7206/17.7206 sec, 17.9358/17.9358 sec, 12.7465/12.7465 sec, 15.4735/15.4735 sec, 8.78405/8.78405 sec, 27.6667/27.6667 sec, 22.6953/22.6953 sec, 14.2599/14.2599 sec, 17.0706/17.0706 sec, 11.1162/11.1162 sec, 14.5363/14.5363 sec, 13.1918/13.1918 sec, 21.3685/21.3685 sec, 13.6313/13.6313 sec, 14.0661/14.0661 sec, 21.2931/21.2931 sec, 13.4242/13.4242 sec, 23.4762/23.4762 sec, 18.0833/18.0833 sec, 19.521/19.521 sec, 20.144/20.144 sec, 28.1365/28.1365 sec, 22.2877/22.2877 sec, 24.0621/24.0621 sec )
[LOG] Total clause size reduction: 281692 --> 4019 (10178 --> 41, 5808 --> 15, 2880 --> 5, 32524 --> 204, 33075 --> 278, 3486 --> 10, 3414 --> 7, 4432 --> 13, 2156 --> 5, 4200 --> 24, 5599 --> 20, 4960 --> 24, 3832 --> 13, 6524 --> 35, 4050 --> 17, 4818 --> 24, 32775 --> 430, 2520 --> 13, 21924 --> 181, 5474 --> 34, 5278 --> 38, 2912 --> 20, 33746 --> 424, 43318 --> 432, 11 --> 11, 4 --> 4, 3 --> 3, 204 --> 186, 73 --> 73, 6 --> 6, 7 --> 7, 11 --> 11, 5 --> 5, 24 --> 24, 20 --> 20, 16 --> 16, 13 --> 13, 35 --> 35, 17 --> 17, 24 --> 24, 289 --> 260, 13 --> 13, 162 --> 160, 23 --> 23, 29 --> 29, 15 --> 15, 373 --> 325, 432 --> 432 )
[LOG] Average clause size reduction: 242.003 --> 3.45275 (678.533 --> 2.73333, 645.333 --> 1.66667, 576 --> 1, 677.583 --> 4.25, 661.5 --> 5.56, 498 --> 1.42857, 487.714 --> 1, 492.444 --> 1.44444, 431.2 --> 1, 466.667 --> 2.66667, 466.583 --> 1.66667, 450.909 --> 2.18182, 425.778 --> 1.44444, 434.933 --> 2.33333, 405 --> 1.7, 401.5 --> 2, 431.25 --> 5.65789, 360 --> 1.85714, 398.618 --> 3.29091, 364.933 --> 2.26667, 351.867 --> 2.53333, 323.556 --> 2.22222, 355.221 --> 4.46316, 355.066 --> 3.54098, 1.57143 --> 1.57143, 1 --> 1, 1 --> 1, 4.34043 --> 3.95745, 2.80769 --> 2.80769, 1.2 --> 1.2, 1.16667 --> 1.16667, 1.57143 --> 1.57143, 1.25 --> 1.25, 3 --> 3, 1.81818 --> 1.81818, 1.77778 --> 1.77778, 1.625 --> 1.625, 2.5 --> 2.5, 1.88889 --> 1.88889, 2.18182 --> 2.18182, 4.7377 --> 4.2623, 2.16667 --> 2.16667, 3.17647 --> 3.13725, 1.91667 --> 1.91667, 2.41667 --> 2.41667, 2.14286 --> 2.14286, 4.23864 --> 3.69318, 3.57025 --> 3.57025 )
[LOG] Overall execution time: 537.436 sec CPU time.
[LOG] Overall execution time: 540 sec real time.
Synthesis time: 539.40 sec (Real time) / 536.01 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.98 sec (Real time) / 0.97 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 35.72 sec (Real time) / 35.53 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 835 44 58 1 733
Raw AIGER output size: aag 2622 20 58 1 2520
=====================  genbuf1b4y.aag =====================
[LOG] Relation determinization time: 0.117962 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 109 new AND gates.
[LOG] Size before ABC: 128 AND gates.
[LOG] Size after ABC: 107 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.102612/0 sec (0.009359/0 sec, 0.009219/0 sec, 0.005476/0 sec, 0.009441/0 sec, 0.006619/0 sec, 0.003329/0 sec, 0.009709/0 sec, 0.009578/0 sec, 0.009248/0 sec, 0.012494/0 sec, 0.008691/0 sec, 0.009449/0 sec )
[LOG] Nr of iterations: 91 (18, 15, 7, 2, 8, 4, 13, 12, 6, 1, 4, 1 )
[LOG] Total clause computation time: 0.020259/0 sec (0.002391/0.002391 sec, 0.002092/0.002092 sec, 0.000725/0.000725 sec, 0.000774/0.000774 sec, 0.002258/0.002258 sec, 0.000396/0.000396 sec, 0.002371/0.002371 sec, 0.002004/0.002004 sec, 0.004161/0.004161 sec, 0/0 sec, 0.001751/0.001751 sec, 0.001336/0.001336 sec )
[LOG] Total clause minimization time: 0.066708/0 sec (0.005045/0.005045 sec, 0.005316/0.005316 sec, 0.003028/0.003028 sec, 0.006982/0.006982 sec, 0.002556/0.002556 sec, 0.001048/0.001048 sec, 0.006385/0.006385 sec, 0.006791/0.006791 sec, 0.004292/0.004292 sec, 0.011722/0.011722 sec, 0.006169/0.006169 sec, 0.007374/0.007374 sec )
[LOG] Total clause size reduction: 6009 --> 181 (2312 --> 42, 1792 --> 39, 666 --> 10, 109 --> 0, 749 --> 16, 306 --> 5, 27 --> 25, 31 --> 28, 10 --> 9, 0 --> 0, 6 --> 6, 1 --> 1 )
[LOG] Average clause size reduction: 66.033 --> 1.98901 (128.444 --> 2.33333, 119.467 --> 2.6, 95.1429 --> 1.42857, 54.5 --> 0, 93.625 --> 2, 76.5 --> 1.25, 2.07692 --> 1.92308, 2.58333 --> 2.33333, 1.66667 --> 1.5, 0 --> 0, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.119983 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.23 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 175 11 23 1 141
Raw AIGER output size: aag 282 5 23 1 250
=====================  genbuf2b4y.aag =====================
[LOG] Relation determinization time: 0.332411 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 173 new AND gates.
[LOG] Size before ABC: 198 AND gates.
[LOG] Size after ABC: 173 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.304026/1 sec (0.017272/0 sec, 0.016153/0 sec, 0.009762/0 sec, 0.010331/0 sec, 0.006926/0 sec, 0.020969/1 sec, 0.005964/0 sec, 0.037141/0 sec, 0.030757/0 sec, 0.02983/0 sec, 0.036737/0 sec, 0.024765/0 sec, 0.027363/0 sec, 0.030056/0 sec )
[LOG] Nr of iterations: 125 (18, 19, 4, 4, 4, 17, 5, 11, 15, 3, 3, 3, 16, 3 )
[LOG] Total clause computation time: 0.072842/1 sec (0.004291/0.004291 sec, 0.003032/0.003032 sec, 0.001269/0.001269 sec, 0.000995/0.000995 sec, 0.003096/0.003096 sec, 0.007338/0.007338 sec, 0.000752/0.000752 sec, 0.010638/0.010638 sec, 0.011047/0.011047 sec, 0.006177/0.006177 sec, 0.00857/0.00857 sec, 0.002899/0.002899 sec, 0.007567/0.007567 sec, 0.005171/0.005171 sec )
[LOG] Total clause minimization time: 0.204952/0 sec (0.010256/0.010256 sec, 0.010536/0.010536 sec, 0.005859/0.005859 sec, 0.006907/0.006907 sec, 0.00147/0.00147 sec, 0.011311/0.011311 sec, 0.002401/0.002401 sec, 0.025237/0.025237 sec, 0.018498/0.018498 sec, 0.022418/0.022418 sec, 0.02701/0.02701 sec, 0.020643/0.020643 sec, 0.018706/0.018706 sec, 0.0237/0.0237 sec )
[LOG] Total clause size reduction: 9776 --> 299 (2941 --> 65, 2970 --> 53, 432 --> 5, 396 --> 5, 387 --> 5, 2032 --> 36, 488 --> 8, 35 --> 31, 39 --> 35, 5 --> 5, 5 --> 5, 5 --> 5, 36 --> 36, 5 --> 5 )
[LOG] Average clause size reduction: 78.208 --> 2.392 (163.389 --> 3.61111, 156.316 --> 2.78947, 108 --> 1.25, 99 --> 1.25, 96.75 --> 1.25, 119.529 --> 2.11765, 97.6 --> 1.6, 3.18182 --> 2.81818, 2.6 --> 2.33333, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 1.66667 --> 1.66667, 2.25 --> 2.25, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.334788 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.86 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.85 sec (Real time) / 0.84 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 213 13 26 1 174
Raw AIGER output size: aag 386 6 26 1 347
=====================  genbuf3b4y.aag =====================
[LOG] Relation determinization time: 1.13236 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 257 new AND gates.
[LOG] Size before ABC: 302 AND gates.
[LOG] Size after ABC: 256 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1.07364/1 sec (0.035483/0 sec, 0.033925/0 sec, 0.017072/0 sec, 0.016458/0 sec, 0.031257/0 sec, 0.01912/0 sec, 0.128688/1 sec, 0.083261/0 sec, 0.007351/0 sec, 0.070095/0 sec, 0.069163/0 sec, 0.075876/0 sec, 0.083572/0 sec, 0.077162/0 sec, 0.073173/0 sec, 0.095048/0 sec, 0.076004/0 sec, 0.08093/0 sec )
[LOG] Nr of iterations: 210 (24, 25, 7, 6, 13, 9, 7, 29, 4, 13, 14, 5, 5, 10, 7, 4, 27, 1 )
[LOG] Total clause computation time: 0.260732/0 sec (0.010201/0.010201 sec, 0.008043/0.008043 sec, 0.001565/0.001565 sec, 0.002086/0.002086 sec, 0.002292/0.002292 sec, 0.006596/0.006596 sec, 0.0275/0.0275 sec, 0.037106/0.037106 sec, 0.00079/0.00079 sec, 0.023609/0.023609 sec, 0.02524/0.02524 sec, 0.015073/0.015073 sec, 0.012387/0.012387 sec, 0.008909/0.008909 sec, 0.018482/0.018482 sec, 0.018662/0.018662 sec, 0.032964/0.032964 sec, 0.009227/0.009227 sec )
[LOG] Total clause minimization time: 0.759931/1 sec (0.021382/0.021382 sec, 0.022329/0.022329 sec, 0.011721/0.011721 sec, 0.010624/0.010624 sec, 0.025417/0.025417 sec, 0.008748/0.008748 sec, 0.097141/0.097141 sec, 0.041883/0.041883 sec, 0.002152/0.002152 sec, 0.044211/0.044211 sec, 0.041918/0.041918 sec, 0.058822/0.058822 sec, 0.069235/0.069235 sec, 0.066284/0.066284 sec, 0.052761/0.052761 sec, 0.074615/0.074615 sec, 0.040964/0.040964 sec, 0.069724/0.069724 sec )
[LOG] Total clause size reduction: 20188 --> 553 (4922 --> 84, 4944 --> 100, 1068 --> 12, 810 --> 7, 1824 --> 28, 1160 --> 23, 864 --> 15, 3976 --> 79, 411 --> 6, 30 --> 28, 42 --> 35, 9 --> 9, 7 --> 7, 18 --> 18, 19 --> 18, 9 --> 9, 74 --> 74, 1 --> 1 )
[LOG] Average clause size reduction: 96.1333 --> 2.63333 (205.083 --> 3.5, 197.76 --> 4, 152.571 --> 1.71429, 135 --> 1.16667, 140.308 --> 2.15385, 128.889 --> 2.55556, 123.429 --> 2.14286, 137.103 --> 2.72414, 102.75 --> 1.5, 2.30769 --> 2.15385, 3 --> 2.5, 1.8 --> 1.8, 1.4 --> 1.4, 1.8 --> 1.8, 2.71429 --> 2.57143, 2.25 --> 2.25, 2.74074 --> 2.74074, 1 --> 1 )
[LOG] Overall execution time: 1.13541 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.33 sec (Real time) / 1.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.94 sec (Real time) / 0.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 254 16 30 1 208
Raw AIGER output size: aag 510 7 30 1 465
=====================  genbuf4b4y.aag =====================
[LOG] Relation determinization time: 1.55415 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 462 new AND gates.
[LOG] Size before ABC: 550 AND gates.
[LOG] Size after ABC: 460 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.47896/1 sec (0.005735/0 sec, 0.006375/0 sec, 0.040782/0 sec, 0.023704/0 sec, 0.01665/0 sec, 0.016947/0 sec, 0.063833/0 sec, 0.074587/0 sec, 0.102542/0 sec, 0.138247/0 sec, 0.101119/0 sec, 0.084512/0 sec, 0.125247/1 sec, 0.074723/0 sec, 0.095517/0 sec, 0.095386/0 sec, 0.081383/0 sec, 0.091085/0 sec, 0.127712/0 sec, 0.112876/0 sec )
[LOG] Nr of iterations: 351 (2, 3, 34, 12, 8, 7, 26, 21, 44, 35, 1, 1, 29, 5, 7, 5, 23, 20, 34, 34 )
[LOG] Total clause computation time: 0.274864/0 sec (0.000505/0.000505 sec, 0.000949/0.000949 sec, 0.009528/0.009528 sec, 0.007028/0.007028 sec, 0.002063/0.002063 sec, 0.001334/0.001334 sec, 0.018212/0.018212 sec, 0.018097/0.018097 sec, 0.018429/0.018429 sec, 0.025315/0.025315 sec, 0.017782/0.017782 sec, 0.02404/0.02404 sec, 0.018331/0.018331 sec, 0.007743/0.007743 sec, 0.013412/0.013412 sec, 0.011976/0.011976 sec, 0.026804/0.026804 sec, 0.028884/0.028884 sec, 0.01017/0.01017 sec, 0.014262/0.014262 sec )
[LOG] Total clause minimization time: 1.13809/1 sec (0.001085/0.001085 sec, 0.001791/0.001791 sec, 0.027754/0.027754 sec, 0.012666/0.012666 sec, 0.010549/0.010549 sec, 0.011688/0.011688 sec, 0.041519/0.041519 sec, 0.052075/0.052075 sec, 0.07925/0.07925 sec, 0.108113/0.108113 sec, 0.080567/0.080567 sec, 0.058143/0.058143 sec, 0.104298/0.104298 sec, 0.064574/0.064574 sec, 0.079769/0.079769 sec, 0.081167/0.081167 sec, 0.05217/0.05217 sec, 0.059709/0.059709 sec, 0.115084/0.115084 sec, 0.096116/0.096116 sec )
[LOG] Total clause size reduction: 32154 --> 1037 (286 --> 1, 536 --> 5, 7194 --> 122, 2277 --> 21, 1351 --> 12, 1098 --> 11, 4125 --> 101, 3140 --> 77, 6536 --> 161, 5134 --> 85, 1 --> 1, 2 --> 2, 93 --> 92, 7 --> 7, 12 --> 12, 7 --> 7, 85 --> 65, 77 --> 70, 108 --> 100, 85 --> 85 )
[LOG] Average clause size reduction: 91.6068 --> 2.95442 (143 --> 0.5, 178.667 --> 1.66667, 211.588 --> 3.58824, 189.75 --> 1.75, 168.875 --> 1.5, 156.857 --> 1.57143, 158.654 --> 3.88462, 149.524 --> 3.66667, 148.545 --> 3.65909, 146.686 --> 2.42857, 1 --> 1, 2 --> 2, 3.2069 --> 3.17241, 1.4 --> 1.4, 1.71429 --> 1.71429, 1.4 --> 1.4, 3.69565 --> 2.82609, 3.85 --> 3.5, 3.17647 --> 2.94118, 2.5 --> 2.5 )
[LOG] Overall execution time: 1.55749 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.78 sec (Real time) / 1.73 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.47 sec (Real time) / 2.46 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 296 18 33 1 245
Raw AIGER output size: aag 756 8 33 1 707
=====================  genbuf5b4y.aag =====================
[LOG] Relation determinization time: 4.82412 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 676 new AND gates.
[LOG] Size before ABC: 823 AND gates.
[LOG] Size after ABC: 674 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.6967/5 sec (0.009339/0 sec, 0.008202/0 sec, 0.046549/0 sec, 0.031345/0 sec, 0.023658/0 sec, 0.023792/0 sec, 0.02514/0 sec, 0.102594/1 sec, 0.128218/0 sec, 0.64963/0 sec, 0.63514/1 sec, 0.362126/0 sec, 0.206217/1 sec, 0.16736/0 sec, 0.190527/0 sec, 0.264401/0 sec, 0.23258/0 sec, 0.22108/1 sec, 0.24963/0 sec, 0.189722/0 sec, 0.195022/0 sec, 0.257311/1 sec, 0.218927/0 sec, 0.258193/0 sec )
[LOG] Nr of iterations: 505 (3, 2, 26, 15, 8, 4, 10, 21, 35, 99, 47, 13, 2, 1, 21, 10, 7, 3, 8, 19, 32, 63, 46, 10 )
[LOG] Total clause computation time: 0.716653/3 sec (0.001848/0.001848 sec, 0.00143/0.00143 sec, 0.009867/0.009867 sec, 0.005721/0.005721 sec, 0.004107/0.004107 sec, 0.002076/0.002076 sec, 0.004187/0.004187 sec, 0.033204/0.033204 sec, 0.031563/0.031563 sec, 0.083539/0.083539 sec, 0.048899/0.048899 sec, 0.051238/0.051238 sec, 0.030957/0.030957 sec, 0.042788/0.042788 sec, 0.041111/0.041111 sec, 0.016519/0.016519 sec, 0.019002/0.019002 sec, 0.013014/0.013014 sec, 0.045513/0.045513 sec, 0.061027/0.061027 sec, 0.058043/0.058043 sec, 0.041514/0.041514 sec, 0.025966/0.025966 sec, 0.04352/0.04352 sec )
[LOG] Total clause minimization time: 3.86683/2 sec (0.00223/0.00223 sec, 0.002239/0.002239 sec, 0.032172/0.032172 sec, 0.020756/0.020756 sec, 0.014312/0.014312 sec, 0.016846/0.016846 sec, 0.015896/0.015896 sec, 0.06402/0.06402 sec, 0.090557/0.090557 sec, 0.559401/0.559401 sec, 0.57827/0.57827 sec, 0.302532/0.302532 sec, 0.171714/0.171714 sec, 0.120806/0.120806 sec, 0.145573/0.145573 sec, 0.244309/0.244309 sec, 0.210103/0.210103 sec, 0.204247/0.204247 sec, 0.200443/0.200443 sec, 0.124893/0.124893 sec, 0.133176/0.133176 sec, 0.211885/0.211885 sec, 0.18944/0.18944 sec, 0.211009/0.211009 sec )
[LOG] Total clause size reduction: 51547 --> 1881 (660 --> 4, 308 --> 1, 6425 --> 79, 3388 --> 36, 1603 --> 11, 642 --> 5, 1836 --> 16, 3720 --> 90, 6052 --> 166, 16464 --> 628, 7682 --> 125, 1992 --> 29, 4 --> 4, 1 --> 1, 57 --> 54, 16 --> 16, 11 --> 11, 5 --> 5, 13 --> 11, 82 --> 80, 148 --> 127, 294 --> 238, 125 --> 125, 19 --> 19 )
[LOG] Average clause size reduction: 102.073 --> 3.72475 (220 --> 1.33333, 154 --> 0.5, 247.115 --> 3.03846, 225.867 --> 2.4, 200.375 --> 1.375, 160.5 --> 1.25, 183.6 --> 1.6, 177.143 --> 4.28571, 172.914 --> 4.74286, 166.303 --> 6.34343, 163.447 --> 2.65957, 153.231 --> 2.23077, 2 --> 2, 1 --> 1, 2.71429 --> 2.57143, 1.6 --> 1.6, 1.57143 --> 1.57143, 1.66667 --> 1.66667, 1.625 --> 1.375, 4.31579 --> 4.21053, 4.625 --> 3.96875, 4.66667 --> 3.77778, 2.71739 --> 2.71739, 1.9 --> 1.9 )
[LOG] Overall execution time: 4.82811 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.09 sec (Real time) / 5.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.38 sec (Real time) / 4.35 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 340 21 37 1 282
Raw AIGER output size: aag 1014 9 37 1 958
=====================  genbuf6b4y.aag =====================
[LOG] Relation determinization time: 11.9134 sec CPU time.
[LOG] Relation determinization time: 12 sec real time.
[LOG] Final circuit size: 1048 new AND gates.
[LOG] Size before ABC: 1300 AND gates.
[LOG] Size after ABC: 1047 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.6829/12 sec (0.015219/0 sec, 0.015274/0 sec, 0.05734/0 sec, 0.034762/0 sec, 0.044601/0 sec, 0.0281/0 sec, 0.043841/0 sec, 0.040961/0 sec, 0.234908/1 sec, 0.23994/0 sec, 0.797264/1 sec, 1.34163/1 sec, 1.06963/1 sec, 0.472625/1 sec, 0.53353/0 sec, 0.623443/1 sec, 0.489833/0 sec, 0.581277/1 sec, 0.710727/1 sec, 0.617859/0 sec, 0.6257/1 sec, 0.543054/0 sec, 0.637444/1 sec, 0.680099/1 sec, 0.614692/0 sec, 0.589114/1 sec )
[LOG] Nr of iterations: 807 (8, 5, 28, 10, 11, 3, 7, 8, 38, 33, 109, 203, 17, 3, 1, 24, 8, 6, 2, 6, 7, 33, 31, 63, 128, 15 )
[LOG] Total clause computation time: 1.67307/1 sec (0.001608/0.001608 sec, 0.002219/0.002219 sec, 0.01122/0.01122 sec, 0.005898/0.005898 sec, 0.005151/0.005151 sec, 0.001087/0.001087 sec, 0.003958/0.003958 sec, 0.002822/0.002822 sec, 0.055134/0.055134 sec, 0.078439/0.078439 sec, 0.079385/0.079385 sec, 0.154907/0.154907 sec, 0.187719/0.187719 sec, 0.06462/0.06462 sec, 0.142127/0.142127 sec, 0.067103/0.067103 sec, 0.030793/0.030793 sec, 0.025243/0.025243 sec, 0.035862/0.035862 sec, 0.05786/0.05786 sec, 0.033264/0.033264 sec, 0.166203/0.166203 sec, 0.147719/0.147719 sec, 0.056823/0.056823 sec, 0.107458/0.107458 sec, 0.14845/0.14845 sec )
[LOG] Total clause minimization time: 9.81035/11 sec (0.006282/0.006282 sec, 0.006065/0.006065 sec, 0.039119/0.039119 sec, 0.021338/0.021338 sec, 0.032422/0.032422 sec, 0.020085/0.020085 sec, 0.033046/0.033046 sec, 0.030636/0.030636 sec, 0.172197/0.172197 sec, 0.152788/0.152788 sec, 0.70849/0.70849 sec, 1.17517/1.17517 sec, 0.867489/0.867489 sec, 0.400635/0.400635 sec, 0.384896/0.384896 sec, 0.549205/0.549205 sec, 0.451933/0.451933 sec, 0.548992/0.548992 sec, 0.668352/0.668352 sec, 0.553863/0.553863 sec, 0.585593/0.585593 sec, 0.369698/0.369698 sec, 0.482566/0.482566 sec, 0.615547/0.615547 sec, 0.499698/0.499698 sec, 0.434245/0.434245 sec )
[LOG] Total clause size reduction: 94472 --> 3765 (2625 --> 18, 1396 --> 13, 7560 --> 78, 2430 --> 14, 2570 --> 25, 488 --> 3, 1380 --> 11, 1540 --> 15, 7474 --> 183, 6208 --> 171, 19764 --> 640, 36764 --> 1385, 2896 --> 43, 3 --> 3, 1 --> 1, 62 --> 60, 11 --> 11, 7 --> 7, 3 --> 3, 11 --> 11, 15 --> 15, 146 --> 127, 160 --> 145, 248 --> 225, 671 --> 519, 39 --> 39 )
[LOG] Average clause size reduction: 117.066 --> 4.66543 (328.125 --> 2.25, 279.2 --> 2.6, 270 --> 2.78571, 243 --> 1.4, 233.636 --> 2.27273, 162.667 --> 1, 197.143 --> 1.57143, 192.5 --> 1.875, 196.684 --> 4.81579, 188.121 --> 5.18182, 181.321 --> 5.87156, 181.103 --> 6.82266, 170.353 --> 2.52941, 1 --> 1, 1 --> 1, 2.58333 --> 2.5, 1.375 --> 1.375, 1.16667 --> 1.16667, 1.5 --> 1.5, 1.83333 --> 1.83333, 2.14286 --> 2.14286, 4.42424 --> 3.84848, 5.16129 --> 4.67742, 3.93651 --> 3.57143, 5.24219 --> 4.05469, 2.6 --> 2.6 )
[LOG] Overall execution time: 11.9184 sec CPU time.
[LOG] Overall execution time: 12 sec real time.
Synthesis time: 12.24 sec (Real time) / 12.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.31 sec (Real time) / 7.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 23 40 1 322
Raw AIGER output size: aag 1432 10 40 1 1370
=====================  genbuf7b4y.aag =====================
[LOG] Relation determinization time: 13.2311 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 1173 new AND gates.
[LOG] Size before ABC: 1492 AND gates.
[LOG] Size after ABC: 1172 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 13.0055/13 sec (0.012682/0 sec, 0.014842/0 sec, 0.058009/0 sec, 0.02897/0 sec, 0.031797/0 sec, 0.048748/0 sec, 0.076952/0 sec, 0.048452/0 sec, 0.261588/1 sec, 0.121951/0 sec, 0.25528/0 sec, 0.680455/1 sec, 0.723469/0 sec, 1.13927/2 sec, 0.681873/0 sec, 0.683121/1 sec, 0.601925/1 sec, 0.663966/0 sec, 0.609872/1 sec, 0.616438/0 sec, 0.61811/1 sec, 0.627595/1 sec, 0.543963/0 sec, 0.736622/1 sec, 0.776729/1 sec, 0.860465/1 sec, 0.688845/0 sec, 0.793469/1 sec )
[LOG] Nr of iterations: 762 (2, 6, 32, 6, 6, 18, 9, 13, 38, 9, 34, 112, 104, 23, 1, 4, 23, 5, 4, 17, 4, 9, 36, 7, 33, 92, 96, 19 )
[LOG] Total clause computation time: 2.49837/2 sec (0.00086/0.00086 sec, 0.004119/0.004119 sec, 0.013023/0.013023 sec, 0.006344/0.006344 sec, 0.003499/0.003499 sec, 0.018304/0.018304 sec, 0.005316/0.005316 sec, 0.004991/0.004991 sec, 0.062827/0.062827 sec, 0.005703/0.005703 sec, 0.084416/0.084416 sec, 0.089848/0.089848 sec, 0.148876/0.148876 sec, 0.29256/0.29256 sec, 0.108123/0.108123 sec, 0.189527/0.189527 sec, 0.068308/0.068308 sec, 0.042025/0.042025 sec, 0.028711/0.028711 sec, 0.056554/0.056554 sec, 0.069903/0.069903 sec, 0.047423/0.047423 sec, 0.177782/0.177782 sec, 0.054219/0.054219 sec, 0.172636/0.172636 sec, 0.217958/0.217958 sec, 0.230991/0.230991 sec, 0.293528/0.293528 sec )
[LOG] Total clause minimization time: 10.3133/11 sec (0.004767/0.004767 sec, 0.004695/0.004695 sec, 0.038397/0.038397 sec, 0.015761/0.015761 sec, 0.021824/0.021824 sec, 0.023726/0.023726 sec, 0.064588/0.064588 sec, 0.036654/0.036654 sec, 0.19116/0.19116 sec, 0.108111/0.108111 sec, 0.162602/0.162602 sec, 0.580864/0.580864 sec, 0.56331/0.56331 sec, 0.834516/0.834516 sec, 0.567938/0.567938 sec, 0.487787/0.487787 sec, 0.52761/0.52761 sec, 0.615842/0.615842 sec, 0.575507/0.575507 sec, 0.553796/0.553796 sec, 0.542532/0.542532 sec, 0.574671/0.574671 sec, 0.359794/0.359794 sec, 0.676696/0.676696 sec, 0.598229/0.598229 sec, 0.63612/0.63612 sec, 0.451497/0.451497 sec, 0.494282/0.494282 sec )
[LOG] Total clause size reduction: 89006 --> 3279 (416 --> 1, 1930 --> 12, 9548 --> 94, 1500 --> 7, 1430 --> 9, 4607 --> 29, 2064 --> 22, 2928 --> 27, 8362 --> 158, 1728 --> 15, 6864 --> 141, 21756 --> 720, 20085 --> 623, 4268 --> 82, 1 --> 1, 8 --> 8, 56 --> 55, 7 --> 7, 6 --> 6, 29 --> 29, 6 --> 6, 15 --> 15, 149 --> 114, 12 --> 12, 141 --> 126, 491 --> 439, 532 --> 454, 67 --> 67 )
[LOG] Average clause size reduction: 116.806 --> 4.30315 (208 --> 0.5, 321.667 --> 2, 298.375 --> 2.9375, 250 --> 1.16667, 238.333 --> 1.5, 255.944 --> 1.61111, 229.333 --> 2.44444, 225.231 --> 2.07692, 220.053 --> 4.15789, 192 --> 1.66667, 201.882 --> 4.14706, 194.25 --> 6.42857, 193.125 --> 5.99038, 185.565 --> 3.56522, 1 --> 1, 2 --> 2, 2.43478 --> 2.3913, 1.4 --> 1.4, 1.5 --> 1.5, 1.70588 --> 1.70588, 1.5 --> 1.5, 1.66667 --> 1.66667, 4.13889 --> 3.16667, 1.71429 --> 1.71429, 4.27273 --> 3.81818, 5.33696 --> 4.77174, 5.54167 --> 4.72917, 3.52632 --> 3.52632 )
[LOG] Overall execution time: 13.2363 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 13.57 sec (Real time) / 13.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 12.21 sec (Real time) / 12.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 426 25 43 1 358
Raw AIGER output size: aag 1598 11 43 1 1531
=====================  genbuf8b4y.aag =====================
[LOG] Relation determinization time: 13.0606 sec CPU time.
[LOG] Relation determinization time: 14 sec real time.
[LOG] Final circuit size: 1082 new AND gates.
[LOG] Size before ABC: 1261 AND gates.
[LOG] Size after ABC: 1080 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 12.74/13 sec (0.01616/0 sec, 0.016194/0 sec, 0.088582/1 sec, 0.052574/0 sec, 0.048511/0 sec, 0.077171/0 sec, 0.046392/0 sec, 0.076374/0 sec, 0.301531/0 sec, 0.117892/0 sec, 0.266804/1 sec, 0.17224/0 sec, 0.587119/0 sec, 0.634886/1 sec, 0.753843/1 sec, 0.494024/0 sec, 0.59353/1 sec, 0.788595/1 sec, 0.611594/0 sec, 0.669178/1 sec, 0.73798/1 sec, 0.573016/0 sec, 0.681947/1 sec, 0.546004/0 sec, 0.542571/1 sec, 0.569391/1 sec, 0.756379/0 sec, 0.760745/1 sec, 0.613275/1 sec, 0.545454/0 sec )
[LOG] Nr of iterations: 771 (4, 3, 43, 7, 8, 9, 3, 12, 39, 12, 37, 9, 106, 98, 45, 1, 1, 40, 5, 7, 8, 2, 11, 35, 10, 36, 5, 53, 85, 37 )
[LOG] Total clause computation time: 1.72052/1 sec (0.002543/0.002543 sec, 0.004244/0.004244 sec, 0.018376/0.018376 sec, 0.003714/0.003714 sec, 0.003453/0.003453 sec, 0.005976/0.005976 sec, 0.00142/0.00142 sec, 0.004777/0.004777 sec, 0.096424/0.096424 sec, 0.007671/0.007671 sec, 0.087415/0.087415 sec, 0.008592/0.008592 sec, 0.084941/0.084941 sec, 0.131076/0.131076 sec, 0.119878/0.119878 sec, 0.071577/0.071577 sec, 0.19334/0.19334 sec, 0.04811/0.04811 sec, 0.036436/0.036436 sec, 0.030006/0.030006 sec, 0.030735/0.030735 sec, 0.034985/0.034985 sec, 0.037273/0.037273 sec, 0.189847/0.189847 sec, 0.030136/0.030136 sec, 0.131521/0.131521 sec, 0.040683/0.040683 sec, 0.084984/0.084984 sec, 0.082453/0.082453 sec, 0.097936/0.097936 sec )
[LOG] Total clause minimization time: 10.7755/12 sec (0.004337/0.004337 sec, 0.003511/0.003511 sec, 0.061584/0.061584 sec, 0.040004/0.040004 sec, 0.035859/0.035859 sec, 0.062399/0.062399 sec, 0.035576/0.035576 sec, 0.062097/0.062097 sec, 0.195575/0.195575 sec, 0.099769/0.099769 sec, 0.169323/0.169323 sec, 0.153942/0.153942 sec, 0.492235/0.492235 sec, 0.490885/0.490885 sec, 0.620547/0.620547 sec, 0.41618/0.41618 sec, 0.39441/0.39441 sec, 0.733875/0.733875 sec, 0.568808/0.568808 sec, 0.633187/0.633187 sec, 0.701224/0.701224 sec, 0.531476/0.531476 sec, 0.63851/0.63851 sec, 0.349513/0.349513 sec, 0.506212/0.506212 sec, 0.431642/0.431642 sec, 0.709533/0.709533 sec, 0.668674/0.668674 sec, 0.523894/0.523894 sec, 0.440688/0.440688 sec )
[LOG] Total clause size reduction: 101638 --> 2847 (1374 --> 5, 848 --> 3, 14112 --> 125, 1956 --> 14, 2205 --> 10, 2400 --> 13, 574 --> 3, 3003 --> 17, 9690 --> 236, 2651 --> 18, 8388 --> 191, 1784 --> 20, 22050 --> 581, 20273 --> 401, 9152 --> 125, 1 --> 1, 1 --> 1, 114 --> 108, 8 --> 8, 10 --> 10, 13 --> 13, 3 --> 3, 17 --> 17, 199 --> 188, 15 --> 15, 191 --> 161, 10 --> 10, 189 --> 177, 316 --> 282, 91 --> 91 )
[LOG] Average clause size reduction: 131.826 --> 3.69261 (343.5 --> 1.25, 282.667 --> 1, 328.186 --> 2.90698, 279.429 --> 2, 275.625 --> 1.25, 266.667 --> 1.44444, 191.333 --> 1, 250.25 --> 1.41667, 248.462 --> 6.05128, 220.917 --> 1.5, 226.703 --> 5.16216, 198.222 --> 2.22222, 208.019 --> 5.48113, 206.867 --> 4.09184, 203.378 --> 2.77778, 1 --> 1, 1 --> 1, 2.85 --> 2.7, 1.6 --> 1.6, 1.42857 --> 1.42857, 1.625 --> 1.625, 1.5 --> 1.5, 1.54545 --> 1.54545, 5.68571 --> 5.37143, 1.5 --> 1.5, 5.30556 --> 4.47222, 2 --> 2, 3.56604 --> 3.33962, 3.71765 --> 3.31765, 2.45946 --> 2.45946 )
[LOG] Overall execution time: 13.0665 sec CPU time.
[LOG] Overall execution time: 14 sec real time.
Synthesis time: 13.38 sec (Real time) / 13.30 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.36 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 10.22 sec (Real time) / 10.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 468 27 46 1 395
Raw AIGER output size: aag 1548 12 46 1 1477
=====================  genbuf9b4y.aag =====================
[LOG] Relation determinization time: 30.5992 sec CPU time.
[LOG] Relation determinization time: 31 sec real time.
[LOG] Final circuit size: 1306 new AND gates.
[LOG] Size before ABC: 1618 AND gates.
[LOG] Size after ABC: 1304 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 30.0576/30 sec (0.018939/0 sec, 0.024771/0 sec, 0.086817/0 sec, 0.045541/0 sec, 0.068196/0 sec, 0.073336/0 sec, 0.109481/0 sec, 0.08856/0 sec, 0.325849/0 sec, 0.13121/1 sec, 0.544811/0 sec, 0.093775/0 sec, 0.122774/0 sec, 2.3212/3 sec, 3.68515/3 sec, 2.67958/3 sec, 2.50311/3 sec, 0.997421/1 sec, 0.835968/0 sec, 0.868778/1 sec, 1.18461/2 sec, 0.765638/0 sec, 0.95598/1 sec, 0.935506/1 sec, 1.15789/1 sec, 0.968464/1 sec, 0.865843/1 sec, 1.00239/1 sec, 1.35316/2 sec, 0.984116/1 sec, 1.24076/1 sec, 1.05831/1 sec, 0.83093/1 sec, 1.12878/1 sec )
[LOG] Nr of iterations: 984 (3, 7, 40, 7, 17, 13, 9, 14, 38, 11, 53, 6, 7, 139, 106, 63, 22, 1, 6, 37, 6, 11, 8, 5, 13, 37, 9, 50, 2, 6, 99, 69, 54, 16 )
[LOG] Total clause computation time: 3.50219/1 sec (0.001268/0.001268 sec, 0.00612/0.00612 sec, 0.016242/0.016242 sec, 0.002424/0.002424 sec, 0.008787/0.008787 sec, 0.007/0.007 sec, 0.019036/0.019036 sec, 0.008211/0.008211 sec, 0.094641/0.094641 sec, 0.008191/0.008191 sec, 0.119811/0.119811 sec, 0.006038/0.006038 sec, 0.004572/0.004572 sec, 0.461094/0.461094 sec, 0.323399/0.323399 sec, 0.220005/0.220005 sec, 0.236128/0.236128 sec, 0.108545/0.108545 sec, 0.180865/0.180865 sec, 0.072421/0.072421 sec, 0.053279/0.053279 sec, 0.062603/0.062603 sec, 0.048565/0.048565 sec, 0.045145/0.045145 sec, 0.042913/0.042913 sec, 0.280815/0.280815 sec, 0.04603/0.04603 sec, 0.348104/0.348104 sec, 0.033631/0.033631 sec, 0.083312/0.083312 sec, 0.182324/0.182324 sec, 0.127522/0.127522 sec, 0.110289/0.110289 sec, 0.132857/0.132857 sec )
[LOG] Total clause minimization time: 25.9677/27 sec (0.006337/0.006337 sec, 0.007795/0.007795 sec, 0.060239/0.060239 sec, 0.03141/0.03141 sec, 0.048805/0.048805 sec, 0.055375/0.055375 sec, 0.078354/0.078354 sec, 0.068738/0.068738 sec, 0.219854/0.219854 sec, 0.111178/0.111178 sec, 0.411765/0.411765 sec, 0.073596/0.073596 sec, 0.104796/0.104796 sec, 1.84437/1.84437 sec, 3.34326/3.34326 sec, 2.42356/2.42356 sec, 2.22227/2.22227 sec, 0.875931/0.875931 sec, 0.632864/0.632864 sec, 0.780283/0.780283 sec, 1.10838/1.10838 sec, 0.681796/0.681796 sec, 0.890519/0.890519 sec, 0.872618/0.872618 sec, 1.09139/1.09139 sec, 0.670821/0.670821 sec, 0.802297/0.802297 sec, 0.633932/0.633932 sec, 1.30106/1.30106 sec, 0.885648/0.885648 sec, 1.03836/1.03836 sec, 0.908721/0.908721 sec, 0.701377/0.701377 sec, 0.980012/0.980012 sec )
[LOG] Total clause size reduction: 143025 --> 4112 (1026 --> 3, 2850 --> 14, 14898 --> 127, 2196 --> 9, 5648 --> 25, 4080 --> 39, 2616 --> 17, 4056 --> 23, 10878 --> 184, 2800 --> 20, 14144 --> 338, 1290 --> 9, 1488 --> 11, 31188 --> 1058, 23625 --> 555, 13888 --> 194, 4683 --> 62, 1 --> 1, 14 --> 14, 115 --> 113, 9 --> 7, 15 --> 15, 13 --> 12, 8 --> 7, 23 --> 22, 184 --> 144, 17 --> 15, 309 --> 258, 3 --> 3, 11 --> 9, 522 --> 413, 251 --> 215, 146 --> 146, 30 --> 30 )
[LOG] Average clause size reduction: 145.351 --> 4.17886 (342 --> 1, 407.143 --> 2, 372.45 --> 3.175, 313.714 --> 1.28571, 332.235 --> 1.47059, 313.846 --> 3, 290.667 --> 1.88889, 289.714 --> 1.64286, 286.263 --> 4.84211, 254.545 --> 1.81818, 266.868 --> 6.37736, 215 --> 1.5, 212.571 --> 1.57143, 224.374 --> 7.61151, 222.877 --> 5.23585, 220.444 --> 3.07937, 212.864 --> 2.81818, 1 --> 1, 2.33333 --> 2.33333, 3.10811 --> 3.05405, 1.5 --> 1.16667, 1.36364 --> 1.36364, 1.625 --> 1.5, 1.6 --> 1.4, 1.76923 --> 1.69231, 4.97297 --> 3.89189, 1.88889 --> 1.66667, 6.18 --> 5.16, 1.5 --> 1.5, 1.83333 --> 1.5, 5.27273 --> 4.17172, 3.63768 --> 3.11594, 2.7037 --> 2.7037, 1.875 --> 1.875 )
[LOG] Overall execution time: 30.6064 sec CPU time.
[LOG] Overall execution time: 31 sec real time.
Synthesis time: 31.13 sec (Real time) / 30.93 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.46 sec (Real time) / 0.46 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.67 sec (Real time) / 18.54 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 30 50 1 443
Raw AIGER output size: aag 1827 13 50 1 1749
=====================  genbuf10b4y.aag =====================
[LOG] Relation determinization time: 21.0496 sec CPU time.
[LOG] Relation determinization time: 21 sec real time.
[LOG] Final circuit size: 752 new AND gates.
[LOG] Size before ABC: 920 AND gates.
[LOG] Size after ABC: 751 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 20.3606/21 sec (0.349956/0 sec, 0.123387/1 sec, 0.032855/0 sec, 0.390442/0 sec, 0.38164/0 sec, 0.063674/0 sec, 0.107253/1 sec, 0.164959/0 sec, 0.125025/0 sec, 0.231916/0 sec, 0.134504/0 sec, 0.259784/1 sec, 0.141279/0 sec, 0.226886/0 sec, 0.204055/0 sec, 0.632752/1 sec, 1.88225/2 sec, 2.65233/2 sec, 0.793746/1 sec, 0.635131/1 sec, 0.610674/0 sec, 0.755962/1 sec, 0.563221/1 sec, 0.491843/0 sec, 0.609545/1 sec, 0.601971/0 sec, 0.664402/1 sec, 0.79395/1 sec, 0.626644/1 sec, 0.683167/0 sec, 0.656082/1 sec, 0.796198/1 sec, 0.726923/0 sec, 0.46869/1 sec, 0.956214/1 sec, 0.821307/1 sec )
[LOG] Nr of iterations: 682 (6, 9, 8, 34, 48, 8, 17, 16, 12, 24, 14, 12, 11, 14, 9, 73, 31, 50, 5, 3, 1, 23, 25, 7, 14, 14, 11, 20, 11, 10, 9, 12, 7, 58, 19, 37 )
[LOG] Total clause computation time: 4.2017/3 sec (0.147716/0.147716 sec, 0.091806/0.091806 sec, 0.006162/0.006162 sec, 0.086735/0.086735 sec, 0.099265/0.099265 sec, 0.005966/0.005966 sec, 0.016255/0.016255 sec, 0.010735/0.010735 sec, 0.007721/0.007721 sec, 0.031334/0.031334 sec, 0.03295/0.03295 sec, 0.016589/0.016589 sec, 0.030049/0.030049 sec, 0.036975/0.036975 sec, 0.015408/0.015408 sec, 0.170089/0.170089 sec, 0.347027/0.347027 sec, 0.358505/0.358505 sec, 0.549421/0.549421 sec, 0.494126/0.494126 sec, 0.098397/0.098397 sec, 0.171265/0.171265 sec, 0.16962/0.16962 sec, 0.030059/0.030059 sec, 0.036552/0.036552 sec, 0.030247/0.030247 sec, 0.027278/0.027278 sec, 0.033827/0.033827 sec, 0.029255/0.029255 sec, 0.055111/0.055111 sec, 0.027889/0.027889 sec, 0.042278/0.042278 sec, 0.028396/0.028396 sec, 0.191649/0.191649 sec, 0.346908/0.346908 sec, 0.328131/0.328131 sec )
[LOG] Total clause minimization time: 15.5087/16 sec (0.187878/0.187878 sec, 0.016732/0.016732 sec, 0.008906/0.008906 sec, 0.288094/0.288094 sec, 0.263886/0.263886 sec, 0.033826/0.033826 sec, 0.073971/0.073971 sec, 0.133325/0.133325 sec, 0.098977/0.098977 sec, 0.177634/0.177634 sec, 0.081209/0.081209 sec, 0.22351/0.22351 sec, 0.089538/0.089538 sec, 0.167456/0.167456 sec, 0.158716/0.158716 sec, 0.441915/0.441915 sec, 1.51114/1.51114 sec, 2.26559/2.26559 sec, 0.232525/0.232525 sec, 0.127318/0.127318 sec, 0.499653/0.499653 sec, 0.564526/0.564526 sec, 0.380753/0.380753 sec, 0.441198/0.441198 sec, 0.560156/0.560156 sec, 0.557799/0.557799 sec, 0.623389/0.623389 sec, 0.739178/0.739178 sec, 0.583596/0.583596 sec, 0.612947/0.612947 sec, 0.614082/0.614082 sec, 0.740667/0.740667 sec, 0.684828/0.684828 sec, 0.257871/0.257871 sec, 0.594464/0.594464 sec, 0.471395/0.471395 sec )
[LOG] Total clause size reduction: 120471 --> 2103 (2440 --> 12, 3896 --> 20, 3367 --> 13, 14883 --> 189, 20821 --> 306, 2464 --> 10, 5472 --> 31, 4935 --> 25, 3487 --> 18, 6969 --> 54, 3783 --> 30, 3069 --> 26, 2660 --> 25, 3289 --> 28, 1952 --> 18, 17496 --> 285, 7140 --> 147, 11613 --> 158, 12 --> 12, 4 --> 4, 1 --> 1, 75 --> 66, 69 --> 65, 10 --> 10, 24 --> 24, 22 --> 22, 18 --> 18, 42 --> 42, 24 --> 24, 21 --> 21, 20 --> 20, 24 --> 24, 14 --> 14, 190 --> 190, 70 --> 56, 95 --> 95 )
[LOG] Average clause size reduction: 176.644 --> 3.08358 (406.667 --> 2, 432.889 --> 2.22222, 420.875 --> 1.625, 437.735 --> 5.55882, 433.771 --> 6.375, 308 --> 1.25, 321.882 --> 1.82353, 308.438 --> 1.5625, 290.583 --> 1.5, 290.375 --> 2.25, 270.214 --> 2.14286, 255.75 --> 2.16667, 241.818 --> 2.27273, 234.929 --> 2, 216.889 --> 2, 239.671 --> 3.90411, 230.323 --> 4.74194, 232.26 --> 3.16, 2.4 --> 2.4, 1.33333 --> 1.33333, 1 --> 1, 3.26087 --> 2.86957, 2.76 --> 2.6, 1.42857 --> 1.42857, 1.71429 --> 1.71429, 1.57143 --> 1.57143, 1.63636 --> 1.63636, 2.1 --> 2.1, 2.18182 --> 2.18182, 2.1 --> 2.1, 2.22222 --> 2.22222, 2 --> 2, 2 --> 2, 3.27586 --> 3.27586, 3.68421 --> 2.94737, 2.56757 --> 2.56757 )
[LOG] Overall execution time: 21.059 sec CPU time.
[LOG] Overall execution time: 21 sec real time.
Synthesis time: 21.45 sec (Real time) / 21.23 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.28 sec (Real time) / 0.28 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 15.19 sec (Real time) / 15.08 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 560 32 53 1 475
Raw AIGER output size: aag 1311 14 53 1 1227
=====================  genbuf11b4y.aag =====================
[LOG] Relation determinization time: 33.2701 sec CPU time.
[LOG] Relation determinization time: 33 sec real time.
[LOG] Final circuit size: 946 new AND gates.
[LOG] Size before ABC: 1145 AND gates.
[LOG] Size after ABC: 946 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 32.2686/32 sec (0.382216/1 sec, 0.196175/0 sec, 0.03596/0 sec, 0.328932/0 sec, 0.472886/1 sec, 0.124508/0 sec, 0.162841/0 sec, 0.163234/0 sec, 0.123394/0 sec, 0.230769/1 sec, 0.172313/0 sec, 0.29569/0 sec, 0.319542/1 sec, 0.343496/0 sec, 0.357333/0 sec, 0.375748/1 sec, 0.516165/0 sec, 4.62293/5 sec, 3.60018/3 sec, 0.934567/1 sec, 0.909993/1 sec, 1.02655/1 sec, 1.00753/1 sec, 1.0477/1 sec, 0.670116/1 sec, 0.825242/1 sec, 0.812587/1 sec, 0.735119/0 sec, 1.03668/1 sec, 1.087/2 sec, 1.14874/1 sec, 1.23306/1 sec, 1.28475/1 sec, 1.24837/1 sec, 1.1223/1 sec, 0.702148/0 sec, 1.43432/2 sec, 1.17754/1 sec )
[LOG] Nr of iterations: 773 (7, 3, 8, 37, 52, 16, 7, 9, 10, 15, 20, 11, 12, 20, 40, 26, 67, 38, 47, 4, 1, 4, 26, 34, 11, 6, 8, 8, 7, 17, 10, 9, 14, 25, 18, 63, 23, 40 )
[LOG] Total clause computation time: 6.07288/7 sec (0.134561/0.134561 sec, 0.160917/0.160917 sec, 0.006044/0.006044 sec, 0.130138/0.130138 sec, 0.125271/0.125271 sec, 0.016259/0.016259 sec, 0.008391/0.008391 sec, 0.008034/0.008034 sec, 0.012308/0.012308 sec, 0.033167/0.033167 sec, 0.035013/0.035013 sec, 0.017793/0.017793 sec, 0.033845/0.033845 sec, 0.052761/0.052761 sec, 0.057508/0.057508 sec, 0.048794/0.048794 sec, 0.179248/0.179248 sec, 0.643253/0.643253 sec, 0.644118/0.644118 sec, 0.736515/0.736515 sec, 0.718266/0.718266 sec, 0.121341/0.121341 sec, 0.238743/0.238743 sec, 0.373845/0.373845 sec, 0.032204/0.032204 sec, 0.031884/0.031884 sec, 0.031293/0.031293 sec, 0.039886/0.039886 sec, 0.039958/0.039958 sec, 0.057838/0.057838 sec, 0.039885/0.039885 sec, 0.04479/0.04479 sec, 0.048506/0.048506 sec, 0.035346/0.035346 sec, 0.04397/0.04397 sec, 0.213083/0.213083 sec, 0.47391/0.47391 sec, 0.404195/0.404195 sec )
[LOG] Total clause minimization time: 25.3237/24 sec (0.231675/0.231675 sec, 0.009192/0.009192 sec, 0.010111/0.010111 sec, 0.179938/0.179938 sec, 0.325134/0.325134 sec, 0.085482/0.085482 sec, 0.12543/0.12543 sec, 0.122613/0.122613 sec, 0.079268/0.079268 sec, 0.171915/0.171915 sec, 0.102489/0.102489 sec, 0.252097/0.252097 sec, 0.254479/0.254479 sec, 0.257558/0.257558 sec, 0.272541/0.272541 sec, 0.298745/0.298745 sec, 0.30318/0.30318 sec, 3.94855/3.94855 sec, 2.92098/2.92098 sec, 0.184305/0.184305 sec, 0.175798/0.175798 sec, 0.884384/0.884384 sec, 0.750023/0.750023 sec, 0.6518/0.6518 sec, 0.620671/0.620671 sec, 0.777123/0.777123 sec, 0.7682/0.7682 sec, 0.673343/0.673343 sec, 0.980687/0.980687 sec, 1.01381/1.01381 sec, 1.08566/1.08566 sec, 1.174/1.174 sec, 1.21257/1.21257 sec, 1.19146/1.19146 sec, 1.05854/1.05854 sec, 0.464312/0.464312 sec, 0.948048/0.948048 sec, 0.757566/0.757566 sec )
[LOG] Total clause size reduction: 141240 --> 2542 (3132 --> 17, 1042 --> 6, 3605 --> 10, 17460 --> 208, 24327 --> 321, 5670 --> 28, 2208 --> 10, 2840 --> 14, 3087 --> 15, 4606 --> 41, 6023 --> 44, 3050 --> 22, 3223 --> 27, 5320 --> 57, 10413 --> 128, 6450 --> 70, 16962 --> 262, 9324 --> 179, 11546 --> 175, 9 --> 9, 1 --> 1, 4 --> 4, 87 --> 83, 127 --> 99, 16 --> 16, 10 --> 10, 14 --> 14, 12 --> 12, 13 --> 13, 36 --> 36, 22 --> 22, 20 --> 20, 31 --> 31, 57 --> 57, 38 --> 38, 235 --> 235, 85 --> 73, 135 --> 135 )
[LOG] Average clause size reduction: 182.717 --> 3.28849 (447.429 --> 2.42857, 347.333 --> 2, 450.625 --> 1.25, 471.892 --> 5.62162, 467.827 --> 6.17308, 354.375 --> 1.75, 315.429 --> 1.42857, 315.556 --> 1.55556, 308.7 --> 1.5, 307.067 --> 2.73333, 301.15 --> 2.2, 277.273 --> 2, 268.583 --> 2.25, 266 --> 2.85, 260.325 --> 3.2, 248.077 --> 2.69231, 253.164 --> 3.91045, 245.368 --> 4.71053, 245.66 --> 3.7234, 2.25 --> 2.25, 1 --> 1, 1 --> 1, 3.34615 --> 3.19231, 3.73529 --> 2.91176, 1.45455 --> 1.45455, 1.66667 --> 1.66667, 1.75 --> 1.75, 1.5 --> 1.5, 1.85714 --> 1.85714, 2.11765 --> 2.11765, 2.2 --> 2.2, 2.22222 --> 2.22222, 2.21429 --> 2.21429, 2.28 --> 2.28, 2.11111 --> 2.11111, 3.73016 --> 3.73016, 3.69565 --> 3.17391, 3.375 --> 3.375 )
[LOG] Overall execution time: 33.2811 sec CPU time.
[LOG] Overall execution time: 33 sec real time.
Synthesis time: 33.73 sec (Real time) / 33.52 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.33 sec (Real time) / 0.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 20.53 sec (Real time) / 20.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 600 34 56 1 510
Raw AIGER output size: aag 1546 15 56 1 1456
=====================  genbuf12b4y.aag =====================
[LOG] Relation determinization time: 43.7465 sec CPU time.
[LOG] Relation determinization time: 45 sec real time.
[LOG] Final circuit size: 1101 new AND gates.
[LOG] Size before ABC: 1312 AND gates.
[LOG] Size after ABC: 1100 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 42.8095/43 sec (0.062227/0 sec, 0.235797/0 sec, 0.047732/0 sec, 0.439954/1 sec, 0.469476/0 sec, 0.244427/1 sec, 0.23781/0 sec, 0.251307/0 sec, 0.298595/0 sec, 0.449801/1 sec, 0.18324/0 sec, 0.115576/0 sec, 0.248226/0 sec, 0.304286/1 sec, 0.37824/0 sec, 0.239571/0 sec, 1.54366/2 sec, 0.962005/1 sec, 4.33057/4 sec, 4.02216/4 sec, 1.13842/1 sec, 1.42193/2 sec, 0.984843/1 sec, 1.25836/1 sec, 1.15149/1 sec, 1.758/2 sec, 1.41472/1 sec, 1.30085/2 sec, 1.9744/2 sec, 1.19171/1 sec, 1.37728/1 sec, 1.17387/2 sec, 1.32563/1 sec, 1.33688/1 sec, 1.49708/2 sec, 1.23472/1 sec, 1.1547/1 sec, 1.96668/2 sec, 1.64582/2 sec, 1.43745/1 sec )
[LOG] Nr of iterations: 916 (10, 7, 3, 39, 35, 16, 10, 9, 9, 18, 12, 7, 11, 16, 22, 13, 140, 65, 63, 37, 6, 5, 1, 21, 17, 10, 8, 7, 7, 12, 11, 6, 10, 13, 17, 11, 97, 60, 23, 32 )
[LOG] Total clause computation time: 7.57511/6 sec (0.013535/0.013535 sec, 0.18888/0.18888 sec, 0.003946/0.003946 sec, 0.208906/0.208906 sec, 0.167312/0.167312 sec, 0.017189/0.017189 sec, 0.02337/0.02337 sec, 0.010484/0.010484 sec, 0.018323/0.018323 sec, 0.027228/0.027228 sec, 0.029892/0.029892 sec, 0.013747/0.013747 sec, 0.022095/0.022095 sec, 0.042269/0.042269 sec, 0.038868/0.038868 sec, 0.027024/0.027024 sec, 0.348519/0.348519 sec, 0.105483/0.105483 sec, 0.487842/0.487842 sec, 0.717107/0.717107 sec, 0.868319/0.868319 sec, 1.21204/1.21204 sec, 0.182145/0.182145 sec, 0.235652/0.235652 sec, 0.325515/0.325515 sec, 0.0433/0.0433 sec, 0.036567/0.036567 sec, 0.04796/0.04796 sec, 0.067741/0.067741 sec, 0.051786/0.051786 sec, 0.077274/0.077274 sec, 0.077707/0.077707 sec, 0.051005/0.051005 sec, 0.072732/0.072732 sec, 0.067233/0.067233 sec, 0.050921/0.050921 sec, 0.326564/0.326564 sec, 0.062798/0.062798 sec, 0.572926/0.572926 sec, 0.632905/0.632905 sec )
[LOG] Total clause minimization time: 34.1531/37 sec (0.030496/0.030496 sec, 0.025565/0.025565 sec, 0.012797/0.012797 sec, 0.20869/0.20869 sec, 0.26741/0.26741 sec, 0.190362/0.190362 sec, 0.180424/0.180424 sec, 0.216199/0.216199 sec, 0.251291/0.251291 sec, 0.394755/0.394755 sec, 0.119154/0.119154 sec, 0.075474/0.075474 sec, 0.186703/0.186703 sec, 0.221921/0.221921 sec, 0.313488/0.313488 sec, 0.18608/0.18608 sec, 1.16266/1.16266 sec, 0.82147/0.82147 sec, 3.79703/3.79703 sec, 3.26372/3.26372 sec, 0.25452/0.25452 sec, 0.183191/0.183191 sec, 0.781004/0.781004 sec, 1.00077/1.00077 sec, 0.80162/0.80162 sec, 1.6962/1.6962 sec, 1.35813/1.35813 sec, 1.22545/1.22545 sec, 1.88372/1.88372 sec, 1.11133/1.11133 sec, 1.27979/1.27979 sec, 1.07291/1.07291 sec, 1.24991/1.24991 sec, 1.24402/1.24402 sec, 1.40199/1.40199 sec, 1.16438/1.16438 sec, 0.803948/0.803948 sec, 1.87434/1.87434 sec, 1.05652/1.05652 sec, 0.783705/0.783705 sec )
[LOG] Total clause size reduction: 174857 --> 3244 (5022 --> 29, 3342 --> 12, 1102 --> 5, 19798 --> 212, 17442 --> 226, 6075 --> 26, 3546 --> 18, 3048 --> 15, 2952 --> 14, 6035 --> 59, 3773 --> 20, 1986 --> 11, 3190 --> 23, 4605 --> 47, 6174 --> 52, 3372 --> 26, 38920 --> 714, 17344 --> 209, 16492 --> 325, 9540 --> 140, 12 --> 12, 8 --> 8, 1 --> 1, 70 --> 63, 44 --> 43, 14 --> 14, 14 --> 14, 11 --> 11, 10 --> 10, 22 --> 22, 20 --> 20, 11 --> 11, 23 --> 23, 26 --> 26, 34 --> 34, 22 --> 22, 379 --> 360, 181 --> 176, 85 --> 79, 112 --> 112 )
[LOG] Average clause size reduction: 190.892 --> 3.54148 (502.2 --> 2.9, 477.429 --> 1.71429, 367.333 --> 1.66667, 507.641 --> 5.4359, 498.343 --> 6.45714, 379.688 --> 1.625, 354.6 --> 1.8, 338.667 --> 1.66667, 328 --> 1.55556, 335.278 --> 3.27778, 314.417 --> 1.66667, 283.714 --> 1.57143, 290 --> 2.09091, 287.812 --> 2.9375, 280.636 --> 2.36364, 259.385 --> 2, 278 --> 5.1, 266.831 --> 3.21538, 261.778 --> 5.15873, 257.838 --> 3.78378, 2 --> 2, 1.6 --> 1.6, 1 --> 1, 3.33333 --> 3, 2.58824 --> 2.52941, 1.4 --> 1.4, 1.75 --> 1.75, 1.57143 --> 1.57143, 1.42857 --> 1.42857, 1.83333 --> 1.83333, 1.81818 --> 1.81818, 1.83333 --> 1.83333, 2.3 --> 2.3, 2 --> 2, 2 --> 2, 2 --> 2, 3.90722 --> 3.71134, 3.01667 --> 2.93333, 3.69565 --> 3.43478, 3.5 --> 3.5 )
[LOG] Overall execution time: 43.7586 sec CPU time.
[LOG] Overall execution time: 45 sec real time.
Synthesis time: 44.26 sec (Real time) / 43.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.40 sec (Real time) / 0.39 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.37 sec (Real time) / 18.25 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 642 36 59 1 547
Raw AIGER output size: aag 1742 16 59 1 1648
=====================  genbuf13b4y.aag =====================
[LOG] Relation determinization time: 60.4214 sec CPU time.
[LOG] Relation determinization time: 62 sec real time.
[LOG] Final circuit size: 1374 new AND gates.
[LOG] Size before ABC: 1614 AND gates.
[LOG] Size after ABC: 1374 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 59.1943/58 sec (0.333737/1 sec, 0.08045/0 sec, 0.054271/0 sec, 0.719709/1 sec, 0.608682/0 sec, 0.17698/0 sec, 0.397914/1 sec, 0.23998/0 sec, 0.221037/0 sec, 0.468618/1 sec, 0.328248/0 sec, 0.222363/0 sec, 0.381796/1 sec, 0.367438/0 sec, 0.338886/0 sec, 0.45943/1 sec, 1.83587/2 sec, 0.661154/0 sec, 1.02124/1 sec, 7.33409/7 sec, 5.30573/5 sec, 2.33515/3 sec, 2.30099/2 sec, 1.76368/2 sec, 1.71662/1 sec, 1.74062/2 sec, 1.41302/2 sec, 1.39539/1 sec, 1.76473/2 sec, 1.75967/1 sec, 1.71613/2 sec, 2.37609/3 sec, 1.74679/1 sec, 1.71386/2 sec, 1.6363/2 sec, 1.67888/1 sec, 1.62108/2 sec, 1.40405/1 sec, 2.22662/3 sec, 1.90737/2 sec, 1.90187/1 sec, 1.51778/1 sec )
[LOG] Nr of iterations: 1072 (11, 9, 6, 29, 37, 8, 13, 9, 7, 13, 11, 13, 18, 20, 14, 18, 173, 56, 65, 52, 38, 8, 7, 4, 18, 15, 6, 11, 7, 5, 12, 10, 9, 13, 17, 11, 16, 122, 52, 61, 19, 29 )
[LOG] Total clause computation time: 8.72478/10 sec (0.01845/0.01845 sec, 0.022714/0.022714 sec, 0.010923/0.010923 sec, 0.169632/0.169632 sec, 0.142891/0.142891 sec, 0.01474/0.01474 sec, 0.021301/0.021301 sec, 0.014657/0.014657 sec, 0.009889/0.009889 sec, 0.029052/0.029052 sec, 0.025443/0.025443 sec, 0.029133/0.029133 sec, 0.045471/0.045471 sec, 0.053713/0.053713 sec, 0.051859/0.051859 sec, 0.034472/0.034472 sec, 0.438971/0.438971 sec, 0.101426/0.101426 sec, 0.119834/0.119834 sec, 0.872036/0.872036 sec, 0.719166/0.719166 sec, 1.01219/1.01219 sec, 1.08339/1.08339 sec, 0.21801/0.21801 sec, 0.432212/0.432212 sec, 0.543647/0.543647 sec, 0.057491/0.057491 sec, 0.041005/0.041005 sec, 0.036724/0.036724 sec, 0.082035/0.082035 sec, 0.06161/0.06161 sec, 0.075295/0.075295 sec, 0.070361/0.070361 sec, 0.066573/0.066573 sec, 0.086159/0.086159 sec, 0.054523/0.054523 sec, 0.051581/0.051581 sec, 0.382887/0.382887 sec, 0.094182/0.094182 sec, 0.085013/0.085013 sec, 0.738346/0.738346 sec, 0.505775/0.505775 sec )
[LOG] Total clause minimization time: 49.1285/46 sec (0.287301/0.287301 sec, 0.027797/0.027797 sec, 0.01341/0.01341 sec, 0.51103/0.51103 sec, 0.435273/0.435273 sec, 0.128431/0.128431 sec, 0.340488/0.340488 sec, 0.193624/0.193624 sec, 0.180796/0.180796 sec, 0.407384/0.407384 sec, 0.259282/0.259282 sec, 0.153989/0.153989 sec, 0.299104/0.299104 sec, 0.280617/0.280617 sec, 0.241627/0.241627 sec, 0.386952/0.386952 sec, 1.36113/1.36113 sec, 0.506273/0.506273 sec, 0.859652/0.859652 sec, 6.42102/6.42102 sec, 4.53909/4.53909 sec, 1.29806/1.29806 sec, 1.18639/1.18639 sec, 1.51542/1.51542 sec, 1.25228/1.25228 sec, 1.17383/1.17383 sec, 1.32523/1.32523 sec, 1.33102/1.33102 sec, 1.70045/1.70045 sec, 1.65771/1.65771 sec, 1.63146/1.63146 sec, 2.27293/2.27293 sec, 1.65249/1.65249 sec, 1.62244/1.62244 sec, 1.52089/1.52089 sec, 1.59754/1.59754 sec, 1.53808/1.53808 sec, 0.992148/0.992148 sec, 2.09678/2.09678 sec, 1.79684/1.79684 sec, 1.14212/1.14212 sec, 0.990126/0.990126 sec )
[LOG] Total clause size reduction: 209853 --> 3858 (5920 --> 27, 4728 --> 24, 2925 --> 9, 15540 --> 142, 19692 --> 272, 3017 --> 11, 5040 --> 22, 3256 --> 12, 2370 --> 11, 4572 --> 24, 3690 --> 19, 4284 --> 31, 5865 --> 46, 6327 --> 49, 4173 --> 31, 5236 --> 39, 52804 --> 932, 16170 --> 181, 18240 --> 223, 14280 --> 262, 10323 --> 139, 20 --> 20, 13 --> 13, 7 --> 7, 49 --> 47, 35 --> 33, 9 --> 9, 19 --> 19, 10 --> 10, 8 --> 8, 24 --> 24, 19 --> 19, 17 --> 17, 27 --> 27, 38 --> 38, 23 --> 23, 35 --> 35, 533 --> 500, 165 --> 164, 194 --> 194, 73 --> 62, 83 --> 83 )
[LOG] Average clause size reduction: 195.758 --> 3.59888 (538.182 --> 2.45455, 525.333 --> 2.66667, 487.5 --> 1.5, 535.862 --> 4.89655, 532.216 --> 7.35135, 377.125 --> 1.375, 387.692 --> 1.69231, 361.778 --> 1.33333, 338.571 --> 1.57143, 351.692 --> 1.84615, 335.455 --> 1.72727, 329.538 --> 2.38462, 325.833 --> 2.55556, 316.35 --> 2.45, 298.071 --> 2.21429, 290.889 --> 2.16667, 305.225 --> 5.38728, 288.75 --> 3.23214, 280.615 --> 3.43077, 274.615 --> 5.03846, 271.658 --> 3.65789, 2.5 --> 2.5, 1.85714 --> 1.85714, 1.75 --> 1.75, 2.72222 --> 2.61111, 2.33333 --> 2.2, 1.5 --> 1.5, 1.72727 --> 1.72727, 1.42857 --> 1.42857, 1.6 --> 1.6, 2 --> 2, 1.9 --> 1.9, 1.88889 --> 1.88889, 2.07692 --> 2.07692, 2.23529 --> 2.23529, 2.09091 --> 2.09091, 2.1875 --> 2.1875, 4.36885 --> 4.09836, 3.17308 --> 3.15385, 3.18033 --> 3.18033, 3.84211 --> 3.26316, 2.86207 --> 2.86207 )
[LOG] Overall execution time: 60.4346 sec CPU time.
[LOG] Overall execution time: 62 sec real time.
Synthesis time: 61.03 sec (Real time) / 60.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.51 sec (Real time) / 0.50 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.56 sec (Real time) / 18.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 682 38 62 1 582
Raw AIGER output size: aag 2056 17 62 1 1956
=====================  genbuf14b4y.aag =====================
[LOG] Relation determinization time: 68.0076 sec CPU time.
[LOG] Relation determinization time: 68 sec real time.
[LOG] Final circuit size: 1445 new AND gates.
[LOG] Size before ABC: 1736 AND gates.
[LOG] Size after ABC: 1445 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 66.3369/67 sec (0.132688/0 sec, 0.138034/0 sec, 0.079221/0 sec, 0.97396/1 sec, 0.914962/1 sec, 0.210952/1 sec, 0.345866/0 sec, 0.364869/0 sec, 0.246596/1 sec, 0.329991/0 sec, 0.234522/0 sec, 0.313436/0 sec, 0.300234/1 sec, 0.351764/0 sec, 0.411171/1 sec, 0.984806/1 sec, 2.22944/2 sec, 1.09915/1 sec, 1.21203/1 sec, 0.80231/1 sec, 7.66793/8 sec, 6.01894/6 sec, 2.70252/2 sec, 2.68578/3 sec, 2.09948/2 sec, 1.87654/2 sec, 1.85506/2 sec, 1.61122/2 sec, 1.81907/1 sec, 1.7835/2 sec, 1.46395/2 sec, 1.78398/1 sec, 1.57672/2 sec, 1.49482/2 sec, 2.28279/2 sec, 1.54914/1 sec, 1.78812/2 sec, 1.45098/2 sec, 1.68258/1 sec, 1.5006/2 sec, 2.0433/2 sec, 1.8945/2 sec, 2.07009/2 sec, 1.95934/2 sec )
[LOG] Nr of iterations: 1181 (18, 15, 5, 46, 25, 9, 8, 12, 10, 11, 6, 17, 15, 15, 11, 17, 129, 63, 72, 17, 118, 31, 9, 11, 4, 24, 12, 8, 7, 11, 7, 10, 5, 13, 13, 10, 10, 9, 104, 50, 70, 14, 86, 24 )
[LOG] Total clause computation time: 8.55316/6 sec (0.034118/0.034118 sec, 0.037277/0.037277 sec, 0.016508/0.016508 sec, 0.303642/0.303642 sec, 0.107882/0.107882 sec, 0.014028/0.014028 sec, 0.015317/0.015317 sec, 0.017308/0.017308 sec, 0.020598/0.020598 sec, 0.035791/0.035791 sec, 0.036926/0.036926 sec, 0.044944/0.044944 sec, 0.048506/0.048506 sec, 0.044803/0.044803 sec, 0.077147/0.077147 sec, 0.071747/0.071747 sec, 0.499465/0.499465 sec, 0.120845/0.120845 sec, 0.151503/0.151503 sec, 0.069824/0.069824 sec, 0.5944/0.5944 sec, 0.851815/0.851815 sec, 1.16291/1.16291 sec, 1.00155/1.00155 sec, 0.263766/0.263766 sec, 0.546885/0.546885 sec, 0.458616/0.458616 sec, 0.077186/0.077186 sec, 0.049734/0.049734 sec, 0.053518/0.053518 sec, 0.040402/0.040402 sec, 0.071611/0.071611 sec, 0.05493/0.05493 sec, 0.062239/0.062239 sec, 0.048605/0.048605 sec, 0.061682/0.061682 sec, 0.065116/0.065116 sec, 0.054339/0.054339 sec, 0.393786/0.393786 sec, 0.049959/0.049959 sec, 0.058642/0.058642 sec, 0.048223/0.048223 sec, 0.217588/0.217588 sec, 0.497483/0.497483 sec )
[LOG] Total clause minimization time: 56.1585/59 sec (0.062728/0.062728 sec, 0.057896/0.057896 sec, 0.020903/0.020903 sec, 0.634601/0.634601 sec, 0.764768/0.764768 sec, 0.151878/0.151878 sec, 0.282181/0.282181 sec, 0.300228/0.300228 sec, 0.178086/0.178086 sec, 0.249793/0.249793 sec, 0.143012/0.143012 sec, 0.226733/0.226733 sec, 0.195507/0.195507 sec, 0.254346/0.254346 sec, 0.291239/0.291239 sec, 0.867734/0.867734 sec, 1.67803/1.67803 sec, 0.912785/0.912785 sec, 1.01317/1.01317 sec, 0.676151/0.676151 sec, 7.016/7.016 sec, 5.10124/5.10124 sec, 1.51242/1.51242 sec, 1.64498/1.64498 sec, 1.80597/1.80597 sec, 1.29003/1.29003 sec, 1.36827/1.36827 sec, 1.49757/1.49757 sec, 1.73935/1.73935 sec, 1.6979/1.6979 sec, 1.38599/1.38599 sec, 1.69463/1.69463 sec, 1.50495/1.50495 sec, 1.41303/1.41303 sec, 2.2143/2.2143 sec, 1.46773/1.46773 sec, 1.70026/1.70026 sec, 1.37512/1.37512 sec, 1.26322/1.26322 sec, 1.43356/1.43356 sec, 1.96798/1.96798 sec, 1.82946/1.82946 sec, 1.83454/1.83454 sec, 1.43826/1.43826 sec )
[LOG] Total clause size reduction: 242950 --> 4087 (10642 --> 65, 8750 --> 40, 2476 --> 8, 26505 --> 360, 13944 --> 97, 3656 --> 11, 3122 --> 10, 4763 --> 19, 3789 --> 17, 4070 --> 18, 1975 --> 8, 6128 --> 39, 5194 --> 30, 5026 --> 34, 3470 --> 22, 5360 --> 48, 42752 --> 729, 19902 --> 180, 21868 --> 249, 4784 --> 43, 34398 --> 508, 8790 --> 107, 21 --> 21, 26 --> 25, 8 --> 8, 78 --> 67, 31 --> 29, 11 --> 11, 10 --> 10, 19 --> 19, 11 --> 11, 18 --> 18, 8 --> 8, 25 --> 24, 24 --> 24, 18 --> 18, 22 --> 21, 19 --> 19, 475 --> 393, 127 --> 126, 231 --> 229, 34 --> 33, 305 --> 266, 65 --> 65 )
[LOG] Average clause size reduction: 205.715 --> 3.46063 (591.222 --> 3.61111, 583.333 --> 2.66667, 495.2 --> 1.6, 576.196 --> 7.82609, 557.76 --> 3.88, 406.222 --> 1.22222, 390.25 --> 1.25, 396.917 --> 1.58333, 378.9 --> 1.7, 370 --> 1.63636, 329.167 --> 1.33333, 360.471 --> 2.29412, 346.267 --> 2, 335.067 --> 2.26667, 315.455 --> 2, 315.294 --> 2.82353, 331.411 --> 5.65116, 315.905 --> 2.85714, 303.722 --> 3.45833, 281.412 --> 2.52941, 291.508 --> 4.30508, 283.548 --> 3.45161, 2.33333 --> 2.33333, 2.36364 --> 2.27273, 2 --> 2, 3.25 --> 2.79167, 2.58333 --> 2.41667, 1.375 --> 1.375, 1.42857 --> 1.42857, 1.72727 --> 1.72727, 1.57143 --> 1.57143, 1.8 --> 1.8, 1.6 --> 1.6, 1.92308 --> 1.84615, 1.84615 --> 1.84615, 1.8 --> 1.8, 2.2 --> 2.1, 2.11111 --> 2.11111, 4.56731 --> 3.77885, 2.54 --> 2.52, 3.3 --> 3.27143, 2.42857 --> 2.35714, 3.54651 --> 3.09302, 2.70833 --> 2.70833 )
[LOG] Overall execution time: 68.0224 sec CPU time.
[LOG] Overall execution time: 68 sec real time.
Synthesis time: 68.57 sec (Real time) / 68.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.53 sec (Real time) / 0.53 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 46.73 sec (Real time) / 46.47 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 722 40 65 1 617
Raw AIGER output size: aag 2167 18 65 1 2062
=====================  genbuf15b4y.aag =====================
[LOG] Relation determinization time: 108.649 sec CPU time.
[LOG] Relation determinization time: 109 sec real time.
[LOG] Final circuit size: 2493 new AND gates.
[LOG] Size before ABC: 3176 AND gates.
[LOG] Size after ABC: 2493 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 106.939/107 sec (0.076304/0 sec, 0.067734/0 sec, 0.058818/0 sec, 0.664373/1 sec, 0.528414/0 sec, 0.183142/1 sec, 0.240533/0 sec, 0.743475/1 sec, 0.231137/0 sec, 0.280375/0 sec, 0.335014/1 sec, 0.187431/0 sec, 0.190524/0 sec, 0.295548/0 sec, 0.226853/0 sec, 0.332341/1 sec, 1.38361/1 sec, 0.856462/1 sec, 0.775504/1 sec, 0.700461/1 sec, 0.602516/0 sec, 5.9893/6 sec, 9.34607/10 sec, 4.79455/4 sec, 4.39904/5 sec, 2.96554/3 sec, 3.04559/3 sec, 3.04166/3 sec, 3.96515/4 sec, 2.90219/3 sec, 4.76154/5 sec, 3.99052/4 sec, 3.09829/3 sec, 4.22367/4 sec, 3.22107/3 sec, 2.86681/3 sec, 3.5631/4 sec, 3.94339/3 sec, 3.67714/4 sec, 3.32524/3 sec, 3.42338/4 sec, 4.33187/4 sec, 3.06619/3 sec, 3.34933/4 sec, 4.00383/4 sec, 2.68391/2 sec )
[LOG] Nr of iterations: 1571 (17, 8, 9, 38, 29, 7, 12, 10, 8, 9, 17, 14, 10, 17, 9, 17, 130, 67, 53, 18, 19, 320, 36, 8, 5, 4, 15, 16, 6, 7, 7, 6, 8, 11, 7, 9, 13, 7, 14, 116, 65, 51, 14, 17, 267, 24 )
[LOG] Total clause computation time: 16.2584/20 sec (0.014658/0.014658 sec, 0.016368/0.016368 sec, 0.00762/0.00762 sec, 0.178167/0.178167 sec, 0.174102/0.174102 sec, 0.007615/0.007615 sec, 0.011695/0.011695 sec, 0.059063/0.059063 sec, 0.01104/0.01104 sec, 0.030004/0.030004 sec, 0.041897/0.041897 sec, 0.035138/0.035138 sec, 0.033259/0.033259 sec, 0.025921/0.025921 sec, 0.053906/0.053906 sec, 0.02745/0.02745 sec, 0.239865/0.239865 sec, 0.116575/0.116575 sec, 0.082355/0.082355 sec, 0.065607/0.065607 sec, 0.07337/0.07337 sec, 0.853086/0.853086 sec, 1.91367/1.91367 sec, 2.16695/2.16695 sec, 1.90589/1.90589 sec, 0.633854/0.633854 sec, 1.28709/1.28709 sec, 0.964438/0.964438 sec, 0.091782/0.091782 sec, 0.079792/0.079792 sec, 0.203272/0.203272 sec, 0.055576/0.055576 sec, 0.096502/0.096502 sec, 0.091486/0.091486 sec, 0.169674/0.169674 sec, 0.079257/0.079257 sec, 0.073709/0.073709 sec, 0.091037/0.091037 sec, 0.252222/0.252222 sec, 1.16977/1.16977 sec, 0.07787/0.07787 sec, 0.154596/0.154596 sec, 0.082827/0.082827 sec, 0.212697/0.212697 sec, 1.01116/1.01116 sec, 1.23449/1.23449 sec )
[LOG] Total clause minimization time: 89.2514/85 sec (0.036163/0.036163 sec, 0.018824/0.018824 sec, 0.024669/0.024669 sec, 0.460843/0.460843 sec, 0.323671/0.323671 sec, 0.144594/0.144594 sec, 0.199696/0.199696 sec, 0.656143/0.656143 sec, 0.186378/0.186378 sec, 0.21841/0.21841 sec, 0.265155/0.265155 sec, 0.121265/0.121265 sec, 0.119119/0.119119 sec, 0.231539/0.231539 sec, 0.131015/0.131015 sec, 0.268734/0.268734 sec, 1.11371/1.11371 sec, 0.699542/0.699542 sec, 0.654031/0.654031 sec, 0.593731/0.593731 sec, 0.48881/0.48881 sec, 5.08612/5.08612 sec, 7.37903/7.37903 sec, 2.60359/2.60359 sec, 2.46777/2.46777 sec, 2.30795/2.30795 sec, 1.72802/1.72802 sec, 2.05349/2.05349 sec, 3.84353/3.84353 sec, 2.79526/2.79526 sec, 4.52582/4.52582 sec, 3.91017/3.91017 sec, 2.96951/2.96951 sec, 4.11289/4.11289 sec, 3.03047/3.03047 sec, 2.76731/2.76731 sec, 3.46653/3.46653 sec, 3.83195/3.83195 sec, 3.40239/3.40239 sec, 2.1327/2.1327 sec, 3.32269/3.32269 sec, 4.15569/4.15569 sec, 2.94553/2.94553 sec, 3.10617/3.10617 sec, 2.9354/2.9354 sec, 1.41531/1.41531 sec )
[LOG] Total clause size reduction: 320030 --> 7610 (10560 --> 60, 4613 --> 19, 5224 --> 14, 23051 --> 291, 17220 --> 189, 2898 --> 9, 5192 --> 19, 4131 --> 16, 3129 --> 14, 3464 --> 14, 6736 --> 39, 5317 --> 56, 3573 --> 20, 6160 --> 38, 2984 --> 17, 5776 --> 39, 46440 --> 717, 22968 --> 225, 17420 --> 166, 5474 --> 47, 5634 --> 46, 98252 --> 2515, 10745 --> 162, 20 --> 20, 10 --> 10, 4 --> 4, 39 --> 38, 47 --> 45, 9 --> 9, 11 --> 11, 10 --> 10, 9 --> 9, 14 --> 14, 18 --> 18, 12 --> 12, 20 --> 20, 26 --> 26, 14 --> 14, 29 --> 29, 598 --> 562, 216 --> 216, 161 --> 161, 33 --> 33, 41 --> 41, 1652 --> 1500, 76 --> 76 )
[LOG] Average clause size reduction: 203.711 --> 4.84405 (621.176 --> 3.52941, 576.625 --> 2.375, 580.444 --> 1.55556, 606.605 --> 7.65789, 593.793 --> 6.51724, 414 --> 1.28571, 432.667 --> 1.58333, 413.1 --> 1.6, 391.125 --> 1.75, 384.889 --> 1.55556, 396.235 --> 2.29412, 379.786 --> 4, 357.3 --> 2, 362.353 --> 2.23529, 331.556 --> 1.88889, 339.765 --> 2.29412, 357.231 --> 5.51538, 342.806 --> 3.35821, 328.679 --> 3.13208, 304.111 --> 2.61111, 296.526 --> 2.42105, 307.038 --> 7.85938, 298.472 --> 4.5, 2.5 --> 2.5, 2 --> 2, 1 --> 1, 2.6 --> 2.53333, 2.9375 --> 2.8125, 1.5 --> 1.5, 1.57143 --> 1.57143, 1.42857 --> 1.42857, 1.5 --> 1.5, 1.75 --> 1.75, 1.63636 --> 1.63636, 1.71429 --> 1.71429, 2.22222 --> 2.22222, 2 --> 2, 2 --> 2, 2.07143 --> 2.07143, 5.15517 --> 4.84483, 3.32308 --> 3.32308, 3.15686 --> 3.15686, 2.35714 --> 2.35714, 2.41176 --> 2.41176, 6.18727 --> 5.61798, 3.16667 --> 3.16667 )
[LOG] Overall execution time: 108.663 sec CPU time.
[LOG] Overall execution time: 109 sec real time.
Synthesis time: 109.51 sec (Real time) / 109.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.08 sec (Real time) / 1.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 37.98 sec (Real time) / 37.76 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 762 42 68 1 652
Raw AIGER output size: aag 3255 19 68 1 3145
=====================  genbuf16b4y.aag =====================
[LOG] Relation determinization time: 86.3465 sec CPU time.
[LOG] Relation determinization time: 87 sec real time.
[LOG] Final circuit size: 1629 new AND gates.
[LOG] Size before ABC: 1915 AND gates.
[LOG] Size after ABC: 1629 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 84.1738/85 sec (0.07627/0 sec, 0.973313/1 sec, 0.052852/0 sec, 1.37657/2 sec, 1.04473/1 sec, 0.18729/0 sec, 0.466364/0 sec, 0.419144/1 sec, 0.32333/0 sec, 0.374235/1 sec, 0.251007/0 sec, 0.437943/0 sec, 0.184607/0 sec, 0.483232/1 sec, 0.453882/0 sec, 0.615254/1 sec, 1.01352/1 sec, 0.432741/0 sec, 0.655036/1 sec, 0.375713/1 sec, 0.421324/0 sec, 0.77544/1 sec, 3.45359/3 sec, 3.96081/4 sec, 3.23026/3 sec, 5.2488/6 sec, 2.29035/2 sec, 2.25347/2 sec, 2.57851/3 sec, 3.62734/4 sec, 3.33933/3 sec, 2.26359/2 sec, 3.48266/4 sec, 2.31001/2 sec, 2.34626/2 sec, 2.70789/3 sec, 2.69472/3 sec, 2.6164/2 sec, 2.23158/3 sec, 2.79015/2 sec, 2.43427/3 sec, 2.21967/2 sec, 2.2324/2 sec, 2.79475/3 sec, 2.52957/3 sec, 1.97714/2 sec, 2.5215/2 sec, 2.64504/3 sec )
[LOG] Nr of iterations: 1268 (12, 7, 5, 37, 37, 7, 8, 16, 9, 16, 12, 12, 6, 12, 13, 10, 66, 22, 62, 14, 13, 17, 144, 156, 8, 6, 2, 30, 13, 5, 6, 13, 7, 14, 7, 10, 4, 10, 12, 8, 59, 14, 58, 9, 12, 11, 107, 130 )
[LOG] Total clause computation time: 7.71705/7 sec (0.014937/0.014937 sec, 0.013694/0.013694 sec, 0.005042/0.005042 sec, 0.424279/0.424279 sec, 0.258486/0.258486 sec, 0.009638/0.009638 sec, 0.030436/0.030436 sec, 0.026063/0.026063 sec, 0.039411/0.039411 sec, 0.045855/0.045855 sec, 0.035737/0.035737 sec, 0.036037/0.036037 sec, 0.043791/0.043791 sec, 0.087436/0.087436 sec, 0.035126/0.035126 sec, 0.040577/0.040577 sec, 0.213817/0.213817 sec, 0.052225/0.052225 sec, 0.096013/0.096013 sec, 0.065217/0.065217 sec, 0.061395/0.061395 sec, 0.064839/0.064839 sec, 0.603075/0.603075 sec, 0.666793/0.666793 sec, 0.28782/0.28782 sec, 0.351373/0.351373 sec, 0.360725/0.360725 sec, 0.586199/0.586199 sec, 0.625158/0.625158 sec, 0.094521/0.094521 sec, 0.092817/0.092817 sec, 0.068748/0.068748 sec, 0.053459/0.053459 sec, 0.132116/0.132116 sec, 0.083268/0.083268 sec, 0.079738/0.079738 sec, 0.090898/0.090898 sec, 0.164866/0.164866 sec, 0.061099/0.061099 sec, 0.097013/0.097013 sec, 0.588772/0.588772 sec, 0.060016/0.060016 sec, 0.104872/0.104872 sec, 0.095936/0.095936 sec, 0.083189/0.083189 sec, 0.047881/0.047881 sec, 0.280725/0.280725 sec, 0.255921/0.255921 sec )
[LOG] Total clause minimization time: 74.7983/77 sec (0.027361/0.027361 sec, 0.927465/0.927465 sec, 0.012862/0.012862 sec, 0.918162/0.918162 sec, 0.743439/0.743439 sec, 0.130635/0.130635 sec, 0.390498/0.390498 sec, 0.350296/0.350296 sec, 0.253013/0.253013 sec, 0.290062/0.290062 sec, 0.178491/0.178491 sec, 0.358097/0.358097 sec, 0.094477/0.094477 sec, 0.352654/0.352654 sec, 0.371918/0.371918 sec, 0.531301/0.531301 sec, 0.760567/0.760567 sec, 0.339201/0.339201 sec, 0.505366/0.505366 sec, 0.266128/0.266128 sec, 0.301747/0.301747 sec, 0.666291/0.666291 sec, 2.80181/2.80181 sec, 3.23155/3.23155 sec, 2.91386/2.91386 sec, 4.87534/4.87534 sec, 1.89908/1.89908 sec, 1.64231/1.64231 sec, 1.92059/1.92059 sec, 3.49857/3.49857 sec, 3.21401/3.21401 sec, 2.16545/2.16545 sec, 3.40226/3.40226 sec, 2.15088/2.15088 sec, 2.23124/2.23124 sec, 2.59967/2.59967 sec, 2.5817/2.5817 sec, 2.42937/2.42937 sec, 2.14735/2.14735 sec, 2.67126/2.67126 sec, 1.82162/1.82162 sec, 2.13687/2.13687 sec, 2.10365/2.10365 sec, 2.6768/2.6768 sec, 2.42301/2.42301 sec, 1.90721/1.90721 sec, 2.21637/2.21637 sec, 2.36644/2.36644 sec )
[LOG] Total clause size reduction: 277026 --> 4399 (7634 --> 17, 4158 --> 8, 2748 --> 6, 23652 --> 276, 23364 --> 203, 3054 --> 10, 3486 --> 12, 7275 --> 28, 3784 --> 14, 6885 --> 29, 4917 --> 34, 4785 --> 25, 2115 --> 15, 4521 --> 21, 4788 --> 23, 3483 --> 20, 25090 --> 356, 7854 --> 57, 22082 --> 185, 4537 --> 39, 4032 --> 28, 5232 --> 50, 46046 --> 705, 49755 --> 636, 10 --> 10, 8 --> 8, 2 --> 2, 151 --> 130, 35 --> 34, 7 --> 7, 9 --> 9, 19 --> 19, 11 --> 11, 25 --> 25, 13 --> 13, 19 --> 19, 8 --> 8, 17 --> 17, 23 --> 23, 16 --> 16, 269 --> 239, 29 --> 29, 166 --> 166, 21 --> 21, 28 --> 28, 25 --> 25, 434 --> 339, 404 --> 404 )
[LOG] Average clause size reduction: 218.475 --> 3.46924 (636.167 --> 1.41667, 594 --> 1.14286, 549.6 --> 1.2, 639.243 --> 7.45946, 631.459 --> 5.48649, 436.286 --> 1.42857, 435.75 --> 1.5, 454.688 --> 1.75, 420.444 --> 1.55556, 430.312 --> 1.8125, 409.75 --> 2.83333, 398.75 --> 2.08333, 352.5 --> 2.5, 376.75 --> 1.75, 368.308 --> 1.76923, 348.3 --> 2, 380.152 --> 5.39394, 357 --> 2.59091, 356.161 --> 2.98387, 324.071 --> 2.78571, 310.154 --> 2.15385, 307.765 --> 2.94118, 319.764 --> 4.89583, 318.942 --> 4.07692, 1.25 --> 1.25, 1.33333 --> 1.33333, 1 --> 1, 5.03333 --> 4.33333, 2.69231 --> 2.61538, 1.4 --> 1.4, 1.5 --> 1.5, 1.46154 --> 1.46154, 1.57143 --> 1.57143, 1.78571 --> 1.78571, 1.85714 --> 1.85714, 1.9 --> 1.9, 2 --> 2, 1.7 --> 1.7, 1.91667 --> 1.91667, 2 --> 2, 4.55932 --> 4.05085, 2.07143 --> 2.07143, 2.86207 --> 2.86207, 2.33333 --> 2.33333, 2.33333 --> 2.33333, 2.27273 --> 2.27273, 4.05607 --> 3.16822, 3.10769 --> 3.10769 )
[LOG] Overall execution time: 86.3617 sec CPU time.
[LOG] Overall execution time: 87 sec real time.
Synthesis time: 86.91 sec (Real time) / 86.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.58 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 32.42 sec (Real time) / 32.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 44 71 1 687
Raw AIGER output size: aag 2431 20 71 1 2316
=====================  genbuf1f4y.aag =====================
[LOG] Relation determinization time: 0.122813 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 105 new AND gates.
[LOG] Size before ABC: 123 AND gates.
[LOG] Size after ABC: 104 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.105281/0 sec (0.008052/0 sec, 0.008863/0 sec, 0.00581/0 sec, 0.010966/0 sec, 0.011101/0 sec, 0.003083/0 sec, 0.009827/0 sec, 0.011833/0 sec, 0.009592/0 sec, 0.00851/0 sec, 0.010026/0 sec, 0.007618/0 sec )
[LOG] Nr of iterations: 90 (15, 15, 3, 2, 15, 4, 12, 12, 2, 1, 8, 1 )
[LOG] Total clause computation time: 0.02345/0 sec (0.002079/0.002079 sec, 0.002321/0.002321 sec, 0.000429/0.000429 sec, 0.002162/0.002162 sec, 0.003051/0.003051 sec, 0.000303/0.000303 sec, 0.002696/0.002696 sec, 0.003468/0.003468 sec, 0.00349/0.00349 sec, 1e-06/1e-06 sec, 0.001866/0.001866 sec, 0.001584/0.001584 sec )
[LOG] Total clause minimization time: 0.06574/0 sec (0.004134/0.004134 sec, 0.004877/0.004877 sec, 0.003524/0.003524 sec, 0.006979/0.006979 sec, 0.006186/0.006186 sec, 0.000946/0.000946 sec, 0.006236/0.006236 sec, 0.007476/0.007476 sec, 0.005272/0.005272 sec, 0.007698/0.007698 sec, 0.007191/0.007191 sec, 0.005221/0.005221 sec )
[LOG] Total clause size reduction: 5816 --> 180 (1862 --> 33, 1750 --> 36, 222 --> 3, 109 --> 0, 1498 --> 34, 306 --> 5, 25 --> 25, 28 --> 28, 3 --> 3, 0 --> 0, 12 --> 12, 1 --> 1 )
[LOG] Average clause size reduction: 64.6222 --> 2 (124.133 --> 2.2, 116.667 --> 2.4, 74 --> 1, 54.5 --> 0, 99.8667 --> 2.26667, 76.5 --> 1.25, 2.08333 --> 2.08333, 2.33333 --> 2.33333, 1.5 --> 1.5, 0 --> 0, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.124894 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.26 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 172 11 23 1 138
Raw AIGER output size: aag 276 5 23 1 243
=====================  genbuf2f4y.aag =====================
[LOG] Relation determinization time: 0.497486 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 314 new AND gates.
[LOG] Size before ABC: 347 AND gates.
[LOG] Size after ABC: 314 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.462952/0 sec (0.026026/0 sec, 0.035555/0 sec, 0.019237/0 sec, 0.016696/0 sec, 0.015827/0 sec, 0.04292/0 sec, 0.0081/0 sec, 0.03927/0 sec, 0.051899/0 sec, 0.04718/0 sec, 0.039611/0 sec, 0.037417/0 sec, 0.046439/0 sec, 0.036775/0 sec )
[LOG] Nr of iterations: 210 (28, 37, 6, 6, 5, 22, 9, 22, 34, 4, 5, 3, 21, 8 )
[LOG] Total clause computation time: 0.109649/0 sec (0.00535/0.00535 sec, 0.008401/0.008401 sec, 0.001541/0.001541 sec, 0.001396/0.001396 sec, 0.004447/0.004447 sec, 0.017964/0.017964 sec, 0.001229/0.001229 sec, 0.012825/0.012825 sec, 0.013372/0.013372 sec, 0.009475/0.009475 sec, 0.007185/0.007185 sec, 0.005678/0.005678 sec, 0.011788/0.011788 sec, 0.008998/0.008998 sec )
[LOG] Total clause minimization time: 0.321329/0 sec (0.017616/0.017616 sec, 0.024204/0.024204 sec, 0.014656/0.014656 sec, 0.012006/0.012006 sec, 0.008317/0.008317 sec, 0.021986/0.021986 sec, 0.003956/0.003956 sec, 0.024745/0.024745 sec, 0.037048/0.037048 sec, 0.036338/0.036338 sec, 0.031024/0.031024 sec, 0.030288/0.030288 sec, 0.032964/0.032964 sec, 0.026181/0.026181 sec )
[LOG] Total clause size reduction: 16006 --> 597 (4509 --> 105, 5724 --> 128, 710 --> 10, 655 --> 7, 512 --> 7, 2646 --> 55, 968 --> 20, 74 --> 62, 115 --> 110, 7 --> 7, 7 --> 7, 4 --> 4, 55 --> 55, 20 --> 20 )
[LOG] Average clause size reduction: 76.219 --> 2.84286 (161.036 --> 3.75, 154.703 --> 3.45946, 118.333 --> 1.66667, 109.167 --> 1.16667, 102.4 --> 1.4, 120.273 --> 2.5, 107.556 --> 2.22222, 3.36364 --> 2.81818, 3.38235 --> 3.23529, 1.75 --> 1.75, 1.4 --> 1.4, 1.33333 --> 1.33333, 2.61905 --> 2.61905, 2.5 --> 2.5 )
[LOG] Overall execution time: 0.500344 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.72 sec (Real time) / 0.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.38 sec (Real time) / 1.36 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 207 13 26 1 168
Raw AIGER output size: aag 521 6 26 1 482
=====================  genbuf3f4y.aag =====================
[LOG] Relation determinization time: 1.79654 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 433 new AND gates.
[LOG] Size before ABC: 507 AND gates.
[LOG] Size after ABC: 432 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.71809/2 sec (0.062955/0 sec, 0.08827/1 sec, 0.021428/0 sec, 0.027279/0 sec, 0.032974/0 sec, 0.043675/0 sec, 0.166786/0 sec, 0.115989/0 sec, 0.007529/0 sec, 0.130919/0 sec, 0.12597/0 sec, 0.109319/0 sec, 0.118548/0 sec, 0.129436/1 sec, 0.153339/0 sec, 0.168939/0 sec, 0.114689/0 sec, 0.100045/0 sec )
[LOG] Nr of iterations: 283 (38, 52, 7, 7, 6, 13, 5, 31, 2, 28, 39, 4, 4, 5, 8, 3, 30, 1 )
[LOG] Total clause computation time: 0.462636/1 sec (0.01662/0.01662 sec, 0.016133/0.016133 sec, 0.001855/0.001855 sec, 0.002676/0.002676 sec, 0.003269/0.003269 sec, 0.01411/0.01411 sec, 0.051549/0.051549 sec, 0.048486/0.048486 sec, 0.000665/0.000665 sec, 0.043048/0.043048 sec, 0.027564/0.027564 sec, 0.017101/0.017101 sec, 0.023981/0.023981 sec, 0.020239/0.020239 sec, 0.043745/0.043745 sec, 0.068964/0.068964 sec, 0.045781/0.045781 sec, 0.01685/0.01685 sec )
[LOG] Total clause minimization time: 1.18539/1 sec (0.042208/0.042208 sec, 0.067537/0.067537 sec, 0.014619/0.014619 sec, 0.019771/0.019771 sec, 0.024645/0.024645 sec, 0.024498/0.024498 sec, 0.109943/0.109943 sec, 0.061976/0.061976 sec, 0.00124/0.00124 sec, 0.085221/0.085221 sec, 0.09546/0.09546 sec, 0.089521/0.089521 sec, 0.091694/0.091694 sec, 0.106626/0.106626 sec, 0.106634/0.106634 sec, 0.097444/0.097444 sec, 0.065853/0.065853 sec, 0.080504/0.080504 sec )
[LOG] Total clause size reduction: 27577 --> 1012 (7622 --> 182, 10098 --> 246, 1050 --> 15, 960 --> 14, 755 --> 10, 1728 --> 36, 572 --> 8, 4230 --> 101, 136 --> 2, 118 --> 101, 158 --> 147, 7 --> 7, 6 --> 6, 10 --> 10, 19 --> 19, 5 --> 5, 101 --> 101, 2 --> 2 )
[LOG] Average clause size reduction: 97.4452 --> 3.57597 (200.579 --> 4.78947, 194.192 --> 4.73077, 150 --> 2.14286, 137.143 --> 2, 125.833 --> 1.66667, 132.923 --> 2.76923, 114.4 --> 1.6, 136.452 --> 3.25806, 68 --> 1, 4.21429 --> 3.60714, 4.05128 --> 3.76923, 1.75 --> 1.75, 1.5 --> 1.5, 2 --> 2, 2.375 --> 2.375, 1.66667 --> 1.66667, 3.36667 --> 3.36667, 2 --> 2 )
[LOG] Overall execution time: 1.79996 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.04 sec (Real time) / 1.99 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.04 sec (Real time) / 4.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 246 16 30 1 200
Raw AIGER output size: aag 678 7 30 1 633
=====================  genbuf4f4y.aag =====================
[LOG] Relation determinization time: 10.0198 sec CPU time.
[LOG] Relation determinization time: 10 sec real time.
[LOG] Final circuit size: 795 new AND gates.
[LOG] Size before ABC: 925 AND gates.
[LOG] Size after ABC: 793 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 9.78291/10 sec (0.016078/0 sec, 0.014172/0 sec, 0.220415/0 sec, 0.12895/0 sec, 0.068747/0 sec, 0.083816/0 sec, 0.396176/1 sec, 0.369219/0 sec, 0.504565/1 sec, 0.617855/0 sec, 0.668963/1 sec, 0.763266/1 sec, 0.641785/0 sec, 0.715093/1 sec, 0.656707/1 sec, 0.798845/1 sec, 0.672815/0 sec, 0.754431/1 sec, 0.85515/1 sec, 0.835863/1 sec )
[LOG] Nr of iterations: 475 (2, 3, 55, 24, 14, 12, 36, 29, 44, 31, 1, 1, 52, 19, 12, 11, 35, 27, 37, 30 )
[LOG] Total clause computation time: 1.69034/1 sec (0.001293/0.001293 sec, 0.001846/0.001846 sec, 0.053173/0.053173 sec, 0.027607/0.027607 sec, 0.011298/0.011298 sec, 0.01272/0.01272 sec, 0.124844/0.124844 sec, 0.08747/0.08747 sec, 0.10707/0.10707 sec, 0.092266/0.092266 sec, 0.130196/0.130196 sec, 0.138418/0.138418 sec, 0.15007/0.15007 sec, 0.073291/0.073291 sec, 0.055843/0.055843 sec, 0.048988/0.048988 sec, 0.197047/0.197047 sec, 0.224244/0.224244 sec, 0.07797/0.07797 sec, 0.074689/0.074689 sec )
[LOG] Total clause minimization time: 7.93758/9 sec (0.006863/0.006863 sec, 0.00505/0.00505 sec, 0.159601/0.159601 sec, 0.092774/0.092774 sec, 0.048435/0.048435 sec, 0.061664/0.061664 sec, 0.261879/0.261879 sec, 0.272813/0.272813 sec, 0.386107/0.386107 sec, 0.514051/0.514051 sec, 0.533495/0.533495 sec, 0.618357/0.618357 sec, 0.484178/0.484178 sec, 0.634751/0.634751 sec, 0.595568/0.595568 sec, 0.743269/0.743269 sec, 0.469707/0.469707 sec, 0.523565/0.523565 sec, 0.770353/0.770353 sec, 0.755101/0.755101 sec )
[LOG] Total clause size reduction: 43471 --> 1745 (276 --> 1, 516 --> 5, 11556 --> 240, 4692 --> 75, 2483 --> 34, 2002 --> 25, 5740 --> 163, 4368 --> 139, 6493 --> 164, 4500 --> 92, 1 --> 1, 1 --> 1, 225 --> 207, 53 --> 53, 29 --> 28, 25 --> 24, 163 --> 156, 130 --> 124, 126 --> 121, 92 --> 92 )
[LOG] Average clause size reduction: 91.5179 --> 3.67368 (138 --> 0.5, 172 --> 1.66667, 210.109 --> 4.36364, 195.5 --> 3.125, 177.357 --> 2.42857, 166.833 --> 2.08333, 159.444 --> 4.52778, 150.621 --> 4.7931, 147.568 --> 3.72727, 145.161 --> 2.96774, 1 --> 1, 1 --> 1, 4.32692 --> 3.98077, 2.78947 --> 2.78947, 2.41667 --> 2.33333, 2.27273 --> 2.18182, 4.65714 --> 4.45714, 4.81481 --> 4.59259, 3.40541 --> 3.27027, 3.06667 --> 3.06667 )
[LOG] Overall execution time: 10.0245 sec CPU time.
[LOG] Overall execution time: 10 sec real time.
Synthesis time: 10.33 sec (Real time) / 10.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.21 sec (Real time) / 0.20 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 18.92 sec (Real time) / 18.78 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 18 33 1 235
Raw AIGER output size: aag 1079 8 33 1 1030
=====================  genbuf5f5y.aag =====================
[LOG] Relation determinization time: 59.3045 sec CPU time.
[LOG] Relation determinization time: 60 sec real time.
[LOG] Final circuit size: 1627 new AND gates.
[LOG] Size before ABC: 1963 AND gates.
[LOG] Size after ABC: 1626 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 58.7274/59 sec (0.039181/0 sec, 0.035789/0 sec, 0.38205/0 sec, 0.234761/0 sec, 0.291671/1 sec, 0.373741/0 sec, 0.329801/0 sec, 1.43885/2 sec, 1.34858/1 sec, 6.62486/7 sec, 5.10436/5 sec, 4.53908/4 sec, 2.53261/3 sec, 2.94055/3 sec, 2.00717/2 sec, 2.26653/2 sec, 2.91286/3 sec, 3.35437/4 sec, 3.39875/3 sec, 3.31781/3 sec, 3.08804/3 sec, 4.54038/5 sec, 4.11846/4 sec, 3.5071/4 sec )
[LOG] Nr of iterations: 933 (3, 4, 72, 18, 30, 32, 25, 48, 50, 148, 52, 9, 2, 1, 63, 17, 28, 28, 18, 45, 46, 139, 48, 7 )
[LOG] Total clause computation time: 9.03321/7 sec (0.008975/0.008975 sec, 0.00635/0.00635 sec, 0.114468/0.114468 sec, 0.058077/0.058077 sec, 0.05614/0.05614 sec, 0.073298/0.073298 sec, 0.052575/0.052575 sec, 0.513988/0.513988 sec, 0.271391/0.271391 sec, 1.63385/1.63385 sec, 0.34044/0.34044 sec, 0.631729/0.631729 sec, 0.481437/0.481437 sec, 0.800966/0.800966 sec, 0.340272/0.340272 sec, 0.172769/0.172769 sec, 0.216835/0.216835 sec, 0.243637/0.243637 sec, 0.262535/0.262535 sec, 0.800551/0.800551 sec, 0.889351/0.889351 sec, 0.414692/0.414692 sec, 0.2731/0.2731 sec, 0.375779/0.375779 sec )
[LOG] Total clause minimization time: 49.2666/51 sec (0.015199/0.015199 sec, 0.015484/0.015484 sec, 0.253629/0.253629 sec, 0.156692/0.156692 sec, 0.219625/0.219625 sec, 0.285415/0.285415 sec, 0.259728/0.259728 sec, 0.908895/0.908895 sec, 1.05719/1.05719 sec, 4.96877/4.96877 sec, 4.73965/4.73965 sec, 3.87974/3.87974 sec, 2.03101/2.03101 sec, 2.12424/2.12424 sec, 1.65103/1.65103 sec, 2.07831/2.07831 sec, 2.67772/2.67772 sec, 3.09664/3.09664 sec, 3.11724/3.11724 sec, 2.50042/2.50042 sec, 2.17894/2.17894 sec, 4.10514/4.10514 sec, 3.83034/3.83034 sec, 3.11551/3.11551 sec )
[LOG] Total clause size reduction: 96233 --> 4206 (640 --> 4, 894 --> 7, 18034 --> 294, 4080 --> 45, 6612 --> 93, 6634 --> 97, 4920 --> 72, 8789 --> 259, 8771 --> 299, 24843 --> 1033, 8568 --> 177, 1336 --> 20, 4 --> 4, 1 --> 1, 233 --> 209, 45 --> 44, 86 --> 86, 81 --> 78, 45 --> 39, 240 --> 219, 268 --> 249, 936 --> 704, 157 --> 157, 16 --> 16 )
[LOG] Average clause size reduction: 103.144 --> 4.50804 (213.333 --> 1.33333, 223.5 --> 1.75, 250.472 --> 4.08333, 226.667 --> 2.5, 220.4 --> 3.1, 207.312 --> 3.03125, 196.8 --> 2.88, 183.104 --> 5.39583, 175.42 --> 5.98, 167.858 --> 6.97973, 164.769 --> 3.40385, 148.444 --> 2.22222, 2 --> 2, 1 --> 1, 3.69841 --> 3.31746, 2.64706 --> 2.58824, 3.07143 --> 3.07143, 2.89286 --> 2.78571, 2.5 --> 2.16667, 5.33333 --> 4.86667, 5.82609 --> 5.41304, 6.73381 --> 5.06475, 3.27083 --> 3.27083, 2.28571 --> 2.28571 )
[LOG] Overall execution time: 59.3118 sec CPU time.
[LOG] Overall execution time: 60 sec real time.
Synthesis time: 59.89 sec (Real time) / 59.54 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.55 sec (Real time) / 0.54 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 62.65 sec (Real time) / 62.33 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 330 21 37 1 272
Raw AIGER output size: aag 1956 9 37 1 1899
=====================  genbuf6f6y.aag =====================
[LOG] Relation determinization time: 315.155 sec CPU time.
[LOG] Relation determinization time: 317 sec real time.
[LOG] Final circuit size: 2227 new AND gates.
[LOG] Size before ABC: 2716 AND gates.
[LOG] Size after ABC: 2227 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 313.53/314 sec (0.05217/0 sec, 0.108257/0 sec, 1.21042/1 sec, 0.989322/1 sec, 1.75608/2 sec, 1.08699/1 sec, 1.10368/1 sec, 1.25399/1 sec, 7.82894/8 sec, 8.38024/9 sec, 24.4765/24 sec, 23.7346/24 sec, 28.2709/28 sec, 14.5005/15 sec, 11.8283/12 sec, 11.3034/11 sec, 13.336/13 sec, 11.593/12 sec, 22.5457/23 sec, 17.6291/17 sec, 17.7237/18 sec, 16.6572/17 sec, 15.0039/15 sec, 16.6597/17 sec, 23.4455/23 sec, 21.0523/21 sec )
[LOG] Nr of iterations: 1258 (3, 5, 54, 28, 31, 25, 22, 23, 87, 57, 69, 264, 18, 2, 3, 48, 19, 20, 21, 18, 22, 86, 53, 50, 216, 14 )
[LOG] Total clause computation time: 35.0935/33 sec (0.005473/0.005473 sec, 0.015929/0.015929 sec, 0.373303/0.373303 sec, 0.142093/0.142093 sec, 0.167067/0.167067 sec, 0.153429/0.153429 sec, 0.171861/0.171861 sec, 0.082769/0.082769 sec, 2.13268/2.13268 sec, 1.33979/1.33979 sec, 1.56957/1.56957 sec, 2.47119/2.47119 sec, 3.83631/3.83631 sec, 1.81993/1.81993 sec, 2.72219/2.72219 sec, 1.41391/1.41391 sec, 1.02779/1.02779 sec, 1.04531/1.04531 sec, 0.659802/0.659802 sec, 0.617814/0.617814 sec, 0.567422/0.567422 sec, 4.40735/4.40735 sec, 3.30044/3.30044 sec, 0.981619/0.981619 sec, 2.04/2.04 sec, 2.02841/2.02841 sec )
[LOG] Total clause minimization time: 277.327/281 sec (0.015334/0.015334 sec, 0.048436/0.048436 sec, 0.797016/0.797016 sec, 0.807947/0.807947 sec, 1.54763/1.54763 sec, 0.888899/0.888899 sec, 0.884937/0.884937 sec, 1.11691/1.11691 sec, 5.64701/5.64701 sec, 6.98713/6.98713 sec, 22.859/22.859 sec, 21.1966/21.1966 sec, 24.3871/24.3871 sec, 12.6484/12.6484 sec, 9.07615/9.07615 sec, 9.85971/9.85971 sec, 12.2816/12.2816 sec, 10.5191/10.5191 sec, 21.8544/21.8544 sec, 16.9551/16.9551 sec, 17.104/17.104 sec, 12.2036/12.2036 sec, 11.6535/11.6535 sec, 15.6413/15.6413 sec, 21.3578/21.3578 sec, 18.9883/18.9883 sec )
[LOG] Total clause size reduction: 141545 --> 6449 (724 --> 2, 1344 --> 14, 14575 --> 239, 7182 --> 96, 7620 --> 102, 5808 --> 66, 4809 --> 70, 4840 --> 61, 17372 --> 547, 10864 --> 416, 12444 --> 316, 47866 --> 1903, 3077 --> 49, 2 --> 2, 9 --> 9, 193 --> 185, 52 --> 49, 54 --> 53, 50 --> 50, 52 --> 51, 61 --> 59, 547 --> 499, 383 --> 366, 190 --> 177, 1390 --> 1031, 37 --> 37 )
[LOG] Average clause size reduction: 112.516 --> 5.12639 (241.333 --> 0.666667, 268.8 --> 2.8, 269.907 --> 4.42593, 256.5 --> 3.42857, 245.806 --> 3.29032, 232.32 --> 2.64, 218.591 --> 3.18182, 210.435 --> 2.65217, 199.678 --> 6.28736, 190.596 --> 7.29825, 180.348 --> 4.57971, 181.311 --> 7.20833, 170.944 --> 2.72222, 1 --> 1, 3 --> 3, 4.02083 --> 3.85417, 2.73684 --> 2.57895, 2.7 --> 2.65, 2.38095 --> 2.38095, 2.88889 --> 2.83333, 2.77273 --> 2.68182, 6.36047 --> 5.80233, 7.22642 --> 6.90566, 3.8 --> 3.54, 6.43519 --> 4.77315, 2.64286 --> 2.64286 )
[LOG] Overall execution time: 315.168 sec CPU time.
[LOG] Overall execution time: 317 sec real time.
Synthesis time: 316.45 sec (Real time) / 315.02 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.85 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 176.04 sec (Real time) / 175.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 372 23 40 1 309
Raw AIGER output size: aag 2599 10 40 1 2536
=====================  genbuf7f7y.aag =====================
[LOG] Relation determinization time: 1022.72 sec CPU time.
[LOG] Relation determinization time: 1026 sec real time.
[LOG] Final circuit size: 3170 new AND gates.
[LOG] Size before ABC: 4039 AND gates.
[LOG] Size after ABC: 3169 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 1018.81/1020 sec (0.172808/0 sec, 0.266581/0 sec, 3.98333/4 sec, 3.15828/3 sec, 2.53255/2 sec, 2.90281/2 sec, 7.11001/8 sec, 6.24565/6 sec, 20.099/20 sec, 5.21858/5 sec, 19.2407/20 sec, 50.5525/50 sec, 70.1818/71 sec, 69.5091/69 sec, 49.8828/50 sec, 57.4186/58 sec, 36.8099/37 sec, 56.3299/56 sec, 36.9292/37 sec, 46.5453/47 sec, 61.1318/61 sec, 58.9685/59 sec, 60.3693/61 sec, 57.2051/57 sec, 56.3712/57 sec, 63.5573/64 sec, 53.1854/53 sec, 62.9324/63 sec )
[LOG] Nr of iterations: 1627 (6, 4, 68, 22, 39, 29, 28, 31, 71, 33, 53, 237, 230, 15, 4, 1, 61, 18, 35, 27, 22, 30, 69, 31, 52, 208, 189, 14 )
[LOG] Total clause computation time: 117.68/119 sec (0.018164/0.018164 sec, 0.033833/0.033833 sec, 0.919893/0.919893 sec, 0.142446/0.142446 sec, 0.292163/0.292163 sec, 0.263387/0.263387 sec, 0.290936/0.290936 sec, 0.325138/0.325138 sec, 7.92408/7.92408 sec, 0.3482/0.3482 sec, 2.84884/2.84884 sec, 10.4616/10.4616 sec, 6.64165/6.64165 sec, 8.23887/8.23887 sec, 6.37258/6.37258 sec, 9.99734/9.99734 sec, 4.2829/4.2829 sec, 3.54118/3.54118 sec, 1.55716/1.55716 sec, 1.62231/1.62231 sec, 2.16618/2.16618 sec, 2.82643/2.82643 sec, 13.2127/13.2127 sec, 1.15855/1.15855 sec, 10.3984/10.3984 sec, 8.94475/8.94475 sec, 5.34261/5.34261 sec, 7.50748/7.50748 sec )
[LOG] Total clause minimization time: 898.94/900 sec (0.097424/0.097424 sec, 0.15916/0.15916 sec, 2.98943/2.98943 sec, 2.93388/2.93388 sec, 2.16019/2.16019 sec, 2.5434/2.5434 sec, 6.72841/6.72841 sec, 5.83302/5.83302 sec, 12.07/12.07 sec, 4.79473/4.79473 sec, 16.3191/16.3191 sec, 40.0063/40.0063 sec, 63.4017/63.4017 sec, 61.1761/61.1761 sec, 43.4478/43.4478 sec, 47.3567/47.3567 sec, 32.4662/32.4662 sec, 52.7145/52.7145 sec, 35.3048/35.3048 sec, 44.8283/44.8283 sec, 58.9093/58.9093 sec, 56.062/56.062 sec, 47.0903/47.0903 sec, 55.9688/55.9688 sec, 45.9068/45.9068 sec, 54.5281/54.5281 sec, 47.7702/47.7702 sec, 55.3732/55.3732 sec )
[LOG] Total clause size reduction: 194284 --> 9164 (2010 --> 10, 1116 --> 12, 20301 --> 392, 6216 --> 71, 10754 --> 117, 7532 --> 79, 6939 --> 98, 7320 --> 91, 15820 --> 492, 6944 --> 96, 10868 --> 376, 46492 --> 1735, 44884 --> 1679, 2730 --> 46, 7 --> 7, 1 --> 1, 329 --> 266, 52 --> 52, 99 --> 91, 72 --> 70, 68 --> 65, 91 --> 86, 479 --> 411, 89 --> 85, 376 --> 360, 1409 --> 1213, 1240 --> 1117, 46 --> 46 )
[LOG] Average clause size reduction: 119.412 --> 5.63245 (335 --> 1.66667, 279 --> 3, 298.544 --> 5.76471, 282.545 --> 3.22727, 275.744 --> 3, 259.724 --> 2.72414, 247.821 --> 3.5, 236.129 --> 2.93548, 222.817 --> 6.92958, 210.424 --> 2.90909, 205.057 --> 7.09434, 196.169 --> 7.32068, 195.148 --> 7.3, 182 --> 3.06667, 1.75 --> 1.75, 1 --> 1, 5.39344 --> 4.36066, 2.88889 --> 2.88889, 2.82857 --> 2.6, 2.66667 --> 2.59259, 3.09091 --> 2.95455, 3.03333 --> 2.86667, 6.94203 --> 5.95652, 2.87097 --> 2.74194, 7.23077 --> 6.92308, 6.77404 --> 5.83173, 6.56085 --> 5.91005, 3.28571 --> 3.28571 )
[LOG] Overall execution time: 1022.75 sec CPU time.
[LOG] Overall execution time: 1026 sec real time.
Synthesis time: 1026.07 sec (Real time) / 1019.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 1.45 sec (Real time) / 1.43 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 391.51 sec (Real time) / 389.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 412 25 43 1 344
Raw AIGER output size: aag 3581 11 43 1 3514
=====================  genbuf8f8y.aag =====================
[LOG] Relation determinization time: 6465.05 sec CPU time.
[LOG] Relation determinization time: 6482 sec real time.
[LOG] Final circuit size: 2447 new AND gates.
[LOG] Size before ABC: 2973 AND gates.
[LOG] Size after ABC: 2446 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 6455.84/6473 sec (0.537561/1 sec, 0.441471/0 sec, 20.6371/21 sec, 16.8031/17 sec, 17.2221/17 sec, 15.9925/16 sec, 19.8606/20 sec, 30.7617/31 sec, 131.547/132 sec, 24.269/24 sec, 89.0366/90 sec, 25.1617/25 sec, 238.202/239 sec, 262.511/263 sec, 140.419/141 sec, 241.355/242 sec, 427.168/428 sec, 414.486/416 sec, 318.493/319 sec, 347.473/348 sec, 431.276/433 sec, 279.911/280 sec, 421.843/423 sec, 380.937/382 sec, 292.65/294 sec, 274.175/275 sec, 505.122/506 sec, 371.704/373 sec, 408.049/409 sec, 307.799/308 sec )
[LOG] Nr of iterations: 1282 (8, 2, 55, 20, 29, 28, 20, 29, 55, 26, 62, 14, 135, 142, 44, 5, 1, 46, 17, 26, 26, 18, 17, 54, 24, 60, 12, 132, 132, 43 )
[LOG] Total clause computation time: 515.254/520 sec (0.049528/0.049528 sec, 0.043368/0.043368 sec, 6.33958/6.33958 sec, 2.1617/2.1617 sec, 0.767009/0.767009 sec, 0.529218/0.529218 sec, 1.03922/1.03922 sec, 0.543838/0.543838 sec, 48.417/48.417 sec, 0.579029/0.579029 sec, 22.6068/22.6068 sec, 1.95833/1.95833 sec, 15.304/15.304 sec, 17.2939/17.2939 sec, 4.46438/4.46438 sec, 25.0671/25.0671 sec, 45.733/45.733 sec, 23.9843/23.9843 sec, 18.3682/18.3682 sec, 13.8842/13.8842 sec, 6.38264/6.38264 sec, 6.44607/6.44607 sec, 5.65769/5.65769 sec, 124.335/124.335 sec, 3.63848/3.63848 sec, 91.9641/91.9641 sec, 7.7741/7.7741 sec, 9.21257/9.21257 sec, 6.3281/6.3281 sec, 4.38162/4.38162 sec )
[LOG] Total clause minimization time: 5935.54/5951 sec (0.383652/0.383652 sec, 0.264178/0.264178 sec, 14.1902/14.1902 sec, 14.4752/14.4752 sec, 16.2893/16.2893 sec, 15.3005/15.3005 sec, 18.6746/18.6746 sec, 30.0494/30.0494 sec, 82.9815/82.9815 sec, 23.4793/23.4793 sec, 66.2676/66.2676 sec, 22.9985/22.9985 sec, 222.71/222.71 sec, 244.969/244.969 sec, 135.702/135.702 sec, 216.149/216.149 sec, 381.311/381.311 sec, 390.268/390.268 sec, 299.923/299.923 sec, 333.386/333.386 sec, 424.714/424.714 sec, 273.312/273.312 sec, 416.038/416.038 sec, 256.468/256.468 sec, 288.848/288.848 sec, 182.049/182.049 sec, 497.213/497.213 sec, 362.316/362.316 sec, 401.557/401.557 sec, 303.259/303.259 sec )
[LOG] Total clause size reduction: 165474 --> 6270 (3136 --> 15, 414 --> 1, 18090 --> 295, 6194 --> 57, 8848 --> 101, 8154 --> 80, 5510 --> 62, 7756 --> 93, 13770 --> 473, 6050 --> 80, 14274 --> 481, 2925 --> 30, 28408 --> 788, 29751 --> 749, 9030 --> 181, 7 --> 7, 1 --> 1, 208 --> 187, 46 --> 46, 86 --> 86, 74 --> 71, 56 --> 56, 40 --> 39, 473 --> 434, 74 --> 74, 467 --> 427, 26 --> 26, 766 --> 600, 659 --> 549, 181 --> 181 )
[LOG] Average clause size reduction: 129.075 --> 4.8908 (392 --> 1.875, 207 --> 0.5, 328.909 --> 5.36364, 309.7 --> 2.85, 305.103 --> 3.48276, 291.214 --> 2.85714, 275.5 --> 3.1, 267.448 --> 3.2069, 250.364 --> 8.6, 232.692 --> 3.07692, 230.226 --> 7.75806, 208.929 --> 2.14286, 210.43 --> 5.83704, 209.514 --> 5.27465, 205.227 --> 4.11364, 1.4 --> 1.4, 1 --> 1, 4.52174 --> 4.06522, 2.70588 --> 2.70588, 3.30769 --> 3.30769, 2.84615 --> 2.73077, 3.11111 --> 3.11111, 2.35294 --> 2.29412, 8.75926 --> 8.03704, 3.08333 --> 3.08333, 7.78333 --> 7.11667, 2.16667 --> 2.16667, 5.80303 --> 4.54545, 4.99242 --> 4.15909, 4.2093 --> 4.2093 )
[LOG] Overall execution time: 6465.1 sec CPU time.
[LOG] Overall execution time: 6482 sec real time.
Synthesis time: 6482.17 sec (Real time) / 6441.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.85 sec (Real time) / 0.84 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 453.23 sec (Real time) / 451.49 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 458 27 47 1 384
Raw AIGER output size: aag 2904 12 47 1 2831
=====================  genbuf9f9y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9949.60 sec (User CPU time)
Timeout: 1
=====================  genbuf10f10y.aag =====================
Synthesis time: 10000.17 sec (Real time) / 9959.43 sec (User CPU time)
Timeout: 1
=====================  amba2c7y.aag =====================
[LOG] Relation determinization time: 3.62857 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 1313 new AND gates.
[LOG] Size before ABC: 1693 AND gates.
[LOG] Size after ABC: 1312 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 3.5814/3 sec (0.006204/0 sec, 0.022541/0 sec, 0.021779/0 sec, 0.005523/0 sec, 0.091664/0 sec, 0.014373/0 sec, 0.712356/0 sec, 0.346658/1 sec, 0.211258/0 sec, 0.229108/0 sec, 0.24445/1 sec, 0.236554/0 sec, 0.334391/0 sec, 0.333378/0 sec, 0.474006/1 sec, 0.297156/0 sec )
[LOG] Nr of iterations: 629 (5, 11, 6, 7, 26, 16, 201, 61, 2, 10, 5, 6, 9, 11, 193, 60 )
[LOG] Total clause computation time: 1.23329/1 sec (0.000458/0.000458 sec, 0.004307/0.004307 sec, 0.009217/0.009217 sec, 0.000924/0.000924 sec, 0.024175/0.024175 sec, 0.002605/0.002605 sec, 0.105784/0.105784 sec, 0.087175/0.087175 sec, 0.118606/0.118606 sec, 0.172207/0.172207 sec, 0.121063/0.121063 sec, 0.127086/0.127086 sec, 0.097881/0.097881 sec, 0.195229/0.195229 sec, 0.068053/0.068053 sec, 0.098519/0.098519 sec )
[LOG] Total clause minimization time: 2.28902/2 sec (0.002696/0.002696 sec, 0.015417/0.015417 sec, 0.009865/0.009865 sec, 0.001717/0.001717 sec, 0.064384/0.064384 sec, 0.00843/0.00843 sec, 0.601487/0.601487 sec, 0.252281/0.252281 sec, 0.089054/0.089054 sec, 0.053369/0.053369 sec, 0.12017/0.12017 sec, 0.105818/0.105818 sec, 0.233412/0.233412 sec, 0.134396/0.134396 sec, 0.401307/0.401307 sec, 0.195216/0.195216 sec )
[LOG] Total clause size reduction: 42935 --> 3458 (732 --> 18, 1810 --> 32, 860 --> 12, 870 --> 12, 3350 --> 93, 1875 --> 50, 24800 --> 1361, 6960 --> 278, 4 --> 4, 32 --> 32, 12 --> 12, 12 --> 12, 19 --> 19, 32 --> 32, 1289 --> 1213, 278 --> 278 )
[LOG] Average clause size reduction: 68.2591 --> 5.49762 (146.4 --> 3.6, 164.545 --> 2.90909, 143.333 --> 2, 124.286 --> 1.71429, 128.846 --> 3.57692, 117.188 --> 3.125, 123.383 --> 6.77114, 114.098 --> 4.55738, 2 --> 2, 3.2 --> 3.2, 2.4 --> 2.4, 2 --> 2, 2.11111 --> 2.11111, 2.90909 --> 2.90909, 6.67876 --> 6.28497, 4.63333 --> 4.63333 )
[LOG] Overall execution time: 3.63123 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 4.02 sec (Real time) / 3.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.95 sec (Real time) / 4.92 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 220 15 28 1 177
Raw AIGER output size: aag 1532 7 28 1 1490
=====================  amba3c5y.aag =====================
[LOG] Relation determinization time: 21.2272 sec CPU time.
[LOG] Relation determinization time: 22 sec real time.
[LOG] Final circuit size: 3066 new AND gates.
[LOG] Size before ABC: 3957 AND gates.
[LOG] Size after ABC: 3066 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.0626/21 sec (0.011803/0 sec, 0.059589/0 sec, 0.017353/0 sec, 0.434103/1 sec, 0.016108/0 sec, 1.12303/1 sec, 1.18427/1 sec, 1.4983/2 sec, 2.88932/3 sec, 0.937367/1 sec, 1.364/1 sec, 0.917547/1 sec, 0.96208/1 sec, 1.37703/1 sec, 1.01492/1 sec, 1.24574/1 sec, 1.75104/2 sec, 1.5893/2 sec, 1.76057/2 sec, 0.909082/0 sec )
[LOG] Nr of iterations: 1616 (9, 5, 14, 114, 10, 193, 151, 162, 136, 45, 5, 4, 8, 84, 6, 190, 150, 155, 132, 43 )
[LOG] Total clause computation time: 7.26481/8 sec (0.001546/0.001546 sec, 0.011313/0.011313 sec, 0.003105/0.003105 sec, 0.050156/0.050156 sec, 0.003116/0.003116 sec, 0.152626/0.152626 sec, 0.264672/0.264672 sec, 0.188073/0.188073 sec, 0.856498/0.856498 sec, 0.398401/0.398401 sec, 0.715051/0.715051 sec, 0.701487/0.701487 sec, 0.508774/0.508774 sec, 0.627877/0.627877 sec, 0.561019/0.561019 sec, 0.177404/0.177404 sec, 0.750726/0.750726 sec, 0.134142/0.134142 sec, 0.571707/0.571707 sec, 0.587119/0.587119 sec )
[LOG] Total clause minimization time: 13.5854/13 sec (0.004538/0.004538 sec, 0.042594/0.042594 sec, 0.007914/0.007914 sec, 0.377597/0.377597 sec, 0.006049/0.006049 sec, 0.961232/0.961232 sec, 0.907666/0.907666 sec, 1.29544/1.29544 sec, 2.01073/2.01073 sec, 0.513705/0.513705 sec, 0.639188/0.639188 sec, 0.207388/0.207388 sec, 0.444666/0.444666 sec, 0.740199/0.740199 sec, 0.444633/0.444633 sec, 1.05703/1.05703 sec, 0.989137/0.989137 sec, 1.44526/1.44526 sec, 1.17779/1.17779 sec, 0.312658/0.312658 sec )
[LOG] Total clause size reduction: 142830 --> 8389 (1976 --> 22, 980 --> 7, 2626 --> 32, 21583 --> 845, 1683 --> 19, 33792 --> 928, 24600 --> 932, 24633 --> 748, 20520 --> 778, 6336 --> 252, 9 --> 9, 7 --> 7, 15 --> 15, 532 --> 485, 11 --> 11, 910 --> 822, 932 --> 852, 696 --> 660, 748 --> 724, 241 --> 241 )
[LOG] Average clause size reduction: 88.3849 --> 5.19121 (219.556 --> 2.44444, 196 --> 1.4, 187.571 --> 2.28571, 189.325 --> 7.41228, 168.3 --> 1.9, 175.088 --> 4.80829, 162.914 --> 6.17219, 152.056 --> 4.61728, 150.882 --> 5.72059, 140.8 --> 5.6, 1.8 --> 1.8, 1.75 --> 1.75, 1.875 --> 1.875, 6.33333 --> 5.77381, 1.83333 --> 1.83333, 4.78947 --> 4.32632, 6.21333 --> 5.68, 4.49032 --> 4.25806, 5.66667 --> 5.48485, 5.60465 --> 5.60465 )
[LOG] Overall execution time: 21.2311 sec CPU time.
[LOG] Overall execution time: 22 sec real time.
Synthesis time: 21.98 sec (Real time) / 21.74 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 2.09 sec (Real time) / 2.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 32.60 sec (Real time) / 32.43 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 290 19 34 1 237
Raw AIGER output size: aag 3356 9 34 1 3303
=====================  amba4c7y.aag =====================
[LOG] Relation determinization time: 1049.83 sec CPU time.
[LOG] Relation determinization time: 1057 sec real time.
[LOG] Final circuit size: 20092 new AND gates.
[LOG] Size before ABC: 29067 AND gates.
[LOG] Size after ABC: 20092 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 1049.34/1051 sec (0.016331/0 sec, 0.146131/0 sec, 0.027666/0 sec, 0.121379/1 sec, 0.027604/0 sec, 0.850673/0 sec, 0.062581/0 sec, 12.0971/13 sec, 57.817/58 sec, 119.587/119 sec, 55.2522/55 sec, 60.8212/61 sec, 73.0487/73 sec, 60.9187/61 sec, 57.8348/58 sec, 68.6563/69 sec, 68.2878/69 sec, 76.0079/76 sec, 64.438/64 sec, 133.472/134 sec, 77.0028/77 sec, 62.8487/63 sec )
[LOG] Nr of iterations: 8054 (7, 6, 12, 11, 8, 57, 24, 946, 1498, 1190, 320, 4, 3, 8, 8, 5, 34, 18, 937, 1488, 1157, 313 )
[LOG] Total clause computation time: 416.082/419 sec (0.001848/0.001848 sec, 0.104866/0.104866 sec, 0.005649/0.005649 sec, 0.101773/0.101773 sec, 0.004447/0.004447 sec, 0.181685/0.181685 sec, 0.0137/0.0137 sec, 1.27324/1.27324 sec, 3.41455/3.41455 sec, 14.0286/14.0286 sec, 23.9574/23.9574 sec, 43.8343/43.8343 sec, 66.2091/66.2091 sec, 38.175/38.175 sec, 40.0291/40.0291 sec, 40.7519/40.7519 sec, 29.2643/29.2643 sec, 50.3796/50.3796 sec, 4.506/4.506 sec, 3.99718/3.99718 sec, 7.79175/7.79175 sec, 48.0559/48.0559 sec )
[LOG] Total clause minimization time: 631.756/630 sec (0.0061/0.0061 sec, 0.033051/0.033051 sec, 0.013318/0.013318 sec, 0.011242/0.011242 sec, 0.012801/0.012801 sec, 0.659346/0.659346 sec, 0.038926/0.038926 sec, 10.7988/10.7988 sec, 54.3425/54.3425 sec, 105.439/105.439 sec, 31.1474/31.1474 sec, 16.932/16.932 sec, 6.78257/6.78257 sec, 22.6749/22.6749 sec, 17.7419/17.7419 sec, 27.8364/27.8364 sec, 38.951/38.951 sec, 25.5574/25.5574 sec, 59.7964/59.7964 sec, 129.263/129.263 sec, 68.9996/68.9996 sec, 14.7189/14.7189 sec )
[LOG] Total clause size reduction: 714745 --> 61496 (1764 --> 20, 1445 --> 19, 2530 --> 31, 2170 --> 24, 1491 --> 17, 11312 --> 168, 4301 --> 86, 166320 --> 7438, 247005 --> 11833, 194996 --> 10605, 49764 --> 2315, 7 --> 7, 7 --> 7, 19 --> 19, 16 --> 16, 11 --> 11, 76 --> 58, 60 --> 60, 7329 --> 6521, 11714 --> 10482, 10167 --> 9518, 2241 --> 2241 )
[LOG] Average clause size reduction: 88.7441 --> 7.63546 (252 --> 2.85714, 240.833 --> 3.16667, 210.833 --> 2.58333, 197.273 --> 2.18182, 186.375 --> 2.125, 198.456 --> 2.94737, 179.208 --> 3.58333, 175.814 --> 7.86258, 164.89 --> 7.8992, 163.862 --> 8.91176, 155.512 --> 7.23438, 1.75 --> 1.75, 2.33333 --> 2.33333, 2.375 --> 2.375, 2 --> 2, 2.2 --> 2.2, 2.23529 --> 1.70588, 3.33333 --> 3.33333, 7.82177 --> 6.95945, 7.87231 --> 7.04435, 8.78738 --> 8.22645, 7.15974 --> 7.15974 )
[LOG] Overall execution time: 1049.84 sec CPU time.
[LOG] Overall execution time: 1057 sec real time.
Synthesis time: 1056.60 sec (Real time) / 1050.05 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.45 sec (Real time) / 10.38 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1718.05 sec (Real time) / 1712.59 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 339 22 38 1 279
Raw AIGER output size: aag 20431 11 38 1 20371
=====================  amba5c5y.aag =====================
[LOG] Relation determinization time: 278.608 sec CPU time.
[LOG] Relation determinization time: 284 sec real time.
[LOG] Final circuit size: 15240 new AND gates.
[LOG] Size before ABC: 19438 AND gates.
[LOG] Size after ABC: 15240 AND gates.
[LOG] Time for optimizing with ABC: 5 seconds.
[LOG] Total time for all control signals: 277.912/278 sec (2.58391/2 sec, 4.10295/4 sec, 16.4603/17 sec, 1.75857/2 sec, 11.1473/11 sec, 16.2486/16 sec, 17.9003/18 sec, 19.1755/19 sec, 23.0101/23 sec, 0.285034/1 sec, 5.42475/5 sec, 6.61535/7 sec, 0.179399/0 sec, 15.6943/16 sec, 13.3763/13 sec, 19.9952/20 sec, 8.35663/9 sec, 13.4342/13 sec, 15.2509/15 sec, 12.8087/13 sec, 13.4545/14 sec, 8.77924/8 sec, 8.29351/9 sec, 7.68288/7 sec, 8.82705/9 sec, 7.06663/7 sec )
[LOG] Nr of iterations: 7035 (518, 423, 1589, 20, 256, 364, 286, 130, 37, 14, 15, 10, 4, 419, 399, 1481, 15, 253, 340, 285, 111, 32, 12, 11, 8, 3 )
[LOG] Total clause computation time: 78.5664/82 sec (0.272695/0.272695 sec, 0.531171/0.531171 sec, 2.68206/2.68206 sec, 0.915244/0.915244 sec, 1.41221/1.41221 sec, 1.5979/1.5979 sec, 1.24543/1.24543 sec, 3.01683/3.01683 sec, 11.6213/11.6213 sec, 0.059283/0.059283 sec, 2.75528/2.75528 sec, 2.34182/2.34182 sec, 0.017452/0.017452 sec, 6.15328/6.15328 sec, 1.34097/1.34097 sec, 5.43638/5.43638 sec, 6.62264/6.62264 sec, 1.01942/1.01942 sec, 1.33773/1.33773 sec, 1.32184/1.32184 sec, 5.49648/5.49648 sec, 6.09097/6.09097 sec, 3.3739/3.3739 sec, 3.72494/3.72494 sec, 3.6913/3.6913 sec, 4.48787/4.48787 sec )
[LOG] Total clause minimization time: 197.106/194 sec (2.29579/2.29579 sec, 3.5458/3.5458 sec, 13.7322/13.7322 sec, 0.76589/0.76589 sec, 9.63735/9.63735 sec, 14.5543/14.5543 sec, 16.5527/16.5527 sec, 16.0184/16.0184 sec, 11.1848/11.1848 sec, 0.08248/0.08248 sec, 2.52231/2.52231 sec, 4.1371/4.1371 sec, 0.023077/0.023077 sec, 9.4802/9.4802 sec, 11.9753/11.9753 sec, 14.3326/14.3326 sec, 1.68929/1.68929 sec, 12.3612/12.3612 sec, 13.8695/13.8695 sec, 11.427/11.427 sec, 7.89253/7.89253 sec, 2.63149/2.63149 sec, 4.87013/4.87013 sec, 3.91505/3.91505 sec, 5.08156/5.08156 sec, 2.52846/2.52846 sec )
[LOG] Total clause size reduction: 1284333 --> 47318 (198011 --> 5514, 156140 --> 2293, 570092 --> 15175, 6251 --> 49, 81090 --> 1148, 111441 --> 1544, 84360 --> 1357, 35088 --> 770, 9756 --> 198, 2600 --> 27, 2730 --> 35, 1746 --> 22, 555 --> 6, 4072 --> 3177, 2053 --> 1725, 13632 --> 9980, 27 --> 27, 1125 --> 1001, 1368 --> 1249, 1357 --> 1208, 598 --> 572, 169 --> 169, 24 --> 24, 24 --> 24, 18 --> 18, 6 --> 6 )
[LOG] Average clause size reduction: 182.563 --> 6.72608 (382.261 --> 10.6448, 369.125 --> 5.4208, 358.774 --> 9.55003, 312.55 --> 2.45, 316.758 --> 4.48438, 306.157 --> 4.24176, 294.965 --> 4.74476, 269.908 --> 5.92308, 263.676 --> 5.35135, 185.714 --> 1.92857, 182 --> 2.33333, 174.6 --> 2.2, 138.75 --> 1.5, 9.71838 --> 7.58234, 5.14536 --> 4.32331, 9.20459 --> 6.73869, 1.8 --> 1.8, 4.44664 --> 3.95652, 4.02353 --> 3.67353, 4.7614 --> 4.2386, 5.38739 --> 5.15315, 5.28125 --> 5.28125, 2 --> 2, 2.18182 --> 2.18182, 2.25 --> 2.25, 2 --> 2 )
[LOG] Overall execution time: 278.614 sec CPU time.
[LOG] Overall execution time: 284 sec real time.
Synthesis time: 283.90 sec (Real time) / 282.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 10.01 sec (Real time) / 9.94 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1377.95 sec (Real time) / 1373.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 414 26 43 1 345
Raw AIGER output size: aag 15654 13 43 1 15585
=====================  amba6c5y.aag =====================
[LOG] Relation determinization time: 600.872 sec CPU time.
[LOG] Relation determinization time: 613 sec real time.
[LOG] Final circuit size: 27659 new AND gates.
[LOG] Size before ABC: 35933 AND gates.
[LOG] Size after ABC: 27659 AND gates.
[LOG] Time for optimizing with ABC: 11 seconds.
[LOG] Total time for all control signals: 599.857/601 sec (6.00324/6 sec, 6.00122/6 sec, 43.5115/43 sec, 6.07795/6 sec, 30.3422/31 sec, 25.7011/26 sec, 41.7594/42 sec, 40.5767/40 sec, 20.2131/21 sec, 42.5718/42 sec, 0.433481/1 sec, 0.42933/0 sec, 9.38643/10 sec, 0.288326/0 sec, 39.4884/40 sec, 28.0917/28 sec, 40.7831/41 sec, 15.5129/15 sec, 20.1506/20 sec, 23.1144/24 sec, 20.3915/20 sec, 36.94/37 sec, 25.7661/26 sec, 17.9509/18 sec, 13.9387/14 sec, 13.9766/14 sec, 15.5626/15 sec, 14.8938/15 sec )
[LOG] Nr of iterations: 11802 (1071, 376, 3015, 20, 363, 313, 420, 304, 162, 62, 15, 15, 11, 6, 910, 353, 2776, 16, 336, 309, 419, 295, 134, 61, 14, 12, 10, 4 )
[LOG] Total clause computation time: 139.239/148 sec (0.575772/0.575772 sec, 0.920173/0.920173 sec, 6.09122/6.09122 sec, 1.1509/1.1509 sec, 2.91723/2.91723 sec, 2.19065/2.19065 sec, 2.64774/2.64774 sec, 2.07324/2.07324 sec, 3.14501/3.14501 sec, 18.9264/18.9264 sec, 0.07028/0.07028 sec, 0.063118/0.063118 sec, 4.6299/4.6299 sec, 0.026744/0.026744 sec, 10.7123/10.7123 sec, 1.61416/1.61416 sec, 8.02923/8.02923 sec, 11.3471/11.3471 sec, 1.85256/1.85256 sec, 2.0104/2.0104 sec, 2.10392/2.10392 sec, 2.22755/2.22755 sec, 10.078/10.078 sec, 11.9805/11.9805 sec, 6.66277/6.66277 sec, 6.14615/6.14615 sec, 8.03965/8.03965 sec, 11.0064/11.0064 sec )
[LOG] Total clause minimization time: 456.776/447 sec (5.40467/5.40467 sec, 5.03873/5.03873 sec, 37.3229/37.3229 sec, 4.76389/4.76389 sec, 27.229/27.229 sec, 23.3035/23.3035 sec, 38.9194/38.9194 sec, 38.2819/38.2819 sec, 16.8646/16.8646 sec, 23.408/23.408 sec, 0.119258/0.119258 sec, 0.130821/0.130821 sec, 4.51902/4.51902 sec, 0.044213/0.044213 sec, 28.6511/28.6511 sec, 26.4023/26.4023 sec, 32.4382/32.4382 sec, 4.10764/4.10764 sec, 18.213/18.213 sec, 21.0303/21.0303 sec, 18.213/18.213 sec, 34.6391/34.6391 sec, 15.6145/15.6145 sec, 5.89826/5.89826 sec, 7.19976/7.19976 sec, 7.76095/7.76095 sec, 7.44707/7.44707 sec, 3.81058/3.81058 sec )
[LOG] Total clause size reduction: 2479285 --> 88855 (466520 --> 12306, 158625 --> 1918, 1235740 --> 31344, 7163 --> 51, 132492 --> 1584, 110760 --> 1394, 144136 --> 1857, 100899 --> 1317, 49105 --> 1028, 18544 --> 305, 2996 --> 36, 2926 --> 41, 2080 --> 24, 995 --> 12, 9770 --> 7868, 1699 --> 1338, 27776 --> 19939, 33 --> 33, 1383 --> 1244, 1363 --> 1221, 1857 --> 1702, 1251 --> 1141, 770 --> 750, 305 --> 305, 36 --> 36, 29 --> 29, 24 --> 24, 8 --> 8 )
[LOG] Average clause size reduction: 210.073 --> 7.52881 (435.593 --> 11.4902, 421.875 --> 5.10106, 409.864 --> 10.396, 358.15 --> 2.55, 364.992 --> 4.36364, 353.866 --> 4.45367, 343.181 --> 4.42143, 331.905 --> 4.33224, 303.117 --> 6.34568, 299.097 --> 4.91935, 199.733 --> 2.4, 195.067 --> 2.73333, 189.091 --> 2.18182, 165.833 --> 2, 10.7363 --> 8.64615, 4.81303 --> 3.79037, 10.0058 --> 7.18264, 2.0625 --> 2.0625, 4.11607 --> 3.70238, 4.411 --> 3.95146, 4.43198 --> 4.06205, 4.24068 --> 3.8678, 5.74627 --> 5.59701, 5 --> 5, 2.57143 --> 2.57143, 2.41667 --> 2.41667, 2.4 --> 2.4, 2 --> 2 )
[LOG] Overall execution time: 600.878 sec CPU time.
[LOG] Overall execution time: 613 sec real time.
Synthesis time: 613.07 sec (Real time) / 609.03 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 11.31 sec (Real time) / 11.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1786.40 sec (Real time) / 1781.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 471 29 47 1 395
Raw AIGER output size: aag 28130 15 47 1 28054
=====================  amba7c5y.aag =====================
[LOG] Relation determinization time: 1304.37 sec CPU time.
[LOG] Relation determinization time: 1323 sec real time.
[LOG] Final circuit size: 34952 new AND gates.
[LOG] Size before ABC: 45582 AND gates.
[LOG] Size after ABC: 34952 AND gates.
[LOG] Time for optimizing with ABC: 15 seconds.
[LOG] Total time for all control signals: 1302.83/1304 sec (9.28814/9 sec, 8.83649/9 sec, 77.9002/78 sec, 19.1005/19 sec, 78.5382/79 sec, 67.5987/68 sec, 82.7154/83 sec, 104.174/104 sec, 76.5476/77 sec, 16.2747/16 sec, 119.1/119 sec, 0.548512/0 sec, 0.588556/0 sec, 0.548849/1 sec, 0.413109/0 sec, 63.9802/64 sec, 54.7282/55 sec, 80.2331/81 sec, 29.993/30 sec, 38.652/39 sec, 43.415/43 sec, 53.943/54 sec, 40.3522/41 sec, 55.3066/55 sec, 43.2257/43 sec, 40.0293/40 sec, 25.4614/25 sec, 23.4996/24 sec, 24.5589/24 sec, 23.2805/24 sec )
[LOG] Nr of iterations: 15558 (1132, 406, 4478, 32, 442, 392, 382, 396, 276, 117, 179, 12, 13, 15, 4, 831, 342, 3964, 20, 438, 380, 376, 376, 269, 76, 173, 10, 11, 13, 3 )
[LOG] Total clause computation time: 264.434/264 sec (0.763465/0.763465 sec, 1.12804/1.12804 sec, 10.2801/10.2801 sec, 9.24681/9.24681 sec, 4.5524/4.5524 sec, 5.14991/5.14991 sec, 4.13268/4.13268 sec, 4.76359/4.76359 sec, 4.02528/4.02528 sec, 3.9836/3.9836 sec, 35.6413/35.6413 sec, 0.067886/0.067886 sec, 0.089691/0.089691 sec, 0.094035/0.094035 sec, 0.030218/0.030218 sec, 29.7021/29.7021 sec, 1.93576/1.93576 sec, 18.354/18.354 sec, 21.1011/21.1011 sec, 3.66923/3.66923 sec, 3.50771/3.50771 sec, 4.04304/4.04304 sec, 3.21609/3.21609 sec, 3.17072/3.17072 sec, 17.0026/17.0026 sec, 17.9217/17.9217 sec, 13.2892/13.2892 sec, 12.8956/12.8956 sec, 14.3438/14.3438 sec, 16.332/16.332 sec )
[LOG] Total clause minimization time: 1031.99/1037 sec (8.49781/8.49781 sec, 7.65638/7.65638 sec, 67.4725/67.4725 sec, 9.56999/9.56999 sec, 73.6842/73.6842 sec, 62.1571/62.1571 sec, 78.2866/78.2866 sec, 99.0839/99.0839 sec, 72.2002/72.2002 sec, 11.9786/11.9786 sec, 83.1123/83.1123 sec, 0.152228/0.152228 sec, 0.181152/0.181152 sec, 0.138969/0.138969 sec, 0.067134/0.067134 sec, 34.1124/34.1124 sec, 52.6814/52.6814 sec, 61.0519/61.0519 sec, 8.81196/8.81196 sec, 34.8571/34.8571 sec, 39.7945/39.7945 sec, 49.7927/49.7927 sec, 37.0285/37.0285 sec, 52.0273/52.0273 sec, 26.126/26.126 sec, 21.9826/21.9826 sec, 12.0391/12.0391 sec, 10.4879/10.4879 sec, 10.1141/10.1141 sec, 6.84271/6.84271 sec )
[LOG] Total clause size reduction: 3777994 --> 121138 (558714 --> 13734, 194805 --> 2005, 2086282 --> 49919, 13361 --> 110, 185220 --> 1807, 159919 --> 1710, 151638 --> 1694, 152865 --> 1781, 103400 --> 1215, 39788 --> 726, 60876 --> 1101, 2651 --> 28, 2832 --> 26, 3290 --> 29, 678 --> 5, 8940 --> 7032, 1463 --> 1188, 41943 --> 28511, 36 --> 36, 1776 --> 1568, 1613 --> 1443, 1645 --> 1473, 1607 --> 1478, 1161 --> 1031, 364 --> 361, 1051 --> 1051, 23 --> 23, 22 --> 22, 26 --> 26, 5 --> 5 )
[LOG] Average clause size reduction: 242.833 --> 7.78622 (493.564 --> 12.1325, 479.815 --> 4.93842, 465.896 --> 11.1476, 417.531 --> 3.4375, 419.05 --> 4.08824, 407.957 --> 4.36224, 396.958 --> 4.43455, 386.023 --> 4.49747, 374.638 --> 4.40217, 340.068 --> 6.20513, 340.089 --> 6.15084, 220.917 --> 2.33333, 217.846 --> 2, 219.333 --> 1.93333, 169.5 --> 1.25, 10.7581 --> 8.46209, 4.27778 --> 3.47368, 10.581 --> 7.19248, 1.8 --> 1.8, 4.05479 --> 3.57991, 4.24474 --> 3.79737, 4.375 --> 3.91755, 4.27394 --> 3.93085, 4.31599 --> 3.83271, 4.78947 --> 4.75, 6.07514 --> 6.07514, 2.3 --> 2.3, 2 --> 2, 2 --> 2, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 1304.38 sec CPU time.
[LOG] Overall execution time: 1323 sec real time.
Synthesis time: 1322.44 sec (Real time) / 1313.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.71 sec (Real time) / 13.60 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 3309.98 sec (Real time) / 3300.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 533 32 52 1 449
Raw AIGER output size: aag 35485 17 52 1 35401
=====================  amba8c7y.aag =====================
Synthesis time: 10000.10 sec (Real time) / 9935.46 sec (User CPU time)
Timeout: 1
=====================  amba9c5y.aag =====================
Synthesis time: 10000.03 sec (Real time) / 9949.28 sec (User CPU time)
Timeout: 1
=====================  amba10c5y.aag =====================
Synthesis time: 10000.05 sec (Real time) / 9952.14 sec (User CPU time)
Timeout: 1
=====================  amba2b9y.aag =====================
[LOG] Relation determinization time: 5.43846 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 1783 new AND gates.
[LOG] Size before ABC: 2211 AND gates.
[LOG] Size after ABC: 1782 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 5.38132/5 sec (0.005217/0 sec, 0.02166/0 sec, 0.015532/0 sec, 0.007724/0 sec, 0.113742/0 sec, 0.007727/0 sec, 0.924915/1 sec, 0.488224/0 sec, 0.300199/1 sec, 0.317293/0 sec, 0.395033/0 sec, 0.428982/1 sec, 0.60453/0 sec, 0.503124/1 sec, 0.743509/1 sec, 0.503911/0 sec )
[LOG] Nr of iterations: 746 (6, 7, 5, 8, 28, 5, 258, 69, 4, 4, 4, 6, 18, 4, 252, 68 )
[LOG] Total clause computation time: 1.86834/0 sec (0.000653/0.000653 sec, 0.007352/0.007352 sec, 0.009994/0.009994 sec, 0.001583/0.001583 sec, 0.02875/0.02875 sec, 0.001497/0.001497 sec, 0.142844/0.142844 sec, 0.098508/0.098508 sec, 0.201452/0.201452 sec, 0.274767/0.274767 sec, 0.194519/0.194519 sec, 0.193363/0.193363 sec, 0.167469/0.167469 sec, 0.341216/0.341216 sec, 0.085308/0.085308 sec, 0.119069/0.119069 sec )
[LOG] Total clause minimization time: 3.45322/5 sec (0.001443/0.001443 sec, 0.011476/0.011476 sec, 0.002701/0.002701 sec, 0.003348/0.003348 sec, 0.082001/0.082001 sec, 0.002953/0.002953 sec, 0.77704/0.77704 sec, 0.381745/0.381745 sec, 0.094564/0.094564 sec, 0.03917/0.03917 sec, 0.197181/0.197181 sec, 0.232401/0.232401 sec, 0.43366/0.43366 sec, 0.158471/0.158471 sec, 0.653699/0.653699 sec, 0.381368/0.381368 sec )
[LOG] Total clause size reduction: 53290 --> 4463 (990 --> 10, 1176 --> 23, 748 --> 9, 1078 --> 15, 3861 --> 83, 536 --> 12, 34181 --> 1847, 8500 --> 339, 7 --> 7, 12 --> 12, 9 --> 9, 12 --> 12, 41 --> 41, 12 --> 12, 1788 --> 1693, 339 --> 339 )
[LOG] Average clause size reduction: 71.4343 --> 5.98257 (165 --> 1.66667, 168 --> 3.28571, 149.6 --> 1.8, 134.75 --> 1.875, 137.893 --> 2.96429, 107.2 --> 2.4, 132.484 --> 7.15891, 123.188 --> 4.91304, 1.75 --> 1.75, 3 --> 3, 2.25 --> 2.25, 2 --> 2, 2.27778 --> 2.27778, 3 --> 3, 7.09524 --> 6.71825, 4.98529 --> 4.98529 )
[LOG] Overall execution time: 5.44118 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.85 sec (Real time) / 5.75 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.91 sec (Real time) / 0.90 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 7.42 sec (Real time) / 7.37 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 235 15 31 1 189
Raw AIGER output size: aag 2017 7 31 1 1972
=====================  amba3b5y.aag =====================
[LOG] Relation determinization time: 21.7703 sec CPU time.
[LOG] Relation determinization time: 23 sec real time.
[LOG] Final circuit size: 3984 new AND gates.
[LOG] Size before ABC: 5315 AND gates.
[LOG] Size after ABC: 3984 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 21.641/22 sec (0.014526/0 sec, 0.040755/0 sec, 0.014419/0 sec, 0.389043/1 sec, 0.020358/0 sec, 0.939701/1 sec, 0.850133/0 sec, 2.46228/3 sec, 3.2034/3 sec, 1.22579/1 sec, 1.33224/2 sec, 0.77941/0 sec, 0.921061/1 sec, 1.21001/2 sec, 0.947183/1 sec, 1.33452/1 sec, 1.69994/2 sec, 1.41114/1 sec, 1.72286/2 sec, 1.12218/1 sec )
[LOG] Nr of iterations: 2057 (12, 6, 10, 95, 14, 249, 146, 256, 189, 90, 6, 4, 7, 68, 8, 247, 126, 250, 188, 86 )
[LOG] Total clause computation time: 6.22166/8 sec (0.002633/0.002633 sec, 0.017483/0.017483 sec, 0.003179/0.003179 sec, 0.050242/0.050242 sec, 0.00452/0.00452 sec, 0.124994/0.124994 sec, 0.145389/0.145389 sec, 0.178616/0.178616 sec, 0.676924/0.676924 sec, 0.320507/0.320507 sec, 0.659015/0.659015 sec, 0.548724/0.548724 sec, 0.521252/0.521252 sec, 0.496616/0.496616 sec, 0.52755/0.52755 sec, 0.158609/0.158609 sec, 0.569275/0.569275 sec, 0.140614/0.140614 sec, 0.400076/0.400076 sec, 0.675439/0.675439 sec )
[LOG] Total clause minimization time: 15.2415/13 sec (0.007095/0.007095 sec, 0.018843/0.018843 sec, 0.006789/0.006789 sec, 0.334066/0.334066 sec, 0.010033/0.010033 sec, 0.80719/0.80719 sec, 0.694593/0.694593 sec, 2.27077/2.27077 sec, 2.51023/2.51023 sec, 0.884684/0.884684 sec, 0.664774/0.664774 sec, 0.222305/0.222305 sec, 0.39137/0.39137 sec, 0.704516/0.704516 sec, 0.411984/0.411984 sec, 1.16696/1.16696 sec, 1.12184/1.12184 sec, 1.26147/1.26147 sec, 1.31395/1.31395 sec, 0.438068/0.438068 sec )
[LOG] Total clause size reduction: 170102 --> 11351 (2673 --> 37, 1205 --> 15, 1737 --> 22, 17108 --> 675, 2314 --> 36, 41416 --> 1293, 22475 --> 841, 36720 --> 1330, 26884 --> 1238, 12015 --> 669, 12 --> 12, 10 --> 10, 14 --> 14, 395 --> 376, 16 --> 16, 1282 --> 1104, 668 --> 640, 1285 --> 1154, 1238 --> 1234, 635 --> 635 )
[LOG] Average clause size reduction: 82.6942 --> 5.51823 (222.75 --> 3.08333, 200.833 --> 2.5, 173.7 --> 2.2, 180.084 --> 7.10526, 165.286 --> 2.57143, 166.329 --> 5.19277, 153.938 --> 5.76027, 143.438 --> 5.19531, 142.243 --> 6.55026, 133.5 --> 7.43333, 2 --> 2, 2.5 --> 2.5, 2 --> 2, 5.80882 --> 5.52941, 2 --> 2, 5.19028 --> 4.46964, 5.30159 --> 5.07937, 5.14 --> 4.616, 6.58511 --> 6.56383, 7.38372 --> 7.38372 )
[LOG] Overall execution time: 21.7739 sec CPU time.
[LOG] Overall execution time: 23 sec real time.
Synthesis time: 22.56 sec (Real time) / 22.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 3.18 sec (Real time) / 3.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 51.03 sec (Real time) / 50.85 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 286 19 36 1 231
Raw AIGER output size: aag 4270 9 36 1 4215
=====================  amba4b9y.aag =====================
[LOG] Relation determinization time: 6396.18 sec CPU time.
[LOG] Relation determinization time: 6425 sec real time.
[LOG] Final circuit size: 31709 new AND gates.
[LOG] Size before ABC: 47620 AND gates.
[LOG] Size after ABC: 31709 AND gates.
[LOG] Time for optimizing with ABC: 12 seconds.
[LOG] Total time for all control signals: 6395.16/6413 sec (0.032313/1 sec, 0.545214/0 sec, 0.041487/0 sec, 0.522455/1 sec, 0.043263/0 sec, 2.45057/2 sec, 0.11873/0 sec, 41.2875/42 sec, 177.756/178 sec, 423.017/424 sec, 299.147/300 sec, 362.005/363 sec, 375.765/377 sec, 360.845/362 sec, 291.942/293 sec, 363.33/364 sec, 306.594/307 sec, 508.649/510 sec, 264.765/266 sec, 2036.24/2041 sec, 274.934/276 sec, 305.136/306 sec )
[LOG] Nr of iterations: 11993 (5, 13, 10, 11, 4, 52, 36, 1274, 2302, 1974, 480, 3, 5, 6, 5, 3, 28, 33, 1260, 2143, 1867, 479 )
[LOG] Total clause computation time: 2268.39/2267 sec (0.005833/0.005833 sec, 0.269902/0.269902 sec, 0.00705/0.00705 sec, 0.489193/0.489193 sec, 0.006661/0.006661 sec, 0.412887/0.412887 sec, 0.024238/0.024238 sec, 3.11128/3.11128 sec, 7.57569/7.57569 sec, 47.2769/47.2769 sec, 111.243/111.243 sec, 294.433/294.433 sec, 344.031/344.031 sec, 240.694/240.694 sec, 181.661/181.661 sec, 192/192 sec, 158.36/158.36 sec, 384.544/384.544 sec, 17.5981/17.5981 sec, 13.4415/13.4415 sec, 23.1001/23.1001 sec, 248.103/248.103 sec )
[LOG] Total clause minimization time: 4123.42/4143 sec (0.007603/0.007603 sec, 0.254088/0.254088 sec, 0.016669/0.016669 sec, 0.017581/0.017581 sec, 0.011946/0.011946 sec, 2.01187/2.01187 sec, 0.079649/0.079649 sec, 38.1343/38.1343 sec, 170.07/170.07 sec, 375.548/375.548 sec, 187.655/187.655 sec, 67.4802/67.4802 sec, 31.5797/31.5797 sec, 120.03/120.03 sec, 110.143/110.143 sec, 171.229/171.229 sec, 148.082/148.082 sec, 123.975/123.975 sec, 246.849/246.849 sec, 2022.18/2022.18 sec, 251.173/251.173 sec, 56.8889/56.8889 sec )
[LOG] Total clause size reduction: 1105684 --> 104402 (1220 --> 9, 3600 --> 69, 2106 --> 28, 2210 --> 26, 651 --> 6, 10506 --> 147, 6685 --> 144, 229140 --> 11367, 388869 --> 20861, 331464 --> 20419, 76640 --> 3832, 5 --> 5, 12 --> 12, 14 --> 14, 7 --> 7, 6 --> 6, 57 --> 46, 129 --> 129, 11155 --> 9996, 18653 --> 16045, 18723 --> 17402, 3832 --> 3832 )
[LOG] Average clause size reduction: 92.1941 --> 8.70524 (244 --> 1.8, 276.923 --> 5.30769, 210.6 --> 2.8, 200.909 --> 2.36364, 162.75 --> 1.5, 202.038 --> 2.82692, 185.694 --> 4, 179.859 --> 8.92229, 168.927 --> 9.06212, 167.915 --> 10.344, 159.667 --> 7.98333, 1.66667 --> 1.66667, 2.4 --> 2.4, 2.33333 --> 2.33333, 1.4 --> 1.4, 2 --> 2, 2.03571 --> 1.64286, 3.90909 --> 3.90909, 8.85317 --> 7.93333, 8.70415 --> 7.48717, 10.0284 --> 9.32084, 8 --> 8 )
[LOG] Overall execution time: 6396.19 sec CPU time.
[LOG] Overall execution time: 6425 sec real time.
Synthesis time: 6424.94 sec (Real time) / 6388.62 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 19.51 sec (Real time) / 19.32 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5928.06 sec (Real time) / 5910.94 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 350 22 42 1 286
Raw AIGER output size: aag 32059 11 42 1 31995
=====================  amba5b5y.aag =====================
[LOG] Relation determinization time: 1372.91 sec CPU time.
[LOG] Relation determinization time: 1392 sec real time.
[LOG] Final circuit size: 29631 new AND gates.
[LOG] Size before ABC: 39763 AND gates.
[LOG] Size after ABC: 29631 AND gates.
[LOG] Time for optimizing with ABC: 16 seconds.
[LOG] Total time for all control signals: 1371.73/1376 sec (15.645/16 sec, 45.7678/46 sec, 135.297/135 sec, 7.44496/8 sec, 98.8999/99 sec, 170.93/171 sec, 140.434/141 sec, 64.4484/65 sec, 131.705/132 sec, 0.662992/1 sec, 16.1385/16 sec, 51.8445/52 sec, 0.512591/0 sec, 83.7094/84 sec, 37.0807/38 sec, 54.7963/54 sec, 21.279/22 sec, 36.8114/37 sec, 64.175/64 sec, 45.875/46 sec, 31.8268/32 sec, 27.7509/28 sec, 17.3028/17 sec, 18.9948/19 sec, 29.6701/30 sec, 22.7239/23 sec )
[LOG] Nr of iterations: 12909 (2974, 451, 2388, 14, 380, 383, 409, 171, 102, 15, 18, 10, 5, 1611, 407, 2226, 12, 358, 365, 350, 121, 99, 13, 15, 9, 3 )
[LOG] Total clause computation time: 235.836/233 sec (1.98631/1.98631 sec, 5.41271/5.41271 sec, 18.6821/18.6821 sec, 6.98511/6.98511 sec, 5.19054/5.19054 sec, 5.61143/5.61143 sec, 4.17197/4.17197 sec, 12.0772/12.0772 sec, 32.9514/32.9514 sec, 0.100078/0.100078 sec, 15.206/15.206 sec, 10.587/10.587 sec, 0.051853/0.051853 sec, 13.9615/13.9615 sec, 2.40589/2.40589 sec, 11.7457/11.7457 sec, 17.2952/17.2952 sec, 3.28827/3.28827 sec, 2.76846/2.76846 sec, 3.06887/3.06887 sec, 10.2026/10.2026 sec, 13.6169/13.6169 sec, 6.69347/6.69347 sec, 8.63927/8.63927 sec, 9.50887/9.50887 sec, 13.627/13.627 sec )
[LOG] Total clause minimization time: 1129.66/1137 sec (13.569/13.569 sec, 40.1739/40.1739 sec, 116.352/116.352 sec, 0.183464/0.183464 sec, 93.3897/93.3897 sec, 164.976/164.976 sec, 135.913/135.913 sec, 52.0425/52.0425 sec, 98.413/98.413 sec, 0.215866/0.215866 sec, 0.580601/0.580601 sec, 40.9221/40.9221 sec, 0.113251/0.113251 sec, 69.2065/69.2065 sec, 34.5584/34.5584 sec, 42.5303/42.5303 sec, 3.90032/3.90032 sec, 33.4093/33.4093 sec, 61.2636/61.2636 sec, 42.6454/42.6454 sec, 21.5223/21.5223 sec, 14.0224/14.0224 sec, 10.4738/10.4738 sec, 10.2272/10.2272 sec, 20.0605/20.0605 sec, 8.99061/8.99061 sec )
[LOG] Total clause size reduction: 2677969 --> 114949 (1147578 --> 40925, 167850 --> 2422, 864094 --> 24726, 4316 --> 24, 121659 --> 1754, 118420 --> 1791, 121992 --> 1937, 46750 --> 1091, 27674 --> 658, 2702 --> 33, 3196 --> 46, 1683 --> 22, 712 --> 15, 19069 --> 15231, 1998 --> 1694, 22157 --> 17159, 19 --> 19, 1579 --> 1363, 1640 --> 1404, 1515 --> 1318, 643 --> 604, 633 --> 623, 28 --> 28, 34 --> 34, 22 --> 22, 6 --> 6 )
[LOG] Average clause size reduction: 207.45 --> 8.90456 (385.87 --> 13.7609, 372.173 --> 5.37029, 361.848 --> 10.3543, 308.286 --> 1.71429, 320.155 --> 4.61579, 309.191 --> 4.67624, 298.269 --> 4.73594, 273.392 --> 6.38012, 271.314 --> 6.45098, 180.133 --> 2.2, 177.556 --> 2.55556, 168.3 --> 2.2, 142.4 --> 3, 11.8367 --> 9.45438, 4.90909 --> 4.16216, 9.95373 --> 7.70845, 1.58333 --> 1.58333, 4.41061 --> 3.80726, 4.49315 --> 3.84658, 4.32857 --> 3.76571, 5.31405 --> 4.99174, 6.39394 --> 6.29293, 2.15385 --> 2.15385, 2.26667 --> 2.26667, 2.44444 --> 2.44444, 2 --> 2 )
[LOG] Overall execution time: 1372.92 sec CPU time.
[LOG] Overall execution time: 1392 sec real time.
Synthesis time: 1392.11 sec (Real time) / 1383.46 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 13.71 sec (Real time) / 13.59 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2308.38 sec (Real time) / 2300.90 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 417 26 47 1 344
Raw AIGER output size: aag 30048 13 47 1 29975
=====================  amba6b5y.aag =====================
[LOG] Relation determinization time: 8269.25 sec CPU time.
[LOG] Relation determinization time: 8377 sec real time.
[LOG] Final circuit size: 79082 new AND gates.
[LOG] Size before ABC: 115354 AND gates.
[LOG] Size after ABC: 79082 AND gates.
[LOG] Time for optimizing with ABC: 86 seconds.
[LOG] Total time for all control signals: 8266.6/8289 sec (41.8052/41 sec, 270.833/272 sec, 928.785/931 sec, 33.217/34 sec, 696.996/699 sec, 554.006/555 sec, 805.422/808 sec, 815.242/817 sec, 409.217/411 sec, 612.082/613 sec, 1.96598/2 sec, 1.62274/2 sec, 108.823/109 sec, 1.7233/2 sec, 678.138/680 sec, 196.225/197 sec, 336.56/338 sec, 163.314/163 sec, 191.598/193 sec, 172.729/173 sec, 205.582/206 sec, 227.252/228 sec, 177.362/178 sec, 142.83/143 sec, 122.013/122 sec, 123.441/123 sec, 125.577/126 sec, 122.237/123 sec )
[LOG] Nr of iterations: 27993 (6801, 585, 5191, 17, 488, 456, 542, 483, 197, 91, 11, 9, 11, 9, 5800, 557, 4534, 15, 477, 442, 540, 465, 159, 81, 9, 8, 8, 7 )
[LOG] Total clause computation time: 1327.25/1338 sec (5.10808/5.10808 sec, 19.051/19.051 sec, 98.5879/98.5879 sec, 31.6441/31.6441 sec, 23.6621/23.6621 sec, 18.0394/18.0394 sec, 23.6339/23.6339 sec, 13.332/13.332 sec, 59.4941/59.4941 sec, 245.269/245.269 sec, 0.287947/0.287947 sec, 0.264542/0.264542 sec, 55.2944/55.2944 sec, 0.210554/0.210554 sec, 57.4172/57.4172 sec, 11.6288/11.6288 sec, 74.1074/74.1074 sec, 136.975/136.975 sec, 15.5918/15.5918 sec, 13.8632/13.8632 sec, 11.3431/11.3431 sec, 10.4575/10.4575 sec, 53.0448/53.0448 sec, 87.5018/87.5018 sec, 62.6575/62.6575 sec, 57.92/57.92 sec, 70.6813/70.6813 sec, 70.1843/70.1843 sec )
[LOG] Total clause minimization time: 6917.28/6927 sec (36.4926/36.4926 sec, 251.401/251.401 sec, 829.459/829.459 sec, 0.830089/0.830089 sec, 672.498/672.498 sec, 535.172/535.172 sec, 780.941/780.941 sec, 801.027/801.027 sec, 348.912/348.912 sec, 365.752/365.752 sec, 0.556096/0.556096 sec, 0.370153/0.370153 sec, 52.5138/52.5138 sec, 0.438476/0.438476 sec, 616.593/616.593 sec, 184.281/184.281 sec, 259.617/259.617 sec, 26.109/26.109 sec, 175.73/175.73 sec, 158.539/158.539 sec, 193.917/193.917 sec, 216.458/216.458 sec, 124.033/124.033 sec, 55.0385/55.0385 sec, 59.0493/59.0493 sec, 65.2158/65.2158 sec, 54.5948/54.5948 sec, 51.7431/51.7431 sec )
[LOG] Total clause size reduction: 6290577 --> 296313 (2971600 --> 105256, 247616 --> 3148, 2133090 --> 61552, 6048 --> 35, 178729 --> 2238, 161980 --> 2130, 186645 --> 2671, 160988 --> 2334, 59976 --> 1199, 27450 --> 594, 2100 --> 25, 1640 --> 16, 2040 --> 33, 1560 --> 19, 85216 --> 66763, 2863 --> 2413, 50596 --> 37055, 29 --> 29, 2145 --> 1797, 2009 --> 1691, 2658 --> 2142, 2177 --> 1808, 863 --> 810, 488 --> 484, 21 --> 21, 16 --> 16, 20 --> 20, 14 --> 14 )
[LOG] Average clause size reduction: 224.72 --> 10.5853 (436.936 --> 15.4765, 423.275 --> 5.3812, 410.921 --> 11.8574, 355.765 --> 2.05882, 366.248 --> 4.58607, 355.219 --> 4.67105, 344.363 --> 4.92804, 333.308 --> 4.8323, 304.447 --> 6.08629, 301.648 --> 6.52747, 190.909 --> 2.27273, 182.222 --> 1.77778, 185.455 --> 3, 173.333 --> 2.11111, 14.6924 --> 11.5109, 5.14004 --> 4.33214, 11.1592 --> 8.1727, 1.93333 --> 1.93333, 4.49686 --> 3.7673, 4.54525 --> 3.82579, 4.92222 --> 3.96667, 4.68172 --> 3.88817, 5.42767 --> 5.09434, 6.02469 --> 5.97531, 2.33333 --> 2.33333, 2 --> 2, 2.5 --> 2.5, 2 --> 2 )
[LOG] Overall execution time: 8269.26 sec CPU time.
[LOG] Overall execution time: 8377 sec real time.
Synthesis time: 8377.37 sec (Real time) / 8324.39 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 26.93 sec (Real time) / 26.68 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 9112.38 sec (Real time) / 9086.32 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 472 29 52 1 391
Raw AIGER output size: aag 79554 15 52 1 79473
=====================  amba7b5y.aag =====================
Synthesis time: 10000.15 sec (Real time) / 9951.52 sec (User CPU time)
Timeout: 1
=====================  amba9b5y.aag =====================
Synthesis time: 5547.08 sec (Real time) / 5523.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba10b5y.aag =====================
Synthesis time: 7110.29 sec (Real time) / 7083.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 1 (Exit code: 134)
=====================  amba2f9y.aag =====================
[LOG] Relation determinization time: 4.66191 sec CPU time.
[LOG] Relation determinization time: 5 sec real time.
[LOG] Final circuit size: 1447 new AND gates.
[LOG] Size before ABC: 1838 AND gates.
[LOG] Size after ABC: 1447 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.60955/4 sec (0.006201/0 sec, 0.021951/0 sec, 0.036954/0 sec, 0.008002/0 sec, 0.07905/0 sec, 0.023594/0 sec, 0.74982/1 sec, 0.453933/0 sec, 0.285826/1 sec, 0.225214/0 sec, 0.422629/0 sec, 0.369002/1 sec, 0.470133/0 sec, 0.425997/0 sec, 0.566086/1 sec, 0.465158/0 sec )
[LOG] Nr of iterations: 734 (5, 7, 11, 7, 26, 19, 246, 75, 4, 3, 7, 4, 15, 15, 219, 71 )
[LOG] Total clause computation time: 1.47579/2 sec (0.001246/0.001246 sec, 0.008487/0.008487 sec, 0.012643/0.012643 sec, 0.001489/0.001489 sec, 0.022752/0.022752 sec, 0.00474/0.00474 sec, 0.099802/0.099802 sec, 0.090971/0.090971 sec, 0.143973/0.143973 sec, 0.181125/0.181125 sec, 0.152277/0.152277 sec, 0.141334/0.141334 sec, 0.152288/0.152288 sec, 0.274831/0.274831 sec, 0.085907/0.085907 sec, 0.101924/0.101924 sec )
[LOG] Total clause minimization time: 3.07621/2 sec (0.001801/0.001801 sec, 0.010678/0.010678 sec, 0.021398/0.021398 sec, 0.003648/0.003648 sec, 0.053223/0.053223 sec, 0.015492/0.015492 sec, 0.645472/0.645472 sec, 0.355446/0.355446 sec, 0.138562/0.138562 sec, 0.040754/0.040754 sec, 0.267057/0.267057 sec, 0.224305/0.224305 sec, 0.314535/0.314535 sec, 0.147983/0.147983 sec, 0.475803/0.475803 sec, 0.360054/0.360054 sec )
[LOG] Total clause size reduction: 53147 --> 3954 (760 --> 8, 1128 --> 22, 1790 --> 33, 906 --> 22, 3500 --> 80, 2358 --> 64, 31850 --> 1630, 9028 --> 349, 8 --> 8, 7 --> 7, 17 --> 17, 7 --> 7, 35 --> 34, 46 --> 45, 1383 --> 1304, 324 --> 324 )
[LOG] Average clause size reduction: 72.4074 --> 5.38692 (152 --> 1.6, 161.143 --> 3.14286, 162.727 --> 3, 129.429 --> 3.14286, 134.615 --> 3.07692, 124.105 --> 3.36842, 129.472 --> 6.62602, 120.373 --> 4.65333, 2 --> 2, 2.33333 --> 2.33333, 2.42857 --> 2.42857, 1.75 --> 1.75, 2.33333 --> 2.26667, 3.06667 --> 3, 6.31507 --> 5.95434, 4.56338 --> 4.56338 )
[LOG] Overall execution time: 4.66463 sec CPU time.
[LOG] Overall execution time: 5 sec real time.
Synthesis time: 5.02 sec (Real time) / 4.90 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.60 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.69 sec (Real time) / 5.65 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 227 15 31 1 181
Raw AIGER output size: aag 1674 7 31 1 1628
=====================  amba3f9y.aag =====================
[LOG] Relation determinization time: 172.287 sec CPU time.
[LOG] Relation determinization time: 175 sec real time.
[LOG] Final circuit size: 9479 new AND gates.
[LOG] Size before ABC: 13040 AND gates.
[LOG] Size after ABC: 9479 AND gates.
[LOG] Time for optimizing with ABC: 2 seconds.
[LOG] Total time for all control signals: 171.952/173 sec (0.031186/0 sec, 0.472263/1 sec, 0.045699/0 sec, 0.962961/1 sec, 0.04591/0 sec, 4.29502/4 sec, 3.07471/3 sec, 15.4496/16 sec, 27.4039/27 sec, 9.89848/10 sec, 10.8029/11 sec, 8.82368/9 sec, 7.0411/7 sec, 11.4201/11 sec, 7.63898/8 sec, 9.89315/10 sec, 12.7756/13 sec, 11.627/11 sec, 21.6458/22 sec, 8.60444/9 sec )
[LOG] Nr of iterations: 4254 (10, 5, 21, 92, 12, 429, 140, 548, 696, 235, 3, 3, 15, 81, 8, 418, 99, 515, 694, 230 )
[LOG] Total clause computation time: 50.704/47 sec (0.005274/0.005274 sec, 0.104096/0.104096 sec, 0.008256/0.008256 sec, 0.117083/0.117083 sec, 0.010491/0.010491 sec, 0.639891/0.639891 sec, 0.753066/0.753066 sec, 1.14421/1.14421 sec, 4.98169/4.98169 sec, 3.4302/3.4302 sec, 6.57057/6.57057 sec, 6.49074/6.49074 sec, 4.015/4.015 sec, 3.35051/3.35051 sec, 4.13549/4.13549 sec, 1.01905/1.01905 sec, 4.66745/4.66745 sec, 1.02347/1.02347 sec, 3.03896/3.03896 sec, 5.19851/5.19851 sec )
[LOG] Total clause minimization time: 120.721/125 sec (0.017202/0.017202 sec, 0.360219/0.360219 sec, 0.028987/0.028987 sec, 0.836764/0.836764 sec, 0.025382/0.025382 sec, 3.6415/3.6415 sec, 2.30318/2.30318 sec, 14.2793/14.2793 sec, 22.3818/22.3818 sec, 6.41515/6.41515 sec, 4.21304/4.21304 sec, 2.31349/2.31349 sec, 2.99818/2.99818 sec, 8.04336/8.04336 sec, 3.47915/3.47915 sec, 8.83206/8.83206 sec, 8.08299/8.08299 sec, 10.5553/10.5553 sec, 18.5412/18.5412 sec, 3.3728/3.3728 sec )
[LOG] Total clause size reduction: 352919 --> 27733 (2178 --> 31, 960 --> 9, 3960 --> 58, 17017 --> 600, 2013 --> 27, 73616 --> 2878, 22240 --> 796, 81503 --> 3630, 102860 --> 5106, 32760 --> 1681, 6 --> 6, 6 --> 6, 30 --> 30, 494 --> 484, 16 --> 16, 2761 --> 2501, 471 --> 445, 3304 --> 2769, 5094 --> 5030, 1630 --> 1630 )
[LOG] Average clause size reduction: 82.9617 --> 6.51928 (217.8 --> 3.1, 192 --> 1.8, 188.571 --> 2.7619, 184.967 --> 6.52174, 167.75 --> 2.25, 171.599 --> 6.70862, 158.857 --> 5.68571, 148.728 --> 6.62409, 147.787 --> 7.33621, 139.404 --> 7.15319, 2 --> 2, 2 --> 2, 2 --> 2, 6.09877 --> 5.97531, 2 --> 2, 6.60526 --> 5.98325, 4.75758 --> 4.49495, 6.41553 --> 5.3767, 7.34006 --> 7.24784, 7.08696 --> 7.08696 )
[LOG] Overall execution time: 172.292 sec CPU time.
[LOG] Overall execution time: 175 sec real time.
Synthesis time: 174.46 sec (Real time) / 173.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 7.95 sec (Real time) / 7.91 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 331.55 sec (Real time) / 330.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 285 19 37 1 229
Raw AIGER output size: aag 9764 9 37 1 9708
=====================  amba4f25y.aag =====================
Synthesis time: 10000.04 sec (Real time) / 9935.87 sec (User CPU time)
Timeout: 1
=====================  amba5f17y.aag =====================
Synthesis time: 10000.08 sec (Real time) / 9944.78 sec (User CPU time)
Timeout: 1
=====================  amba6f21y.aag =====================
Synthesis time: 10000.14 sec (Real time) / 9948.84 sec (User CPU time)
Timeout: 1
=====================  amba7f25y.aag =====================
Synthesis time: 10000.17 sec (Real time) / 9946.49 sec (User CPU time)
Timeout: 1
=====================  demo-v3_2_REAL.aag =====================
[LOG] Relation determinization time: 0.008199 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 22 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003263/0 sec (0.002392/0 sec, 0.000871/0 sec )
[LOG] Nr of iterations: 10 (6, 4 )
[LOG] Total clause computation time: 0.000388/0 sec (0.000285/0.000285 sec, 0.000103/0.000103 sec )
[LOG] Total clause minimization time: 0.000579/0 sec (0.000419/0.000419 sec, 0.00016/0.00016 sec )
[LOG] Total clause size reduction: 899 --> 10 (895 --> 6, 4 --> 4 )
[LOG] Average clause size reduction: 89.9 --> 1 (149.167 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.010492 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 331 4 48 1 279
Raw AIGER output size: aag 333 3 48 1 281
=====================  demo-v3_5_REAL.aag =====================
[LOG] Relation determinization time: 0.045696 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.015439/0 sec (0.009883/0 sec, 0.005556/0 sec )
[LOG] Nr of iterations: 19 (11, 8 )
[LOG] Total clause computation time: 0.004928/0 sec (0.002879/0.002879 sec, 0.002049/0.002049 sec )
[LOG] Total clause minimization time: 0.005519/0 sec (0.003524/0.003524 sec, 0.001995/0.001995 sec )
[LOG] Total clause size reduction: 2968 --> 22 (2960 --> 14, 8 --> 8 )
[LOG] Average clause size reduction: 156.211 --> 1.15789 (269.091 --> 1.27273, 1 --> 1 )
[LOG] Overall execution time: 0.049177 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 556 4 84 1 468
Raw AIGER output size: aag 563 3 84 1 475
=====================  demo-v4_5_REAL.aag =====================
[LOG] Relation determinization time: 0.09531 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 98 new AND gates.
[LOG] Size before ABC: 104 AND gates.
[LOG] Size after ABC: 98 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.033134/0 sec (0.022506/0 sec, 0.010628/0 sec )
[LOG] Nr of iterations: 25 (17, 8 )
[LOG] Total clause computation time: 0.012886/0 sec (0.006837/0.006837 sec, 0.006049/0.006049 sec )
[LOG] Total clause minimization time: 0.012844/0 sec (0.010158/0.010158 sec, 0.002686/0.002686 sec )
[LOG] Total clause size reduction: 7340 --> 67 (7328 --> 55, 12 --> 12 )
[LOG] Average clause size reduction: 293.6 --> 2.68 (431.059 --> 3.23529, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.101123 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.21 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.14 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 871 4 133 1 734
Raw AIGER output size: aag 969 3 133 1 832
=====================  demo-v5_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012867 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 13 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004543/0 sec (0.003255/0 sec, 0.001288/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.000614/0 sec (0.000414/0.000414 sec, 0.0002/0.0002 sec )
[LOG] Total clause minimization time: 0.000718/0 sec (0.00047/0.00047 sec, 0.000248/0.000248 sec )
[LOG] Total clause size reduction: 997 --> 10 (992 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 110.778 --> 1.11111 (198.4 --> 1, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.015324 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 427 4 64 1 359
Raw AIGER output size: aag 437 3 64 1 369
=====================  demo-v5_5_REAL.aag =====================
[LOG] Relation determinization time: 0.086495 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 21 new AND gates.
[LOG] Size before ABC: 33 AND gates.
[LOG] Size after ABC: 21 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024309/0 sec (0.014703/0 sec, 0.009606/0 sec )
[LOG] Nr of iterations: 25 (13, 12 )
[LOG] Total clause computation time: 0.008971/0 sec (0.005433/0.005433 sec, 0.003538/0.003538 sec )
[LOG] Total clause minimization time: 0.008672/0 sec (0.004449/0.004449 sec, 0.004223/0.004223 sec )
[LOG] Total clause size reduction: 4973 --> 34 (4956 --> 17, 17 --> 17 )
[LOG] Average clause size reduction: 198.92 --> 1.36 (381.231 --> 1.30769, 1.41667 --> 1.41667 )
[LOG] Overall execution time: 0.09121 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 718 4 112 1 602
Raw AIGER output size: aag 739 3 112 1 623
=====================  demo-v6_5_REAL.aag =====================
[LOG] Relation determinization time: 0.121494 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 103 new AND gates.
[LOG] Size before ABC: 114 AND gates.
[LOG] Size after ABC: 103 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.033694/0 sec (0.019995/0 sec, 0.013699/0 sec )
[LOG] Nr of iterations: 33 (17, 16 )
[LOG] Total clause computation time: 0.01012/0 sec (0.005477/0.005477 sec, 0.004643/0.004643 sec )
[LOG] Total clause minimization time: 0.014752/0 sec (0.007962/0.007962 sec, 0.00679/0.00679 sec )
[LOG] Total clause size reduction: 8988 --> 56 (8960 --> 28, 28 --> 28 )
[LOG] Average clause size reduction: 272.364 --> 1.69697 (527.059 --> 1.64706, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.128717 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.27 sec (Real time) / 0.24 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.16 sec (Real time) / 0.16 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.16 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 964 4 161 1 799
Raw AIGER output size: aag 1067 3 161 1 902
=====================  demo-v7_2_REAL.aag =====================
[LOG] Relation determinization time: 0.01526 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 23 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006132/0 sec (0.004209/0 sec, 0.001923/0 sec )
[LOG] Nr of iterations: 15 (8, 7 )
[LOG] Total clause computation time: 0.001381/0 sec (0.00089/0.00089 sec, 0.000491/0.000491 sec )
[LOG] Total clause minimization time: 0.001639/0 sec (0.001069/0.001069 sec, 0.00057/0.00057 sec )
[LOG] Total clause size reduction: 1426 --> 24 (1414 --> 12, 12 --> 12 )
[LOG] Average clause size reduction: 95.0667 --> 1.6 (176.75 --> 1.5, 1.71429 --> 1.71429 )
[LOG] Overall execution time: 0.017631 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 382 4 56 1 322
Raw AIGER output size: aag 396 3 56 1 336
=====================  demo-v7_5_REAL.aag =====================
[LOG] Relation determinization time: 0.063664 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 19 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.0162/0 sec (0.010292/0 sec, 0.005908/0 sec )
[LOG] Nr of iterations: 29 (15, 14 )
[LOG] Total clause computation time: 0.005841/0 sec (0.003491/0.003491 sec, 0.00235/0.00235 sec )
[LOG] Total clause minimization time: 0.004463/0 sec (0.002689/0.002689 sec, 0.001774/0.001774 sec )
[LOG] Total clause size reduction: 4692 --> 32 (4676 --> 16, 16 --> 16 )
[LOG] Average clause size reduction: 161.793 --> 1.10345 (311.733 --> 1.06667, 1.14286 --> 1.14286 )
[LOG] Overall execution time: 0.067724 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.09 sec (Real time) / 0.09 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 640 4 98 1 538
Raw AIGER output size: aag 656 3 98 1 554
=====================  demo-v8_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001765 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000488/0 sec (0.000337/0 sec, 0.000151/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.002512 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 64 2 12 1 50
Raw AIGER output size: aag 64 1 12 1 51
=====================  demo-v8_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002129 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000771/0 sec (0.000541/0 sec, 0.00023/0 sec )
[LOG] Nr of iterations: 1 (1, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (1e-06/1e-06 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.003082 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 106 2 21 1 83
Raw AIGER output size: aag 106 1 21 1 84
=====================  demo-v9_2_REAL.aag =====================
[LOG] Relation determinization time: 0.00485 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.002117/0 sec (0.00151/0 sec, 0.000607/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.000273/0 sec (0.000221/0.000221 sec, 5.2e-05/5.2e-05 sec )
[LOG] Total clause minimization time: 0.000408/0 sec (0.000257/0.000257 sec, 0.000151/0.000151 sec )
[LOG] Total clause size reduction: 404 --> 8 (400 --> 4, 4 --> 4 )
[LOG] Average clause size reduction: 44.8889 --> 0.888889 (80 --> 0.8, 1 --> 1 )
[LOG] Overall execution time: 0.006119 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 183 2 32 1 149
Raw AIGER output size: aag 206 1 32 1 172
=====================  demo-v9_5_REAL.aag =====================
[LOG] Relation determinization time: 0.01199 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 5 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004224/0 sec (0.002666/0 sec, 0.001558/0 sec )
[LOG] Nr of iterations: 7 (4, 3 )
[LOG] Total clause computation time: 0.000421/0 sec (0.000304/0.000304 sec, 0.000117/0.000117 sec )
[LOG] Total clause minimization time: 0.001182/0 sec (0.000541/0.000541 sec, 0.000641/0.000641 sec )
[LOG] Total clause size reduction: 501 --> 6 (498 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 71.5714 --> 0.857143 (124.5 --> 0.75, 1 --> 1 )
[LOG] Overall execution time: 0.013949 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 309 2 56 1 251
Raw AIGER output size: aag 310 1 56 1 252
=====================  demo-v10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.011885 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006778/0 sec (0.002617/0 sec, 0.002473/0 sec, 0.000925/0 sec, 0.000763/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 0.000192/0 sec (6.9e-05/6.9e-05 sec, 0.000123/0.000123 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.01426 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 450 4 56 1 390
Raw AIGER output size: aag 450 2 56 1 392
=====================  demo-v10_5_REAL.aag =====================
[LOG] Relation determinization time: 0.020766 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.010139/0 sec (0.003907/0 sec, 0.003426/0 sec, 0.001509/0 sec, 0.001297/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 2e-06/0 sec (1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.024952 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 768 4 98 1 666
Raw AIGER output size: aag 768 2 98 1 668
=====================  demo-v12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005128 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.00277/0 sec (0.001028/0 sec, 0.000917/0 sec, 0.000445/0 sec, 0.00038/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 1e-06/0 sec (0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.006546 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 216 4 32 1 180
Raw AIGER output size: aag 216 2 32 1 182
=====================  demo-v12_5_REAL.aag =====================
[LOG] Relation determinization time: 0.00808 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 2 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.004647/0 sec (0.001701/0 sec, 0.001631/0 sec, 0.000703/0 sec, 0.000612/0 sec )
[LOG] Nr of iterations: 2 (1, 1, 0, 0 )
[LOG] Total clause computation time: 2e-06/0 sec (0/0 sec, 2e-06/2e-06 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause minimization time: 0/0 sec (0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec )
[LOG] Total clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Average clause size reduction: 0 --> 0 (0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0 )
[LOG] Overall execution time: 0.010254 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.10 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 360 4 56 1 300
Raw AIGER output size: aag 360 2 56 1 302
=====================  demo-v13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.001849 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.000596/0 sec (0.00042/0 sec, 0.000176/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 3e-05/0 sec (3e-05/3e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 6e-05/0 sec (3.6e-05/3.6e-05 sec, 2.4e-05/2.4e-05 sec )
[LOG] Total clause size reduction: 31 --> 2 (30 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 10.3333 --> 0.666667 (15 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.002609 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 57 2 12 1 43
Raw AIGER output size: aag 57 1 12 1 44
=====================  demo-v13_5_REAL.aag =====================
[LOG] Relation determinization time: 0.002818 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 1 AND gates.
[LOG] Size after ABC: 0 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.001009/0 sec (0.000719/0 sec, 0.00029/0 sec )
[LOG] Nr of iterations: 4 (3, 1 )
[LOG] Total clause computation time: 6.1e-05/0 sec (6.1e-05/6.1e-05 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.000105/0 sec (7.7e-05/7.7e-05 sec, 2.8e-05/2.8e-05 sec )
[LOG] Total clause size reduction: 97 --> 4 (96 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 24.25 --> 1 (32 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.003702 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.13 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 93 2 21 1 70
Raw AIGER output size: aag 93 1 21 1 71
=====================  demo-v14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012572 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 29 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008227/0 sec (0.003077/0 sec, 0.002293/0 sec, 0.001796/0 sec, 0.001061/0 sec )
[LOG] Nr of iterations: 22 (9, 3, 8, 2 )
[LOG] Total clause computation time: 0.001096/0 sec (0.000414/0.000414 sec, 0.000212/0.000212 sec, 0.000223/0.000223 sec, 0.000247/0.000247 sec )
[LOG] Total clause minimization time: 0.003685/0 sec (0.001429/0.001429 sec, 0.000846/0.000846 sec, 0.001035/0.001035 sec, 0.000375/0.000375 sec )
[LOG] Total clause size reduction: 1348 --> 52 (1128 --> 23, 194 --> 3, 23 --> 23, 3 --> 3 )
[LOG] Average clause size reduction: 61.2727 --> 2.36364 (125.333 --> 2.55556, 64.6667 --> 1, 2.875 --> 2.875, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.014005 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 200 4 36 1 160
Raw AIGER output size: aag 229 2 36 1 189
=====================  demo-v14_5_REAL.aag =====================
[LOG] Relation determinization time: 0.023079 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 11 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.012257/0 sec (0.00459/0 sec, 0.003831/0 sec, 0.00222/0 sec, 0.001616/0 sec )
[LOG] Nr of iterations: 17 (6, 4, 4, 3 )
[LOG] Total clause computation time: 0.001998/0 sec (0.000472/0.000472 sec, 0.000665/0.000665 sec, 0.000532/0.000532 sec, 0.000329/0.000329 sec )
[LOG] Total clause minimization time: 0.004573/0 sec (0.001994/0.001994 sec, 0.001189/0.001189 sec, 0.000839/0.000839 sec, 0.000551/0.000551 sec )
[LOG] Total clause size reduction: 1665 --> 37 (1170 --> 16, 480 --> 6, 9 --> 9, 6 --> 6 )
[LOG] Average clause size reduction: 97.9412 --> 2.17647 (195 --> 2.66667, 120 --> 1.5, 2.25 --> 2.25, 2 --> 2 )
[LOG] Overall execution time: 0.025299 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 335 4 63 1 268
Raw AIGER output size: aag 345 2 63 1 279
=====================  demo-v15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.009015 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 14 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 14 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005892/0 sec (0.002157/0 sec, 0.001789/0 sec, 0.001111/0 sec, 0.000835/0 sec )
[LOG] Nr of iterations: 24 (9, 5, 6, 4 )
[LOG] Total clause computation time: 0.00109/0 sec (0.000436/0.000436 sec, 0.000227/0.000227 sec, 0.000268/0.000268 sec, 0.000159/0.000159 sec )
[LOG] Total clause minimization time: 0.001954/0 sec (0.00068/0.00068 sec, 0.000549/0.000549 sec, 0.000408/0.000408 sec, 0.000317/0.000317 sec )
[LOG] Total clause size reduction: 1440 --> 29 (1040 --> 13, 388 --> 4, 8 --> 8, 4 --> 4 )
[LOG] Average clause size reduction: 60 --> 1.20833 (115.556 --> 1.44444, 77.6 --> 0.8, 1.33333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.010359 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 180 4 28 1 148
Raw AIGER output size: aag 194 2 28 1 162
=====================  demo-v15_5_REAL.aag =====================
[LOG] Relation determinization time: 0.025744 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 38 AND gates.
[LOG] Size after ABC: 24 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.016644/0 sec (0.005914/0 sec, 0.004111/0 sec, 0.004037/0 sec, 0.002582/0 sec )
[LOG] Nr of iterations: 31 (16, 2, 12, 1 )
[LOG] Total clause computation time: 0.002583/0 sec (0.001237/0.001237 sec, 0.000264/0.000264 sec, 0.000798/0.000798 sec, 0.000284/0.000284 sec )
[LOG] Total clause minimization time: 0.008861/0 sec (0.002859/0.002859 sec, 0.001998/0.001998 sec, 0.002386/0.002386 sec, 0.001618/0.001618 sec )
[LOG] Total clause size reduction: 3390 --> 51 (3210 --> 30, 160 --> 1, 19 --> 19, 1 --> 1 )
[LOG] Average clause size reduction: 109.355 --> 1.64516 (200.625 --> 1.875, 80 --> 0.5, 1.58333 --> 1.58333, 1 --> 1 )
[LOG] Overall execution time: 0.027572 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 297 4 49 1 244
Raw AIGER output size: aag 321 2 49 1 269
=====================  demo-v16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.025591 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 44 new AND gates.
[LOG] Size before ABC: 61 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019948/0 sec (0.004135/0 sec, 0.004888/0 sec, 0.004562/0 sec, 0.00239/0 sec, 0.002145/0 sec, 0.001828/0 sec )
[LOG] Nr of iterations: 46 (12, 10, 7, 7, 7, 3 )
[LOG] Total clause computation time: 0.004279/0 sec (0.000841/0.000841 sec, 0.001121/0.001121 sec, 0.00066/0.00066 sec, 0.000729/0.000729 sec, 0.000563/0.000563 sec, 0.000365/0.000365 sec )
[LOG] Total clause minimization time: 0.009354/0 sec (0.001746/0.001746 sec, 0.002165/0.002165 sec, 0.00239/0.00239 sec, 0.001024/0.001024 sec, 0.001068/0.001068 sec, 0.000961/0.000961 sec )
[LOG] Total clause size reduction: 4288 --> 74 (2068 --> 23, 1422 --> 17, 774 --> 10, 10 --> 10, 11 --> 11, 3 --> 3 )
[LOG] Average clause size reduction: 93.2174 --> 1.6087 (172.333 --> 1.91667, 142.2 --> 1.7, 110.571 --> 1.42857, 1.42857 --> 1.42857, 1.57143 --> 1.57143, 1 --> 1 )
[LOG] Overall execution time: 0.027207 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 252 6 36 1 210
Raw AIGER output size: aag 296 3 36 1 254
=====================  demo-v16_5_REAL.aag =====================
[LOG] Relation determinization time: 0.097792 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 49 new AND gates.
[LOG] Size before ABC: 101 AND gates.
[LOG] Size after ABC: 48 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.076407/0 sec (0.015251/0 sec, 0.017132/0 sec, 0.010746/0 sec, 0.013437/0 sec, 0.010686/0 sec, 0.009155/0 sec )
[LOG] Nr of iterations: 74 (27, 15, 2, 21, 8, 1 )
[LOG] Total clause computation time: 0.014284/0 sec (0.003656/0.003656 sec, 0.002542/0.002542 sec, 0.000732/0.000732 sec, 0.003901/0.003901 sec, 0.001957/0.001957 sec, 0.001496/0.001496 sec )
[LOG] Total clause minimization time: 0.050521/0 sec (0.008903/0.008903 sec, 0.011786/0.011786 sec, 0.007175/0.007175 sec, 0.008319/0.008319 sec, 0.007687/0.007687 sec, 0.006651/0.006651 sec )
[LOG] Total clause size reduction: 11917 --> 153 (8008 --> 61, 3640 --> 35, 213 --> 1, 41 --> 41, 14 --> 14, 1 --> 1 )
[LOG] Average clause size reduction: 161.041 --> 2.06757 (296.593 --> 2.25926, 242.667 --> 2.33333, 106.5 --> 0.5, 1.95238 --> 1.95238, 1.75 --> 1.75, 1 --> 1 )
[LOG] Overall execution time: 0.100307 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.24 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 411 6 63 1 342
Raw AIGER output size: aag 459 3 63 1 391
=====================  demo-v17_2_REAL.aag =====================
[LOG] Relation determinization time: 8.76062 sec CPU time.
[LOG] Relation determinization time: 9 sec real time.
[LOG] Final circuit size: 284 new AND gates.
[LOG] Size before ABC: 401 AND gates.
[LOG] Size after ABC: 284 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 8.42944/9 sec (0.180579/0 sec, 1.24585/2 sec, 2.11259/2 sec, 1.12805/1 sec, 1.79304/2 sec, 1.96933/2 sec )
[LOG] Nr of iterations: 226 (13, 56, 56, 10, 48, 43 )
[LOG] Total clause computation time: 0.774944/0 sec (0.139957/0.139957 sec, 0.088809/0.088809 sec, 0.066925/0.066925 sec, 0.20995/0.20995 sec, 0.099254/0.099254 sec, 0.170049/0.170049 sec )
[LOG] Total clause minimization time: 7.5911/9 sec (0.028677/0.028677 sec, 1.14426/1.14426 sec, 2.03227/2.03227 sec, 0.910276/0.910276 sec, 1.68496/1.68496 sec, 1.79066/1.79066 sec )
[LOG] Total clause size reduction: 20142 --> 860 (2652 --> 28, 9185 --> 261, 7920 --> 229, 20 --> 20, 210 --> 167, 155 --> 155 )
[LOG] Average clause size reduction: 89.1239 --> 3.80531 (204 --> 2.15385, 164.018 --> 4.66071, 141.429 --> 4.08929, 2 --> 2, 4.375 --> 3.47917, 3.60465 --> 3.60465 )
[LOG] Overall execution time: 8.76569 sec CPU time.
[LOG] Overall execution time: 9 sec real time.
Synthesis time: 8.97 sec (Real time) / 8.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 291 5 52 1 234
Raw AIGER output size: aag 575 2 52 1 518
=====================  demo-v17_5_REAL.aag =====================
[LOG] Relation determinization time: 9931.87 sec CPU time.
[LOG] Relation determinization time: 9956 sec real time.
[LOG] Final circuit size: 1379 new AND gates.
[LOG] Size before ABC: 1879 AND gates.
[LOG] Size after ABC: 1379 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 9912.55/9936 sec (120.415/120 sec, 1018.22/1021 sec, 2628.82/2635 sec, 1369.77/1374 sec, 2835.51/2842 sec, 1939.81/1944 sec )
[LOG] Nr of iterations: 815 (38, 178, 211, 16, 170, 202 )
[LOG] Total clause computation time: 377.591/378 sec (108.87/108.87 sec, 19.4838/19.4838 sec, 17.525/17.525 sec, 111.929/111.929 sec, 50.0352/50.0352 sec, 69.7477/69.7477 sec )
[LOG] Total clause minimization time: 9532.76/9555 sec (11.3041/11.3041 sec, 998.443/998.443 sec, 2610.8/2610.8 sec, 1257.37/1257.37 sec, 2785.12/2785.12 sec, 1869.73/1869.73 sec )
[LOG] Total clause size reduction: 115069 --> 3881 (13616 --> 123, 49206 --> 897, 50400 --> 1061, 32 --> 32, 829 --> 782, 986 --> 986 )
[LOG] Average clause size reduction: 141.189 --> 4.76196 (358.316 --> 3.23684, 276.438 --> 5.03933, 238.863 --> 5.02844, 2 --> 2, 4.87647 --> 4.6, 4.88119 --> 4.88119 )
[LOG] Overall execution time: 9931.96 sec CPU time.
[LOG] Overall execution time: 9956 sec real time.
Synthesis time: 9955.56 sec (Real time) / 9904.64 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.41 sec (Real time) / 0.40 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 486 5 91 1 390
Raw AIGER output size: aag 1865 2 91 1 1769
=====================  demo-v18_5_REAL.aag =====================
[LOG] Relation determinization time: 12.3548 sec CPU time.
[LOG] Relation determinization time: 13 sec real time.
[LOG] Final circuit size: 2286 new AND gates.
[LOG] Size before ABC: 3279 AND gates.
[LOG] Size after ABC: 2286 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 11.5554/12 sec (0.061542/0 sec, 2.29747/3 sec, 1.92444/1 sec, 2.39003/3 sec, 0.607127/1 sec, 2.00748/2 sec, 1.20783/1 sec, 1.05942/1 sec )
[LOG] Nr of iterations: 916 (14, 296, 97, 60, 3, 295, 96, 55 )
[LOG] Total clause computation time: 0.843314/1 sec (0.007821/0.007821 sec, 0.140184/0.140184 sec, 0.073224/0.073224 sec, 0.068432/0.068432 sec, 0.373232/0.373232 sec, 0.110454/0.110454 sec, 0.02967/0.02967 sec, 0.040297/0.040297 sec )
[LOG] Total clause minimization time: 10.565/10 sec (0.035762/0.035762 sec, 2.13987/2.13987 sec, 1.82489/1.82489 sec, 2.29236/2.29236 sec, 0.219201/0.219201 sec, 1.88223/1.88223 sec, 1.1653/1.1653 sec, 1.0054/1.0054 sec )
[LOG] Total clause size reduction: 212034 --> 6758 (7501 --> 67, 141600 --> 2553, 38208 --> 656, 21240 --> 306, 6 --> 6, 2553 --> 2299, 656 --> 601, 270 --> 270 )
[LOG] Average clause size reduction: 231.478 --> 7.37773 (535.786 --> 4.78571, 478.378 --> 8.625, 393.897 --> 6.76289, 354 --> 5.1, 2 --> 2, 8.65424 --> 7.79322, 6.83333 --> 6.26042, 4.90909 --> 4.90909 )
[LOG] Overall execution time: 12.3635 sec CPU time.
[LOG] Overall execution time: 13 sec real time.
Synthesis time: 12.89 sec (Real time) / 12.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.13 sec (Real time) / 1.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.41 sec (Real time) / 1.38 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 727 7 133 1 587
Raw AIGER output size: aag 3013 3 133 1 2873
=====================  demo-v19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.019608 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 56 new AND gates.
[LOG] Size before ABC: 73 AND gates.
[LOG] Size after ABC: 55 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012631/0 sec (0.00347/0 sec, 0.00547/0 sec, 0.001616/0 sec, 0.002075/0 sec )
[LOG] Nr of iterations: 23 (5, 8, 3, 7 )
[LOG] Total clause computation time: 0.002059/0 sec (0.000545/0.000545 sec, 0.000752/0.000752 sec, 0.000358/0.000358 sec, 0.000404/0.000404 sec )
[LOG] Total clause minimization time: 0.005789/0 sec (0.001199/0.001199 sec, 0.002988/0.002988 sec, 0.000539/0.000539 sec, 0.001063/0.001063 sec )
[LOG] Total clause size reduction: 1434 --> 66 (656 --> 14, 749 --> 23, 6 --> 6, 23 --> 23 )
[LOG] Average clause size reduction: 62.3478 --> 2.86957 (131.2 --> 2.8, 93.625 --> 2.875, 2 --> 2, 3.28571 --> 3.28571 )
[LOG] Overall execution time: 0.021229 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 233 4 36 1 193
Raw AIGER output size: aag 288 2 36 1 249
=====================  demo-v19_5_REAL.aag =====================
[LOG] Relation determinization time: 0.096717 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 118 new AND gates.
[LOG] Size before ABC: 160 AND gates.
[LOG] Size after ABC: 118 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.061006/0 sec (0.01308/0 sec, 0.025367/0 sec, 0.007326/0 sec, 0.015233/0 sec )
[LOG] Nr of iterations: 56 (11, 20, 6, 19 )
[LOG] Total clause computation time: 0.01065/0 sec (0.002354/0.002354 sec, 0.003026/0.003026 sec, 0.001925/0.001925 sec, 0.003345/0.003345 sec )
[LOG] Total clause minimization time: 0.041113/0 sec (0.007333/0.007333 sec, 0.019211/0.019211 sec, 0.004048/0.004048 sec, 0.010521/0.010521 sec )
[LOG] Total clause size reduction: 6144 --> 177 (2720 --> 29, 3344 --> 68, 12 --> 12, 68 --> 68 )
[LOG] Average clause size reduction: 109.714 --> 3.16071 (247.273 --> 2.63636, 167.2 --> 3.4, 2 --> 2, 3.57895 --> 3.57895 )
[LOG] Overall execution time: 0.099351 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 389 4 63 1 322
Raw AIGER output size: aag 507 2 63 1 440
=====================  demo-v20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.088409 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 27 new AND gates.
[LOG] Size before ABC: 40 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041491/0 sec (0.007813/0 sec, 0.008108/0 sec, 0.014951/0 sec, 0.002642/0 sec, 0.002991/0 sec, 0.004986/0 sec )
[LOG] Nr of iterations: 26 (1, 2, 13, 0, 1, 9 )
[LOG] Total clause computation time: 0.004434/0 sec (0.000897/0.000897 sec, 0.000611/0.000611 sec, 0.001805/0.001805 sec, 0/0 sec, 0.000352/0.000352 sec, 0.000769/0.000769 sec )
[LOG] Total clause minimization time: 0.008917/0 sec (0/0 sec, 0.00084/0.00084 sec, 0.005593/0.005593 sec, 0/0 sec, 0.000476/0.000476 sec, 0.002008/0.002008 sec )
[LOG] Total clause size reduction: 3505 --> 67 (0 --> 0, 310 --> 3, 3168 --> 37, 0 --> 0, 3 --> 3, 24 --> 24 )
[LOG] Average clause size reduction: 134.808 --> 2.57692 (0 --> 0, 155 --> 1.5, 243.692 --> 2.84615, 0 --> 0, 3 --> 3, 2.66667 --> 2.66667 )
[LOG] Overall execution time: 0.094499 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.25 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.08 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1106 5 96 1 1005
Raw AIGER output size: aag 1131 2 96 1 1032
=====================  demo-v20_5_REAL.aag =====================
[LOG] Relation determinization time: 0.239562 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.064258/0 sec (0.012734/0 sec, 0.015728/0 sec, 0.018866/0 sec, 0.004931/0 sec, 0.006258/0 sec, 0.005741/0 sec )
[LOG] Nr of iterations: 11 (1, 3, 3, 0, 2, 2 )
[LOG] Total clause computation time: 0.004595/0 sec (0.000842/0.000842 sec, 0.001044/0.001044 sec, 0.00158/0.00158 sec, 0/0 sec, 0.000574/0.000574 sec, 0.000555/0.000555 sec )
[LOG] Total clause minimization time: 0.007237/0 sec (0/0 sec, 0.002274/0.002274 sec, 0.002598/0.002598 sec, 0/0 sec, 0.001279/0.001279 sec, 0.001086/0.001086 sec )
[LOG] Total clause size reduction: 1908 --> 20 (0 --> 0, 1022 --> 5, 876 --> 5, 0 --> 0, 5 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 173.455 --> 1.81818 (0 --> 0, 340.667 --> 1.66667, 292 --> 1.66667, 0 --> 0, 2.5 --> 2.5, 2.5 --> 2.5 )
[LOG] Overall execution time: 0.251151 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.40 sec (Real time) / 0.36 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1865 5 168 1 1692
Raw AIGER output size: aag 1871 2 168 1 1701
=====================  demo-v21_2_REAL.aag =====================
[LOG] Relation determinization time: 0.054448 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 69 new AND gates.
[LOG] Size before ABC: 94 AND gates.
[LOG] Size after ABC: 69 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041816/0 sec (0.007945/0 sec, 0.006626/0 sec, 0.005753/0 sec, 0.006753/0 sec, 0.004154/0 sec, 0.00367/0 sec, 0.003338/0 sec, 0.003577/0 sec )
[LOG] Nr of iterations: 55 (11, 8, 4, 8, 9, 6, 3, 6 )
[LOG] Total clause computation time: 0.00874/0 sec (0.001797/0.001797 sec, 0.001335/0.001335 sec, 0.00071/0.00071 sec, 0.001419/0.001419 sec, 0.001313/0.001313 sec, 0.000758/0.000758 sec, 0.000589/0.000589 sec, 0.000819/0.000819 sec )
[LOG] Total clause minimization time: 0.019266/0 sec (0.003547/0.003547 sec, 0.002786/0.002786 sec, 0.002321/0.002321 sec, 0.00283/0.00283 sec, 0.001803/0.001803 sec, 0.002103/0.002103 sec, 0.001943/0.001943 sec, 0.001933/0.001933 sec )
[LOG] Total clause size reduction: 6846 --> 76 (3020 --> 19, 1813 --> 9, 660 --> 5, 1316 --> 11, 16 --> 11, 7 --> 7, 5 --> 5, 9 --> 9 )
[LOG] Average clause size reduction: 124.473 --> 1.38182 (274.545 --> 1.72727, 226.625 --> 1.125, 165 --> 1.25, 164.5 --> 1.375, 1.77778 --> 1.22222, 1.16667 --> 1.16667, 1.66667 --> 1.66667, 1.5 --> 1.5 )
[LOG] Overall execution time: 0.057022 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 394 8 56 1 330
Raw AIGER output size: aag 463 4 56 1 399
=====================  demo-v21_5_REAL.aag =====================
[LOG] Relation determinization time: 1.00184 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 388 new AND gates.
[LOG] Size before ABC: 474 AND gates.
[LOG] Size after ABC: 388 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.911475/1 sec (0.060203/0 sec, 0.133731/0 sec, 0.130611/0 sec, 0.182281/1 sec, 0.104063/0 sec, 0.096262/0 sec, 0.105564/0 sec, 0.09876/0 sec )
[LOG] Nr of iterations: 311 (37, 46, 38, 50, 32, 38, 27, 43 )
[LOG] Total clause computation time: 0.252505/0 sec (0.031999/0.031999 sec, 0.041819/0.041819 sec, 0.033399/0.033399 sec, 0.030303/0.030303 sec, 0.029767/0.029767 sec, 0.027839/0.027839 sec, 0.036719/0.036719 sec, 0.02066/0.02066 sec )
[LOG] Total clause minimization time: 0.625212/1 sec (0.022785/0.022785 sec, 0.086372/0.086372 sec, 0.091035/0.091035 sec, 0.145518/0.145518 sec, 0.071618/0.071618 sec, 0.065785/0.065785 sec, 0.066405/0.066405 sec, 0.075694/0.075694 sec )
[LOG] Total clause size reduction: 63479 --> 784 (16920 --> 79, 18405 --> 133, 13024 --> 97, 14798 --> 166, 63 --> 54, 90 --> 80, 52 --> 48, 127 --> 127 )
[LOG] Average clause size reduction: 204.113 --> 2.5209 (457.297 --> 2.13514, 400.109 --> 2.8913, 342.737 --> 2.55263, 295.96 --> 3.32, 1.96875 --> 1.6875, 2.36842 --> 2.10526, 1.92593 --> 1.77778, 2.95349 --> 2.95349 )
[LOG] Overall execution time: 1.00632 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.20 sec (Real time) / 1.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 598 8 98 1 492
Raw AIGER output size: aag 986 4 98 1 880
=====================  demo-v22_2_REAL.aag =====================
[LOG] Relation determinization time: 0.153654 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.052947/0 sec (0.037178/0 sec, 0.015769/0 sec )
[LOG] Nr of iterations: 30 (21, 9 )
[LOG] Total clause computation time: 0.007302/0 sec (0.005211/0.005211 sec, 0.002091/0.002091 sec )
[LOG] Total clause minimization time: 0.033646/0 sec (0.022935/0.022935 sec, 0.010711/0.010711 sec )
[LOG] Total clause size reduction: 12169 --> 53 (12160 --> 44, 9 --> 9 )
[LOG] Average clause size reduction: 405.633 --> 1.76667 (579.048 --> 2.09524, 1 --> 1 )
[LOG] Overall execution time: 0.162053 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.31 sec (Real time) / 0.27 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.25 sec (Real time) / 0.24 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1235 4 144 1 1087
Raw AIGER output size: aag 1244 3 144 1 1096
=====================  demo-v22_5_REAL.aag =====================
[LOG] Relation determinization time: 0.59539 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 204 new AND gates.
[LOG] Size before ABC: 207 AND gates.
[LOG] Size after ABC: 204 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.176603/0 sec (0.113988/0 sec, 0.062615/0 sec )
[LOG] Nr of iterations: 37 (24, 13 )
[LOG] Total clause computation time: 0.025575/0 sec (0.018133/0.018133 sec, 0.007442/0.007442 sec )
[LOG] Total clause minimization time: 0.126696/0 sec (0.077312/0.077312 sec, 0.049384/0.049384 sec )
[LOG] Total clause size reduction: 23519 --> 54 (23506 --> 41, 13 --> 13 )
[LOG] Average clause size reduction: 635.649 --> 1.45946 (979.417 --> 1.70833, 1 --> 1 )
[LOG] Overall execution time: 0.61348 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.77 sec (Real time) / 0.72 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.64 sec (Real time) / 0.63 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.52 sec (Real time) / 0.50 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2105 4 252 1 1849
Raw AIGER output size: aag 2309 3 252 1 2053
=====================  demo-v23_2_REAL.aag =====================
[LOG] Relation determinization time: 0.008168 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.003511/0 sec (0.002529/0 sec, 0.000982/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.000325/0 sec (0.000247/0.000247 sec, 7.8e-05/7.8e-05 sec )
[LOG] Total clause minimization time: 0.000721/0 sec (0.000451/0.000451 sec, 0.00027/0.00027 sec )
[LOG] Total clause size reduction: 222 --> 4 (220 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 44.4 --> 0.8 (73.3333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.009922 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 257 2 36 1 219
Raw AIGER output size: aag 258 1 36 1 220
=====================  demo-v23_5_REAL.aag =====================
[LOG] Relation determinization time: 0.025625 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009886/0 sec (0.006744/0 sec, 0.003142/0 sec )
[LOG] Nr of iterations: 13 (8, 5 )
[LOG] Total clause computation time: 0.001437/0 sec (0.001107/0.001107 sec, 0.00033/0.00033 sec )
[LOG] Total clause minimization time: 0.004155/0 sec (0.002462/0.002462 sec, 0.001693/0.001693 sec )
[LOG] Total clause size reduction: 1279 --> 15 (1274 --> 10, 5 --> 5 )
[LOG] Average clause size reduction: 98.3846 --> 1.15385 (159.25 --> 1.25, 1 --> 1 )
[LOG] Overall execution time: 0.028255 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 434 2 63 1 369
Raw AIGER output size: aag 439 1 63 1 374
=====================  demo-v24_2_REAL.aag =====================
[LOG] Relation determinization time: 0.499706 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 20 new AND gates.
[LOG] Size before ABC: 39 AND gates.
[LOG] Size after ABC: 19 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.301553/0 sec (0.119083/0 sec, 0.118931/0 sec, 0.027556/0 sec, 0.035983/0 sec )
[LOG] Nr of iterations: 106 (73, 18, 8, 7 )
[LOG] Total clause computation time: 0.087959/0 sec (0.044953/0.044953 sec, 0.0206/0.0206 sec, 0.018737/0.018737 sec, 0.003669/0.003669 sec )
[LOG] Total clause minimization time: 0.182577/0 sec (0.063427/0.063427 sec, 0.085784/0.085784 sec, 0.004587/0.004587 sec, 0.028779/0.028779 sec )
[LOG] Total clause size reduction: 54918 --> 275 (44712 --> 203, 10183 --> 50, 10 --> 9, 13 --> 13 )
[LOG] Average clause size reduction: 518.094 --> 2.59434 (612.493 --> 2.78082, 565.722 --> 2.77778, 1.25 --> 1.125, 1.85714 --> 1.85714 )
[LOG] Overall execution time: 0.509093 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.66 sec (Real time) / 0.61 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1371 8 160 1 1203
Raw AIGER output size: aag 1390 4 160 1 1223
=====================  demo-v24_5_REAL.aag =====================
[LOG] Relation determinization time: 5.52543 sec CPU time.
[LOG] Relation determinization time: 6 sec real time.
[LOG] Final circuit size: 589 new AND gates.
[LOG] Size before ABC: 777 AND gates.
[LOG] Size after ABC: 589 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 4.09273/4 sec (1.1029/1 sec, 1.62583/2 sec, 0.544761/1 sec, 0.819237/0 sec )
[LOG] Nr of iterations: 434 (209, 38, 154, 33 )
[LOG] Total clause computation time: 1.18514/1 sec (0.467883/0.467883 sec, 0.296517/0.296517 sec, 0.381976/0.381976 sec, 0.038761/0.038761 sec )
[LOG] Total clause minimization time: 2.82558/3 sec (0.608431/0.608431 sec, 1.29726/1.29726 sec, 0.150135/0.150135 sec, 0.769752/0.769752 sec )
[LOG] Total clause size reduction: 255595 --> 1301 (217776 --> 760, 37370 --> 172, 320 --> 240, 129 --> 129 )
[LOG] Average clause size reduction: 588.929 --> 2.9977 (1041.99 --> 3.63636, 983.421 --> 4.52632, 2.07792 --> 1.55844, 3.90909 --> 3.90909 )
[LOG] Overall execution time: 5.54795 sec CPU time.
[LOG] Overall execution time: 6 sec real time.
Synthesis time: 5.78 sec (Real time) / 5.70 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.75 sec (Real time) / 0.74 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.29 sec (Real time) / 0.28 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2343 8 280 1 2055
Raw AIGER output size: aag 2932 4 280 1 2644
=====================  factory_assembly_4x3_1_1errors.aag =====================
[LOG] Relation determinization time: 0.196043 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 164 new AND gates.
[LOG] Size before ABC: 206 AND gates.
[LOG] Size after ABC: 162 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.165623/0 sec (0.003982/0 sec, 0.009006/0 sec, 0.018396/0 sec, 0.0027/0 sec, 0.019373/0 sec, 0.006498/0 sec, 0.008621/0 sec, 0.007151/0 sec, 0.011598/0 sec, 0.012414/0 sec, 0.010845/0 sec, 0.001097/0 sec, 0.018676/0 sec, 0.010731/0 sec, 0.013314/0 sec, 0.011221/0 sec )
[LOG] Nr of iterations: 135 (4, 20, 25, 1, 16, 2, 8, 5, 2, 14, 14, 0, 14, 1, 6, 3 )
[LOG] Total clause computation time: 0.045012/0 sec (0.001202/0.001202 sec, 0.002458/0.002458 sec, 0.003204/0.003204 sec, 0.000321/0.000321 sec, 0.004153/0.004153 sec, 0.000149/0.000149 sec, 0.001541/0.001541 sec, 0.00109/0.00109 sec, 0.007359/0.007359 sec, 0.002636/0.002636 sec, 0.006524/0.006524 sec, 0/0 sec, 0.007671/0.007671 sec, 0/0 sec, 0.003673/0.003673 sec, 0.003031/0.003031 sec )
[LOG] Total clause minimization time: 0.092576/0 sec (0.00078/0.00078 sec, 0.004515/0.004515 sec, 0.0128/0.0128 sec, 0/0 sec, 0.012847/0.012847 sec, 0.003859/0.003859 sec, 0.004425/0.004425 sec, 0.003501/0.003501 sec, 0.00299/0.00299 sec, 0.008539/0.008539 sec, 0.003215/0.003215 sec, 0/0 sec, 0.009933/0.009933 sec, 0.009573/0.009573 sec, 0.008567/0.008567 sec, 0.007032/0.007032 sec )
[LOG] Total clause size reduction: 11243 --> 328 (492 --> 5, 3021 --> 50, 3672 --> 109, 0 --> 0, 2205 --> 38, 146 --> 0, 1008 --> 12, 572 --> 9, 2 --> 2, 31 --> 24, 48 --> 36, 0 --> 0, 34 --> 31, 0 --> 0, 9 --> 9, 3 --> 3 )
[LOG] Average clause size reduction: 83.2815 --> 2.42963 (123 --> 1.25, 151.05 --> 2.5, 146.88 --> 4.36, 0 --> 0, 137.812 --> 2.375, 73 --> 0, 126 --> 1.5, 114.4 --> 1.8, 1 --> 1, 2.21429 --> 1.71429, 3.42857 --> 2.57143, 0 --> 0, 2.42857 --> 2.21429, 0 --> 0, 1.5 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.198055 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.37 sec (Real time) / 0.33 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.18 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 188 21 23 1 144
Raw AIGER output size: aag 350 13 23 1 308
=====================  factory_assembly_5x3_1_0errors.aag =====================
[LOG] Relation determinization time: 0.494202 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 199 new AND gates.
[LOG] Size before ABC: 226 AND gates.
[LOG] Size after ABC: 197 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.40359/0 sec (0.013606/0 sec, 0.009037/0 sec, 0.003335/0 sec, 0.00877/0 sec, 0.004624/0 sec, 0.029149/0 sec, 0.030245/0 sec, 0.030968/0 sec, 0.020466/0 sec, 0.018397/0 sec, 0.024603/0 sec, 0.017652/0 sec, 0.027498/0 sec, 0.021684/0 sec, 0.021335/0 sec, 0.02245/0 sec, 0.03077/0 sec, 0.0214/0 sec, 0.023577/0 sec, 0.024024/0 sec )
[LOG] Nr of iterations: 124 (11, 8, 2, 8, 3, 15, 6, 2, 9, 11, 7, 4, 1, 4, 2, 8, 5, 1, 8, 9 )
[LOG] Total clause computation time: 0.096032/0 sec (0.003663/0.003663 sec, 0.001675/0.001675 sec, 0.000206/0.000206 sec, 0.00164/0.00164 sec, 0.00053/0.00053 sec, 0.005424/0.005424 sec, 0.008224/0.008224 sec, 0.005534/0.005534 sec, 0.003224/0.003224 sec, 0.004102/0.004102 sec, 0.014279/0.014279 sec, 0.003392/0.003392 sec, 1e-06/1e-06 sec, 0.008331/0.008331 sec, 0.006606/0.006606 sec, 0.010921/0.010921 sec, 0.003185/0.003185 sec, 1e-06/1e-06 sec, 0.006954/0.006954 sec, 0.00814/0.00814 sec )
[LOG] Total clause minimization time: 0.254099/0 sec (0.006663/0.006663 sec, 0.004026/0.004026 sec, 8e-06/8e-06 sec, 0.003879/0.003879 sec, 0.000496/0.000496 sec, 0.020289/0.020289 sec, 0.018295/0.018295 sec, 0.021401/0.021401 sec, 0.013487/0.013487 sec, 0.010453/0.010453 sec, 0.008562/0.008562 sec, 0.012396/0.012396 sec, 0.025779/0.025779 sec, 0.011469/0.011469 sec, 0.012944/0.012944 sec, 0.009674/0.009674 sec, 0.025813/0.025813 sec, 0.019635/0.019635 sec, 0.014794/0.014794 sec, 0.014036/0.014036 sec )
[LOG] Total clause size reduction: 13374 --> 229 (2360 --> 25, 1617 --> 14, 228 --> 0, 1400 --> 17, 394 --> 2, 2744 --> 55, 965 --> 5, 192 --> 0, 1512 --> 13, 1880 --> 20, 14 --> 13, 4 --> 4, 0 --> 0, 6 --> 5, 2 --> 2, 24 --> 22, 5 --> 5, 0 --> 0, 13 --> 13, 14 --> 14 )
[LOG] Average clause size reduction: 107.855 --> 1.84677 (214.545 --> 2.27273, 202.125 --> 1.75, 114 --> 0, 175 --> 2.125, 131.333 --> 0.666667, 182.933 --> 3.66667, 160.833 --> 0.833333, 96 --> 0, 168 --> 1.44444, 170.909 --> 1.81818, 2 --> 1.85714, 1 --> 1, 0 --> 0, 1.5 --> 1.25, 1 --> 1, 3 --> 2.75, 1 --> 1, 0 --> 0, 1.625 --> 1.625, 1.55556 --> 1.55556 )
[LOG] Overall execution time: 0.496982 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.67 sec (Real time) / 0.63 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 287 25 27 1 235
Raw AIGER output size: aag 484 15 27 1 434
=====================  factory_assembly_5x3_1_4errors.aag =====================
[LOG] Relation determinization time: 32.2661 sec CPU time.
[LOG] Relation determinization time: 32 sec real time.
[LOG] Final circuit size: 850 new AND gates.
[LOG] Size before ABC: 1071 AND gates.
[LOG] Size after ABC: 848 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 31.6245/32 sec (0.233737/0 sec, 1.3698/2 sec, 0.018302/0 sec, 0.307034/0 sec, 0.135255/0 sec, 1.82649/2 sec, 2.06005/2 sec, 2.84298/3 sec, 0.858713/1 sec, 0.68039/0 sec, 2.1076/3 sec, 1.84899/1 sec, 4.58668/5 sec, 1.5905/2 sec, 2.02021/2 sec, 1.67931/1 sec, 2.01848/2 sec, 1.88309/2 sec, 1.59759/2 sec, 1.95929/2 sec )
[LOG] Nr of iterations: 675 (18, 147, 2, 50, 14, 33, 73, 29, 22, 14, 11, 108, 1, 27, 1, 11, 71, 23, 8, 12 )
[LOG] Total clause computation time: 8.03257/8 sec (0.107448/0.107448 sec, 0.1781/0.1781 sec, 0.000931/0.000931 sec, 0.036276/0.036276 sec, 0.013013/0.013013 sec, 0.273732/0.273732 sec, 0.460794/0.460794 sec, 0.187534/0.187534 sec, 0.189463/0.189463 sec, 0.08517/0.08517 sec, 1.63328/1.63328 sec, 0.55003/0.55003 sec, 2e-06/2e-06 sec, 0.841441/0.841441 sec, 0.89298/0.89298 sec, 0.858999/0.858999 sec, 0.512979/0.512979 sec, 0.016373/0.016373 sec, 0.630553/0.630553 sec, 0.563474/0.563474 sec )
[LOG] Total clause minimization time: 23.2867/24 sec (0.11087/0.11087 sec, 1.17595/1.17595 sec, 1.1e-05/1.1e-05 sec, 0.251405/0.251405 sec, 0.103401/0.103401 sec, 1.53376/1.53376 sec, 1.57914/1.57914 sec, 2.6358/2.6358 sec, 0.645074/0.645074 sec, 0.576422/0.576422 sec, 0.463669/0.463669 sec, 1.28769/1.28769 sec, 4.57671/4.57671 sec, 0.737965/0.737965 sec, 1.11598/1.11598 sec, 0.808315/0.808315 sec, 1.4932/1.4932 sec, 1.85355/1.85355 sec, 0.955151/0.955151 sec, 1.38264/1.38264 sec )
[LOG] Total clause size reduction: 93216 --> 2853 (4437 --> 68, 37376 --> 897, 253 --> 0, 11025 --> 305, 2886 --> 94, 7072 --> 146, 15696 --> 297, 6076 --> 58, 4494 --> 66, 2769 --> 29, 31 --> 29, 572 --> 420, 0 --> 0, 130 --> 98, 1 --> 1, 27 --> 22, 290 --> 257, 43 --> 28, 14 --> 14, 24 --> 24 )
[LOG] Average clause size reduction: 138.098 --> 4.22667 (246.5 --> 3.77778, 254.259 --> 6.10204, 126.5 --> 0, 220.5 --> 6.1, 206.143 --> 6.71429, 214.303 --> 4.42424, 215.014 --> 4.06849, 209.517 --> 2, 204.273 --> 3, 197.786 --> 2.07143, 2.81818 --> 2.63636, 5.2963 --> 3.88889, 0 --> 0, 4.81481 --> 3.62963, 1 --> 1, 2.45455 --> 2, 4.08451 --> 3.61972, 1.86957 --> 1.21739, 1.75 --> 1.75, 2 --> 2 )
[LOG] Overall execution time: 32.272 sec CPU time.
[LOG] Overall execution time: 32 sec real time.
Synthesis time: 32.61 sec (Real time) / 32.42 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.26 sec (Real time) / 0.26 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 5.91 sec (Real time) / 5.88 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 312 28 30 1 254
Raw AIGER output size: aag 1160 18 30 1 1104
=====================  load_2c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.067024 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 9 AND gates.
[LOG] Size after ABC: 3 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.027535/0 sec (0.01027/0 sec, 0.009219/0 sec, 0.00417/0 sec, 0.003876/0 sec )
[LOG] Nr of iterations: 10 (2, 4, 1, 3 )
[LOG] Total clause computation time: 0.002479/0 sec (0.000996/0.000996 sec, 0.000856/0.000856 sec, 0.00018/0.00018 sec, 0.000447/0.000447 sec )
[LOG] Total clause minimization time: 0.006835/0 sec (0.002123/0.002123 sec, 0.001645/0.001645 sec, 0.001552/0.001552 sec, 0.001515/0.001515 sec )
[LOG] Total clause size reduction: 1430 --> 9 (447 --> 2, 978 --> 3, 2 --> 1, 3 --> 3 )
[LOG] Average clause size reduction: 143 --> 0.9 (223.5 --> 1, 244.5 --> 0.75, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.073359 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.13 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1193 5 96 1 1092
Raw AIGER output size: aag 1196 3 96 1 1095
=====================  load_3c_comp_2_REAL.aag =====================
[LOG] Relation determinization time: 0.644886 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 79 new AND gates.
[LOG] Size before ABC: 116 AND gates.
[LOG] Size after ABC: 79 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.366251/0 sec (0.05686/0 sec, 0.049338/0 sec, 0.09825/0 sec, 0.053928/0 sec, 0.045515/0 sec, 0.06236/0 sec )
[LOG] Nr of iterations: 82 (14, 8, 25, 8, 5, 22 )
[LOG] Total clause computation time: 0.057779/0 sec (0.011208/0.011208 sec, 0.009648/0.009648 sec, 0.017943/0.017943 sec, 0.006382/0.006382 sec, 0.006491/0.006491 sec, 0.006107/0.006107 sec )
[LOG] Total clause minimization time: 0.248038/0 sec (0.031966/0.031966 sec, 0.024585/0.024585 sec, 0.06325/0.06325 sec, 0.042131/0.042131 sec, 0.034461/0.034461 sec, 0.051645/0.051645 sec )
[LOG] Total clause size reduction: 23857 --> 159 (9464 --> 25, 3934 --> 13, 10392 --> 57, 11 --> 8, 7 --> 7, 49 --> 49 )
[LOG] Average clause size reduction: 290.939 --> 1.93902 (676 --> 1.78571, 491.75 --> 1.625, 415.68 --> 2.28, 1.375 --> 1, 1.4 --> 1.4, 2.22727 --> 2.22727 )
[LOG] Overall execution time: 0.657362 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.81 sec (Real time) / 0.77 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.30 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2064 7 140 1 1917
Raw AIGER output size: aag 2143 4 140 1 1996
=====================  load_full_2_2_REAL.aag =====================
[LOG] Relation determinization time: 0.33612 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 29 new AND gates.
[LOG] Size before ABC: 64 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.194337/0 sec (0.066174/0 sec, 0.068941/0 sec, 0.033234/0 sec, 0.025988/0 sec )
[LOG] Nr of iterations: 67 (22, 20, 16, 9 )
[LOG] Total clause computation time: 0.033758/0 sec (0.007683/0.007683 sec, 0.014874/0.014874 sec, 0.006574/0.006574 sec, 0.004627/0.004627 sec )
[LOG] Total clause minimization time: 0.130842/0 sec (0.047136/0.047136 sec, 0.042827/0.042827 sec, 0.023079/0.023079 sec, 0.0178/0.0178 sec )
[LOG] Total clause size reduction: 20130 --> 153 (11508 --> 64, 8569 --> 46, 41 --> 31, 12 --> 12 )
[LOG] Average clause size reduction: 300.448 --> 2.28358 (523.091 --> 2.90909, 428.45 --> 2.3, 2.5625 --> 1.9375, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.347635 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.49 sec (Real time) / 0.45 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.44 sec (Real time) / 0.44 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 5 152 1 1501
Raw AIGER output size: aag 1686 3 152 1 1530
=====================  load_full_3_2_REAL.aag =====================
[LOG] Relation determinization time: 1.92012 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 79 new AND gates.
[LOG] Size before ABC: 141 AND gates.
[LOG] Size after ABC: 79 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 1.2452/2 sec (0.326383/1 sec, 0.183158/0 sec, 0.23758/0 sec, 0.185355/0 sec, 0.159974/0 sec, 0.15275/1 sec )
[LOG] Nr of iterations: 128 (41, 14, 13, 35, 13, 12 )
[LOG] Total clause computation time: 0.204237/2 sec (0.048898/0.048898 sec, 0.051754/0.051754 sec, 0.026679/0.026679 sec, 0.01553/0.01553 sec, 0.034234/0.034234 sec, 0.027142/0.027142 sec )
[LOG] Total clause minimization time: 0.926677/0 sec (0.251655/0.251655 sec, 0.099179/0.099179 sec, 0.179736/0.179736 sec, 0.160581/0.160581 sec, 0.118077/0.118077 sec, 0.117449/0.117449 sec )
[LOG] Total clause size reduction: 65257 --> 254 (43440 --> 101, 11895 --> 24, 9792 --> 28, 78 --> 50, 24 --> 23, 28 --> 28 )
[LOG] Average clause size reduction: 509.82 --> 1.98438 (1059.51 --> 2.46341, 849.643 --> 1.71429, 753.231 --> 2.15385, 2.22857 --> 1.42857, 1.84615 --> 1.76923, 2.33333 --> 2.33333 )
[LOG] Overall execution time: 1.95381 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 2.12 sec (Real time) / 2.06 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.58 sec (Real time) / 1.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.74 sec (Real time) / 0.72 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 3459 7 296 1 3156
Raw AIGER output size: aag 3538 4 296 1 3235
=====================  ltl2dba_01_1_REAL.aag =====================
[LOG] Relation determinization time: 0.018581 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.006601/0 sec (0.003361/0 sec, 0.00324/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.001498/0 sec (0.000707/0.000707 sec, 0.000791/0.000791 sec )
[LOG] Total clause minimization time: 0.001776/0 sec (0.000222/0.000222 sec, 0.001554/0.001554 sec )
[LOG] Total clause size reduction: 251 --> 2 (250 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 83.6667 --> 0.666667 (125 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.020984 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 400 4 51 1 345
Raw AIGER output size: aag 405 3 51 1 350
=====================  ltl2dba_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.042644 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 8 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.013503/0 sec (0.005473/0 sec, 0.00803/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.004362/0 sec (0.001782/0.001782 sec, 0.00258/0.00258 sec )
[LOG] Total clause minimization time: 0.004166/0 sec (0.00022/0.00022 sec, 0.003946/0.003946 sec )
[LOG] Total clause size reduction: 325 --> 2 (324 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 108.333 --> 0.666667 (162 --> 0.5, 1 --> 1 )
[LOG] Overall execution time: 0.045532 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 521 4 68 1 449
Raw AIGER output size: aag 526 3 68 1 454
=====================  ltl2dba_02_1_REAL.aag =====================
[LOG] Relation determinization time: 8.50402 sec CPU time.
[LOG] Relation determinization time: 8 sec real time.
[LOG] Final circuit size: 44 new AND gates.
[LOG] Size before ABC: 95 AND gates.
[LOG] Size after ABC: 44 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.7453/3 sec (0.67768/1 sec, 2.06762/2 sec )
[LOG] Nr of iterations: 35 (19, 16 )
[LOG] Total clause computation time: 0.817864/0 sec (0.446659/0.446659 sec, 0.371205/0.371205 sec )
[LOG] Total clause minimization time: 1.85361/2 sec (0.177724/0.177724 sec, 1.67589/1.67589 sec )
[LOG] Total clause size reduction: 43563 --> 48 (43542 --> 27, 21 --> 21 )
[LOG] Average clause size reduction: 1244.66 --> 1.37143 (2291.68 --> 1.42105, 1.3125 --> 1.3125 )
[LOG] Overall execution time: 8.55087 sec CPU time.
[LOG] Overall execution time: 8 sec real time.
Synthesis time: 8.72 sec (Real time) / 8.66 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.16 sec (Real time) / 1.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 4.43 sec (Real time) / 4.41 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4521 4 363 1 4154
Raw AIGER output size: aag 4565 3 363 1 4198
=====================  ltl2dba_02_2_REAL.aag =====================
[LOG] Relation determinization time: 51.0381 sec CPU time.
[LOG] Relation determinization time: 51 sec real time.
[LOG] Final circuit size: 23 new AND gates.
[LOG] Size before ABC: 55 AND gates.
[LOG] Size after ABC: 23 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 26.6789/27 sec (9.27353/10 sec, 17.4053/17 sec )
[LOG] Nr of iterations: 30 (17, 13 )
[LOG] Total clause computation time: 5.30305/6 sec (3.57722/3.57722 sec, 1.72584/1.72584 sec )
[LOG] Total clause minimization time: 21.2212/20 sec (5.5897/5.5897 sec, 15.6316/15.6316 sec )
[LOG] Total clause size reduction: 50813 --> 32 (50800 --> 19, 13 --> 13 )
[LOG] Average clause size reduction: 1693.77 --> 1.06667 (2988.24 --> 1.11765, 1 --> 1 )
[LOG] Overall execution time: 51.1242 sec CPU time.
[LOG] Overall execution time: 51 sec real time.
Synthesis time: 51.39 sec (Real time) / 51.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.75 sec (Real time) / 1.75 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 13.74 sec (Real time) / 13.69 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 5970 4 484 1 5482
Raw AIGER output size: aag 5993 3 484 1 5505
=====================  ltl2dba_03_1_REAL.aag =====================
[LOG] Relation determinization time: 0.038072 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012537/0 sec (0.006826/0 sec, 0.005711/0 sec )
[LOG] Nr of iterations: 5 (3, 2 )
[LOG] Total clause computation time: 0.003818/0 sec (0.002063/0.002063 sec, 0.001755/0.001755 sec )
[LOG] Total clause minimization time: 0.003817/0 sec (0.001214/0.001214 sec, 0.002603/0.002603 sec )
[LOG] Total clause size reduction: 792 --> 4 (790 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 158.4 --> 0.8 (263.333 --> 0.666667, 1 --> 1 )
[LOG] Overall execution time: 0.041667 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.05 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 567 4 87 1 476
Raw AIGER output size: aag 576 3 87 1 485
=====================  ltl2dba_03_2_REAL.aag =====================
[LOG] Relation determinization time: 0.109635 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.038989/0 sec (0.022912/0 sec, 0.016077/0 sec )
[LOG] Nr of iterations: 14 (8, 6 )
[LOG] Total clause computation time: 0.014596/0 sec (0.008186/0.008186 sec, 0.00641/0.00641 sec )
[LOG] Total clause minimization time: 0.016256/0 sec (0.008623/0.008623 sec, 0.007633/0.007633 sec )
[LOG] Total clause size reduction: 3676 --> 20 (3668 --> 12, 8 --> 8 )
[LOG] Average clause size reduction: 262.571 --> 1.42857 (458.5 --> 1.5, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.114994 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 749 4 116 1 629
Raw AIGER output size: aag 758 3 116 1 638
=====================  ltl2dba_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.032685 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012415/0 sec (0.006553/0 sec, 0.005862/0 sec )
[LOG] Nr of iterations: 12 (7, 5 )
[LOG] Total clause computation time: 0.003975/0 sec (0.001902/0.001902 sec, 0.002073/0.002073 sec )
[LOG] Total clause minimization time: 0.004344/0 sec (0.001742/0.001742 sec, 0.002602/0.002602 sec )
[LOG] Total clause size reduction: 1937 --> 12 (1932 --> 7, 5 --> 5 )
[LOG] Average clause size reduction: 161.417 --> 1 (276 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.035473 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 446 4 60 1 382
Raw AIGER output size: aag 454 3 60 1 390
=====================  ltl2dba_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.162943 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 43 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.070839/1 sec (0.027159/0 sec, 0.04368/1 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.046559/0 sec (0.018438/0.018438 sec, 0.028121/0.028121 sec )
[LOG] Total clause minimization time: 0.016453/1 sec (0.003172/0.003172 sec, 0.013281/0.013281 sec )
[LOG] Total clause size reduction: 2745 --> 10 (2740 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 249.545 --> 0.909091 (456.667 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.167681 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.32 sec (Real time) / 0.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 776 5 88 1 683
Raw AIGER output size: aag 786 4 88 1 693
=====================  ltl2dba_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.279473 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.110339/0 sec (0.058157/0 sec, 0.052182/0 sec )
[LOG] Nr of iterations: 10 (6, 4 )
[LOG] Total clause computation time: 0.039555/0 sec (0.019152/0.019152 sec, 0.020403/0.020403 sec )
[LOG] Total clause minimization time: 0.059794/0 sec (0.03133/0.03133 sec, 0.028464/0.028464 sec )
[LOG] Total clause size reduction: 3079 --> 11 (3075 --> 7, 4 --> 4 )
[LOG] Average clause size reduction: 307.9 --> 1.1 (512.5 --> 1.16667, 1 --> 1 )
[LOG] Overall execution time: 0.285959 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.43 sec (Real time) / 0.38 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.24 sec (Real time) / 0.23 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 856 5 128 1 723
Raw AIGER output size: aag 865 4 128 1 732
=====================  ltl2dba_07_2_REAL.aag =====================
[LOG] Relation determinization time: 35.1365 sec CPU time.
[LOG] Relation determinization time: 36 sec real time.
[LOG] Final circuit size: 45 new AND gates.
[LOG] Size before ABC: 82 AND gates.
[LOG] Size after ABC: 45 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 27.8542/28 sec (11.0877/11 sec, 16.7664/17 sec )
[LOG] Nr of iterations: 38 (22, 16 )
[LOG] Total clause computation time: 8.49424/8 sec (3.28466/3.28466 sec, 5.20958/5.20958 sec )
[LOG] Total clause minimization time: 19.2794/20 sec (7.75441/7.75441 sec, 11.525/11.525 sec )
[LOG] Total clause size reduction: 49555 --> 45 (49539 --> 29, 16 --> 16 )
[LOG] Average clause size reduction: 1304.08 --> 1.18421 (2251.77 --> 1.31818, 1 --> 1 )
[LOG] Overall execution time: 35.1709 sec CPU time.
[LOG] Overall execution time: 36 sec real time.
Synthesis time: 35.71 sec (Real time) / 35.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.59 sec (Real time) / 0.58 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 2.98 sec (Real time) / 2.96 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2814 8 304 1 2502
Raw AIGER output size: aag 2859 7 304 1 2547
=====================  ltl2dba_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.114899 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 34 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.03597/0 sec (0.019709/0 sec, 0.016261/0 sec )
[LOG] Nr of iterations: 17 (10, 7 )
[LOG] Total clause computation time: 0.012263/0 sec (0.006401/0.006401 sec, 0.005862/0.005862 sec )
[LOG] Total clause minimization time: 0.016329/0 sec (0.007932/0.007932 sec, 0.008397/0.008397 sec )
[LOG] Total clause size reduction: 4507 --> 19 (4500 --> 12, 7 --> 7 )
[LOG] Average clause size reduction: 265.118 --> 1.11765 (450 --> 1.2, 1 --> 1 )
[LOG] Overall execution time: 0.120207 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.26 sec (Real time) / 0.22 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 802 6 108 1 688
Raw AIGER output size: aag 820 5 108 1 706
=====================  ltl2dba_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.005977 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 3 new AND gates.
[LOG] Size before ABC: 3 AND gates.
[LOG] Size after ABC: 2 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.002562/0 sec (0.001791/0 sec, 0.000771/0 sec )
[LOG] Nr of iterations: 3 (2, 1 )
[LOG] Total clause computation time: 0.000183/0 sec (0.000115/0.000115 sec, 6.8e-05/6.8e-05 sec )
[LOG] Total clause minimization time: 0.000464/0 sec (0.00029/0.00029 sec, 0.000174/0.000174 sec )
[LOG] Total clause size reduction: 169 --> 6 (166 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 56.3333 --> 2 (83 --> 1.5, 3 --> 3 )
[LOG] Overall execution time: 0.007501 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.14 sec (Real time) / 0.11 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 242 4 44 1 194
Raw AIGER output size: aag 244 3 44 1 197
=====================  ltl2dba_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.014431 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 10 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.005198/0 sec (0.003463/0 sec, 0.001735/0 sec )
[LOG] Nr of iterations: 5 (4, 1 )
[LOG] Total clause computation time: 0.001067/0 sec (0.000676/0.000676 sec, 0.000391/0.000391 sec )
[LOG] Total clause minimization time: 0.001235/0 sec (0.000674/0.000674 sec, 0.000561/0.000561 sec )
[LOG] Total clause size reduction: 706 --> 7 (705 --> 6, 1 --> 1 )
[LOG] Average clause size reduction: 141.2 --> 1.4 (176.25 --> 1.5, 1 --> 1 )
[LOG] Overall execution time: 0.016437 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.15 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 341 3 52 1 286
Raw AIGER output size: aag 346 2 52 1 292
=====================  ltl2dba_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.357531 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 15 new AND gates.
[LOG] Size before ABC: 26 AND gates.
[LOG] Size after ABC: 15 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.100636/1 sec (0.046745/1 sec, 0.053891/0 sec )
[LOG] Nr of iterations: 21 (12, 9 )
[LOG] Total clause computation time: 0.026182/0 sec (0.01361/0.01361 sec, 0.012572/0.012572 sec )
[LOG] Total clause minimization time: 0.062558/1 sec (0.024724/0.024724 sec, 0.037834/0.037834 sec )
[LOG] Total clause size reduction: 6862 --> 23 (6853 --> 14, 9 --> 9 )
[LOG] Average clause size reduction: 326.762 --> 1.09524 (571.083 --> 1.16667, 1 --> 1 )
[LOG] Overall execution time: 0.364161 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.50 sec (Real time) / 0.47 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.15 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.17 sec (Real time) / 0.17 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1043 3 116 1 924
Raw AIGER output size: aag 1058 2 116 1 939
=====================  ltl2dba_12_2_REAL.aag =====================
[LOG] Relation determinization time: 0.074529 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 7 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.019507/0 sec (0.010633/0 sec, 0.008874/0 sec )
[LOG] Nr of iterations: 11 (7, 4 )
[LOG] Total clause computation time: 0.005188/0 sec (0.002958/0.002958 sec, 0.00223/0.00223 sec )
[LOG] Total clause minimization time: 0.008395/0 sec (0.003396/0.003396 sec, 0.004999/0.004999 sec )
[LOG] Total clause size reduction: 1762 --> 16 (1758 --> 12, 4 --> 4 )
[LOG] Average clause size reduction: 160.182 --> 1.45455 (251.143 --> 1.71429, 1 --> 1 )
[LOG] Overall execution time: 0.078005 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.21 sec (Real time) / 0.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 523 3 68 1 452
Raw AIGER output size: aag 530 2 68 1 460
=====================  ltl2dba_13_2_REAL.aag =====================
[LOG] Relation determinization time: 0.086763 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 24 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.024349/0 sec (0.013538/0 sec, 0.010811/0 sec )
[LOG] Nr of iterations: 11 (6, 5 )
[LOG] Total clause computation time: 0.007764/0 sec (0.003824/0.003824 sec, 0.00394/0.00394 sec )
[LOG] Total clause minimization time: 0.007939/0 sec (0.003571/0.003571 sec, 0.004368/0.004368 sec )
[LOG] Total clause size reduction: 3215 --> 10 (3210 --> 5, 5 --> 5 )
[LOG] Average clause size reduction: 292.273 --> 0.909091 (535 --> 0.833333, 1 --> 1 )
[LOG] Overall execution time: 0.09273 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.12 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 914 4 108 1 802
Raw AIGER output size: aag 930 3 108 1 818
=====================  ltl2dba_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033855 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 29 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.012985/0 sec (0.007936/0 sec, 0.005049/0 sec )
[LOG] Nr of iterations: 14 (8, 6 )
[LOG] Total clause computation time: 0.003314/0 sec (0.001791/0.001791 sec, 0.001523/0.001523 sec )
[LOG] Total clause minimization time: 0.005483/0 sec (0.003136/0.003136 sec, 0.002347/0.002347 sec )
[LOG] Total clause size reduction: 2134 --> 14 (2128 --> 8, 6 --> 6 )
[LOG] Average clause size reduction: 152.429 --> 1 (266 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.036757 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.05 sec (Real time) / 0.05 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 428 4 60 1 364
Raw AIGER output size: aag 436 3 60 1 372
=====================  ltl2dba_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.089695 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 12 new AND gates.
[LOG] Size before ABC: 27 AND gates.
[LOG] Size after ABC: 11 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.022927/0 sec (0.013538/0 sec, 0.009389/0 sec )
[LOG] Nr of iterations: 9 (5, 4 )
[LOG] Total clause computation time: 0.005699/0 sec (0.002954/0.002954 sec, 0.002745/0.002745 sec )
[LOG] Total clause minimization time: 0.008883/0 sec (0.004444/0.004444 sec, 0.004439/0.004439 sec )
[LOG] Total clause size reduction: 2375 --> 14 (2368 --> 7, 7 --> 7 )
[LOG] Average clause size reduction: 263.889 --> 1.55556 (473.6 --> 1.4, 1.75 --> 1.75 )
[LOG] Overall execution time: 0.095214 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.13 sec (Real time) / 0.12 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 951 3 96 1 852
Raw AIGER output size: aag 962 2 96 1 864
=====================  ltl2dba_17_2_REAL.aag =====================
[LOG] Relation determinization time: 1.04902 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 59 new AND gates.
[LOG] Size before ABC: 93 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.439011/1 sec (0.219729/1 sec, 0.219282/0 sec )
[LOG] Nr of iterations: 56 (31, 25 )
[LOG] Total clause computation time: 0.137548/0 sec (0.063538/0.063538 sec, 0.07401/0.07401 sec )
[LOG] Total clause minimization time: 0.278985/0 sec (0.140255/0.140255 sec, 0.13873/0.13873 sec )
[LOG] Total clause size reduction: 32686 --> 111 (32640 --> 65, 46 --> 46 )
[LOG] Average clause size reduction: 583.679 --> 1.98214 (1052.9 --> 2.09677, 1.84 --> 1.84 )
[LOG] Overall execution time: 1.06105 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 1.21 sec (Real time) / 1.18 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.35 sec (Real time) / 0.35 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1658 3 188 1 1467
Raw AIGER output size: aag 1717 2 188 1 1526
=====================  ltl2dba_18_2_REAL.aag =====================
[LOG] Relation determinization time: 0.143938 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.037594/0 sec (0.019367/0 sec, 0.018227/0 sec )
[LOG] Nr of iterations: 9 (7, 2 )
[LOG] Total clause computation time: 0.011254/0 sec (0.005201/0.005201 sec, 0.006053/0.006053 sec )
[LOG] Total clause minimization time: 0.016529/0 sec (0.006953/0.006953 sec, 0.009576/0.009576 sec )
[LOG] Total clause size reduction: 4142 --> 14 (4140 --> 12, 2 --> 2 )
[LOG] Average clause size reduction: 460.222 --> 1.55556 (591.429 --> 1.71429, 1 --> 1 )
[LOG] Overall execution time: 0.149879 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.29 sec (Real time) / 0.25 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.14 sec (Real time) / 0.13 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1075 4 104 1 967
Raw AIGER output size: aag 1084 3 104 1 976
=====================  ltl2dba_19_2_REAL.aag =====================
[LOG] Relation determinization time: 0.337973 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 1 new AND gates.
[LOG] Size before ABC: 2 AND gates.
[LOG] Size after ABC: 1 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.174014/1 sec (0.088562/1 sec, 0.085452/0 sec )
[LOG] Nr of iterations: 10 (8, 2 )
[LOG] Total clause computation time: 0.083893/0 sec (0.035469/0.035469 sec, 0.048424/0.048424 sec )
[LOG] Total clause minimization time: 0.079331/1 sec (0.045627/0.045627 sec, 0.033704/0.033704 sec )
[LOG] Total clause size reduction: 3607 --> 19 (3605 --> 17, 2 --> 2 )
[LOG] Average clause size reduction: 360.7 --> 1.9 (450.625 --> 2.125, 1 --> 1 )
[LOG] Overall execution time: 0.344446 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.48 sec (Real time) / 0.44 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.10 sec (Real time) / 0.10 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.20 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 795 3 132 1 660
Raw AIGER output size: aag 796 2 132 1 661
=====================  ltl2dba_20_2_REAL.aag =====================
[LOG] Relation determinization time: 0.206493 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 9 new AND gates.
[LOG] Size before ABC: 17 AND gates.
[LOG] Size after ABC: 9 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.053375/0 sec (0.023852/0 sec, 0.029523/0 sec )
[LOG] Nr of iterations: 9 (6, 3 )
[LOG] Total clause computation time: 0.023679/0 sec (0.010383/0.010383 sec, 0.013296/0.013296 sec )
[LOG] Total clause minimization time: 0.017175/0 sec (0.004101/0.004101 sec, 0.013074/0.013074 sec )
[LOG] Total clause size reduction: 3953 --> 11 (3950 --> 8, 3 --> 3 )
[LOG] Average clause size reduction: 439.222 --> 1.22222 (658.333 --> 1.33333, 1 --> 1 )
[LOG] Overall execution time: 0.213177 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.35 sec (Real time) / 0.31 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.17 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.19 sec (Real time) / 0.19 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1178 5 108 1 1065
Raw AIGER output size: aag 1187 4 108 1 1074
=====================  ltl2dpa_01_2_REAL.aag =====================
[LOG] Relation determinization time: 0.30253 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 16 new AND gates.
[LOG] Size before ABC: 62 AND gates.
[LOG] Size after ABC: 16 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.18526/0 sec (0.034334/0 sec, 0.076874/0 sec, 0.029312/0 sec, 0.013365/0 sec, 0.020457/0 sec, 0.010918/0 sec )
[LOG] Nr of iterations: 78 (18, 33, 5, 2, 17, 3 )
[LOG] Total clause computation time: 0.037525/0 sec (0.005199/0.005199 sec, 0.019152/0.019152 sec, 0.005158/0.005158 sec, 0.000927/0.000927 sec, 0.004492/0.004492 sec, 0.002597/0.002597 sec )
[LOG] Total clause minimization time: 0.109109/0 sec (0.020327/0.020327 sec, 0.048602/0.048602 sec, 0.012535/0.012535 sec, 0.009046/0.009046 sec, 0.013042/0.013042 sec, 0.005557/0.005557 sec )
[LOG] Total clause size reduction: 34030 --> 158 (12682 --> 36, 19264 --> 83, 2044 --> 8, 2 --> 2, 34 --> 25, 4 --> 4 )
[LOG] Average clause size reduction: 436.282 --> 2.02564 (704.556 --> 2, 583.758 --> 2.51515, 408.8 --> 1.6, 1 --> 1, 2 --> 1.47059, 1.33333 --> 1.33333 )
[LOG] Overall execution time: 0.311984 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.45 sec (Real time) / 0.41 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.18 sec (Real time) / 0.18 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1297 4 172 1 1121
Raw AIGER output size: aag 1313 1 172 1 1137
=====================  ltl2dpa_02_2_REAL.aag =====================
[LOG] Relation determinization time: 0.031757 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.018071/0 sec (0.007676/0 sec, 0.005473/0 sec, 0.002362/0 sec, 0.00256/0 sec )
[LOG] Nr of iterations: 18 (11, 3, 3, 1 )
[LOG] Total clause computation time: 0.003951/0 sec (0.001552/0.001552 sec, 0.00092/0.00092 sec, 0.000736/0.000736 sec, 0.000743/0.000743 sec )
[LOG] Total clause minimization time: 0.007176/0 sec (0.003614/0.003614 sec, 0.002025/0.002025 sec, 0.000568/0.000568 sec, 0.000969/0.000969 sec )
[LOG] Total clause size reduction: 3123 --> 28 (2600 --> 21, 518 --> 3, 4 --> 3, 1 --> 1 )
[LOG] Average clause size reduction: 173.5 --> 1.55556 (236.364 --> 1.90909, 172.667 --> 1, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.034236 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.03 sec (Real time) / 0.03 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.01 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 385 4 60 1 321
Raw AIGER output size: aag 390 2 60 1 327
=====================  ltl2dpa_03_2_REAL.aag =====================
[LOG] Relation determinization time: 358.933 sec CPU time.
[LOG] Relation determinization time: 360 sec real time.
[LOG] Final circuit size: 642 new AND gates.
[LOG] Size before ABC: 839 AND gates.
[LOG] Size after ABC: 642 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 347.288/348 sec (43.1943/43 sec, 80.5815/81 sec, 82.4379/82 sec, 37.6903/38 sec, 50.5114/51 sec, 52.8723/53 sec )
[LOG] Nr of iterations: 509 (59, 116, 152, 14, 62, 106 )
[LOG] Total clause computation time: 34.7379/35 sec (1.12941/1.12941 sec, 3.87473/3.87473 sec, 12.323/12.323 sec, 6.13963/6.13963 sec, 3.82416/3.82416 sec, 7.44705/7.44705 sec )
[LOG] Total clause minimization time: 312.075/313 sec (41.9879/41.9879 sec, 76.6033/76.6033 sec, 69.9995/69.9995 sec, 31.4945/31.4945 sec, 46.6306/46.6306 sec, 45.3588/45.3588 sec )
[LOG] Total clause size reduction: 360981 --> 2002 (78880 --> 207, 131100 --> 463, 150396 --> 755, 26 --> 23, 179 --> 154, 400 --> 400 )
[LOG] Average clause size reduction: 709.196 --> 3.9332 (1336.95 --> 3.50847, 1130.17 --> 3.99138, 989.447 --> 4.96711, 1.85714 --> 1.64286, 2.8871 --> 2.48387, 3.77358 --> 3.77358 )
[LOG] Overall execution time: 358.97 sec CPU time.
[LOG] Overall execution time: 360 sec real time.
Synthesis time: 360.07 sec (Real time) / 357.60 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.53 sec (Real time) / 0.52 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.31 sec (Real time) / 0.31 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2212 6 280 1 1926
Raw AIGER output size: aag 2854 3 280 1 2568
=====================  ltl2dpa_04_2_REAL.aag =====================
[LOG] Relation determinization time: 0.017325 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 5 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 4 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.009501/0 sec (0.003511/0 sec, 0.00354/0 sec, 0.00129/0 sec, 0.00116/0 sec )
[LOG] Nr of iterations: 17 (9, 4, 2, 2 )
[LOG] Total clause computation time: 0.002184/0 sec (0.000843/0.000843 sec, 0.000842/0.000842 sec, 0.000376/0.000376 sec, 0.000123/0.000123 sec )
[LOG] Total clause minimization time: 0.00252/0 sec (0.000993/0.000993 sec, 0.000932/0.000932 sec, 0.000173/0.000173 sec, 0.000422/0.000422 sec )
[LOG] Total clause size reduction: 1893 --> 24 (1376 --> 16, 513 --> 4, 2 --> 2, 2 --> 2 )
[LOG] Average clause size reduction: 111.353 --> 1.41176 (152.889 --> 1.77778, 128.25 --> 1, 1 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.019562 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.13 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 289 4 48 1 237
Raw AIGER output size: aag 293 2 48 1 242
=====================  ltl2dpa_05_2_REAL.aag =====================
[LOG] Relation determinization time: 0.012787 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 6 new AND gates.
[LOG] Size before ABC: 11 AND gates.
[LOG] Size after ABC: 5 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.008168/0 sec (0.004365/0 sec, 0.002252/0 sec, 0.000811/0 sec, 0.00074/0 sec )
[LOG] Nr of iterations: 17 (13, 2, 1, 1 )
[LOG] Total clause computation time: 0.00133/0 sec (0.000847/0.000847 sec, 0.000277/0.000277 sec, 9.4e-05/9.4e-05 sec, 0.000112/0.000112 sec )
[LOG] Total clause minimization time: 0.002664/0 sec (0.001977/0.001977 sec, 0.000424/0.000424 sec, 0.000126/0.000126 sec, 0.000137/0.000137 sec )
[LOG] Total clause size reduction: 2446 --> 36 (2256 --> 33, 187 --> 1, 2 --> 1, 1 --> 1 )
[LOG] Average clause size reduction: 143.882 --> 2.11765 (173.538 --> 2.53846, 93.5 --> 0.5, 2 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.014776 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 281 4 52 1 225
Raw AIGER output size: aag 286 2 52 1 231
=====================  ltl2dpa_06_2_REAL.aag =====================
[LOG] Relation determinization time: 0.015912 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 16 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.009184/0 sec (0.003762/0 sec, 0.003199/0 sec, 0.001107/0 sec, 0.001116/0 sec )
[LOG] Nr of iterations: 17 (9, 3, 3, 2 )
[LOG] Total clause computation time: 0.001874/0 sec (0.000768/0.000768 sec, 0.000569/0.000569 sec, 0.00025/0.00025 sec, 0.000287/0.000287 sec )
[LOG] Total clause minimization time: 0.002921/0 sec (0.001362/0.001362 sec, 0.00102/0.00102 sec, 0.000221/0.000221 sec, 0.000318/0.000318 sec )
[LOG] Total clause size reduction: 1624 --> 21 (1296 --> 14, 322 --> 2, 4 --> 3, 2 --> 2 )
[LOG] Average clause size reduction: 95.5294 --> 1.23529 (144 --> 1.55556, 107.333 --> 0.666667, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.017557 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.16 sec (Real time) / 0.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.01 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 240 5 44 1 191
Raw AIGER output size: aag 250 3 44 1 201
=====================  ltl2dpa_07_2_REAL.aag =====================
[LOG] Relation determinization time: 0.027516 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 7 new AND gates.
[LOG] Size before ABC: 14 AND gates.
[LOG] Size after ABC: 6 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.014568/0 sec (0.005897/0 sec, 0.004532/0 sec, 0.00209/0 sec, 0.002049/0 sec )
[LOG] Nr of iterations: 12 (8, 2, 1, 1 )
[LOG] Total clause computation time: 0.003272/0 sec (0.001145/0.001145 sec, 0.000873/0.000873 sec, 0.000499/0.000499 sec, 0.000755/0.000755 sec )
[LOG] Total clause minimization time: 0.004415/0 sec (0.00227/0.00227 sec, 0.001112/0.001112 sec, 0.00058/0.00058 sec, 0.000453/0.000453 sec )
[LOG] Total clause size reduction: 2115 --> 20 (1848 --> 15, 263 --> 2, 2 --> 1, 2 --> 2 )
[LOG] Average clause size reduction: 176.25 --> 1.66667 (231 --> 1.875, 131.5 --> 1, 2 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.030044 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.18 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 391 5 60 1 326
Raw AIGER output size: aag 397 3 60 1 333
=====================  ltl2dpa_08_2_REAL.aag =====================
[LOG] Relation determinization time: 0.048593 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 10 new AND gates.
[LOG] Size before ABC: 15 AND gates.
[LOG] Size after ABC: 10 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.028642/0 sec (0.010035/0 sec, 0.009774/0 sec, 0.00352/0 sec, 0.005313/0 sec )
[LOG] Nr of iterations: 21 (12, 4, 2, 3 )
[LOG] Total clause computation time: 0.006433/0 sec (0.001887/0.001887 sec, 0.001962/0.001962 sec, 0.000976/0.000976 sec, 0.001608/0.001608 sec )
[LOG] Total clause minimization time: 0.013946/0 sec (0.005134/0.005134 sec, 0.004901/0.004901 sec, 0.001236/0.001236 sec, 0.002675/0.002675 sec )
[LOG] Total clause size reduction: 3883 --> 41 (3047 --> 29, 828 --> 5, 3 --> 2, 5 --> 5 )
[LOG] Average clause size reduction: 184.905 --> 1.95238 (253.917 --> 2.41667, 207 --> 1.25, 1.5 --> 1, 1.66667 --> 1.66667 )
[LOG] Overall execution time: 0.051382 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.15 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 406 4 68 1 334
Raw AIGER output size: aag 416 2 68 1 344
=====================  ltl2dpa_09_2_REAL.aag =====================
[LOG] Relation determinization time: 0.033832 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 8 new AND gates.
[LOG] Size before ABC: 18 AND gates.
[LOG] Size after ABC: 8 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.019578/0 sec (0.006398/0 sec, 0.007054/0 sec, 0.003109/0 sec, 0.003017/0 sec )
[LOG] Nr of iterations: 18 (8, 4, 3, 3 )
[LOG] Total clause computation time: 0.005192/0 sec (0.001199/0.001199 sec, 0.002395/0.002395 sec, 0.000423/0.000423 sec, 0.001175/0.001175 sec )
[LOG] Total clause minimization time: 0.007329/0 sec (0.002802/0.002802 sec, 0.00199/0.00199 sec, 0.001566/0.001566 sec, 0.000971/0.000971 sec )
[LOG] Total clause size reduction: 2664 --> 24 (1862 --> 15, 795 --> 3, 4 --> 3, 3 --> 3 )
[LOG] Average clause size reduction: 148 --> 1.33333 (232.75 --> 1.875, 198.75 --> 0.75, 1.33333 --> 1, 1 --> 1 )
[LOG] Overall execution time: 0.036513 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.17 sec (Real time) / 0.14 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 393 5 60 1 328
Raw AIGER output size: aag 401 3 60 1 336
=====================  ltl2dpa_10_2_REAL.aag =====================
[LOG] Relation determinization time: 0.761407 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 51 new AND gates.
[LOG] Size before ABC: 118 AND gates.
[LOG] Size after ABC: 50 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.480412/0 sec (0.079095/0 sec, 0.131278/0 sec, 0.098543/0 sec, 0.046621/0 sec, 0.068171/0 sec, 0.056704/0 sec )
[LOG] Nr of iterations: 85 (15, 25, 13, 4, 16, 12 )
[LOG] Total clause computation time: 0.089624/0 sec (0.013821/0.013821 sec, 0.033344/0.033344 sec, 0.011805/0.011805 sec, 0.006324/0.006324 sec, 0.017469/0.017469 sec, 0.006861/0.006861 sec )
[LOG] Total clause minimization time: 0.330036/0 sec (0.049579/0.049579 sec, 0.08368/0.08368 sec, 0.070143/0.070143 sec, 0.034996/0.034996 sec, 0.045933/0.045933 sec, 0.045705/0.045705 sec )
[LOG] Total clause size reduction: 45418 --> 189 (14882 --> 34, 21168 --> 68, 9300 --> 26, 6 --> 5, 36 --> 30, 26 --> 26 )
[LOG] Average clause size reduction: 534.329 --> 2.22353 (992.133 --> 2.26667, 846.72 --> 2.72, 715.385 --> 2, 1.5 --> 1.25, 2.25 --> 1.875, 2.16667 --> 2.16667 )
[LOG] Overall execution time: 0.777055 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.93 sec (Real time) / 0.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.02 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1745 5 236 1 1504
Raw AIGER output size: aag 1795 2 236 1 1555
=====================  ltl2dpa_11_2_REAL.aag =====================
[LOG] Relation determinization time: 0.052543 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 18 new AND gates.
[LOG] Size before ABC: 30 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.034756/0 sec (0.0093/0 sec, 0.01695/0 sec, 0.003861/0 sec, 0.004645/0 sec )
[LOG] Nr of iterations: 29 (10, 12, 2, 5 )
[LOG] Total clause computation time: 0.00867/0 sec (0.002/0.002 sec, 0.003826/0.003826 sec, 0.001237/0.001237 sec, 0.001607/0.001607 sec )
[LOG] Total clause minimization time: 0.018382/0 sec (0.004539/0.004539 sec, 0.010373/0.010373 sec, 0.001416/0.001416 sec, 0.002054/0.002054 sec )
[LOG] Total clause size reduction: 5444 --> 78 (2448 --> 24, 2981 --> 40, 3 --> 2, 12 --> 12 )
[LOG] Average clause size reduction: 187.724 --> 2.68966 (244.8 --> 2.4, 248.417 --> 3.33333, 1.5 --> 1, 2.4 --> 2.4 )
[LOG] Overall execution time: 0.055291 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.20 sec (Real time) / 0.16 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 410 5 68 1 337
Raw AIGER output size: aag 428 3 68 1 355
=====================  ltl2dpa_12_2_REAL.aag =====================
[LOG] Relation determinization time: 1.21199 sec CPU time.
[LOG] Relation determinization time: 2 sec real time.
[LOG] Final circuit size: 77 new AND gates.
[LOG] Size before ABC: 140 AND gates.
[LOG] Size after ABC: 77 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.959141/1 sec (0.109158/0 sec, 0.214102/0 sec, 0.135141/0 sec, 0.20733/0 sec, 0.064526/0 sec, 0.083332/0 sec, 0.059139/0 sec, 0.086413/1 sec )
[LOG] Nr of iterations: 156 (33, 33, 20, 17, 9, 23, 11, 10 )
[LOG] Total clause computation time: 0.23299/1 sec (0.020475/0.020475 sec, 0.04268/0.04268 sec, 0.026362/0.026362 sec, 0.060649/0.060649 sec, 0.010181/0.010181 sec, 0.023289/0.023289 sec, 0.014073/0.014073 sec, 0.035281/0.035281 sec )
[LOG] Total clause minimization time: 0.647967/0 sec (0.074678/0.074678 sec, 0.157177/0.157177 sec, 0.093558/0.093558 sec, 0.131211/0.131211 sec, 0.048915/0.048915 sec, 0.055355/0.055355 sec, 0.040253/0.040253 sec, 0.04682/0.04682 sec )
[LOG] Total clause size reduction: 88860 --> 359 (34496 --> 64, 27456 --> 106, 14554 --> 57, 12240 --> 37, 13 --> 10, 63 --> 50, 19 --> 16, 19 --> 19 )
[LOG] Average clause size reduction: 569.615 --> 2.30128 (1045.33 --> 1.93939, 832 --> 3.21212, 727.7 --> 2.85, 720 --> 2.17647, 1.44444 --> 1.11111, 2.73913 --> 2.17391, 1.72727 --> 1.45455, 1.9 --> 1.9 )
[LOG] Overall execution time: 1.22669 sec CPU time.
[LOG] Overall execution time: 2 sec real time.
Synthesis time: 1.39 sec (Real time) / 1.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.26 sec (Real time) / 0.25 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.05 sec (Real time) / 0.04 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1699 6 228 1 1465
Raw AIGER output size: aag 1776 2 228 1 1542
=====================  ltl2dpa_13_2_REAL.aag =====================
[LOG] Relation determinization time: 3.10424 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 730 new AND gates.
[LOG] Size before ABC: 1004 AND gates.
[LOG] Size after ABC: 730 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 2.12245/2 sec (0.158976/0 sec, 0.085246/0 sec, 0.714768/1 sec, 0.525861/1 sec, 0.243554/0 sec, 0.394044/0 sec )
[LOG] Nr of iterations: 333 (55, 11, 107, 45, 10, 105 )
[LOG] Total clause computation time: 0.403569/1 sec (0.032576/0.032576 sec, 0.011664/0.011664 sec, 0.166386/0.166386 sec, 0.013493/0.013493 sec, 0.024767/0.024767 sec, 0.154683/0.154683 sec )
[LOG] Total clause minimization time: 1.60516/1 sec (0.1016/0.1016 sec, 0.044061/0.044061 sec, 0.515458/0.515458 sec, 0.503313/0.503313 sec, 0.210168/0.210168 sec, 0.230556/0.230556 sec )
[LOG] Total clause size reduction: 208062 --> 1155 (70686 --> 141, 13010 --> 28, 123808 --> 437, 103 --> 99, 28 --> 23, 427 --> 427 )
[LOG] Average clause size reduction: 624.811 --> 3.46847 (1285.2 --> 2.56364, 1182.73 --> 2.54545, 1157.08 --> 4.08411, 2.28889 --> 2.2, 2.8 --> 2.3, 4.06667 --> 4.06667 )
[LOG] Overall execution time: 3.137 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 3.37 sec (Real time) / 3.28 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.87 sec (Real time) / 0.87 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.06 sec (Real time) / 1.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2851 5 376 1 2470
Raw AIGER output size: aag 3581 2 376 1 3200
=====================  ltl2dpa_14_2_REAL.aag =====================
[LOG] Relation determinization time: 0.365978 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 19 new AND gates.
[LOG] Size before ABC: 69 AND gates.
[LOG] Size after ABC: 18 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.244738/0 sec (0.036415/0 sec, 0.124658/0 sec, 0.034654/0 sec, 0.016534/0 sec, 0.018497/0 sec, 0.01398/0 sec )
[LOG] Nr of iterations: 92 (15, 39, 10, 7, 13, 8 )
[LOG] Total clause computation time: 0.044947/0 sec (0.006311/0.006311 sec, 0.019098/0.019098 sec, 0.00792/0.00792 sec, 0.003381/0.003381 sec, 0.004334/0.004334 sec, 0.003903/0.003903 sec )
[LOG] Total clause minimization time: 0.154065/0 sec (0.018451/0.018451 sec, 0.09402/0.09402 sec, 0.014511/0.014511 sec, 0.009446/0.009446 sec, 0.010872/0.010872 sec, 0.006765/0.006765 sec )
[LOG] Total clause size reduction: 50153 --> 213 (14028 --> 32, 29830 --> 129, 6246 --> 12, 12 --> 9, 27 --> 21, 10 --> 10 )
[LOG] Average clause size reduction: 545.141 --> 2.31522 (935.2 --> 2.13333, 764.872 --> 3.30769, 624.6 --> 1.2, 1.71429 --> 1.28571, 2.07692 --> 1.61538, 1.25 --> 1.25 )
[LOG] Overall execution time: 0.378645 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.53 sec (Real time) / 0.49 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.22 sec (Real time) / 0.22 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.03 sec (Real time) / 0.02 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 1566 4 216 1 1346
Raw AIGER output size: aag 1584 1 216 1 1365
=====================  ltl2dpa_15_2_REAL.aag =====================
[LOG] Relation determinization time: 0.056736 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 28 new AND gates.
[LOG] Size before ABC: 51 AND gates.
[LOG] Size after ABC: 28 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.041902/0 sec (0.014759/0 sec, 0.017015/0 sec, 0.005083/0 sec, 0.005045/0 sec )
[LOG] Nr of iterations: 54 (26, 13, 8, 7 )
[LOG] Total clause computation time: 0.009684/0 sec (0.002851/0.002851 sec, 0.003995/0.003995 sec, 0.001058/0.001058 sec, 0.00178/0.00178 sec )
[LOG] Total clause minimization time: 0.024292/0 sec (0.008864/0.008864 sec, 0.01014/0.01014 sec, 0.00291/0.00291 sec, 0.002378/0.002378 sec )
[LOG] Total clause size reduction: 9969 --> 126 (6725 --> 64, 3216 --> 36, 13 --> 11, 15 --> 15 )
[LOG] Average clause size reduction: 184.611 --> 2.33333 (258.654 --> 2.46154, 247.385 --> 2.76923, 1.625 --> 1.375, 2.14286 --> 2.14286 )
[LOG] Overall execution time: 0.059267 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.19 sec (Real time) / 0.17 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.04 sec (Real time) / 0.04 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.00 sec (Real time) / 0.00 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 404 4 68 1 332
Raw AIGER output size: aag 432 2 68 1 360
=====================  ltl2dpa_16_2_REAL.aag =====================
[LOG] Relation determinization time: 0.091453 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 17 new AND gates.
[LOG] Size before ABC: 28 AND gates.
[LOG] Size after ABC: 17 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.047373/0 sec (0.010339/0 sec, 0.018754/0 sec, 0.007092/0 sec, 0.011188/0 sec )
[LOG] Nr of iterations: 28 (10, 8, 5, 5 )
[LOG] Total clause computation time: 0.014619/0 sec (0.003169/0.003169 sec, 0.005654/0.005654 sec, 0.002557/0.002557 sec, 0.003239/0.003239 sec )
[LOG] Total clause minimization time: 0.021325/0 sec (0.00272/0.00272 sec, 0.009156/0.009156 sec, 0.002974/0.002974 sec, 0.006475/0.006475 sec )
[LOG] Total clause size reduction: 5945 --> 50 (3339 --> 17, 2590 --> 18, 6 --> 5, 10 --> 10 )
[LOG] Average clause size reduction: 212.321 --> 1.78571 (333.9 --> 1.7, 323.75 --> 2.25, 1.2 --> 1, 2 --> 2 )
[LOG] Overall execution time: 0.095345 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.23 sec (Real time) / 0.20 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.08 sec (Real time) / 0.07 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 615 5 84 1 526
Raw AIGER output size: aag 632 3 84 1 543
=====================  ltl2dpa_17_2_REAL.aag =====================
[LOG] Relation determinization time: 6.7196 sec CPU time.
[LOG] Relation determinization time: 7 sec real time.
[LOG] Final circuit size: 374 new AND gates.
[LOG] Size before ABC: 557 AND gates.
[LOG] Size after ABC: 374 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 4.74431/5 sec (0.363879/0 sec, 2.1789/3 sec, 0.879972/0 sec, 1.32156/2 sec )
[LOG] Nr of iterations: 179 (16, 88, 7, 68 )
[LOG] Total clause computation time: 1.56839/1 sec (0.236296/0.236296 sec, 0.804555/0.804555 sec, 0.242408/0.242408 sec, 0.285134/0.285134 sec )
[LOG] Total clause minimization time: 3.08275/4 sec (0.096782/0.096782 sec, 1.33648/1.33648 sec, 0.625252/0.625252 sec, 1.02423/1.02423 sec )
[LOG] Total clause size reduction: 236422 --> 489 (34755 --> 41, 201492 --> 274, 10 --> 9, 165 --> 165 )
[LOG] Average clause size reduction: 1320.79 --> 2.73184 (2172.19 --> 2.5625, 2289.68 --> 3.11364, 1.42857 --> 1.28571, 2.42647 --> 2.42647 )
[LOG] Overall execution time: 6.74448 sec CPU time.
[LOG] Overall execution time: 7 sec real time.
Synthesis time: 6.97 sec (Real time) / 6.88 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 0.68 sec (Real time) / 0.67 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.88 sec (Real time) / 0.87 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2673 5 272 1 2396
Raw AIGER output size: aag 3047 3 272 1 2770
=====================  ltl2dpa_18_2_REAL.aag =====================
[LOG] Relation determinization time: 10.9189 sec CPU time.
[LOG] Relation determinization time: 11 sec real time.
[LOG] Final circuit size: 25 new AND gates.
[LOG] Size before ABC: 49 AND gates.
[LOG] Size after ABC: 25 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 7.27533/8 sec (1.11848/1 sec, 2.71751/3 sec, 1.91556/2 sec, 1.52379/2 sec )
[LOG] Nr of iterations: 35 (10, 12, 5, 8 )
[LOG] Total clause computation time: 2.17135/2 sec (0.665593/0.665593 sec, 0.416868/0.416868 sec, 0.734093/0.734093 sec, 0.354791/0.354791 sec )
[LOG] Total clause minimization time: 4.96808/6 sec (0.40868/0.40868 sec, 2.24553/2.24553 sec, 1.16245/1.16245 sec, 1.15142/1.15142 sec )
[LOG] Total clause size reduction: 72089 --> 71 (32436 --> 19, 39633 --> 33, 6 --> 5, 14 --> 14 )
[LOG] Average clause size reduction: 2059.69 --> 2.02857 (3243.6 --> 1.9, 3302.75 --> 2.75, 1.2 --> 1, 1.75 --> 1.75 )
[LOG] Overall execution time: 10.9576 sec CPU time.
[LOG] Overall execution time: 11 sec real time.
Synthesis time: 11.14 sec (Real time) / 11.04 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 0
BLIMC Model-checking time: 1.36 sec (Real time) / 1.36 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 1.45 sec (Real time) / 1.44 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 4211 5 340 1 3866
Raw AIGER output size: aag 4236 3 340 1 3891
=====================  moving_obstacle_8x8_0glitches.aag =====================
[LOG] Relation determinization time: 36.7466 sec CPU time.
[LOG] Relation determinization time: 37 sec real time.
[LOG] Final circuit size: 871 new AND gates.
[LOG] Size before ABC: 926 AND gates.
[LOG] Size after ABC: 871 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 35.6564/35 sec (0.842254/1 sec, 3.39609/3 sec, 2.11607/2 sec, 4.98322/5 sec, 0.044875/0 sec, 4.13057/4 sec, 5.4571/6 sec, 6.10147/6 sec, 5.07909/5 sec, 3.50561/3 sec )
[LOG] Nr of iterations: 438 (47, 89, 33, 54, 7, 43, 83, 27, 49, 6 )
[LOG] Total clause computation time: 6.59996/7 sec (0.080447/0.080447 sec, 0.138929/0.138929 sec, 0.220488/0.220488 sec, 0.320846/0.320846 sec, 0.008672/0.008672 sec, 0.785385/0.785385 sec, 0.922862/0.922862 sec, 1.63786/1.63786 sec, 0.885587/0.885587 sec, 1.59888/1.59888 sec )
[LOG] Total clause minimization time: 28.8191/28 sec (0.735423/0.735423 sec, 3.22685/3.22685 sec, 1.86586/1.86586 sec, 4.63057/4.63057 sec, 0.005293/0.005293 sec, 3.33038/3.33038 sec, 4.5156/4.5156 sec, 4.44614/4.44614 sec, 4.17387/4.17387 sec, 1.88916/1.88916 sec )
[LOG] Total clause size reduction: 75715 --> 1620 (15410 --> 177, 29392 --> 401, 10624 --> 112, 17543 --> 205, 1956 --> 6, 159 --> 143, 364 --> 319, 82 --> 72, 179 --> 179, 6 --> 6 )
[LOG] Average clause size reduction: 172.865 --> 3.69863 (327.872 --> 3.76596, 330.247 --> 4.50562, 321.939 --> 3.39394, 324.87 --> 3.7963, 279.429 --> 0.857143, 3.69767 --> 3.32558, 4.38554 --> 3.84337, 3.03704 --> 2.66667, 3.65306 --> 3.65306, 1 --> 1 )
[LOG] Overall execution time: 36.7555 sec CPU time.
[LOG] Overall execution time: 37 sec real time.
Synthesis time: 37.10 sec (Real time) / 36.81 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.27 sec (Real time) / 0.27 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 43.92 sec (Real time) / 43.73 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 342 17 19 1 306
Raw AIGER output size: aag 1213 12 19 1 1177
=====================  moving_obstacle_16x16_3glitches.aag =====================
Synthesis time: 10000.33 sec (Real time) / 9961.44 sec (User CPU time)
Timeout: 1
=====================  driver_a8y.aag =====================
[LOG] Relation determinization time: 3.00247 sec CPU time.
[LOG] Relation determinization time: 4 sec real time.
[LOG] Final circuit size: 136 new AND gates.
[LOG] Size before ABC: 150 AND gates.
[LOG] Size after ABC: 59 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.61706/3 sec (0.029058/0 sec, 0.038413/1 sec, 0.021819/0 sec, 0.023691/0 sec, 0.022698/0 sec, 0.02478/0 sec, 0.022573/0 sec, 0.024132/0 sec, 0.026619/0 sec, 0.023928/0 sec, 0.02158/0 sec, 0.022713/0 sec, 0.026689/0 sec, 0.028666/0 sec, 0.027895/0 sec, 0.026989/0 sec, 0.026622/0 sec, 0.021009/0 sec, 0.018766/0 sec, 0.039362/0 sec, 0.029494/0 sec, 0.024191/0 sec, 0.030814/0 sec, 0.023404/0 sec, 0.022988/0 sec, 0.033471/0 sec, 0.022369/0 sec, 0.024175/0 sec, 0.026934/0 sec, 0.024139/0 sec, 0.025476/0 sec, 0.023381/0 sec, 0.024907/0 sec, 0.026968/0 sec, 0.023839/0 sec, 0.021998/1 sec, 0.026071/0 sec, 0.024407/0 sec, 0.02585/0 sec, 0.022849/0 sec, 0.027321/0 sec, 0.025171/0 sec, 0.02453/0 sec, 0.023217/0 sec, 0.026081/0 sec, 0.026433/0 sec, 0.024786/0 sec, 0.024086/0 sec, 0.02506/0 sec, 0.027158/0 sec, 0.025077/0 sec, 0.023281/0 sec, 0.02649/0 sec, 0.028307/0 sec, 0.026074/0 sec, 0.024947/0 sec, 0.02598/0 sec, 0.028824/0 sec, 0.026542/0 sec, 0.026195/0 sec, 0.025013/0 sec, 0.024601/0 sec, 0.027839/0 sec, 0.02545/0 sec, 0.027755/0 sec, 0.02328/0 sec, 0.026498/0 sec, 0.029832/0 sec, 0.026126/0 sec, 0.027422/1 sec, 0.023169/0 sec, 0.026253/0 sec, 0.028576/0 sec, 0.029737/0 sec, 0.026339/0 sec, 0.027678/0 sec, 0.026573/0 sec, 0.027994/0 sec, 0.032879/0 sec, 0.032068/0 sec, 0.031473/0 sec, 0.017983/0 sec, 0.007692/0 sec, 0.006286/0 sec, 0.007992/0 sec, 0.00668/0 sec, 0.006869/0 sec, 0.006399/0 sec, 0.006074/0 sec, 0.006997/0 sec, 0.005397/0 sec, 0.004968/0 sec, 0.007745/0 sec, 0.005909/0 sec, 0.006886/0 sec, 0.006376/0 sec, 0.006832/0 sec, 0.005946/0 sec, 0.005662/0 sec, 0.004701/0 sec, 0.01097/0 sec, 0.00722/0 sec, 0.00643/0 sec, 0.011414/0 sec, 0.00533/0 sec, 0.006829/0 sec, 0.007469/0 sec, 0.005971/0 sec, 0.006521/0 sec, 0.006267/0 sec, 0.006692/0 sec, 0.006374/0 sec, 0.006201/0 sec, 0.00555/0 sec, 0.005253/0 sec, 0.005045/0 sec, 0.004923/0 sec, 0.004841/0 sec, 0.004606/0 sec, 0.00468/0 sec, 0.004629/0 sec, 0.004608/0 sec, 0.00493/0 sec, 0.005224/0 sec, 0.006088/0 sec, 0.005686/0 sec, 0.00775/0 sec, 0.009673/0 sec, 0.005434/0 sec, 0.005577/0 sec, 0.007924/0 sec, 0.005687/0 sec, 0.004819/0 sec, 0.004938/0 sec, 0.004948/0 sec, 0.004869/0 sec, 0.004861/0 sec, 0.004812/0 sec, 0.004678/0 sec, 0.004808/0 sec, 0.004669/0 sec, 0.004929/0 sec, 0.004933/0 sec, 0.004908/0 sec, 0.004809/0 sec, 0.004705/0 sec, 0.004802/0 sec, 0.004648/0 sec, 0.00494/0 sec, 0.00569/0 sec, 0.005777/0 sec, 0.005083/0 sec, 0.006315/0 sec, 0.005505/0 sec, 0.008734/0 sec, 0.006553/0 sec, 0.00646/0 sec, 0.006263/0 sec, 0.006387/0 sec, 0.006003/0 sec, 0.006087/0 sec, 0.007095/0 sec )
[LOG] Nr of iterations: 159 (5, 7, 2, 2, 1, 2, 2, 2, 2, 1, 1, 2, 2, 2, 2, 2, 2, 2, 1, 5, 3, 2, 7, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 1, 2, 2, 2, 2, 2, 2, 3, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 0, 4, 2, 1, 4, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 1 )
[LOG] Total clause computation time: 0.286035/1 sec (0.00379/0.00379 sec, 0.006784/0.006784 sec, 0.002372/0.002372 sec, 0.00261/0.00261 sec, 0.002355/0.002355 sec, 0.002867/0.002867 sec, 0.00268/0.00268 sec, 0.002481/0.002481 sec, 0.002725/0.002725 sec, 0.003164/0.003164 sec, 0.002329/0.002329 sec, 0.001981/0.001981 sec, 0.002099/0.002099 sec, 0.002451/0.002451 sec, 0.002999/0.002999 sec, 0.002627/0.002627 sec, 0.002306/0.002306 sec, 0.001828/0.001828 sec, 0.001963/0.001963 sec, 0.007629/0.007629 sec, 0.002673/0.002673 sec, 0.001828/0.001828 sec, 0.004797/0.004797 sec, 0.003188/0.003188 sec, 0.003652/0.003652 sec, 0.003478/0.003478 sec, 0.003701/0.003701 sec, 0.003406/0.003406 sec, 0.003278/0.003278 sec, 0.00289/0.00289 sec, 0.00382/0.00382 sec, 0.004181/0.004181 sec, 0.003046/0.003046 sec, 0.003204/0.003204 sec, 0.004205/0.004205 sec, 0.00287/0.00287 sec, 0.003284/0.003284 sec, 0.002616/0.002616 sec, 0.003209/0.003209 sec, 0.003116/0.003116 sec, 0.003671/0.003671 sec, 0.003478/0.003478 sec, 0.004263/0.004263 sec, 0.003361/0.003361 sec, 0.003384/0.003384 sec, 0.003081/0.003081 sec, 0.003131/0.003131 sec, 0.004095/0.004095 sec, 0.003181/0.003181 sec, 0.003209/0.003209 sec, 0.00429/0.00429 sec, 0.00371/0.00371 sec, 0.003278/0.003278 sec, 0.003727/0.003727 sec, 0.003418/0.003418 sec, 0.004333/0.004333 sec, 0.003041/0.003041 sec, 0.003365/0.003365 sec, 0.003159/0.003159 sec, 0.004027/0.004027 sec, 0.004607/0.004607 sec, 0.003337/0.003337 sec, 0.003779/0.003779 sec, 0.003633/0.003633 sec, 0.004378/0.004378 sec, 0.004018/0.004018 sec, 0.00339/0.00339 sec, 0.004335/0.004335 sec, 0.003589/0.003589 sec, 0.004246/0.004246 sec, 0.004071/0.004071 sec, 0.003827/0.003827 sec, 0.003787/0.003787 sec, 0.003527/0.003527 sec, 0.003937/0.003937 sec, 0.004195/0.004195 sec, 0.003145/0.003145 sec, 0.002981/0.002981 sec, 0.00306/0.00306 sec, 0.003386/0.003386 sec, 0.004087/0.004087 sec, 0.001729/0.001729 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001903/0.001903 sec, 0.000945/0.000945 sec, 1e-06/1e-06 sec, 0.001544/0.001544 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001962/0.001962 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0.000944/0.000944 sec )
[LOG] Total clause minimization time: 0.126995/1 sec (0.005086/0.005086 sec, 0.012947/0.012947 sec, 0.002362/0.002362 sec, 0.001427/0.001427 sec, 0/0 sec, 0.001502/0.001502 sec, 0.00191/0.00191 sec, 0.001408/0.001408 sec, 0.001999/0.001999 sec, 0/0 sec, 0/0 sec, 0.001361/0.001361 sec, 0.001879/0.001879 sec, 0.001612/0.001612 sec, 0.002651/0.002651 sec, 0.002575/0.002575 sec, 0.002297/0.002297 sec, 0.002449/0.002449 sec, 0/0 sec, 0.01183/0.01183 sec, 0.003929/0.003929 sec, 0.000828/0.000828 sec, 0.009952/0.009952 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.003477/0.003477 sec, 0/0 sec, 0.003588/0.003588 sec, 0.003359/0.003359 sec, 0.002267/0.002267 sec, 0.003206/0.003206 sec, 0.002845/0.002845 sec, 0.002278/0.002278 sec, 0.002631/0.002631 sec, 0.002001/0.002001 sec, 0.000942/0.000942 sec, 0.001223/0.001223 sec, 0/0 sec, 0.001082/0.001082 sec, 0.001185/0.001185 sec, 0.000969/0.000969 sec, 0.001165/0.001165 sec, 0/0 sec, 0/0 sec, 0.000999/0.000999 sec, 0.001071/0.001071 sec, 0.001159/0.001159 sec, 0.001147/0.001147 sec, 0.000998/0.000998 sec, 0.001111/0.001111 sec, 0.000956/0.000956 sec, 0/0 sec, 0.00394/0.00394 sec, 0.001217/0.001217 sec, 0.001184/0.001184 sec, 0.003044/0.003044 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001392/0.001392 sec, 0/0 sec, 0.001136/0.001136 sec, 0.001113/0.001113 sec, 0.001049/0.001049 sec, 0.001092/0.001092 sec, 0.001096/0.001096 sec, 0.001069/0.001069 sec )
[LOG] Total clause size reduction: 72777 --> 77 (9744 --> 4, 11730 --> 17, 1954 --> 0, 1953 --> 0, 0 --> 0, 1951 --> 0, 1950 --> 0, 1949 --> 0, 1948 --> 0, 0 --> 0, 0 --> 0, 1862 --> 0, 1861 --> 0, 1860 --> 0, 1859 --> 0, 1858 --> 0, 1857 --> 0, 1856 --> 0, 0 --> 0, 5452 --> 12, 2718 --> 2, 1358 --> 0, 8142 --> 14, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1287 --> 1, 0 --> 0, 1271 --> 0, 1270 --> 0, 1269 --> 0, 1264 --> 0, 1263 --> 0, 1262 --> 1, 3 --> 3, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 12 --> 11, 2 --> 2, 0 --> 0, 8 --> 8, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Average clause size reduction: 457.717 --> 0.484277 (1948.8 --> 0.8, 1675.71 --> 2.42857, 977 --> 0, 976.5 --> 0, 0 --> 0, 975.5 --> 0, 975 --> 0, 974.5 --> 0, 974 --> 0, 0 --> 0, 0 --> 0, 931 --> 0, 930.5 --> 0, 930 --> 0, 929.5 --> 0, 929 --> 0, 928.5 --> 0, 928 --> 0, 0 --> 0, 1090.4 --> 2.4, 906 --> 0.666667, 679 --> 0, 1163.14 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 643.5 --> 0.5, 0 --> 0, 635.5 --> 0, 635 --> 0, 634.5 --> 0, 632 --> 0, 631.5 --> 0, 631 --> 0.5, 1 --> 1, 2 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3 --> 2.75, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1 )
[LOG] Overall execution time: 3.0183 sec CPU time.
[LOG] Overall execution time: 4 sec real time.
Synthesis time: 3.19 sec (Real time) / 3.12 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.28 sec (Real time) / 0.27 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2449 180 327 1 1942
Raw AIGER output size: aag 2508 98 327 1 2078
=====================  driver_b8y.aag =====================
[LOG] Relation determinization time: 2.3472 sec CPU time.
[LOG] Relation determinization time: 3 sec real time.
[LOG] Final circuit size: 126 new AND gates.
[LOG] Size before ABC: 156 AND gates.
[LOG] Size after ABC: 49 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 2.03756/2 sec (0.030444/0 sec, 0.019119/0 sec, 0.018008/0 sec, 0.017752/0 sec, 0.016287/0 sec, 0.018913/0 sec, 0.018915/0 sec, 0.017458/0 sec, 0.020798/0 sec, 0.017526/0 sec, 0.019569/0 sec, 0.019732/0 sec, 0.019443/0 sec, 0.019494/0 sec, 0.019416/1 sec, 0.019656/0 sec, 0.019473/0 sec, 0.017209/0 sec, 0.019121/0 sec, 0.018146/0 sec, 0.017124/0 sec, 0.01902/0 sec, 0.016895/0 sec, 0.019615/0 sec, 0.017702/0 sec, 0.016746/0 sec, 0.020203/0 sec, 0.019192/0 sec, 0.018022/0 sec, 0.019376/0 sec, 0.01698/0 sec, 0.020453/0 sec, 0.018873/0 sec, 0.019415/0 sec, 0.020299/0 sec, 0.017754/0 sec, 0.020485/0 sec, 0.020242/0 sec, 0.017246/0 sec, 0.021093/0 sec, 0.020194/0 sec, 0.018741/0 sec, 0.01973/0 sec, 0.020484/0 sec, 0.019288/0 sec, 0.020104/0 sec, 0.021829/0 sec, 0.020398/0 sec, 0.018056/0 sec, 0.021351/0 sec, 0.02021/0 sec, 0.018088/0 sec, 0.020671/0 sec, 0.021236/0 sec, 0.018932/0 sec, 0.021193/0 sec, 0.02187/0 sec, 0.020685/0 sec, 0.017053/0 sec, 0.01872/1 sec, 0.020483/0 sec, 0.019495/0 sec, 0.018968/0 sec, 0.022243/0 sec, 0.020248/0 sec, 0.018945/0 sec, 0.020993/0 sec, 0.02078/0 sec, 0.019905/0 sec, 0.019103/0 sec, 0.021803/0 sec, 0.021702/0 sec, 0.021081/0 sec, 0.019634/0 sec, 0.01922/0 sec, 0.021916/0 sec, 0.031856/0 sec, 0.0239/0 sec, 0.019743/0 sec, 0.033653/0 sec, 0.020357/0 sec, 0.009158/0 sec, 0.005646/0 sec, 0.006336/0 sec, 0.006309/0 sec, 0.005138/0 sec, 0.005536/0 sec, 0.005302/0 sec, 0.006699/0 sec, 0.006683/0 sec, 0.004423/0 sec, 0.005254/0 sec, 0.005595/0 sec, 0.00672/0 sec, 0.005323/0 sec, 0.005694/0 sec, 0.006321/0 sec, 0.005601/0 sec, 0.005149/0 sec, 0.004178/0 sec, 0.004414/0 sec, 0.00436/0 sec, 0.00399/0 sec, 0.004975/0 sec, 0.005309/0 sec, 0.004327/0 sec, 0.004018/0 sec, 0.004246/0 sec, 0.004091/0 sec, 0.005303/0 sec, 0.005147/0 sec, 0.004302/0 sec, 0.004249/0 sec, 0.004566/0 sec, 0.00423/0 sec, 0.005631/0 sec, 0.005018/0 sec, 0.004205/0 sec, 0.004396/0 sec, 0.004313/0 sec, 0.004378/0 sec, 0.005478/0 sec, 0.004902/0 sec, 0.003814/0 sec, 0.00438/0 sec, 0.004216/0 sec, 0.004439/0 sec, 0.005296/0 sec, 0.004713/0 sec, 0.004099/0 sec, 0.005542/0 sec, 0.005578/0 sec, 0.006627/0 sec, 0.004712/0 sec, 0.005476/0 sec, 0.005246/0 sec, 0.006185/0 sec, 0.006646/0 sec, 0.004327/0 sec, 0.004442/0 sec, 0.004206/0 sec, 0.004331/0 sec, 0.00533/0 sec, 0.005127/0 sec, 0.004291/0 sec, 0.004364/0 sec, 0.004227/0 sec, 0.00401/0 sec, 0.005282/0 sec, 0.005228/0 sec, 0.004288/0 sec, 0.004072/0 sec, 0.00454/0 sec, 0.004093/0 sec, 0.00522/0 sec, 0.0052/0 sec, 0.004321/0 sec, 0.008584/0 sec, 0.006898/0 sec, 0.006983/0 sec, 0.01177/0 sec, 0.004468/0 sec )
[LOG] Nr of iterations: 168 (7, 3, 2, 2, 2, 2, 2, 2, 2, 1, 2, 2, 2, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 2, 2, 2, 1, 2, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 7, 5, 2, 9, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 3, 1, 8, 0 )
[LOG] Total clause computation time: 0.172923/0 sec (0.004524/0.004524 sec, 0.001897/0.001897 sec, 0.0016/0.0016 sec, 0.001474/0.001474 sec, 0.001155/0.001155 sec, 0.001095/0.001095 sec, 0.001945/0.001945 sec, 0.001252/0.001252 sec, 0.002394/0.002394 sec, 0.001993/0.001993 sec, 0.001699/0.001699 sec, 0.001696/0.001696 sec, 0.001921/0.001921 sec, 0.001733/0.001733 sec, 0.001672/0.001672 sec, 0.002013/0.002013 sec, 0.001557/0.001557 sec, 0.001945/0.001945 sec, 0.001866/0.001866 sec, 0.002043/0.002043 sec, 0.001653/0.001653 sec, 0.001853/0.001853 sec, 0.001864/0.001864 sec, 0.00198/0.00198 sec, 0.001881/0.001881 sec, 0.001657/0.001657 sec, 0.00176/0.00176 sec, 0.002173/0.002173 sec, 0.001654/0.001654 sec, 0.001781/0.001781 sec, 0.001664/0.001664 sec, 0.001517/0.001517 sec, 0.002177/0.002177 sec, 0.001862/0.001862 sec, 0.001801/0.001801 sec, 0.001971/0.001971 sec, 0.00181/0.00181 sec, 0.001837/0.001837 sec, 0.001667/0.001667 sec, 0.001912/0.001912 sec, 0.001863/0.001863 sec, 0.002052/0.002052 sec, 0.001734/0.001734 sec, 0.001897/0.001897 sec, 0.00252/0.00252 sec, 0.002307/0.002307 sec, 0.00196/0.00196 sec, 0.002613/0.002613 sec, 0.001902/0.001902 sec, 0.001199/0.001199 sec, 0.001707/0.001707 sec, 0.001199/0.001199 sec, 0.001/0.001 sec, 0.001714/0.001714 sec, 0.001563/0.001563 sec, 0.0014/0.0014 sec, 0.001263/0.001263 sec, 0.003201/0.003201 sec, 0.00139/0.00139 sec, 0.001593/0.001593 sec, 0.001517/0.001517 sec, 0.002323/0.002323 sec, 0.001489/0.001489 sec, 0.001974/0.001974 sec, 0.002011/0.002011 sec, 0.002894/0.002894 sec, 0.002004/0.002004 sec, 0.002383/0.002383 sec, 0.002823/0.002823 sec, 0.00246/0.00246 sec, 0.002393/0.002393 sec, 0.001883/0.001883 sec, 0.003265/0.003265 sec, 0.003075/0.003075 sec, 0.001947/0.001947 sec, 0.002393/0.002393 sec, 0.005126/0.005126 sec, 0.002423/0.002423 sec, 0.001651/0.001651 sec, 0.006211/0.006211 sec, 0.002944/0.002944 sec, 0.001324/0.001324 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0.00047/0.00047 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000864/0.000864 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 0/0 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 1e-06/1e-06 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001718/0.001718 sec, 0.001311/0.001311 sec, 1e-06/1e-06 sec, 0.002006/0.002006 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.106985/0 sec (0.010698/0.010698 sec, 0.002792/0.002792 sec, 0.001489/0.001489 sec, 0.001949/0.001949 sec, 0.00125/0.00125 sec, 0.001147/0.001147 sec, 0.001456/0.001456 sec, 0.001179/0.001179 sec, 0.001799/0.001799 sec, 0/0 sec, 0.00165/0.00165 sec, 0.001357/0.001357 sec, 0.002135/0.002135 sec, 0.001329/0.001329 sec, 0.001597/0.001597 sec, 0.002535/0.002535 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.00122/0.00122 sec, 0.001601/0.001601 sec, 0.001464/0.001464 sec, 0/0 sec, 0.001673/0.001673 sec, 0.001735/0.001735 sec, 0.001129/0.001129 sec, 0.001239/0.001239 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.01004/0.01004 sec, 0.003931/0.003931 sec, 0.001231/0.001231 sec, 0.01247/0.01247 sec, 0/0 sec, 0.001087/0.001087 sec, 0.001085/0.001085 sec, 0.001193/0.001193 sec, 0.001023/0.001023 sec, 0.001007/0.001007 sec, 0.00108/0.00108 sec, 0.001058/0.001058 sec, 0.001079/0.001079 sec, 0.001145/0.001145 sec, 0/0 sec, 0.001044/0.001044 sec, 0.001106/0.001106 sec, 0.001113/0.001113 sec, 0.001031/0.001031 sec, 0.001083/0.001083 sec, 0.00134/0.00134 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001162/0.001162 sec, 0.001141/0.001141 sec, 0.001164/0.001164 sec, 0/0 sec, 0.001076/0.001076 sec, 0.00111/0.00111 sec, 0.00117/0.00117 sec, 0.001108/0.001108 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002535/0.002535 sec, 0.001287/0.001287 sec, 0.001267/0.001267 sec, 0.005396/0.005396 sec, 0/0 sec )
[LOG] Total clause size reduction: 70636 --> 96 (10458 --> 18, 3484 --> 2, 1741 --> 0, 1740 --> 0, 1739 --> 0, 1738 --> 0, 1737 --> 0, 1736 --> 0, 1732 --> 2, 0 --> 0, 1730 --> 0, 1729 --> 0, 1728 --> 0, 1727 --> 0, 1726 --> 0, 3450 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1608 --> 0, 1607 --> 0, 1606 --> 0, 0 --> 0, 1604 --> 0, 1603 --> 0, 1602 --> 0, 1601 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 6708 --> 15, 4456 --> 4, 1113 --> 0, 8896 --> 19, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 9 --> 8, 3 --> 3, 0 --> 0, 19 --> 19, 0 --> 0 )
[LOG] Average clause size reduction: 420.452 --> 0.571429 (1494 --> 2.57143, 1161.33 --> 0.666667, 870.5 --> 0, 870 --> 0, 869.5 --> 0, 869 --> 0, 868.5 --> 0, 868 --> 0, 866 --> 1, 0 --> 0, 865 --> 0, 864.5 --> 0, 864 --> 0, 863.5 --> 0, 863 --> 0, 1150 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 804 --> 0, 803.5 --> 0, 803 --> 0, 0 --> 0, 802 --> 0, 801.5 --> 0, 801 --> 0, 800.5 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 958.286 --> 2.14286, 891.2 --> 0.8, 556.5 --> 0, 988.444 --> 2.11111, 0 --> 0, 1 --> 1, 1 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2.25 --> 2, 1 --> 1, 0 --> 0, 2.375 --> 2.375, 0 --> 0 )
[LOG] Overall execution time: 2.36142 sec CPU time.
[LOG] Overall execution time: 3 sec real time.
Synthesis time: 2.54 sec (Real time) / 2.48 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.22 sec (Real time) / 0.21 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.30 sec (Real time) / 0.29 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 2041 179 241 1 1621
Raw AIGER output size: aag 2090 98 241 1 1747
=====================  driver_c8y.aag =====================
[LOG] Relation determinization time: 0.203834 sec CPU time.
[LOG] Relation determinization time: 1 sec real time.
[LOG] Final circuit size: 159 new AND gates.
[LOG] Size before ABC: 218 AND gates.
[LOG] Size after ABC: 140 AND gates.
[LOG] Time for optimizing with ABC: 1 seconds.
[LOG] Total time for all control signals: 0.174498/0 sec (0.009136/0 sec, 0.005127/0 sec, 0.004872/0 sec, 0.005448/0 sec, 0.005258/0 sec, 0.004962/0 sec, 0.004503/0 sec, 0.004489/0 sec, 0.004404/0 sec, 0.005095/0 sec, 0.005204/0 sec, 0.004796/0 sec, 0.00493/0 sec, 0.004551/0 sec, 0.005054/0 sec, 0.005757/0 sec, 0.005039/0 sec, 0.004541/0 sec, 0.004606/0 sec, 0.007317/0 sec, 0.008213/0 sec, 0.004746/0 sec, 0.006531/0 sec, 0.005068/0 sec, 0.004131/0 sec, 0.001953/0 sec, 0.001979/0 sec, 0.002587/0 sec, 0.001386/0 sec, 0.001386/0 sec, 0.001395/0 sec, 0.001424/0 sec, 0.001368/0 sec, 0.001348/0 sec, 0.001334/0 sec, 0.001448/0 sec, 0.001438/0 sec, 0.001405/0 sec, 0.00145/0 sec, 0.001418/0 sec, 0.00143/0 sec, 0.001453/0 sec, 0.001418/0 sec, 0.003433/0 sec, 0.003187/0 sec, 0.001884/0 sec, 0.00313/0 sec, 0.001466/0 sec )
[LOG] Nr of iterations: 72 (5, 2, 2, 3, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 4, 10, 2, 4, 1, 4, 1, 1, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 3, 9, 1, 3, 0 )
[LOG] Total clause computation time: 0.018829/0 sec (0.000949/0.000949 sec, 0.000454/0.000454 sec, 0.000362/0.000362 sec, 0.000571/0.000571 sec, 0.000329/0.000329 sec, 0.000366/0.000366 sec, 0.000386/0.000386 sec, 0.000359/0.000359 sec, 0.00039/0.00039 sec, 0.000299/0.000299 sec, 0.000637/0.000637 sec, 0.0007/0.0007 sec, 0.000749/0.000749 sec, 0.000604/0.000604 sec, 0.00068/0.00068 sec, 0.000765/0.000765 sec, 0.00069/0.00069 sec, 0.000525/0.000525 sec, 0.00056/0.00056 sec, 0.001096/0.001096 sec, 0.001767/0.001767 sec, 0.000274/0.000274 sec, 0.000789/0.000789 sec, 0.000882/0.000882 sec, 0.000794/0.000794 sec, 1e-06/1e-06 sec, 0/0 sec, 0.000471/0.000471 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000853/0.000853 sec, 0.00077/0.00077 sec, 0/0 sec, 0.000757/0.000757 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.016854/0 sec (0.002705/0.002705 sec, 0.000506/0.000506 sec, 0.000444/0.000444 sec, 0.000911/0.000911 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.002304/0.002304 sec, 0.001889/0.001889 sec, 0.000313/0.000313 sec, 0.00147/0.00147 sec, 0/0 sec, 0.001319/0.001319 sec, 0.000448/0.000448 sec, 0.000461/0.000461 sec, 0.000701/0.000701 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001091/0.001091 sec, 0.0009/0.0009 sec, 0.000475/0.000475 sec, 0.000917/0.000917 sec, 0/0 sec )
[LOG] Total clause size reduction: 11004 --> 70 (2440 --> 12, 609 --> 0, 608 --> 0, 1208 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 1155 --> 10, 3429 --> 9, 380 --> 0, 1137 --> 5, 0 --> 0, 12 --> 9, 0 --> 0, 0 --> 0, 2 --> 2, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 10 --> 7, 9 --> 9, 0 --> 0, 5 --> 5, 0 --> 0 )
[LOG] Average clause size reduction: 152.833 --> 0.972222 (488 --> 2.4, 304.5 --> 0, 304 --> 0, 402.667 --> 0.666667, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 288.75 --> 2.5, 342.9 --> 0.9, 190 --> 0, 284.25 --> 1.25, 0 --> 0, 3 --> 2.25, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3.33333 --> 2.33333, 1 --> 1, 0 --> 0, 1.66667 --> 1.66667, 0 --> 0 )
[LOG] Overall execution time: 0.20857 sec CPU time.
[LOG] Overall execution time: 1 sec real time.
Synthesis time: 0.39 sec (Real time) / 0.34 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.11 sec (Real time) / 0.11 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.15 sec (Real time) / 0.14 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 720 52 80 1 588
Raw AIGER output size: aag 860 28 80 1 747
=====================  driver_d8y.aag =====================
[LOG] Relation determinization time: 0.154974 sec CPU time.
[LOG] Relation determinization time: 0 sec real time.
[LOG] Final circuit size: 73 new AND gates.
[LOG] Size before ABC: 103 AND gates.
[LOG] Size after ABC: 51 AND gates.
[LOG] Time for optimizing with ABC: 0 seconds.
[LOG] Total time for all control signals: 0.133353/0 sec (0.005341/0 sec, 0.003587/0 sec, 0.004043/0 sec, 0.004484/0 sec, 0.003341/0 sec, 0.003273/0 sec, 0.003226/0 sec, 0.003305/0 sec, 0.003096/0 sec, 0.003089/0 sec, 0.003939/0 sec, 0.003994/0 sec, 0.003996/0 sec, 0.003632/0 sec, 0.003731/0 sec, 0.003606/0 sec, 0.003459/0 sec, 0.003641/0 sec, 0.003955/0 sec, 0.009298/0 sec, 0.005212/0 sec, 0.003671/0 sec, 0.005348/0 sec, 0.004343/0 sec, 0.002333/0 sec, 0.001579/0 sec, 0.001583/0 sec, 0.00203/0 sec, 0.001094/0 sec, 0.001121/0 sec, 0.00112/0 sec, 0.001064/0 sec, 0.001121/0 sec, 0.001164/0 sec, 0.001076/0 sec, 0.001132/0 sec, 0.001098/0 sec, 0.001069/0 sec, 0.001089/0 sec, 0.001101/0 sec, 0.001052/0 sec, 0.001101/0 sec, 0.001119/0 sec, 0.002913/0 sec, 0.002328/0 sec, 0.00158/0 sec, 0.002734/0 sec, 0.001142/0 sec )
[LOG] Nr of iterations: 69 (3, 2, 2, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 9, 8, 2, 5, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4, 7, 1, 4, 0 )
[LOG] Total clause computation time: 0.015654/0 sec (0.000526/0.000526 sec, 0.000297/0.000297 sec, 0.000359/0.000359 sec, 0.000368/0.000368 sec, 0.000209/0.000209 sec, 0.000299/0.000299 sec, 0.000289/0.000289 sec, 0.000311/0.000311 sec, 0.000271/0.000271 sec, 0.000231/0.000231 sec, 0.000561/0.000561 sec, 0.000671/0.000671 sec, 0.000655/0.000655 sec, 0.00065/0.00065 sec, 0.000654/0.000654 sec, 0.000605/0.000605 sec, 0.000575/0.000575 sec, 0.000479/0.000479 sec, 0.000605/0.000605 sec, 0.001425/0.001425 sec, 0.001054/0.001054 sec, 0.000278/0.000278 sec, 0.000892/0.000892 sec, 0.000952/0.000952 sec, 0.000387/0.000387 sec, 0/0 sec, 1e-06/1e-06 sec, 0.000398/0.000398 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.000527/0.000527 sec, 0.000453/0.000453 sec, 1e-06/1e-06 sec, 0.000671/0.000671 sec, 0/0 sec )
[LOG] Total clause minimization time: 0.015415/0 sec (0.001258/0.001258 sec, 0.000421/0.000421 sec, 0.000382/0.000382 sec, 0.000763/0.000763 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.004669/0.004669 sec, 0.000969/0.000969 sec, 0.00031/0.00031 sec, 0.001512/0.001512 sec, 0/0 sec, 0.000479/0.000479 sec, 0.000427/0.000427 sec, 0.000456/0.000456 sec, 0.000496/0.000496 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0/0 sec, 0.001273/0.001273 sec, 0.000666/0.000666 sec, 0.00045/0.00045 sec, 0.000884/0.000884 sec, 0/0 sec )
[LOG] Total clause size reduction: 7835 --> 80 (932 --> 7, 465 --> 0, 464 --> 0, 460 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 2216 --> 28, 1911 --> 7, 272 --> 0, 1084 --> 8, 0 --> 0, 3 --> 2, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 12 --> 11, 7 --> 7, 0 --> 0, 8 --> 8, 0 --> 0 )
[LOG] Average clause size reduction: 113.551 --> 1.15942 (310.667 --> 2.33333, 232.5 --> 0, 232 --> 0, 230 --> 0.5, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 246.222 --> 3.11111, 238.875 --> 0.875, 136 --> 0, 216.8 --> 1.6, 0 --> 0, 3 --> 2, 0 --> 0, 0 --> 0, 1 --> 1, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 0 --> 0, 3 --> 2.75, 1 --> 1, 0 --> 0, 2 --> 2, 0 --> 0 )
[LOG] Overall execution time: 0.158541 sec CPU time.
[LOG] Overall execution time: 0 sec real time.
Synthesis time: 0.33 sec (Real time) / 0.29 sec (User CPU time)
Timeout: 0
Crash or out-of-mem: 0
Realizability correct: 1 (realizable)
Output file OK: 1
BLIMC Model-checking time: 0.06 sec (Real time) / 0.06 sec (User CPU time)
BLIMC-Model-checking: 1
IC3 Model-checking time: 0.07 sec (Real time) / 0.07 sec (User CPU time)
IC3-Model-checking: 1
Raw AIGER input size: aag 536 40 56 1 440
Raw AIGER output size: aag 587 16 56 1 513
