simSeconds 0.06456961284799999
simTicks 64569832192.1765
finalTick 80559886570800.73
simFreq 999999000000.0
hostSeconds 255.91237848000003
hostTickRate 255533487.42895797
hostMemory 52603847.78277199
simInsts 109999910.547143
simOps 127613644.55754699
hostInstRate 435115.506825
hostOpRate 504696.65482199995
system.clk_domain.clock 999.999
system.cpu_clk_domain.clock 499.9995
system.cpu_voltage_domain.voltage 0.9999990000000001
system.l2.demandHits::switch_cpus.inst 1391284.266257
system.l2.demandHits::switch_cpus.data 576017.761123
system.l2.demandHits::total 1967302.02738
system.l2.overallHits::switch_cpus.inst 1391284.266257
system.l2.overallHits::switch_cpus.data 576017.761123
system.l2.overallHits::total 1967302.02738
system.l2.demandMisses::cpu.inst 3.8742290000000006
system.l2.demandMisses::cpu.data 3.415385
system.l2.demandMisses::switch_cpus.inst 83.977613
system.l2.demandMisses::switch_cpus.data 1668.000829
system.l2.demandMisses::total 1751.9784419999999
system.l2.overallMisses::cpu.inst 3.8742290000000006
system.l2.overallMisses::cpu.data 3.415385
system.l2.overallMisses::switch_cpus.inst 83.977613
system.l2.overallMisses::switch_cpus.data 1668.000829
system.l2.overallMisses::total 1751.9784419999999
system.l2.demandMissLatency::switch_cpus.inst 6721316.026
system.l2.demandMissLatency::switch_cpus.data 138225155.39499998
system.l2.demandMissLatency::total 144946471.421
system.l2.overallMissLatency::switch_cpus.inst 6721316.026
system.l2.overallMissLatency::switch_cpus.data 138225155.39499998
system.l2.overallMissLatency::total 144946471.421
system.l2.demandAccesses::cpu.inst 3.8742290000000006
system.l2.demandAccesses::cpu.data 3.415385
system.l2.demandAccesses::switch_cpus.inst 1391368.24387
system.l2.demandAccesses::switch_cpus.data 577685.761952
system.l2.demandAccesses::total 1969054.0058219999
system.l2.overallAccesses::cpu.inst 3.8742290000000006
system.l2.overallAccesses::cpu.data 3.415385
system.l2.overallAccesses::switch_cpus.inst 1391368.24387
system.l2.overallAccesses::switch_cpus.data 577685.761952
system.l2.overallAccesses::total 1969054.0058219999
system.l2.demandMissRate::cpu.inst 0.9999990000000001
system.l2.demandMissRate::cpu.data 0.9999990000000001
system.l2.demandMissRate::switch_cpus.inst 6.291936900000001e-05
system.l2.demandMissRate::switch_cpus.data 0.002637891948
system.l2.demandMissRate::total 0.0008104915699999998
system.l2.overallMissRate::cpu.inst 0.9999990000000001
system.l2.overallMissRate::cpu.data 0.9999990000000001
system.l2.overallMissRate::switch_cpus.inst 6.291936900000001e-05
system.l2.overallMissRate::switch_cpus.data 0.002637891948
system.l2.overallMissRate::total 0.0008104915699999998
system.l2.demandAvgMissLatency::switch_cpus.inst 81973.93852252643
system.l2.demandAvgMissLatency::switch_cpus.data 83281.2151212282
system.l2.demandAvgMissLatency::total 82956.11137220151
system.l2.overallAvgMissLatency::switch_cpus.inst 81973.93852252643
system.l2.overallAvgMissLatency::switch_cpus.data 83281.2151212282
system.l2.overallAvgMissLatency::total 82956.11137220151
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.writebacks::writebacks 145.558066
system.l2.writebacks::total 145.558066
system.l2.demandMshrMisses::switch_cpus.inst 83.977613
system.l2.demandMshrMisses::switch_cpus.data 1668.000829
system.l2.demandMshrMisses::total 1751.9784419999999
system.l2.overallMshrMisses::switch_cpus.inst 83.977613
system.l2.overallMshrMisses::switch_cpus.data 1668.000829
system.l2.overallMshrMisses::total 1751.9784419999999
system.l2.demandMshrMissLatency::switch_cpus.inst 5881539.896
system.l2.demandMshrMissLatency::switch_cpus.data 121545145.82955599
system.l2.demandMshrMissLatency::total 127426685.72555602
system.l2.overallMshrMissLatency::switch_cpus.inst 5881539.896
system.l2.overallMshrMissLatency::switch_cpus.data 121545145.82955599
system.l2.overallMshrMissLatency::total 127426685.72555602
system.l2.demandMshrMissRate::switch_cpus.inst 6.291936900000001e-05
system.l2.demandMshrMissRate::switch_cpus.data 0.002637891948
system.l2.demandMshrMissRate::total 0.0008104915699999998
system.l2.overallMshrMissRate::switch_cpus.inst 6.291936900000001e-05
system.l2.overallMshrMissRate::switch_cpus.data 0.002637891948
system.l2.overallMshrMissRate::total 0.0008104915699999998
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 71973.94852252644
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73281.22509419978
system.l2.demandAvgMshrMissLatency::total 72956.12134552708
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 71973.94852252644
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73281.22509419978
system.l2.overallAvgMshrMissLatency::total 72956.12134552708
system.l2.replacements 272.998712
system.l2.ReadCleanReq.hits::switch_cpus.inst 1391284.266257
system.l2.ReadCleanReq.hits::total 1391284.266257
system.l2.ReadCleanReq.misses::cpu.inst 3.8742290000000006
system.l2.ReadCleanReq.misses::switch_cpus.inst 83.977613
system.l2.ReadCleanReq.misses::total 83.977613
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 6721316.026
system.l2.ReadCleanReq.missLatency::total 6721316.026
system.l2.ReadCleanReq.accesses::cpu.inst 3.8742290000000006
system.l2.ReadCleanReq.accesses::switch_cpus.inst 1391368.24387
system.l2.ReadCleanReq.accesses::total 1391368.24387
system.l2.ReadCleanReq.missRate::cpu.inst 0.9999990000000001
system.l2.ReadCleanReq.missRate::switch_cpus.inst 6.291936900000001e-05
system.l2.ReadCleanReq.missRate::total 6.291936900000001e-05
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 81973.93852252643
system.l2.ReadCleanReq.avgMissLatency::total 81973.93852252643
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 83.977613
system.l2.ReadCleanReq.mshrMisses::total 83.977613
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 5881539.896
system.l2.ReadCleanReq.mshrMissLatency::total 5881539.896
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 6.291936900000001e-05
system.l2.ReadCleanReq.mshrMissRate::total 6.291936900000001e-05
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 71973.94852252644
system.l2.ReadCleanReq.avgMshrMissLatency::total 71973.94852252644
system.l2.ReadExReq.hits::switch_cpus.data 51996.575692
system.l2.ReadExReq.hits::total 51996.575692
system.l2.ReadExReq.misses::switch_cpus.data 583.858592
system.l2.ReadExReq.misses::total 583.858592
system.l2.ReadExReq.missLatency::switch_cpus.data 45657527.1205
system.l2.ReadExReq.missLatency::total 45657527.1205
system.l2.ReadExReq.accesses::switch_cpus.data 52580.434284
system.l2.ReadExReq.accesses::total 52580.434284
system.l2.ReadExReq.missRate::switch_cpus.data 0.008688673109999998
system.l2.ReadExReq.missRate::total 0.008688673109999998
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 78589.8790484398
system.l2.ReadExReq.avgMissLatency::total 78589.8790484398
system.l2.ReadExReq.mshrMisses::switch_cpus.data 583.858592
system.l2.ReadExReq.mshrMisses::total 583.858592
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 39818939.925056
system.l2.ReadExReq.mshrMissLatency::total 39818939.925056
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.008688673109999998
system.l2.ReadExReq.mshrMissRate::total 0.008688673109999998
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 68589.88901892568
system.l2.ReadExReq.avgMshrMissLatency::total 68589.88901892568
system.l2.ReadSharedReq.hits::switch_cpus.data 524021.1854310001
system.l2.ReadSharedReq.hits::total 524021.1854310001
system.l2.ReadSharedReq.misses::cpu.data 3.176376
system.l2.ReadSharedReq.misses::switch_cpus.data 1084.1422369999998
system.l2.ReadSharedReq.misses::total 1084.1422369999998
system.l2.ReadSharedReq.missLatency::switch_cpus.data 92567628.2745
system.l2.ReadSharedReq.missLatency::total 92567628.2745
system.l2.ReadSharedReq.accesses::cpu.data 3.176376
system.l2.ReadSharedReq.accesses::switch_cpus.data 525105.327668
system.l2.ReadSharedReq.accesses::total 525105.327668
system.l2.ReadSharedReq.missRate::cpu.data 0.9999990000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.0019187914420000002
system.l2.ReadSharedReq.missRate::total 0.0019187914420000002
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 86214.6902010141
system.l2.ReadSharedReq.avgMissLatency::total 86214.6902010141
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 1084.1422369999998
system.l2.ReadSharedReq.mshrMisses::total 1084.1422369999998
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 81726205.90450001
system.l2.ReadSharedReq.mshrMissLatency::total 81726205.90450001
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.0019187914420000002
system.l2.ReadSharedReq.mshrMissRate::total 0.0019187914420000002
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 76214.7002010141
system.l2.ReadSharedReq.avgMshrMissLatency::total 76214.7002010141
system.l2.UpgradeReq.hits::switch_cpus.data 8.087672
system.l2.UpgradeReq.hits::total 8.087672
system.l2.UpgradeReq.accesses::switch_cpus.data 8.087672
system.l2.UpgradeReq.accesses::total 8.087672
system.l2.WritebackClean.hits::writebacks 1391365.9502690001
system.l2.WritebackClean.hits::total 1391365.9502690001
system.l2.WritebackClean.accesses::writebacks 1391365.9502690001
system.l2.WritebackClean.accesses::total 1391365.9502690001
system.l2.WritebackDirty.hits::writebacks 158326.33651499997
system.l2.WritebackDirty.hits::total 158326.33651499997
system.l2.WritebackDirty.accesses::writebacks 158326.33651499997
system.l2.WritebackDirty.accesses::total 158326.33651499997
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 64569832192.1765
system.l2.tags.tagsInUse 5261.191242681225
system.l2.tags.totalRefs 4333464.806794
system.l2.tags.sampledRefs 6203.636854
system.l2.tags.avgRefs 751.8438608077399
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 3.873295686824
system.l2.tags.occupancies::cpu.data 3.412467060176
system.l2.tags.occupancies::switch_cpus.inst 1802.359967672121
system.l2.tags.occupancies::switch_cpus.data 3403.0114017196215
system.l2.tags.avgOccs::cpu.inst 0.00011822188599999999
system.l2.tags.avgOccs::cpu.data 0.00010410547299999999
system.l2.tags.avgOccs::switch_cpus.inst 0.055003498767
system.l2.tags.avgOccs::switch_cpus.data 0.10385158968599999
system.l2.tags.avgOccs::total 0.16055902699
system.l2.tags.occupanciesTaskId::1024 5928.266886
system.l2.tags.ageTaskId_1024::0 0.175739
system.l2.tags.ageTaskId_1024::1 1.3196389999999998
system.l2.tags.ageTaskId_1024::2 13.396488999999999
system.l2.tags.ageTaskId_1024::3 208.25676699999994
system.l2.tags.ratioOccsTaskId::1024 0.180916235136
system.l2.tags.tagAccesses 31508257.906387996
system.l2.tags.dataAccesses 31508257.906387996
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 64569832192.1765
system.mem_ctrls.avgPriority_writebacks::samples 145.558066
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 83.977613
system.mem_ctrls.avgPriority_switch_cpus.data::samples 1667.9249129999998
system.mem_ctrls.priorityMinLatency 1.874998125e-08
system.mem_ctrls.priorityMaxLatency 0.00010807061976500001
system.mem_ctrls.numReadWriteTurnArounds 8.462226000000001
system.mem_ctrls.numWriteReadTurnArounds 8.462226000000001
system.mem_ctrls.numStayReadState 20218.453939000003
system.mem_ctrls.numStayWriteState 137.196034
system.mem_ctrls.readReqs 1751.9784419999999
system.mem_ctrls.writeReqs 145.558066
system.mem_ctrls.readBursts 1751.9784419999999
system.mem_ctrls.writeBursts 145.558066
system.mem_ctrls.servicedByWrQ 0.075916
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.01728932
system.mem_ctrls.avgWrQLen 0.15673998
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 1751.9784419999999
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 145.558066
system.mem_ctrls.rdQLenPdf::0 1463.553376
system.mem_ctrls.rdQLenPdf::1 201.63118000000003
system.mem_ctrls.rdQLenPdf::2 65.574209
system.mem_ctrls.rdQLenPdf::3 20.648107
system.mem_ctrls.rdQLenPdf::4 0.495654
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.0
system.mem_ctrls.wrQLenPdf::1 0.0
system.mem_ctrls.wrQLenPdf::2 0.0
system.mem_ctrls.wrQLenPdf::3 0.0
system.mem_ctrls.wrQLenPdf::4 0.00524
system.mem_ctrls.wrQLenPdf::5 0.00524
system.mem_ctrls.wrQLenPdf::6 0.00524
system.mem_ctrls.wrQLenPdf::7 0.00524
system.mem_ctrls.wrQLenPdf::8 0.00524
system.mem_ctrls.wrQLenPdf::9 0.00524
system.mem_ctrls.wrQLenPdf::10 0.00524
system.mem_ctrls.wrQLenPdf::11 0.00524
system.mem_ctrls.wrQLenPdf::12 0.00524
system.mem_ctrls.wrQLenPdf::13 0.00524
system.mem_ctrls.wrQLenPdf::14 0.00524
system.mem_ctrls.wrQLenPdf::15 4.402538
system.mem_ctrls.wrQLenPdf::16 4.443818
system.mem_ctrls.wrQLenPdf::17 7.34191
system.mem_ctrls.wrQLenPdf::18 8.154356
system.mem_ctrls.wrQLenPdf::19 8.422992
system.mem_ctrls.wrQLenPdf::20 8.521526
system.mem_ctrls.wrQLenPdf::21 8.569452
system.mem_ctrls.wrQLenPdf::22 8.695462
system.mem_ctrls.wrQLenPdf::23 8.650604
system.mem_ctrls.wrQLenPdf::24 8.665302
system.mem_ctrls.wrQLenPdf::25 8.735973999999999
system.mem_ctrls.wrQLenPdf::26 8.778278
system.mem_ctrls.wrQLenPdf::27 8.755148
system.mem_ctrls.wrQLenPdf::28 8.72818
system.mem_ctrls.wrQLenPdf::29 8.972414
system.mem_ctrls.wrQLenPdf::30 8.598462
system.mem_ctrls.wrQLenPdf::31 8.573668
system.mem_ctrls.wrQLenPdf::32 8.481396
system.mem_ctrls.wrQLenPdf::33 0.007668
system.mem_ctrls.wrQLenPdf::34 0.001278
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 4.858624
system.mem_ctrls.bytesReadSys 112126.62028799999
system.mem_ctrls.bytesWrittenSys 9315.716224
system.mem_ctrls.avgRdBWSys 1650489.4342239015
system.mem_ctrls.avgWrBWSys 121200.22822069263
system.mem_ctrls.totGap 64446331804.684494
system.mem_ctrls.avgGap 48841145.42708687
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 5374.567232
system.mem_ctrls.requestorReadBytes::switch_cpus.data 106747.19443199999
system.mem_ctrls.requestorReadRate::switch_cpus.inst 84206.05718315266
system.mem_ctrls.requestorReadRate::switch_cpus.data 1566226.908772854
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 83.977613
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 1668.000829
system.mem_ctrls.requestorWriteAccesses::writebacks 145.558066
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 2428059.8137499997
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 52852533.106000006
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 30840.19117334
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 32084.947823389997
system.mem_ctrls.requestorWriteAvgLat::writebacks 655545.1496967
system.mem_ctrls.dram.bytesRead::cpu.inst 247.95065600000004
system.mem_ctrls.dram.bytesRead::cpu.data 218.58464
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 5374.567232
system.mem_ctrls.dram.bytesRead::switch_cpus.data 106752.053056
system.mem_ctrls.dram.bytesRead::total 112126.62028799999
system.mem_ctrls.dram.bytesInstRead::cpu.inst 247.95065600000004
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 5374.567232
system.mem_ctrls.dram.bytesInstRead::total 5374.567232
system.mem_ctrls.dram.bytesWritten::writebacks 9315.716224
system.mem_ctrls.dram.bytesWritten::total 9315.716224
system.mem_ctrls.dram.numReads::cpu.inst 3.8742290000000006
system.mem_ctrls.dram.numReads::cpu.data 3.415385
system.mem_ctrls.dram.numReads::switch_cpus.inst 83.977613
system.mem_ctrls.dram.numReads::switch_cpus.data 1668.000829
system.mem_ctrls.dram.numReads::total 1751.9784419999999
system.mem_ctrls.dram.numWrites::writebacks 145.558066
system.mem_ctrls.dram.numWrites::total 145.558066
system.mem_ctrls.dram.bwRead::cpu.inst 37458.459287
system.mem_ctrls.dram.bwRead::cpu.data 32813.291445
system.mem_ctrls.dram.bwRead::switch_cpus.inst 84206.171247
system.mem_ctrls.dram.bwRead::switch_cpus.data 1566283.4120800002
system.mem_ctrls.dram.bwRead::total 1650489.470469
system.mem_ctrls.dram.bwInstRead::cpu.inst 37458.459287
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 84206.171247
system.mem_ctrls.dram.bwInstRead::total 84206.171247
system.mem_ctrls.dram.bwWrite::writebacks 121200.228394
system.mem_ctrls.dram.bwWrite::total 121200.228394
system.mem_ctrls.dram.bwTotal::writebacks 121200.228394
system.mem_ctrls.dram.bwTotal::cpu.inst 37458.459287
system.mem_ctrls.dram.bwTotal::cpu.data 32813.291445
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 84206.171247
system.mem_ctrls.dram.bwTotal::switch_cpus.data 1566283.4120800002
system.mem_ctrls.dram.bwTotal::total 1771689.7001409999
system.mem_ctrls.dram.readBursts 1751.902526
system.mem_ctrls.dram.writeBursts 145.483172
system.mem_ctrls.dram.perBankRdBursts::0 96.34185
system.mem_ctrls.dram.perBankRdBursts::1 82.828881
system.mem_ctrls.dram.perBankRdBursts::2 85.66079399999998
system.mem_ctrls.dram.perBankRdBursts::3 94.60801500000001
system.mem_ctrls.dram.perBankRdBursts::4 104.48754500000001
system.mem_ctrls.dram.perBankRdBursts::5 89.80784200000001
system.mem_ctrls.dram.perBankRdBursts::6 104.231752
system.mem_ctrls.dram.perBankRdBursts::7 130.54457099999996
system.mem_ctrls.dram.perBankRdBursts::8 141.455084
system.mem_ctrls.dram.perBankRdBursts::9 149.402548
system.mem_ctrls.dram.perBankRdBursts::10 84.03702900000002
system.mem_ctrls.dram.perBankRdBursts::11 88.027793
system.mem_ctrls.dram.perBankRdBursts::12 108.78861800000001
system.mem_ctrls.dram.perBankRdBursts::13 72.673046
system.mem_ctrls.dram.perBankRdBursts::14 169.16344300000003
system.mem_ctrls.dram.perBankRdBursts::15 149.843715
system.mem_ctrls.dram.perBankWrBursts::0 9.487838
system.mem_ctrls.dram.perBankWrBursts::1 9.570786
system.mem_ctrls.dram.perBankWrBursts::2 8.461962
system.mem_ctrls.dram.perBankWrBursts::3 8.353582
system.mem_ctrls.dram.perBankWrBursts::4 8.673868
system.mem_ctrls.dram.perBankWrBursts::5 9.206556
system.mem_ctrls.dram.perBankWrBursts::6 9.153004
system.mem_ctrls.dram.perBankWrBursts::7 8.98366
system.mem_ctrls.dram.perBankWrBursts::8 10.439219999999999
system.mem_ctrls.dram.perBankWrBursts::9 9.558258
system.mem_ctrls.dram.perBankWrBursts::10 9.266488
system.mem_ctrls.dram.perBankWrBursts::11 7.639154
system.mem_ctrls.dram.perBankWrBursts::12 9.272878
system.mem_ctrls.dram.perBankWrBursts::13 8.598578
system.mem_ctrls.dram.perBankWrBursts::14 9.127058
system.mem_ctrls.dram.perBankWrBursts::15 9.690282
system.mem_ctrls.dram.totQLat 22432420.557249997
system.mem_ctrls.dram.totBusLat 8759512.629999999
system.mem_ctrls.dram.totMemAccLat 55280592.91975
system.mem_ctrls.dram.avgQLat 13014.83699873
system.mem_ctrls.dram.avgBusLat 4999.995
system.mem_ctrls.dram.avgMemAccLat 31764.818248730004
system.mem_ctrls.dram.readRowHits 739.678817
system.mem_ctrls.dram.writeRowHits 66.18949
system.mem_ctrls.dram.readRowHitRate 36.48160362
system.mem_ctrls.dram.writeRowHitRate 0.23071969999999997
system.mem_ctrls.dram.bytesPerActivate::samples 1091.642902
system.mem_ctrls.dram.bytesPerActivate::mean 107.077113454399
system.mem_ctrls.dram.bytesPerActivate::gmean 80.00595940749898
system.mem_ctrls.dram.bytesPerActivate::stdev 136.276292775872
system.mem_ctrls.dram.bytesPerActivate::0-127 825.2081709999999
system.mem_ctrls.dram.bytesPerActivate::128-255 169.54526800000005
system.mem_ctrls.dram.bytesPerActivate::256-383 33.71089799999999
system.mem_ctrls.dram.bytesPerActivate::384-511 13.461376999999999
system.mem_ctrls.dram.bytesPerActivate::512-639 6.889458000000001
system.mem_ctrls.dram.bytesPerActivate::640-767 22.048344999999998
system.mem_ctrls.dram.bytesPerActivate::768-895 4.405593
system.mem_ctrls.dram.bytesPerActivate::896-1023 9.7613
system.mem_ctrls.dram.bytesPerActivate::1024-1151 23.121727999999997
system.mem_ctrls.dram.bytesPerActivate::total 1091.642902
system.mem_ctrls.dram.dramBytesRead 112121.761664
system.mem_ctrls.dram.dramBytesWritten 9310.923008
system.mem_ctrls.dram.avgRdBW 1.6504329983190003
system.mem_ctrls.dram.avgWrBW 0.121147469818
system.mem_ctrls.dram.peakBW 12799.987199999998
system.mem_ctrls.dram.busUtil 0.01400413
system.mem_ctrls.dram.busUtilRead 0.01304561
system.mem_ctrls.dram.busUtilWrite 0.00094574
system.mem_ctrls.dram.pageHitRate 36.45295988
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 64569832192.1765
system.mem_ctrls.dram.rank0.actEnergy 3375718.4865599996
system.mem_ctrls.dram.rank0.preEnergy 1794733.1267249999
system.mem_ctrls.dram.rank0.readEnergy 5629970.324999998
system.mem_ctrls.dram.rank0.writeEnergy 375272.35632
system.mem_ctrls.dram.rank0.refreshEnergy 5096904022.4076
system.mem_ctrls.dram.rank0.actBackEnergy 1552788381.8862
system.mem_ctrls.dram.rank0.preBackEnergy 23487204377.07216
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 30148072475.660564
system.mem_ctrls.dram.rank0.averagePower 466.8285971429439
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 61045973447.585495
system.mem_ctrls.dram.rank0.pwrStateTime::REF 2156050770.8999996
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 1367807973.691
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 4417715.68518
system.mem_ctrls.dram.rank1.preEnergy 2348051.686365
system.mem_ctrls.dram.rank1.readEnergy 6878613.71064
system.mem_ctrls.dram.rank1.writeEnergy 384149.80152
system.mem_ctrls.dram.rank1.refreshEnergy 5096904022.4076
system.mem_ctrls.dram.rank1.actBackEnergy 1775792781.4965
system.mem_ctrls.dram.rank1.preBackEnergy 23299411198.45296
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 30186136533.240765
system.mem_ctrls.dram.rank1.averagePower 467.45787211014397
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 60555109338.43975
system.mem_ctrls.dram.rank1.pwrStateTime::REF 2156050770.8999996
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 1858672082.8367498
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 64569832192.1765
system.membus.transDist::ReadResp 1168.11985
system.membus.transDist::WritebackDirty 145.558066
system.membus.transDist::CleanEvict 126.48328
system.membus.transDist::ReadExReq 583.858592
system.membus.transDist::ReadExResp 583.858592
system.membus.transDist::ReadSharedReq 1168.11985
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 3872.2115019999997
system.membus.pktCount::total 3872.2115019999997
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 121442.336512
system.membus.pktSize::total 121442.336512
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 1848.1917139999998
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 1848.1917139999998
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 1848.1917139999998
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 64569832192.1765
system.membus.reqLayer0.occupancy 3165258.5429999996
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 9424065.453499999
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 2120.23306
system.membus.snoop_filter.hitSingleRequests 272.041346
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 129139664.38563101
system.switch_cpus.cpi 1.2904353711949998
system.switch_cpus.ipc 0.77612085169
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 123086120.20553899
system.switch_cpus.nonSpecInstsAdded 260.507216
system.switch_cpus.instsIssued 122169456.843355
system.switch_cpus.squashedInstsIssued 1129.510481
system.switch_cpus.squashedInstsExamined 7069912.462362999
system.switch_cpus.squashedOperandsExamined 2783649.1454
system.switch_cpus.squashedNonSpecRemoved 143.22279999999998
system.switch_cpus.numIssuedDist::samples 124214584.387395
system.switch_cpus.numIssuedDist::mean 0.9845412103579999
system.switch_cpus.numIssuedDist::stdev 1.128619434137
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 56981428.14413799
system.switch_cpus.numIssuedDist::1 30712722.772517003
system.switch_cpus.numIssuedDist::2 21908207.393234998
system.switch_cpus.numIssuedDist::3 11560806.973137999
system.switch_cpus.numIssuedDist::4 2466680.1082319994
system.switch_cpus.numIssuedDist::5 465432.31772700005
system.switch_cpus.numIssuedDist::6 83237.893345
system.switch_cpus.numIssuedDist::7 23961.297183000002
system.switch_cpus.numIssuedDist::8 12107.48788
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 7.999992000000001
system.switch_cpus.numIssuedDist::total 124214584.387395
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 1209.2739259999998
system.switch_cpus.statFuBusy::MemWrite 407.30288200000007
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 153.745281
system.switch_cpus.statIssuedInstType_0::IntAlu 74641072.43981399
system.switch_cpus.statIssuedInstType_0::IntMult 248893.69693200002
system.switch_cpus.statIssuedInstType_0::IntDiv 2013.8229279999998
system.switch_cpus.statIssuedInstType_0::FloatAdd 2594.4841340000003
system.switch_cpus.statIssuedInstType_0::FloatCmp 10524.694718000002
system.switch_cpus.statIssuedInstType_0::FloatCvt 9805.453355
system.switch_cpus.statIssuedInstType_0::FloatMult 5099.9532469999995
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 9.427649999999998
system.switch_cpus.statIssuedInstType_0::FloatDiv 1194.3049560000002
system.switch_cpus.statIssuedInstType_0::FloatMisc 13477.501833
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 1612.5618339999999
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 56417.13062800001
system.switch_cpus.statIssuedInstType_0::SimdCmp 111274.220229
system.switch_cpus.statIssuedInstType_0::SimdCvt 1378.585002
system.switch_cpus.statIssuedInstType_0::SimdMisc 87771.969243
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 50.024334
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 27750965.133927003
system.switch_cpus.statIssuedInstType_0::MemWrite 19225147.693309996
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 122169456.843355
system.switch_cpus.issueRate 0.947229618497
system.switch_cpus.fuBusy 1616.576808
system.switch_cpus.fuBusyRate 1.2959725e-05
system.switch_cpus.intInstQueueReads 366684884.08149
system.switch_cpus.intInstQueueWrites 129136004.363629
system.switch_cpus.intInstQueueWakeupAccesses 120024729.66235697
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 1871361.322621
system.switch_cpus.vecInstQueueWrites 1020288.8242690001
system.switch_cpus.vecInstQueueWakeupAccesses 911680.762205
system.switch_cpus.intAluAccesses 121235239.838556
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 935679.8363259998
system.switch_cpus.numSquashedInsts 733721.425229
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 1081626.855912
system.switch_cpus.idleCycles 4925079.998236
system.switch_cpus.MemDepUnit__0.insertedLoads 27862282.130697995
system.switch_cpus.MemDepUnit__0.insertedStores 19414586.855692
system.switch_cpus.MemDepUnit__0.conflictingLoads 1101383.603531
system.switch_cpus.MemDepUnit__0.conflictingStores 281.906531
system.switch_cpus.MemDepUnit__0.MDPLookups 3014115.4841349996
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 24848166.646563
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 556200.0226050001
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 460167.16007600003
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 1458350.5931319997
system.switch_cpus.branchPred.lookups_0::CallDirect 704770.700388
system.switch_cpus.branchPred.lookups_0::CallIndirect 832988.345661
system.switch_cpus.branchPred.lookups_0::DirectCond 14334631.673173
system.switch_cpus.branchPred.lookups_0::DirectUncond 2352878.3555570003
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 617190.7260109999
system.switch_cpus.branchPred.lookups_0::total 20300810.393921997
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 84357.116999
system.switch_cpus.branchPred.squashes_0::CallDirect 99645.35382
system.switch_cpus.branchPred.squashes_0::CallIndirect 64119.411265
system.switch_cpus.branchPred.squashes_0::DirectCond 1039587.175722
system.switch_cpus.branchPred.squashes_0::DirectUncond 133528.84177600002
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 20781.305540999994
system.switch_cpus.branchPred.squashes_0::total 1442019.205123
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 375.44513800000004
system.switch_cpus.branchPred.corrected_0::CallDirect 33542.092798
system.switch_cpus.branchPred.corrected_0::CallIndirect 178692.83070299999
system.switch_cpus.branchPred.corrected_0::DirectCond 417627.90452399995
system.switch_cpus.branchPred.corrected_0::DirectUncond 41262.030607
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 69391.10631999999
system.switch_cpus.branchPred.corrected_0::total 740891.4100899998
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 1373993.481757
system.switch_cpus.branchPred.committed_0::CallDirect 605125.3645889999
system.switch_cpus.branchPred.committed_0::CallIndirect 768868.94002
system.switch_cpus.branchPred.committed_0::DirectCond 13295043.068257997
system.switch_cpus.branchPred.committed_0::DirectUncond 2219349.513397
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 596409.535884
system.switch_cpus.branchPred.committed_0::total 18858789.903905
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 0.046008
system.switch_cpus.branchPred.mispredicted_0::CallDirect 23427.898475
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 177924.551494
system.switch_cpus.branchPred.mispredicted_0::DirectCond 390728.604978
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 32857.601758
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 69335.20122500001
system.switch_cpus.branchPred.mispredicted_0::total 694273.903938
system.switch_cpus.branchPred.targetProvider_0::NoTarget 7660247.767363001
system.switch_cpus.branchPred.targetProvider_0::BTB 9825422.637617001
system.switch_cpus.branchPred.targetProvider_0::RAS 1458350.5931319997
system.switch_cpus.branchPred.targetProvider_0::Indirect 1356789.3958100001
system.switch_cpus.branchPred.targetProvider_0::total 20300810.393921997
system.switch_cpus.branchPred.targetWrong_0::NoBranch 413318.92444900004
system.switch_cpus.branchPred.targetWrong_0::Return 110109.18515100001
system.switch_cpus.branchPred.targetWrong_0::CallDirect 375.44513800000004
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 217087.85535199998
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 740891.4100899998
system.switch_cpus.branchPred.condPredicted 14334631.673173
system.switch_cpus.branchPred.condPredictedTaken 7167283.42656
system.switch_cpus.branchPred.condIncorrect 740891.4100899998
system.switch_cpus.branchPred.predTakenBTBMiss 218579.93674399995
system.switch_cpus.branchPred.NotTakenMispredicted 630782.2249390001
system.switch_cpus.branchPred.TakenMispredicted 110109.18515100001
system.switch_cpus.branchPred.BTBLookups 20300810.393921997
system.switch_cpus.branchPred.BTBUpdates 382322.84277800005
system.switch_cpus.branchPred.BTBHits 12373169.422570998
system.switch_cpus.branchPred.BTBHitRatio 0.6093097242340001
system.switch_cpus.branchPred.BTBMispredicted 235273.238634
system.switch_cpus.branchPred.indirectLookups 1450179.071672
system.switch_cpus.branchPred.indirectHits 1356789.3958100001
system.switch_cpus.branchPred.indirectMisses 93389.675862
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 1458350.5931319997
system.switch_cpus.branchPred.btb.lookups::CallDirect 704770.700388
system.switch_cpus.branchPred.btb.lookups::CallIndirect 832988.345661
system.switch_cpus.branchPred.btb.lookups::DirectCond 14334631.673173
system.switch_cpus.branchPred.btb.lookups::DirectUncond 2352878.3555570003
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 617190.7260109999
system.switch_cpus.branchPred.btb.lookups::total 20300810.393921997
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 1458350.5931319997
system.switch_cpus.branchPred.btb.misses::CallDirect 38251.702429
system.switch_cpus.branchPred.btb.misses::CallIndirect 832988.345661
system.switch_cpus.branchPred.btb.misses::DirectCond 4934951.377121001
system.switch_cpus.branchPred.btb.misses::DirectUncond 45908.22699699999
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 617190.7260109999
system.switch_cpus.branchPred.btb.misses::total 7927640.971351
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 33542.092798
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 307518.719373
system.switch_cpus.branchPred.btb.updates::DirectUncond 41262.030607
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 382322.84277800005
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 33542.092798
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 307518.719373
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 41262.030607
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 382322.84277800005
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 64569832192.1765
system.switch_cpus.branchPred.indirectBranchPred.lookups 1450179.071672
system.switch_cpus.branchPred.indirectBranchPred.hits 1356789.3958100001
system.switch_cpus.branchPred.indirectBranchPred.misses 93389.675862
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 248083.93702300003
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 1698263.008695
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 1622116.1630479998
system.switch_cpus.branchPred.ras.pops 1622115.358217
system.switch_cpus.branchPred.ras.squashes 248121.88208399998
system.switch_cpus.branchPred.ras.used 1373993.481757
system.switch_cpus.branchPred.ras.correct 1373993.4357490002
system.switch_cpus.branchPred.ras.incorrect 0.046008
system.switch_cpus.commit.commitSquashedInsts 7076087.754367
system.switch_cpus.commit.commitNonSpecStalls 117.284416
system.switch_cpus.commit.branchMispredicts 666152.6934480001
system.switch_cpus.commit.numCommittedDist::samples 121506954.766635
system.switch_cpus.commit.numCommittedDist::mean 0.956508688026
system.switch_cpus.commit.numCommittedDist::stdev 1.125287204967
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 59507016.739369996
system.switch_cpus.commit.numCommittedDist::1 28207398.604206998
system.switch_cpus.commit.numCommittedDist::2 13493588.209025
system.switch_cpus.commit.numCommittedDist::3 20298951.214033
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 2.9999969999999996
system.switch_cpus.commit.numCommittedDist::total 121506954.766635
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 58.487570000000005
system.switch_cpus.commit.functionCalls 1373994.304609
system.switch_cpus.commit.committedInstType_0::No_OpClass 77.918282
system.switch_cpus.commit.committedInstType_0::IntAlu 71383447.61482
system.switch_cpus.commit.committedInstType_0::IntMult 223975.74567299994
system.switch_cpus.commit.committedInstType_0::IntDiv 1985.095825
system.switch_cpus.commit.committedInstType_0::FloatAdd 2587.868085
system.switch_cpus.commit.committedInstType_0::FloatCmp 10148.547028999998
system.switch_cpus.commit.committedInstType_0::FloatCvt 9720.565213
system.switch_cpus.commit.committedInstType_0::FloatMult 3957.4468210000005
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 9.427649999999998
system.switch_cpus.commit.committedInstType_0::FloatDiv 995.3403600000001
system.switch_cpus.commit.committedInstType_0::FloatMisc 12604.845324
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 1612.5618339999999
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 54248.769068
system.switch_cpus.commit.committedInstType_0::SimdCmp 104229.468322
system.switch_cpus.commit.committedInstType_0::SimdCvt 1377.8925179999999
system.switch_cpus.commit.committedInstType_0::SimdMisc 85761.42683499999
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 50.01411
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 26301601.500311002
system.switch_cpus.commit.committedInstType_0::MemWrite 17893036.616276
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 116091428.664356
system.switch_cpus.commit.commitEligibleSamples 20298951.214033
system.switch_cpus.commit.memOrderViolationEvents 0.01278
system.switch_cpus.commit.PNDLoadViolations 18064.454637000003
system.switch_cpus.commitStats0.numInsts 100074862.34864
system.switch_cpus.commitStats0.numOps 116091428.664356
system.switch_cpus.commitStats0.numInstsNotNOP 99999900.59049101
system.switch_cpus.commitStats0.numOpsNotNOP 116016466.90620701
system.switch_cpus.commitStats0.cpi 1.2904353711949998
system.switch_cpus.commitStats0.ipc 0.77612085169
system.switch_cpus.commitStats0.numMemRefs 44194638.11658699
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 106275002.04448698
system.switch_cpus.commitStats0.numLoadInsts 26301601.500311002
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 17892978.128706
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 862343.340489
system.switch_cpus.commitStats0.committedInstType::No_OpClass 77.918282
system.switch_cpus.commitStats0.committedInstType::IntAlu 71383447.61482
system.switch_cpus.commitStats0.committedInstType::IntMult 223975.74567299994
system.switch_cpus.commitStats0.committedInstType::IntDiv 1985.095825
system.switch_cpus.commitStats0.committedInstType::FloatAdd 2587.868085
system.switch_cpus.commitStats0.committedInstType::FloatCmp 10148.547028999998
system.switch_cpus.commitStats0.committedInstType::FloatCvt 9720.565213
system.switch_cpus.commitStats0.committedInstType::FloatMult 3957.4468210000005
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 9.427649999999998
system.switch_cpus.commitStats0.committedInstType::FloatDiv 995.3403600000001
system.switch_cpus.commitStats0.committedInstType::FloatMisc 12604.845324
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 1612.5618339999999
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 54248.769068
system.switch_cpus.commitStats0.committedInstType::SimdCmp 104229.468322
system.switch_cpus.commitStats0.committedInstType::SimdCvt 1377.8925179999999
system.switch_cpus.commitStats0.committedInstType::SimdMisc 85761.42683499999
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 50.01411
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 26301601.500311002
system.switch_cpus.commitStats0.committedInstType::MemWrite 17893036.616276
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 116091428.664356
system.switch_cpus.commitStats0.committedControl::IsControl 18858789.845112
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16119517.88694
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 2739271.9581720005
system.switch_cpus.commitStats0.committedControl::IsCondControl 13295043.008954
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5563746.836158
system.switch_cpus.commitStats0.committedControl::IsCall 1373994.304609
system.switch_cpus.commitStats0.committedControl::IsReturn 1373993.482268
system.switch_cpus.decode.idleCycles 61352797.328569
system.switch_cpus.decode.blockedCycles 3237417.4255779996
system.switch_cpus.decode.runCycles 58505253.20577901
system.switch_cpus.decode.unblockCycles 421434.46184099995
system.switch_cpus.decode.squashCycles 697681.965628
system.switch_cpus.decode.branchResolved 9809049.366569
system.switch_cpus.decode.branchMispred 76919.307168
system.switch_cpus.decode.decodedInsts 125300834.97028498
system.switch_cpus.decode.squashedInsts 56832.713923
system.switch_cpus.executeStats0.numInsts 121435736.66084298
system.switch_cpus.executeStats0.numNop 77336.42120199998
system.switch_cpus.executeStats0.numBranches 19348811.393147
system.switch_cpus.executeStats0.numLoadInsts 27587252.887515005
system.switch_cpus.executeStats0.numStoreInsts 18968120.168697
system.switch_cpus.executeStats0.instRate 0.9415603342759999
system.switch_cpus.executeStats0.numCCRegReads 29153615.42595
system.switch_cpus.executeStats0.numCCRegWrites 28837040.316970002
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 129021043.29224098
system.switch_cpus.executeStats0.numIntRegWrites 79355795.222377
system.switch_cpus.executeStats0.numMemRefs 46555373.05621199
system.switch_cpus.executeStats0.numMiscRegReads 14810074.704766996
system.switch_cpus.executeStats0.numMiscRegWrites 25408.392155
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 324493.584569
system.switch_cpus.executeStats0.numVecPredRegWrites 111182.025844
system.switch_cpus.executeStats0.numVecRegReads 586245.0045
system.switch_cpus.executeStats0.numVecRegWrites 382033.54175200005
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 12640562.626558999
system.switch_cpus.fetch.cycles 60224473.722426996
system.switch_cpus.fetch.squashCycles 1544972.1780659996
system.switch_cpus.fetch.cacheLines 37150727.015053
system.switch_cpus.fetch.icacheSquashes 417267.375344
system.switch_cpus.fetch.nisnDist::samples 124214584.387395
system.switch_cpus.fetch.nisnDist::mean 1.017392667098
system.switch_cpus.fetch.nisnDist::stdev 1.230875839711
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 64204762.100473
system.switch_cpus.fetch.nisnDist::1 22645143.160901003
system.switch_cpus.fetch.nisnDist::2 8475338.252132
system.switch_cpus.fetch.nisnDist::3 28889340.873889
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 2.9999969999999996
system.switch_cpus.fetch.nisnDist::total 124214584.387395
system.switch_cpus.fetchStats0.numInsts 108298523.69949101
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.8394840082780001
system.switch_cpus.fetchStats0.numBranches 20300810.393921997
system.switch_cpus.fetchStats0.branchRate 0.15734619233000002
system.switch_cpus.fetchStats0.icacheStallCycles 63217065.911584996
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 697681.965628
system.switch_cpus.iew.blockCycles 2011000.642423
system.switch_cpus.iew.unblockCycles 183967.801808
system.switch_cpus.iew.dispatchedInsts 123163717.13395701
system.switch_cpus.iew.dispSquashedInsts 162530.299909
system.switch_cpus.iew.dispLoadInsts 27862282.130697995
system.switch_cpus.iew.dispStoreInsts 19414586.855692
system.switch_cpus.iew.dispNonSpecInsts 260.507216
system.switch_cpus.iew.iqFullEvents 80.407245
system.switch_cpus.iew.lsqFullEvents 179694.296849
system.switch_cpus.iew.predictedTakenIncorrect 337755.0907429999
system.switch_cpus.iew.predictedNotTakenIncorrect 365671.9064539999
system.switch_cpus.iew.branchMispredicts 703426.997197
system.switch_cpus.iew.instsToCommit 121050410.583702
system.switch_cpus.iew.writebackCount 120936410.424562
system.switch_cpus.iew.producerInst 54813384.750016004
system.switch_cpus.iew.consumerInst 85731789.57247001
system.switch_cpus.iew.wbRate 0.937722488372
system.switch_cpus.iew.wbFanout 0.6393809600170001
system.switch_cpus.lsq0.forwLoads 249771.64345700003
system.switch_cpus.lsq0.squashedLoads 1560681.6902049999
system.switch_cpus.lsq0.ignoredResponses 6196.345205
system.switch_cpus.lsq0.memOrderViolation 32817.641237
system.switch_cpus.lsq0.squashedStores 1521550.5362
system.switch_cpus.lsq0.rescheduledLoads 158530.400719
system.switch_cpus.lsq0.blockedByCache 371.58985899999993
system.switch_cpus.lsq0.loadToUse::samples 26301601.565751
system.switch_cpus.lsq0.loadToUse::mean 3.7689833497480003
system.switch_cpus.lsq0.loadToUse::stdev 3.7893262214149996
system.switch_cpus.lsq0.loadToUse::0-9 25587783.064296998
system.switch_cpus.lsq0.loadToUse::10-19 133532.425331
system.switch_cpus.lsq0.loadToUse::20-29 567575.4713989999
system.switch_cpus.lsq0.loadToUse::30-39 10578.587695
system.switch_cpus.lsq0.loadToUse::40-49 405.15835699999997
system.switch_cpus.lsq0.loadToUse::50-59 148.477425
system.switch_cpus.lsq0.loadToUse::60-69 26.011044000000002
system.switch_cpus.lsq0.loadToUse::70-79 25.773117999999997
system.switch_cpus.lsq0.loadToUse::80-89 7.994092
system.switch_cpus.lsq0.loadToUse::90-99 29.677361
system.switch_cpus.lsq0.loadToUse::100-109 13.157278000000002
system.switch_cpus.lsq0.loadToUse::110-119 102.370522
system.switch_cpus.lsq0.loadToUse::120-129 18.118085
system.switch_cpus.lsq0.loadToUse::130-139 26.179658999999997
system.switch_cpus.lsq0.loadToUse::140-149 344.8006699999999
system.switch_cpus.lsq0.loadToUse::150-159 99.019006
system.switch_cpus.lsq0.loadToUse::160-169 22.048657000000002
system.switch_cpus.lsq0.loadToUse::170-179 848.3837580000001
system.switch_cpus.lsq0.loadToUse::180-189 17.825219999999998
system.switch_cpus.lsq0.loadToUse::190-199 8.243506
system.switch_cpus.lsq0.loadToUse::200-209 48.268788
system.switch_cpus.lsq0.loadToUse::210-219 7.425801
system.switch_cpus.lsq0.loadToUse::220-229 2.73055
system.switch_cpus.lsq0.loadToUse::230-239 1.877407
system.switch_cpus.lsq0.loadToUse::240-249 1.428274
system.switch_cpus.lsq0.loadToUse::250-259 2.4631680000000005
system.switch_cpus.lsq0.loadToUse::260-269 1.7287609999999998
system.switch_cpus.lsq0.loadToUse::270-279 1.337786
system.switch_cpus.lsq0.loadToUse::280-289 2.003557
system.switch_cpus.lsq0.loadToUse::290-299 3.1760349999999997
system.switch_cpus.lsq0.loadToUse::overflows 39.995155000000004
system.switch_cpus.lsq0.loadToUse::min_value 0.9999990000000001
system.switch_cpus.lsq0.loadToUse::max_value 701.832147
system.switch_cpus.lsq0.loadToUse::total 26301601.565751
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.001278
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 64569832192.1765
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.001278
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 64569832192.1765
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.001278
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.001278
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 64569832192.1765
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.001278
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 64569832192.1765
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 64569832192.1765
system.switch_cpus.rename.squashCycles 697681.965628
system.switch_cpus.rename.idleCycles 61756685.550707996
system.switch_cpus.rename.blockCycles 2212464.025785
system.switch_cpus.rename.serializeStallCycles 553491.727158
system.switch_cpus.rename.runCycles 58523071.440963
system.switch_cpus.rename.unblockCycles 471189.67715299997
system.switch_cpus.rename.renamedInsts 124629161.538499
system.switch_cpus.rename.ROBFullEvents 30229.785303
system.switch_cpus.rename.IQFullEvents 126.87058099999999
system.switch_cpus.rename.LQFullEvents 74248.405437
system.switch_cpus.rename.SQFullEvents 332577.18372699997
system.switch_cpus.rename.fullRegistersEvents 3472.291282
system.switch_cpus.rename.renamedOperands 120856730.31275898
system.switch_cpus.rename.lookups 176122819.45114198
system.switch_cpus.rename.intLookups 132550565.59171301
system.switch_cpus.rename.vecLookups 619174.317414
system.switch_cpus.rename.vecPredLookups 222686.06752799999
system.switch_cpus.rename.committedMaps 113295958.83354999
system.switch_cpus.rename.undoneMaps 7560768.328272
system.switch_cpus.rename.serializing 41869.72074799999
system.switch_cpus.rename.tempSerializing 27.571524
system.switch_cpus.rename.skidInsts 257263.850711
system.switch_cpus.rob.reads 224375483.70138997
system.switch_cpus.rob.writes 249048798.013269
system.switch_cpus.rob.squashedLoads 1675240.6420099998
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 1555081.7999570002
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999900.59049101
system.switch_cpus.thread_0.numOps 116016466.90620701
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 1916473.574989
system.tol2bus.transDist::WritebackDirty 158471.89458099997
system.tol2bus.transDist::WritebackClean 1391368.23863
system.tol2bus.transDist::CleanEvict 419585.241766
system.tol2bus.transDist::UpgradeReq 8.087672
system.tol2bus.transDist::UpgradeResp 8.087672
system.tol2bus.transDist::ReadExReq 52580.434284
system.tol2bus.transDist::ReadExResp 52580.434284
system.tol2bus.transDist::ReadCleanReq 1391368.2464259998
system.tol2bus.transDist::ReadSharedReq 525105.327668
system.tol2bus.pktCount::total 5907457.565528
system.tol2bus.pktSize::total 225199909.23916802
system.tol2bus.snoops 273.001268
system.tol2bus.snoopTraffic 9315.879808000002
system.tol2bus.snoopFanout::samples 1969425.594174
system.tol2bus.snoopFanout::mean 0.001511987952
system.tol2bus.snoopFanout::stdev 0.033215248993
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 1966730.189564
system.tol2bus.snoopFanout::1 2695.4046099999996
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9999990000000001
system.tol2bus.snoopFanout::total 1969425.594174
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 64569832192.1765
system.tol2bus.reqLayer0.occupancy 3518847061.0085
system.tol2bus.reqLayer0.utilization 0.09987209999999999
system.tol2bus.respLayer0.occupancy 2087337303.101058
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 866579890.7473029
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 3938304.9717269996
system.tol2bus.snoop_filter.hitSingleRequests 1969151.8793329997
system.tol2bus.snoop_filter.hitMultiRequests 2694.942898
system.tol2bus.snoop_filter.totSnoops 0.958644
system.tol2bus.snoop_filter.hitSingleSnoops 0.958644
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 0.9999990000000001
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.InvalidateReq.hits::switch_cpus.data 2.371256
system.l2.InvalidateReq.hits::total 2.371256
system.l2.InvalidateReq.accesses::switch_cpus.data 98.58452799999999
system.l2.InvalidateReq.accesses::total 98.58452799999999
system.l2.tags.occupancies::writebacks 48.534110702502005
system.l2.tags.avgOccs::writebacks 0.001481285258
system.l2.tags.ageTaskId_1024::4 5705.914648999999
system.mem_ctrls.rdPerTurnAround::samples 8.462226000000001
system.mem_ctrls.rdPerTurnAround::mean 0.39335849226
system.mem_ctrls.rdPerTurnAround::gmean 18.08323528668
system.mem_ctrls.rdPerTurnAround::stdev 2.8035969445880005
system.mem_ctrls.rdPerTurnAround::0-1023 5.35004
system.mem_ctrls.rdPerTurnAround::1024-2047 0.00524
system.mem_ctrls.rdPerTurnAround::16384-17407 0.00524
system.mem_ctrls.rdPerTurnAround::total 8.462226000000001
system.mem_ctrls.wrPerTurnAround::samples 8.462226000000001
system.mem_ctrls.wrPerTurnAround::mean 0.111025286202
system.mem_ctrls.wrPerTurnAround::gmean 0.11079480478
system.mem_ctrls.wrPerTurnAround::stdev 0.0072063462879999995
system.mem_ctrls.wrPerTurnAround::16 4.031316
system.mem_ctrls.wrPerTurnAround::17 0.032334
system.mem_ctrls.wrPerTurnAround::18 3.5060140000000004
system.mem_ctrls.wrPerTurnAround::19 0.679136
system.mem_ctrls.wrPerTurnAround::total 8.462226000000001
system.mem_ctrls.requestorWriteBytes::writebacks 9310.923008
system.mem_ctrls.requestorWriteRate::writebacks 121147.47152284457
system.mem_ctrls.requestorWriteTotalLat::writebacks 12492893487.8075
system.tol2bus.transDist::InvalidateReq 98.58452799999999
system.tol2bus.transDist::InvalidateResp 98.58452799999999
system.l2.demandMshrHits::switch_cpus.data 0.358896
system.l2.demandMshrHits::total 0.361197
system.l2.overallMshrHits::switch_cpus.data 0.358896
system.l2.overallMshrHits::total 0.361197
system.l2.ReadExReq.misses::cpu.data 0.239009
system.l2.ReadExReq.accesses::cpu.data 0.239009
system.l2.ReadExReq.missRate::cpu.data 0.121805
system.l2.ReadSharedReq.mshrHits::switch_cpus.data 0.358896
system.l2.ReadSharedReq.mshrHits::total 0.358896
system.switch_cpus.fetch.miscStallCycles 98.531481
system.switch_cpus.fetch.pendingTrapStallCycles 460.132869
system.mem_ctrls.dram.bytesPerActivate::64-127 61.788099
system.mem_ctrls.dram.bytesPerActivate::128-191 47.037960000000005
system.mem_ctrls.dram.bytesPerActivate::192-255 8.716673
system.mem_ctrls.dram.bytesPerActivate::256-319 7.5288889999999995
system.mem_ctrls.dram.bytesPerActivate::448-511 0.03451
system.mem_ctrls.dram.bytesPerActivate::768-831 0.034509
system.l2.InvalidateReq.misses::switch_cpus.data 96.213272
system.l2.InvalidateReq.misses::total 96.213272
system.l2.InvalidateReq.missRate::switch_cpus.data 0.135586428638
system.l2.InvalidateReq.missRate::total 0.135586428638
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 96.213272
system.l2.InvalidateReq.mshrMisses::total 96.213272
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 1835404.265
system.l2.InvalidateReq.mshrMissLatency::total 1835404.265
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.135586428638
system.l2.InvalidateReq.mshrMissRate::total 0.135586428638
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 2579.811332267122
system.l2.InvalidateReq.avgMshrMissLatency::total 2579.811332267122
system.mem_ctrls.rdPerTurnAround::13824-14335 0.001278
system.membus.transDist::InvalidateReq 96.213272
system.switch_cpus.fetch.icacheWaitRetryStallCycles 9.182765999999999
system.mem_ctrls.rdPerTurnAround::0-63 3.074868
system.mem_ctrls.rdPerTurnAround::64-127 0.010224
system.mem_ctrls.rdPerTurnAround::128-191 0.007668
system.mem_ctrls.rdPerTurnAround::256-319 0.001278
system.mem_ctrls.rdPerTurnAround::320-383 0.002556
system.mem_ctrls.rdPerTurnAround::448-511 0.001278
system.mem_ctrls.rdPerTurnAround::512-575 0.001278
system.mem_ctrls.rdPerTurnAround::704-767 0.001278
system.mem_ctrls.rdPerTurnAround::1088-1151 0.001278
system.mem_ctrls.wrPerTurnAround::20 0.135468
system.mem_ctrls.wrPerTurnAround::21 0.049842000000000004
system.mem_ctrls.wrPerTurnAround::22 0.016614
system.mem_ctrls.wrPerTurnAround::23 0.003834
system.mem_ctrls.wrPerTurnAround::24 0.001278
system.mem_ctrls.wrPerTurnAround::26 0.001278
system.mem_ctrls.wrPerTurnAround::27 0.002556
system.mem_ctrls.wrPerTurnAround::28 0.001278
system.mem_ctrls.wrPerTurnAround::33 0.001278
system.mem_ctrls.dram.bytesPerActivate::320-383 0.14903
system.mem_ctrls.dram.bytesPerActivate::512-575 0.046396
system.l2.demandMshrHits::switch_cpus.inst 0.002301
system.l2.overallMshrHits::switch_cpus.inst 0.002301
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst 0.002301
system.l2.ReadCleanReq.mshrHits::total 0.002301
system.mem_ctrls.dram.bytesPerActivate::384-447 0.00524
system.mem_ctrls.dram.bytesPerActivate::960-1023 0.00524
CPI 1.2913979276286491

Per-Address PND Load Violations:
