[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Fri Sep  2 06:39:59 2022
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/c_testsuite/tests/type_operator_expression.vcd"
[dumpfile_mtime] "Fri Sep  2 06:38:28 2022"
[dumpfile_size] 1732778
[savefile] "/Users/damien/workspace/hdl/friscv/test/common/debug_platform_verilator.gtkw"
[timestart] 1
[size] 2560 1440
[pos] -1 -1
*-3.000000 13 28721 11799 7263 1845 2165 1683 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.
[treeopen] friscv_testbench.friscv_testbench.genblk1.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.axi4lite_crossbar_inst.switchs.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.
[treeopen] friscv_testbench.friscv_testbench.genblk1.dut.cpu0.USE_ICACHE.
[sst_width] 450
[signals_width] 529
[sst_expanded] 1
[sst_vpaned_height] 673
@c00200
-AXI4-lite RAM
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.ADDRW[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.ADDR_LSB_W[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.AXI1_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.AXI2_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.AXI_ADDR_W[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.AXI_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.AXI_ID_W[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.INIT[47:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.OSTDREQ_NUM[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.aclk
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.aresetn
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rid[7:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_rvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wready
@22
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_wvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_bready
friscv_testbench.friscv_testbench.genblk1.axi4l_ram.p1_bvalid
@200
-
@1401200
-AXI4-lite RAM
@c00200
-Interconnect
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.AXI_ADDR_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.AXI_AUSER_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.AXI_BUSER_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.AXI_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.AXI_ID_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.AXI_RUSER_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.AXI_WUSER_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST0_CDC[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST0_ID_MASK[7:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST0_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST0_PRIORITY[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST0_ROUTES[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST0_RW[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST1_CDC[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST1_ID_MASK[7:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST1_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST1_PRIORITY[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST1_ROUTES[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST1_RW[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST2_CDC[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST2_ID_MASK[7:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST2_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST2_PRIORITY[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST2_ROUTES[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST2_RW[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST3_CDC[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST3_ID_MASK[7:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST3_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST3_PRIORITY[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST3_ROUTES[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST3_RW[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST_NB[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.MST_PIPELINE[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV0_CDC[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV0_START_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV0_END_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV0_KEEP_BASE_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV0_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV1_CDC[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV1_START_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV1_END_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV1_KEEP_BASE_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV1_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV2_CDC[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV2_END_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV2_KEEP_BASE_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV2_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV2_START_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV3_CDC[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV3_END_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV3_KEEP_BASE_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV3_OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV3_START_ADDR[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV_NB[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.SLV_PIPELINE[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.STRB_MODE[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.TIMEOUT_ENABLE[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.TIMEOUT_VALUE[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.USER_SUPPORT[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.aclk
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.aresetn
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_aclk
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_aresetn
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_arprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_arready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_aruser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_arvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_awready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_awuser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_awvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_bready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_buser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_bvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_rdata[127:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_rready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_ruser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_rvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_wdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_wuser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv0_wvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_aclk
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_aresetn
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_arprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_arready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_aruser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_arvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_awready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_awuser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_awvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_bready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_buser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_bvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_rdata[127:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_rready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_ruser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_rvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_wdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_wuser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.slv1_wvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_aclk
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_aresetn
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_arprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_arready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_aruser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_arvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_awready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_awuser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_awvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_bready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_buser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_bvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_rdata[127:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_rready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_ruser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_rvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_wdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_wuser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst0_wvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_aclk
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_aresetn
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_araddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_arid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_arprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_arready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_aruser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_arvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_awready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_awuser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_awvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_bready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_buser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_bvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_rdata[127:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_rid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_rready
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_rresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_ruser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_rvalid
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_wdata[127:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_wuser[0]
friscv_testbench.friscv_testbench.genblk1.dut.axi4lite_crossbar.mst1_wvalid
@1401200
-Interconnect
@800201
-Control
@29
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.aclk
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.aresetn
@201
-
@23
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.traps[4:0]
@29
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.flush_reqs
@23
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.araddr[31:0]
@29
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.arready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.arvalid
@201
-
@29
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.pull_inst
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.fifo_empty
@23
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.pc_reg[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.instruction[31:0]
@201
-
-
@29
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rd_wr
@23
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rd_addr[4:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rd_val[31:0]
@201
-
@23
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rs1_addr[4:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rs1_val[31:0]
@201
-
@23
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rs2_addr[4:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.ctrl_rs2_val[31:0]
@201
-
@29
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.proc_busy
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.proc_ready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.control.proc_valid
@1000201
-Control
@c00200
-Memfy
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.aclk
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.aresetn
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_valid
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_instbus[85:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_ready_fsm
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_ready
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.imm12[11:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.addr[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.state[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.waiting_rd_cpl
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.waiting_wr_cpl
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.funct3_r[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.offset[1:0]
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.opcode_r[6:0]
@200
-
@22
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.araddr[31:0]
@28
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.arvalid
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.arready
@200
-
@22
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rdata[31:0]
@28
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rresp[1:0]
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rvalid
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.rready
@200
-
@22
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.awaddr[31:0]
@28
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.awvalid
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.awready
@200
-
@22
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.wdata[31:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.wstrb[3:0]
@28
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.wvalid
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.wready
@200
-
@28
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.bready
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.bresp[1:0]
[color] 3
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.bvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rd_wr
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rd_addr[4:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rd_strb[3:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rd_val[31:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rs1_addr[4:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rs1_val[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rs2_addr[4:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.processing.memfy.memfy_rs2_val[31:0]
@1401200
-Memfy
@c00200
-Fetcher
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.fetcher.aclk
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.fetcher.aresetn
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.fetcher.seq[2:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.fetcher.mst_araddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.fetcher.mst_arready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.fetcher.mst_arvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.fetcher.mst_rdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.fetcher.mst_rready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.fetcher.mst_rvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.fetcher.pending_rd
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.fetcher.pending_wr
@1401200
-Fetcher
@c00200
-Pusher
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.AXI_ADDR_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.AXI_DATA_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.AXI_ID_MASK[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.AXI_ID_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.CACHE_BLOCK_W[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.ILEN[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.OSTDREQ_NUM[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.XLEN[31:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.aclk
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.aresetn
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.pending_rd
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.pending_wr
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.wait_data_channel
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.cache_ren
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.cache_raddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.cache_hit
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.cache_miss
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.wait_data_channel
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.cache_raddr_r[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_wdata_r[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_wstrb_r[3:0]
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.cache_wen
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.cache_waddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.cache_wdata[127:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_awready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_wvalid
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_wdata[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_wdata_r[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_wstrb[3:0]
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_bready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.mst_bvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.addr_fifo_empty
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.addr_fifo_full
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.data_fifo_empty
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.data_fifo_full
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.memctrl_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.memctrl_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.memctrl_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.memctrl_awready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.memctrl_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.memctrl_wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.memctrl_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.memctrl_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.memctrl_wvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.memctrl_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.memctrl_bready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.memctrl_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.pusher.memctrl_bvalid
@1401200
-Pusher
@c00200
-MemCtrl
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mst_awaddr[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mst_awid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mst_awprot[2:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mst_awready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mst_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mst_wdata[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mst_wready
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mst_wstrb[3:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mst_wvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mst_bid[7:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mst_bready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mst_bresp[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mst_bvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mem_awaddr[31:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mem_awready
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mem_awvalid
@200
-
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mem_wdata[127:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mem_wstrb[15:0]
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mem_wready
[color] 2
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.mem_wvalid
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.push_wch_fifo
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.wch_full
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.pull_wch_fifo
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.wch_empty
@200
-
@28
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.wr_position[1:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.DCACHE_ON.dcache.mem_ctrl.wr_position_ff[1:0]
@1401200
-MemCtrl
@800200
-ISA Regsiters
@22
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x1_ra[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x2_sp[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x3_gp[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x4_tp[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x5_t0[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x6_t1[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x7_t2[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x8_s0_fp[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x9_s1[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x10_a0[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x11_a1[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x12_a2[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x13_a3[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x14_a4[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x15_a5[31:0]
friscv_testbench.friscv_testbench.genblk1.dut.cpu0.isa_registers.x31_t6[31:0]
@1000200
-ISA Regsiters
[pattern_trace] 1
[pattern_trace] 0
