Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/tommilostny/FITkit-svn/apps/INP/inp-proj1/testbench_isim_beh.exe -prj /home/tommilostny/FITkit-svn/apps/INP/inp-proj1/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/tommilostny/FITkit-svn/apps/INP/inp-proj1/vigenere.vhd" into library work
Parsing VHDL file "/home/tommilostny/FITkit-svn/apps/INP/inp-proj1/tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 84616 KB
Fuse CPU Usage: 2050 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity vigenere [vigenere_default]
Compiling architecture behavioral of entity testbench
Time Resolution for simulation is 1ps.
Compiled 7 VHDL Units
Built simulation executable /home/tommilostny/FITkit-svn/apps/INP/inp-proj1/testbench_isim_beh.exe
Fuse Memory Usage: 1181292 KB
Fuse CPU Usage: 2160 ms
GCC CPU Usage: 3180 ms
