<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 34th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 34th Design Automation Conference" title="Proceedings of the 34th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1997/DAC-1997.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>Ellen J. Yoffa, Giovanni De Micheli, Jan M. Rabaey<br/><em>Proceedings of the 34th Design Automation Conference</em><br/>DAC, 1997.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/1997">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+34th+Design+Automation+Conference%22">Scholar</a><hr/><a href="http://dl.acm.org/citation.cfm?id=266021">ACM DL</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1997,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=266021">266021</a>",
</span>	address       = "Anaheim, California, USA",
	booktitle     = "{DAC}",
	editor        = "<a href="person/Ellen_J_Yoffa.html">Ellen J. Yoffa</a> and <a href="person/Giovanni_De_Micheli.html">Giovanni De Micheli</a> and <a href="person/Jan_M_Rabaey.html">Jan M. Rabaey</a>",
<span id="isbn">	isbn          = "0-89791-920-3",
</span>	publisher     = "{ACM Press}",
	title         = "{Proceedings of the 34th Design Automation Conference}",
	year          = 1997,
}</pre>
</div>
<hr/>
<h3>Contents (140 items)</h3><dl class="toc"><div class="rbox"><span class="tag">31 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">15 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">14 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">13 ×<a href="tag/using.html">#using</a></span><br/><span class="tag">12 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">9 ×<a href="tag/approach.html">#approach</a></span><br/><span class="tag">9 ×<a href="tag/clustering.html">#clustering</a></span><br/><span class="tag">9 ×<a href="tag/estimation.html">#estimation</a></span><br/><span class="tag">9 ×<a href="tag/modelling.html">#modelling</a></span><br/><span class="tag">9 ×<a href="tag/optimisation.html">#optimisation</a></span><br/></div><dt><a href="DAC-1997-MaheshwariS.html">DAC-1997-MaheshwariS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An Improved Algorithm for Minimum-Area Retiming (<abbr title="Naresh Maheshwari">NM</abbr>, <abbr title="Sachin S. Sapatnekar">SSS</abbr>), pp. 2–7.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-SentovichTB.html">DAC-1997-SentovichTB</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Efficient Latch Optimization Using Exclusive Sets (<abbr title="Ellen Sentovich">ES</abbr>, <abbr title="Horia Toma">HT</abbr>, <abbr title="Gérard Berry">GB</abbr>), pp. 8–11.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-MarculescuMP.html">DAC-1997-MarculescuMP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>Sequence Compaction for Probabilistic Analysis of Finite-State Machines (<abbr title="Diana Marculescu">DM</abbr>, <abbr title="Radu Marculescu">RM</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 12–15.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-SemenovYPPC.html">DAC-1997-SemenovYPPC</a> <span class="tag"><a href="tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Speed-Independent Circuits from STG-Unfolding Segment (<abbr title="Alexei L. Semenov">ALS</abbr>, <abbr title="Alexandre Yakovlev">AY</abbr>, <abbr title="Enric Pastor">EP</abbr>, <abbr title="Marco A. Peña">MAP</abbr>, <abbr title="Jordi Cortadella">JC</abbr>), pp. 16–21.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-BeniniMP.html">DAC-1997-BeniniMP</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control (<abbr title="Luca Benini">LB</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 22–27.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-ElfadelL.html">DAC-1997-ElfadelL</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>Zeros and Passivity of Arnoldi-Reduced-Order Models for Interconnect Networks (<abbr title="Ibrahim M. Elfadel">IME</abbr>, <abbr title="David D. Ling">DDL</abbr>), pp. 28–33.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-KernsY.html">DAC-1997-KernsY</a> <span class="tag"><a href="tag/congruence.html" title="congruence">#congruence</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Preservation of Passivity During RLC Network Reduction via Split Congruence Transformations (<abbr title="Kevin J. Kerns">KJK</abbr>, <abbr title="Andrew T. Yang">ATY</abbr>), pp. 34–39.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-NaborsFCK.html">DAC-1997-NaborsFCK</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Lumped Interconnect Models Via Gaussian Quadrature (<abbr title="Keith Nabors">KN</abbr>, <abbr title="Tze-Ting Fang">TTF</abbr>, <abbr title="Hung-Wen Chang">HWC</abbr>, <abbr title="Kenneth S. Kundert">KSK</abbr>), pp. 40–45.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-DartuP.html">DAC-1997-DartuP</a> <span class="tag"><a href="tag/worst-case.html" title="worst-case">#worst-case</a></span></dt><dd>Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling (<abbr title="Florentin Dartu">FD</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 46–51.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-BalarinS.html">DAC-1997-BalarinS</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Schedule Validation for Embedded Reactive Real-Time Systems (<abbr title="Felice Balarin">FB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 52–57.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-Tirat-GefenSP.html">DAC-1997-Tirat-GefenSP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Incorporating Imprecise Computation into System-Level Design of Application-Specific Heterogeneous Multiprocessors (<abbr title="Yosef Gavriel Tirat-Gefen">YGTG</abbr>, <abbr title="Diógenes Cecilio da Silva Jr.">DCdSJ</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 58–63.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-AdeLP.html">DAC-1997-AdeLP</a> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets (<abbr title="Marleen Adé">MA</abbr>, <abbr title="Rudy Lauwereins">RL</abbr>, <abbr title="J. A. Peperstraete">JAP</abbr>), pp. 64–69.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-LiaoTG.html">DAC-1997-LiaoTG</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment (<abbr title="Stan Y. Liao">SYL</abbr>, <abbr title="Steven W. K. Tjiang">SWKT</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 70–75.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-Frenkil.html">DAC-1997-Frenkil</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Tools and Methodologies for Low Power Design (<abbr title="Jerry Frenkil">JF</abbr>), pp. 76–81.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-YimHPCYOPK.html">DAC-1997-YimHPCYOPK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>A C-Based RTL Design Verification Methodology for Complex Microprocessor (<abbr title="Joon-Seo Yim">JSY</abbr>, <abbr title="Yoon-Ho Hwang">YHH</abbr>, <abbr title="Chang-Jae Park">CJP</abbr>, <abbr title="Hoon Choi">HC</abbr>, <abbr title="Woo-Seung Yang">WSY</abbr>, <abbr title="Hun-Seung Oh">HSO</abbr>, <abbr title="In-Cheol Park">ICP</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 83–88.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-WalterLDLMKW.html">DAC-1997-WalterLDLMKW</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors (<abbr title="Jörg A. Walter">JAW</abbr>, <abbr title="Jens Leenstra">JL</abbr>, <abbr title="Gerhard Döttling">GD</abbr>, <abbr title="Bernd Leppla">BL</abbr>, <abbr title="Hans-Jürgen Münster">HJM</abbr>, <abbr title="Kevin W. Kark">KWK</abbr>, <abbr title="Bruce Wile">BW</abbr>), pp. 89–94.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-RainaBNMB.html">DAC-1997-RainaBNMB</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Efficient Testing of Clock Regenerator Circuits in Scan Designs (<abbr title="Rajesh Raina">RR</abbr>, <abbr title="Robert Bailey">RB</abbr>, <abbr title="Charles Njinda">CN</abbr>, <abbr title="Robert F. Molyneaux">RFM</abbr>, <abbr title="Charlie Beh">CB</abbr>), pp. 95–100.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-FangWY.html">DAC-1997-FangWY</a> <span class="tag"><a href="tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="tag/online.html" title="online">#online</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A Real-Time RTL Engineering-Change Method Supporting On-Line Debugging for Logic-Emulation Applications (<abbr title="Wen-Jong Fang">WJF</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>, <abbr title="Ti-Yen Yen">TYY</abbr>), pp. 101–106.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-YeR.html">DAC-1997-YeR</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Graph-Based Synthesis Algorithm for AND/XOR Networks (<abbr title="Yibin Ye">YY</abbr>, <abbr title="Kaushik Roy">KR</abbr>), pp. 107–112.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-LiuSAS.html">DAC-1997-LiuSAS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing Designs Containing Black Boxes (<abbr title="Tai-Hung Liu">THL</abbr>, <abbr title="Khurram Sajid">KS</abbr>, <abbr title="Adnan Aziz">AA</abbr>, <abbr title="Vigyan Singhal">VS</abbr>), pp. 113–116.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-LiaoD.html">DAC-1997-LiaoD</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Solving Covering Problems Using LPR-Based Lower Bounds (<abbr title="Stan Y. Liao">SYL</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 117–120.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-Coudert.html">DAC-1997-Coudert</a> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span></dt><dd>Exact Coloring of Real-Life Graphs is Easy (<abbr title="Olivier Coudert">OC</abbr>), pp. 121–126.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-DengiR.html">DAC-1997-DengiR</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Hierarchical 2-D Field Solution for Capacitance Extraction for VLSI Interconnect Modeling (<abbr title="E. Aykut Dengi">EAD</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>), pp. 127–132.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-BeattieP.html">DAC-1997-BeattieP</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span></dt><dd>Bounds for BEM Capacitance Extraction (<abbr title="Michael W. Beattie">MWB</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 133–136.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-HeCP.html">DAC-1997-HeCP</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SPIE: Sparse Partial Inductance Extraction (<abbr title="Zhijiang He">ZH</abbr>, <abbr title="Mustafa Celik">MC</abbr>, <abbr title="Lawrence T. Pileggi">LTP</abbr>), pp. 137–140.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-KapurZ.html">DAC-1997-KapurZ</a> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>A Fast Method of Moments Solver for Efficient Parameter Extraction of MCMs (<abbr title="Sharad Kapur">SK</abbr>, <abbr title="Jinsong Zhao">JZ</abbr>), pp. 141–146.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-MalikML.html">DAC-1997-MalikML</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Static Timing Analysis of Embedded Software (<abbr title="Sharad Malik">SM</abbr>, <abbr title="Margaret Martonosi">MM</abbr>, <abbr title="Yau-Tsun Steven Li">YTSL</abbr>), pp. 147–152.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-LiW.html">DAC-1997-LiW</a> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors (<abbr title="Yanbing Li">YL</abbr>, <abbr title="Wayne Wolf">WW</abbr>), pp. 153–156.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-SambandamH.html">DAC-1997-SambandamH</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Predicting Timing Behavior in Architectural Design Exploration of Real-Time Embedded Systems (<abbr title="Rajeshkumar S. Sambandam">RSS</abbr>, <abbr title="Xiaobo Hu">XH</abbr>), pp. 157–160.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-NelsonJB.html">DAC-1997-NelsonJB</a> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of a Superscalar Execution Unit (<abbr title="Kyle L. Nelson">KLN</abbr>, <abbr title="Alok Jain">AJ</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 161–166.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-PandeyRBA.html">DAC-1997-PandeyRBA</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Content Addressable Memories Using Symbolic Trajectory Evaluation (<abbr title="Manish Pandey">MP</abbr>, <abbr title="Richard Raimi">RR</abbr>, <abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>), pp. 167–172.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-JangQKP.html">DAC-1997-JangQKP</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of FIRE: A Case Study (<abbr title="Jae-Young Jang">JYJ</abbr>, <abbr title="Shaz Qadeer">SQ</abbr>, <abbr title="Matt Kaufmann">MK</abbr>, <abbr title="Carl Pixley">CP</abbr>), pp. 173–177.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1997-RowsonS.html">DAC-1997-RowsonS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>Interface-Based Design (<abbr title="James A. Rowson">JAR</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 178–183.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-KlenkeMAJRG.html">DAC-1997-KlenkeMAJRG</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Integrated Design Environment for Performance and Dependability Analysis (<abbr title="Robert H. Klenke">RHK</abbr>, <abbr title="Moshe Meyassed">MM</abbr>, <abbr title="James H. Aylor">JHA</abbr>, <abbr title="Barry W. Johnson">BWJ</abbr>, <abbr title="Ramesh Rao">RR</abbr>, <abbr title="Anup Ghosh">AG</abbr>), pp. 184–189.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-BentzRL.html">DAC-1997-BentzRL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span></dt><dd>A Dynamic Design Estimation and Exploration Environment (<abbr title="Ole Bentz">OB</abbr>, <abbr title="Jan M. Rabaey">JMR</abbr>, <abbr title="David Lidsky">DL</abbr>), pp. 190–195.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-ManneGS.html">DAC-1997-ManneGS</a> <span class="tag"><a href="tag/locality.html" title="locality">#locality</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Remembrance of Things Past: Locality and Memory in BDDs (<abbr title="Srilatha Manne">SM</abbr>, <abbr title="Dirk Grunwald">DG</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 196–201.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-MeinelST.html">DAC-1997-MeinelST</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span></dt><dd>Linear Sifting of Decision Diagrams (<abbr title="Christoph Meinel">CM</abbr>, <abbr title="Fabio Somenzi">FS</abbr>, <abbr title="Thorsten Theobald">TT</abbr>), pp. 202–207.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-HongBBM.html">DAC-1997-HongBBM</a> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Safe BDD Minimization Using Don’t Cares (<abbr title="Youpyo Hong">YH</abbr>, <abbr title="Peter A. Beerel">PAB</abbr>, <abbr title="Jerry R. Burch">JRB</abbr>, <abbr title="Kenneth L. McMillan">KLM</abbr>), pp. 208–213.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-LillisC.html">DAC-1997-LillisC</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Timing Optimization for Multi-Source Nets: Characterization and Optimal Repeater Insertion (<abbr title="John Lillis">JL</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 214–219.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-KukimotoB.html">DAC-1997-KukimotoB</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/detection.html" title="detection">#detection</a></span></dt><dd>Exact Required Time Analysis via False Path Detection (<abbr title="Yuji Kukimoto">YK</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>), pp. 220–225.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-AmonBHL.html">DAC-1997-AmonBHL</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Symbolic Timing Verification of Timing Diagrams using Presburger Formulas (<abbr title="Tod Amon">TA</abbr>, <abbr title="Gaetano Borriello">GB</abbr>, <abbr title="Taokuan Hu">TH</abbr>, <abbr title="Jiwen Liu">JL</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-Marwedel.html">DAC-1997-Marwedel</a> <span class="tag"><a href="tag/code%20generation.html" title="code generation">#code generation</a></span></dt><dd>Code Generation for Core Processors (<abbr title="Peter Marwedel">PM</abbr>), pp. 232–237.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-DagaS.html">DAC-1997-DagaS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Interface Timing Verification Drives System Design (<abbr title="Ajay J. Daga">AJD</abbr>, <abbr title="Peter Suaris">PS</abbr>), pp. 240–245.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-ShacklefordYOKTY.html">DAC-1997-ShacklefordYOKTY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Memory-CPU Size Optimization for Embedded System Designs (<abbr title="Barry Shackleford">BS</abbr>, <abbr title="Mitsuhiro Yasuda">MY</abbr>, <abbr title="Etsuko Okushi">EO</abbr>, <abbr title="Hisao Koizumi">HK</abbr>, <abbr title="Hiroyuki Tomiyama">HT</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>), pp. 246–251.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-PotkonjakKK.html">DAC-1997-PotkonjakKK</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Methodology for Behavioral Synthesis-Based Algorithm-Level Design Space Exploration: DCT Case Study (<abbr title="Miodrag Potkonjak">MP</abbr>, <abbr title="Kyosun Kim">KK</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 252–257.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-Kurshan.html">DAC-1997-Kurshan</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification in a Commercial Setting (<abbr title="Robert P. Kurshan">RPK</abbr>), pp. 258–262.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1997-KuehlmannK.html">DAC-1997-KuehlmannK</a> <span class="tag"><a href="tag/equivalence.html" title="equivalence">#equivalence</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Equivalence Checking Using Cuts and Heaps (<abbr title="Andreas Kuehlmann">AK</abbr>, <abbr title="Florian Krohm">FK</abbr>), pp. 263–268.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-Roychowdhury.html">DAC-1997-Roychowdhury</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient Methods for Simulating Highly Nonlinear Multi-Rate Circuits (<abbr title="Jaijeet S. Roychowdhury">JSR</abbr>), pp. 269–274.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-TianS.html">DAC-1997-TianS</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Rapid Frequency-Domain Analog Fault Simulation Under Parameter Tolerances (<abbr title="Michael W. Tian">MWT</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 275–280.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-MirROPH.html">DAC-1997-MirROPH</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>SWITTEST: Automatic Switch-Level Fault Simulation and Test Evaluation of Switched-Capacitor Systems (<abbr title="Salvador Mir">SM</abbr>, <abbr title="Adoración Rueda">AR</abbr>, <abbr title="Thomas Olbrich">TO</abbr>, <abbr title="Eduardo J. Peralías">EJP</abbr>, <abbr title="José Luis Huertas">JLH</abbr>), pp. 281–286.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-SudarsanamLD.html">DAC-1997-SudarsanamLD</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures (<abbr title="Ashok Sudarsanam">AS</abbr>, <abbr title="Stan Y. Liao">SYL</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 287–292.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-WillemsBKGM.html">DAC-1997-WillemsBKGM</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fixpoint.html" title="fixpoint">#fixpoint</a></span></dt><dd>System Level Fixed-Point Design Based on an Interpolative Approach (<abbr title="Markus Willems">MW</abbr>, <abbr title="Volker Bürsgens">VB</abbr>, <abbr title="Holger Keding">HK</abbr>, <abbr title="Thorsten Grötker">TG</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 293–298.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-HadjiyiannisHD.html">DAC-1997-HadjiyiannisHD</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/set.html" title="set">#set</a></span></dt><dd>ISDL: An Instruction Set Description Language for Retargetability (<abbr title="George Hadjiyiannis">GH</abbr>, <abbr title="Silvina Hanono">SH</abbr>, <abbr title="Srinivas Devadas">SD</abbr>), pp. 299–302.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-HartoogRRDDHK.html">DAC-1997-HartoogRRDDHK</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign (<abbr title="Mark R. Hartoog">MRH</abbr>, <abbr title="James A. Rowson">JAR</abbr>, <abbr title="Prakash D. Reddy">PDR</abbr>, <abbr title="Soumya Desai">SD</abbr>, <abbr title="Douglas D. Dunlop">DDD</abbr>, <abbr title="Edwin A. Harcourt">EAH</abbr>, <abbr title="Neeti Khullar">NK</abbr>), pp. 303–306.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-Man.html">DAC-1997-Man</a> <span class="tag"><a href="tag/education.html" title="education">#education</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Education for the Deep Submicron Age: Business as Usual? (<abbr title="Hugo De Man">HDM</abbr>), pp. 307–312.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-Brodersen.html">DAC-1997-Brodersen</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>InfoPad — An Experiment in System Level Design and Integration (<abbr title="Robert W. Brodersen">RWB</abbr>), pp. 313–314.</dd> <div class="pagevis" style="width:1px"></div>
<dt><a href="DAC-1997-SmailagicSMS.html">DAC-1997-SmailagicSMS</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/off%20the%20shelf.html" title="off the shelf">#off the shelf</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="tag/smarttech.html" title="smarttech">#smarttech</a></span></dt><dd>Very Rapid Prototyping of Wearable Computers: A Case Study of Custom versus Off-the-Shelf Design Methodologies (<abbr title="Asim Smailagic">AS</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>, <abbr title="Richard Martin">RM</abbr>, <abbr title="John Stivoric">JS</abbr>), pp. 315–320.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-HeinekenKMNOP.html">DAC-1997-HeinekenKMNOP</a> <span class="tag"><a href="tag/interface.html" title="interface">#interface</a></span></dt><dd>CAD at the Design-Manufacturing Interface (<abbr title="Hans T. Heineken">HTH</abbr>, <abbr title="Jitendra Khare">JK</abbr>, <abbr title="Wojciech Maly">WM</abbr>, <abbr title="Pranab K. Nag">PKN</abbr>, <abbr title="Charles H. Ouyang">CHO</abbr>, <abbr title="Witold A. Pleskacz">WAP</abbr>), pp. 321–326.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-GuruswamyMDRCFJ.html">DAC-1997-GuruswamyMDRCFJ</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>CELLERITY: A Fully Automatic Layout Synthesis System for Standard Cell Libraries (<abbr title="Mohankumar Guruswamy">MG</abbr>, <abbr title="Robert L. Maziasz">RLM</abbr>, <abbr title="Daniel Dulitz">DD</abbr>, <abbr title="Srilata Raman">SR</abbr>, <abbr title="Venkat Chiluvuri">VC</abbr>, <abbr title="Andrea Fernandez">AF</abbr>, <abbr title="Larry G. Jones">LGJ</abbr>), pp. 327–332.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-BaltusVADM.html">DAC-1997-BaltusVADM</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Developing a Concurrent Methodology for Standard-Cell Library Generation (<abbr title="Donald G. Baltus">DGB</abbr>, <abbr title="Thomas Varga">TV</abbr>, <abbr title="Robert C. Armstrong">RCA</abbr>, <abbr title="John Duh">JD</abbr>, <abbr title="T. G. Matheson">TGM</abbr>), pp. 333–336.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-CroixW.html">DAC-1997-CroixW</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Fast And Accurate Technique To Optimize Characterization Tables For Logic Synthesis (<abbr title="John F. Croix">JFC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 337–340.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-LiG.html">DAC-1997-LiG</a> <span class="tag"><a href="tag/exception.html" title="exception">#exception</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Limited Exception Modeling and Its Use in Presynthesis Optimizations (<abbr title="Jian Li">JL</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 341–346.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-HongKP.html">DAC-1997-HongKP</a> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Potential-Driven Statistical Ordering of Transformations (<abbr title="Inki Hong">IH</abbr>, <abbr title="Darko Kirovski">DK</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 347–352.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-KimKP.html">DAC-1997-KimKP</a> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Application Specific Programmable Processors (<abbr title="Kyosun Kim">KK</abbr>, <abbr title="Ramesh Karri">RK</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 353–358.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-WalrathV.html">DAC-1997-WalrathV</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/symbolic%20computation.html" title="symbolic computation">#symbolic computation</a></span> <span class="tag"><a href="tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>Symbolic Evaluation of Performance Models for Tradeoff Visualization (<abbr title="Jeffrey Walrath">JW</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 359–364.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-GuptaN.html">DAC-1997-GuptaN</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span></dt><dd>Power Macromodeling for High Level Power Estimation (<abbr title="Subodh Gupta">SG</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 365–370.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-DingWHP.html">DAC-1997-DingWHP</a> <span class="tag"><a href="tag/cumulative.html" title="cumulative">#cumulative</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Estimation of the Cumulative Distribution Function for Power Dissipation in VLSI Cirucits (<abbr title="Chih-Shun Ding">CSD</abbr>, <abbr title="Qing Wu">QW</abbr>, <abbr title="Cheng-Ta Hsieh">CTH</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 371–376.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-YuanTK.html">DAC-1997-YuanTK</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Statistical Estimation of Average Power Dissipation in Sequential Circuits (<abbr title="Li-Pen Yuan">LPY</abbr>, <abbr title="Chin-Chi Teng">CCT</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 377–382.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-KrsticC.html">DAC-1997-KrsticC</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Vector Generation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits (<abbr title="Angela Krstic">AK</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 383–388.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-PasseroneLCS.html">DAC-1997-PasseroneLCS</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis (<abbr title="Claudio Passerone">CP</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Massimiliano Chiodo">MC</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 389–394.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-HinesB.html">DAC-1997-HinesB</a> <span class="tag"><a href="tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Dynamic Communication Models in Embedded System Co-Simulation (<abbr title="Ken Hines">KH</abbr>, <abbr title="Gaetano Borriello">GB</abbr>), pp. 395–400.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-PantDC.html">DAC-1997-PantDC</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span></dt><dd>Device-Circuit Optimization for Minimal Energy and Power Consumption in CMOS Random Logic Networks (<abbr title="Pankaj Pant">PP</abbr>, <abbr title="Vivek De">VD</abbr>, <abbr title="Abhijit Chatterjee">AC</abbr>), pp. 403–408.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-KaoCA.html">DAC-1997-KaoCA</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Transistor Sizing Issues and Tool For Multi-Threshold CMOS Technology (<abbr title="James Kao">JK</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>, <abbr title="Dimitri Antoniadis">DA</abbr>), pp. 409–414.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-XanthopoulosYC.html">DAC-1997-XanthopoulosYC</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT (<abbr title="Thucydides Xanthopoulos">TX</abbr>, <abbr title="Yoshifumi Yaoi">YY</abbr>, <abbr title="Anantha Chandrakasan">AC</abbr>), pp. 415–420.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-TsuiCWDP.html">DAC-1997-TsuiCWDP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/video.html" title="video">#video</a></span></dt><dd>A Power Estimation Framework for Designing Low Power Portable Video Applications (<abbr title="Chi-Ying Tsui">CYT</abbr>, <abbr title="Kai-Keung Chan">KKC</abbr>, <abbr title="Qing Wu">QW</abbr>, <abbr title="Chih-Shun Ding">CSD</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 421–424.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-WangVG.html">DAC-1997-WangVG</a></dt><dd>An Investigation of Power Delay Trade-Offs on PowerPC Circuits (<abbr title="Qi Wang">QW</abbr>, <abbr title="Sarma B. K. Vrudhula">SBKV</abbr>, <abbr title="Shantanu Ganguly">SG</abbr>), pp. 425–428.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-RaghunathanDJW.html">DAC-1997-RaghunathanDJW</a> <span class="tag"><a href="tag/control%20flow.html" title="control flow">#control flow</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power Management Techniques for Control-Flow Intensive Designs (<abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>, <abbr title="Kazutoshi Wakabayashi">KW</abbr>), pp. 429–434.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-Gebotys.html">DAC-1997-Gebotys</a> <span class="tag"><a href="tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Low Energy Memory and Register Allocation Using Network Flow (<abbr title="Catherine H. Gebotys">CHG</abbr>), pp. 435–440.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-KimC.html">DAC-1997-KimC</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Power-conscious High Level Synthesis Using Loop Folding (<abbr title="Daehong Kim">DK</abbr>, <abbr title="Kiyoung Choi">KC</abbr>), pp. 441–445.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1997-LefebvreMS.html">DAC-1997-LefebvreMS</a> <span class="tag"><a href="tag/future%20of.html" title="future of">#future of</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>The Future of Custom Cell Generation in Physical Synthesis (<abbr title="Martin Lefebvre">ML</abbr>, <abbr title="David Marple">DM</abbr>, <abbr title="Carl Sechen">CS</abbr>), pp. 446–451.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-GuptaH.html">DAC-1997-GuptaH</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells (<abbr title="Avaneendra Gupta">AG</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 452–455.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-KimK.html">DAC-1997-KimK</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design (<abbr title="Jaewon Kim">JK</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 456–459.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-Lakos.html">DAC-1997-Lakos</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Technology Retargeting for IC Layout (<abbr title="John Lakos">JL</abbr>), pp. 460–465.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-ChangLMAC.html">DAC-1997-ChangLMAC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Test Synthesis Approach to Reducing BALLAST DFT Overhead (<abbr title="Douglas Chang">DC</abbr>, <abbr title="Mike Tien-Chien Lee">MTCL</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>, <abbr title="Takashi Aikyo">TA</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 466–471.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-TsaiHRM.html">DAC-1997-TsaiHRM</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span></dt><dd>STARBIST: Scan Autocorrelated Random Pattern Generation (<abbr title="Kun-Han Tsai">KHT</abbr>, <abbr title="Sybille Hellebrand">SH</abbr>, <abbr title="Janusz Rajski">JR</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 472–477.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-TsaiCLB.html">DAC-1997-TsaiCLB</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>A Hybrid Algorithm for Test Point Selection for Scan-Based BIST (<abbr title="Huan-Chih Tsai">HCT</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Chih-Jen Lin">CJL</abbr>, <abbr title="Sudipta Bhawmik">SB</abbr>), pp. 478–483.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-MeyerST.html">DAC-1997-MeyerST</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Design and Synthesis of Array Structured Telecommunication Processing Applications (<abbr title="Wolfgang Meyer">WM</abbr>, <abbr title="Andrew Seawright">AS</abbr>, <abbr title="Fumiya Tada">FT</abbr>), pp. 486–491.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-HeinPK.html">DAC-1997-HeinPK</a> <span class="tag"><a href="tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>RASSP Virtual Prototyping of DSP Systems (<abbr title="C. Hein">CH</abbr>, <abbr title="J. Pridgen">JP</abbr>, <abbr title="W. Kline">WK</abbr>), pp. 492–497.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-Schneider.html">DAC-1997-Schneider</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Parallel/Serial Trade-Off Methodology for Look-Up Table Based Decoders (<abbr title="Claus Schneider">CS</abbr>), pp. 498–503.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-MaciiPS.html">DAC-1997-MaciiPS</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>High-Level Power Modeling, Estimation, and Optimization (<abbr title="Enrico Macii">EM</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Fabio Somenzi">FS</abbr>), pp. 504–511.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1997-KuoC.html">DAC-1997-KuoC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span></dt><dd>A Network Flow Approach for Hierarchical Tree Partitioning (<abbr title="Ming-Ter Kuo">MTK</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 512–517.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-FangW.html">DAC-1997-FangW</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multi-Way FPGA Partitioning by Fully Exploiting Design Hierarchy (<abbr title="Wen-Jong Fang">WJF</abbr>, <abbr title="Allen C.-H. Wu">ACHW</abbr>), pp. 518–521.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-KrupnovaAS.html">DAC-1997-KrupnovaAS</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>A Hierarchy-Driven FPGA Partitioning Method (<abbr title="Helena Krupnova">HK</abbr>, <abbr title="Ali Abbara">AA</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), pp. 522–525.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-KarypisAKS.html">DAC-1997-KarypisAKS</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multilevel Hypergraph Partitioning: Application in VLSI Domain (<abbr title="George Karypis">GK</abbr>, <abbr title="Rajat Aggarwal">RA</abbr>, <abbr title="Vipin Kumar">VK</abbr>, <abbr title="Shashi Shekhar">SS</abbr>), pp. 526–529.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-AlpertHK.html">DAC-1997-AlpertHK</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Multilevel Circuit Partitioning (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Jen-Hsin Huang">JHH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>), pp. 530–533.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-GhoshRJ.html">DAC-1997-GhoshRJ</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Hierarchical Test Generation and Design for Testability of ASPPs and ASIPs (<abbr title="Indradeep Ghosh">IG</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 534–539.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-GoodbyO.html">DAC-1997-GoodbyO</a></dt><dd>Frequency-Domain Compatibility in Digital Filter BIST (<abbr title="Laurence Goodby">LG</abbr>, <abbr title="Alex Orailoglu">AO</abbr>), pp. 540–545.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-NouraniCP.html">DAC-1997-NouraniCP</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Scheme for Integrated Controller-Datapath Fault Testing (<abbr title="Mehrdad Nourani">MN</abbr>, <abbr title="Joan Carletta">JC</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 546–551.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-LavanaKBK.html">DAC-1997-LavanaKBK</a> <span class="tag"><a href="tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="tag/internet.html" title="internet">#internet</a></span> <span class="tag"><a href="tag/paradigm.html" title="paradigm">#paradigm</a></span> <span class="tag"><a href="tag/workflow.html" title="workflow">#workflow</a></span></dt><dd>Executable Workflows: A Paradigm for Collaborative Design on the Internet (<abbr title="Hemang Lavana">HL</abbr>, <abbr title="Amit Khetawat">AK</abbr>, <abbr title="Franc Brglez">FB</abbr>, <abbr title="Krzysztof Kozminski">KK</abbr>), pp. 553–558.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-Cottrell.html">DAC-1997-Cottrell</a> <span class="tag"><a href="tag/component.html" title="component">#component</a></span></dt><dd>Electronic Component Information Exchange (ECIX) (<abbr title="Donald R. Cottrell">DRC</abbr>), pp. 559–563.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1997-SchurmannA.html">DAC-1997-SchurmannA</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Modeling Design Tasks and Tools: The Link Between Product and Flow Model (<abbr title="Bernd Schürmann">BS</abbr>, <abbr title="Joachim Altmeyer">JA</abbr>), pp. 564–569.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-MarculescuMP97a.html">DAC-1997-MarculescuMP97a</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/sequence.html" title="sequence">#sequence</a></span></dt><dd>Hierarchical Sequence Compaction for Power Estimation (<abbr title="Radu Marculescu">RM</abbr>, <abbr title="Diana Marculescu">DM</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 570–575.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-HsiehPMR.html">DAC-1997-HsiehPMR</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Profile-Driven Program Synthesis for Evaluation of System Power Dissipation (<abbr title="Cheng-Ta Hsieh">CTH</abbr>, <abbr title="Massoud Pedram">MP</abbr>, <abbr title="Gaurav Mehta">GM</abbr>, <abbr title="Fred Rastgar">FR</abbr>), pp. 576–581.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-RamprasadSH.html">DAC-1997-RamprasadSH</a> <span class="tag"><a href="tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>Analytical Estimation of Transition Activity From Word-Level Signal Statistics (<abbr title="Sumant Ramprasad">SR</abbr>, <abbr title="Naresh R. Shanbhag">NRS</abbr>, <abbr title="Ibrahim N. Hajj">INH</abbr>), pp. 582–587.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-AlpertD.html">DAC-1997-AlpertD</a></dt><dd>Wire Segmenting for Improved Buffer Insertion (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Anirudh Devgan">AD</abbr>), pp. 588–593.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-KahngT.html">DAC-1997-KahngT</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span></dt><dd>More Practical Bounded-Skew Clock Routing (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Chung-Wen Albert Tsao">CWAT</abbr>), pp. 594–599.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-ChangC.html">DAC-1997-ChangC</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Approach to Multi-Layer Layer Assignment with Application to Via Minimization (<abbr title="Chin-Chih Chang">CCC</abbr>, <abbr title="Jason Cong">JC</abbr>), pp. 600–603.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-ChenW.html">DAC-1997-ChenW</a></dt><dd>Optimal Wire-Sizing Function with Fringing Capacitance Consideration (<abbr title="Chung-Ping Chen">CPC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 604–607.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-PomeranzR.html">DAC-1997-PomeranzR</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Fault Simulation under the Multiple Observation Time Approach using Backward Implications (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 608–613.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-WangG.html">DAC-1997-WangG</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>ATPG for Heat Dissipation Minimization During Scan Testing (<abbr title="Seongmoon Wang">SW</abbr>, <abbr title="Sandeep K. Gupta">SKG</abbr>), pp. 614–619.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-RoigCPP.html">DAC-1997-RoigCPP</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span></dt><dd>Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits (<abbr title="Oriol Roig">OR</abbr>, <abbr title="Jordi Cortadella">JC</abbr>, <abbr title="Marco A. Peña">MAP</abbr>, <abbr title="Enric Pastor">EP</abbr>), pp. 620–625.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-CongHKNSY.html">DAC-1997-CongHKNSY</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology (<abbr title="Jason Cong">JC</abbr>, <abbr title="Lei He">LH</abbr>, <abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="David Noice">DN</abbr>, <abbr title="Nagesh Shirali">NS</abbr>, <abbr title="Steve H.-C. Yen">SHCY</abbr>), pp. 627–632.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-ForzanFG.html">DAC-1997-ForzanFG</a> <span class="tag"><a href="tag/megamodelling.html" title="megamodelling">#megamodelling</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Accurate and Efficient Macromodel of Submicron Digital Standard Cells (<abbr title="Cristiano Forzan">CF</abbr>, <abbr title="Bruno Franzini">BF</abbr>, <abbr title="Carlo Guardiani">CG</abbr>), pp. 633–637.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1997-ChenL.html">DAC-1997-ChenL</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design (<abbr title="Howard H. Chen">HHC</abbr>, <abbr title="David D. Ling">DDL</abbr>), pp. 638–643.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-CongW.html">DAC-1997-CongW</a> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits (<abbr title="Jason Cong">JC</abbr>, <abbr title="Chang Wu">CW</abbr>), pp. 644–649.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-PandaN.html">DAC-1997-PandaN</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Technology-Dependent Transformations for Low-Power Synthesis (<abbr title="Rajendran Panda">RP</abbr>, <abbr title="Farid N. Najm">FNN</abbr>), pp. 650–655.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-ChenHL.html">DAC-1997-ChenHL</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/re-engineering.html" title="re-engineering">#re-engineering</a></span></dt><dd>Low Power FPGA Design — A Re-engineering Approach (<abbr title="Chau-Shen Chen">CSC</abbr>, <abbr title="TingTing Hwang">TH</abbr>, <abbr title="C. L. Liu">CLL</abbr>), pp. 656–661.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-JiangKCM.html">DAC-1997-JiangKCM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Post-Layout Logic Restructuring for Performance Optimization (<abbr title="Yi-Min Jiang">YMJ</abbr>, <abbr title="Angela Krstic">AK</abbr>, <abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Malgorzata Marek-Sadowska">MMS</abbr>), pp. 662–665.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-MurofushiIMM.html">DAC-1997-MurofushiIMM</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Layout Driven Re-synthesis for Low Power Consumption LSIs (<abbr title="Masako Murofushi">MM</abbr>, <abbr title="Takashi Ishioka">TI</abbr>, <abbr title="Masami Murakata">MM</abbr>, <abbr title="Takashi Mitsuhashi">TM</abbr>), pp. 666–669.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-Tang.html">DAC-1997-Tang</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Overview of Microelectromechanical Systems and Design Processes (<abbr title="William C. Tang">WCT</abbr>), pp. 670–673.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-KaramCBDPSRHG.html">DAC-1997-KaramCBDPSRHG</a></dt><dd>CAD and Foundries for Microsystems (<abbr title="Jean-Michel Karam">JMK</abbr>, <abbr title="Bernard Courtois">BC</abbr>, <abbr title="Hicham Boutamine">HB</abbr>, <abbr title="P. Drake">PD</abbr>, <abbr title="András Poppe">AP</abbr>, <abbr title="Vladimir Székely">VS</abbr>, <abbr title="Márta Rencz">MR</abbr>, <abbr title="Klaus Hofmann">KH</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 674–679.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-MukherjeeF.html">DAC-1997-MukherjeeF</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Structured Design of Microelectromechanical Systems (<abbr title="Tamal Mukherjee">TM</abbr>, <abbr title="Gary K. Fedder">GKF</abbr>), pp. 680–685.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-AluruW.html">DAC-1997-AluruW</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Algorithms for Coupled Domain MEMS Simulation (<abbr title="Narayan R. Aluru">NRA</abbr>, <abbr title="James White">JW</abbr>), pp. 686–690.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1997-HenkelE.html">DAC-1997-HenkelE</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A Hardware/Software Partitioner Using a Dynamically Determined Granularity (<abbr title="Jörg Henkel">JH</abbr>, <abbr title="Rolf Ernst">RE</abbr>), pp. 691–696.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-KirovskiP.html">DAC-1997-KirovskiP</a> <span class="tag"><a href="tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>System-Level Synthesis of Low-Power Hard Real-Time Systems (<abbr title="Darko Kirovski">DK</abbr>, <abbr title="Miodrag Potkonjak">MP</abbr>), pp. 697–702.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-DaveLJ.html">DAC-1997-DaveLJ</a> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>COSYN: Hardware-Software Co-Synthesis of Embedded Systems (<abbr title="Bharat P. Dave">BPD</abbr>, <abbr title="Ganesh Lakshminarayana">GL</abbr>, <abbr title="Niraj K. Jha">NKJ</abbr>), pp. 703–708.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-AgrawalG.html">DAC-1997-AgrawalG</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Data-Flow Assisted Behavioral Partitioning for Embedded Systems (<abbr title="Samir Agrawal">SA</abbr>, <abbr title="Rajesh K. Gupta">RKG</abbr>), pp. 709–712.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-BakshiG.html">DAC-1997-BakshiG</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Hardware/Software Partitioning and Pipelining (<abbr title="Smita Bakshi">SB</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 713–716.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-Dai.html">DAC-1997-Dai</a> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Chip Parasitic Extraction and Signal Integrity Verification (Extended Abstract) (<abbr title="Wayne Wei-Ming Dai">WWMD</abbr>), pp. 717–719.</dd> <div class="pagevis" style="width:2px"></div>
<dt><a href="DAC-1997-GrundmannDAR.html">DAC-1997-GrundmannDAR</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Designing High Performance CMOS Microprocessors Using Full Custom Techniques (<abbr title="William J. Grundmann">WJG</abbr>, <abbr title="Dan Dobberpuhl">DD</abbr>, <abbr title="Randy L. Allmon">RLA</abbr>, <abbr title="Nicholas L. Rethman">NLR</abbr>), pp. 722–727.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-CabodiCLQ.html">DAC-1997-CabodiCLQ</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="tag/traversal.html" title="traversal">#traversal</a></span></dt><dd>Disjunctive Partitioning and Partial Iterative Squaring: An Effective Approach for Symbolic Traversal of Large Circuits (<abbr title="Gianpiero Cabodi">GC</abbr>, <abbr title="Paolo Camurati">PC</abbr>, <abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Stefano Quer">SQ</abbr>), pp. 728–733.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-HasteerMB.html">DAC-1997-HasteerMB</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Assertion Checker for Combinational Properties (<abbr title="Gagan Hasteer">GH</abbr>, <abbr title="Anmol Mathur">AM</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 734–739.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-GuptaMA.html">DAC-1997-GuptaMA</a> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/validation.html" title="validation">#validation</a></span></dt><dd>Toward Formalizing a Validation Methodology Using Simulation Coverage (<abbr title="Aarti Gupta">AG</abbr>, <abbr title="Sharad Malik">SM</abbr>, <abbr title="Pranav Ashar">PA</abbr>), pp. 740–745.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-Vygen.html">DAC-1997-Vygen</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Algorithms for Large-Scale Flat Placement (<abbr title="Jens Vygen">JV</abbr>), pp. 746–751.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-AlpertCHMY.html">DAC-1997-AlpertCHMY</a> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/revisited.html" title="revisited">#revisited</a></span></dt><dd>Quadratic Placement Revisited (<abbr title="Charles J. Alpert">CJA</abbr>, <abbr title="Tony F. Chan">TFC</abbr>, <abbr title="Dennis J.-H. Huang">DJHH</abbr>, <abbr title="Igor L. Markov">ILM</abbr>, <abbr title="Kenneth Yan">KY</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-SarrafzadehKT.html">DAC-1997-SarrafzadehKT</a> <span class="tag"><a href="tag/unification.html" title="unification">#unification</a></span></dt><dd>Unification of Budgeting and Placement (<abbr title="Majid Sarrafzadeh">MS</abbr>, <abbr title="David A. Knol">DAK</abbr>, <abbr title="Gustavo E. Téllez">GET</abbr>), pp. 758–761.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-XuGC.html">DAC-1997-XuGC</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/refinement.html" title="refinement">#refinement</a></span></dt><dd>Cluster Refinement for Block Placement (<abbr title="Jin Xu">JX</abbr>, <abbr title="Pei-Ning Guo">PNG</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 762–765.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1997-LevitanMKRCFM.html">DAC-1997-LevitanMKRCFM</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Computer-Aided Design of Free-Space Opto-Electronic Systems (<abbr title="Steven P. Levitan">SPL</abbr>, <abbr title="Philippe J. Marchand">PJM</abbr>, <abbr title="Timothy P. Kurzweg">TPK</abbr>, <abbr title="M. A. Rempel">MAR</abbr>, <abbr title="Donald M. Chiarulli">DMC</abbr>, <abbr title="C. Fan">CF</abbr>, <abbr title="F. B. McCormick">FBM</abbr>), pp. 768–773.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-BauerE.html">DAC-1997-BauerE</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware/Software Co-Simulation in a VHDL-Based Test Bench Approach (<abbr title="Matthias Bauer">MB</abbr>, <abbr title="Wolfgang Ecker">WE</abbr>), pp. 774–779.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1997-LiemCSPJGLFB.html">DAC-1997-LiemCSPJGLFB</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/development.html" title="development">#development</a></span> <span class="tag"><a href="tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor (<abbr title="Clifford Liem">CL</abbr>, <abbr title="Marco Cornero">MC</abbr>, <abbr title="Miguel Santana">MS</abbr>, <abbr title="Pierre G. Paulin">PGP</abbr>, <abbr title="Ahmed Amine Jerraya">AAJ</abbr>, <abbr title="Jean-Marc Gentit">JMG</abbr>, <abbr title="Jean Lopez">JL</abbr>, <abbr title="Xavier Figari">XF</abbr>, <abbr title="Laurent Bergher">LB</abbr>), pp. 780–785.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>