# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../FPGA2.srcs/sources_1/ip/ref_image_RAM/sim/ref_image_RAM.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
