
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 699.973 ; gain = 177.754
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/main.vhd:14]
INFO: [Synth 8-638] synthesizing module 'seg7_mux4' [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/seg7_mux.vhd:17]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
	Parameter size bound to: 125000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
	Parameter size bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (1#1) [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
INFO: [Synth 8-638] synthesizing module 'seg7' [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/seg7.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'seg7' (2#1) [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/seg7.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'seg7_mux4' (3#1) [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/seg7_mux.vhd:17]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
	Parameter size bound to: 4000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (3#1) [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
	Parameter size bound to: 3000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (3#1) [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
INFO: [Synth 8-638] synthesizing module 'counter4' [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter4.vhd:17]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized3' [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
	Parameter size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized3' (3#1) [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'counter4' (4#1) [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter4.vhd:17]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized4' [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
	Parameter size bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized4' (4#1) [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized5' [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
	Parameter size bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized5' (4#1) [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/counter.vhd:18]
WARNING: [Synth 8-3848] Net delay_rand in module/entity main does not have driver. [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/main.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'main' (5#1) [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/sources_1/imports/time-reaction-tester/main.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 763.035 ; gain = 240.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 763.035 ; gain = 240.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 763.035 ; gain = 240.816
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/constrs_1/new/final_project.xdc]
Finished Parsing XDC File [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/constrs_1/new/final_project.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.srcs/constrs_1/new/final_project.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 881.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 881.250 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 881.250 ; gain = 359.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 881.250 ; gain = 359.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 881.250 ; gain = 359.031
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              configured |                              000 |                              100
                    idle |                              001 |                              000
                   delay |                              010 |                              001
                counting |                              011 |                              010
                   score |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 881.250 ; gain = 359.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 12    
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 2     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 3     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module seg7_mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module counter__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 3     
Module counter__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 881.250 ; gain = 359.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 881.250 ; gain = 359.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 881.250 ; gain = 359.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 881.250 ; gain = 359.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 884.105 ; gain = 361.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 884.105 ; gain = 361.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 884.105 ; gain = 361.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 884.105 ; gain = 361.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 884.105 ; gain = 361.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 884.105 ; gain = 361.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     7|
|4     |LUT2   |    17|
|5     |LUT3   |     8|
|6     |LUT4   |    39|
|7     |LUT5   |    29|
|8     |LUT6   |     9|
|9     |FDCE   |    33|
|10    |FDRE   |    56|
|11    |IBUF   |     3|
|12    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+--------------------------+------+
|      |Instance             |Module                    |Cells |
+------+---------------------+--------------------------+------+
|1     |top                  |                          |   229|
|2     |  counter4           |counter4                  |    87|
|3     |    val_cnt0         |counter__parameterized3   |    18|
|4     |    val_cnt1         |counter__parameterized3_0 |    30|
|5     |    val_cnt2         |counter__parameterized3_1 |    18|
|6     |    val_cnt3         |counter__parameterized3_2 |    21|
|7     |  counter_scoretimer |counter__parameterized2   |    40|
|8     |  mux                |seg7_mux4                 |    35|
|9     |    prescaler        |counter                   |    27|
|10    |    sel_cnt          |counter__parameterized0   |     8|
|11    |  prescaler_1Khz     |counter__parameterized5   |    28|
+------+---------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 884.105 ; gain = 361.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 884.105 ; gain = 243.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 884.105 ; gain = 361.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 900.195 ; gain = 609.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.195 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chris/Desktop/Time_Reaction_Tester/Time_Reaction_Tester.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 21:52:18 2021...
