Running: /opt/Xilinx/13.1/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/matt/Programming/VHDL/FpgaSequencer/Sequencer/Top_Level_isim_beh.exe -prj /home/matt/Programming/VHDL/FpgaSequencer/Sequencer/Top_Level_beh.prj work.Top_Level 
ISim O.40d (signature 0xdc0cde0)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "/home/matt/Programming/VHDL/FpgaSequencer/Sequencer/ipcore_dir/multiplier.vhd" into library work
Parsing VHDL file "/home/matt/Programming/VHDL/FpgaSequencer/Sequencer/Triangle_Ram.vhd" into library work
Parsing VHDL file "/home/matt/Programming/VHDL/FpgaSequencer/Sequencer/Sine_Ram.vhd" into library work
Parsing VHDL file "/home/matt/Programming/VHDL/FpgaSequencer/Sequencer/Triangle_Generator.vhd" into library work
Parsing VHDL file "/home/matt/Programming/VHDL/FpgaSequencer/Sequencer/Tone_Mixer.vhd" into library work
Parsing VHDL file "/home/matt/Programming/VHDL/FpgaSequencer/Sequencer/Square_Generator.vhd" into library work
Parsing VHDL file "/home/matt/Programming/VHDL/FpgaSequencer/Sequencer/Sine_Generator.vhd" into library work
Parsing VHDL file "/home/matt/Programming/VHDL/FpgaSequencer/Sequencer/Sawtooth_Generator.vhd" into library work
Parsing VHDL file "/home/matt/Programming/VHDL/FpgaSequencer/Sequencer/dcm_42Mhz.vhd" into library work
Parsing VHDL file "/home/matt/Programming/VHDL/FpgaSequencer/Sequencer/Clock_Divider.vhd" into library work
Parsing VHDL file "/home/matt/Programming/VHDL/FpgaSequencer/Sequencer/Top_Level.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95548 KB
Fuse CPU Usage: 400 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package numeric_std from library ieee
Using precompiled package textio from library std
Using precompiled package vital_timing from library ieee
Using precompiled package vital_primitives from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_signed from library ieee
Using precompiled package std_logic_unsigned from library ieee
Compiling package vcomponents
Compiling package vpkg
Compiling architecture bufg_v of entity bufg [bufg_default]
Compiling architecture ibufg_v of entity ibufg [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity dcm_sp [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture behavioral of entity dcm_42mhz [dcm_42mhz_default]
Compiling package bip_utils_pkg_v2_0
Compiling package mult_gen_pkg_v11_2
Compiling architecture behavioral of entity mult_gen_v11_2 [\mult_gen_v11_2(0,0,"spartan3e",...]
Compiling architecture multiplier_a of entity multiplier [multiplier_default]
Compiling architecture behavioral of entity tone_mixer [tone_mixer_default]
Compiling architecture behavioral of entity clock_divider [clock_divider_default]
Compiling architecture behavioral of entity sine_ram [sine_ram_default]
Compiling architecture behavioral of entity sine_generator [sine_generator_default]
Compiling architecture behavioral of entity square_generator [square_generator_default]
Compiling architecture behavioral of entity sawtooth_generator [sawtooth_generator_default]
Compiling architecture behavioral of entity triangle_ram [triangle_ram_default]
Compiling architecture behavioral of entity triangle_generator [triangle_generator_default]
Compiling architecture behavioral of entity top_level
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 50 VHDL Units
Built simulation executable /home/matt/Programming/VHDL/FpgaSequencer/Sequencer/Top_Level_isim_beh.exe
Fuse Memory Usage: 148500 KB
Fuse CPU Usage: 740 ms
GCC CPU Usage: 7630 ms
