INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MuhammetAliVarlik/AYBU/Vivado_Projects/RTL_Pipelining_Paralelism/RTL_Pipelining_Paralelism.srcs/sim_1/new/Exercise2Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Exercise2Sim
