# COE328 Lab 6

---

Implement a simulation of a simple CPU using VHDL. Includes:

- Registers (latches)  
- 3 versions of the ALU  
- FSM  
- Decoder  
- Multiple SSEG modules
