Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr  5 16:23:43 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     241         
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (271)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (714)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (271)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 95 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There are 126 register/latch pins with no clock driven by root clock pin: R0/RAQUETTE_CLK_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: S0/score_2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: S0/score_2_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (714)
--------------------------------------------------
 There are 714 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.121        0.000                      0                   15        0.211        0.000                      0                   15        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.121        0.000                      0                   15        0.211        0.000                      0                   15        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.121ns  (required time - arrival time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.704ns (37.462%)  route 1.175ns (62.538%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.565     5.086    S0/CLK_IBUF_BUFG
    SLICE_X29Y41         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.456     5.542 f  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.495     6.037    B1/prev_j1_win
    SLICE_X30Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.161 r  B1/score_2[2]_i_2/O
                         net (fo=1, routed)           0.680     6.842    S0/score_10
    SLICE_X30Y42         LUT6 (Prop_lut6_I4_O)        0.124     6.966 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     6.966    S0/score_2[2]_i_1_n_0
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    S0/CLK_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X30Y42         FDCE (Setup_fdce_C_D)        0.077    15.087    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                  8.121    

Slack (MET) :             8.216ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.580ns (32.636%)  route 1.197ns (67.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    A0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 f  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.197     6.737    A0/cnt_reg_n_0_[0]
    SLICE_X36Y40         LUT1 (Prop_lut1_I0_O)        0.124     6.861 r  A0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.861    A0/cnt[0]_i_1_n_0
    SLICE_X36Y40         FDCE                                         r  A0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    A0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X36Y40         FDCE (Setup_fdce_C_D)        0.029    15.078    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  8.216    

Slack (MET) :             8.236ns  (required time - arrival time)
  Source:                 A0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.606ns (33.607%)  route 1.197ns (66.393%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    A0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  A0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.456     5.540 r  A0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.197     6.737    A0/cnt_reg_n_0_[0]
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.150     6.887 r  A0/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.887    A0/cnt[1]_i_1_n_0
    SLICE_X36Y40         FDCE                                         r  A0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443    14.784    A0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X36Y40         FDCE (Setup_fdce_C_D)        0.075    15.124    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  8.236    

Slack (MET) :             8.300ns  (required time - arrival time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.693ns  (logic 0.580ns (34.255%)  route 1.113ns (65.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    S0/CLK_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  S0/score_1_reg[1]/Q
                         net (fo=6, routed)           1.113     6.654    S0/j1_score[1]
    SLICE_X29Y40         LUT4 (Prop_lut4_I3_O)        0.124     6.778 r  S0/score_1[1]_i_1/O
                         net (fo=1, routed)           0.000     6.778    S0/score_1[1]_i_1_n_0
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445    14.786    S0/CLK_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[1]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X29Y40         FDCE (Setup_fdce_C_D)        0.029    15.079    S0/score_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -6.778    
  -------------------------------------------------------------------
                         slack                                  8.300    

Slack (MET) :             8.320ns  (required time - arrival time)
  Source:                 S0/score_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.719ns  (logic 0.606ns (35.250%)  route 1.113ns (64.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    S0/CLK_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  S0/score_1_reg[1]/Q
                         net (fo=6, routed)           1.113     6.654    S0/j1_score[1]
    SLICE_X29Y40         LUT5 (Prop_lut5_I1_O)        0.150     6.804 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     6.804    S0/score_1[2]_i_1_n_0
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445    14.786    S0/CLK_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X29Y40         FDCE (Setup_fdce_C_D)        0.075    15.125    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  8.320    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 R0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.779ns (48.720%)  route 0.820ns (51.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    R0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  R0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  R0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.820     6.383    R0/cnt_reg_n_0_[1]
    SLICE_X37Y42         LUT4 (Prop_lut4_I0_O)        0.301     6.684 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.684    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    R0/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)        0.031    15.056    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -6.684    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.389ns  (required time - arrival time)
  Source:                 B0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.773ns (48.936%)  route 0.807ns (51.064%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    B0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  B0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.478     5.563 r  B0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.807     6.370    B0/cnt_reg_n_0_[1]
    SLICE_X37Y42         LUT4 (Prop_lut4_I0_O)        0.295     6.665 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.665    B0/BALLE_CLK_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    B0/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y42         FDRE (Setup_fdre_C_D)        0.029    15.054    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -6.665    
  -------------------------------------------------------------------
                         slack                                  8.389    

Slack (MET) :             8.397ns  (required time - arrival time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.642ns (39.032%)  route 1.003ns (60.968%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    B0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.003     6.606    B0/cnt_reg_n_0_[0]
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.730 r  B0/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     6.730    B0/cnt[0]_i_1__0_n_0
    SLICE_X38Y42         FDCE                                         r  B0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    B0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.077    15.127    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                  8.397    

Slack (MET) :             8.412ns  (required time - arrival time)
  Source:                 B0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.668ns (39.981%)  route 1.003ns (60.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    B0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  B0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.518     5.603 r  B0/cnt_reg[0]/Q
                         net (fo=2, routed)           1.003     6.606    B0/cnt_reg_n_0_[0]
    SLICE_X38Y42         LUT2 (Prop_lut2_I0_O)        0.150     6.756 r  B0/cnt[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.756    B0/cnt[1]_i_1__1_n_0
    SLICE_X38Y42         FDCE                                         r  B0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    B0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X38Y42         FDCE (Setup_fdce_C_D)        0.118    15.168    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  8.412    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 A0/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.718ns (46.869%)  route 0.814ns (53.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.563     5.084    A0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  A0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDCE (Prop_fdce_C_Q)         0.419     5.503 r  A0/cnt_reg[1]/Q
                         net (fo=2, routed)           0.814     6.317    A0/p_1_in
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.299     6.616 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     6.616    A0/PIXEL_CLK_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444    14.785    A0/CLK_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.029    15.054    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -6.616    
  -------------------------------------------------------------------
                         slack                                  8.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.086     1.679    S0/prev_j2_win
    SLICE_X30Y42         LUT5 (Prop_lut5_I3_O)        0.098     1.777 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    S0/score_2[0]_i_1_n_0
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    S0/CLK_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y42         FDCE (Hold_fdce_C_D)         0.121     1.566    S0/score_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 S0/prev_j2_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  S0/prev_j2_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  S0/prev_j2_win_reg/Q
                         net (fo=3, routed)           0.088     1.681    S0/prev_j2_win
    SLICE_X30Y42         LUT6 (Prop_lut6_I2_O)        0.098     1.779 r  S0/score_2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.779    S0/score_2[2]_i_1_n_0
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    S0/CLK_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X30Y42         FDCE (Hold_fdce_C_D)         0.120     1.565    S0/score_2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.665%)  route 0.204ns (52.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X29Y41         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.204     1.790    S0/prev_j1_win
    SLICE_X30Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  S0/score_2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    S0/score_2[1]_i_1_n_0
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    S0/CLK_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[1]/C
                         clock pessimism             -0.478     1.480    
    SLICE_X30Y42         FDCE (Hold_fdce_C_D)         0.121     1.601    S0/score_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.038%)  route 0.146ns (43.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  S0/score_1_reg[0]/Q
                         net (fo=8, routed)           0.146     1.732    S0/j1_score[0]
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.045     1.777 r  S0/score_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    S0/score_1[0]_i_1_n_0
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y40         FDCE (Hold_fdce_C_D)         0.092     1.537    S0/score_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 B0/BALLE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    B0/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  B0/BALLE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  B0/BALLE_CLK_reg/Q
                         net (fo=2, routed)           0.168     1.754    B0/balle_clk_s
    SLICE_X37Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.799    B0/BALLE_CLK_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    B0/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.091     1.536    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.208ns (48.473%)  route 0.221ns (51.527%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    R0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.221     1.830    R0/cnt_reg_n_0_[0]
    SLICE_X38Y42         LUT2 (Prop_lut2_I1_O)        0.044     1.874 r  R0/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.874    R0/cnt[1]_i_1__0_n_0
    SLICE_X38Y42         FDCE                                         r  R0/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    R0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.131     1.576    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 A0/PIXEL_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.073%)  route 0.209ns (52.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    A0/CLK_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  A0/PIXEL_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  A0/PIXEL_CLK_reg/Q
                         net (fo=21, routed)          0.209     1.795    A0/pixel_clk
    SLICE_X36Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.840 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.840    A0/PIXEL_CLK_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    A0/CLK_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  A0/PIXEL_CLK_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.091     1.536    A0/PIXEL_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 R0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.593%)  route 0.221ns (51.407%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    R0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  R0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y42         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  R0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.221     1.830    R0/cnt_reg_n_0_[0]
    SLICE_X38Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  R0/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.875    R0/cnt[0]_i_1__1_n_0
    SLICE_X38Y42         FDCE                                         r  R0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    R0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  R0/cnt_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y42         FDCE (Hold_fdce_C_D)         0.121     1.566    R0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 R0/RAQUETTE_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    R0/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  R0/RAQUETTE_CLK_reg/Q
                         net (fo=2, routed)           0.233     1.820    R0/raquette_clk_s
    SLICE_X37Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.865 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.865    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    R0/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  R0/RAQUETTE_CLK_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.092     1.537    R0/RAQUETTE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 S0/prev_j1_win_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S0/score_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.185ns (37.484%)  route 0.309ns (62.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X29Y41         FDCE                                         r  S0/prev_j1_win_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y41         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  S0/prev_j1_win_reg/Q
                         net (fo=6, routed)           0.309     1.895    S0/prev_j1_win
    SLICE_X29Y40         LUT5 (Prop_lut5_I3_O)        0.044     1.939 r  S0/score_1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.939    S0/score_1[2]_i_1_n_0
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[2]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X29Y40         FDCE (Hold_fdce_C_D)         0.107     1.568    S0/score_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y41   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y40   A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y42   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y42   B0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   R0/RAQUETTE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y42   R0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X38Y42   R0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y42   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y42   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y41   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y40   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y42   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y42   B0/cnt_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           728 Endpoints
Min Delay           728 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.032ns  (logic 6.158ns (40.968%)  route 8.874ns (59.032%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.150     4.939 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.817     5.756    A1/p_0_in
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.332     6.088 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.857     6.945    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.150     7.095 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.961     8.056    A1/BLUE_OBUF[1]
    SLICE_X35Y40         LUT4 (Prop_lut4_I0_O)        0.354     8.410 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.891    11.301    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.731    15.032 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.032    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.000ns  (logic 5.924ns (39.494%)  route 9.076ns (60.506%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.150     4.939 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.817     5.756    A1/p_0_in
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.332     6.088 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.857     6.945    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.150     7.095 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.127     8.222    A1/BLUE_OBUF[1]
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.326     8.548 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.927    11.475    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.000 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.000    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.846ns  (logic 5.902ns (39.754%)  route 8.944ns (60.246%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.150     4.939 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.817     5.756    A1/p_0_in
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.332     6.088 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.857     6.945    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.150     7.095 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.961     8.056    A1/BLUE_OBUF[1]
    SLICE_X35Y40         LUT4 (Prop_lut4_I0_O)        0.326     8.382 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.961    11.343    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    14.846 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.846    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.840ns  (logic 5.895ns (39.721%)  route 8.945ns (60.279%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.150     4.939 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.817     5.756    A1/p_0_in
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.332     6.088 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.857     6.945    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.150     7.095 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.128     8.223    A1/BLUE_OBUF[1]
    SLICE_X35Y42         LUT6 (Prop_lut6_I0_O)        0.326     8.549 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.796    11.345    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    14.840 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.840    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.741ns  (logic 6.150ns (41.722%)  route 8.591ns (58.278%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.150     4.939 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.817     5.756    A1/p_0_in
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.332     6.088 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.857     6.945    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.150     7.095 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.961     8.056    A1/BLUE_OBUF[1]
    SLICE_X35Y40         LUT4 (Prop_lut4_I0_O)        0.354     8.410 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.608    11.018    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    14.741 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.741    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.646ns  (logic 5.930ns (40.486%)  route 8.717ns (59.514%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.150     4.939 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.817     5.756    A1/p_0_in
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.332     6.088 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.857     6.945    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.150     7.095 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.089     8.184    A1/BLUE_OBUF[1]
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.326     8.510 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.606    11.116    GREEN_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    14.646 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.646    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.586ns  (logic 5.905ns (40.481%)  route 8.682ns (59.519%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.150     4.939 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.817     5.756    A1/p_0_in
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.332     6.088 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.857     6.945    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.150     7.095 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.089     8.184    A1/BLUE_OBUF[1]
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.326     8.510 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.571    11.081    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    14.586 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.586    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.536ns  (logic 5.923ns (40.748%)  route 8.613ns (59.252%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.150     4.939 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.817     5.756    A1/p_0_in
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.332     6.088 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.857     6.945    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.150     7.095 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           0.961     8.056    A1/BLUE_OBUF[1]
    SLICE_X35Y40         LUT4 (Prop_lut4_I0_O)        0.326     8.382 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.630    11.012    RED_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    14.536 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.536    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.465ns  (logic 5.923ns (40.948%)  route 8.542ns (59.052%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.150     4.939 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.817     5.756    A1/p_0_in
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.332     6.088 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.857     6.945    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.150     7.095 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.089     8.184    A1/BLUE_OBUF[1]
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.326     8.510 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.431    10.941    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    14.465 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.465    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.310ns  (logic 5.919ns (41.359%)  route 8.392ns (58.641%))
  Logic Levels:           6  (IBUF=1 LUT2=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.150     4.939 r  S1/RED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.817     5.756    A1/p_0_in
    SLICE_X35Y42         LUT6 (Prop_lut6_I2_O)        0.332     6.088 r  A1/RED_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           0.857     6.945    A1/RED_OBUF[3]_inst_i_2_n_0
    SLICE_X35Y41         LUT2 (Prop_lut2_I0_O)        0.150     7.095 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.089     8.184    A1/BLUE_OBUF[1]
    SLICE_X35Y43         LUT6 (Prop_lut6_I5_O)        0.326     8.510 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.281    10.791    GREEN_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    14.310 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.310    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B1/yBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/yBalle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.842%)  route 0.166ns (47.158%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDCE                         0.000     0.000 r  B1/yBalle_reg[0]/C
    SLICE_X35Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/yBalle_reg[0]/Q
                         net (fo=8, routed)           0.166     0.307    B1/yBalle_reg[0]_0[0]
    SLICE_X35Y51         LUT5 (Prop_lut5_I2_O)        0.045     0.352 r  B1/yBalle[0]_i_1/O
                         net (fo=1, routed)           0.000     0.352    B1/yBalle[0]_i_1_n_0
    SLICE_X35Y51         FDCE                                         r  B1/yBalle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE                         0.000     0.000 r  B1/VyBalle_reg[2]/C
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[2]/Q
                         net (fo=2, routed)           0.167     0.308    B1/VyBalle_reg_n_0_[2]
    SLICE_X33Y50         LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  B1/VyBalle[2]_i_1/O
                         net (fo=1, routed)           0.000     0.353    B1/VyBalle0[2]
    SLICE_X33Y50         FDCE                                         r  B1/VyBalle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/dirRaquetteG_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1/dirRaquetteG_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE                         0.000     0.000 r  R1/dirRaquetteG_reg[1]/C
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  R1/dirRaquetteG_reg[1]/Q
                         net (fo=2, routed)           0.167     0.308    R1/dirRaquetteG_reg_n_0_[1]
    SLICE_X47Y45         LUT1 (Prop_lut1_I0_O)        0.045     0.353 r  R1/dirRaquetteG[1]_i_1/O
                         net (fo=1, routed)           0.000     0.353    R1/dirRaquetteG0[1]
    SLICE_X47Y45         FDCE                                         r  R1/dirRaquetteG_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDCE                         0.000     0.000 r  B1/VyBalle_reg[12]/C
    SLICE_X35Y52         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[12]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[12]
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[12]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[12]
    SLICE_X35Y52         FDCE                                         r  B1/VyBalle_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDCE                         0.000     0.000 r  B1/VyBalle_reg[15]/C
    SLICE_X35Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[15]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[15]
    SLICE_X35Y53         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[15]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[15]
    SLICE_X35Y53         FDCE                                         r  B1/VyBalle_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDCE                         0.000     0.000 r  B1/VyBalle_reg[19]/C
    SLICE_X31Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[19]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[19]
    SLICE_X31Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[19]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[19]
    SLICE_X31Y55         FDCE                                         r  B1/VyBalle_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y55         FDCE                         0.000     0.000 r  B1/VyBalle_reg[22]/C
    SLICE_X35Y55         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[22]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[22]
    SLICE_X35Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[22]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[22]
    SLICE_X35Y55         FDCE                                         r  B1/VyBalle_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/VyBalle_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1/VyBalle_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDCE                         0.000     0.000 r  B1/VyBalle_reg[8]/C
    SLICE_X31Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  B1/VyBalle_reg[8]/Q
                         net (fo=2, routed)           0.168     0.309    B1/VyBalle_reg_n_0_[8]
    SLICE_X31Y51         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  B1/VyBalle[8]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B1/VyBalle0[8]
    SLICE_X31Y51         FDCE                                         r  B1/VyBalle_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/dirRaquetteD_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1/dirRaquetteD_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDCE                         0.000     0.000 r  R1/dirRaquetteD_reg[11]/C
    SLICE_X41Y47         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  R1/dirRaquetteD_reg[11]/Q
                         net (fo=2, routed)           0.168     0.309    R1/dirRaquetteD_reg_n_0_[11]
    SLICE_X41Y47         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  R1/dirRaquetteD[11]_i_1/O
                         net (fo=1, routed)           0.000     0.354    R1/dirRaquetteD[11]_i_1_n_0
    SLICE_X41Y47         FDCE                                         r  R1/dirRaquetteD_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/dirRaquetteD_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            R1/dirRaquetteD_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDCE                         0.000     0.000 r  R1/dirRaquetteD_reg[1]/C
    SLICE_X39Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  R1/dirRaquetteD_reg[1]/Q
                         net (fo=2, routed)           0.168     0.309    R1/dirRaquetteD_reg_n_0_[1]
    SLICE_X39Y44         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  R1/dirRaquetteD[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    R1/dirRaquetteD[1]_i_1_n_0
    SLICE_X39Y44         FDCE                                         r  R1/dirRaquetteD_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.923ns  (logic 0.828ns (28.331%)  route 2.095ns (71.669%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.564     5.085    S0/CLK_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456     5.541 f  S0/score_1_reg[0]/Q
                         net (fo=8, routed)           0.687     6.228    A1/j1_score[0]
    SLICE_X31Y40         LUT5 (Prop_lut5_I0_O)        0.124     6.352 r  A1/IS_NUMBER_reg_i_16/O
                         net (fo=1, routed)           0.706     7.059    A1/IS_NUMBER_reg_i_16_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.183 r  A1/IS_NUMBER_reg_i_5/O
                         net (fo=2, routed)           0.701     7.884    A1/IS_NUMBER_reg_i_5_n_0
    SLICE_X31Y40         LUT3 (Prop_lut3_I2_O)        0.124     8.008 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.000     8.008    S1/BLUE_OBUF[2]_inst_i_2
    SLICE_X31Y40         LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S0/score_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            S1/IS_NUMBER_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.299ns (45.949%)  route 0.352ns (54.051%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.562     1.445    S0/CLK_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  S0/score_2_reg[0]/Q
                         net (fo=6, routed)           0.159     1.768    S0/j2_score[0]
    SLICE_X30Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  S0/IS_NUMBER_reg_i_11/O
                         net (fo=1, routed)           0.056     1.869    A1/IS_NUMBER_reg_i_2_1
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.045     1.914 r  A1/IS_NUMBER_reg_i_3/O
                         net (fo=2, routed)           0.136     2.051    A1/IS_NUMBER_reg_i_3_n_0
    SLICE_X31Y40         LUT3 (Prop_lut3_I0_O)        0.045     2.096 r  A1/IS_NUMBER_reg_i_1/O
                         net (fo=1, routed)           0.000     2.096    S1/BLUE_OBUF[2]_inst_i_2
    SLICE_X31Y40         LDCE                                         r  S1/IS_NUMBER_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.863ns  (logic 1.565ns (19.907%)  route 6.298ns (80.093%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.913 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         2.950     7.863    S0/prev_j2_win_reg_0
    SLICE_X29Y40         FDCE                                         f  S0/score_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445     4.786    S0/CLK_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.863ns  (logic 1.565ns (19.907%)  route 6.298ns (80.093%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.913 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         2.950     7.863    S0/prev_j2_win_reg_0
    SLICE_X29Y40         FDCE                                         f  S0/score_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445     4.786    S0/CLK_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_1_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.863ns  (logic 1.565ns (19.907%)  route 6.298ns (80.093%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.913 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         2.950     7.863    S0/prev_j2_win_reg_0
    SLICE_X29Y40         FDCE                                         f  S0/score_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.445     4.786    S0/CLK_IBUF_BUFG
    SLICE_X29Y40         FDCE                                         r  S0/score_1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j2_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.731ns  (logic 1.565ns (20.248%)  route 6.165ns (79.752%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.913 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         2.818     7.731    S0/prev_j2_win_reg_0
    SLICE_X30Y42         FDCE                                         f  S0/prev_j2_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  S0/prev_j2_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.731ns  (logic 1.565ns (20.248%)  route 6.165ns (79.752%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.913 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         2.818     7.731    S0/prev_j2_win_reg_0
    SLICE_X30Y42         FDCE                                         f  S0/score_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.731ns  (logic 1.565ns (20.248%)  route 6.165ns (79.752%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.913 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         2.818     7.731    S0/prev_j2_win_reg_0
    SLICE_X30Y42         FDCE                                         f  S0/score_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/score_2_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.731ns  (logic 1.565ns (20.248%)  route 6.165ns (79.752%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.913 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         2.818     7.731    S0/prev_j2_win_reg_0
    SLICE_X30Y42         FDCE                                         f  S0/score_2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.444     4.785    S0/CLK_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            S0/prev_j1_win_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.722ns  (logic 1.565ns (20.271%)  route 6.157ns (79.729%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.913 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         2.809     7.722    S0/prev_j2_win_reg_0
    SLICE_X29Y41         FDCE                                         f  S0/prev_j1_win_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.446     4.787    S0/CLK_IBUF_BUFG
    SLICE_X29Y41         FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.092ns  (logic 1.565ns (22.070%)  route 5.527ns (77.930%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.913 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         2.180     7.092    A0/cnt_reg[1]_0
    SLICE_X36Y40         FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    A0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  A0/cnt_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            A0/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.092ns  (logic 1.565ns (22.070%)  route 5.527ns (77.930%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  RST_IBUF_inst/O
                         net (fo=5, routed)           3.347     4.789    S1/RST_IBUF
    SLICE_X36Y42         LUT2 (Prop_lut2_I1_O)        0.124     4.913 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         2.180     7.092    A0/cnt_reg[1]_0
    SLICE_X36Y40         FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.443     4.784    A0/CLK_IBUF_BUFG
    SLICE_X36Y40         FDCE                                         r  A0/cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.203ns (46.334%)  route 0.235ns (53.666%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X35Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.235     0.393    B0/END_GAME
    SLICE_X37Y42         LUT4 (Prop_lut4_I2_O)        0.045     0.438 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.438    B0/BALLE_CLK_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    B0/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  B0/BALLE_CLK_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            A0/PIXEL_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.203ns (44.147%)  route 0.257ns (55.853%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X35Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.257     0.415    A0/END_GAME
    SLICE_X36Y41         LUT4 (Prop_lut4_I2_O)        0.045     0.460 r  A0/PIXEL_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.460    A0/PIXEL_CLK_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  A0/PIXEL_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    A0/CLK_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  A0/PIXEL_CLK_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            R0/RAQUETTE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.514ns  (logic 0.203ns (39.485%)  route 0.311ns (60.515%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X35Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.311     0.469    R0/END_GAME
    SLICE_X37Y42         LUT4 (Prop_lut4_I2_O)        0.045     0.514 r  R0/RAQUETTE_CLK_i_1/O
                         net (fo=1, routed)           0.000     0.514    R0/RAQUETTE_CLK_i_1_n_0
    SLICE_X37Y42         FDRE                                         r  R0/RAQUETTE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    R0/CLK_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  R0/RAQUETTE_CLK_reg/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            B0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.203ns (24.479%)  route 0.626ns (75.521%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X35Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.376     0.534    S1/END_GAME
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.579 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         0.250     0.829    B0/cnt_reg[1]_0
    SLICE_X38Y42         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    B0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  B0/cnt_reg[0]/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            B0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.203ns (24.479%)  route 0.626ns (75.521%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X35Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.376     0.534    S1/END_GAME
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.579 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         0.250     0.829    B0/cnt_reg[1]_0
    SLICE_X38Y42         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    B0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  B0/cnt_reg[1]/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            R0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.203ns (24.479%)  route 0.626ns (75.521%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X35Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.376     0.534    S1/END_GAME
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.579 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         0.250     0.829    R0/cnt_reg[0]_0
    SLICE_X38Y42         FDCE                                         f  R0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    R0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  R0/cnt_reg[0]/C

Slack:                    inf
  Source:                 S1/END_GAME_reg/G
                            (positive level-sensitive latch)
  Destination:            R0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.203ns (24.479%)  route 0.626ns (75.521%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         LDCE                         0.000     0.000 r  S1/END_GAME_reg/G
    SLICE_X35Y40         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  S1/END_GAME_reg/Q
                         net (fo=5, routed)           0.376     0.534    S1/END_GAME
    SLICE_X36Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.579 f  S1/dirRaquetteG[31]_i_3/O
                         net (fo=257, routed)         0.250     0.829    R0/cnt_reg[0]_0
    SLICE_X38Y42         FDCE                                         f  R0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    R0/CLK_IBUF_BUFG
    SLICE_X38Y42         FDCE                                         r  R0/cnt_reg[1]/C

Slack:                    inf
  Source:                 B1/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j2_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.128ns (13.438%)  route 0.825ns (86.562%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE                         0.000     0.000 r  B1/jwin_reg[1]/C
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  B1/jwin_reg[1]/Q
                         net (fo=71, routed)          0.825     0.953    S0/j_win[1]
    SLICE_X30Y42         FDCE                                         r  S0/prev_j2_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    S0/CLK_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  S0/prev_j2_win_reg/C

Slack:                    inf
  Source:                 B1/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/prev_j1_win_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.141ns (13.493%)  route 0.904ns (86.507%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE                         0.000     0.000 r  B1/jwin_reg[0]/C
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/jwin_reg[0]/Q
                         net (fo=74, routed)          0.904     1.045    S0/j_win[0]
    SLICE_X29Y41         FDCE                                         r  S0/prev_j1_win_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.832     1.959    S0/CLK_IBUF_BUFG
    SLICE_X29Y41         FDCE                                         r  S0/prev_j1_win_reg/C

Slack:                    inf
  Source:                 B1/jwin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            S0/score_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.186ns (16.431%)  route 0.946ns (83.569%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE                         0.000     0.000 r  B1/jwin_reg[0]/C
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B1/jwin_reg[0]/Q
                         net (fo=74, routed)          0.946     1.087    S0/j_win[0]
    SLICE_X30Y42         LUT5 (Prop_lut5_I0_O)        0.045     1.132 r  S0/score_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.132    S0/score_2[0]_i_1_n_0
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.831     1.958    S0/CLK_IBUF_BUFG
    SLICE_X30Y42         FDCE                                         r  S0/score_2_reg[0]/C





