VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/02_22_2023_10_21_03/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/02_22_2023_10_21_03/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml AES_DECRYPT_post_synth.v --sdc_file AES_DECRYPT_openfpga.sdc --route_chan_width 192 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report AES_DECRYPT_post_place_timing.rpt --device castor10x8_heterogeneous --post_synth_netlist_unconn_inputs vcc --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --pack


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/02_22_2023_10_21_03/share/raptor/etc/devices/gemini_compact_10x8/gemini_vpr.xml
Circuit name: AES_DECRYPT_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'frac_logic[default]' is defined by user to be disabled in packing
mode 'dsp[physical]' is defined by user to be disabled in packing
mode 'bram[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.03 seconds (max_rss 10.9 MiB, delta_rss +0.9 MiB)

Timing analysis: ON
Circuit netlist file: AES_DECRYPT_post_synth.net
Circuit placement file: AES_DECRYPT_post_synth.place
Circuit routing file: AES_DECRYPT_post_synth.route
Circuit SDC file: AES_DECRYPT_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].global_reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: clb[0].O[8] unconnected pin in architecture.
Warning 132: clb[0].O[9] unconnected pin in architecture.
Warning 133: clb[0].O[18] unconnected pin in architecture.
Warning 134: clb[0].O[19] unconnected pin in architecture.
# Building complex block graph took 0.03 seconds (max_rss 15.5 MiB, delta_rss +4.7 MiB)
Circuit file: AES_DECRYPT_post_synth.v
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.21 seconds (max_rss 35.3 MiB, delta_rss +19.8 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 564
Swept block(s)      : 564
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 35.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 35.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 35.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1718
    .input :     134
    .output:     131
    0-LUT  :       1
    6-LUT  :    1308
    dffre  :     144
  Nets  : 1587
    Avg Fanout:     4.6
    Max Fanout:   147.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 8855
  Timing Graph Edges: 14405
  Timing Graph Levels: 14
# Build Timing Graph took 0.01 seconds (max_rss 35.3 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 144 pins (1.6%), 144 blocks (8.4%)
# Load Timing Constraints

Applied 1 SDC commands from 'AES_DECRYPT_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 35.3 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'AES_DECRYPT_post_synth.v'.

After removing unused inputs...
	total blocks: 1718, total nets: 1587, total inputs: 134, total outputs: 131
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/soft_adder[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.5188e-09
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 135: 133 timing startpoints were not constrained during timing analysis
Warning 136: 131 timing endpoints were not constrained during timing analysis
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Successfully packed Logic Block [37]
Successfully packed Logic Block [72]
Successfully packed Logic Block [53]
Successfully packed Logic Block [34]
Successfully packed Logic Block [11]
Successfully packed Logic Block [67]
Successfully packed Logic Block [60]
    78/1574      4%                            8    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb          8                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [81]
Successfully packed Logic Block [93]
Successfully packed Logic Block [8]
Successfully packed Logic Block [25]
Successfully packed Logic Block [90]
Successfully packed Logic Block [94]
Successfully packed Logic Block [73]
Successfully packed Logic Block [9]
   156/1574      9%                           16    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         16                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [90]
Successfully packed Logic Block [85]
Successfully packed Logic Block [103]
Successfully packed Logic Block [64]
Successfully packed Logic Block [37]
Successfully packed Logic Block [77]
   234/1574     14%                           21    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         22                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [64]
Successfully packed Logic Block [83]
Successfully packed Logic Block [67]
Successfully packed Logic Block [8]
Successfully packed Logic Block [88]
Successfully packed Logic Block [63]
Successfully packed Logic Block [41]
   312/1574     19%                           29    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         29                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [73]
Successfully packed Logic Block [36]
Successfully packed Logic Block [18]
Successfully packed Logic Block [39]
Successfully packed Logic Block [65]
Successfully packed Logic Block [18]
Successfully packed Logic Block [67]
Successfully packed Logic Block [38]
   390/1574     24%                           37    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         37                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [54]
Successfully packed Logic Block [34]
Successfully packed Logic Block [11]
Successfully packed Logic Block [27]
Successfully packed Logic Block [34]
Successfully packed Logic Block [39]
Successfully packed Logic Block [23]
Successfully packed Logic Block [51]
   468/1574     29%                           45    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         45                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [85]
Successfully packed Logic Block [14]
Successfully packed Logic Block [49]
Successfully packed Logic Block [74]
Successfully packed Logic Block [24]
Successfully packed Logic Block [53]
Successfully packed Logic Block [24]
Successfully packed Logic Block [37]
Successfully packed Logic Block [21]
   546/1574     34%                           54    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         54                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [54]
Successfully packed Logic Block [34]
Successfully packed Logic Block [72]
Successfully packed Logic Block [32]
Successfully packed Logic Block [29]
Successfully packed Logic Block [37]
Successfully packed Logic Block [16]
Successfully packed Logic Block [31]
Successfully packed Logic Block [19]
   624/1574     39%                           62    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         63                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [70]
Successfully packed Logic Block [39]
Successfully packed Logic Block [20]
Successfully packed Logic Block [33]
Successfully packed Logic Block [22]
Successfully packed Logic Block [28]
Successfully packed Logic Block [15]
Successfully packed Logic Block [25]
Successfully packed Logic Block [16]
   702/1574     44%                           71    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         72                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [21]
Successfully packed Logic Block [13]
Successfully packed Logic Block [39]
Successfully packed Logic Block [41]
Successfully packed Logic Block [21]
Successfully packed Logic Block [17]
Successfully packed Logic Block [17]
Successfully packed Logic Block [16]
Successfully packed Logic Block [32]
   780/1574     49%                           80    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         81                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [11]
Successfully packed Logic Block [32]
Successfully packed Logic Block [31]
Successfully packed Logic Block [6]
Successfully packed Logic Block [14]
Successfully packed Logic Block [8]
Successfully packed Logic Block [8]
Successfully packed Logic Block [15]
   858/1574     54%                           89    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         89                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [13]
Successfully packed Logic Block [14]
Successfully packed Logic Block [12]
Successfully packed Logic Block [7]
Successfully packed Logic Block [10]
Successfully packed Logic Block [7]
Successfully packed Logic Block [8]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [8]
   936/1574     59%                           99    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         99                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [10]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [17]
  1014/1574     64%                          108    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb        108                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [11]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [9]
Successfully packed Logic Block [7]
Successfully packed Logic Block [12]
Successfully packed Logic Block [13]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [11]
  1092/1574     69%                          118    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb        118                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [8]
Successfully packed Logic Block [12]
Successfully packed Logic Block [7]
Successfully packed Logic Block [10]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [10]
Successfully packed Logic Block [8]
  1170/1574     74%                          128    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb        128                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [10]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [9]
Successfully packed Logic Block [9]
  1248/1574     79%                          137    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb        137                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [2]
Successfully packed Logic Block [6]
Successfully packed Logic Block [5]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [1]
Successfully packed Logic Block [0]
Successfully packed Logic Block [4]
Successfully packed Logic Block [1]
Successfully packed Logic Block [2]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [3]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
  1326/1574     84%                          161    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          5                                      0                            0   
       clb        157                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
  1404/1574     89%                          239    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         83                                      0                            0   
       clb        157                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
  1482/1574     94%                          317    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        161                                      0                            0   
       clb        157                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
  1560/1574     99%                          395    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        239                                      0                            0   
       clb        157                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1164
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1164
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000162169 sec
Full Max Req/Worst Slack updates 1 in 1.567e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000242778 sec
FPGA sized to 12 x 10 (castor10x8_heterogeneous)
Device Utilization: 1.42 (target 1.00)
	Block Utilization: 0.41 Type: io
	Block Utilization: 4.36 Type: clb

Packing failed to fit on device. Re-packing with: unrelated_logic_clustering=true balance_block_type_util=true
Warning 137: 133 timing startpoints were not constrained during timing analysis
Warning 138: 131 timing endpoints were not constrained during timing analysis
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
Successfully packed Logic Block [38]
Successfully packed Logic Block [73]
Successfully packed Logic Block [54]
Successfully packed Logic Block [34]
Successfully packed Logic Block [11]
Successfully packed Logic Block [68]
Successfully packed Logic Block [61]
    78/1574      4%                            8    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb          8                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [82]
Successfully packed Logic Block [94]
Successfully packed Logic Block [8]
Successfully packed Logic Block [25]
Successfully packed Logic Block [91]
Successfully packed Logic Block [95]
Successfully packed Logic Block [74]
Successfully packed Logic Block [9]
   156/1574      9%                           16    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         16                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [91]
Successfully packed Logic Block [86]
Successfully packed Logic Block [104]
Successfully packed Logic Block [65]
Successfully packed Logic Block [37]
Successfully packed Logic Block [78]
   234/1574     14%                           21    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         22                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [65]
Successfully packed Logic Block [84]
Successfully packed Logic Block [68]
Successfully packed Logic Block [8]
Successfully packed Logic Block [89]
Successfully packed Logic Block [64]
Successfully packed Logic Block [42]
   312/1574     19%                           29    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         29                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [74]
Successfully packed Logic Block [37]
Successfully packed Logic Block [18]
Successfully packed Logic Block [39]
Successfully packed Logic Block [66]
Successfully packed Logic Block [18]
Successfully packed Logic Block [68]
Successfully packed Logic Block [39]
   390/1574     24%                           37    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         37                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [55]
Successfully packed Logic Block [35]
Successfully packed Logic Block [11]
Successfully packed Logic Block [27]
Successfully packed Logic Block [35]
Successfully packed Logic Block [40]
Successfully packed Logic Block [23]
Successfully packed Logic Block [52]
   468/1574     29%                           45    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         45                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [86]
Successfully packed Logic Block [14]
Successfully packed Logic Block [50]
Successfully packed Logic Block [75]
Successfully packed Logic Block [25]
Successfully packed Logic Block [54]
Successfully packed Logic Block [25]
Successfully packed Logic Block [38]
Successfully packed Logic Block [22]
   546/1574     34%                           54    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         54                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [55]
Successfully packed Logic Block [35]
Successfully packed Logic Block [73]
Successfully packed Logic Block [33]
Successfully packed Logic Block [30]
Successfully packed Logic Block [38]
Successfully packed Logic Block [17]
Successfully packed Logic Block [32]
Successfully packed Logic Block [20]
   624/1574     39%                           62    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         63                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [71]
Successfully packed Logic Block [39]
Successfully packed Logic Block [21]
Successfully packed Logic Block [34]
Successfully packed Logic Block [23]
Successfully packed Logic Block [29]
Successfully packed Logic Block [16]
Successfully packed Logic Block [26]
Successfully packed Logic Block [17]
   702/1574     44%                           71    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         72                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [22]
Successfully packed Logic Block [14]
Successfully packed Logic Block [40]
Successfully packed Logic Block [42]
Successfully packed Logic Block [22]
Successfully packed Logic Block [18]
Successfully packed Logic Block [18]
Successfully packed Logic Block [16]
Successfully packed Logic Block [33]
   780/1574     49%                           80    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         81                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [12]
Successfully packed Logic Block [33]
Successfully packed Logic Block [32]
Successfully packed Logic Block [17]
Successfully packed Logic Block [15]
Successfully packed Logic Block [8]
Successfully packed Logic Block [8]
Successfully packed Logic Block [16]
   858/1574     54%                           89    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         89                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [14]
Successfully packed Logic Block [15]
Successfully packed Logic Block [13]
Successfully packed Logic Block [7]
Successfully packed Logic Block [11]
Successfully packed Logic Block [7]
Successfully packed Logic Block [8]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
   936/1574     59%                           98    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb         98                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [9]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [10]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [18]
  1014/1574     64%                          108    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb        108                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [11]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [10]
Successfully packed Logic Block [8]
Successfully packed Logic Block [14]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [12]
Successfully packed Logic Block [9]
  1092/1574     69%                          118    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb        118                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [13]
Successfully packed Logic Block [7]
Successfully packed Logic Block [10]
Successfully packed Logic Block [7]
Successfully packed Logic Block [8]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [11]
  1170/1574     74%                          127    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb        127                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [8]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [8]
Successfully packed Logic Block [11]
Successfully packed Logic Block [8]
Successfully packed Logic Block [7]
Successfully packed Logic Block [10]
Successfully packed Logic Block [8]
  1248/1574     79%                          137    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          0                                      0                            0   
       clb        137                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [7]
Successfully packed Logic Block [8]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [7]
Successfully packed Logic Block [8]
Successfully packed Logic Block [8]
Successfully packed Logic Block [8]
Successfully packed Logic Block [7]
Successfully packed Logic Block [4]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
  1326/1574     84%                          150    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io          5                                      0                            0   
       clb        146                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
  1404/1574     89%                          228    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         83                                      0                            0   
       clb        146                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
  1482/1574     94%                          306    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        161                                      0                            0   
       clb        146                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
  1560/1574     99%                          384    12 x 10    
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        239                                      0                            0   
       clb        146                                      0                            0   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 1587 out of 1587 nets, 0 nets not absorbed.
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]
Successfully packed Logic Block [0]

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 1162
  LEs used for logic and registers    : 0
  LEs used for logic only             : 1162
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000134844 sec
Full Max Req/Worst Slack updates 1 in 1.2172e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000237585 sec
FPGA sized to 12 x 10 (castor10x8_heterogeneous)
Device Utilization: 1.33 (target 1.00)
	Block Utilization: 0.41 Type: io
	Block Utilization: 4.06 Type: clb

# Packing took 2.08 seconds (max_rss 40.1 MiB, delta_rss +4.8 MiB)
Error 1: 
Type: Other
File: /nfs_eda_sw/softwares/Raptor/orgnl/Raptor/Backend/OpenFPGA/vtr-verilog-to-routing/vpr/src/pack/pack.cpp
Line: 245
Message: Failed to find device which satisifies resource requirements required: io: 265, clb: 146 (available io: 640, clb: 36)
The entire flow of VPR took 2.40 seconds (max_rss 40.1 MiB)
