0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/carl/fpga/reg8/reg8.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/carl/fpga/reg8/reg8.srcs/sim_1/new/reg8_sim.v,1604414791,verilog,,,,reg8_sim,,,,,,,,
C:/Users/carl/fpga/reg8/reg8.srcs/sources_1/new/reg8.v,1604413973,verilog,,C:/Users/carl/fpga/reg8/reg8.srcs/sim_1/new/reg8_sim.v,,reg8,,,,,,,,
