#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 30 18:54:50 2025
# Process ID: 20192
# Current directory: C:/Users/Asfiyan/Desktop/hafsa_Athestia
# Command line: vivado.exe -mode batch -source run_simulation.tcl
# Log file: C:/Users/Asfiyan/Desktop/hafsa_Athestia/vivado.log
# Journal file: C:/Users/Asfiyan/Desktop/hafsa_Athestia\vivado.jou
#-----------------------------------------------------------
source run_simulation.tcl
# set tb_file [file normalize {C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sim_1/new/tb.sv}]
# set design_file [file normalize {C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/key_internal.sv}]
# set vcd_file [file normalize {keyinternal_tb_output.vcd}]
# set pkg_file [file normalize {C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Dilithium_pkg.sv}]
# set all [file normalize {C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new}]
# create_project -force keyinternal_project {C:/Users/Asfiyan/Desktop/hafsa_Athestia/vivado_sim}
# add_files $all
# add_files $pkg_file
WARNING: [filemgmt 56-12] File 'C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Dilithium_pkg.sv' cannot be added to the project because it already exists in the project, skipping this file
# add_files $tb_file
# add_files $design_file
WARNING: [filemgmt 56-12] File 'C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/key_internal.sv' cannot be added to the project because it already exists in the project, skipping this file
# set_property top KeyInternal_tb [get_filesets sim_1]
# launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Asfiyan/Desktop/hafsa_Athestia/vivado_sim/keyinternal_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'KeyInternal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Asfiyan/Desktop/hafsa_Athestia/vivado_sim/keyinternal_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj KeyInternal_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Bitpack_new.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitPack_new
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Chi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Chi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/CoefFromHalfByte.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoefFromHalfByte
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Coefficient_three_bytes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CoefFromThreeBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Dilithium_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/ExpandA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/ExpandS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ExpandS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Iota.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Iota
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Keccak.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keccak
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/NTT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/NTT_INV.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NTT_INV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Pad10_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pad10_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Pi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Power2round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Power2round
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/RejBoundedPoly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RejBoundedPoly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/RejNttPoly.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RejNttPoly
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Rho.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rho
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Round.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rnd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/SKEncode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skEncode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Shake.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sponge
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/SimpleBitPack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimpleBitPack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/Theta.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Theta
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/key_internal.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_internal
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/pkEncode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PkEncode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sources_1/new/swapbits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SwapNibbles
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/key_internal_new/key_internal_new.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyInternal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Asfiyan/Desktop/hafsa_Athestia/vivado_sim/keyinternal_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Asfiyan/Desktop/hafsa_Athestia/vivado_sim/keyinternal_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 955dc528da6e4ed18571647d055dcc53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot KeyInternal_tb_behav xil_defaultlib.KeyInternal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SwapNibbles(WIDTH=256)
Compiling module xil_defaultlib.Theta
Compiling module xil_defaultlib.Rho
Compiling module xil_defaultlib.Pi
Compiling module xil_defaultlib.Chi
Compiling module xil_defaultlib.Iota
Compiling module xil_defaultlib.Rnd
Compiling module xil_defaultlib.keccak
Compiling module xil_defaultlib.pad10_1(x=1088,m=276)
Compiling module xil_defaultlib.sponge(msg_len=276,d_len=1024,ca...
Compiling module xil_defaultlib.pad10_1(x=1344,m=276)
Compiling module xil_defaultlib.sponge(msg_len=276,d_len=6501)
Compiling module xil_defaultlib.CoefFromThreeBytes
Compiling module xil_defaultlib.RejNttPoly
Compiling module xil_defaultlib.ExpandA
Compiling module xil_defaultlib.pad10_1(x=1088,m=532)
Compiling module xil_defaultlib.sponge(msg_len=532,d_len=4096,ca...
Compiling module xil_defaultlib.CoefFromHalfByte
Compiling module xil_defaultlib.RejBoundedPoly
Compiling module xil_defaultlib.ExpandS
Compiling module xil_defaultlib.NTT
Compiling module xil_defaultlib.NTT_INV
Compiling module xil_defaultlib.Power2round(T_WIDTH=64)
Compiling module xil_defaultlib.SimpleBitPack(W_WIDTH=10)
Compiling module xil_defaultlib.PkEncode
Compiling module xil_defaultlib.pad10_1(x=1088,m=20740)
Compiling module xil_defaultlib.sponge(msg_len=20740,d_len=512,c...
Compiling module xil_defaultlib.BitPack_new_default
Compiling module xil_defaultlib.BitPack_new(a=4095,b=4096,b_len=...
Compiling module xil_defaultlib.skEncode
Compiling module xil_defaultlib.key_internal
Compiling module xil_defaultlib.KeyInternal_tb
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.Dilithium_pkg
Compiling package xil_defaultlib.$unit_Bitpack_new_sv
Built simulation snapshot KeyInternal_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Asfiyan/Desktop/hafsa_Athestia/vivado_sim/keyinternal_project.sim/sim_1/behav/xsim/xsim.dir/KeyInternal_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 30 18:55:01 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Asfiyan/Desktop/hafsa_Athestia/vivado_sim/keyinternal_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "KeyInternal_tb_behav -key {Behavioral:sim_1:Functional:KeyInternal_tb} -tclbatch {KeyInternal_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source KeyInternal_tb.tcl
## current_wave_config
sk_t0[0]: -3146 -2825 1857 -443 3992 2899 -1396 -128 -982 2478 -2815 -1970 3603 -3586 -1070 807 -98 -356 -1154 686 -2589 2303 839 -1659 -3968 504 2926 3119 -3421 686 -4002 3688 1460 -334 2497 3614 361 -1177 76 -1069 1142 2395 633 4019 -2962 -3137 -1069 731 49 415 826 -59 2894 1897 3322 1272 -142 90 -1534 -2471 2822 -679 1264 2454 -3923 -3198 1384 1282 839 -970 -3299 -1915 -900 -1375 2146 957 -2749 3445 -2766 -3081 268 -663 -3198 1416 -2638 -636 -1725 2637 -3566 2146 601 1239 343 3320 374 3301 -2476 1512 -2694 4070 3445 562 -2745 -3138 387 -343 -2834 2305 -1015 -666 3815 -2639 1331 -1938 2695 3863 1789 -3179 3345 1829 3792 -2978 -3020 -1837 -1029 1415 2078 3101 976 1282 2821 1839 2937 1498 4058 1211 -224 2296 3328 -1740 2450 3544 3532 -42 -603 -3794 2926 -1444 -2600 -690 -3616 152 -2140 2203 1791 -3427 -3411 -3565 2905 -1507 1095 3161 2243 2292 2281 2364 695 -2932 1958 622 437 2953 -567 -1615 1262 -1639 -81 89 144 -2267 -3529 -718 1683 1681 -438 -2892 610 -1940 3496 -1322 1823 -1360 -3429 1123 2162 1203 2906 -1322 3057 -3601 2094 -2635 4087 1354 3681 -37 290 -3959 506 -2575 2652 -3132 -3015 -993 3008 2985 -2386 -1237 2180 1200 2768 982 99 -289 -1817 -3018 -837 226 240 3575 -3234 -3041 612 -2527 3469 1288 -974 1473 -1926 742 920 3282 1647 -503 -478 -2180 -2797 -184 1469 -2556 -2175 -2936 3683 -1897 3193 -2679 
sk_t0[1]: 2795 1745 -2556 -541 -1297 2224 -2781 3320 650 2025 -2498 -393 -2009 -3990 -610 1785 -949 3037 -4037 -266 3241 716 -1889 1446 2910 1179 3984 -3039 -2710 -1852 4005 -3632 1048 -3624 -1705 3506 1345 -179 3367 -478 3406 -2371 -1956 -3179 -3471 -551 -1144 -3909 -445 -835 -968 749 -3184 1493 4027 2231 -8 3677 -72 -2412 2549 3299 -1765 -1150 -2338 -3167 -542 1721 -3595 -226 1208 -1334 2588 -2797 -2189 690 3390 1356 1671 2938 -2599 3857 -1861 -1572 2327 647 2600 -2174 1403 -1308 -2477 -272 -269 -2380 -2835 152 -1642 -296 -3869 1320 -4051 1369 -757 -2205 -1570 -2213 2807 -897 3575 -2466 -4079 179 -3744 -318 -580 2313 -739 1050 -676 1904 481 3322 -201 -864 1685 -2483 3309 -935 2866 3099 -1042 1489 2055 3580 1516 -2254 2498 2322 -1584 3261 -1209 -263 -3873 -2497 3371 -1484 -3588 -2642 -633 2616 -3000 -997 -141 -2801 2865 -772 3236 1890 -1189 4037 -2165 3018 1331 -1485 2585 -2505 3999 -1844 812 2618 2419 -2169 3212 1729 -522 1962 -1229 -202 -2957 619 396 -1527 -178 687 -3247 -3541 170 2891 1663 -558 2233 -2214 -773 -472 -2387 2935 -507 -1880 87 -3047 1260 -1333 -1084 2195 -1109 -2138 -2226 1630 -2497 2018 -947 1539 294 2354 -178 3087 -1142 -3461 1433 -1023 -258 2260 2240 -2759 -1334 3990 1885 3156 3605 503 1622 -3939 176 2280 1820 2371 3644 955 2965 679 2324 -2415 3127 -1766 1455 3634 1794 -644 -2171 804 -1583 2617 699 -3596 605 -3258 
sk_t0[2]: -3615 -1330 1644 -597 2123 -3236 2437 3113 252 3566 -2401 544 -428 4032 -130 -2428 -3696 2633 1209 2637 342 -3490 2882 1234 -132 1577 -2269 3374 -1940 -2994 2520 1777 2315 -2439 2096 1756 -1901 -2851 -3579 -2832 2275 3976 2934 2449 -1628 -2831 -3654 280 2503 -327 3457 2802 -2801 2038 3768 -1182 -1808 -1006 -3803 -1702 -2599 -3705 -125 1443 -1605 3852 -2220 3339 -2128 -1143 2884 3534 3119 224 1511 278 -1741 1592 -1712 2474 -1558 3868 -789 2741 -2431 -1038 1099 740 3321 -1669 1053 -633 1675 2062 -67 -2433 1831 -363 3079 2216 -1552 3247 1590 -1736 3736 -405 -1752 2030 -760 -4031 312 -1169 1546 -1135 822 28 -2025 -1905 -2331 -1298 -3453 -683 -2456 3884 3255 1934 -3401 1373 -1475 3188 3820 -2822 -3379 3618 3273 -2333 2565 2175 3374 3926 782 951 2125 2422 2186 3044 -1532 -2919 1257 3168 230 814 -2311 -3903 -2722 1088 2761 1468 1177 -1247 436 -822 -1989 -3548 2231 3269 -2653 2738 -1215 3789 -3701 2931 1055 2768 -1940 725 -1474 -636 -1003 -3385 4040 -1777 -2018 -987 -1827 -94 -3789 -330 3697 1851 -1946 -3904 -3925 -3613 3164 3719 -2080 -3985 -659 -3067 -1637 2816 -2261 2047 981 1614 2743 -2134 2620 4069 -3253 -480 -3779 428 954 -2179 2950 -3689 103 -2001 -2040 -2180 2518 3595 3084 1361 -537 -3513 -3948 1238 -1472 3810 2373 3427 -75 332 -1944 -2047 -3717 2983 3657 -4088 -86 -2259 -1952 -2062 3468 -2383 -588 2647 -1350 3825 -3837 1563 -3296 3492 
sk_t0[3]: 3249 1192 3959 -2564 3412 1038 -2897 220 563 -3032 -3211 -2971 2834 -1665 -2573 1972 2211 881 -3514 1818 -193 2516 -429 -3430 -78 2062 214 -4054 1113 942 -1023 2250 211 -3572 -1539 -2672 1063 3219 -3983 3981 -609 -2494 498 1543 3654 -1343 2222 387 24 -1580 1471 2370 -2394 3027 2516 68 -2478 -3404 -3002 -2066 956 2631 -2903 -265 -3707 2124 1210 -1582 3431 1069 3587 -323 1237 2768 -377 2158 -1574 2023 -1609 37 355 -3452 3804 -2142 3970 2906 -2659 2425 -803 2997 -1654 -3742 2644 1305 -2109 3694 -61 1392 2904 -1831 971 386 -3428 1304 -301 3308 3096 161 -268 649 1047 3408 696 -164 2793 -3764 -2598 294 -3171 905 -1909 1200 -1639 1029 203 588 2147 -2150 173 -2365 644 3770 1141 -1517 -3575 -1474 3914 736 -3361 291 -489 -1298 -2015 -1669 827 -228 -3306 2199 3232 2231 693 -569 3350 1731 -3897 3459 -3864 3010 -1538 1328 2381 -39 2262 1017 -972 930 -228 -3140 -1910 -3116 3791 162 -4012 -2051 -3374 -2408 2626 -3025 3081 424 2288 854 -776 3659 107 1456 -1985 3687 2338 2720 3524 2330 -890 576 -1707 3142 -106 -522 -2927 2165 -254 2723 2325 -2067 -457 1459 832 -1731 3156 3125 577 1045 -40 -4057 2375 -1694 -3485 1459 -2377 -1863 -1564 372 -826 1522 -2571 676 2846 1469 3255 -3963 -3640 617 793 2946 -2752 -75 597 1378 -3426 -1060 -1099 3225 2247 -82 3916 -984 -2155 -1518 -2942 3697 -2193 2363 -3971 3824 2975 1804 
sk_t0[4]: 2208 -2201 -671 906 2027 -4 -1803 -3195 -1289 -599 1728 3727 -856 557 -3846 -2441 -2697 -709 2123 -1470 3614 -746 1551 -3173 -3378 -1232 2728 1208 990 -3123 -1438 -3934 -3687 -875 -757 -1908 -3086 2666 616 2932 -3436 -1591 -505 2593 -3613 -288 3339 -1801 636 -191 -3701 3057 -237 2512 -1160 3932 -1032 -500 -3446 -1663 626 165 963 2511 203 -3757 3583 -4079 -99 1448 -2334 2910 2820 2005 902 3088 -3513 -3724 -233 -698 -1624 1702 -1346 3136 3212 -1574 1264 2728 197 3206 3707 2404 2025 -3260 135 513 1769 -1404 1692 -1187 894 148 -346 -3192 3351 -2774 -838 -509 662 -2559 1835 -1086 -2176 -1738 626 2760 -543 -3283 -1605 -139 -3851 -1963 -997 2739 -1081 3298 -2083 -871 3188 1440 2383 -201 1105 1184 2821 -681 -2106 -1043 -2643 2750 -3875 2128 3635 -1179 621 1573 779 3146 -1352 2870 -3029 -3789 187 -2117 -602 3976 -1257 711 -1753 -198 -3459 -78 3739 -2551 -1919 3251 -952 2378 -2252 1596 -486 -3791 -2982 -1545 -2871 3744 -21 -1490 -607 -2156 -1326 -3418 2317 1720 9 2535 -3816 3505 293 -1562 3318 -1818 2252 -3586 -99 1050 -3569 -3213 348 -3426 -1428 1693 -573 2538 -921 -1657 -1979 -1404 824 291 -2941 2567 2011 -3304 3169 3515 -1400 2506 -4081 -2837 -2913 2298 -1402 3233 -1203 2360 2832 -2222 -1941 1227 530 1908 -3946 924 -549 -811 -2244 475 -2033 3502 -1465 2604 -2437 -2216 2058 4007 -43 -2277 -3323 4081 1233 -1479 -1529 1377 3087 791 
sk_t0[5]: 2149 -3712 -2669 -2135 1032 1520 -368 940 -1628 -776 3349 -1551 -2550 -3276 85 1625 -2424 -3690 1680 -3886 -4010 -1215 1896 1732 -825 -947 654 -3083 -2233 560 243 -2955 -43 864 1399 819 -1217 911 3427 2356 -2968 -853 259 4051 -1146 -624 617 1551 -162 -1036 3050 408 3958 1100 -3950 -674 889 -200 1733 -2227 1060 2262 -1808 3774 -505 -3999 -411 -3156 1259 1851 -1054 158 -1368 -1721 -3355 63 3038 -413 -844 -703 221 -3857 459 1528 122 3906 3298 712 1438 -1432 -2463 3494 2579 2060 1514 1835 -2084 3422 1 4093 -3179 859 -3306 -4048 346 880 -2711 461 254 -3717 2426 -1589 1976 13 1111 -3760 -2116 -3853 719 -3844 -221 1549 2160 -2152 -1751 -3245 1579 2290 1183 2895 3442 -2656 545 286 -63 -1588 1235 -2822 -1380 399 1444 1537 622 -2769 3627 -1951 3209 1576 -1828 3845 701 -1612 4048 -1523 942 -1539 989 4050 -3824 -1326 -2222 -843 3244 -1820 -78 -1511 -1912 911 -1453 -2614 3228 1554 -858 2681 -4078 -432 3001 -120 816 864 129 -3124 1147 -1778 -1152 -3343 -3733 3965 2390 2333 -3659 530 7 1154 -3062 650 4061 -2901 2922 -198 2711 -1991 3804 -292 2372 -539 -2432 -2087 1454 -1539 -3057 -3339 -1495 -2340 819 -2065 -2828 -1723 -1413 -3025 2890 -3506 -288 -1580 1259 2599 -492 3587 1060 2270 2462 727 -773 2412 3220 -3375 1038 -2092 -3056 -1130 -356 -988 -981 -554 -2696 870 -3356 -3450 -3976 2898 3258 -867 2163 2930 -312 2525 
sk_t0[6]: -2007 1413 2937 2335 -594 1801 -1372 1218 3170 -423 -3742 -3305 533 -367 2427 -466 -547 -2105 -1179 -3142 2255 2198 -1788 1070 2102 989 -827 738 818 1944 2538 -2149 1635 2963 -534 1123 985 -3906 -3675 -1988 1809 -2975 -2126 3985 3158 -1090 69 1564 -1738 -3925 2627 -2888 -1545 1351 -924 3090 -1780 1972 -3475 231 -3131 -2155 -1903 -3291 1213 2145 -436 -3416 2635 -1816 -1054 3400 -2126 2572 -279 -1340 181 -1241 -3935 -17 -453 -1387 -1565 1544 1831 1957 1976 4012 -2991 -1945 1326 2369 -4040 -1452 -2589 -3932 1266 -1322 2488 3222 -2507 3673 1632 -270 1341 -37 3136 3307 -2941 1269 2685 -2585 -2837 4075 3395 1242 3713 2482 -3648 2754 2523 -754 1804 -1248 -1472 2398 1743 -337 1970 3425 1152 2682 1937 2693 -3285 -2464 3149 -1250 3943 2564 61 -3001 -1530 3430 3034 -391 3317 -2776 583 -208 410 -1596 -2982 707 1082 -453 1059 -1456 599 3478 -322 -3347 3659 329 424 -2919 -2063 2478 -3112 -301 763 559 -3312 2769 21 1423 -2014 -1606 -3930 -3426 -2333 1171 1493 3073 -1560 -3467 1845 -2570 -32 1942 -3428 -1245 1818 -3398 -805 2185 265 1259 -1541 -2813 3772 314 422 -2823 -1424 4019 3977 -1872 -715 2652 -3182 -729 2471 -3513 3377 -1533 -1365 -3140 1624 -844 2300 -2032 2441 -3145 133 -2796 -825 2329 -3226 2455 3006 3496 119 2415 -2013 -385 -3780 -1911 2587 1507 -3432 96 -1280 4047 1782 -106 -2488 -2086 330 1659 3107 1756 1430 -1003 2533 -2170 
sk_t0[7]: -711 -1959 2013 842 3711 -655 3512 -598 -1728 -722 -1439 2090 -731 -3000 -825 1733 -2388 2656 -108 3170 -2243 -2893 1213 -3190 3096 1073 4022 -3233 1854 -728 2496 4060 2222 -1161 2862 -3779 2538 -568 -1577 -1781 -868 781 -736 -1842 -826 3324 1494 1598 1172 -226 -627 -2560 2007 3148 -3539 -1177 3930 -127 1792 -2991 -2760 -162 -1252 2025 -1201 2255 2463 2747 -1606 -3365 -2524 1002 -4086 2908 -2175 -2332 -3467 3468 1011 -401 -792 -655 2396 3355 1392 -2647 3854 1241 3983 -938 -213 -2171 -3303 -470 -513 -2206 2297 1201 705 -101 4023 861 3523 2028 -979 -1415 2142 -1711 3971 -1064 -1793 753 903 1261 -2893 208 2609 2783 3698 -2390 3162 3622 1011 175 2421 2129 3357 -438 305 3324 991 -1877 2325 2463 -2606 -1866 2983 2709 1635 -2837 1094 -1333 97 3863 -2362 -4067 2285 -1486 2335 1580 1508 -1317 1475 -3368 -1642 -2927 3326 2763 2523 3195 4093 -3617 -305 -3296 -542 646 477 3280 2081 517 -1777 -586 -3975 -1068 -482 1623 2459 941 -3333 -1611 -1537 280 2911 1955 3487 1184 -1907 2720 2220 2990 -3891 1476 -1975 -2728 2275 2661 -1508 -979 -2771 1542 -857 -3799 -1532 -2701 -1808 -1854 -314 -1232 862 -1208 -261 1513 -153 9 3888 -141 -3849 -12 -30 3147 816 -704 3073 177 3582 -2348 189 -1997 2497 3479 2472 3575 -1035 -1505 -661 -1970 -3489 363 3588 976 -1518 732 2038 -786 1982 1321 -2012 -1729 3299 -1081 -3679 -2238 2906 619 3359 -285 
