

================================================================
== Vivado HLS Report for 'sweep_algorithm_DECM'
================================================================
* Date:           Thu Jun 15 12:11:16 2023

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        crVar_17_1
* Solution:       solutionDataflow
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16394|  19523|  16394|  19523|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-----+-----+-----+-----+----------+
        |                             |                  |  Latency  |  Interval | Pipeline |
        |           Instance          |      Module      | min | max | min | max |   Type   |
        +-----------------------------+------------------+-----+-----+-----+-----+----------+
        |grp_meanFilterInTime_fu_494  |meanFilterInTime  |   13|   13|   14|   14| function |
        +-----------------------------+------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- lp3     |   2048|   2048|         2|          1|          1|  2048|    yes   |
        |- lp4     |  14341|  14341|        34|         28|          1|   512|    yes   |
        |- Loop 3  |   1051|   1051|         1|          1|          1|  1024|    yes   |
        |- Loop 4  |   2074|   2074|         1|          1|          1|  2049|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|   1094|
|FIFO             |        -|      -|       -|      -|
|Instance         |        1|      -|     303|    446|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    680|
|Register         |        -|      -|    1617|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       10|      4|    1920|   2220|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      1|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-------+-----+-----+
    |           Instance          |      Module      | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+------------------+---------+-------+-----+-----+
    |grp_meanFilterInTime_fu_494  |meanFilterInTime  |        1|      0|  303|  446|
    +-----------------------------+------------------+---------+-------+-----+-----+
    |Total                        |                  |        1|      0|  303|  446|
    +-----------------------------+------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |axi_algorithm_maceOg_U11  |axi_algorithm_maceOg  | i0 + i1 * i1 |
    |axi_algorithm_maceOg_U13  |axi_algorithm_maceOg  | i0 + i1 * i1 |
    |axi_algorithm_macfYi_U12  |axi_algorithm_macfYi  | i0 - i1 * i1 |
    |axi_algorithm_macfYi_U14  |axi_algorithm_macfYi  | i0 - i1 * i1 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |aux_array_V_1_U  |sweep_algorithm_Dcud  |        6|  0|   0|  2049|   24|     1|        49176|
    |sum_V_U          |sweep_algorithm_DdEe  |        3|  0|   0|  1024|   42|     1|        43008|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        9|  0|   0|  3073|   66|     2|        92184|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |cont32_1_i_fu_733_p2           |     +    |      0|  0|  39|          32|           1|
    |cont32_i_fu_592_p2             |     +    |      0|  0|  39|           1|          32|
    |contNuevoSuma_3_1_i_fu_834_p2  |     +    |      0|  0|  39|          32|           1|
    |contNuevoSuma_3_i_fu_679_p2    |     +    |      0|  0|  39|           1|          32|
    |contNuevo_0_op_1_i_fu_786_p2   |     +    |      0|  0|  39|          32|           1|
    |contNuevo_0_op_i_fu_625_p2     |     +    |      0|  0|  39|          32|           1|
    |i_2_fu_1021_p2                 |     +    |      0|  0|  18|          11|           1|
    |i_3_fu_1038_p2                 |     +    |      0|  0|  19|          12|           1|
    |i_5_1_i_fu_766_p2              |     +    |      0|  0|  18|           2|          11|
    |i_fu_533_p2                    |     +    |      0|  0|  19|          12|           1|
    |ind16_1_i_cast_fu_805_p2       |     +    |      0|  0|  12|           3|           1|
    |ind16_i_cast_fu_648_p2         |     +    |      0|  0|  12|           1|           3|
    |indPar_i_15_fu_828_p2          |     +    |      0|  0|  39|          32|           1|
    |indPar_i_fu_673_p2             |     +    |      0|  0|  39|           1|          32|
    |tmp_1_i_fu_716_p2              |     +    |      0|  0|  19|          11|          12|
    |tmp_8_i_fu_1003_p2             |     +    |      0|  0|  39|          32|           1|
    |tmp_i_13_fu_558_p2             |     +    |      0|  0|  18|          11|          11|
    |p_Val2_2_1_i_fu_760_p2         |     -    |      0|  0|  23|          16|          16|
    |p_Val2_2_i_fu_606_p2           |     -    |      0|  0|  23|          16|          16|
    |p_Val2_6_1_i_fu_857_p2         |     -    |      0|  0|  23|          16|          16|
    |p_Val2_6_i_fu_700_p2           |     -    |      0|  0|  23|          16|          16|
    |p_Val2_i_i3_fu_949_p2          |     -    |      0|  0|  39|          32|          32|
    |p_Val2_i_i_fu_888_p2           |     -    |      0|  0|  39|          32|          32|
    |ap_condition_232               |    and   |      0|  0|   2|           1|           1|
    |ap_condition_291               |    and   |      0|  0|   2|           1|           1|
    |minimoX_0_1_fu_973_p2          |    and   |      0|  0|   2|           1|           1|
    |minimoX_0_fu_923_p2            |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_968_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp9_fu_918_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_912_p2                  |    and   |      0|  0|   2|           1|           1|
    |reset_assign_fu_580_p2         |   icmp   |      0|  0|   5|          10|           1|
    |tmp_19_1_i_fu_727_p2           |   icmp   |      0|  0|  16|          32|           1|
    |tmp_19_i_fu_586_p2             |   icmp   |      0|  0|  16|          32|           1|
    |tmp_1_i_16_fu_1015_p2          |   icmp   |      0|  0|   6|          11|          12|
    |tmp_21_1_i_fu_800_p2           |   icmp   |      0|  0|  16|          32|           6|
    |tmp_21_i_fu_639_p2             |   icmp   |      0|  0|  16|          32|           6|
    |tmp_22_1_i_fu_780_p2           |   icmp   |      0|  0|  16|          32|           3|
    |tmp_22_i_fu_619_p2             |   icmp   |      0|  0|  16|          32|           3|
    |tmp_2_i_fu_1032_p2             |   icmp   |      0|  0|   6|          12|          12|
    |tmp_3_i_i5_fu_963_p2           |   icmp   |      0|  0|  16|          32|           1|
    |tmp_3_i_i_fu_907_p2            |   icmp   |      0|  0|  16|          32|           1|
    |tmp_4_i_i7_fu_863_p2           |   icmp   |      0|  0|  16|          32|           4|
    |tmp_4_i_i_fu_706_p2            |   icmp   |      0|  0|  16|          32|           4|
    |tmp_5_i_fu_527_p2              |   icmp   |      0|  0|   7|          12|          13|
    |tmp_7_i_fu_840_p2              |   icmp   |      0|  0|   6|          11|          12|
    |tmp_9_i_fu_1009_p2             |   icmp   |      0|  0|  16|          32|          12|
    |ap_block_state1                |    or    |      0|  0|   2|           1|           1|
    |i_5_i_fu_569_p2                |    or    |      0|  0|  10|          10|           1|
    |contNuevoSuma_1_i_fu_612_p3    |  select  |      0|  0|  32|           1|           1|
    |p_1_i_fu_810_p3                |  select  |      0|  0|  32|           1|           1|
    |p_Val2_1_fu_881_p3             |  select  |      0|  0|  32|           1|           1|
    |p_i_fu_654_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_ind_1_i_fu_817_p3            |  select  |      0|  0|   3|           1|           3|
    |p_ind_i_fu_661_p3              |  select  |      0|  0|   3|           1|           3|
    |phitmp_1_i_fu_792_p3           |  select  |      0|  0|  32|           1|           1|
    |phitmp_i_fu_631_p3             |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|   2|           1|           2|
    |not_reset_i_fu_902_p2          |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1094|         824|         392|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------+-----+-----------+-----+-----------+
    |                            Name                           | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                  |  169|         38|    1|         38|
    |ap_done                                                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                    |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                                    |    9|          2|    1|          2|
    |ap_phi_precharge_reg_pp1_iter0_cont32_2_i_reg_354          |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377   |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437  |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_contNuevo_1_i_reg_365       |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424      |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_cont_i_be_reg_412           |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_ind16_2_i_reg_388           |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_indPar_1_i_reg_343          |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_ind_i_be_reg_449            |    9|          2|   32|         64|
    |ap_phi_precharge_reg_pp1_iter0_this_assign_0_i_be_reg_400  |    9|          2|   32|         64|
    |aux_array_V_1_address0                                     |   38|          7|   12|         84|
    |aux_array_V_1_address1                                     |   27|          5|   12|         60|
    |aux_array_V_1_d1                                           |   15|          3|   24|         72|
    |contNuevoSuma_i_phi_fu_324_p4                              |    9|          2|   32|         64|
    |contNuevoSuma_i_reg_320                                    |    9|          2|   32|         64|
    |contNuevo_i_phi_fu_300_p4                                  |    9|          2|   32|         64|
    |contNuevo_i_reg_296                                        |    9|          2|   32|         64|
    |cont_i_phi_fu_312_p4                                       |    9|          2|   32|         64|
    |cont_i_reg_308                                             |    9|          2|   32|         64|
    |contador_new_i_reg_483                                     |    9|          2|   32|         64|
    |currentGroupX_OUT_V_address0                               |   38|          7|    2|         14|
    |currentGroupX_OUT_V_d0                                     |   27|          5|   32|        160|
    |derivada_V_0                                               |    9|          2|   32|         64|
    |grp_meanFilterInTime_fu_494_reset                          |   15|          3|    1|          3|
    |grp_meanFilterInTime_fu_494_x_V                            |   15|          3|   32|         96|
    |i_1_i_phi_fu_288_p4                                        |    9|          2|   10|         20|
    |i_1_i_reg_284                                              |    9|          2|   10|         20|
    |i_2_i_reg_461                                              |    9|          2|   11|         22|
    |i_3_i_reg_472                                              |    9|          2|   12|         24|
    |i_i_phi_fu_263_p4                                          |    9|          2|   12|         24|
    |i_i_reg_259                                                |    9|          2|   12|         24|
    |ind_i_phi_fu_275_p4                                        |    9|          2|   32|         64|
    |ind_i_reg_271                                              |    9|          2|   32|         64|
    |sum_V_address0                                             |   21|          4|   10|         40|
    |sum_V_address1                                             |   15|          3|   10|         30|
    |sum_V_d0                                                   |   15|          3|   42|        126|
    |this_assign_0_i_phi_fu_335_p4                              |    9|          2|   32|         64|
    |this_assign_0_i_reg_331                                    |    9|          2|   32|         64|
    +-----------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                      |  680|        144|  952|       2272|
    +-----------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                  |  37|   0|   37|          0|
    |ap_done_reg                                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                                    |   1|   0|    1|          0|
    |ap_phi_precharge_reg_pp1_iter0_cont32_2_i_reg_354          |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_2_i_reg_377   |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_contNuevoSuma_i_be_reg_437  |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_contNuevo_1_i_reg_365       |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_contNuevo_i_be_reg_424      |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_cont_i_be_reg_412           |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_ind16_2_i_reg_388           |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_indPar_1_i_reg_343          |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_ind_i_be_reg_449            |  32|   0|   32|          0|
    |ap_phi_precharge_reg_pp1_iter0_this_assign_0_i_be_reg_400  |  32|   0|   32|          0|
    |ap_reg_grp_meanFilterInTime_fu_494_ap_start                |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_cont32_2_i_reg_354                        |  32|   0|   32|          0|
    |ap_reg_pp1_iter1_currentGroupX_OUT_V_6_reg_1315            |   2|   0|    2|          0|
    |ap_reg_pp1_iter1_tmp_19_1_i_reg_1241                       |   1|   0|    1|          0|
    |cont32_1_i_reg_1245                                        |  32|   0|   32|          0|
    |cont32_2_i_reg_354                                         |  32|   0|   32|          0|
    |cont32_i_reg_1143                                          |  32|   0|   32|          0|
    |contNuevoSuma_1_i_reg_1169                                 |  32|   0|   32|          0|
    |contNuevoSuma_2_i_reg_377                                  |  32|   0|   32|          0|
    |contNuevoSuma_i_be_reg_437                                 |  32|   0|   32|          0|
    |contNuevoSuma_i_reg_320                                    |  32|   0|   32|          0|
    |contNuevo_1_i_reg_365                                      |  32|   0|   32|          0|
    |contNuevo_i_be_reg_424                                     |  32|   0|   32|          0|
    |contNuevo_i_reg_296                                        |  32|   0|   32|          0|
    |cont_i_be_reg_412                                          |  32|   0|   32|          0|
    |cont_i_reg_308                                             |  32|   0|   32|          0|
    |contador                                                   |  32|   0|   32|          0|
    |contador_new_i_reg_483                                     |  32|   0|   32|          0|
    |currentGroupX_OUT_V_1_reg_1180                             |  32|   0|   32|          0|
    |currentGroupX_OUT_V_2_reg_1225                             |   2|   0|    2|          0|
    |currentGroupX_OUT_V_4_reg_1310                             |   2|   0|    2|          0|
    |currentGroupX_OUT_V_5_reg_1331                             |  32|   0|   32|          0|
    |currentGroupX_OUT_V_6_reg_1315                             |   2|   0|    2|          0|
    |currentGroupX_OUT_V_s_reg_1138                             |   2|   0|    2|          0|
    |derivada_V_0                                               |  32|   0|   32|          0|
    |i_1_i119_cast_reg_1106                                     |  10|   0|   11|          1|
    |i_1_i_reg_284                                              |  10|   0|   10|          0|
    |i_2_i_reg_461                                              |  11|   0|   11|          0|
    |i_3_i_reg_472                                              |  12|   0|   12|          0|
    |i_5_cast_i_reg_1116                                        |   9|   0|   32|         23|
    |i_i_reg_259                                                |  12|   0|   12|          0|
    |i_reg_1096                                                 |  12|   0|   12|          0|
    |ind16_2_i_reg_388                                          |  32|   0|   32|          0|
    |indPar_1_i_reg_343                                         |  32|   0|   32|          0|
    |ind_i_be_reg_449                                           |  32|   0|   32|          0|
    |ind_i_reg_271                                              |  32|   0|   32|          0|
    |p_0_1_i_reg_1320                                           |  32|   0|   32|          0|
    |p_Val2_10_1_i_reg_1300                                     |  42|   0|   42|          0|
    |p_Val2_10_i_reg_1215                                       |  42|   0|   42|          0|
    |p_Val2_2_1_i_reg_1251                                      |  16|   0|   16|          0|
    |p_Val2_2_i_reg_1154                                        |  16|   0|   16|          0|
    |p_Val2_6_1_i_reg_1295                                      |  16|   0|   16|          0|
    |p_Val2_6_i_reg_1210                                        |  16|   0|   16|          0|
    |p_Val2_i_i3_reg_1336                                       |  32|   0|   32|          0|
    |p_Val2_i_i_reg_1325                                        |  32|   0|   32|          0|
    |reset_assign_reg_1126                                      |   1|   0|    1|          0|
    |sum_V_addr_1_reg_1149                                      |   9|   0|   10|          1|
    |sum_V_addr_reg_1121                                        |  10|   0|   10|          0|
    |sum_V_load_1_reg_1205                                      |  42|   0|   42|          0|
    |sum_V_load_reg_1164                                        |  42|   0|   42|          0|
    |this_assign_0_i_be_reg_400                                 |  32|   0|   32|          0|
    |this_assign_0_i_reg_331                                    |  32|   0|   32|          0|
    |tmp_12_reg_1256                                            |  10|   0|   10|          0|
    |tmp_19_1_i_reg_1241                                        |   1|   0|    1|          0|
    |tmp_19_i_reg_1134                                          |   1|   0|    1|          0|
    |tmp_4_i_i7_reg_1305                                        |   1|   0|    1|          0|
    |tmp_4_i_i_reg_1220                                         |   1|   0|    1|          0|
    |tmp_5_i_reg_1092                                           |   1|   0|    1|          0|
    |tmp_7_i_reg_1291                                           |   1|   0|    1|          0|
    |tmp_9_reg_1230                                             |   3|   0|    3|          0|
    |vector_V_0                                                 |  32|   0|   32|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |1617|   0| 1642|         25|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|ap_done                       | out |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|ap_continue                   |  in |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | sweep_algorithm_DECM | return value |
|p_read                        |  in |   24|   ap_none  |        p_read        |    scalar    |
|currentGroupX_OUT_V_address0  | out |    2|  ap_memory |  currentGroupX_OUT_V |     array    |
|currentGroupX_OUT_V_ce0       | out |    1|  ap_memory |  currentGroupX_OUT_V |     array    |
|currentGroupX_OUT_V_we0       | out |    1|  ap_memory |  currentGroupX_OUT_V |     array    |
|currentGroupX_OUT_V_d0        | out |   32|  ap_memory |  currentGroupX_OUT_V |     array    |
|currentGroupX_OUT_V_q0        |  in |   32|  ap_memory |  currentGroupX_OUT_V |     array    |
+------------------------------+-----+-----+------------+----------------------+--------------+

