INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/VGA/VGA.srcs/sources_1/new/trial_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trial_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/VGA/VGA.srcs/sim_1/new/test_trial3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_trial3
