TimeQuest Timing Analyzer report for rom_test
Thu Jul 08 14:30:41 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; rom_test                                            ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10E22C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processors 1-2         ; 100.0%      ;
;     Processors 3-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 50.000   ; 20.0 MHz  ; 0.000 ; 25.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { clk }                                               ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz   ; 0.000 ; 500.000 ; 50.00      ; 20        ; 1           ;       ;        ;           ;            ; false    ; clk    ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
+---------------------------------------------------+-----------+----------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 120.51 MHz ; 120.51 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 991.702 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.465 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; clk                                               ; 24.934  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.715 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+---------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 991.702 ; romtatal:inst|count[6] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 8.212      ;
; 991.721 ; romtatal:inst|count[6] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 8.193      ;
; 992.413 ; romtatal:inst|count[6] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 7.507      ;
; 992.694 ; romtatal:inst|count[6] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 7.226      ;
; 992.704 ; romtatal:inst|count[6] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 7.216      ;
; 992.780 ; romtatal:inst|count[6] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 7.140      ;
; 992.781 ; romtatal:inst|count[6] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 7.139      ;
; 992.788 ; romtatal:inst|count[6] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 7.132      ;
; 992.955 ; romtatal:inst|count[4] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 6.959      ;
; 992.974 ; romtatal:inst|count[4] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 6.940      ;
; 993.001 ; romtatal:inst|count[3] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 6.913      ;
; 993.012 ; romtatal:inst|count[3] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 6.902      ;
; 993.287 ; romtatal:inst|count[8] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 6.627      ;
; 993.290 ; romtatal:inst|count[7] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 6.624      ;
; 993.306 ; romtatal:inst|count[8] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 6.608      ;
; 993.309 ; romtatal:inst|count[7] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 6.605      ;
; 993.478 ; romtatal:inst|count[0] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 6.442      ;
; 993.497 ; romtatal:inst|count[0] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 6.423      ;
; 993.547 ; romtatal:inst|count[2] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 6.373      ;
; 993.566 ; romtatal:inst|count[2] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 6.354      ;
; 993.637 ; romtatal:inst|count[1] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 6.283      ;
; 993.656 ; romtatal:inst|count[1] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 6.264      ;
; 993.666 ; romtatal:inst|count[4] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 6.254      ;
; 993.712 ; romtatal:inst|count[3] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 6.208      ;
; 993.722 ; romtatal:inst|count[5] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 6.198      ;
; 993.741 ; romtatal:inst|count[5] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 6.179      ;
; 993.856 ; romtatal:inst|count[9] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 6.058      ;
; 993.870 ; romtatal:inst|count[3] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 6.050      ;
; 993.875 ; romtatal:inst|count[9] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 6.039      ;
; 993.947 ; romtatal:inst|count[4] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.973      ;
; 993.957 ; romtatal:inst|count[4] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.963      ;
; 993.963 ; romtatal:inst|count[3] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.957      ;
; 993.998 ; romtatal:inst|count[8] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.922      ;
; 994.001 ; romtatal:inst|count[7] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.919      ;
; 994.024 ; romtatal:inst|count[3] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.896      ;
; 994.033 ; romtatal:inst|count[4] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.887      ;
; 994.034 ; romtatal:inst|count[4] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.886      ;
; 994.041 ; romtatal:inst|count[4] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.879      ;
; 994.079 ; romtatal:inst|count[3] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.841      ;
; 994.080 ; romtatal:inst|count[3] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.840      ;
; 994.177 ; romtatal:inst|count[0] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.737      ;
; 994.216 ; romtatal:inst|count[7] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.704      ;
; 994.246 ; romtatal:inst|count[2] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.668      ;
; 994.336 ; romtatal:inst|count[1] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.578      ;
; 994.364 ; romtatal:inst|count[8] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.556      ;
; 994.365 ; romtatal:inst|count[8] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.555      ;
; 994.366 ; romtatal:inst|count[8] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.554      ;
; 994.367 ; romtatal:inst|count[7] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.553      ;
; 994.368 ; romtatal:inst|count[0] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.546      ;
; 994.368 ; romtatal:inst|count[7] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.552      ;
; 994.369 ; romtatal:inst|count[7] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.551      ;
; 994.373 ; romtatal:inst|count[8] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.547      ;
; 994.373 ; romtatal:inst|count[8] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.547      ;
; 994.376 ; romtatal:inst|count[7] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.544      ;
; 994.421 ; romtatal:inst|count[5] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.493      ;
; 994.458 ; romtatal:inst|count[0] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.456      ;
; 994.522 ; romtatal:inst|count[0] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.392      ;
; 994.527 ; romtatal:inst|count[2] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.387      ;
; 994.537 ; romtatal:inst|count[2] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.377      ;
; 994.544 ; romtatal:inst|count[0] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.370      ;
; 994.545 ; romtatal:inst|count[0] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.369      ;
; 994.567 ; romtatal:inst|count[9] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 5.353      ;
; 994.603 ; romtatal:inst|count[1] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.311      ;
; 994.613 ; romtatal:inst|count[2] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.301      ;
; 994.614 ; romtatal:inst|count[2] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.300      ;
; 994.617 ; romtatal:inst|count[5] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.297      ;
; 994.617 ; romtatal:inst|count[1] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.297      ;
; 994.621 ; romtatal:inst|count[2] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.293      ;
; 994.702 ; romtatal:inst|count[5] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.212      ;
; 994.703 ; romtatal:inst|count[1] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.211      ;
; 994.704 ; romtatal:inst|count[1] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.210      ;
; 994.711 ; romtatal:inst|count[1] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.203      ;
; 994.771 ; romtatal:inst|count[5] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.143      ;
; 994.788 ; romtatal:inst|count[5] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.126      ;
; 994.789 ; romtatal:inst|count[5] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 5.125      ;
; 994.933 ; romtatal:inst|count[9] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.987      ;
; 994.934 ; romtatal:inst|count[9] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.986      ;
; 994.935 ; romtatal:inst|count[9] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.985      ;
; 994.942 ; romtatal:inst|count[9] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.978      ;
; 994.942 ; romtatal:inst|count[9] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.978      ;
; 995.990 ; romtatal:inst|count[6] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 3.924      ;
; 996.856 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.287      ; 3.479      ;
; 996.892 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.287      ; 3.443      ;
; 996.896 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.287      ; 3.439      ;
; 996.960 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.287      ; 3.375      ;
; 997.051 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.293      ; 3.290      ;
; 997.187 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.293      ; 3.154      ;
; 997.187 ; romtatal:inst|count[4] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 2.727      ;
; 997.285 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.296      ; 3.059      ;
; 997.299 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.296      ; 3.045      ;
; 997.311 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.296      ; 3.033      ;
; 997.312 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.296      ; 3.032      ;
; 997.345 ; romtatal:inst|count[3] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 2.569      ;
; 997.347 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.293      ; 2.994      ;
; 997.351 ; romtatal:inst|count[7] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.087     ; 2.563      ;
; 997.380 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.302      ; 2.970      ;
; 997.454 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.302      ; 2.896      ;
; 997.470 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.313      ; 2.891      ;
; 997.576 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.293      ; 2.765      ;
; 997.622 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.293      ; 2.719      ;
+---------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.465 ; romtatal:inst|count[0] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.488 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.215      ;
; 0.674 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.408      ;
; 0.745 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.472      ;
; 0.749 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.482      ;
; 0.768 ; romtatal:inst|count[2] ; romtatal:inst|count[2]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.061      ;
; 0.789 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.516      ;
; 0.789 ; romtatal:inst|count[1] ; romtatal:inst|count[1]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.082      ;
; 0.811 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.538      ;
; 0.976 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.709      ;
; 0.987 ; romtatal:inst|count[0] ; romtatal:inst|count[1]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.280      ;
; 1.014 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.747      ;
; 1.035 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.769      ;
; 1.046 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.780      ;
; 1.050 ; romtatal:inst|count[4] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.783      ;
; 1.061 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.795      ;
; 1.081 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.815      ;
; 1.094 ; romtatal:inst|count[0] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.387      ;
; 1.099 ; romtatal:inst|count[4] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.833      ;
; 1.101 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.834      ;
; 1.122 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.862      ;
; 1.131 ; romtatal:inst|count[1] ; romtatal:inst|count[2]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.424      ;
; 1.165 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.905      ;
; 1.170 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.910      ;
; 1.176 ; romtatal:inst|count[1] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.469      ;
; 1.314 ; romtatal:inst|count[0] ; romtatal:inst|count[2]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.607      ;
; 1.435 ; romtatal:inst|count[2] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.728      ;
; 1.480 ; romtatal:inst|count[4] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.186      ;
; 1.523 ; romtatal:inst|count[4] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.239      ;
; 1.535 ; romtatal:inst|count[8] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.834      ;
; 1.537 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.253      ;
; 1.574 ; romtatal:inst|count[5] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.867      ;
; 1.587 ; romtatal:inst|count[9] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.886      ;
; 1.700 ; romtatal:inst|count[5] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.993      ;
; 1.730 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 2.463      ;
; 1.798 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.504      ;
; 1.802 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.518      ;
; 1.812 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.528      ;
; 1.858 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.564      ;
; 1.883 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.599      ;
; 1.927 ; romtatal:inst|count[2] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.220      ;
; 1.928 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 2.668      ;
; 1.939 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.462      ; 2.655      ;
; 1.944 ; romtatal:inst|count[1] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.237      ;
; 1.963 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.669      ;
; 2.024 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 2.746      ;
; 2.025 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 2.747      ;
; 2.029 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 2.751      ;
; 2.029 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 2.751      ;
; 2.080 ; romtatal:inst|count[3] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.379      ;
; 2.107 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.813      ;
; 2.119 ; romtatal:inst|count[7] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.418      ;
; 2.167 ; romtatal:inst|count[0] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.460      ;
; 2.232 ; romtatal:inst|count[4] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.531      ;
; 2.236 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.942      ;
; 2.341 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 3.053      ;
; 2.346 ; romtatal:inst|count[2] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.645      ;
; 2.363 ; romtatal:inst|count[1] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.662      ;
; 2.383 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 3.095      ;
; 2.391 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 3.103      ;
; 2.405 ; romtatal:inst|count[2] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.704      ;
; 2.416 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 3.128      ;
; 2.422 ; romtatal:inst|count[1] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.721      ;
; 2.571 ; romtatal:inst|count[0] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.870      ;
; 2.612 ; romtatal:inst|count[4] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.911      ;
; 2.635 ; romtatal:inst|count[4] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.928      ;
; 2.645 ; romtatal:inst|count[0] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.944      ;
; 2.647 ; romtatal:inst|count[3] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 2.946      ;
; 2.769 ; romtatal:inst|count[2] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.068      ;
; 2.772 ; romtatal:inst|count[5] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.071      ;
; 2.784 ; romtatal:inst|count[8] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.077      ;
; 2.786 ; romtatal:inst|count[1] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.085      ;
; 2.800 ; romtatal:inst|count[5] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.099      ;
; 2.801 ; romtatal:inst|count[2] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.100      ;
; 2.810 ; romtatal:inst|count[5] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.109      ;
; 2.811 ; romtatal:inst|count[2] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.110      ;
; 2.818 ; romtatal:inst|count[1] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.117      ;
; 2.821 ; romtatal:inst|count[3] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.114      ;
; 2.828 ; romtatal:inst|count[1] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.127      ;
; 2.888 ; romtatal:inst|count[7] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.181      ;
; 2.925 ; romtatal:inst|count[2] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.224      ;
; 2.928 ; romtatal:inst|count[5] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.227      ;
; 2.942 ; romtatal:inst|count[1] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.241      ;
; 2.951 ; romtatal:inst|count[9] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.244      ;
; 3.009 ; romtatal:inst|count[0] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.308      ;
; 3.014 ; romtatal:inst|count[3] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.307      ;
; 3.026 ; romtatal:inst|count[0] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.325      ;
; 3.036 ; romtatal:inst|count[0] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.335      ;
; 3.165 ; romtatal:inst|count[0] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.464      ;
; 3.166 ; romtatal:inst|count[7] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.459      ;
; 3.278 ; romtatal:inst|count[8] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.571      ;
; 3.338 ; romtatal:inst|count[6] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.637      ;
; 3.362 ; romtatal:inst|count[7] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.655      ;
; 3.404 ; romtatal:inst|count[4] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.697      ;
; 3.414 ; romtatal:inst|count[4] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.707      ;
; 3.444 ; romtatal:inst|count[4] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.737      ;
; 3.463 ; romtatal:inst|count[5] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.762      ;
; 3.469 ; romtatal:inst|count[3] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.762      ;
; 3.479 ; romtatal:inst|count[3] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.772      ;
; 3.501 ; romtatal:inst|count[3] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.794      ;
+-------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 24.934 ; 24.934       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 24.934 ; 24.934       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 24.954 ; 24.954       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 24.977 ; 24.977       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 25.022 ; 25.022       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.046 ; 25.046       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 25.066 ; 25.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 25.066 ; 25.066       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                             ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[0]                                                                             ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[1]                                                                             ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[2]                                                                             ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[5]                                                                             ;
; 499.715 ; 499.935      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|cout                                                                                 ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[3]                                                                             ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[4]                                                                             ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[6]                                                                             ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[7]                                                                             ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[8]                                                                             ;
; 499.719 ; 499.939      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[9]                                                                             ;
; 499.724 ; 499.959      ; 0.235          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ;
; 499.726 ; 499.961      ; 0.235          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ;
; 499.729 ; 499.964      ; 0.235          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ;
; 499.735 ; 499.970      ; 0.235          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ;
; 499.778 ; 500.013      ; 0.235          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ;
; 499.784 ; 500.019      ; 0.235          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ;
; 499.788 ; 500.023      ; 0.235          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ;
; 499.789 ; 500.024      ; 0.235          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[3]                                                                             ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[4]                                                                             ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[6]                                                                             ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[7]                                                                             ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[8]                                                                             ;
; 499.871 ; 500.059      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[9]                                                                             ;
; 499.875 ; 500.063      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[0]                                                                             ;
; 499.875 ; 500.063      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[1]                                                                             ;
; 499.875 ; 500.063      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[2]                                                                             ;
; 499.875 ; 500.063      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[5]                                                                             ;
; 499.875 ; 500.063      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|cout                                                                                 ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                            ;
; 499.967 ; 499.967      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                              ;
; 499.984 ; 499.984      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[0]|clk                                                                                  ;
; 499.984 ; 499.984      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[1]|clk                                                                                  ;
; 499.984 ; 499.984      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[2]|clk                                                                                  ;
; 499.984 ; 499.984      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[5]|clk                                                                                  ;
; 499.984 ; 499.984      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|cout|clk                                                                                      ;
; 499.984 ; 499.984      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a6|clk0                                                   ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[3]|clk                                                                                  ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[4]|clk                                                                                  ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[6]|clk                                                                                  ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[7]|clk                                                                                  ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[8]|clk                                                                                  ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[9]|clk                                                                                  ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
; 499.993 ; 499.993      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a4|clk0                                                   ;
; 499.995 ; 499.995      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a2|clk0                                                   ;
; 500.004 ; 500.004      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a2|clk0                                                   ;
; 500.005 ; 500.005      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a4|clk0                                                   ;
; 500.009 ; 500.009      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[3]|clk                                                                                  ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[4]|clk                                                                                  ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[6]|clk                                                                                  ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[7]|clk                                                                                  ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[8]|clk                                                                                  ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[9]|clk                                                                                  ;
; 500.015 ; 500.015      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[0]|clk                                                                                  ;
; 500.015 ; 500.015      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[1]|clk                                                                                  ;
; 500.015 ; 500.015      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[2]|clk                                                                                  ;
; 500.015 ; 500.015      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[5]|clk                                                                                  ;
; 500.015 ; 500.015      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|cout|clk                                                                                      ;
; 500.015 ; 500.015      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a6|clk0                                                   ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                            ;
; 500.031 ; 500.031      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                              ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[0]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[1]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[2]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[3]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[4]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[5]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[6]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[7]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[8]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[9]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|cout                                                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ch[*]     ; clk        ; 4.901 ; 5.188 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[0]    ; clk        ; 4.901 ; 5.188 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[1]    ; clk        ; 4.771 ; 5.033 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ch[*]     ; clk        ; -3.348 ; -3.650 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[0]    ; clk        ; -3.701 ; -3.974 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[1]    ; clk        ; -3.348 ; -3.650 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; cout      ; clk        ; 5.607 ; 5.482 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; o[*]      ; clk        ; 9.764 ; 9.575 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[0]     ; clk        ; 9.320 ; 9.076 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[1]     ; clk        ; 8.818 ; 8.592 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[2]     ; clk        ; 8.984 ; 8.794 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[3]     ; clk        ; 8.957 ; 8.757 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[4]     ; clk        ; 9.041 ; 8.853 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[5]     ; clk        ; 9.665 ; 9.495 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[6]     ; clk        ; 9.764 ; 9.527 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[7]     ; clk        ; 9.762 ; 9.575 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; cout      ; clk        ; 5.005 ; 4.884 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; o[*]      ; clk        ; 8.092 ; 7.874 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[0]     ; clk        ; 8.574 ; 8.338 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[1]     ; clk        ; 8.092 ; 7.874 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[2]     ; clk        ; 8.255 ; 8.071 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[3]     ; clk        ; 8.228 ; 8.035 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[4]     ; clk        ; 8.310 ; 8.128 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[5]     ; clk        ; 8.910 ; 8.745 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[6]     ; clk        ; 9.006 ; 8.776 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[7]     ; clk        ; 9.004 ; 8.822 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 131.68 MHz ; 131.68 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 992.406 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.416 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; clk                                               ; 24.943  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.715 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+---------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 992.406 ; romtatal:inst|count[6] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 7.517      ;
; 992.424 ; romtatal:inst|count[6] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 7.499      ;
; 993.038 ; romtatal:inst|count[6] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 6.891      ;
; 993.252 ; romtatal:inst|count[6] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 6.677      ;
; 993.292 ; romtatal:inst|count[6] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 6.637      ;
; 993.361 ; romtatal:inst|count[6] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 6.568      ;
; 993.361 ; romtatal:inst|count[6] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 6.568      ;
; 993.369 ; romtatal:inst|count[6] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 6.560      ;
; 993.538 ; romtatal:inst|count[3] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 6.385      ;
; 993.553 ; romtatal:inst|count[3] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 6.370      ;
; 993.602 ; romtatal:inst|count[4] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 6.321      ;
; 993.620 ; romtatal:inst|count[4] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 6.303      ;
; 993.791 ; romtatal:inst|count[7] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 6.132      ;
; 993.809 ; romtatal:inst|count[7] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 6.114      ;
; 993.886 ; romtatal:inst|count[8] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 6.037      ;
; 993.904 ; romtatal:inst|count[8] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 6.019      ;
; 994.050 ; romtatal:inst|count[0] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.879      ;
; 994.065 ; romtatal:inst|count[0] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.864      ;
; 994.129 ; romtatal:inst|count[2] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.800      ;
; 994.147 ; romtatal:inst|count[2] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.782      ;
; 994.170 ; romtatal:inst|count[3] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.759      ;
; 994.212 ; romtatal:inst|count[1] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.717      ;
; 994.230 ; romtatal:inst|count[1] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.699      ;
; 994.234 ; romtatal:inst|count[4] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.695      ;
; 994.254 ; romtatal:inst|count[5] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.675      ;
; 994.269 ; romtatal:inst|count[5] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.660      ;
; 994.274 ; romtatal:inst|count[9] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 5.649      ;
; 994.292 ; romtatal:inst|count[9] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 5.631      ;
; 994.358 ; romtatal:inst|count[3] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.571      ;
; 994.398 ; romtatal:inst|count[3] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.531      ;
; 994.423 ; romtatal:inst|count[7] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.506      ;
; 994.448 ; romtatal:inst|count[4] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.481      ;
; 994.488 ; romtatal:inst|count[4] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.441      ;
; 994.493 ; romtatal:inst|count[3] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.436      ;
; 994.493 ; romtatal:inst|count[3] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.436      ;
; 994.501 ; romtatal:inst|count[3] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.428      ;
; 994.518 ; romtatal:inst|count[8] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.411      ;
; 994.557 ; romtatal:inst|count[4] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.372      ;
; 994.557 ; romtatal:inst|count[4] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.372      ;
; 994.565 ; romtatal:inst|count[4] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.364      ;
; 994.672 ; romtatal:inst|count[0] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 5.253      ;
; 994.715 ; romtatal:inst|count[7] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.214      ;
; 994.745 ; romtatal:inst|count[7] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.184      ;
; 994.746 ; romtatal:inst|count[7] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.183      ;
; 994.746 ; romtatal:inst|count[7] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.183      ;
; 994.751 ; romtatal:inst|count[2] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 5.174      ;
; 994.754 ; romtatal:inst|count[7] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.175      ;
; 994.834 ; romtatal:inst|count[1] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 5.091      ;
; 994.840 ; romtatal:inst|count[8] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.089      ;
; 994.841 ; romtatal:inst|count[8] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.088      ;
; 994.841 ; romtatal:inst|count[8] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.088      ;
; 994.848 ; romtatal:inst|count[8] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.081      ;
; 994.849 ; romtatal:inst|count[8] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.080      ;
; 994.860 ; romtatal:inst|count[0] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 5.065      ;
; 994.876 ; romtatal:inst|count[5] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 5.049      ;
; 994.900 ; romtatal:inst|count[0] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 5.025      ;
; 994.906 ; romtatal:inst|count[9] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 5.023      ;
; 994.965 ; romtatal:inst|count[2] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.960      ;
; 994.995 ; romtatal:inst|count[0] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.930      ;
; 994.995 ; romtatal:inst|count[0] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.930      ;
; 995.003 ; romtatal:inst|count[0] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.922      ;
; 995.005 ; romtatal:inst|count[2] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.920      ;
; 995.048 ; romtatal:inst|count[1] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.877      ;
; 995.064 ; romtatal:inst|count[5] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.861      ;
; 995.074 ; romtatal:inst|count[2] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.851      ;
; 995.074 ; romtatal:inst|count[2] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.851      ;
; 995.082 ; romtatal:inst|count[2] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.843      ;
; 995.088 ; romtatal:inst|count[1] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.837      ;
; 995.104 ; romtatal:inst|count[5] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.821      ;
; 995.157 ; romtatal:inst|count[1] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.768      ;
; 995.157 ; romtatal:inst|count[1] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.768      ;
; 995.165 ; romtatal:inst|count[1] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.760      ;
; 995.199 ; romtatal:inst|count[5] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.726      ;
; 995.199 ; romtatal:inst|count[5] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.726      ;
; 995.207 ; romtatal:inst|count[5] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.077     ; 4.718      ;
; 995.228 ; romtatal:inst|count[9] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 4.701      ;
; 995.229 ; romtatal:inst|count[9] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 4.700      ;
; 995.229 ; romtatal:inst|count[9] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 4.700      ;
; 995.236 ; romtatal:inst|count[9] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 4.693      ;
; 995.237 ; romtatal:inst|count[9] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.073     ; 4.692      ;
; 996.187 ; romtatal:inst|count[6] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 3.736      ;
; 996.980 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.252      ; 3.311      ;
; 996.994 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.252      ; 3.297      ;
; 997.012 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.252      ; 3.279      ;
; 997.065 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.252      ; 3.226      ;
; 997.142 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.256      ; 3.153      ;
; 997.262 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.256      ; 3.033      ;
; 997.373 ; romtatal:inst|count[4] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 2.550      ;
; 997.387 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.261      ; 2.913      ;
; 997.388 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.261      ; 2.912      ;
; 997.400 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.261      ; 2.900      ;
; 997.408 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.261      ; 2.892      ;
; 997.424 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.256      ; 2.871      ;
; 997.458 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.265      ; 2.846      ;
; 997.497 ; romtatal:inst|count[7] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 2.426      ;
; 997.515 ; romtatal:inst|count[3] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.079     ; 2.408      ;
; 997.525 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.265      ; 2.779      ;
; 997.557 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.276      ; 2.758      ;
; 997.650 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.256      ; 2.645      ;
; 997.684 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.256      ; 2.611      ;
+---------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.416 ; romtatal:inst|count[0] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.463 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.108      ;
; 0.623 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.276      ;
; 0.686 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.331      ;
; 0.694 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.343      ;
; 0.712 ; romtatal:inst|count[2] ; romtatal:inst|count[2]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.725 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.370      ;
; 0.735 ; romtatal:inst|count[1] ; romtatal:inst|count[1]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.751 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.396      ;
; 0.882 ; romtatal:inst|count[0] ; romtatal:inst|count[1]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.150      ;
; 0.900 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.549      ;
; 0.933 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.582      ;
; 0.953 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.606      ;
; 0.959 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.612      ;
; 0.966 ; romtatal:inst|count[4] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.615      ;
; 0.976 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.629      ;
; 0.994 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.647      ;
; 1.008 ; romtatal:inst|count[4] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.661      ;
; 1.014 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.663      ;
; 1.024 ; romtatal:inst|count[0] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.292      ;
; 1.031 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.690      ;
; 1.031 ; romtatal:inst|count[1] ; romtatal:inst|count[2]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.299      ;
; 1.066 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.725      ;
; 1.072 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.731      ;
; 1.104 ; romtatal:inst|count[1] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.372      ;
; 1.178 ; romtatal:inst|count[0] ; romtatal:inst|count[2]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.446      ;
; 1.342 ; romtatal:inst|count[4] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.969      ;
; 1.345 ; romtatal:inst|count[2] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.613      ;
; 1.371 ; romtatal:inst|count[8] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.643      ;
; 1.382 ; romtatal:inst|count[4] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.018      ;
; 1.402 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.038      ;
; 1.411 ; romtatal:inst|count[9] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.683      ;
; 1.448 ; romtatal:inst|count[5] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.716      ;
; 1.536 ; romtatal:inst|count[5] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.804      ;
; 1.584 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 2.233      ;
; 1.628 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.255      ;
; 1.633 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.269      ;
; 1.645 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.281      ;
; 1.691 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.318      ;
; 1.713 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.349      ;
; 1.759 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 2.418      ;
; 1.764 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 2.400      ;
; 1.776 ; romtatal:inst|count[2] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.044      ;
; 1.785 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.412      ;
; 1.788 ; romtatal:inst|count[1] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.056      ;
; 1.834 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.476      ;
; 1.842 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.484      ;
; 1.846 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.488      ;
; 1.848 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.490      ;
; 1.893 ; romtatal:inst|count[3] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.165      ;
; 1.900 ; romtatal:inst|count[7] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.172      ;
; 1.908 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.535      ;
; 2.016 ; romtatal:inst|count[0] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.284      ;
; 2.019 ; romtatal:inst|count[4] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.291      ;
; 2.033 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.660      ;
; 2.110 ; romtatal:inst|count[2] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.384      ;
; 2.122 ; romtatal:inst|count[1] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.396      ;
; 2.128 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 2.761      ;
; 2.154 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 2.787      ;
; 2.169 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 2.802      ;
; 2.174 ; romtatal:inst|count[2] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.448      ;
; 2.186 ; romtatal:inst|count[1] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.460      ;
; 2.193 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 2.826      ;
; 2.285 ; romtatal:inst|count[0] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.559      ;
; 2.344 ; romtatal:inst|count[4] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.612      ;
; 2.356 ; romtatal:inst|count[4] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.628      ;
; 2.409 ; romtatal:inst|count[0] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.683      ;
; 2.411 ; romtatal:inst|count[3] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 2.683      ;
; 2.481 ; romtatal:inst|count[8] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.749      ;
; 2.487 ; romtatal:inst|count[5] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.761      ;
; 2.488 ; romtatal:inst|count[2] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.762      ;
; 2.495 ; romtatal:inst|count[5] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.769      ;
; 2.500 ; romtatal:inst|count[1] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.774      ;
; 2.513 ; romtatal:inst|count[2] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.787      ;
; 2.515 ; romtatal:inst|count[3] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.783      ;
; 2.521 ; romtatal:inst|count[2] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.795      ;
; 2.522 ; romtatal:inst|count[5] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.796      ;
; 2.525 ; romtatal:inst|count[1] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.799      ;
; 2.533 ; romtatal:inst|count[1] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.807      ;
; 2.574 ; romtatal:inst|count[7] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.842      ;
; 2.628 ; romtatal:inst|count[2] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.902      ;
; 2.628 ; romtatal:inst|count[9] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.896      ;
; 2.640 ; romtatal:inst|count[1] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.914      ;
; 2.662 ; romtatal:inst|count[5] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.936      ;
; 2.680 ; romtatal:inst|count[3] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.948      ;
; 2.688 ; romtatal:inst|count[0] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.962      ;
; 2.696 ; romtatal:inst|count[0] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.970      ;
; 2.723 ; romtatal:inst|count[0] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.997      ;
; 2.820 ; romtatal:inst|count[7] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.088      ;
; 2.863 ; romtatal:inst|count[0] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.137      ;
; 2.925 ; romtatal:inst|count[8] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.193      ;
; 2.995 ; romtatal:inst|count[7] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.263      ;
; 3.008 ; romtatal:inst|count[6] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.280      ;
; 3.028 ; romtatal:inst|count[4] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.296      ;
; 3.036 ; romtatal:inst|count[4] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.304      ;
; 3.063 ; romtatal:inst|count[4] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.331      ;
; 3.083 ; romtatal:inst|count[3] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.351      ;
; 3.091 ; romtatal:inst|count[3] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.359      ;
; 3.096 ; romtatal:inst|count[5] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.370      ;
; 3.118 ; romtatal:inst|count[3] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.386      ;
+-------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 24.943 ; 24.943       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 24.943 ; 24.943       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 24.975 ; 24.975       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 24.992 ; 24.992       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 25.008 ; 25.008       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.025 ; 25.025       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 25.056 ; 25.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 25.056 ; 25.056       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                             ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; 499.715 ; 499.931      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[0]                                                                             ;
; 499.715 ; 499.931      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[1]                                                                             ;
; 499.715 ; 499.931      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[2]                                                                             ;
; 499.715 ; 499.931      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[5]                                                                             ;
; 499.715 ; 499.931      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|cout                                                                                 ;
; 499.716 ; 499.932      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[3]                                                                             ;
; 499.716 ; 499.932      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[4]                                                                             ;
; 499.716 ; 499.932      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[6]                                                                             ;
; 499.716 ; 499.932      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[7]                                                                             ;
; 499.716 ; 499.932      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[8]                                                                             ;
; 499.716 ; 499.932      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[9]                                                                             ;
; 499.722 ; 499.952      ; 0.230          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ;
; 499.725 ; 499.955      ; 0.230          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ;
; 499.725 ; 499.955      ; 0.230          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ;
; 499.727 ; 499.957      ; 0.230          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ;
; 499.801 ; 500.031      ; 0.230          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ;
; 499.803 ; 500.033      ; 0.230          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ;
; 499.805 ; 500.035      ; 0.230          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ;
; 499.806 ; 500.036      ; 0.230          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[0]                                                                             ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[1]                                                                             ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[2]                                                                             ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[3]                                                                             ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[4]                                                                             ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[5]                                                                             ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[6]                                                                             ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[7]                                                                             ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[8]                                                                             ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[9]                                                                             ;
; 499.880 ; 500.064      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|cout                                                                                 ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                            ;
; 499.965 ; 499.965      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                              ;
; 499.985 ; 499.985      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[0]|clk                                                                                  ;
; 499.985 ; 499.985      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[1]|clk                                                                                  ;
; 499.985 ; 499.985      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[2]|clk                                                                                  ;
; 499.985 ; 499.985      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[5]|clk                                                                                  ;
; 499.985 ; 499.985      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|cout|clk                                                                                      ;
; 499.986 ; 499.986      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[3]|clk                                                                                  ;
; 499.986 ; 499.986      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[4]|clk                                                                                  ;
; 499.986 ; 499.986      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[6]|clk                                                                                  ;
; 499.986 ; 499.986      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[7]|clk                                                                                  ;
; 499.986 ; 499.986      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[8]|clk                                                                                  ;
; 499.986 ; 499.986      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[9]|clk                                                                                  ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a6|clk0                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
; 499.990 ; 499.990      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a4|clk0                                                   ;
; 499.993 ; 499.993      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a2|clk0                                                   ;
; 500.007 ; 500.007      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a2|clk0                                                   ;
; 500.008 ; 500.008      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a4|clk0                                                   ;
; 500.010 ; 500.010      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
; 500.012 ; 500.012      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a6|clk0                                                   ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[0]|clk                                                                                  ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[1]|clk                                                                                  ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[2]|clk                                                                                  ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[3]|clk                                                                                  ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[4]|clk                                                                                  ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[5]|clk                                                                                  ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[6]|clk                                                                                  ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[7]|clk                                                                                  ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[8]|clk                                                                                  ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[9]|clk                                                                                  ;
; 500.013 ; 500.013      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|cout|clk                                                                                      ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                            ;
; 500.033 ; 500.033      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                              ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ;
; 995.799 ; 1000.000     ; 4.201          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[0]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[1]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[2]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[3]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[4]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[5]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[6]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[7]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[8]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[9]                                                                             ;
; 997.513 ; 1000.000     ; 2.487          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|cout                                                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ch[*]     ; clk        ; 4.365 ; 4.450 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[0]    ; clk        ; 4.365 ; 4.450 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[1]    ; clk        ; 4.232 ; 4.310 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ch[*]     ; clk        ; -2.906 ; -3.086 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[0]    ; clk        ; -3.264 ; -3.376 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[1]    ; clk        ; -2.906 ; -3.086 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; cout      ; clk        ; 5.266 ; 5.012 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; o[*]      ; clk        ; 9.038 ; 8.726 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[0]     ; clk        ; 8.609 ; 8.272 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[1]     ; clk        ; 8.124 ; 7.837 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[2]     ; clk        ; 8.298 ; 8.009 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[3]     ; clk        ; 8.286 ; 7.973 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[4]     ; clk        ; 8.334 ; 8.081 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[5]     ; clk        ; 8.895 ; 8.680 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[6]     ; clk        ; 9.035 ; 8.679 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[7]     ; clk        ; 9.038 ; 8.726 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; cout      ; clk        ; 4.707 ; 4.462 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; o[*]      ; clk        ; 7.456 ; 7.180 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[0]     ; clk        ; 7.922 ; 7.597 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[1]     ; clk        ; 7.456 ; 7.180 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[2]     ; clk        ; 7.628 ; 7.349 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[3]     ; clk        ; 7.616 ; 7.314 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[4]     ; clk        ; 7.660 ; 7.416 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[5]     ; clk        ; 8.199 ; 7.991 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[6]     ; clk        ; 8.335 ; 7.992 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[7]     ; clk        ; 8.338 ; 8.037 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 996.241 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.175 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; clk                                               ; 24.594  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.733 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+---------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node              ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 996.241 ; romtatal:inst|count[6] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 3.703      ;
; 996.253 ; romtatal:inst|count[6] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 3.691      ;
; 996.597 ; romtatal:inst|count[6] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 3.353      ;
; 996.648 ; romtatal:inst|count[6] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 3.302      ;
; 996.718 ; romtatal:inst|count[6] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 3.232      ;
; 996.764 ; romtatal:inst|count[6] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 3.186      ;
; 996.764 ; romtatal:inst|count[6] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 3.186      ;
; 996.772 ; romtatal:inst|count[6] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 3.178      ;
; 996.921 ; romtatal:inst|count[4] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 3.023      ;
; 996.933 ; romtatal:inst|count[4] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 3.011      ;
; 996.958 ; romtatal:inst|count[3] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.986      ;
; 996.970 ; romtatal:inst|count[3] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.974      ;
; 997.075 ; romtatal:inst|count[8] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.869      ;
; 997.087 ; romtatal:inst|count[8] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.857      ;
; 997.099 ; romtatal:inst|count[7] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.845      ;
; 997.111 ; romtatal:inst|count[7] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.833      ;
; 997.197 ; romtatal:inst|count[0] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.754      ;
; 997.209 ; romtatal:inst|count[0] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.742      ;
; 997.232 ; romtatal:inst|count[2] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.719      ;
; 997.244 ; romtatal:inst|count[2] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.707      ;
; 997.277 ; romtatal:inst|count[4] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.673      ;
; 997.278 ; romtatal:inst|count[1] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.673      ;
; 997.290 ; romtatal:inst|count[1] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.661      ;
; 997.305 ; romtatal:inst|count[4] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.645      ;
; 997.312 ; romtatal:inst|count[5] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.639      ;
; 997.314 ; romtatal:inst|count[3] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.636      ;
; 997.324 ; romtatal:inst|count[5] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.036     ; 2.627      ;
; 997.342 ; romtatal:inst|count[3] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.608      ;
; 997.363 ; romtatal:inst|count[9] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.581      ;
; 997.366 ; romtatal:inst|count[4] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.584      ;
; 997.372 ; romtatal:inst|count[4] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.578      ;
; 997.375 ; romtatal:inst|count[9] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 2.569      ;
; 997.403 ; romtatal:inst|count[3] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.547      ;
; 997.409 ; romtatal:inst|count[3] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.541      ;
; 997.431 ; romtatal:inst|count[8] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.519      ;
; 997.444 ; romtatal:inst|count[4] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.506      ;
; 997.444 ; romtatal:inst|count[4] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.506      ;
; 997.455 ; romtatal:inst|count[7] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.495      ;
; 997.481 ; romtatal:inst|count[3] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.469      ;
; 997.481 ; romtatal:inst|count[3] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.469      ;
; 997.506 ; romtatal:inst|count[7] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.444      ;
; 997.542 ; romtatal:inst|count[0] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.407      ;
; 997.544 ; romtatal:inst|count[0] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.405      ;
; 997.580 ; romtatal:inst|count[2] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.369      ;
; 997.597 ; romtatal:inst|count[8] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.353      ;
; 997.598 ; romtatal:inst|count[8] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.352      ;
; 997.598 ; romtatal:inst|count[8] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.352      ;
; 997.603 ; romtatal:inst|count[0] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.346      ;
; 997.605 ; romtatal:inst|count[8] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.345      ;
; 997.606 ; romtatal:inst|count[8] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.344      ;
; 997.608 ; romtatal:inst|count[2] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.341      ;
; 997.609 ; romtatal:inst|count[0] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.340      ;
; 997.621 ; romtatal:inst|count[1] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.328      ;
; 997.621 ; romtatal:inst|count[7] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.329      ;
; 997.622 ; romtatal:inst|count[7] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.328      ;
; 997.622 ; romtatal:inst|count[7] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.328      ;
; 997.623 ; romtatal:inst|count[1] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.326      ;
; 997.630 ; romtatal:inst|count[7] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.320      ;
; 997.660 ; romtatal:inst|count[5] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.289      ;
; 997.662 ; romtatal:inst|count[5] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.287      ;
; 997.669 ; romtatal:inst|count[2] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.280      ;
; 997.675 ; romtatal:inst|count[2] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.274      ;
; 997.682 ; romtatal:inst|count[1] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.267      ;
; 997.688 ; romtatal:inst|count[1] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.261      ;
; 997.700 ; romtatal:inst|count[0] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.249      ;
; 997.700 ; romtatal:inst|count[0] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.249      ;
; 997.719 ; romtatal:inst|count[9] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.231      ;
; 997.723 ; romtatal:inst|count[5] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.226      ;
; 997.729 ; romtatal:inst|count[5] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.220      ;
; 997.747 ; romtatal:inst|count[2] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.202      ;
; 997.747 ; romtatal:inst|count[2] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.202      ;
; 997.779 ; romtatal:inst|count[1] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.170      ;
; 997.779 ; romtatal:inst|count[1] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.170      ;
; 997.820 ; romtatal:inst|count[5] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.129      ;
; 997.820 ; romtatal:inst|count[5] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 2.129      ;
; 997.885 ; romtatal:inst|count[9] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.065      ;
; 997.886 ; romtatal:inst|count[9] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.064      ;
; 997.886 ; romtatal:inst|count[9] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.064      ;
; 997.893 ; romtatal:inst|count[9] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.057      ;
; 997.894 ; romtatal:inst|count[9] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.037     ; 2.056      ;
; 998.125 ; romtatal:inst|count[6] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 1.819      ;
; 998.511 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.126      ; 1.624      ;
; 998.532 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.126      ; 1.603      ;
; 998.533 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.126      ; 1.602      ;
; 998.539 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.126      ; 1.596      ;
; 998.596 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.127      ; 1.540      ;
; 998.685 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.127      ; 1.451      ;
; 998.706 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.130      ; 1.433      ;
; 998.711 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.130      ; 1.428      ;
; 998.718 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.130      ; 1.421      ;
; 998.719 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.130      ; 1.420      ;
; 998.746 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.138      ; 1.401      ;
; 998.758 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.127      ; 1.378      ;
; 998.762 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.131      ; 1.378      ;
; 998.779 ; romtatal:inst|count[4] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 1.165      ;
; 998.792 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.131      ; 1.348      ;
; 998.798 ; romtatal:inst|count[7] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 1.146      ;
; 998.827 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.127      ; 1.309      ;
; 998.850 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.131      ; 1.290      ;
; 998.860 ; romtatal:inst|count[3] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.043     ; 1.084      ;
+---------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.175 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.497      ;
; 0.194 ; romtatal:inst|count[0] ; romtatal:inst|count[0]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.260 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.584      ;
; 0.279 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.601      ;
; 0.289 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.613      ;
; 0.295 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.617      ;
; 0.309 ; romtatal:inst|count[2] ; romtatal:inst|count[2]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.315 ; romtatal:inst|count[1] ; romtatal:inst|count[1]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.320 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.642      ;
; 0.390 ; romtatal:inst|count[0] ; romtatal:inst|count[1]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.510      ;
; 0.406 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.730      ;
; 0.423 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.747      ;
; 0.430 ; romtatal:inst|count[0] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.550      ;
; 0.432 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.756      ;
; 0.437 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.761      ;
; 0.441 ; romtatal:inst|count[4] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.765      ;
; 0.443 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.767      ;
; 0.447 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.771      ;
; 0.456 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.780      ;
; 0.460 ; romtatal:inst|count[4] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.784      ;
; 0.467 ; romtatal:inst|count[1] ; romtatal:inst|count[2]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; romtatal:inst|count[1] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.473 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.803      ;
; 0.483 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.813      ;
; 0.488 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.818      ;
; 0.543 ; romtatal:inst|count[0] ; romtatal:inst|count[2]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.576 ; romtatal:inst|count[2] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.605 ; romtatal:inst|count[4] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.917      ;
; 0.608 ; romtatal:inst|count[5] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.728      ;
; 0.617 ; romtatal:inst|count[8] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.739      ;
; 0.626 ; romtatal:inst|count[4] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.943      ;
; 0.651 ; romtatal:inst|count[9] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.773      ;
; 0.666 ; romtatal:inst|count[5] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.675 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 0.992      ;
; 0.754 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 1.066      ;
; 0.757 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.081      ;
; 0.763 ; romtatal:inst|count[9] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.080      ;
; 0.764 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.081      ;
; 0.791 ; romtatal:inst|count[2] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.911      ;
; 0.791 ; romtatal:inst|count[8] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 1.103      ;
; 0.803 ; romtatal:inst|count[1] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.923      ;
; 0.838 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.155      ;
; 0.840 ; romtatal:inst|count[7] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.962      ;
; 0.854 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.184      ;
; 0.861 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.178      ;
; 0.862 ; romtatal:inst|count[7] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 1.174      ;
; 0.879 ; romtatal:inst|count[0] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.999      ;
; 0.885 ; romtatal:inst|count[3] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.007      ;
; 0.889 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 1.212      ;
; 0.895 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 1.218      ;
; 0.899 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 1.222      ;
; 0.912 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 1.235      ;
; 0.933 ; romtatal:inst|count[3] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 1.245      ;
; 0.945 ; romtatal:inst|count[4] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.067      ;
; 0.976 ; romtatal:inst|count[2] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.103      ;
; 0.983 ; romtatal:inst|count[2] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.110      ;
; 0.988 ; romtatal:inst|count[1] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.115      ;
; 0.995 ; romtatal:inst|count[1] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.122      ;
; 1.006 ; romtatal:inst|count[6] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 1.318      ;
; 1.043 ; romtatal:inst|count[4] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.165      ;
; 1.049 ; romtatal:inst|count[1] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.367      ;
; 1.051 ; romtatal:inst|count[5] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.369      ;
; 1.055 ; romtatal:inst|count[0] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.373      ;
; 1.063 ; romtatal:inst|count[3] ; romtatal:inst|count[5]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.185      ;
; 1.064 ; romtatal:inst|count[0] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.191      ;
; 1.070 ; romtatal:inst|count[2] ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.214      ; 1.388      ;
; 1.071 ; romtatal:inst|count[0] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.198      ;
; 1.097 ; romtatal:inst|count[4] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.218      ;
; 1.111 ; romtatal:inst|count[5] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.238      ;
; 1.141 ; romtatal:inst|count[2] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.268      ;
; 1.142 ; romtatal:inst|count[5] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.269      ;
; 1.145 ; romtatal:inst|count[8] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.266      ;
; 1.149 ; romtatal:inst|count[5] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.276      ;
; 1.153 ; romtatal:inst|count[1] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.280      ;
; 1.161 ; romtatal:inst|count[3] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.282      ;
; 1.172 ; romtatal:inst|count[2] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.299      ;
; 1.179 ; romtatal:inst|count[2] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.306      ;
; 1.184 ; romtatal:inst|count[5] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.311      ;
; 1.184 ; romtatal:inst|count[1] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.311      ;
; 1.185 ; romtatal:inst|count[7] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.306      ;
; 1.191 ; romtatal:inst|count[1] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.318      ;
; 1.213 ; romtatal:inst|count[9] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.334      ;
; 1.214 ; romtatal:inst|count[2] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.341      ;
; 1.226 ; romtatal:inst|count[1] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.353      ;
; 1.229 ; romtatal:inst|count[0] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.356      ;
; 1.260 ; romtatal:inst|count[0] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.387      ;
; 1.263 ; romtatal:inst|count[3] ; romtatal:inst|count[4]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.384      ;
; 1.267 ; romtatal:inst|count[0] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.394      ;
; 1.302 ; romtatal:inst|count[0] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.429      ;
; 1.318 ; romtatal:inst|count[7] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.439      ;
; 1.326 ; romtatal:inst|count[8] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.447      ;
; 1.353 ; romtatal:inst|count[7] ; romtatal:inst|count[9]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.474      ;
; 1.401 ; romtatal:inst|count[4] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.522      ;
; 1.421 ; romtatal:inst|count[3] ; romtatal:inst|count[7]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.542      ;
; 1.430 ; romtatal:inst|count[6] ; romtatal:inst|cout                                                                                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.552      ;
; 1.432 ; romtatal:inst|count[4] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.553      ;
; 1.439 ; romtatal:inst|count[4] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.560      ;
; 1.452 ; romtatal:inst|count[3] ; romtatal:inst|count[6]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.573      ;
; 1.459 ; romtatal:inst|count[3] ; romtatal:inst|count[8]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.580      ;
; 1.473 ; romtatal:inst|count[5] ; romtatal:inst|count[3]                                                                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.600      ;
+-------+------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 24.594 ; 24.594       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 24.594 ; 24.594       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 24.620 ; 24.620       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                 ;
; 24.622 ; 24.622       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.000 ; 25.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                 ;
; 25.000 ; 25.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                 ;
; 25.377 ; 25.377       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 25.380 ; 25.380       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                 ;
; 25.404 ; 25.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 25.404 ; 25.404       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 46.000 ; 50.000       ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                         ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                             ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+
; 499.733 ; 499.963      ; 0.230          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ;
; 499.734 ; 499.964      ; 0.230          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ;
; 499.734 ; 499.964      ; 0.230          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ;
; 499.734 ; 499.964      ; 0.230          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[0]                                                                             ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[1]                                                                             ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[2]                                                                             ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[3]                                                                             ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[4]                                                                             ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[5]                                                                             ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[6]                                                                             ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[7]                                                                             ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[8]                                                                             ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[9]                                                                             ;
; 499.797 ; 499.981      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|cout                                                                                 ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[0]                                                                             ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[1]                                                                             ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[2]                                                                             ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[3]                                                                             ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[4]                                                                             ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[5]                                                                             ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[6]                                                                             ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[7]                                                                             ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[8]                                                                             ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[9]                                                                             ;
; 499.800 ; 500.016      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|cout                                                                                 ;
; 499.803 ; 500.033      ; 0.230          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ;
; 499.803 ; 500.033      ; 0.230          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ;
; 499.803 ; 500.033      ; 0.230          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ;
; 499.804 ; 500.034      ; 0.230          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ;
; 499.976 ; 499.976      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a4|clk0                                                   ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[0]|clk                                                                                  ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[1]|clk                                                                                  ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[2]|clk                                                                                  ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[3]|clk                                                                                  ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[4]|clk                                                                                  ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[5]|clk                                                                                  ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[6]|clk                                                                                  ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[7]|clk                                                                                  ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[8]|clk                                                                                  ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[9]|clk                                                                                  ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|cout|clk                                                                                      ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a2|clk0                                                   ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a6|clk0                                                   ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                            ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                              ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                            ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                              ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[0]|clk                                                                                  ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[1]|clk                                                                                  ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[2]|clk                                                                                  ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[3]|clk                                                                                  ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[4]|clk                                                                                  ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[5]|clk                                                                                  ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[6]|clk                                                                                  ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[7]|clk                                                                                  ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[8]|clk                                                                                  ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|count[9]|clk                                                                                  ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|cout|clk                                                                                      ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a0|clk0                                                   ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a4|clk0                                                   ;
; 500.022 ; 500.022      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a6|clk0                                                   ;
; 500.023 ; 500.023      ; 0.000          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|data_rtl_0|auto_generated|ram_block1a2|clk0                                                   ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a0~porta_address_reg0 ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a2~porta_address_reg0 ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a4~porta_address_reg0 ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|altsyncram:data_rtl_0|altsyncram_o671:auto_generated|ram_block1a6~porta_address_reg0 ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[0]                                                                             ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[1]                                                                             ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[2]                                                                             ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[3]                                                                             ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[4]                                                                             ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[5]                                                                             ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[6]                                                                             ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[7]                                                                             ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[8]                                                                             ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|count[9]                                                                             ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; romtatal:inst|cout                                                                                 ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ch[*]     ; clk        ; 2.408 ; 3.082 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[0]    ; clk        ; 2.408 ; 3.082 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[1]    ; clk        ; 2.345 ; 2.996 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ch[*]     ; clk        ; -1.710 ; -2.325 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[0]    ; clk        ; -1.847 ; -2.487 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[1]    ; clk        ; -1.710 ; -2.325 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; cout      ; clk        ; 2.512 ; 2.621 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; o[*]      ; clk        ; 4.144 ; 4.283 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[0]     ; clk        ; 3.877 ; 3.981 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[1]     ; clk        ; 3.658 ; 3.717 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[2]     ; clk        ; 3.751 ; 3.846 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[3]     ; clk        ; 3.739 ; 3.826 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[4]     ; clk        ; 3.794 ; 3.875 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[5]     ; clk        ; 4.144 ; 4.283 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[6]     ; clk        ; 4.106 ; 4.226 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[7]     ; clk        ; 4.111 ; 4.245 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; cout      ; clk        ; 2.233 ; 2.338 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; o[*]      ; clk        ; 3.292 ; 3.348 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[0]     ; clk        ; 3.502 ; 3.602 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[1]     ; clk        ; 3.292 ; 3.348 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[2]     ; clk        ; 3.382 ; 3.474 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[3]     ; clk        ; 3.371 ; 3.455 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[4]     ; clk        ; 3.421 ; 3.500 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[5]     ; clk        ; 3.757 ; 3.891 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[6]     ; clk        ; 3.720 ; 3.835 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[7]     ; clk        ; 3.725 ; 3.853 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 991.702 ; 0.175 ; N/A      ; N/A     ; 24.594              ;
;  clk                                               ; N/A     ; N/A   ; N/A      ; N/A     ; 24.594              ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 991.702 ; 0.175 ; N/A      ; N/A     ; 499.715             ;
; Design-wide TNS                                    ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                               ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; ch[*]     ; clk        ; 4.901 ; 5.188 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[0]    ; clk        ; 4.901 ; 5.188 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[1]    ; clk        ; 4.771 ; 5.033 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; ch[*]     ; clk        ; -1.710 ; -2.325 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[0]    ; clk        ; -1.847 ; -2.487 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  ch[1]    ; clk        ; -1.710 ; -2.325 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; cout      ; clk        ; 5.607 ; 5.482 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; o[*]      ; clk        ; 9.764 ; 9.575 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[0]     ; clk        ; 9.320 ; 9.076 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[1]     ; clk        ; 8.818 ; 8.592 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[2]     ; clk        ; 8.984 ; 8.794 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[3]     ; clk        ; 8.957 ; 8.757 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[4]     ; clk        ; 9.041 ; 8.853 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[5]     ; clk        ; 9.665 ; 9.495 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[6]     ; clk        ; 9.764 ; 9.527 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[7]     ; clk        ; 9.762 ; 9.575 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; cout      ; clk        ; 2.233 ; 2.338 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; o[*]      ; clk        ; 3.292 ; 3.348 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[0]     ; clk        ; 3.502 ; 3.602 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[1]     ; clk        ; 3.292 ; 3.348 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[2]     ; clk        ; 3.382 ; 3.474 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[3]     ; clk        ; 3.371 ; 3.455 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[4]     ; clk        ; 3.421 ; 3.500 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[5]     ; clk        ; 3.757 ; 3.891 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[6]     ; clk        ; 3.720 ; 3.835 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  o[7]     ; clk        ; 3.725 ; 3.853 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cout          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ch[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ch[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; o[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; o[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; o[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 666      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 666      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Thu Jul 08 14:30:39 2021
Info: Command: quartus_sta rom_test -c rom_test
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'rom_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 50.000 -waveform {0.000 25.000} -name clk clk
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 20 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 991.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   991.702               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.465               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 24.934
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.934               0.000 clk 
    Info (332119):   499.715               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 992.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   992.406               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.416               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 24.943
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.943               0.000 clk 
    Info (332119):   499.715               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 996.241
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   996.241               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.175               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 24.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.594               0.000 clk 
    Info (332119):   499.733               0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4679 megabytes
    Info: Processing ended: Thu Jul 08 14:30:41 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


