{"Source Block": ["oh/src/spi/hdl/spi_master_io.v@116:126@HdlStmAssign", "   \n   //read fifo on phase match (due to one cycle pipeline latency\n   assign fifo_read = ~fifo_empty & ~spi_wait & period_match;\n\n   //data done whne\n   assign data_done = fifo_empty & ~spi_wait & period_match;\n\n   //shift on every clock cycle while in datamode\n   assign shift     = period_match & (spi_state[1:0]==`SPI_DATA);\n   \n   //load is the result of the fifo_read\n"], "Clone Blocks": [["oh/src/spi/hdl/spi_master_io.v@113:123", "       `SPI_HOLD : \n\t spi_state[1:0] <= period_match ? `SPI_IDLE : `SPI_HOLD;\n     endcase // case (spi_state[1:0])\n   \n   //read fifo on phase match (due to one cycle pipeline latency\n   assign fifo_read = ~fifo_empty & ~spi_wait & period_match;\n\n   //data done whne\n   assign data_done = fifo_empty & ~spi_wait & period_match;\n\n   //shift on every clock cycle while in datamode\n"]], "Diff Content": {"Delete": [[121, "   assign data_done = fifo_empty & ~spi_wait & period_match;\n"]], "Add": [[121, "   assign data_done = fifo_empty & ~spi_wait & phase_match;\n"]]}}