# 0 "arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts"
# 9 "arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 1







# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 9 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 10 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/ti,sci_pm_domain.h" 1
# 11 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 2

# 1 "arch/arm64/boot/dts/ti/k3-pinctrl.h" 1
# 13 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 2

/ {
 model = "Texas Instruments K3 J721E SoC";
 compatible = "ti,j721e";
 interrupt-parent = <&gic500>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  serial0 = &wkup_uart0;
  serial1 = &mcu_uart0;
  serial2 = &main_uart0;
  serial3 = &main_uart1;
  serial4 = &main_uart2;
  serial5 = &main_uart3;
  serial6 = &main_uart4;
  serial7 = &main_uart5;
  serial8 = &main_uart6;
  serial9 = &main_uart7;
  serial10 = &main_uart8;
  serial11 = &main_uart9;
  ethernet0 = &cpsw_port1;
  mmc0 = &main_sdhci0;
  mmc1 = &main_sdhci1;
  mmc2 = &main_sdhci2;
 };

 chosen { };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu-map {
   cluster0: cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };
   };

  };

  cpu0: cpu@0 {
   compatible = "arm,cortex-a72";
   reg = <0x000>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_0>;
  };

  cpu1: cpu@1 {
   compatible = "arm,cortex-a72";
   reg = <0x001>;
   device_type = "cpu";
   enable-method = "psci";
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <256>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <256>;
   next-level-cache = <&L2_0>;
  };
 };

 L2_0: l2-cache0 {
  compatible = "cache";
  cache-level = <2>;
  cache-unified;
  cache-size = <0x100000>;
  cache-line-size = <64>;
  cache-sets = <1024>;
  next-level-cache = <&msmc_l3>;
 };

 msmc_l3: l3-cache0 {
  compatible = "cache";
  cache-level = <3>;
 };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };

  psci: psci {
   compatible = "arm,psci-1.0";
   method = "smc";
  };
 };

 a72_timer0: timer-cl0-cpu0 {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 pmu: pmu {
  compatible = "arm,cortex-a72-pmu";

  interrupts = <1 7 4>;
 };

 cbass_main: bus@100000 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>,
    <0x00 0x00600000 0x00 0x00600000 0x00 0x00031100>,
    <0x00 0x00900000 0x00 0x00900000 0x00 0x00012000>,
    <0x00 0x00a40000 0x00 0x00a40000 0x00 0x00000800>,
    <0x00 0x06000000 0x00 0x06000000 0x00 0x00400000>,
    <0x00 0x06400000 0x00 0x06400000 0x00 0x00400000>,
    <0x00 0x01000000 0x00 0x01000000 0x00 0x0af02400>,
    <0x00 0x0c000000 0x00 0x0c000000 0x00 0x0d000000>,
    <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>,
    <0x00 0x0d000000 0x00 0x0d000000 0x00 0x01800000>,
    <0x00 0x0e000000 0x00 0x0e000000 0x00 0x01800000>,
    <0x00 0x10000000 0x00 0x10000000 0x00 0x10000000>,
    <0x00 0x64800000 0x00 0x64800000 0x00 0x00800000>,
    <0x00 0x6f000000 0x00 0x6f000000 0x00 0x00310000>,
    <0x44 0x00000000 0x44 0x00000000 0x00 0x08000000>,
    <0x44 0x10000000 0x44 0x10000000 0x00 0x08000000>,
    <0x4d 0x80800000 0x4d 0x80800000 0x00 0x00800000>,
    <0x4d 0x81800000 0x4d 0x81800000 0x00 0x00800000>,
    <0x4e 0x20000000 0x4e 0x20000000 0x00 0x00080000>,
    <0x00 0x70000000 0x00 0x70000000 0x00 0x00800000>,


    <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
    <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
    <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
    <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
    <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
    <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
    <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
    <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
    <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
    <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
    <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
    <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
    <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;

  cbass_mcu_wakeup: bus@28380000 {
   compatible = "simple-bus";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>,
     <0x00 0x40200000 0x00 0x40200000 0x00 0x00998400>,
     <0x00 0x40f00000 0x00 0x40f00000 0x00 0x00020000>,
     <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>,
     <0x00 0x41400000 0x00 0x41400000 0x00 0x00020000>,
     <0x00 0x41c00000 0x00 0x41c00000 0x00 0x00100000>,
     <0x00 0x42040000 0x00 0x42040000 0x00 0x03ac2400>,
     <0x00 0x45100000 0x00 0x45100000 0x00 0x00c24000>,
     <0x00 0x46000000 0x00 0x46000000 0x00 0x00200000>,
     <0x00 0x47000000 0x00 0x47000000 0x00 0x00068400>,
     <0x00 0x50000000 0x00 0x50000000 0x00 0x10000000>,
     <0x05 0x00000000 0x05 0x00000000 0x01 0x00000000>,
     <0x07 0x00000000 0x07 0x00000000 0x01 0x00000000>;
  };
 };
};


# 1 "arch/arm64/boot/dts/ti/k3-j721e-main.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy.h" 1
# 8 "arch/arm64/boot/dts/ti/k3-j721e-main.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-ti.h" 1
# 9 "arch/arm64/boot/dts/ti/k3-j721e-main.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mux/mux.h" 1
# 10 "arch/arm64/boot/dts/ti/k3-j721e-main.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mux/ti-serdes.h" 1
# 11 "arch/arm64/boot/dts/ti/k3-j721e-main.dtsi" 2

/ {
 cmn_refclk: clock-cmnrefclk {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };

 cmn_refclk1: clock-cmnrefclk1 {
  #clock-cells = <0>;
  compatible = "fixed-clock";
  clock-frequency = <0>;
 };
};

&cbass_main {
 msmc_ram: sram@70000000 {
  compatible = "mmio-sram";
  reg = <0x0 0x70000000 0x0 0x800000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x70000000 0x800000>;

  atf-sram@0 {
   reg = <0x0 0x20000>;
  };
 };

 scm_conf: scm-conf@100000 {
  compatible = "ti,j721e-system-controller", "syscon", "simple-mfd";
  reg = <0 0x00100000 0 0x1c000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x00100000 0x1c000>;

  serdes_ln_ctrl: mux-controller@4080 {
   compatible = "mmio-mux";
   reg = <0x00004080 0x50>;
   #mux-control-cells = <1>;
   mux-reg-masks = <0x4080 0x3>, <0x4084 0x3>,
     <0x4090 0x3>, <0x4094 0x3>,
     <0x40a0 0x3>, <0x40a4 0x3>,
     <0x40b0 0x3>, <0x40b4 0x3>,
     <0x40c0 0x3>, <0x40c4 0x3>, <0x40c8 0x3>, <0x40cc 0x3>;

   idle-states = <0x1>, <0x1>,
          <0x1>, <0x1>,
          <0x1>, <0x1>,
          <(-1)>, <0x2>,
          <0x0>, <0x0>,
          <0x0>, <0x0>;
  };

  cpsw0_phy_gmii_sel: phy@4044 {
   compatible = "ti,j721e-cpsw9g-phy-gmii-sel";
   ti,qsgmii-main-ports = <2>, <2>;
   reg = <0x4044 0x20>;
   #phy-cells = <1>;
  };

  usb_serdes_mux: mux-controller@4000 {
   compatible = "mmio-mux";
   #mux-control-cells = <1>;
   mux-reg-masks = <0x4000 0x8000000>,
     <0x4010 0x8000000>;
  };

  ehrpwm_tbclk: clock-controller@4140 {
   compatible = "ti,am654-ehrpwm-tbclk", "syscon";
   reg = <0x4140 0x18>;
   #clock-cells = <1>;
  };
 };

 main_ehrpwm0: pwm@3000000 {
  compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x3000000 0x00 0x100>;
  power-domains = <&k3_pds 83 1>;
  clocks = <&ehrpwm_tbclk 0>, <&k3_clks 83 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 main_ehrpwm1: pwm@3010000 {
  compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x3010000 0x00 0x100>;
  power-domains = <&k3_pds 84 1>;
  clocks = <&ehrpwm_tbclk 1>, <&k3_clks 84 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 main_ehrpwm2: pwm@3020000 {
  compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x3020000 0x00 0x100>;
  power-domains = <&k3_pds 85 1>;
  clocks = <&ehrpwm_tbclk 2>, <&k3_clks 85 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 main_ehrpwm3: pwm@3030000 {
  compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x3030000 0x00 0x100>;
  power-domains = <&k3_pds 86 1>;
  clocks = <&ehrpwm_tbclk 3>, <&k3_clks 86 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 main_ehrpwm4: pwm@3040000 {
  compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x3040000 0x00 0x100>;
  power-domains = <&k3_pds 87 1>;
  clocks = <&ehrpwm_tbclk 4>, <&k3_clks 87 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 main_ehrpwm5: pwm@3050000 {
  compatible = "ti,am654-ehrpwm", "ti,am3352-ehrpwm";
  #pwm-cells = <3>;
  reg = <0x00 0x3050000 0x00 0x100>;
  power-domains = <&k3_pds 88 1>;
  clocks = <&ehrpwm_tbclk 5>, <&k3_clks 88 0>;
  clock-names = "tbclk", "fck";
  status = "disabled";
 };

 gic500: interrupt-controller@1800000 {
  compatible = "arm,gic-v3";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x00 0x01800000 0x00 0x10000>,
        <0x00 0x01900000 0x00 0x100000>,
        <0x00 0x6f000000 0x00 0x2000>,
        <0x00 0x6f010000 0x00 0x1000>,
        <0x00 0x6f020000 0x00 0x2000>;


  interrupts = <1 9 4>;

  gic_its: msi-controller@1820000 {
   compatible = "arm,gic-v3-its";
   reg = <0x00 0x01820000 0x00 0x10000>;
   socionext,synquacer-pre-its = <0x1000000 0x400000>;
   msi-controller;
   #msi-cells = <1>;
  };
 };

 main_gpio_intr: interrupt-controller@a00000 {
  compatible = "ti,sci-intr";
  reg = <0x00 0x00a00000 0x00 0x800>;
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <1>;
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <131>;
  ti,interrupt-ranges = <8 392 56>;
 };

 main_navss: bus@30000000 {
  compatible = "simple-mfd";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x30000000 0x00 0x30000000 0x00 0x0c400000>;
  dma-coherent;
  dma-ranges;

  ti,sci-dev-id = <199>;

  main_navss_intr: interrupt-controller@310e0000 {
   compatible = "ti,sci-intr";
   reg = <0x0 0x310e0000 0x0 0x4000>;
   ti,intr-trigger-type = <4>;
   interrupt-controller;
   interrupt-parent = <&gic500>;
   #interrupt-cells = <1>;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <213>;
   ti,interrupt-ranges = <0 64 64>,
           <64 448 64>,
           <128 672 64>;
  };

  main_udmass_inta: interrupt-controller@33d00000 {
   compatible = "ti,sci-inta";
   reg = <0x0 0x33d00000 0x0 0x100000>;
   interrupt-controller;
   interrupt-parent = <&main_navss_intr>;
   msi-controller;
   #interrupt-cells = <0>;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <209>;
   ti,interrupt-ranges = <0 0 256>;
  };

  secure_proxy_main: mailbox@32c00000 {
   compatible = "ti,am654-secure-proxy";
   #mbox-cells = <1>;
   reg-names = "target_data", "rt", "scfg";
   reg = <0x00 0x32c00000 0x00 0x100000>,
         <0x00 0x32400000 0x00 0x100000>,
         <0x00 0x32800000 0x00 0x100000>;
   interrupt-names = "rx_011";
   interrupts = <0 37 4>;
  };

  smmu0: iommu@36600000 {
   compatible = "arm,smmu-v3";
   reg = <0x0 0x36600000 0x0 0x100000>;
   interrupt-parent = <&gic500>;
   interrupts = <0 772 1>,
         <0 768 1>;
   interrupt-names = "eventq", "gerror";
   #iommu-cells = <1>;
  };

  hwspinlock: spinlock@30e00000 {
   compatible = "ti,am654-hwspinlock";
   reg = <0x00 0x30e00000 0x00 0x1000>;
   #hwlock-cells = <1>;
  };

  mailbox0_cluster0: mailbox@31f80000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f80000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster1: mailbox@31f81000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f81000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster2: mailbox@31f82000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f82000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster3: mailbox@31f83000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f83000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster4: mailbox@31f84000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f84000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster5: mailbox@31f85000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f85000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster6: mailbox@31f86000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f86000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster7: mailbox@31f87000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f87000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster8: mailbox@31f88000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f88000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster9: mailbox@31f89000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f89000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster10: mailbox@31f8a000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f8a000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  mailbox0_cluster11: mailbox@31f8b000 {
   compatible = "ti,am654-mailbox";
   reg = <0x00 0x31f8b000 0x00 0x200>;
   #mbox-cells = <1>;
   ti,mbox-num-users = <4>;
   ti,mbox-num-fifos = <16>;
   interrupt-parent = <&main_navss_intr>;
   status = "disabled";
  };

  main_ringacc: ringacc@3c000000 {
   compatible = "ti,am654-navss-ringacc";
   reg = <0x0 0x3c000000 0x0 0x400000>,
    <0x0 0x38000000 0x0 0x400000>,
    <0x0 0x31120000 0x0 0x100>,
    <0x0 0x33000000 0x0 0x40000>;
   reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target";
   ti,num-rings = <1024>;
   ti,sci-rm-range-gp-rings = <0x1>;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <211>;
   msi-parent = <&main_udmass_inta>;
  };

  main_udmap: dma-controller@31150000 {
   compatible = "ti,j721e-navss-main-udmap";
   reg = <0x0 0x31150000 0x0 0x100>,
    <0x0 0x34000000 0x0 0x100000>,
    <0x0 0x35000000 0x0 0x100000>;
   reg-names = "gcfg", "rchanrt", "tchanrt";
   msi-parent = <&main_udmass_inta>;
   #dma-cells = <1>;

   ti,sci = <&dmsc>;
   ti,sci-dev-id = <212>;
   ti,ringacc = <&main_ringacc>;

   ti,sci-rm-range-tchan = <0x0d>,
      <0x0f>,
      <0x10>;
   ti,sci-rm-range-rchan = <0x0a>,
      <0x0b>,
      <0x0c>;
   ti,sci-rm-range-rflow = <0x00>;
  };

  cpts@310d0000 {
   compatible = "ti,j721e-cpts";
   reg = <0x0 0x310d0000 0x0 0x400>;
   reg-names = "cpts";
   clocks = <&k3_clks 201 1>;
   clock-names = "cpts";
   interrupts-extended = <&main_navss_intr 391>;
   interrupt-names = "cpts";
   ti,cpts-periodic-outputs = <6>;
   ti,cpts-ext-ts-inputs = <8>;
  };
 };

 cpsw0: ethernet@c000000 {
  compatible = "ti,j721e-cpswxg-nuss";
  #address-cells = <2>;
  #size-cells = <2>;
  reg = <0x0 0xc000000 0x0 0x200000>;
  reg-names = "cpsw_nuss";
  ranges = <0x0 0x0 0x0 0x0c000000 0x0 0x200000>;
  clocks = <&k3_clks 19 89>;
  clock-names = "fck";
  power-domains = <&k3_pds 19 1>;

  dmas = <&main_udmap 0xca00>,
         <&main_udmap 0xca01>,
         <&main_udmap 0xca02>,
         <&main_udmap 0xca03>,
         <&main_udmap 0xca04>,
         <&main_udmap 0xca05>,
         <&main_udmap 0xca06>,
         <&main_udmap 0xca07>,
         <&main_udmap 0x4a00>;
  dma-names = "tx0", "tx1", "tx2", "tx3",
       "tx4", "tx5", "tx6", "tx7",
       "rx";

  status = "disabled";

  ethernet-ports {
   #address-cells = <1>;
   #size-cells = <0>;
   cpsw0_port1: port@1 {
    reg = <1>;
    ti,mac-only;
    label = "port1";
    status = "disabled";
   };

   cpsw0_port2: port@2 {
    reg = <2>;
    ti,mac-only;
    label = "port2";
    status = "disabled";
   };

   cpsw0_port3: port@3 {
    reg = <3>;
    ti,mac-only;
    label = "port3";
    status = "disabled";
   };

   cpsw0_port4: port@4 {
    reg = <4>;
    ti,mac-only;
    label = "port4";
    status = "disabled";
   };

   cpsw0_port5: port@5 {
    reg = <5>;
    ti,mac-only;
    label = "port5";
    status = "disabled";
   };

   cpsw0_port6: port@6 {
    reg = <6>;
    ti,mac-only;
    label = "port6";
    status = "disabled";
   };

   cpsw0_port7: port@7 {
    reg = <7>;
    ti,mac-only;
    label = "port7";
    status = "disabled";
   };

   cpsw0_port8: port@8 {
    reg = <8>;
    ti,mac-only;
    label = "port8";
    status = "disabled";
   };
  };

  cpsw9g_mdio: mdio@f00 {
   compatible = "ti,cpsw-mdio","ti,davinci_mdio";
   reg = <0x0 0xf00 0x0 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&k3_clks 19 89>;
   clock-names = "fck";
   bus_freq = <1000000>;
   status = "disabled";
  };

  cpts@3d000 {
   compatible = "ti,j721e-cpts";
   reg = <0x0 0x3d000 0x0 0x400>;
   clocks = <&k3_clks 19 16>;
   clock-names = "cpts";
   interrupts-extended = <&gic500 0 16 4>;
   interrupt-names = "cpts";
   ti,cpts-ext-ts-inputs = <4>;
   ti,cpts-periodic-outputs = <2>;
  };
 };

 main_crypto: crypto@4e00000 {
  compatible = "ti,j721e-sa2ul";
  reg = <0x0 0x4e00000 0x0 0x1200>;
  power-domains = <&k3_pds 264 1>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x0 0x04e00000 0x00 0x04e00000 0x0 0x30000>;

  dmas = <&main_udmap 0xc000>, <&main_udmap 0x4000>,
    <&main_udmap 0x4001>;
  dma-names = "tx", "rx1", "rx2";

  rng: rng@4e10000 {
   compatible = "inside-secure,safexcel-eip76";
   reg = <0x0 0x4e10000 0x0 0x7d>;
   interrupts = <0 11 4>;
  };
 };

 main_pmx0: pinctrl@11c000 {
  compatible = "pinctrl-single";

  reg = <0x0 0x11c000 0x0 0x2b4>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 serdes_wiz0: wiz@5000000 {
  compatible = "ti,j721e-wiz-16g";
  #address-cells = <1>;
  #size-cells = <1>;
  power-domains = <&k3_pds 292 1>;
  clocks = <&k3_clks 292 5>, <&k3_clks 292 11>, <&cmn_refclk>;
  clock-names = "fck", "core_ref_clk", "ext_ref_clk";
  assigned-clocks = <&k3_clks 292 11>, <&k3_clks 292 0>;
  assigned-clock-parents = <&k3_clks 292 15>, <&k3_clks 292 4>;
  num-lanes = <2>;
  #reset-cells = <1>;
  ranges = <0x5000000 0x0 0x5000000 0x10000>;

  wiz0_pll0_refclk: pll0-refclk {
   clocks = <&k3_clks 292 11>, <&cmn_refclk>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz0_pll0_refclk>;
   assigned-clock-parents = <&k3_clks 292 11>;
  };

  wiz0_pll1_refclk: pll1-refclk {
   clocks = <&k3_clks 292 0>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz0_pll1_refclk>;
   assigned-clock-parents = <&k3_clks 292 0>;
  };

  wiz0_refclk_dig: refclk-dig {
   clocks = <&k3_clks 292 11>, <&k3_clks 292 0>, <&cmn_refclk>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz0_refclk_dig>;
   assigned-clock-parents = <&k3_clks 292 11>;
  };

  wiz0_cmn_refclk_dig_div: cmn-refclk-dig-div {
   clocks = <&wiz0_refclk_dig>;
   #clock-cells = <0>;
  };

  wiz0_cmn_refclk1_dig_div: cmn-refclk1-dig-div {
   clocks = <&wiz0_pll1_refclk>;
   #clock-cells = <0>;
  };

  serdes0: serdes@5000000 {
   compatible = "ti,sierra-phy-t0";
   reg-names = "serdes";
   reg = <0x5000000 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   #clock-cells = <1>;
   resets = <&serdes_wiz0 0>;
   reset-names = "sierra_reset";
   clocks = <&wiz0_cmn_refclk_dig_div>, <&wiz0_cmn_refclk1_dig_div>,
     <&wiz0_pll0_refclk>, <&wiz0_pll1_refclk>;
   clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
          "pll0_refclk", "pll1_refclk";
  };
 };

 serdes_wiz1: wiz@5010000 {
  compatible = "ti,j721e-wiz-16g";
  #address-cells = <1>;
  #size-cells = <1>;
  power-domains = <&k3_pds 293 1>;
  clocks = <&k3_clks 293 5>, <&k3_clks 293 13>, <&cmn_refclk>;
  clock-names = "fck", "core_ref_clk", "ext_ref_clk";
  assigned-clocks = <&k3_clks 293 13>, <&k3_clks 293 0>;
  assigned-clock-parents = <&k3_clks 293 17>, <&k3_clks 293 4>;
  num-lanes = <2>;
  #reset-cells = <1>;
  ranges = <0x5010000 0x0 0x5010000 0x10000>;

  wiz1_pll0_refclk: pll0-refclk {
   clocks = <&k3_clks 293 13>, <&cmn_refclk>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz1_pll0_refclk>;
   assigned-clock-parents = <&k3_clks 293 13>;
  };

  wiz1_pll1_refclk: pll1-refclk {
   clocks = <&k3_clks 293 0>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz1_pll1_refclk>;
   assigned-clock-parents = <&k3_clks 293 0>;
  };

  wiz1_refclk_dig: refclk-dig {
   clocks = <&k3_clks 293 13>, <&k3_clks 293 0>, <&cmn_refclk>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz1_refclk_dig>;
   assigned-clock-parents = <&k3_clks 293 13>;
  };

  wiz1_cmn_refclk_dig_div: cmn-refclk-dig-div{
   clocks = <&wiz1_refclk_dig>;
   #clock-cells = <0>;
  };

  wiz1_cmn_refclk1_dig_div: cmn-refclk1-dig-div {
   clocks = <&wiz1_pll1_refclk>;
   #clock-cells = <0>;
  };

  serdes1: serdes@5010000 {
   compatible = "ti,sierra-phy-t0";
   reg-names = "serdes";
   reg = <0x5010000 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   #clock-cells = <1>;
   resets = <&serdes_wiz1 0>;
   reset-names = "sierra_reset";
   clocks = <&wiz1_cmn_refclk_dig_div>, <&wiz1_cmn_refclk1_dig_div>,
     <&wiz1_pll0_refclk>, <&wiz1_pll1_refclk>;
   clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
          "pll0_refclk", "pll1_refclk";
  };
 };

 serdes_wiz2: wiz@5020000 {
  compatible = "ti,j721e-wiz-16g";
  #address-cells = <1>;
  #size-cells = <1>;
  power-domains = <&k3_pds 294 1>;
  clocks = <&k3_clks 294 5>, <&k3_clks 294 11>, <&cmn_refclk>;
  clock-names = "fck", "core_ref_clk", "ext_ref_clk";
  assigned-clocks = <&k3_clks 294 11>, <&k3_clks 294 0>;
  assigned-clock-parents = <&k3_clks 294 15>, <&k3_clks 294 4>;
  num-lanes = <2>;
  #reset-cells = <1>;
  ranges = <0x5020000 0x0 0x5020000 0x10000>;

  wiz2_pll0_refclk: pll0-refclk {
   clocks = <&k3_clks 294 11>, <&cmn_refclk>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz2_pll0_refclk>;
   assigned-clock-parents = <&k3_clks 294 11>;
  };

  wiz2_pll1_refclk: pll1-refclk {
   clocks = <&k3_clks 294 0>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz2_pll1_refclk>;
   assigned-clock-parents = <&k3_clks 294 0>;
  };

  wiz2_refclk_dig: refclk-dig {
   clocks = <&k3_clks 294 11>, <&k3_clks 294 0>, <&cmn_refclk>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz2_refclk_dig>;
   assigned-clock-parents = <&k3_clks 294 11>;
  };

  wiz2_cmn_refclk_dig_div: cmn-refclk-dig-div {
   clocks = <&wiz2_refclk_dig>;
   #clock-cells = <0>;
  };

  wiz2_cmn_refclk1_dig_div: cmn-refclk1-dig-div {
   clocks = <&wiz2_pll1_refclk>;
   #clock-cells = <0>;
  };

  serdes2: serdes@5020000 {
   compatible = "ti,sierra-phy-t0";
   reg-names = "serdes";
   reg = <0x5020000 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   #clock-cells = <1>;
   resets = <&serdes_wiz2 0>;
   reset-names = "sierra_reset";
   clocks = <&wiz2_cmn_refclk_dig_div>, <&wiz2_cmn_refclk1_dig_div>,
     <&wiz2_pll0_refclk>, <&wiz2_pll1_refclk>;
   clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
          "pll0_refclk", "pll1_refclk";
  };
 };

 serdes_wiz3: wiz@5030000 {
  compatible = "ti,j721e-wiz-16g";
  #address-cells = <1>;
  #size-cells = <1>;
  power-domains = <&k3_pds 295 1>;
  clocks = <&k3_clks 295 5>, <&k3_clks 295 9>, <&cmn_refclk>;
  clock-names = "fck", "core_ref_clk", "ext_ref_clk";
  assigned-clocks = <&k3_clks 295 9>, <&k3_clks 295 0>;
  assigned-clock-parents = <&k3_clks 295 13>, <&k3_clks 295 4>;
  num-lanes = <2>;
  #reset-cells = <1>;
  ranges = <0x5030000 0x0 0x5030000 0x10000>;

  wiz3_pll0_refclk: pll0-refclk {
   clocks = <&k3_clks 295 9>, <&cmn_refclk>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz3_pll0_refclk>;
   assigned-clock-parents = <&k3_clks 295 9>;
  };

  wiz3_pll1_refclk: pll1-refclk {
   clocks = <&k3_clks 295 0>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz3_pll1_refclk>;
   assigned-clock-parents = <&k3_clks 295 0>;
  };

  wiz3_refclk_dig: refclk-dig {
   clocks = <&k3_clks 295 9>, <&k3_clks 295 0>, <&cmn_refclk>, <&cmn_refclk1>;
   #clock-cells = <0>;
   assigned-clocks = <&wiz3_refclk_dig>;
   assigned-clock-parents = <&k3_clks 295 9>;
  };

  wiz3_cmn_refclk_dig_div: cmn-refclk-dig-div {
   clocks = <&wiz3_refclk_dig>;
   #clock-cells = <0>;
  };

  wiz3_cmn_refclk1_dig_div: cmn-refclk1-dig-div {
   clocks = <&wiz3_pll1_refclk>;
   #clock-cells = <0>;
  };

  serdes3: serdes@5030000 {
   compatible = "ti,sierra-phy-t0";
   reg-names = "serdes";
   reg = <0x5030000 0x10000>;
   #address-cells = <1>;
   #size-cells = <0>;
   #clock-cells = <1>;
   resets = <&serdes_wiz3 0>;
   reset-names = "sierra_reset";
   clocks = <&wiz3_cmn_refclk_dig_div>, <&wiz3_cmn_refclk1_dig_div>,
     <&wiz3_pll0_refclk>, <&wiz3_pll1_refclk>;
   clock-names = "cmn_refclk_dig_div", "cmn_refclk1_dig_div",
          "pll0_refclk", "pll1_refclk";
  };
 };

 pcie0_rc: pcie@2900000 {
  compatible = "ti,j721e-pcie-host";
  reg = <0x00 0x02900000 0x00 0x1000>,
        <0x00 0x02907000 0x00 0x400>,
        <0x00 0x0d000000 0x00 0x00800000>,
        <0x00 0x10000000 0x00 0x00001000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "cfg";
  interrupt-names = "link_state";
  interrupts = <0 318 1>;
  device_type = "pci";
  ti,syscon-pcie-ctrl = <&scm_conf 0x4070>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 239 1>;
  clocks = <&k3_clks 239 1>;
  clock-names = "fck";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0xff>;
  vendor-id = <0x104c>;
  device-id = <0xb00d>;
  msi-map = <0x0 &gic_its 0x0 0x10000>;
  dma-coherent;
  ranges = <0x01000000 0x0 0x10001000 0x0 0x10001000 0x0 0x0010000>,
    <0x02000000 0x0 0x10011000 0x0 0x10011000 0x0 0x7fef000>;
  dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>;
 };

 pcie0_ep: pcie-ep@2900000 {
  compatible = "ti,j721e-pcie-ep";
  reg = <0x00 0x02900000 0x00 0x1000>,
        <0x00 0x02907000 0x00 0x400>,
        <0x00 0x0d000000 0x00 0x00800000>,
        <0x00 0x10000000 0x00 0x08000000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "mem";
  interrupt-names = "link_state";
  interrupts = <0 318 1>;
  ti,syscon-pcie-ctrl = <&scm_conf 0x4070>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 239 1>;
  clocks = <&k3_clks 239 1>;
  clock-names = "fck";
  max-functions = /bits/ 8 <6>;
  max-virtual-functions = /bits/ 8 <4 4 4 4 0 0>;
  dma-coherent;
 };

 pcie1_rc: pcie@2910000 {
  compatible = "ti,j721e-pcie-host";
  reg = <0x00 0x02910000 0x00 0x1000>,
        <0x00 0x02917000 0x00 0x400>,
        <0x00 0x0d800000 0x00 0x00800000>,
        <0x00 0x18000000 0x00 0x00001000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "cfg";
  interrupt-names = "link_state";
  interrupts = <0 330 1>;
  device_type = "pci";
  ti,syscon-pcie-ctrl = <&scm_conf 0x4074>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 240 1>;
  clocks = <&k3_clks 240 1>;
  clock-names = "fck";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0xff>;
  vendor-id = <0x104c>;
  device-id = <0xb00d>;
  msi-map = <0x0 &gic_its 0x10000 0x10000>;
  dma-coherent;
  ranges = <0x01000000 0x0 0x18001000 0x0 0x18001000 0x0 0x0010000>,
    <0x02000000 0x0 0x18011000 0x0 0x18011000 0x0 0x7fef000>;
  dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>;
 };

 pcie1_ep: pcie-ep@2910000 {
  compatible = "ti,j721e-pcie-ep";
  reg = <0x00 0x02910000 0x00 0x1000>,
        <0x00 0x02917000 0x00 0x400>,
        <0x00 0x0d800000 0x00 0x00800000>,
        <0x00 0x18000000 0x00 0x08000000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "mem";
  interrupt-names = "link_state";
  interrupts = <0 330 1>;
  ti,syscon-pcie-ctrl = <&scm_conf 0x4074>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 240 1>;
  clocks = <&k3_clks 240 1>;
  clock-names = "fck";
  max-functions = /bits/ 8 <6>;
  max-virtual-functions = /bits/ 8 <4 4 4 4 0 0>;
  dma-coherent;
 };

 pcie2_rc: pcie@2920000 {
  compatible = "ti,j721e-pcie-host";
  reg = <0x00 0x02920000 0x00 0x1000>,
        <0x00 0x02927000 0x00 0x400>,
        <0x00 0x0e000000 0x00 0x00800000>,
        <0x44 0x00000000 0x00 0x00001000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "cfg";
  interrupt-names = "link_state";
  interrupts = <0 342 1>;
  device_type = "pci";
  ti,syscon-pcie-ctrl = <&scm_conf 0x4078>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 241 1>;
  clocks = <&k3_clks 241 1>;
  clock-names = "fck";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0xff>;
  vendor-id = <0x104c>;
  device-id = <0xb00d>;
  msi-map = <0x0 &gic_its 0x20000 0x10000>;
  dma-coherent;
  ranges = <0x01000000 0x0 0x00001000 0x44 0x00001000 0x0 0x0010000>,
    <0x02000000 0x0 0x00011000 0x44 0x00011000 0x0 0x7fef000>;
  dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>;
 };

 pcie2_ep: pcie-ep@2920000 {
  compatible = "ti,j721e-pcie-ep";
  reg = <0x00 0x02920000 0x00 0x1000>,
        <0x00 0x02927000 0x00 0x400>,
        <0x00 0x0e000000 0x00 0x00800000>,
        <0x44 0x00000000 0x00 0x08000000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "mem";
  interrupt-names = "link_state";
  interrupts = <0 342 1>;
  ti,syscon-pcie-ctrl = <&scm_conf 0x4078>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 241 1>;
  clocks = <&k3_clks 241 1>;
  clock-names = "fck";
  max-functions = /bits/ 8 <6>;
  max-virtual-functions = /bits/ 8 <4 4 4 4 0 0>;
  dma-coherent;
 };

 pcie3_rc: pcie@2930000 {
  compatible = "ti,j721e-pcie-host";
  reg = <0x00 0x02930000 0x00 0x1000>,
        <0x00 0x02937000 0x00 0x400>,
        <0x00 0x0e800000 0x00 0x00800000>,
        <0x44 0x10000000 0x00 0x00001000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "cfg";
  interrupt-names = "link_state";
  interrupts = <0 354 1>;
  device_type = "pci";
  ti,syscon-pcie-ctrl = <&scm_conf 0x407c>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 242 1>;
  clocks = <&k3_clks 242 1>;
  clock-names = "fck";
  #address-cells = <3>;
  #size-cells = <2>;
  bus-range = <0x0 0xff>;
  vendor-id = <0x104c>;
  device-id = <0xb00d>;
  msi-map = <0x0 &gic_its 0x30000 0x10000>;
  dma-coherent;
  ranges = <0x01000000 0x0 0x00001000 0x44 0x10001000 0x0 0x0010000>,
    <0x02000000 0x0 0x00011000 0x44 0x10011000 0x0 0x7fef000>;
  dma-ranges = <0x02000000 0x0 0x0 0x0 0x0 0x10000 0x0>;
 };

 pcie3_ep: pcie-ep@2930000 {
  compatible = "ti,j721e-pcie-ep";
  reg = <0x00 0x02930000 0x00 0x1000>,
        <0x00 0x02937000 0x00 0x400>,
        <0x00 0x0e800000 0x00 0x00800000>,
        <0x44 0x10000000 0x00 0x08000000>;
  reg-names = "intd_cfg", "user_cfg", "reg", "mem";
  interrupt-names = "link_state";
  interrupts = <0 354 1>;
  ti,syscon-pcie-ctrl = <&scm_conf 0x407c>;
  max-link-speed = <3>;
  num-lanes = <2>;
  power-domains = <&k3_pds 242 1>;
  clocks = <&k3_clks 242 1>;
  clock-names = "fck";
  max-functions = /bits/ 8 <6>;
  max-virtual-functions = /bits/ 8 <4 4 4 4 0 0>;
  dma-coherent;
  #address-cells = <2>;
  #size-cells = <2>;
 };

 serdes_wiz4: wiz@5050000 {
  compatible = "ti,am64-wiz-10g";
  #address-cells = <1>;
  #size-cells = <1>;
  power-domains = <&k3_pds 297 1>;
  clocks = <&k3_clks 297 1>, <&k3_clks 297 9>, <&cmn_refclk>;
  clock-names = "fck", "core_ref_clk", "ext_ref_clk";
  assigned-clocks = <&k3_clks 297 9>;
  assigned-clock-parents = <&k3_clks 297 10>;
  assigned-clock-rates = <19200000>;
  num-lanes = <4>;
  #reset-cells = <1>;
  #clock-cells = <1>;
  ranges = <0x05050000 0x00 0x05050000 0x010000>,
   <0x0a030a00 0x00 0x0a030a00 0x40>;

  serdes4: serdes@5050000 {




   compatible = "ti,j721e-serdes-10g";
   reg = <0x05050000 0x010000>,
         <0x0a030a00 0x40>;
   reg-names = "torrent_phy", "dptx_phy";

   resets = <&serdes_wiz4 0>;
   reset-names = "torrent_reset";
   clocks = <&serdes_wiz4 0>;
   clock-names = "refclk";
   assigned-clocks = <&serdes_wiz4 0>,
       <&serdes_wiz4 1>,
       <&serdes_wiz4 2>;
   assigned-clock-parents = <&k3_clks 297 9>,
       <&k3_clks 297 9>,
       <&k3_clks 297 9>;
   #address-cells = <1>;
   #size-cells = <0>;
  };
 };

 main_uart0: serial@2800000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02800000 0x00 0x100>;
  interrupts = <0 192 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 146 1>;
  clocks = <&k3_clks 146 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart1: serial@2810000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02810000 0x00 0x100>;
  interrupts = <0 193 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 278 1>;
  clocks = <&k3_clks 278 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart2: serial@2820000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02820000 0x00 0x100>;
  interrupts = <0 194 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 279 1>;
  clocks = <&k3_clks 279 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart3: serial@2830000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02830000 0x00 0x100>;
  interrupts = <0 195 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 280 1>;
  clocks = <&k3_clks 280 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart4: serial@2840000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02840000 0x00 0x100>;
  interrupts = <0 196 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 281 1>;
  clocks = <&k3_clks 281 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart5: serial@2850000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02850000 0x00 0x100>;
  interrupts = <0 197 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 282 1>;
  clocks = <&k3_clks 282 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart6: serial@2860000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02860000 0x00 0x100>;
  interrupts = <0 198 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 283 1>;
  clocks = <&k3_clks 283 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart7: serial@2870000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02870000 0x00 0x100>;
  interrupts = <0 199 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 284 1>;
  clocks = <&k3_clks 284 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart8: serial@2880000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02880000 0x00 0x100>;
  interrupts = <0 248 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 285 1>;
  clocks = <&k3_clks 285 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_uart9: serial@2890000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x02890000 0x00 0x100>;
  interrupts = <0 249 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 286 1>;
  clocks = <&k3_clks 286 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 main_gpio0: gpio@600000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00600000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <256>, <257>, <258>, <259>,
        <260>, <261>, <262>, <263>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <128>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 105 1>;
  clocks = <&k3_clks 105 0>;
  clock-names = "gpio";
 };

 main_gpio1: gpio@601000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00601000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <288>, <289>, <290>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <36>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 106 1>;
  clocks = <&k3_clks 106 0>;
  clock-names = "gpio";
 };

 main_gpio2: gpio@610000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00610000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <264>, <265>, <266>, <267>,
        <268>, <269>, <270>, <271>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <128>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 107 1>;
  clocks = <&k3_clks 107 0>;
  clock-names = "gpio";
 };

 main_gpio3: gpio@611000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00611000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <292>, <293>, <294>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <36>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 108 1>;
  clocks = <&k3_clks 108 0>;
  clock-names = "gpio";
 };

 main_gpio4: gpio@620000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00620000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <272>, <273>, <274>, <275>,
        <276>, <277>, <278>, <279>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <128>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 109 1>;
  clocks = <&k3_clks 109 0>;
  clock-names = "gpio";
 };

 main_gpio5: gpio@621000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00621000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <296>, <297>, <298>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <36>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 110 1>;
  clocks = <&k3_clks 110 0>;
  clock-names = "gpio";
 };

 main_gpio6: gpio@630000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00630000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <280>, <281>, <282>, <283>,
        <284>, <285>, <286>, <287>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <128>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 111 1>;
  clocks = <&k3_clks 111 0>;
  clock-names = "gpio";
 };

 main_gpio7: gpio@631000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x00631000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&main_gpio_intr>;
  interrupts = <300>, <301>, <302>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <36>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 112 1>;
  clocks = <&k3_clks 112 0>;
  clock-names = "gpio";
 };

 main_sdhci0: mmc@4f80000 {
  compatible = "ti,j721e-sdhci-8bit";
  reg = <0x0 0x4f80000 0x0 0x1000>, <0x0 0x4f88000 0x0 0x400>;
  interrupts = <0 3 4>;
  power-domains = <&k3_pds 91 1>;
  clock-names = "clk_ahb", "clk_xin";
  clocks = <&k3_clks 91 0>, <&k3_clks 91 1>;
  assigned-clocks = <&k3_clks 91 1>;
  assigned-clock-parents = <&k3_clks 91 2>;
  bus-width = <8>;
  mmc-hs200-1_8v;
  mmc-ddr-1_8v;
  ti,otap-del-sel-legacy = <0xf>;
  ti,otap-del-sel-mmc-hs = <0xf>;
  ti,otap-del-sel-ddr52 = <0x5>;
  ti,otap-del-sel-hs200 = <0x6>;
  ti,otap-del-sel-hs400 = <0x0>;
  ti,itap-del-sel-legacy = <0x10>;
  ti,itap-del-sel-mmc-hs = <0xa>;
  ti,itap-del-sel-ddr52 = <0x3>;
  ti,trm-icp = <0x8>;
  dma-coherent;
 };

 main_sdhci1: mmc@4fb0000 {
  compatible = "ti,j721e-sdhci-4bit";
  reg = <0x0 0x04fb0000 0x0 0x1000>, <0x0 0x4fb8000 0x0 0x400>;
  interrupts = <0 4 4>;
  power-domains = <&k3_pds 92 1>;
  clock-names = "clk_ahb", "clk_xin";
  clocks = <&k3_clks 92 5>, <&k3_clks 92 0>;
  assigned-clocks = <&k3_clks 92 0>;
  assigned-clock-parents = <&k3_clks 92 1>;
  ti,otap-del-sel-legacy = <0x0>;
  ti,otap-del-sel-sd-hs = <0xf>;
  ti,otap-del-sel-sdr12 = <0xf>;
  ti,otap-del-sel-sdr25 = <0xf>;
  ti,otap-del-sel-sdr50 = <0xc>;
  ti,otap-del-sel-ddr50 = <0xc>;
  ti,itap-del-sel-legacy = <0x0>;
  ti,itap-del-sel-sd-hs = <0x0>;
  ti,itap-del-sel-sdr12 = <0x0>;
  ti,itap-del-sel-sdr25 = <0x0>;
  ti,itap-del-sel-ddr50 = <0x2>;
  ti,trm-icp = <0x8>;
  ti,clkbuf-sel = <0x7>;
  dma-coherent;
  sdhci-caps-mask = <0x2 0x0>;
 };

 main_sdhci2: mmc@4f98000 {
  compatible = "ti,j721e-sdhci-4bit";
  reg = <0x0 0x4f98000 0x0 0x1000>, <0x0 0x4f90000 0x0 0x400>;
  interrupts = <0 5 4>;
  power-domains = <&k3_pds 93 1>;
  clock-names = "clk_ahb", "clk_xin";
  clocks = <&k3_clks 93 5>, <&k3_clks 93 0>;
  assigned-clocks = <&k3_clks 93 0>;
  assigned-clock-parents = <&k3_clks 93 1>;
  ti,otap-del-sel-legacy = <0x0>;
  ti,otap-del-sel-sd-hs = <0xf>;
  ti,otap-del-sel-sdr12 = <0xf>;
  ti,otap-del-sel-sdr25 = <0xf>;
  ti,otap-del-sel-sdr50 = <0xc>;
  ti,otap-del-sel-ddr50 = <0xc>;
  ti,itap-del-sel-legacy = <0x0>;
  ti,itap-del-sel-sd-hs = <0x0>;
  ti,itap-del-sel-sdr12 = <0x0>;
  ti,itap-del-sel-sdr25 = <0x0>;
  ti,itap-del-sel-ddr50 = <0x2>;
  ti,trm-icp = <0x8>;
  ti,clkbuf-sel = <0x7>;
  dma-coherent;
  sdhci-caps-mask = <0x2 0x0>;
 };

 usbss0: cdns-usb@4104000 {
  compatible = "ti,j721e-usb";
  reg = <0x00 0x4104000 0x00 0x100>;
  dma-coherent;
  power-domains = <&k3_pds 288 1>;
  clocks = <&k3_clks 288 15>, <&k3_clks 288 3>;
  clock-names = "ref", "lpm";
  assigned-clocks = <&k3_clks 288 15>;
  assigned-clock-parents = <&k3_clks 288 16>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  usb0: usb@6000000 {
   compatible = "cdns,usb3";
   reg = <0x00 0x6000000 0x00 0x10000>,
         <0x00 0x6010000 0x00 0x10000>,
         <0x00 0x6020000 0x00 0x10000>;
   reg-names = "otg", "xhci", "dev";
   interrupts = <0 96 4>,
         <0 102 4>,
         <0 120 4>;
   interrupt-names = "host",
       "peripheral",
       "otg";
   maximum-speed = "super-speed";
   dr_mode = "otg";
  };
 };

 usbss1: cdns-usb@4114000 {
  compatible = "ti,j721e-usb";
  reg = <0x00 0x4114000 0x00 0x100>;
  dma-coherent;
  power-domains = <&k3_pds 289 1>;
  clocks = <&k3_clks 289 15>, <&k3_clks 289 3>;
  clock-names = "ref", "lpm";
  assigned-clocks = <&k3_clks 289 15>;
  assigned-clock-parents = <&k3_clks 289 16>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  usb1: usb@6400000 {
   compatible = "cdns,usb3";
   reg = <0x00 0x6400000 0x00 0x10000>,
         <0x00 0x6410000 0x00 0x10000>,
         <0x00 0x6420000 0x00 0x10000>;
   reg-names = "otg", "xhci", "dev";
   interrupts = <0 104 4>,
         <0 110 4>,
         <0 121 4>;
   interrupt-names = "host",
       "peripheral",
       "otg";
   maximum-speed = "super-speed";
   dr_mode = "otg";
  };
 };

 main_i2c0: i2c@2000000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2000000 0x0 0x100>;
  interrupts = <0 200 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 187 0>;
  power-domains = <&k3_pds 187 0>;
  status = "disabled";
 };

 main_i2c1: i2c@2010000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2010000 0x0 0x100>;
  interrupts = <0 201 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 188 0>;
  power-domains = <&k3_pds 188 1>;
  status = "disabled";
 };

 main_i2c2: i2c@2020000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2020000 0x0 0x100>;
  interrupts = <0 202 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 189 0>;
  power-domains = <&k3_pds 189 1>;
  status = "disabled";
 };

 main_i2c3: i2c@2030000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2030000 0x0 0x100>;
  interrupts = <0 203 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 190 0>;
  power-domains = <&k3_pds 190 1>;
  status = "disabled";
 };

 main_i2c4: i2c@2040000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2040000 0x0 0x100>;
  interrupts = <0 204 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 191 0>;
  power-domains = <&k3_pds 191 1>;
  status = "disabled";
 };

 main_i2c5: i2c@2050000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2050000 0x0 0x100>;
  interrupts = <0 205 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 192 0>;
  power-domains = <&k3_pds 192 1>;
  status = "disabled";
 };

 main_i2c6: i2c@2060000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x2060000 0x0 0x100>;
  interrupts = <0 206 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 193 0>;
  power-domains = <&k3_pds 193 1>;
  status = "disabled";
 };

 ufs_wrapper: ufs-wrapper@4e80000 {
  compatible = "ti,j721e-ufs";
  reg = <0x0 0x4e80000 0x0 0x100>;
  power-domains = <&k3_pds 277 1>;
  clocks = <&k3_clks 277 1>;
  assigned-clocks = <&k3_clks 277 1>;
  assigned-clock-parents = <&k3_clks 277 4>;
  ranges;
  #address-cells = <2>;
  #size-cells = <2>;

  ufs@4e84000 {
   compatible = "cdns,ufshc-m31-16nm", "jedec,ufs-2.0";
   reg = <0x0 0x4e84000 0x0 0x10000>;
   interrupts = <0 17 4>;
   freq-table-hz = <250000000 250000000>, <19200000 19200000>, <19200000 19200000>;
   clocks = <&k3_clks 277 0>, <&k3_clks 277 1>, <&k3_clks 277 1>;
   clock-names = "core_clk", "phy_clk", "ref_clk";
   dma-coherent;
  };
 };

 mhdp: dp-bridge@a000000 {
  compatible = "ti,j721e-mhdp8546";




  reg = <0x00 0x0a000000 0x00 0x030a00>,
        <0x00 0x04f40000 0x00 0x20>;
  reg-names = "mhdptx", "j721e-intg";

  clocks = <&k3_clks 151 36>;

  interrupt-parent = <&gic500>;
  interrupts = <0 614 4>;

  power-domains = <&k3_pds 151 1>;

  dp0_ports: ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
       reg = <0>;
   };

   port@4 {
       reg = <4>;
   };
  };
 };

 dss: dss@4a00000 {
  compatible = "ti,j721e-dss";
  reg =
   <0x00 0x04a00000 0x00 0x10000>,
   <0x00 0x04a10000 0x00 0x10000>,
   <0x00 0x04b00000 0x00 0x10000>,
   <0x00 0x04b10000 0x00 0x10000>,

   <0x00 0x04a20000 0x00 0x10000>,
   <0x00 0x04a30000 0x00 0x10000>,
   <0x00 0x04a50000 0x00 0x10000>,
   <0x00 0x04a60000 0x00 0x10000>,

   <0x00 0x04a70000 0x00 0x10000>,
   <0x00 0x04a90000 0x00 0x10000>,
   <0x00 0x04ab0000 0x00 0x10000>,
   <0x00 0x04ad0000 0x00 0x10000>,

   <0x00 0x04a80000 0x00 0x10000>,
   <0x00 0x04aa0000 0x00 0x10000>,
   <0x00 0x04ac0000 0x00 0x10000>,
   <0x00 0x04ae0000 0x00 0x10000>,
   <0x00 0x04af0000 0x00 0x10000>;

  reg-names = "common_m", "common_s0",
   "common_s1", "common_s2",
   "vidl1", "vidl2","vid1","vid2",
   "ovr1", "ovr2", "ovr3", "ovr4",
   "vp1", "vp2", "vp3", "vp4",
   "wb";

  clocks = <&k3_clks 152 0>,
    <&k3_clks 152 1>,
    <&k3_clks 152 4>,
    <&k3_clks 152 9>,
    <&k3_clks 152 13>;
  clock-names = "fck", "vp1", "vp2", "vp3", "vp4";

  power-domains = <&k3_pds 152 1>;

  interrupts = <0 602 4>,
        <0 603 4>,
        <0 604 4>,
        <0 605 4>;
  interrupt-names = "common_m",
      "common_s0",
      "common_s1",
      "common_s2";

  dss_ports: ports {
  };
 };

 mcasp0: mcasp@2b00000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b00000 0x0 0x2000>,
   <0x0 0x02b08000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 544 4>,
    <0 545 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc400>, <&main_udmap 0x4400>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 174 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 174 1>;
  status = "disabled";
 };

 mcasp1: mcasp@2b10000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b10000 0x0 0x2000>,
   <0x0 0x02b18000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 546 4>,
    <0 547 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc401>, <&main_udmap 0x4401>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 175 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 175 1>;
  status = "disabled";
 };

 mcasp2: mcasp@2b20000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b20000 0x0 0x2000>,
   <0x0 0x02b28000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 548 4>,
    <0 549 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc402>, <&main_udmap 0x4402>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 176 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 176 1>;
  status = "disabled";
 };

 mcasp3: mcasp@2b30000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b30000 0x0 0x2000>,
   <0x0 0x02b38000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 550 4>,
    <0 551 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc500>, <&main_udmap 0x4500>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 177 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 177 1>;
  status = "disabled";
 };

 mcasp4: mcasp@2b40000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b40000 0x0 0x2000>,
   <0x0 0x02b48000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 552 4>,
    <0 553 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc501>, <&main_udmap 0x4501>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 178 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 178 1>;
  status = "disabled";
 };

 mcasp5: mcasp@2b50000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b50000 0x0 0x2000>,
   <0x0 0x02b58000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 554 4>,
    <0 555 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc502>, <&main_udmap 0x4502>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 179 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 179 1>;
  status = "disabled";
 };

 mcasp6: mcasp@2b60000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b60000 0x0 0x2000>,
   <0x0 0x02b68000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 556 4>,
    <0 557 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc503>, <&main_udmap 0x4503>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 180 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 180 1>;
  status = "disabled";
 };

 mcasp7: mcasp@2b70000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b70000 0x0 0x2000>,
   <0x0 0x02b78000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 558 4>,
    <0 559 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc504>, <&main_udmap 0x4504>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 181 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 181 1>;
  status = "disabled";
 };

 mcasp8: mcasp@2b80000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b80000 0x0 0x2000>,
   <0x0 0x02b88000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 560 4>,
    <0 561 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc505>, <&main_udmap 0x4505>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 182 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 182 1>;
  status = "disabled";
 };

 mcasp9: mcasp@2b90000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02b90000 0x0 0x2000>,
   <0x0 0x02b98000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 562 4>,
    <0 563 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc506>, <&main_udmap 0x4506>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 183 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 183 1>;
  status = "disabled";
 };

 mcasp10: mcasp@2ba0000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02ba0000 0x0 0x2000>,
   <0x0 0x02ba8000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 564 4>,
    <0 565 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc507>, <&main_udmap 0x4507>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 184 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 184 1>;
  status = "disabled";
 };

 mcasp11: mcasp@2bb0000 {
  compatible = "ti,am33xx-mcasp-audio";
  reg = <0x0 0x02bb0000 0x0 0x2000>,
   <0x0 0x02bb8000 0x0 0x1000>;
  reg-names = "mpu","dat";
  interrupts = <0 566 4>,
    <0 567 4>;
  interrupt-names = "tx", "rx";

  dmas = <&main_udmap 0xc508>, <&main_udmap 0x4508>;
  dma-names = "tx", "rx";

  clocks = <&k3_clks 185 1>;
  clock-names = "fck";
  power-domains = <&k3_pds 185 1>;
  status = "disabled";
 };

 watchdog0: watchdog@2200000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x0 0x2200000 0x0 0x100>;
  clocks = <&k3_clks 252 1>;
  power-domains = <&k3_pds 252 1>;
  assigned-clocks = <&k3_clks 252 1>;
  assigned-clock-parents = <&k3_clks 252 5>;
 };

 watchdog1: watchdog@2210000 {
  compatible = "ti,j7-rti-wdt";
  reg = <0x0 0x2210000 0x0 0x100>;
  clocks = <&k3_clks 253 1>;
  power-domains = <&k3_pds 253 1>;
  assigned-clocks = <&k3_clks 253 1>;
  assigned-clock-parents = <&k3_clks 253 5>;
 };

 main_r5fss0: r5fss@5c00000 {
  compatible = "ti,j721e-r5fss";
  ti,cluster-mode = <1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x5c00000 0x00 0x5c00000 0x20000>,
    <0x5d00000 0x00 0x5d00000 0x20000>;
  power-domains = <&k3_pds 243 1>;

  main_r5fss0_core0: r5f@5c00000 {
   compatible = "ti,j721e-r5f";
   reg = <0x5c00000 0x00008000>,
         <0x5c10000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <245>;
   ti,sci-proc-ids = <0x06 0xff>;
   resets = <&k3_reset 245 1>;
   firmware-name = "j7-main-r5f0_0-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };

  main_r5fss0_core1: r5f@5d00000 {
   compatible = "ti,j721e-r5f";
   reg = <0x5d00000 0x00008000>,
         <0x5d10000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <246>;
   ti,sci-proc-ids = <0x07 0xff>;
   resets = <&k3_reset 246 1>;
   firmware-name = "j7-main-r5f0_1-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };
 };

 main_r5fss1: r5fss@5e00000 {
  compatible = "ti,j721e-r5fss";
  ti,cluster-mode = <1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x5e00000 0x00 0x5e00000 0x20000>,
    <0x5f00000 0x00 0x5f00000 0x20000>;
  power-domains = <&k3_pds 244 1>;

  main_r5fss1_core0: r5f@5e00000 {
   compatible = "ti,j721e-r5f";
   reg = <0x5e00000 0x00008000>,
         <0x5e10000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <247>;
   ti,sci-proc-ids = <0x08 0xff>;
   resets = <&k3_reset 247 1>;
   firmware-name = "j7-main-r5f1_0-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };

  main_r5fss1_core1: r5f@5f00000 {
   compatible = "ti,j721e-r5f";
   reg = <0x5f00000 0x00008000>,
         <0x5f10000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <248>;
   ti,sci-proc-ids = <0x09 0xff>;
   resets = <&k3_reset 248 1>;
   firmware-name = "j7-main-r5f1_1-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };
 };

 c66_0: dsp@4d80800000 {
  compatible = "ti,j721e-c66-dsp";
  reg = <0x4d 0x80800000 0x00 0x00048000>,
        <0x4d 0x80e00000 0x00 0x00008000>,
        <0x4d 0x80f00000 0x00 0x00008000>;
  reg-names = "l2sram", "l1pram", "l1dram";
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <142>;
  ti,sci-proc-ids = <0x03 0xff>;
  resets = <&k3_reset 142 1>;
  firmware-name = "j7-c66_0-fw";
 };

 c66_1: dsp@4d81800000 {
  compatible = "ti,j721e-c66-dsp";
  reg = <0x4d 0x81800000 0x00 0x00048000>,
        <0x4d 0x81e00000 0x00 0x00008000>,
        <0x4d 0x81f00000 0x00 0x00008000>;
  reg-names = "l2sram", "l1pram", "l1dram";
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <143>;
  ti,sci-proc-ids = <0x04 0xff>;
  resets = <&k3_reset 143 1>;
  firmware-name = "j7-c66_1-fw";
 };

 c71_0: dsp@64800000 {
  compatible = "ti,j721e-c71-dsp";
  reg = <0x00 0x64800000 0x00 0x00080000>,
        <0x00 0x64e00000 0x00 0x0000c000>;
  reg-names = "l2sram", "l1dram";
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <15>;
  ti,sci-proc-ids = <0x30 0xff>;
  resets = <&k3_reset 15 1>;
  firmware-name = "j7-c71_0-fw";
 };

 icssg0: icssg@b000000 {
  compatible = "ti,j721e-icssg";
  reg = <0x00 0xb000000 0x00 0x80000>;
  power-domains = <&k3_pds 119 1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x00 0x0b000000 0x100000>;

  icssg0_mem: memories@0 {
   reg = <0x0 0x2000>,
         <0x2000 0x2000>,
         <0x10000 0x10000>;
   reg-names = "dram0", "dram1",
        "shrdram2";
  };

  icssg0_cfg: cfg@26000 {
   compatible = "ti,pruss-cfg", "syscon";
   reg = <0x26000 0x200>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x26000 0x2000>;

   clocks {
    #address-cells = <1>;
    #size-cells = <0>;

    icssg0_coreclk_mux: coreclk-mux@3c {
     reg = <0x3c>;
     #clock-cells = <0>;
     clocks = <&k3_clks 119 24>,
       <&k3_clks 119 1>;
     assigned-clocks = <&icssg0_coreclk_mux>;
     assigned-clock-parents = <&k3_clks 119 1>;
    };

    icssg0_iepclk_mux: iepclk-mux@30 {
     reg = <0x30>;
     #clock-cells = <0>;
     clocks = <&k3_clks 119 3>,
       <&icssg0_coreclk_mux>;
     assigned-clocks = <&icssg0_iepclk_mux>;
     assigned-clock-parents = <&icssg0_coreclk_mux>;
    };
   };
  };

  icssg0_mii_rt: mii-rt@32000 {
   compatible = "ti,pruss-mii", "syscon";
   reg = <0x32000 0x100>;
  };

  icssg0_mii_g_rt: mii-g-rt@33000 {
   compatible = "ti,pruss-mii-g", "syscon";
   reg = <0x33000 0x1000>;
  };

  icssg0_intc: interrupt-controller@20000 {
   compatible = "ti,icssg-intc";
   reg = <0x20000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <0 254 4>,
         <0 255 4>,
         <0 256 4>,
         <0 257 4>,
         <0 258 4>,
         <0 259 4>,
         <0 260 4>,
         <0 261 4>;
   interrupt-names = "host_intr0", "host_intr1",
       "host_intr2", "host_intr3",
       "host_intr4", "host_intr5",
       "host_intr6", "host_intr7";
  };

  pru0_0: pru@34000 {
   compatible = "ti,j721e-pru";
   reg = <0x34000 0x3000>,
         <0x22000 0x100>,
         <0x22400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-pru0_0-fw";
  };

  rtu0_0: rtu@4000 {
   compatible = "ti,j721e-rtu";
   reg = <0x4000 0x2000>,
         <0x23000 0x100>,
         <0x23400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-rtu0_0-fw";
  };

  tx_pru0_0: txpru@a000 {
   compatible = "ti,j721e-tx-pru";
   reg = <0xa000 0x1800>,
         <0x25000 0x100>,
         <0x25400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-txpru0_0-fw";
  };

  pru0_1: pru@38000 {
   compatible = "ti,j721e-pru";
   reg = <0x38000 0x3000>,
         <0x24000 0x100>,
         <0x24400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-pru0_1-fw";
  };

  rtu0_1: rtu@6000 {
   compatible = "ti,j721e-rtu";
   reg = <0x6000 0x2000>,
         <0x23800 0x100>,
         <0x23c00 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-rtu0_1-fw";
  };

  tx_pru0_1: txpru@c000 {
   compatible = "ti,j721e-tx-pru";
   reg = <0xc000 0x1800>,
         <0x25800 0x100>,
         <0x25c00 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-txpru0_1-fw";
  };

  icssg0_mdio: mdio@32400 {
   compatible = "ti,davinci_mdio";
   reg = <0x32400 0x100>;
   clocks = <&k3_clks 119 1>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <0>;
   bus_freq = <1000000>;
  };
 };

 icssg1: icssg@b100000 {
  compatible = "ti,j721e-icssg";
  reg = <0x00 0xb100000 0x00 0x80000>;
  power-domains = <&k3_pds 120 1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x00 0x0b100000 0x100000>;

  icssg1_mem: memories@b100000 {
   reg = <0x0 0x2000>,
         <0x2000 0x2000>,
         <0x10000 0x10000>;
   reg-names = "dram0", "dram1",
        "shrdram2";
  };

  icssg1_cfg: cfg@26000 {
   compatible = "ti,pruss-cfg", "syscon";
   reg = <0x26000 0x200>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x26000 0x2000>;

   clocks {
    #address-cells = <1>;
    #size-cells = <0>;

    icssg1_coreclk_mux: coreclk-mux@3c {
     reg = <0x3c>;
     #clock-cells = <0>;
     clocks = <&k3_clks 120 54>,
       <&k3_clks 120 4>;
     assigned-clocks = <&icssg1_coreclk_mux>;
     assigned-clock-parents = <&k3_clks 120 4>;
    };

    icssg1_iepclk_mux: iepclk-mux@30 {
     reg = <0x30>;
     #clock-cells = <0>;
     clocks = <&k3_clks 120 9>,
       <&icssg1_coreclk_mux>;
     assigned-clocks = <&icssg1_iepclk_mux>;
     assigned-clock-parents = <&icssg1_coreclk_mux>;
    };
   };
  };

  icssg1_mii_rt: mii-rt@32000 {
   compatible = "ti,pruss-mii", "syscon";
   reg = <0x32000 0x100>;
  };

  icssg1_mii_g_rt: mii-g-rt@33000 {
   compatible = "ti,pruss-mii-g", "syscon";
   reg = <0x33000 0x1000>;
  };

  icssg1_intc: interrupt-controller@20000 {
   compatible = "ti,icssg-intc";
   reg = <0x20000 0x2000>;
   interrupt-controller;
   #interrupt-cells = <3>;
   interrupts = <0 262 4>,
         <0 263 4>,
         <0 264 4>,
         <0 265 4>,
         <0 266 4>,
         <0 267 4>,
         <0 268 4>,
         <0 269 4>;
   interrupt-names = "host_intr0", "host_intr1",
       "host_intr2", "host_intr3",
       "host_intr4", "host_intr5",
       "host_intr6", "host_intr7";
  };

  pru1_0: pru@34000 {
   compatible = "ti,j721e-pru";
   reg = <0x34000 0x4000>,
         <0x22000 0x100>,
         <0x22400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-pru1_0-fw";
  };

  rtu1_0: rtu@4000 {
   compatible = "ti,j721e-rtu";
   reg = <0x4000 0x2000>,
         <0x23000 0x100>,
         <0x23400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-rtu1_0-fw";
  };

  tx_pru1_0: txpru@a000 {
   compatible = "ti,j721e-tx-pru";
   reg = <0xa000 0x1800>,
         <0x25000 0x100>,
         <0x25400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-txpru1_0-fw";
  };

  pru1_1: pru@38000 {
   compatible = "ti,j721e-pru";
   reg = <0x38000 0x4000>,
         <0x24000 0x100>,
         <0x24400 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-pru1_1-fw";
  };

  rtu1_1: rtu@6000 {
   compatible = "ti,j721e-rtu";
   reg = <0x6000 0x2000>,
         <0x23800 0x100>,
         <0x23c00 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-rtu1_1-fw";
  };

  tx_pru1_1: txpru@c000 {
   compatible = "ti,j721e-tx-pru";
   reg = <0xc000 0x1800>,
         <0x25800 0x100>,
         <0x25c00 0x100>;
   reg-names = "iram", "control", "debug";
   firmware-name = "j7-txpru1_1-fw";
  };

  icssg1_mdio: mdio@32400 {
   compatible = "ti,davinci_mdio";
   reg = <0x32400 0x100>;
   clocks = <&k3_clks 120 4>;
   clock-names = "fck";
   #address-cells = <1>;
   #size-cells = <0>;
   bus_freq = <1000000>;
  };
 };

 main_mcan0: can@2701000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02701000 0x00 0x200>,
        <0x00 0x02708000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 156 1>;
  clocks = <&k3_clks 156 0>, <&k3_clks 156 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 124 4>,
        <0 125 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan1: can@2711000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02711000 0x00 0x200>,
        <0x00 0x02718000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 158 1>;
  clocks = <&k3_clks 158 0>, <&k3_clks 158 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 127 4>,
        <0 128 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan2: can@2721000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02721000 0x00 0x200>,
        <0x00 0x02728000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 160 1>;
  clocks = <&k3_clks 160 0>, <&k3_clks 160 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 130 4>,
        <0 131 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan3: can@2731000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02731000 0x00 0x200>,
        <0x00 0x02738000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 161 1>;
  clocks = <&k3_clks 161 0>, <&k3_clks 161 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 133 4>,
        <0 134 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan4: can@2741000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02741000 0x00 0x200>,
        <0x00 0x02748000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 162 1>;
  clocks = <&k3_clks 162 0>, <&k3_clks 162 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 136 4>,
        <0 137 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan5: can@2751000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02751000 0x00 0x200>,
        <0x00 0x02758000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 163 1>;
  clocks = <&k3_clks 163 0>, <&k3_clks 163 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 139 4>,
        <0 140 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan6: can@2761000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02761000 0x00 0x200>,
        <0x00 0x02768000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 164 1>;
  clocks = <&k3_clks 164 0>, <&k3_clks 164 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 142 4>,
        <0 143 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan7: can@2771000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02771000 0x00 0x200>,
        <0x00 0x02778000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 165 1>;
  clocks = <&k3_clks 165 0>, <&k3_clks 165 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 145 4>,
        <0 146 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan8: can@2781000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02781000 0x00 0x200>,
        <0x00 0x02788000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 166 1>;
  clocks = <&k3_clks 166 0>, <&k3_clks 166 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 576 4>,
        <0 577 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan9: can@2791000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x02791000 0x00 0x200>,
        <0x00 0x02798000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 167 1>;
  clocks = <&k3_clks 167 0>, <&k3_clks 167 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 579 4>,
        <0 580 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan10: can@27a1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x027a1000 0x00 0x200>,
        <0x00 0x027a8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 168 1>;
  clocks = <&k3_clks 168 0>, <&k3_clks 168 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 582 4>,
        <0 583 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan11: can@27b1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x027b1000 0x00 0x200>,
        <0x00 0x027b8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 169 1>;
  clocks = <&k3_clks 169 0>, <&k3_clks 169 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 585 4>,
        <0 586 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan12: can@27c1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x027c1000 0x00 0x200>,
        <0x00 0x027c8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 170 1>;
  clocks = <&k3_clks 170 0>, <&k3_clks 170 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 588 4>,
        <0 589 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_mcan13: can@27d1000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x027d1000 0x00 0x200>,
        <0x00 0x027d8000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 171 1>;
  clocks = <&k3_clks 171 0>, <&k3_clks 171 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 591 4>,
        <0 592 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 main_spi0: spi@2100000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02100000 0x00 0x400>;
  interrupts = <0 184 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 266 1>;
  clocks = <&k3_clks 266 1>;
  status = "disabled";
 };

 main_spi1: spi@2110000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02110000 0x00 0x400>;
  interrupts = <0 185 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 267 1>;
  clocks = <&k3_clks 267 1>;
  status = "disabled";
 };

 main_spi2: spi@2120000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02120000 0x00 0x400>;
  interrupts = <0 186 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 268 1>;
  clocks = <&k3_clks 268 1>;
  status = "disabled";
 };

 main_spi3: spi@2130000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02130000 0x00 0x400>;
  interrupts = <0 187 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 269 1>;
  clocks = <&k3_clks 269 1>;
  status = "disabled";
 };

 main_spi4: spi@2140000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02140000 0x00 0x400>;
  interrupts = <0 188 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 270 1>;
  clocks = <&k3_clks 270 1>;
  status = "disabled";
 };

 main_spi5: spi@2150000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02150000 0x00 0x400>;
  interrupts = <0 189 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 271 1>;
  clocks = <&k3_clks 271 1>;
  status = "disabled";
 };

 main_spi6: spi@2160000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02160000 0x00 0x400>;
  interrupts = <0 190 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 272 1>;
  clocks = <&k3_clks 272 1>;
  status = "disabled";
 };

 main_spi7: spi@2170000 {
  compatible = "ti,am654-mcspi","ti,omap4-mcspi";
  reg = <0x00 0x02170000 0x00 0x400>;
  interrupts = <0 191 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 273 1>;
  clocks = <&k3_clks 273 1>;
  status = "disabled";
 };
};
# 191 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 2
# 1 "arch/arm64/boot/dts/ti/k3-j721e-mcu-wakeup.dtsi" 1







&cbass_mcu_wakeup {
 dmsc: system-controller@44083000 {
  compatible = "ti,k2g-sci";
  ti,host-id = <12>;

  mbox-names = "rx", "tx";

  mboxes = <&secure_proxy_main 11>,
    <&secure_proxy_main 13>;

  reg-names = "debug_messages";
  reg = <0x00 0x44083000 0x0 0x1000>;

  k3_pds: power-controller {
   compatible = "ti,sci-pm-domain";
   #power-domain-cells = <2>;
  };

  k3_clks: clock-controller {
   compatible = "ti,k2g-sci-clk";
   #clock-cells = <2>;
  };

  k3_reset: reset-controller {
   compatible = "ti,sci-reset";
   #reset-cells = <2>;
  };
 };

 mcu_conf: syscon@40f00000 {
  compatible = "syscon", "simple-mfd";
  reg = <0x0 0x40f00000 0x0 0x20000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x40f00000 0x20000>;

  phy_gmii_sel: phy@4040 {
   compatible = "ti,am654-phy-gmii-sel";
   reg = <0x4040 0x4>;
   #phy-cells = <1>;
  };
 };

 chipid@43000014 {
  compatible = "ti,am654-chipid";
  reg = <0x0 0x43000014 0x0 0x4>;
 };

 wkup_pmx0: pinctrl@4301c000 {
  compatible = "pinctrl-single";

  reg = <0x00 0x4301c000 0x00 0x178>;
  #pinctrl-cells = <1>;
  pinctrl-single,register-width = <32>;
  pinctrl-single,function-mask = <0xffffffff>;
 };

 mcu_ram: sram@41c00000 {
  compatible = "mmio-sram";
  reg = <0x00 0x41c00000 0x00 0x100000>;
  ranges = <0x0 0x00 0x41c00000 0x100000>;
  #address-cells = <1>;
  #size-cells = <1>;
 };

 wkup_uart0: serial@42300000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x42300000 0x00 0x100>;
  interrupts = <0 897 4>;
  clock-frequency = <48000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 287 1>;
  clocks = <&k3_clks 287 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 mcu_uart0: serial@40a00000 {
  compatible = "ti,j721e-uart", "ti,am654-uart";
  reg = <0x00 0x40a00000 0x00 0x100>;
  interrupts = <0 846 4>;
  clock-frequency = <96000000>;
  current-speed = <115200>;
  power-domains = <&k3_pds 149 1>;
  clocks = <&k3_clks 149 0>;
  clock-names = "fclk";
  status = "disabled";
 };

 wkup_gpio_intr: interrupt-controller@42200000 {
  compatible = "ti,sci-intr";
  reg = <0x00 0x42200000 0x00 0x400>;
  ti,intr-trigger-type = <1>;
  interrupt-controller;
  interrupt-parent = <&gic500>;
  #interrupt-cells = <1>;
  ti,sci = <&dmsc>;
  ti,sci-dev-id = <137>;
  ti,interrupt-ranges = <16 960 16>;
 };

 wkup_gpio0: gpio@42110000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x42110000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&wkup_gpio_intr>;
  interrupts = <103>, <104>, <105>, <106>, <107>, <108>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <84>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 113 1>;
  clocks = <&k3_clks 113 0>;
  clock-names = "gpio";
 };

 wkup_gpio1: gpio@42100000 {
  compatible = "ti,j721e-gpio", "ti,keystone-gpio";
  reg = <0x0 0x42100000 0x0 0x100>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-parent = <&wkup_gpio_intr>;
  interrupts = <112>, <113>, <114>, <115>, <116>, <117>;
  interrupt-controller;
  #interrupt-cells = <2>;
  ti,ngpio = <84>;
  ti,davinci-gpio-unbanked = <0>;
  power-domains = <&k3_pds 114 1>;
  clocks = <&k3_clks 114 0>;
  clock-names = "gpio";
 };

 mcu_i2c0: i2c@40b00000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x40b00000 0x0 0x100>;
  interrupts = <0 852 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 194 0>;
  power-domains = <&k3_pds 194 1>;
  status = "disabled";
 };

 mcu_i2c1: i2c@40b10000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x40b10000 0x0 0x100>;
  interrupts = <0 853 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 195 0>;
  power-domains = <&k3_pds 195 1>;
  status = "disabled";
 };

 wkup_i2c0: i2c@42120000 {
  compatible = "ti,j721e-i2c", "ti,omap4-i2c";
  reg = <0x0 0x42120000 0x0 0x100>;
  interrupts = <0 896 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "fck";
  clocks = <&k3_clks 197 0>;
  power-domains = <&k3_pds 197 0>;
  status = "disabled";
 };

 fss: fss@47000000 {
  compatible = "simple-bus";
  reg = <0x0 0x47000000 0x0 0x100>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  ospi0: spi@47040000 {
   compatible = "ti,am654-ospi", "cdns,qspi-nor";
   reg = <0x0 0x47040000 0x0 0x100>,
    <0x5 0x00000000 0x1 0x0000000>;
   interrupts = <0 840 4>;
   cdns,fifo-depth = <256>;
   cdns,fifo-width = <4>;
   cdns,trigger-address = <0x0>;
   clocks = <&k3_clks 103 0>;
   assigned-clocks = <&k3_clks 103 0>;
   assigned-clock-parents = <&k3_clks 103 2>;
   assigned-clock-rates = <166666666>;
   power-domains = <&k3_pds 103 1>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  ospi1: spi@47050000 {
   compatible = "ti,am654-ospi", "cdns,qspi-nor";
   reg = <0x0 0x47050000 0x0 0x100>,
    <0x7 0x00000000 0x1 0x00000000>;
   interrupts = <0 841 4>;
   cdns,fifo-depth = <256>;
   cdns,fifo-width = <4>;
   cdns,trigger-address = <0x0>;
   clocks = <&k3_clks 104 0>;
   power-domains = <&k3_pds 104 1>;
   #address-cells = <1>;
   #size-cells = <0>;
  };
 };

 tscadc0: tscadc@40200000 {
  compatible = "ti,am3359-tscadc";
  reg = <0x0 0x40200000 0x0 0x1000>;
  interrupts = <0 860 4>;
  power-domains = <&k3_pds 0 1>;
  clocks = <&k3_clks 0 1>;
  assigned-clocks = <&k3_clks 0 3>;
  assigned-clock-rates = <60000000>;
  clock-names = "fck";
  dmas = <&main_udmap 0x7400>,
   <&main_udmap 0x7401>;
  dma-names = "fifo0", "fifo1";

  adc {
   #io-channel-cells = <1>;
   compatible = "ti,am3359-adc";
  };
 };

 tscadc1: tscadc@40210000 {
  compatible = "ti,am3359-tscadc";
  reg = <0x0 0x40210000 0x0 0x1000>;
  interrupts = <0 861 4>;
  power-domains = <&k3_pds 1 1>;
  clocks = <&k3_clks 1 1>;
  assigned-clocks = <&k3_clks 1 3>;
  assigned-clock-rates = <60000000>;
  clock-names = "fck";
  dmas = <&main_udmap 0x7402>,
   <&main_udmap 0x7403>;
  dma-names = "fifo0", "fifo1";

  adc {
   #io-channel-cells = <1>;
   compatible = "ti,am3359-adc";
  };
 };

 mcu_navss: bus@28380000 {
  compatible = "simple-mfd";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x00 0x28380000 0x00 0x28380000 0x00 0x03880000>;
  dma-coherent;
  dma-ranges;

  ti,sci-dev-id = <232>;

  mcu_ringacc: ringacc@2b800000 {
   compatible = "ti,am654-navss-ringacc";
   reg = <0x0 0x2b800000 0x0 0x400000>,
    <0x0 0x2b000000 0x0 0x400000>,
    <0x0 0x28590000 0x0 0x100>,
    <0x0 0x2a500000 0x0 0x40000>;
   reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target";
   ti,num-rings = <286>;
   ti,sci-rm-range-gp-rings = <0x1>;
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <235>;
   msi-parent = <&main_udmass_inta>;
  };

  mcu_udmap: dma-controller@285c0000 {
   compatible = "ti,j721e-navss-mcu-udmap";
   reg = <0x0 0x285c0000 0x0 0x100>,
    <0x0 0x2a800000 0x0 0x40000>,
    <0x0 0x2aa00000 0x0 0x40000>;
   reg-names = "gcfg", "rchanrt", "tchanrt";
   msi-parent = <&main_udmass_inta>;
   #dma-cells = <1>;

   ti,sci = <&dmsc>;
   ti,sci-dev-id = <236>;
   ti,ringacc = <&mcu_ringacc>;

   ti,sci-rm-range-tchan = <0x0d>,
      <0x0f>;
   ti,sci-rm-range-rchan = <0x0a>,
      <0x0b>;
   ti,sci-rm-range-rflow = <0x00>;
  };
 };

 mcu_cpsw: ethernet@46000000 {
  compatible = "ti,j721e-cpsw-nuss";
  #address-cells = <2>;
  #size-cells = <2>;
  reg = <0x0 0x46000000 0x0 0x200000>;
  reg-names = "cpsw_nuss";
  ranges = <0x0 0x0 0x0 0x46000000 0x0 0x200000>;
  dma-coherent;
  clocks = <&k3_clks 18 22>;
  clock-names = "fck";
  power-domains = <&k3_pds 18 1>;

  dmas = <&mcu_udmap 0xf000>,
         <&mcu_udmap 0xf001>,
         <&mcu_udmap 0xf002>,
         <&mcu_udmap 0xf003>,
         <&mcu_udmap 0xf004>,
         <&mcu_udmap 0xf005>,
         <&mcu_udmap 0xf006>,
         <&mcu_udmap 0xf007>,
         <&mcu_udmap 0x7000>;
  dma-names = "tx0", "tx1", "tx2", "tx3",
       "tx4", "tx5", "tx6", "tx7",
       "rx";

  ethernet-ports {
   #address-cells = <1>;
   #size-cells = <0>;

   cpsw_port1: port@1 {
    reg = <1>;
    ti,mac-only;
    label = "port1";
    ti,syscon-efuse = <&mcu_conf 0x200>;
    phys = <&phy_gmii_sel 1>;
   };
  };

  davinci_mdio: mdio@f00 {
   compatible = "ti,cpsw-mdio","ti,davinci_mdio";
   reg = <0x0 0xf00 0x0 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&k3_clks 18 22>;
   clock-names = "fck";
   bus_freq = <1000000>;
  };

  cpts@3d000 {
   compatible = "ti,am65-cpts";
   reg = <0x0 0x3d000 0x0 0x400>;
   clocks = <&k3_clks 18 2>;
   clock-names = "cpts";
   interrupts-extended = <&gic500 0 858 4>;
   interrupt-names = "cpts";
   ti,cpts-ext-ts-inputs = <4>;
   ti,cpts-periodic-outputs = <2>;
  };
 };

 mcu_r5fss0: r5fss@41000000 {
  compatible = "ti,j721e-r5fss";
  ti,cluster-mode = <1>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x41000000 0x00 0x41000000 0x20000>,
    <0x41400000 0x00 0x41400000 0x20000>;
  power-domains = <&k3_pds 249 1>;

  mcu_r5fss0_core0: r5f@41000000 {
   compatible = "ti,j721e-r5f";
   reg = <0x41000000 0x00008000>,
         <0x41010000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <250>;
   ti,sci-proc-ids = <0x01 0xff>;
   resets = <&k3_reset 250 1>;
   firmware-name = "j7-mcu-r5f0_0-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };

  mcu_r5fss0_core1: r5f@41400000 {
   compatible = "ti,j721e-r5f";
   reg = <0x41400000 0x00008000>,
         <0x41410000 0x00008000>;
   reg-names = "atcm", "btcm";
   ti,sci = <&dmsc>;
   ti,sci-dev-id = <251>;
   ti,sci-proc-ids = <0x02 0xff>;
   resets = <&k3_reset 251 1>;
   firmware-name = "j7-mcu-r5f0_1-fw";
   ti,atcm-enable = <1>;
   ti,btcm-enable = <1>;
   ti,loczrama = <1>;
  };
 };

 mcu_mcan0: can@40528000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x40528000 0x00 0x200>,
        <0x00 0x40500000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 172 1>;
  clocks = <&k3_clks 172 0>, <&k3_clks 172 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 832 4>,
        <0 833 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 mcu_mcan1: can@40568000 {
  compatible = "bosch,m_can";
  reg = <0x00 0x40568000 0x00 0x200>,
        <0x00 0x40540000 0x00 0x8000>;
  reg-names = "m_can", "message_ram";
  power-domains = <&k3_pds 173 1>;
  clocks = <&k3_clks 173 0>, <&k3_clks 173 1>;
  clock-names = "hclk", "cclk";
  interrupts = <0 835 4>,
        <0 836 4>;
  interrupt-names = "int0", "int1";
  bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
  status = "disabled";
 };

 mcu_spi0: spi@40300000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x040300000 0x00 0x400>;
  interrupts = <0 848 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 274 1>;
  clocks = <&k3_clks 274 0>;
  status = "disabled";
 };

 mcu_spi1: spi@40310000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x040310000 0x00 0x400>;
  interrupts = <0 849 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 275 1>;
  clocks = <&k3_clks 275 0>;
  status = "disabled";
 };

 mcu_spi2: spi@40320000 {
  compatible = "ti,am654-mcspi", "ti,omap4-mcspi";
  reg = <0x00 0x040320000 0x00 0x400>;
  interrupts = <0 850 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  power-domains = <&k3_pds 276 1>;
  clocks = <&k3_clks 276 0>;
  status = "disabled";
 };
};
# 192 "arch/arm64/boot/dts/ti/k3-j721e.dtsi" 2
# 12 "arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 13 "arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 14 "arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/leds/common.h" 1
# 15 "arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/net/ti-dp83867.h" 1
# 16 "arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-cadence.h" 1
# 17 "arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts" 2

/ {
 compatible = "beagle,j721e-beagleboneai64", "ti,j721e";
 model = "BeagleBoard.org BeagleBone AI-64";

 aliases {
  serial2 = &main_uart0;
  mmc0 = &main_sdhci0;
  mmc1 = &main_sdhci1;
  i2c0 = &wkup_i2c0;
  i2c1 = &main_i2c6;
  i2c2 = &main_i2c2;
  i2c3 = &main_i2c4;
 };

 chosen {
  stdout-path = "serial2:115200n8";
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x00000000 0x80000000 0x00000000 0x80000000>,
        <0x00000008 0x80000000 0x00000000 0x80000000>;
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  secure_ddr: optee@9e800000 {
   reg = <0x00 0x9e800000 0x00 0x01800000>;
   no-map;
  };

  mcu_r5fss0_core0_dma_memory_region: r5f-dma-memory@a0000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa0000000 0x00 0x100000>;
   no-map;
  };

  mcu_r5fss0_core0_memory_region: r5f-memory@a0100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa0100000 0x00 0xf00000>;
   no-map;
  };

  mcu_r5fss0_core1_dma_memory_region: r5f-dma-memory@a1000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa1000000 0x00 0x100000>;
   no-map;
  };

  mcu_r5fss0_core1_memory_region: r5f-memory@a1100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa1100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss0_core0_dma_memory_region: r5f-dma-memory@a2000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa2000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss0_core0_memory_region: r5f-memory@a2100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa2100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss0_core1_dma_memory_region: r5f-dma-memory@a3000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa3000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss0_core1_memory_region: r5f-memory@a3100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa3100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss1_core0_dma_memory_region: r5f-dma-memory@a4000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa4000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss1_core0_memory_region: r5f-memory@a4100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa4100000 0x00 0xf00000>;
   no-map;
  };

  main_r5fss1_core1_dma_memory_region: r5f-dma-memory@a5000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa5000000 0x00 0x100000>;
   no-map;
  };

  main_r5fss1_core1_memory_region: r5f-memory@a5100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa5100000 0x00 0xf00000>;
   no-map;
  };

  c66_1_dma_memory_region: c66-dma-memory@a6000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa6000000 0x00 0x100000>;
   no-map;
  };

  c66_0_memory_region: c66-memory@a6100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa6100000 0x00 0xf00000>;
   no-map;
  };

  c66_0_dma_memory_region: c66-dma-memory@a7000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa7000000 0x00 0x100000>;
   no-map;
  };

  c66_1_memory_region: c66-memory@a7100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa7100000 0x00 0xf00000>;
   no-map;
  };

  c71_0_dma_memory_region: c71-dma-memory@a8000000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa8000000 0x00 0x100000>;
   no-map;
  };

  c71_0_memory_region: c71-memory@a8100000 {
   compatible = "shared-dma-pool";
   reg = <0x00 0xa8100000 0x00 0xf00000>;
   no-map;
  };

  rtos_ipc_memory_region: ipc-memories@aa000000 {
   reg = <0x00 0xaa000000 0x00 0x01c00000>;
   alignment = <0x1000>;
   no-map;
  };
 };

 gpio_keys: gpio-keys {
  compatible = "gpio-keys";
  pinctrl-names = "default";
  pinctrl-0 = <&sw_pwr_pins_default>;

  button-1 {
   label = "BOOT";
   linux,code = <0x100>;
   gpios = <&wkup_gpio0 0 1>;
  };

  button-2 {
   label = "POWER";
   linux,code = <116>;
   gpios = <&wkup_gpio0 4 1>;
  };
 };

 leds {
  compatible = "gpio-leds";
  pinctrl-names = "default";
  pinctrl-0 = <&led_pins_default>;

  led-0 {
   gpios = <&main_gpio0 96 0>;
   function = "heartbeat";
   linux,default-trigger = "heartbeat";
  };

  led-1 {
   gpios = <&main_gpio0 95 0>;
   function = "disk-activity";
   linux,default-trigger = "mmc0";
  };

  led-2 {
   gpios = <&main_gpio0 97 0>;
   function = "cpu";
   linux,default-trigger = "cpu";
  };

  led-3 {
   gpios = <&main_gpio0 110 0>;
   function = "disk-activity";
   linux,default-trigger = "mmc1";
  };

  led-4 {
   gpios = <&main_gpio0 109 0>;
   function = "wlan";
   default-state = "off";
  };
 };

 evm_12v0: regulator-0 {

  compatible = "regulator-fixed";
  regulator-name = "evm_12v0";
  regulator-min-microvolt = <12000000>;
  regulator-max-microvolt = <12000000>;
  regulator-always-on;
  regulator-boot-on;
 };

 vsys_3v3: regulator-1 {

  compatible = "regulator-fixed";
  regulator-name = "vsys_3v3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  vin-supply = <&evm_12v0>;
  regulator-always-on;
  regulator-boot-on;
 };

 vsys_5v0: regulator-2 {

  compatible = "regulator-fixed";
  regulator-name = "vsys_5v0";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  vin-supply = <&evm_12v0>;
  regulator-always-on;
  regulator-boot-on;
 };

 vdd_mmc1: regulator-3 {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&sd_pwr_en_pins_default>;
  regulator-name = "vdd_mmc1";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  enable-active-high;
  vin-supply = <&vsys_3v3>;
  gpio = <&main_gpio0 82 0>;
 };

 vdd_sd_dv_alt: regulator-4 {
  compatible = "regulator-gpio";
  pinctrl-names = "default";
  pinctrl-0 = <&vdd_sd_dv_alt_pins_default>;
  regulator-name = "tlv71033";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  vin-supply = <&vsys_5v0>;
  gpios = <&main_gpio0 117 0>;
  states = <1800000 0x0>,
    <3300000 0x1>;
 };

 dp_pwr_3v3: regulator-5 {
  compatible = "regulator-fixed";
  pinctrl-names = "default";
  pinctrl-0 = <&dp0_3v3_en_pins_default>;
  regulator-name = "dp-pwr";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  gpio = <&main_gpio0 49 0>;
  enable-active-high;
 };

 dp0: connector {
  compatible = "dp-connector";
  label = "DP0";
  type = "full-size";
  dp-pwr-supply = <&dp_pwr_3v3>;

  port {
   dp_connector_in: endpoint {
    remote-endpoint = <&dp0_out>;
   };
  };
 };
};

&main_pmx0 {
 led_pins_default: led-pins-default {
  pinctrl-single,pins = <
   (((0x184) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0x180) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0x188) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0x1bc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0x1b8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 main_mmc1_pins_default: main-mmc1-pins-default {
  pinctrl-single,pins = <
   (((0x254) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x250) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x2ac) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x24c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x248) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x244) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x240) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x258) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 main_uart0_pins_default: main-uart0-pins-default {
  pinctrl-single,pins = <
   (((0x1e8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x1ec) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 sd_pwr_en_pins_default: sd-pwr-en-pins-default {
  pinctrl-single,pins = <
   (((0x14c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 vdd_sd_dv_alt_pins_default: vdd-sd-dv-alt-pins-default {
  pinctrl-single,pins = <
   (((0x1d8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 main_usbss0_pins_default: main-usbss0-pins-default {
  pinctrl-single,pins = <
   (((0x210) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 main_usbss1_pins_default: main-usbss1-pins-default {
  pinctrl-single,pins = <
   (((0x290) & 0x1fff)) (((0 << (18))) | (1))
  >;
 };

 dp0_3v3_en_pins_default:dp0-3v3-en-pins-default {
  pinctrl-single,pins = <
   (((0xc8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 dp0_pins_default: dp0-pins-default {
  pinctrl-single,pins = <
   (((0x1c4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (5))
  >;
 };

 main_i2c0_pins_default: main-i2c0-pins-default {
  pinctrl-single,pins = <
   (((0x220) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x224) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
  >;
 };

 main_i2c1_pins_default: main-i2c1-pins-default {
  pinctrl-single,pins = <
   (((0x228) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0x22c) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
  >;
 };

 main_i2c2_pins_default: main-i2c2-pins-default {
  pinctrl-single,pins = <
   (((0x208) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (4))
   (((0x20c) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (4))
   (((0x138) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0x13c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 main_i2c3_pins_default: main-i2c3-pins-default {
  pinctrl-single,pins = <
   (((0x270) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (4))
   (((0x274) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (4))
  >;
 };

 main_i2c4_pins_default: main-i2c4-pins-default {
  pinctrl-single,pins = <
   (((0x1e0) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (2))
   (((0x1dc) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (2))
   (((0x30) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0x34) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 main_i2c5_pins_default: main-i2c5-pins-default {
  pinctrl-single,pins = <
   (((0x150) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (2))
   (((0x154) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (2))
  >;
 };

 main_i2c6_pins_default: main-i2c6-pins-default {
  pinctrl-single,pins = <
   (((0x1d0) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (2))
   (((0x1e4) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (2))
   (((0x74) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0xa4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 csi0_gpio_pins_default: csi0-gpio-pins-default {
  pinctrl-single,pins = <
   (((0x19c) & 0x1fff)) ((((1 << (18)) | (0 << (17) | (0 << (16))))) | (7))
   (((0x1a0) & 0x1fff)) ((((1 << (18)) | (0 << (17) | (0 << (16))))) | (7))
  >;
 };

 csi1_gpio_pins_default: csi1-gpio-pins-default {
  pinctrl-single,pins = <
   (((0x198) & 0x1fff)) ((((1 << (18)) | (0 << (17) | (0 << (16))))) | (7))
   (((0x1b0) & 0x1fff)) ((((1 << (18)) | (0 << (17) | (0 << (16))))) | (7))
  >;
 };

 pcie1_rst_pins_default: pcie1-rst-pins-default {
  pinctrl-single,pins = <
   (((0x5c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };
};

&wkup_pmx0 {
 eeprom_wp_pins_default: eeprom-wp-pins-default {
  pinctrl-single,pins = <
   (((0xc4) & 0x1fff)) ((((0 << (18)) | (1 << (17) | (0 << (16))))) | (7))
  >;
 };

 mcu_adc0_pins_default: mcu-adc0-pins-default {
  pinctrl-single,pins = <
   (((0x130) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x134) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x138) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x13c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x140) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x144) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x148) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mcu_adc1_pins_default: mcu-adc1-pins-default {
  pinctrl-single,pins = <
   (((0x150) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mikro_bus_pins_default: mikro-bus-pins-default {
  pinctrl-single,pins = <
   (((0x108) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0xd4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0xf4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0xd0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0xf0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))

   (((0xb8) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0xb4) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0xb0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0xbc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))

   (((0x44) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0x48) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))

   (((0x4c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0x54) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0xdc) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
   (((0xac) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 mcu_cpsw_pins_default: mcu-cpsw-pins-default {
  pinctrl-single,pins = <
   (((0x84) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x80) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x7c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x78) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x74) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x5c) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
   (((0x6c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x68) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x64) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x60) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x70) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x58) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
  >;
 };

 mcu_mdio_pins_default: mcu-mdio1-pins-default {
  pinctrl-single,pins = <
   (((0x8c) & 0x1fff)) ((((0 << (18)) | (1 << (16)))) | (0))
   (((0x88) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (0))
  >;
 };

 sw_pwr_pins_default: sw-pwr-pins-default {
  pinctrl-single,pins = <
   (((0xc0) & 0x1fff)) ((((1 << (18)) | (1 << (16)))) | (7))
  >;
 };

 wkup_i2c0_pins_default: wkup-i2c0-pins-default {
  pinctrl-single,pins = <
   (((0xf8) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
   (((0xfc) & 0x1fff)) ((((1 << (18)) | (1 << (17) | (0 << (16))))) | (0))
  >;
 };

 mcu_usbss1_pins_default: mcu-usbss1-pins-default {
  pinctrl-single,pins = <
   (((0x3c) & 0x1fff)) ((((0 << (18)) | (1 << (17) | (0 << (16))))) | (5))
  >;
 };
};

&wkup_uart0 {

 status = "reserved";
};

&main_uart0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_uart0_pins_default>;

 power-domains = <&k3_pds 146 0>;
};

&main_sdhci0 {

 non-removable;
 ti,driver-strength-ohm = <50>;
 disable-wp;
};

&main_sdhci1 {

 vmmc-supply = <&vdd_mmc1>;
 vqmmc-supply = <&vdd_sd_dv_alt>;
 pinctrl-names = "default";
 pinctrl-0 = <&main_mmc1_pins_default>;
 ti,driver-strength-ohm = <50>;
 disable-wp;
};

&main_sdhci2 {

 status = "disabled";
};

&ospi0 {

 status = "disabled";
};

&ospi1 {

 status = "disabled";
};

&main_i2c0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c0_pins_default>;
 clock-frequency = <400000>;
};

&main_i2c1 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c1_pins_default &csi1_gpio_pins_default>;
 clock-frequency = <400000>;
};

&main_i2c2 {

 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c2_pins_default>;
 clock-frequency = <100000>;
};

&main_i2c3 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c3_pins_default>;
 clock-frequency = <400000>;
};

&main_i2c4 {

 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c4_pins_default>;
 clock-frequency = <100000>;
};

&main_i2c5 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c5_pins_default &csi0_gpio_pins_default>;
 clock-frequency = <400000>;
};

&main_i2c6 {

 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&main_i2c6_pins_default>;
 clock-frequency = <100000>;
 status = "okay";
};

&wkup_i2c0 {
 status = "okay";
 pinctrl-names = "default";
 pinctrl-0 = <&wkup_i2c0_pins_default &eeprom_wp_pins_default>;
 clock-frequency = <400000>;

 eeprom@50 {
  compatible = "atmel,24c04";
  reg = <0x50>;
 };
};

&main_gpio2 {

 status = "disabled";
};

&main_gpio3 {

 status = "disabled";
};

&main_gpio4 {

 status = "disabled";
};

&main_gpio5 {

 status = "disabled";
};

&main_gpio6 {

 status = "disabled";
};

&main_gpio7 {

 status = "disabled";
};

&wkup_gpio0 {
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_adc0_pins_default &mcu_adc1_pins_default &mikro_bus_pins_default>;
};

&wkup_gpio1 {

 status = "disabled";
};

&usb_serdes_mux {
 idle-states = <1>, <1>;
};

&serdes_ln_ctrl {
 idle-states = <0x3>, <0x3>,
        <0x1>, <0x1>,
        <0x0>, <0x2>,
        <0x2>, <0x2>,
        <0x0>, <0x0>,
        <0x0>, <0x0>;
};

&serdes_wiz3 {
 typec-dir-gpios = <&main_gpio1 3 1>;
 typec-dir-debounce-ms = <700>;
};

&serdes3 {
 serdes3_usb_link: phy@0 {
  reg = <0>;
  cdns,num-lanes = <2>;
  #phy-cells = <0>;
  cdns,phy-type = <4>;
  resets = <&serdes_wiz3 1>, <&serdes_wiz3 2>;
 };
};

&serdes4 {
 torrent_phy_dp: phy@0 {
  reg = <0>;
  resets = <&serdes_wiz4 1>;
  cdns,phy-type = <6>;
  cdns,num-lanes = <4>;
  cdns,max-bit-rate = <5400>;
  #phy-cells = <0>;
 };
};

&mhdp {
 phys = <&torrent_phy_dp>;
 phy-names = "dpphy";
 pinctrl-names = "default";
 pinctrl-0 = <&dp0_pins_default>;
};

&usbss0 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_usbss0_pins_default>;
 ti,vbus-divider;
};

&usb0 {
 dr_mode = "peripheral";
 maximum-speed = "super-speed";
 phys = <&serdes3_usb_link>;
 phy-names = "cdns3,usb3-phy";
};

&serdes2 {
 serdes2_usb_link: phy@1 {
  reg = <1>;
  cdns,num-lanes = <1>;
  #phy-cells = <0>;
  cdns,phy-type = <4>;
  resets = <&serdes_wiz2 2>;
 };
};

&usbss1 {
 pinctrl-names = "default";
 pinctrl-0 = <&main_usbss1_pins_default &mcu_usbss1_pins_default>;
 ti,vbus-divider;
};

&usb1 {
 dr_mode = "host";
 maximum-speed = "super-speed";
 phys = <&serdes2_usb_link>;
 phy-names = "cdns3,usb3-phy";
};

&tscadc0 {

 adc {
  ti,adc-channels = <0 1 2 3 4 5 6>;
 };
};

&tscadc1 {

 adc {
  ti,adc-channels = <0>;
 };
};

&mcu_cpsw {
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_cpsw_pins_default>;
};

&davinci_mdio {
 pinctrl-names = "default";
 pinctrl-0 = <&mcu_mdio_pins_default>;

 phy0: ethernet-phy@0 {
  reg = <0>;
  ti,rx-internal-delay = <0x7>;
  ti,fifo-depth = <0x01>;
 };
};

&cpsw_port1 {
 phy-mode = "rgmii-rxid";
 phy-handle = <&phy0>;
};

&dss {
# 818 "arch/arm64/boot/dts/ti/k3-j721e-beagleboneai64.dts"
 assigned-clocks = <&k3_clks 152 1>,
     <&k3_clks 152 4>,
     <&k3_clks 152 9>,
     <&k3_clks 152 13>;
 assigned-clock-parents = <&k3_clks 152 2>,
     <&k3_clks 152 6>,
     <&k3_clks 152 11>,
     <&k3_clks 152 18>;
};

&dss_ports {
 port {
  dpi0_out: endpoint {
   remote-endpoint = <&dp0_in>;
  };
 };
};

&dp0_ports {
 #address-cells = <1>;
 #size-cells = <0>;

 port@0 {
  reg = <0>;
  dp0_in: endpoint {
   remote-endpoint = <&dpi0_out>;
  };
 };

 port@4 {
  reg = <4>;
  dp0_out: endpoint {
   remote-endpoint = <&dp_connector_in>;
  };
 };
};

&serdes0 {
 serdes0_pcie_link: phy@0 {
  reg = <0>;
  cdns,num-lanes = <1>;
  #phy-cells = <0>;
  cdns,phy-type = <2>;
  resets = <&serdes_wiz0 1>;
 };
};

&serdes1 {
 serdes1_pcie_link: phy@0 {
  reg = <0>;
  cdns,num-lanes = <2>;
  #phy-cells = <0>;
  cdns,phy-type = <2>;
  resets = <&serdes_wiz1 1>, <&serdes_wiz1 2>;
 };
};

&pcie0_rc {

 status = "disabled";
};

&pcie1_rc {
 pinctrl-names = "default";
 pinctrl-0 = <&pcie1_rst_pins_default>;
 phys = <&serdes1_pcie_link>;
 phy-names = "pcie-phy";
 num-lanes = <2>;
 max-link-speed = <3>;
 reset-gpios = <&main_gpio0 22 0>;
};

&pcie2_rc {

 status = "disabled";
};

&pcie0_ep {
 status = "disabled";
 phys = <&serdes0_pcie_link>;
 phy-names = "pcie-phy";
 num-lanes = <1>;
};

&pcie1_ep {
 status = "disabled";
 phys = <&serdes1_pcie_link>;
 phy-names = "pcie-phy";
 num-lanes = <2>;
};

&pcie2_ep {

 status = "disabled";
};

&pcie3_rc {

 status = "disabled";
};

&pcie3_ep {

 status = "disabled";
};

&icssg0_mdio {

 status = "disabled";
};

&icssg1_mdio {

 status = "disabled";
};

&ufs_wrapper {
 status = "disabled";
};

&mailbox0_cluster0 {
 status = "okay";
 interrupts = <436>;

 mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_mcu_r5fss0_core1: mbox-mcu-r5fss0-core1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mailbox0_cluster1 {
 status = "okay";
 interrupts = <432>;

 mbox_main_r5fss0_core0: mbox-main-r5fss0-core0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_main_r5fss0_core1: mbox-main-r5fss0-core1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mailbox0_cluster2 {
 status = "okay";
 interrupts = <428>;

 mbox_main_r5fss1_core0: mbox-main-r5fss1-core0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_main_r5fss1_core1: mbox-main-r5fss1-core1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mailbox0_cluster3 {
 status = "okay";
 interrupts = <424>;

 mbox_c66_0: mbox-c66-0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };

 mbox_c66_1: mbox-c66-1 {
  ti,mbox-rx = <2 0 0>;
  ti,mbox-tx = <3 0 0>;
 };
};

&mailbox0_cluster4 {
 status = "okay";
 interrupts = <420>;

 mbox_c71_0: mbox-c71-0 {
  ti,mbox-rx = <0 0 0>;
  ti,mbox-tx = <1 0 0>;
 };
};

&mcu_r5fss0_core0 {
 mboxes = <&mailbox0_cluster0 &mbox_mcu_r5fss0_core0>;
 memory-region = <&mcu_r5fss0_core0_dma_memory_region>,
   <&mcu_r5fss0_core0_memory_region>;
};

&mcu_r5fss0_core1 {
 mboxes = <&mailbox0_cluster0 &mbox_mcu_r5fss0_core1>;
 memory-region = <&mcu_r5fss0_core1_dma_memory_region>,
   <&mcu_r5fss0_core1_memory_region>;
};

&main_r5fss0_core0 {
 mboxes = <&mailbox0_cluster1 &mbox_main_r5fss0_core0>;
 memory-region = <&main_r5fss0_core0_dma_memory_region>,
   <&main_r5fss0_core0_memory_region>;
};

&main_r5fss0_core1 {
 mboxes = <&mailbox0_cluster1 &mbox_main_r5fss0_core1>;
 memory-region = <&main_r5fss0_core1_dma_memory_region>,
   <&main_r5fss0_core1_memory_region>;
};

&main_r5fss1_core0 {
 mboxes = <&mailbox0_cluster2 &mbox_main_r5fss1_core0>;
 memory-region = <&main_r5fss1_core0_dma_memory_region>,
   <&main_r5fss1_core0_memory_region>;
};

&main_r5fss1_core1 {
 mboxes = <&mailbox0_cluster2 &mbox_main_r5fss1_core1>;
 memory-region = <&main_r5fss1_core1_dma_memory_region>,
   <&main_r5fss1_core1_memory_region>;
};

&c66_0 {
 mboxes = <&mailbox0_cluster3 &mbox_c66_0>;
 memory-region = <&c66_0_dma_memory_region>,
   <&c66_0_memory_region>;
};

&c66_1 {
 mboxes = <&mailbox0_cluster3 &mbox_c66_1>;
 memory-region = <&c66_1_dma_memory_region>,
   <&c66_1_memory_region>;
};

&c71_0 {
 mboxes = <&mailbox0_cluster4 &mbox_c71_0>;
 memory-region = <&c71_0_dma_memory_region>,
   <&c71_0_memory_region>;
};
