
RobonAUT-control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f80  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  0800a150  0800a150  0001a150  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a5a4  0800a5a4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800a5a4  0800a5a4  0001a5a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5ac  0800a5ac  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5ac  0800a5ac  0001a5ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a5b0  0800a5b0  0001a5b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800a5b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f8  200001dc  0800a790  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005d4  0800a790  000205d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e84  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000287e  00000000  00000000  00033090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f88  00000000  00000000  00035910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e80  00000000  00000000  00036898  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024d9f  00000000  00000000  00037718  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013380  00000000  00000000  0005c4b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e013d  00000000  00000000  0006f837  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014f974  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005254  00000000  00000000  0014f9c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800a138 	.word	0x0800a138

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	0800a138 	.word	0x0800a138

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <F4_Basic_Init>:
uint8_t swState[]={0,0};
uint8_t fromPC[]={0};
int32_t v =0;

void F4_Basic_Init(UART_HandleTypeDef *huart,TIM_HandleTypeDef *htim,TIM_HandleTypeDef *htim3,TIM_HandleTypeDef *htim2)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b08c      	sub	sp, #48	; 0x30
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	607a      	str	r2, [r7, #4]
 8000ef8:	603b      	str	r3, [r7, #0]
	uint8_t buf[30];
	LED_R(0);
 8000efa:	2201      	movs	r2, #1
 8000efc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f00:	482c      	ldr	r0, [pc, #176]	; (8000fb4 <F4_Basic_Init+0xc8>)
 8000f02:	f002 fca9 	bl	8003858 <HAL_GPIO_WritePin>
	LED_B(0);
 8000f06:	2201      	movs	r2, #1
 8000f08:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000f0c:	4829      	ldr	r0, [pc, #164]	; (8000fb4 <F4_Basic_Init+0xc8>)
 8000f0e:	f002 fca3 	bl	8003858 <HAL_GPIO_WritePin>
	LED_G(0);
 8000f12:	2201      	movs	r2, #1
 8000f14:	2102      	movs	r1, #2
 8000f16:	4827      	ldr	r0, [pc, #156]	; (8000fb4 <F4_Basic_Init+0xc8>)
 8000f18:	f002 fc9e 	bl	8003858 <HAL_GPIO_WritePin>
	LED_Y(0);
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f22:	4824      	ldr	r0, [pc, #144]	; (8000fb4 <F4_Basic_Init+0xc8>)
 8000f24:	f002 fc98 	bl	8003858 <HAL_GPIO_WritePin>
	memset(buf,0,30); //a buf tömböt feltöltöm 0-kkal
 8000f28:	f107 0310 	add.w	r3, r7, #16
 8000f2c:	221e      	movs	r2, #30
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f006 fa17 	bl	8007364 <memset>
	sprintf(buf,"RobonAUT 2022 Bit Bangers F4\r\n");// a buff tömb-be beleírom (stringprint) a string-emet. 1 karakter = 1 byte = 1 tömbelem
 8000f36:	f107 0310 	add.w	r3, r7, #16
 8000f3a:	491f      	ldr	r1, [pc, #124]	; (8000fb8 <F4_Basic_Init+0xcc>)
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f006 fe83 	bl	8007c48 <siprintf>
	HAL_UART_Transmit(huart, buf, strlen(buf), 100);// A UART2-őn (ide van kötve a programozó) kiküldöm a buf karaktertömböt (string) és maximum 10-ms -ot várok hogy ezt elvégezze a periféria
 8000f42:	f107 0310 	add.w	r3, r7, #16
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff f962 	bl	8000210 <strlen>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	b29a      	uxth	r2, r3
 8000f50:	f107 0110 	add.w	r1, r7, #16
 8000f54:	2364      	movs	r3, #100	; 0x64
 8000f56:	68f8      	ldr	r0, [r7, #12]
 8000f58:	f005 f9af 	bl	80062ba <HAL_UART_Transmit>
	HAL_TIM_Base_Start(htim);//heart beat timer tick start
 8000f5c:	68b8      	ldr	r0, [r7, #8]
 8000f5e:	f003 fb37 	bl	80045d0 <HAL_TIM_Base_Start>

	//MotorEnable engedélyezése
	motorEnRemote=0;
 8000f62:	4b16      	ldr	r3, [pc, #88]	; (8000fbc <F4_Basic_Init+0xd0>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	701a      	strb	r2, [r3, #0]
	motorEnBattOk=1;
 8000f68:	4b15      	ldr	r3, [pc, #84]	; (8000fc0 <F4_Basic_Init+0xd4>)
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	701a      	strb	r2, [r3, #0]
	motorEnLineOk=1;
 8000f6e:	4b15      	ldr	r3, [pc, #84]	; (8000fc4 <F4_Basic_Init+0xd8>)
 8000f70:	2201      	movs	r2, #1
 8000f72:	701a      	strb	r2, [r3, #0]

	//kezdeti pwm kitoltes megadasa->0 hiszen nem akarjuk h forogjon
	TIM3->CCR1=0;
 8000f74:	4b14      	ldr	r3, [pc, #80]	; (8000fc8 <F4_Basic_Init+0xdc>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2=0;
 8000f7a:	4b13      	ldr	r3, [pc, #76]	; (8000fc8 <F4_Basic_Init+0xdc>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIM_PWM_Start(htim3, TIM_CHANNEL_1);
 8000f80:	2100      	movs	r1, #0
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f003 fbdc 	bl	8004740 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim3, TIM_CHANNEL_2);
 8000f88:	2104      	movs	r1, #4
 8000f8a:	6878      	ldr	r0, [r7, #4]
 8000f8c:	f003 fbd8 	bl	8004740 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim2, TIM_CHANNEL_1);
 8000f90:	2100      	movs	r1, #0
 8000f92:	6838      	ldr	r0, [r7, #0]
 8000f94:	f003 fbd4 	bl	8004740 <HAL_TIM_PWM_Start>
	TIM2->CCR1=775;
 8000f98:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f9c:	f240 3207 	movw	r2, #775	; 0x307
 8000fa0:	635a      	str	r2, [r3, #52]	; 0x34
	HAL_UART_Receive_IT(huart, fromPC, 1);
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	4909      	ldr	r1, [pc, #36]	; (8000fcc <F4_Basic_Init+0xe0>)
 8000fa6:	68f8      	ldr	r0, [r7, #12]
 8000fa8:	f005 fa19 	bl	80063de <HAL_UART_Receive_IT>

}
 8000fac:	bf00      	nop
 8000fae:	3730      	adds	r7, #48	; 0x30
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	40020400 	.word	0x40020400
 8000fb8:	0800a150 	.word	0x0800a150
 8000fbc:	200005ac 	.word	0x200005ac
 8000fc0:	200005ad 	.word	0x200005ad
 8000fc4:	200005ae 	.word	0x200005ae
 8000fc8:	40000400 	.word	0x40000400
 8000fcc:	200001f8 	.word	0x200001f8

08000fd0 <Uart_Receive_From_PC_ISR>:
	else LED_B(0);
	*/
}

void Uart_Receive_From_PC_ISR(UART_HandleTypeDef *huart)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
 8000fd8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fdc:	4805      	ldr	r0, [pc, #20]	; (8000ff4 <Uart_Receive_From_PC_ISR+0x24>)
 8000fde:	f002 fc54 	bl	800388a <HAL_GPIO_TogglePin>
	HAL_UART_Receive_IT(huart, fromPC, 1);
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	4904      	ldr	r1, [pc, #16]	; (8000ff8 <Uart_Receive_From_PC_ISR+0x28>)
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f005 f9f9 	bl	80063de <HAL_UART_Receive_IT>
}
 8000fec:	bf00      	nop
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40020400 	.word	0x40020400
 8000ff8:	200001f8 	.word	0x200001f8

08000ffc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001002:	f001 fa79 	bl	80024f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001006:	f000 f84f 	bl	80010a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800100a:	f000 fcc7 	bl	800199c <MX_GPIO_Init>
  MX_DMA_Init();
 800100e:	f000 fca5 	bl	800195c <MX_DMA_Init>
  MX_TIM2_Init();
 8001012:	f000 f9e1 	bl	80013d8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001016:	f000 fc23 	bl	8001860 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 800101a:	f000 fad5 	bl	80015c8 <MX_TIM4_Init>
  MX_ADC2_Init();
 800101e:	f000 f907 	bl	8001230 <MX_ADC2_Init>
  MX_TIM3_Init();
 8001022:	f000 fa4f 	bl	80014c4 <MX_TIM3_Init>
  MX_UART5_Init();
 8001026:	f000 fbf1 	bl	800180c <MX_UART5_Init>
  MX_USART2_UART_Init();
 800102a:	f000 fc43 	bl	80018b4 <MX_USART2_UART_Init>
  MX_TIM8_Init();
 800102e:	f000 fb95 	bl	800175c <MX_TIM8_Init>
  MX_ADC1_Init();
 8001032:	f000 f8ab 	bl	800118c <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8001036:	f000 fc67 	bl	8001908 <MX_USART3_UART_Init>
  MX_TIM5_Init();
 800103a:	f000 fb41 	bl	80016c0 <MX_TIM5_Init>
  MX_TIM1_Init();
 800103e:	f000 f949 	bl	80012d4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  F4_Basic_Init(&huart1, &htim5,&htim3,&htim2);
 8001042:	4b12      	ldr	r3, [pc, #72]	; (800108c <main+0x90>)
 8001044:	4a12      	ldr	r2, [pc, #72]	; (8001090 <main+0x94>)
 8001046:	4913      	ldr	r1, [pc, #76]	; (8001094 <main+0x98>)
 8001048:	4813      	ldr	r0, [pc, #76]	; (8001098 <main+0x9c>)
 800104a:	f7ff ff4f 	bl	8000eec <F4_Basic_Init>
  Remote_Control_Init(&htim4, TIM_CHANNEL_3); //inicializálunk a megfelelő perifériákkal
 800104e:	2108      	movs	r1, #8
 8001050:	4812      	ldr	r0, [pc, #72]	; (800109c <main+0xa0>)
 8001052:	f000 fd77 	bl	8001b44 <Remote_Control_Init>
  HAL_TIM_Encoder_Start(&htim8,TIM_CHANNEL_ALL);
 8001056:	213c      	movs	r1, #60	; 0x3c
 8001058:	4811      	ldr	r0, [pc, #68]	; (80010a0 <main+0xa4>)
 800105a:	f003 fee3 	bl	8004e24 <HAL_TIM_Encoder_Start>

  uint8_t str[4];
  str[0]=1;
 800105e:	2301      	movs	r3, #1
 8001060:	713b      	strb	r3, [r7, #4]
  str[1]=126;
 8001062:	237e      	movs	r3, #126	; 0x7e
 8001064:	717b      	strb	r3, [r7, #5]
  str[2]=244;
 8001066:	23f4      	movs	r3, #244	; 0xf4
 8001068:	71bb      	strb	r3, [r7, #6]
  str[3]=100;
 800106a:	2364      	movs	r3, #100	; 0x64
 800106c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	HAL_UART_Transmit(&huart2, str, strlen(str), 3);
 800106e:	1d3b      	adds	r3, r7, #4
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff f8cd 	bl	8000210 <strlen>
 8001076:	4603      	mov	r3, r0
 8001078:	b29a      	uxth	r2, r3
 800107a:	1d39      	adds	r1, r7, #4
 800107c:	2303      	movs	r3, #3
 800107e:	4809      	ldr	r0, [pc, #36]	; (80010a4 <main+0xa8>)
 8001080:	f005 f91b 	bl	80062ba <HAL_UART_Transmit>
	HAL_Delay(50);
 8001084:	2032      	movs	r0, #50	; 0x32
 8001086:	f001 faa9 	bl	80025dc <HAL_Delay>
	HAL_UART_Transmit(&huart2, str, strlen(str), 3);
 800108a:	e7f0      	b.n	800106e <main+0x72>
 800108c:	200002d4 	.word	0x200002d4
 8001090:	2000031c 	.word	0x2000031c
 8001094:	200003ac 	.word	0x200003ac
 8001098:	200004e0 	.word	0x200004e0
 800109c:	20000364 	.word	0x20000364
 80010a0:	200003f4 	.word	0x200003f4
 80010a4:	20000524 	.word	0x20000524

080010a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b094      	sub	sp, #80	; 0x50
 80010ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ae:	f107 031c 	add.w	r3, r7, #28
 80010b2:	2234      	movs	r2, #52	; 0x34
 80010b4:	2100      	movs	r1, #0
 80010b6:	4618      	mov	r0, r3
 80010b8:	f006 f954 	bl	8007364 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010bc:	f107 0308 	add.w	r3, r7, #8
 80010c0:	2200      	movs	r2, #0
 80010c2:	601a      	str	r2, [r3, #0]
 80010c4:	605a      	str	r2, [r3, #4]
 80010c6:	609a      	str	r2, [r3, #8]
 80010c8:	60da      	str	r2, [r3, #12]
 80010ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010cc:	2300      	movs	r3, #0
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	4b2c      	ldr	r3, [pc, #176]	; (8001184 <SystemClock_Config+0xdc>)
 80010d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d4:	4a2b      	ldr	r2, [pc, #172]	; (8001184 <SystemClock_Config+0xdc>)
 80010d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010da:	6413      	str	r3, [r2, #64]	; 0x40
 80010dc:	4b29      	ldr	r3, [pc, #164]	; (8001184 <SystemClock_Config+0xdc>)
 80010de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010e4:	607b      	str	r3, [r7, #4]
 80010e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010e8:	2300      	movs	r3, #0
 80010ea:	603b      	str	r3, [r7, #0]
 80010ec:	4b26      	ldr	r3, [pc, #152]	; (8001188 <SystemClock_Config+0xe0>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a25      	ldr	r2, [pc, #148]	; (8001188 <SystemClock_Config+0xe0>)
 80010f2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80010f6:	6013      	str	r3, [r2, #0]
 80010f8:	4b23      	ldr	r3, [pc, #140]	; (8001188 <SystemClock_Config+0xe0>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001100:	603b      	str	r3, [r7, #0]
 8001102:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001104:	2301      	movs	r3, #1
 8001106:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001108:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800110c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800110e:	2302      	movs	r3, #2
 8001110:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001112:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001116:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001118:	2304      	movs	r3, #4
 800111a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 800111c:	23b4      	movs	r3, #180	; 0xb4
 800111e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001120:	2302      	movs	r3, #2
 8001122:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001124:	2302      	movs	r3, #2
 8001126:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001128:	2302      	movs	r3, #2
 800112a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800112c:	f107 031c 	add.w	r3, r7, #28
 8001130:	4618      	mov	r0, r3
 8001132:	f002 ff5f 	bl	8003ff4 <HAL_RCC_OscConfig>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800113c:	f000 fcfc 	bl	8001b38 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001140:	f002 fbbe 	bl	80038c0 <HAL_PWREx_EnableOverDrive>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800114a:	f000 fcf5 	bl	8001b38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800114e:	230f      	movs	r3, #15
 8001150:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001152:	2302      	movs	r3, #2
 8001154:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 800115a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800115e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001160:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001164:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001166:	f107 0308 	add.w	r3, r7, #8
 800116a:	2105      	movs	r1, #5
 800116c:	4618      	mov	r0, r3
 800116e:	f002 fbf7 	bl	8003960 <HAL_RCC_ClockConfig>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001178:	f000 fcde 	bl	8001b38 <Error_Handler>
  }
}
 800117c:	bf00      	nop
 800117e:	3750      	adds	r7, #80	; 0x50
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40023800 	.word	0x40023800
 8001188:	40007000 	.word	0x40007000

0800118c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001192:	463b      	mov	r3, r7
 8001194:	2200      	movs	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
 8001198:	605a      	str	r2, [r3, #4]
 800119a:	609a      	str	r2, [r3, #8]
 800119c:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800119e:	4b21      	ldr	r3, [pc, #132]	; (8001224 <MX_ADC1_Init+0x98>)
 80011a0:	4a21      	ldr	r2, [pc, #132]	; (8001228 <MX_ADC1_Init+0x9c>)
 80011a2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011a4:	4b1f      	ldr	r3, [pc, #124]	; (8001224 <MX_ADC1_Init+0x98>)
 80011a6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011aa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80011ac:	4b1d      	ldr	r3, [pc, #116]	; (8001224 <MX_ADC1_Init+0x98>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80011b2:	4b1c      	ldr	r3, [pc, #112]	; (8001224 <MX_ADC1_Init+0x98>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80011b8:	4b1a      	ldr	r3, [pc, #104]	; (8001224 <MX_ADC1_Init+0x98>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80011be:	4b19      	ldr	r3, [pc, #100]	; (8001224 <MX_ADC1_Init+0x98>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80011c6:	4b17      	ldr	r3, [pc, #92]	; (8001224 <MX_ADC1_Init+0x98>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80011cc:	4b15      	ldr	r3, [pc, #84]	; (8001224 <MX_ADC1_Init+0x98>)
 80011ce:	4a17      	ldr	r2, [pc, #92]	; (800122c <MX_ADC1_Init+0xa0>)
 80011d0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011d2:	4b14      	ldr	r3, [pc, #80]	; (8001224 <MX_ADC1_Init+0x98>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80011d8:	4b12      	ldr	r3, [pc, #72]	; (8001224 <MX_ADC1_Init+0x98>)
 80011da:	2201      	movs	r2, #1
 80011dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80011de:	4b11      	ldr	r3, [pc, #68]	; (8001224 <MX_ADC1_Init+0x98>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011e6:	4b0f      	ldr	r3, [pc, #60]	; (8001224 <MX_ADC1_Init+0x98>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80011ec:	480d      	ldr	r0, [pc, #52]	; (8001224 <MX_ADC1_Init+0x98>)
 80011ee:	f001 fa19 	bl	8002624 <HAL_ADC_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80011f8:	f000 fc9e 	bl	8001b38 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80011fc:	2308      	movs	r3, #8
 80011fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001200:	2301      	movs	r3, #1
 8001202:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001204:	2300      	movs	r3, #0
 8001206:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001208:	463b      	mov	r3, r7
 800120a:	4619      	mov	r1, r3
 800120c:	4805      	ldr	r0, [pc, #20]	; (8001224 <MX_ADC1_Init+0x98>)
 800120e:	f001 fa4d 	bl	80026ac <HAL_ADC_ConfigChannel>
 8001212:	4603      	mov	r3, r0
 8001214:	2b00      	cmp	r3, #0
 8001216:	d001      	beq.n	800121c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001218:	f000 fc8e 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800121c:	bf00      	nop
 800121e:	3710      	adds	r7, #16
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	200001fc 	.word	0x200001fc
 8001228:	40012000 	.word	0x40012000
 800122c:	0f000001 	.word	0x0f000001

08001230 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b084      	sub	sp, #16
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001236:	463b      	mov	r3, r7
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001242:	4b21      	ldr	r3, [pc, #132]	; (80012c8 <MX_ADC2_Init+0x98>)
 8001244:	4a21      	ldr	r2, [pc, #132]	; (80012cc <MX_ADC2_Init+0x9c>)
 8001246:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001248:	4b1f      	ldr	r3, [pc, #124]	; (80012c8 <MX_ADC2_Init+0x98>)
 800124a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800124e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001250:	4b1d      	ldr	r3, [pc, #116]	; (80012c8 <MX_ADC2_Init+0x98>)
 8001252:	2200      	movs	r2, #0
 8001254:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001256:	4b1c      	ldr	r3, [pc, #112]	; (80012c8 <MX_ADC2_Init+0x98>)
 8001258:	2200      	movs	r2, #0
 800125a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800125c:	4b1a      	ldr	r3, [pc, #104]	; (80012c8 <MX_ADC2_Init+0x98>)
 800125e:	2200      	movs	r2, #0
 8001260:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001262:	4b19      	ldr	r3, [pc, #100]	; (80012c8 <MX_ADC2_Init+0x98>)
 8001264:	2200      	movs	r2, #0
 8001266:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800126a:	4b17      	ldr	r3, [pc, #92]	; (80012c8 <MX_ADC2_Init+0x98>)
 800126c:	2200      	movs	r2, #0
 800126e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001270:	4b15      	ldr	r3, [pc, #84]	; (80012c8 <MX_ADC2_Init+0x98>)
 8001272:	4a17      	ldr	r2, [pc, #92]	; (80012d0 <MX_ADC2_Init+0xa0>)
 8001274:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001276:	4b14      	ldr	r3, [pc, #80]	; (80012c8 <MX_ADC2_Init+0x98>)
 8001278:	2200      	movs	r2, #0
 800127a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800127c:	4b12      	ldr	r3, [pc, #72]	; (80012c8 <MX_ADC2_Init+0x98>)
 800127e:	2201      	movs	r2, #1
 8001280:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001282:	4b11      	ldr	r3, [pc, #68]	; (80012c8 <MX_ADC2_Init+0x98>)
 8001284:	2200      	movs	r2, #0
 8001286:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800128a:	4b0f      	ldr	r3, [pc, #60]	; (80012c8 <MX_ADC2_Init+0x98>)
 800128c:	2201      	movs	r2, #1
 800128e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001290:	480d      	ldr	r0, [pc, #52]	; (80012c8 <MX_ADC2_Init+0x98>)
 8001292:	f001 f9c7 	bl	8002624 <HAL_ADC_Init>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d001      	beq.n	80012a0 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 800129c:	f000 fc4c 	bl	8001b38 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80012a0:	230d      	movs	r3, #13
 80012a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012a4:	2301      	movs	r3, #1
 80012a6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80012ac:	463b      	mov	r3, r7
 80012ae:	4619      	mov	r1, r3
 80012b0:	4805      	ldr	r0, [pc, #20]	; (80012c8 <MX_ADC2_Init+0x98>)
 80012b2:	f001 f9fb 	bl	80026ac <HAL_ADC_ConfigChannel>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d001      	beq.n	80012c0 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80012bc:	f000 fc3c 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80012c0:	bf00      	nop
 80012c2:	3710      	adds	r7, #16
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000244 	.word	0x20000244
 80012cc:	40012100 	.word	0x40012100
 80012d0:	0f000001 	.word	0x0f000001

080012d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b092      	sub	sp, #72	; 0x48
 80012d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
 80012f0:	60da      	str	r2, [r3, #12]
 80012f2:	611a      	str	r2, [r3, #16]
 80012f4:	615a      	str	r2, [r3, #20]
 80012f6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012f8:	1d3b      	adds	r3, r7, #4
 80012fa:	2220      	movs	r2, #32
 80012fc:	2100      	movs	r1, #0
 80012fe:	4618      	mov	r0, r3
 8001300:	f006 f830 	bl	8007364 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001304:	4b32      	ldr	r3, [pc, #200]	; (80013d0 <MX_TIM1_Init+0xfc>)
 8001306:	4a33      	ldr	r2, [pc, #204]	; (80013d4 <MX_TIM1_Init+0x100>)
 8001308:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800130a:	4b31      	ldr	r3, [pc, #196]	; (80013d0 <MX_TIM1_Init+0xfc>)
 800130c:	2200      	movs	r2, #0
 800130e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001310:	4b2f      	ldr	r3, [pc, #188]	; (80013d0 <MX_TIM1_Init+0xfc>)
 8001312:	2200      	movs	r2, #0
 8001314:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001316:	4b2e      	ldr	r3, [pc, #184]	; (80013d0 <MX_TIM1_Init+0xfc>)
 8001318:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800131c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131e:	4b2c      	ldr	r3, [pc, #176]	; (80013d0 <MX_TIM1_Init+0xfc>)
 8001320:	2200      	movs	r2, #0
 8001322:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001324:	4b2a      	ldr	r3, [pc, #168]	; (80013d0 <MX_TIM1_Init+0xfc>)
 8001326:	2200      	movs	r2, #0
 8001328:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800132a:	4b29      	ldr	r3, [pc, #164]	; (80013d0 <MX_TIM1_Init+0xfc>)
 800132c:	2200      	movs	r2, #0
 800132e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001330:	4827      	ldr	r0, [pc, #156]	; (80013d0 <MX_TIM1_Init+0xfc>)
 8001332:	f003 f9b5 	bl	80046a0 <HAL_TIM_PWM_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 800133c:	f000 fbfc 	bl	8001b38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001340:	2300      	movs	r3, #0
 8001342:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001344:	2300      	movs	r3, #0
 8001346:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001348:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800134c:	4619      	mov	r1, r3
 800134e:	4820      	ldr	r0, [pc, #128]	; (80013d0 <MX_TIM1_Init+0xfc>)
 8001350:	f004 fe84 	bl	800605c <HAL_TIMEx_MasterConfigSynchronization>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 800135a:	f000 fbed 	bl	8001b38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800135e:	2360      	movs	r3, #96	; 0x60
 8001360:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001362:	2300      	movs	r3, #0
 8001364:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001366:	2300      	movs	r3, #0
 8001368:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800136a:	2300      	movs	r3, #0
 800136c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800136e:	2300      	movs	r3, #0
 8001370:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001372:	2300      	movs	r3, #0
 8001374:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001376:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800137a:	220c      	movs	r2, #12
 800137c:	4619      	mov	r1, r3
 800137e:	4814      	ldr	r0, [pc, #80]	; (80013d0 <MX_TIM1_Init+0xfc>)
 8001380:	f003 ff82 	bl	8005288 <HAL_TIM_PWM_ConfigChannel>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 800138a:	f000 fbd5 	bl	8001b38 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001392:	2300      	movs	r3, #0
 8001394:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001396:	2300      	movs	r3, #0
 8001398:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800139e:	2300      	movs	r3, #0
 80013a0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013a2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013a6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013a8:	2300      	movs	r3, #0
 80013aa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013ac:	1d3b      	adds	r3, r7, #4
 80013ae:	4619      	mov	r1, r3
 80013b0:	4807      	ldr	r0, [pc, #28]	; (80013d0 <MX_TIM1_Init+0xfc>)
 80013b2:	f004 fecf 	bl	8006154 <HAL_TIMEx_ConfigBreakDeadTime>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 80013bc:	f000 fbbc 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013c0:	4803      	ldr	r0, [pc, #12]	; (80013d0 <MX_TIM1_Init+0xfc>)
 80013c2:	f000 fda7 	bl	8001f14 <HAL_TIM_MspPostInit>

}
 80013c6:	bf00      	nop
 80013c8:	3748      	adds	r7, #72	; 0x48
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	2000028c 	.word	0x2000028c
 80013d4:	40010000 	.word	0x40010000

080013d8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b08e      	sub	sp, #56	; 0x38
 80013dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]
 80013ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ec:	f107 0320 	add.w	r3, r7, #32
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013f6:	1d3b      	adds	r3, r7, #4
 80013f8:	2200      	movs	r2, #0
 80013fa:	601a      	str	r2, [r3, #0]
 80013fc:	605a      	str	r2, [r3, #4]
 80013fe:	609a      	str	r2, [r3, #8]
 8001400:	60da      	str	r2, [r3, #12]
 8001402:	611a      	str	r2, [r3, #16]
 8001404:	615a      	str	r2, [r3, #20]
 8001406:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001408:	4b2d      	ldr	r3, [pc, #180]	; (80014c0 <MX_TIM2_Init+0xe8>)
 800140a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800140e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8001410:	4b2b      	ldr	r3, [pc, #172]	; (80014c0 <MX_TIM2_Init+0xe8>)
 8001412:	2259      	movs	r2, #89	; 0x59
 8001414:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001416:	4b2a      	ldr	r3, [pc, #168]	; (80014c0 <MX_TIM2_Init+0xe8>)
 8001418:	2200      	movs	r2, #0
 800141a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 800141c:	4b28      	ldr	r3, [pc, #160]	; (80014c0 <MX_TIM2_Init+0xe8>)
 800141e:	f242 720f 	movw	r2, #9999	; 0x270f
 8001422:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001424:	4b26      	ldr	r3, [pc, #152]	; (80014c0 <MX_TIM2_Init+0xe8>)
 8001426:	2200      	movs	r2, #0
 8001428:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800142a:	4b25      	ldr	r3, [pc, #148]	; (80014c0 <MX_TIM2_Init+0xe8>)
 800142c:	2280      	movs	r2, #128	; 0x80
 800142e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001430:	4823      	ldr	r0, [pc, #140]	; (80014c0 <MX_TIM2_Init+0xe8>)
 8001432:	f003 f87d 	bl	8004530 <HAL_TIM_Base_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800143c:	f000 fb7c 	bl	8001b38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001440:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001444:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001446:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800144a:	4619      	mov	r1, r3
 800144c:	481c      	ldr	r0, [pc, #112]	; (80014c0 <MX_TIM2_Init+0xe8>)
 800144e:	f003 ffdd 	bl	800540c <HAL_TIM_ConfigClockSource>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001458:	f000 fb6e 	bl	8001b38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800145c:	4818      	ldr	r0, [pc, #96]	; (80014c0 <MX_TIM2_Init+0xe8>)
 800145e:	f003 f91f 	bl	80046a0 <HAL_TIM_PWM_Init>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001468:	f000 fb66 	bl	8001b38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800146c:	2300      	movs	r3, #0
 800146e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001470:	2300      	movs	r3, #0
 8001472:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001474:	f107 0320 	add.w	r3, r7, #32
 8001478:	4619      	mov	r1, r3
 800147a:	4811      	ldr	r0, [pc, #68]	; (80014c0 <MX_TIM2_Init+0xe8>)
 800147c:	f004 fdee 	bl	800605c <HAL_TIMEx_MasterConfigSynchronization>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001486:	f000 fb57 	bl	8001b38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800148a:	2360      	movs	r3, #96	; 0x60
 800148c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 750-1;
 800148e:	f240 23ed 	movw	r3, #749	; 0x2ed
 8001492:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001494:	2300      	movs	r3, #0
 8001496:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001498:	2300      	movs	r3, #0
 800149a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800149c:	1d3b      	adds	r3, r7, #4
 800149e:	2200      	movs	r2, #0
 80014a0:	4619      	mov	r1, r3
 80014a2:	4807      	ldr	r0, [pc, #28]	; (80014c0 <MX_TIM2_Init+0xe8>)
 80014a4:	f003 fef0 	bl	8005288 <HAL_TIM_PWM_ConfigChannel>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80014ae:	f000 fb43 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80014b2:	4803      	ldr	r0, [pc, #12]	; (80014c0 <MX_TIM2_Init+0xe8>)
 80014b4:	f000 fd2e 	bl	8001f14 <HAL_TIM_MspPostInit>

}
 80014b8:	bf00      	nop
 80014ba:	3738      	adds	r7, #56	; 0x38
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	200002d4 	.word	0x200002d4

080014c4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b08e      	sub	sp, #56	; 0x38
 80014c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014ce:	2200      	movs	r2, #0
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	605a      	str	r2, [r3, #4]
 80014d4:	609a      	str	r2, [r3, #8]
 80014d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d8:	f107 0320 	add.w	r3, r7, #32
 80014dc:	2200      	movs	r2, #0
 80014de:	601a      	str	r2, [r3, #0]
 80014e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014e2:	1d3b      	adds	r3, r7, #4
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
 80014ee:	611a      	str	r2, [r3, #16]
 80014f0:	615a      	str	r2, [r3, #20]
 80014f2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014f4:	4b32      	ldr	r3, [pc, #200]	; (80015c0 <MX_TIM3_Init+0xfc>)
 80014f6:	4a33      	ldr	r2, [pc, #204]	; (80015c4 <MX_TIM3_Init+0x100>)
 80014f8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2-1;
 80014fa:	4b31      	ldr	r3, [pc, #196]	; (80015c0 <MX_TIM3_Init+0xfc>)
 80014fc:	2201      	movs	r2, #1
 80014fe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8001500:	4b2f      	ldr	r3, [pc, #188]	; (80015c0 <MX_TIM3_Init+0xfc>)
 8001502:	2260      	movs	r2, #96	; 0x60
 8001504:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8001506:	4b2e      	ldr	r3, [pc, #184]	; (80015c0 <MX_TIM3_Init+0xfc>)
 8001508:	f240 32e7 	movw	r2, #999	; 0x3e7
 800150c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800150e:	4b2c      	ldr	r3, [pc, #176]	; (80015c0 <MX_TIM3_Init+0xfc>)
 8001510:	2200      	movs	r2, #0
 8001512:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001514:	4b2a      	ldr	r3, [pc, #168]	; (80015c0 <MX_TIM3_Init+0xfc>)
 8001516:	2200      	movs	r2, #0
 8001518:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800151a:	4829      	ldr	r0, [pc, #164]	; (80015c0 <MX_TIM3_Init+0xfc>)
 800151c:	f003 f808 	bl	8004530 <HAL_TIM_Base_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001526:	f000 fb07 	bl	8001b38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800152a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800152e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001530:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001534:	4619      	mov	r1, r3
 8001536:	4822      	ldr	r0, [pc, #136]	; (80015c0 <MX_TIM3_Init+0xfc>)
 8001538:	f003 ff68 	bl	800540c <HAL_TIM_ConfigClockSource>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001542:	f000 faf9 	bl	8001b38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001546:	481e      	ldr	r0, [pc, #120]	; (80015c0 <MX_TIM3_Init+0xfc>)
 8001548:	f003 f8aa 	bl	80046a0 <HAL_TIM_PWM_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001552:	f000 faf1 	bl	8001b38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001556:	2300      	movs	r3, #0
 8001558:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800155a:	2300      	movs	r3, #0
 800155c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800155e:	f107 0320 	add.w	r3, r7, #32
 8001562:	4619      	mov	r1, r3
 8001564:	4816      	ldr	r0, [pc, #88]	; (80015c0 <MX_TIM3_Init+0xfc>)
 8001566:	f004 fd79 	bl	800605c <HAL_TIMEx_MasterConfigSynchronization>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001570:	f000 fae2 	bl	8001b38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001574:	2360      	movs	r3, #96	; 0x60
 8001576:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001578:	2300      	movs	r3, #0
 800157a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800157c:	2300      	movs	r3, #0
 800157e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	2200      	movs	r2, #0
 8001588:	4619      	mov	r1, r3
 800158a:	480d      	ldr	r0, [pc, #52]	; (80015c0 <MX_TIM3_Init+0xfc>)
 800158c:	f003 fe7c 	bl	8005288 <HAL_TIM_PWM_ConfigChannel>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001596:	f000 facf 	bl	8001b38 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	2204      	movs	r2, #4
 800159e:	4619      	mov	r1, r3
 80015a0:	4807      	ldr	r0, [pc, #28]	; (80015c0 <MX_TIM3_Init+0xfc>)
 80015a2:	f003 fe71 	bl	8005288 <HAL_TIM_PWM_ConfigChannel>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 80015ac:	f000 fac4 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80015b0:	4803      	ldr	r0, [pc, #12]	; (80015c0 <MX_TIM3_Init+0xfc>)
 80015b2:	f000 fcaf 	bl	8001f14 <HAL_TIM_MspPostInit>

}
 80015b6:	bf00      	nop
 80015b8:	3738      	adds	r7, #56	; 0x38
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	2000031c 	.word	0x2000031c
 80015c4:	40000400 	.word	0x40000400

080015c8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b08a      	sub	sp, #40	; 0x28
 80015cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ce:	f107 0318 	add.w	r3, r7, #24
 80015d2:	2200      	movs	r2, #0
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	605a      	str	r2, [r3, #4]
 80015d8:	609a      	str	r2, [r3, #8]
 80015da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015dc:	f107 0310 	add.w	r3, r7, #16
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80015e6:	463b      	mov	r3, r7
 80015e8:	2200      	movs	r2, #0
 80015ea:	601a      	str	r2, [r3, #0]
 80015ec:	605a      	str	r2, [r3, #4]
 80015ee:	609a      	str	r2, [r3, #8]
 80015f0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80015f2:	4b31      	ldr	r3, [pc, #196]	; (80016b8 <MX_TIM4_Init+0xf0>)
 80015f4:	4a31      	ldr	r2, [pc, #196]	; (80016bc <MX_TIM4_Init+0xf4>)
 80015f6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 800-1;
 80015f8:	4b2f      	ldr	r3, [pc, #188]	; (80016b8 <MX_TIM4_Init+0xf0>)
 80015fa:	f240 321f 	movw	r2, #799	; 0x31f
 80015fe:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001600:	4b2d      	ldr	r3, [pc, #180]	; (80016b8 <MX_TIM4_Init+0xf0>)
 8001602:	2200      	movs	r2, #0
 8001604:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65536-1;
 8001606:	4b2c      	ldr	r3, [pc, #176]	; (80016b8 <MX_TIM4_Init+0xf0>)
 8001608:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800160c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800160e:	4b2a      	ldr	r3, [pc, #168]	; (80016b8 <MX_TIM4_Init+0xf0>)
 8001610:	2200      	movs	r2, #0
 8001612:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001614:	4b28      	ldr	r3, [pc, #160]	; (80016b8 <MX_TIM4_Init+0xf0>)
 8001616:	2280      	movs	r2, #128	; 0x80
 8001618:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800161a:	4827      	ldr	r0, [pc, #156]	; (80016b8 <MX_TIM4_Init+0xf0>)
 800161c:	f002 ff88 	bl	8004530 <HAL_TIM_Base_Init>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 8001626:	f000 fa87 	bl	8001b38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800162a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800162e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001630:	f107 0318 	add.w	r3, r7, #24
 8001634:	4619      	mov	r1, r3
 8001636:	4820      	ldr	r0, [pc, #128]	; (80016b8 <MX_TIM4_Init+0xf0>)
 8001638:	f003 fee8 	bl	800540c <HAL_TIM_ConfigClockSource>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001642:	f000 fa79 	bl	8001b38 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001646:	481c      	ldr	r0, [pc, #112]	; (80016b8 <MX_TIM4_Init+0xf0>)
 8001648:	f003 f942 	bl	80048d0 <HAL_TIM_IC_Init>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8001652:	f000 fa71 	bl	8001b38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001656:	2300      	movs	r3, #0
 8001658:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165a:	2300      	movs	r3, #0
 800165c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800165e:	f107 0310 	add.w	r3, r7, #16
 8001662:	4619      	mov	r1, r3
 8001664:	4814      	ldr	r0, [pc, #80]	; (80016b8 <MX_TIM4_Init+0xf0>)
 8001666:	f004 fcf9 	bl	800605c <HAL_TIMEx_MasterConfigSynchronization>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 8001670:	f000 fa62 	bl	8001b38 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001674:	230a      	movs	r3, #10
 8001676:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001678:	2301      	movs	r3, #1
 800167a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800167c:	2300      	movs	r3, #0
 800167e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001680:	2300      	movs	r3, #0
 8001682:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001684:	463b      	mov	r3, r7
 8001686:	2208      	movs	r2, #8
 8001688:	4619      	mov	r1, r3
 800168a:	480b      	ldr	r0, [pc, #44]	; (80016b8 <MX_TIM4_Init+0xf0>)
 800168c:	f003 fd60 	bl	8005150 <HAL_TIM_IC_ConfigChannel>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_TIM4_Init+0xd2>
  {
    Error_Handler();
 8001696:	f000 fa4f 	bl	8001b38 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800169a:	463b      	mov	r3, r7
 800169c:	220c      	movs	r2, #12
 800169e:	4619      	mov	r1, r3
 80016a0:	4805      	ldr	r0, [pc, #20]	; (80016b8 <MX_TIM4_Init+0xf0>)
 80016a2:	f003 fd55 	bl	8005150 <HAL_TIM_IC_ConfigChannel>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <MX_TIM4_Init+0xe8>
  {
    Error_Handler();
 80016ac:	f000 fa44 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80016b0:	bf00      	nop
 80016b2:	3728      	adds	r7, #40	; 0x28
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	20000364 	.word	0x20000364
 80016bc:	40000800 	.word	0x40000800

080016c0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016c6:	f107 0308 	add.w	r3, r7, #8
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	605a      	str	r2, [r3, #4]
 80016d0:	609a      	str	r2, [r3, #8]
 80016d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016d4:	463b      	mov	r3, r7
 80016d6:	2200      	movs	r2, #0
 80016d8:	601a      	str	r2, [r3, #0]
 80016da:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80016dc:	4b1d      	ldr	r3, [pc, #116]	; (8001754 <MX_TIM5_Init+0x94>)
 80016de:	4a1e      	ldr	r2, [pc, #120]	; (8001758 <MX_TIM5_Init+0x98>)
 80016e0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 45000-1;
 80016e2:	4b1c      	ldr	r3, [pc, #112]	; (8001754 <MX_TIM5_Init+0x94>)
 80016e4:	f64a 72c7 	movw	r2, #44999	; 0xafc7
 80016e8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ea:	4b1a      	ldr	r3, [pc, #104]	; (8001754 <MX_TIM5_Init+0x94>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80016f0:	4b18      	ldr	r3, [pc, #96]	; (8001754 <MX_TIM5_Init+0x94>)
 80016f2:	f04f 32ff 	mov.w	r2, #4294967295
 80016f6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016f8:	4b16      	ldr	r3, [pc, #88]	; (8001754 <MX_TIM5_Init+0x94>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016fe:	4b15      	ldr	r3, [pc, #84]	; (8001754 <MX_TIM5_Init+0x94>)
 8001700:	2280      	movs	r2, #128	; 0x80
 8001702:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001704:	4813      	ldr	r0, [pc, #76]	; (8001754 <MX_TIM5_Init+0x94>)
 8001706:	f002 ff13 	bl	8004530 <HAL_TIM_Base_Init>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001710:	f000 fa12 	bl	8001b38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001714:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001718:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800171a:	f107 0308 	add.w	r3, r7, #8
 800171e:	4619      	mov	r1, r3
 8001720:	480c      	ldr	r0, [pc, #48]	; (8001754 <MX_TIM5_Init+0x94>)
 8001722:	f003 fe73 	bl	800540c <HAL_TIM_ConfigClockSource>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800172c:	f000 fa04 	bl	8001b38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001730:	2300      	movs	r3, #0
 8001732:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001734:	2300      	movs	r3, #0
 8001736:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001738:	463b      	mov	r3, r7
 800173a:	4619      	mov	r1, r3
 800173c:	4805      	ldr	r0, [pc, #20]	; (8001754 <MX_TIM5_Init+0x94>)
 800173e:	f004 fc8d 	bl	800605c <HAL_TIMEx_MasterConfigSynchronization>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001748:	f000 f9f6 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 800174c:	bf00      	nop
 800174e:	3718      	adds	r7, #24
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	200003ac 	.word	0x200003ac
 8001758:	40000c00 	.word	0x40000c00

0800175c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b08c      	sub	sp, #48	; 0x30
 8001760:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001762:	f107 030c 	add.w	r3, r7, #12
 8001766:	2224      	movs	r2, #36	; 0x24
 8001768:	2100      	movs	r1, #0
 800176a:	4618      	mov	r0, r3
 800176c:	f005 fdfa 	bl	8007364 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001770:	1d3b      	adds	r3, r7, #4
 8001772:	2200      	movs	r2, #0
 8001774:	601a      	str	r2, [r3, #0]
 8001776:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001778:	4b22      	ldr	r3, [pc, #136]	; (8001804 <MX_TIM8_Init+0xa8>)
 800177a:	4a23      	ldr	r2, [pc, #140]	; (8001808 <MX_TIM8_Init+0xac>)
 800177c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800177e:	4b21      	ldr	r3, [pc, #132]	; (8001804 <MX_TIM8_Init+0xa8>)
 8001780:	2200      	movs	r2, #0
 8001782:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001784:	4b1f      	ldr	r3, [pc, #124]	; (8001804 <MX_TIM8_Init+0xa8>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800178a:	4b1e      	ldr	r3, [pc, #120]	; (8001804 <MX_TIM8_Init+0xa8>)
 800178c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001790:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001792:	4b1c      	ldr	r3, [pc, #112]	; (8001804 <MX_TIM8_Init+0xa8>)
 8001794:	2200      	movs	r2, #0
 8001796:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001798:	4b1a      	ldr	r3, [pc, #104]	; (8001804 <MX_TIM8_Init+0xa8>)
 800179a:	2200      	movs	r2, #0
 800179c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800179e:	4b19      	ldr	r3, [pc, #100]	; (8001804 <MX_TIM8_Init+0xa8>)
 80017a0:	2280      	movs	r2, #128	; 0x80
 80017a2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80017a4:	2303      	movs	r3, #3
 80017a6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80017a8:	2300      	movs	r3, #0
 80017aa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80017ac:	2301      	movs	r3, #1
 80017ae:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80017b0:	2300      	movs	r3, #0
 80017b2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 12;
 80017b4:	230c      	movs	r3, #12
 80017b6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80017b8:	2300      	movs	r3, #0
 80017ba:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80017bc:	2301      	movs	r3, #1
 80017be:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80017c0:	2300      	movs	r3, #0
 80017c2:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 12;
 80017c4:	230c      	movs	r3, #12
 80017c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 80017c8:	f107 030c 	add.w	r3, r7, #12
 80017cc:	4619      	mov	r1, r3
 80017ce:	480d      	ldr	r0, [pc, #52]	; (8001804 <MX_TIM8_Init+0xa8>)
 80017d0:	f003 fa82 	bl	8004cd8 <HAL_TIM_Encoder_Init>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 80017da:	f000 f9ad 	bl	8001b38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017de:	2300      	movs	r3, #0
 80017e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017e2:	2300      	movs	r3, #0
 80017e4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80017e6:	1d3b      	adds	r3, r7, #4
 80017e8:	4619      	mov	r1, r3
 80017ea:	4806      	ldr	r0, [pc, #24]	; (8001804 <MX_TIM8_Init+0xa8>)
 80017ec:	f004 fc36 	bl	800605c <HAL_TIMEx_MasterConfigSynchronization>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 80017f6:	f000 f99f 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80017fa:	bf00      	nop
 80017fc:	3730      	adds	r7, #48	; 0x30
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}
 8001802:	bf00      	nop
 8001804:	200003f4 	.word	0x200003f4
 8001808:	40010400 	.word	0x40010400

0800180c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001810:	4b11      	ldr	r3, [pc, #68]	; (8001858 <MX_UART5_Init+0x4c>)
 8001812:	4a12      	ldr	r2, [pc, #72]	; (800185c <MX_UART5_Init+0x50>)
 8001814:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 460800;
 8001816:	4b10      	ldr	r3, [pc, #64]	; (8001858 <MX_UART5_Init+0x4c>)
 8001818:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 800181c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800181e:	4b0e      	ldr	r3, [pc, #56]	; (8001858 <MX_UART5_Init+0x4c>)
 8001820:	2200      	movs	r2, #0
 8001822:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <MX_UART5_Init+0x4c>)
 8001826:	2200      	movs	r2, #0
 8001828:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800182a:	4b0b      	ldr	r3, [pc, #44]	; (8001858 <MX_UART5_Init+0x4c>)
 800182c:	2200      	movs	r2, #0
 800182e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001830:	4b09      	ldr	r3, [pc, #36]	; (8001858 <MX_UART5_Init+0x4c>)
 8001832:	220c      	movs	r2, #12
 8001834:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001836:	4b08      	ldr	r3, [pc, #32]	; (8001858 <MX_UART5_Init+0x4c>)
 8001838:	2200      	movs	r2, #0
 800183a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800183c:	4b06      	ldr	r3, [pc, #24]	; (8001858 <MX_UART5_Init+0x4c>)
 800183e:	2200      	movs	r2, #0
 8001840:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001842:	4805      	ldr	r0, [pc, #20]	; (8001858 <MX_UART5_Init+0x4c>)
 8001844:	f004 fcec 	bl	8006220 <HAL_UART_Init>
 8001848:	4603      	mov	r3, r0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d001      	beq.n	8001852 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800184e:	f000 f973 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	2000049c 	.word	0x2000049c
 800185c:	40005000 	.word	0x40005000

08001860 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001864:	4b11      	ldr	r3, [pc, #68]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001866:	4a12      	ldr	r2, [pc, #72]	; (80018b0 <MX_USART1_UART_Init+0x50>)
 8001868:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800186a:	4b10      	ldr	r3, [pc, #64]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 800186c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001870:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001872:	4b0e      	ldr	r3, [pc, #56]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001878:	4b0c      	ldr	r3, [pc, #48]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 800187a:	2200      	movs	r2, #0
 800187c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800187e:	4b0b      	ldr	r3, [pc, #44]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001884:	4b09      	ldr	r3, [pc, #36]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001886:	220c      	movs	r2, #12
 8001888:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188a:	4b08      	ldr	r3, [pc, #32]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 800188c:	2200      	movs	r2, #0
 800188e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001890:	4b06      	ldr	r3, [pc, #24]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001892:	2200      	movs	r2, #0
 8001894:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001896:	4805      	ldr	r0, [pc, #20]	; (80018ac <MX_USART1_UART_Init+0x4c>)
 8001898:	f004 fcc2 	bl	8006220 <HAL_UART_Init>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80018a2:	f000 f949 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	200004e0 	.word	0x200004e0
 80018b0:	40011000 	.word	0x40011000

080018b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80018b8:	4b11      	ldr	r3, [pc, #68]	; (8001900 <MX_USART2_UART_Init+0x4c>)
 80018ba:	4a12      	ldr	r2, [pc, #72]	; (8001904 <MX_USART2_UART_Init+0x50>)
 80018bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80018be:	4b10      	ldr	r3, [pc, #64]	; (8001900 <MX_USART2_UART_Init+0x4c>)
 80018c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018c6:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <MX_USART2_UART_Init+0x4c>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018cc:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <MX_USART2_UART_Init+0x4c>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018d2:	4b0b      	ldr	r3, [pc, #44]	; (8001900 <MX_USART2_UART_Init+0x4c>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018d8:	4b09      	ldr	r3, [pc, #36]	; (8001900 <MX_USART2_UART_Init+0x4c>)
 80018da:	220c      	movs	r2, #12
 80018dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018de:	4b08      	ldr	r3, [pc, #32]	; (8001900 <MX_USART2_UART_Init+0x4c>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018e4:	4b06      	ldr	r3, [pc, #24]	; (8001900 <MX_USART2_UART_Init+0x4c>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018ea:	4805      	ldr	r0, [pc, #20]	; (8001900 <MX_USART2_UART_Init+0x4c>)
 80018ec:	f004 fc98 	bl	8006220 <HAL_UART_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018f6:	f000 f91f 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	20000524 	.word	0x20000524
 8001904:	40004400 	.word	0x40004400

08001908 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800190c:	4b11      	ldr	r3, [pc, #68]	; (8001954 <MX_USART3_UART_Init+0x4c>)
 800190e:	4a12      	ldr	r2, [pc, #72]	; (8001958 <MX_USART3_UART_Init+0x50>)
 8001910:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001912:	4b10      	ldr	r3, [pc, #64]	; (8001954 <MX_USART3_UART_Init+0x4c>)
 8001914:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001918:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800191a:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <MX_USART3_UART_Init+0x4c>)
 800191c:	2200      	movs	r2, #0
 800191e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001920:	4b0c      	ldr	r3, [pc, #48]	; (8001954 <MX_USART3_UART_Init+0x4c>)
 8001922:	2200      	movs	r2, #0
 8001924:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001926:	4b0b      	ldr	r3, [pc, #44]	; (8001954 <MX_USART3_UART_Init+0x4c>)
 8001928:	2200      	movs	r2, #0
 800192a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800192c:	4b09      	ldr	r3, [pc, #36]	; (8001954 <MX_USART3_UART_Init+0x4c>)
 800192e:	220c      	movs	r2, #12
 8001930:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001932:	4b08      	ldr	r3, [pc, #32]	; (8001954 <MX_USART3_UART_Init+0x4c>)
 8001934:	2200      	movs	r2, #0
 8001936:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001938:	4b06      	ldr	r3, [pc, #24]	; (8001954 <MX_USART3_UART_Init+0x4c>)
 800193a:	2200      	movs	r2, #0
 800193c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800193e:	4805      	ldr	r0, [pc, #20]	; (8001954 <MX_USART3_UART_Init+0x4c>)
 8001940:	f004 fc6e 	bl	8006220 <HAL_UART_Init>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800194a:	f000 f8f5 	bl	8001b38 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800194e:	bf00      	nop
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	20000568 	.word	0x20000568
 8001958:	40004800 	.word	0x40004800

0800195c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	607b      	str	r3, [r7, #4]
 8001966:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <MX_DMA_Init+0x3c>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	4a0b      	ldr	r2, [pc, #44]	; (8001998 <MX_DMA_Init+0x3c>)
 800196c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001970:	6313      	str	r3, [r2, #48]	; 0x30
 8001972:	4b09      	ldr	r3, [pc, #36]	; (8001998 <MX_DMA_Init+0x3c>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800197a:	607b      	str	r3, [r7, #4]
 800197c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800197e:	2200      	movs	r2, #0
 8001980:	2100      	movs	r1, #0
 8001982:	202f      	movs	r0, #47	; 0x2f
 8001984:	f001 f99b 	bl	8002cbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001988:	202f      	movs	r0, #47	; 0x2f
 800198a:	f001 f9b4 	bl	8002cf6 <HAL_NVIC_EnableIRQ>

}
 800198e:	bf00      	nop
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	40023800 	.word	0x40023800

0800199c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b08a      	sub	sp, #40	; 0x28
 80019a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a2:	f107 0314 	add.w	r3, r7, #20
 80019a6:	2200      	movs	r2, #0
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	605a      	str	r2, [r3, #4]
 80019ac:	609a      	str	r2, [r3, #8]
 80019ae:	60da      	str	r2, [r3, #12]
 80019b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	613b      	str	r3, [r7, #16]
 80019b6:	4b55      	ldr	r3, [pc, #340]	; (8001b0c <MX_GPIO_Init+0x170>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	4a54      	ldr	r2, [pc, #336]	; (8001b0c <MX_GPIO_Init+0x170>)
 80019bc:	f043 0304 	orr.w	r3, r3, #4
 80019c0:	6313      	str	r3, [r2, #48]	; 0x30
 80019c2:	4b52      	ldr	r3, [pc, #328]	; (8001b0c <MX_GPIO_Init+0x170>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	f003 0304 	and.w	r3, r3, #4
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	4b4e      	ldr	r3, [pc, #312]	; (8001b0c <MX_GPIO_Init+0x170>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	4a4d      	ldr	r2, [pc, #308]	; (8001b0c <MX_GPIO_Init+0x170>)
 80019d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80019dc:	6313      	str	r3, [r2, #48]	; 0x30
 80019de:	4b4b      	ldr	r3, [pc, #300]	; (8001b0c <MX_GPIO_Init+0x170>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	60bb      	str	r3, [r7, #8]
 80019ee:	4b47      	ldr	r3, [pc, #284]	; (8001b0c <MX_GPIO_Init+0x170>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	4a46      	ldr	r2, [pc, #280]	; (8001b0c <MX_GPIO_Init+0x170>)
 80019f4:	f043 0301 	orr.w	r3, r3, #1
 80019f8:	6313      	str	r3, [r2, #48]	; 0x30
 80019fa:	4b44      	ldr	r3, [pc, #272]	; (8001b0c <MX_GPIO_Init+0x170>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	f003 0301 	and.w	r3, r3, #1
 8001a02:	60bb      	str	r3, [r7, #8]
 8001a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	607b      	str	r3, [r7, #4]
 8001a0a:	4b40      	ldr	r3, [pc, #256]	; (8001b0c <MX_GPIO_Init+0x170>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a0e:	4a3f      	ldr	r2, [pc, #252]	; (8001b0c <MX_GPIO_Init+0x170>)
 8001a10:	f043 0302 	orr.w	r3, r3, #2
 8001a14:	6313      	str	r3, [r2, #48]	; 0x30
 8001a16:	4b3d      	ldr	r3, [pc, #244]	; (8001b0c <MX_GPIO_Init+0x170>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	607b      	str	r3, [r7, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	603b      	str	r3, [r7, #0]
 8001a26:	4b39      	ldr	r3, [pc, #228]	; (8001b0c <MX_GPIO_Init+0x170>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a2a:	4a38      	ldr	r2, [pc, #224]	; (8001b0c <MX_GPIO_Init+0x170>)
 8001a2c:	f043 0308 	orr.w	r3, r3, #8
 8001a30:	6313      	str	r3, [r2, #48]	; 0x30
 8001a32:	4b36      	ldr	r3, [pc, #216]	; (8001b0c <MX_GPIO_Init+0x170>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a36:	f003 0308 	and.w	r3, r3, #8
 8001a3a:	603b      	str	r3, [r7, #0]
 8001a3c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEL_GPIO4_GPIO_Port, TEL_GPIO4_Pin, GPIO_PIN_RESET);
 8001a3e:	2200      	movs	r2, #0
 8001a40:	2102      	movs	r1, #2
 8001a42:	4833      	ldr	r0, [pc, #204]	; (8001b10 <MX_GPIO_Init+0x174>)
 8001a44:	f001 ff08 	bl	8003858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TEL_GPIO7_Pin|On_Board_LED_Pin, GPIO_PIN_RESET);
 8001a48:	2200      	movs	r2, #0
 8001a4a:	2122      	movs	r1, #34	; 0x22
 8001a4c:	4831      	ldr	r0, [pc, #196]	; (8001b14 <MX_GPIO_Init+0x178>)
 8001a4e:	f001 ff03 	bl	8003858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED4_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8001a52:	2200      	movs	r2, #0
 8001a54:	f24e 0142 	movw	r1, #57410	; 0xe042
 8001a58:	482f      	ldr	r0, [pc, #188]	; (8001b18 <MX_GPIO_Init+0x17c>)
 8001a5a:	f001 fefd 	bl	8003858 <HAL_GPIO_WritePin>
                          |Motor_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a64:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001a68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a6e:	f107 0314 	add.w	r3, r7, #20
 8001a72:	4619      	mov	r1, r3
 8001a74:	4826      	ldr	r0, [pc, #152]	; (8001b10 <MX_GPIO_Init+0x174>)
 8001a76:	f001 fd5b 	bl	8003530 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEL_GPIO4_Pin */
  GPIO_InitStruct.Pin = TEL_GPIO4_Pin;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a7e:	2301      	movs	r3, #1
 8001a80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a86:	2300      	movs	r3, #0
 8001a88:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TEL_GPIO4_GPIO_Port, &GPIO_InitStruct);
 8001a8a:	f107 0314 	add.w	r3, r7, #20
 8001a8e:	4619      	mov	r1, r3
 8001a90:	481f      	ldr	r0, [pc, #124]	; (8001b10 <MX_GPIO_Init+0x174>)
 8001a92:	f001 fd4d 	bl	8003530 <HAL_GPIO_Init>

  /*Configure GPIO pins : TEL_GPIO7_Pin On_Board_LED_Pin */
  GPIO_InitStruct.Pin = TEL_GPIO7_Pin|On_Board_LED_Pin;
 8001a96:	2322      	movs	r3, #34	; 0x22
 8001a98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa6:	f107 0314 	add.w	r3, r7, #20
 8001aaa:	4619      	mov	r1, r3
 8001aac:	4819      	ldr	r0, [pc, #100]	; (8001b14 <MX_GPIO_Init+0x178>)
 8001aae:	f001 fd3f 	bl	8003530 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Pin LED1_Pin LED2_Pin LED3_Pin
                           Motor_EN_Pin */
  GPIO_InitStruct.Pin = LED4_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8001ab2:	f24e 0342 	movw	r3, #57410	; 0xe042
 8001ab6:	617b      	str	r3, [r7, #20]
                          |Motor_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4813      	ldr	r0, [pc, #76]	; (8001b18 <MX_GPIO_Init+0x17c>)
 8001acc:	f001 fd30 	bl	8003530 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW2_Pin B1B4_Pin B2_Pin Motor_Feedback_Pin */
  GPIO_InitStruct.Pin = SW2_Pin|B1B4_Pin|B2_Pin|Motor_Feedback_Pin;
 8001ad0:	f44f 6396 	mov.w	r3, #1200	; 0x4b0
 8001ad4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ade:	f107 0314 	add.w	r3, r7, #20
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	480c      	ldr	r0, [pc, #48]	; (8001b18 <MX_GPIO_Init+0x17c>)
 8001ae6:	f001 fd23 	bl	8003530 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin;
 8001aea:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001aee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af0:	2300      	movs	r3, #0
 8001af2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af4:	2300      	movs	r3, #0
 8001af6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	4619      	mov	r1, r3
 8001afe:	4805      	ldr	r0, [pc, #20]	; (8001b14 <MX_GPIO_Init+0x178>)
 8001b00:	f001 fd16 	bl	8003530 <HAL_GPIO_Init>

}
 8001b04:	bf00      	nop
 8001b06:	3728      	adds	r7, #40	; 0x28
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40023800 	.word	0x40023800
 8001b10:	40020800 	.word	0x40020800
 8001b14:	40020000 	.word	0x40020000
 8001b18:	40020400 	.word	0x40020400

08001b1c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
	Uart_Receive_From_PC_ISR(&huart1);
 8001b24:	4803      	ldr	r0, [pc, #12]	; (8001b34 <HAL_UART_RxCpltCallback+0x18>)
 8001b26:	f7ff fa53 	bl	8000fd0 <Uart_Receive_From_PC_ISR>
}
 8001b2a:	bf00      	nop
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	200004e0 	.word	0x200004e0

08001b38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b3c:	b672      	cpsid	i
}
 8001b3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b40:	e7fe      	b.n	8001b40 <Error_Handler+0x8>
	...

08001b44 <Remote_Control_Init>:
#include <math.h>

uint32_t tEdge[3];

void Remote_Control_Init(TIM_HandleTypeDef *htim, uint32_t channel)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
	tEdge[0] = 0;
 8001b4e:	4b09      	ldr	r3, [pc, #36]	; (8001b74 <Remote_Control_Init+0x30>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
	tEdge[1] = 0;
 8001b54:	4b07      	ldr	r3, [pc, #28]	; (8001b74 <Remote_Control_Init+0x30>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	605a      	str	r2, [r3, #4]
	tEdge[2] = 0;
 8001b5a:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <Remote_Control_Init+0x30>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	609a      	str	r2, [r3, #8]
	HAL_TIM_IC_Start_DMA(htim, channel, tEdge, 3);
 8001b60:	2303      	movs	r3, #3
 8001b62:	4a04      	ldr	r2, [pc, #16]	; (8001b74 <Remote_Control_Init+0x30>)
 8001b64:	6839      	ldr	r1, [r7, #0]
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f002 ff0c 	bl	8004984 <HAL_TIM_IC_Start_DMA>
}
 8001b6c:	bf00      	nop
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	200005b0 	.word	0x200005b0

08001b78 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7e:	2300      	movs	r3, #0
 8001b80:	607b      	str	r3, [r7, #4]
 8001b82:	4b10      	ldr	r3, [pc, #64]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001b84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b86:	4a0f      	ldr	r2, [pc, #60]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001b88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b8c:	6453      	str	r3, [r2, #68]	; 0x44
 8001b8e:	4b0d      	ldr	r3, [pc, #52]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001b90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b96:	607b      	str	r3, [r7, #4]
 8001b98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	603b      	str	r3, [r7, #0]
 8001b9e:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	4a08      	ldr	r2, [pc, #32]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001ba4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8001baa:	4b06      	ldr	r3, [pc, #24]	; (8001bc4 <HAL_MspInit+0x4c>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bb2:	603b      	str	r3, [r7, #0]
 8001bb4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001bb6:	2007      	movs	r0, #7
 8001bb8:	f001 f876 	bl	8002ca8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40023800 	.word	0x40023800

08001bc8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08c      	sub	sp, #48	; 0x30
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd0:	f107 031c 	add.w	r3, r7, #28
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	601a      	str	r2, [r3, #0]
 8001bd8:	605a      	str	r2, [r3, #4]
 8001bda:	609a      	str	r2, [r3, #8]
 8001bdc:	60da      	str	r2, [r3, #12]
 8001bde:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a2e      	ldr	r2, [pc, #184]	; (8001ca0 <HAL_ADC_MspInit+0xd8>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d128      	bne.n	8001c3c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	61bb      	str	r3, [r7, #24]
 8001bee:	4b2d      	ldr	r3, [pc, #180]	; (8001ca4 <HAL_ADC_MspInit+0xdc>)
 8001bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bf2:	4a2c      	ldr	r2, [pc, #176]	; (8001ca4 <HAL_ADC_MspInit+0xdc>)
 8001bf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bf8:	6453      	str	r3, [r2, #68]	; 0x44
 8001bfa:	4b2a      	ldr	r3, [pc, #168]	; (8001ca4 <HAL_ADC_MspInit+0xdc>)
 8001bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c02:	61bb      	str	r3, [r7, #24]
 8001c04:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	617b      	str	r3, [r7, #20]
 8001c0a:	4b26      	ldr	r3, [pc, #152]	; (8001ca4 <HAL_ADC_MspInit+0xdc>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0e:	4a25      	ldr	r2, [pc, #148]	; (8001ca4 <HAL_ADC_MspInit+0xdc>)
 8001c10:	f043 0302 	orr.w	r3, r3, #2
 8001c14:	6313      	str	r3, [r2, #48]	; 0x30
 8001c16:	4b23      	ldr	r3, [pc, #140]	; (8001ca4 <HAL_ADC_MspInit+0xdc>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = Bat_Meas_Pin;
 8001c22:	2301      	movs	r3, #1
 8001c24:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c26:	2303      	movs	r3, #3
 8001c28:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Bat_Meas_GPIO_Port, &GPIO_InitStruct);
 8001c2e:	f107 031c 	add.w	r3, r7, #28
 8001c32:	4619      	mov	r1, r3
 8001c34:	481c      	ldr	r0, [pc, #112]	; (8001ca8 <HAL_ADC_MspInit+0xe0>)
 8001c36:	f001 fc7b 	bl	8003530 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001c3a:	e02c      	b.n	8001c96 <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a1a      	ldr	r2, [pc, #104]	; (8001cac <HAL_ADC_MspInit+0xe4>)
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d127      	bne.n	8001c96 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001c46:	2300      	movs	r3, #0
 8001c48:	613b      	str	r3, [r7, #16]
 8001c4a:	4b16      	ldr	r3, [pc, #88]	; (8001ca4 <HAL_ADC_MspInit+0xdc>)
 8001c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4e:	4a15      	ldr	r2, [pc, #84]	; (8001ca4 <HAL_ADC_MspInit+0xdc>)
 8001c50:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c54:	6453      	str	r3, [r2, #68]	; 0x44
 8001c56:	4b13      	ldr	r3, [pc, #76]	; (8001ca4 <HAL_ADC_MspInit+0xdc>)
 8001c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001c5e:	613b      	str	r3, [r7, #16]
 8001c60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c62:	2300      	movs	r3, #0
 8001c64:	60fb      	str	r3, [r7, #12]
 8001c66:	4b0f      	ldr	r3, [pc, #60]	; (8001ca4 <HAL_ADC_MspInit+0xdc>)
 8001c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c6a:	4a0e      	ldr	r2, [pc, #56]	; (8001ca4 <HAL_ADC_MspInit+0xdc>)
 8001c6c:	f043 0304 	orr.w	r3, r3, #4
 8001c70:	6313      	str	r3, [r2, #48]	; 0x30
 8001c72:	4b0c      	ldr	r3, [pc, #48]	; (8001ca4 <HAL_ADC_MspInit+0xdc>)
 8001c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c76:	f003 0304 	and.w	r3, r3, #4
 8001c7a:	60fb      	str	r3, [r7, #12]
 8001c7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Motor_Bat_Pin;
 8001c7e:	2308      	movs	r3, #8
 8001c80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c82:	2303      	movs	r3, #3
 8001c84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c86:	2300      	movs	r3, #0
 8001c88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Motor_Bat_GPIO_Port, &GPIO_InitStruct);
 8001c8a:	f107 031c 	add.w	r3, r7, #28
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4807      	ldr	r0, [pc, #28]	; (8001cb0 <HAL_ADC_MspInit+0xe8>)
 8001c92:	f001 fc4d 	bl	8003530 <HAL_GPIO_Init>
}
 8001c96:	bf00      	nop
 8001c98:	3730      	adds	r7, #48	; 0x30
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40012000 	.word	0x40012000
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	40020400 	.word	0x40020400
 8001cac:	40012100 	.word	0x40012100
 8001cb0:	40020800 	.word	0x40020800

08001cb4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4a0b      	ldr	r2, [pc, #44]	; (8001cf0 <HAL_TIM_PWM_MspInit+0x3c>)
 8001cc2:	4293      	cmp	r3, r2
 8001cc4:	d10d      	bne.n	8001ce2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
 8001cca:	4b0a      	ldr	r3, [pc, #40]	; (8001cf4 <HAL_TIM_PWM_MspInit+0x40>)
 8001ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cce:	4a09      	ldr	r2, [pc, #36]	; (8001cf4 <HAL_TIM_PWM_MspInit+0x40>)
 8001cd0:	f043 0301 	orr.w	r3, r3, #1
 8001cd4:	6453      	str	r3, [r2, #68]	; 0x44
 8001cd6:	4b07      	ldr	r3, [pc, #28]	; (8001cf4 <HAL_TIM_PWM_MspInit+0x40>)
 8001cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cda:	f003 0301 	and.w	r3, r3, #1
 8001cde:	60fb      	str	r3, [r7, #12]
 8001ce0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001ce2:	bf00      	nop
 8001ce4:	3714      	adds	r7, #20
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	40010000 	.word	0x40010000
 8001cf4:	40023800 	.word	0x40023800

08001cf8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b08c      	sub	sp, #48	; 0x30
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d00:	f107 031c 	add.w	r3, r7, #28
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	605a      	str	r2, [r3, #4]
 8001d0a:	609a      	str	r2, [r3, #8]
 8001d0c:	60da      	str	r2, [r3, #12]
 8001d0e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d18:	d116      	bne.n	8001d48 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	61bb      	str	r3, [r7, #24]
 8001d1e:	4b52      	ldr	r3, [pc, #328]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d22:	4a51      	ldr	r2, [pc, #324]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001d24:	f043 0301 	orr.w	r3, r3, #1
 8001d28:	6413      	str	r3, [r2, #64]	; 0x40
 8001d2a:	4b4f      	ldr	r3, [pc, #316]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2e:	f003 0301 	and.w	r3, r3, #1
 8001d32:	61bb      	str	r3, [r7, #24]
 8001d34:	69bb      	ldr	r3, [r7, #24]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d36:	2200      	movs	r2, #0
 8001d38:	2100      	movs	r1, #0
 8001d3a:	201c      	movs	r0, #28
 8001d3c:	f000 ffbf 	bl	8002cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d40:	201c      	movs	r0, #28
 8001d42:	f000 ffd8 	bl	8002cf6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001d46:	e08b      	b.n	8001e60 <HAL_TIM_Base_MspInit+0x168>
  else if(htim_base->Instance==TIM3)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a47      	ldr	r2, [pc, #284]	; (8001e6c <HAL_TIM_Base_MspInit+0x174>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d10e      	bne.n	8001d70 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d52:	2300      	movs	r3, #0
 8001d54:	617b      	str	r3, [r7, #20]
 8001d56:	4b44      	ldr	r3, [pc, #272]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5a:	4a43      	ldr	r2, [pc, #268]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001d5c:	f043 0302 	orr.w	r3, r3, #2
 8001d60:	6413      	str	r3, [r2, #64]	; 0x40
 8001d62:	4b41      	ldr	r3, [pc, #260]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d66:	f003 0302 	and.w	r3, r3, #2
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	697b      	ldr	r3, [r7, #20]
}
 8001d6e:	e077      	b.n	8001e60 <HAL_TIM_Base_MspInit+0x168>
  else if(htim_base->Instance==TIM4)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a3e      	ldr	r2, [pc, #248]	; (8001e70 <HAL_TIM_Base_MspInit+0x178>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d15f      	bne.n	8001e3a <HAL_TIM_Base_MspInit+0x142>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	613b      	str	r3, [r7, #16]
 8001d7e:	4b3a      	ldr	r3, [pc, #232]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d82:	4a39      	ldr	r2, [pc, #228]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001d84:	f043 0304 	orr.w	r3, r3, #4
 8001d88:	6413      	str	r3, [r2, #64]	; 0x40
 8001d8a:	4b37      	ldr	r3, [pc, #220]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8e:	f003 0304 	and.w	r3, r3, #4
 8001d92:	613b      	str	r3, [r7, #16]
 8001d94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	60fb      	str	r3, [r7, #12]
 8001d9a:	4b33      	ldr	r3, [pc, #204]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9e:	4a32      	ldr	r2, [pc, #200]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001da0:	f043 0302 	orr.w	r3, r3, #2
 8001da4:	6313      	str	r3, [r2, #48]	; 0x30
 8001da6:	4b30      	ldr	r3, [pc, #192]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	f003 0302 	and.w	r3, r3, #2
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RC_PWM1_Pin|GPIO_PIN_9;
 8001db2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001db6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db8:	2302      	movs	r3, #2
 8001dba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001dc4:	2302      	movs	r3, #2
 8001dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dc8:	f107 031c 	add.w	r3, r7, #28
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4829      	ldr	r0, [pc, #164]	; (8001e74 <HAL_TIM_Base_MspInit+0x17c>)
 8001dd0:	f001 fbae 	bl	8003530 <HAL_GPIO_Init>
    hdma_tim4_ch3.Instance = DMA1_Stream7;
 8001dd4:	4b28      	ldr	r3, [pc, #160]	; (8001e78 <HAL_TIM_Base_MspInit+0x180>)
 8001dd6:	4a29      	ldr	r2, [pc, #164]	; (8001e7c <HAL_TIM_Base_MspInit+0x184>)
 8001dd8:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Channel = DMA_CHANNEL_2;
 8001dda:	4b27      	ldr	r3, [pc, #156]	; (8001e78 <HAL_TIM_Base_MspInit+0x180>)
 8001ddc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001de0:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001de2:	4b25      	ldr	r3, [pc, #148]	; (8001e78 <HAL_TIM_Base_MspInit+0x180>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001de8:	4b23      	ldr	r3, [pc, #140]	; (8001e78 <HAL_TIM_Base_MspInit+0x180>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8001dee:	4b22      	ldr	r3, [pc, #136]	; (8001e78 <HAL_TIM_Base_MspInit+0x180>)
 8001df0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001df4:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001df6:	4b20      	ldr	r3, [pc, #128]	; (8001e78 <HAL_TIM_Base_MspInit+0x180>)
 8001df8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001dfc:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001dfe:	4b1e      	ldr	r3, [pc, #120]	; (8001e78 <HAL_TIM_Base_MspInit+0x180>)
 8001e00:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e04:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_CIRCULAR;
 8001e06:	4b1c      	ldr	r3, [pc, #112]	; (8001e78 <HAL_TIM_Base_MspInit+0x180>)
 8001e08:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e0c:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001e0e:	4b1a      	ldr	r3, [pc, #104]	; (8001e78 <HAL_TIM_Base_MspInit+0x180>)
 8001e10:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001e14:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e16:	4b18      	ldr	r3, [pc, #96]	; (8001e78 <HAL_TIM_Base_MspInit+0x180>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 8001e1c:	4816      	ldr	r0, [pc, #88]	; (8001e78 <HAL_TIM_Base_MspInit+0x180>)
 8001e1e:	f000 ff85 	bl	8002d2c <HAL_DMA_Init>
 8001e22:	4603      	mov	r3, r0
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d001      	beq.n	8001e2c <HAL_TIM_Base_MspInit+0x134>
      Error_Handler();
 8001e28:	f7ff fe86 	bl	8001b38 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4a12      	ldr	r2, [pc, #72]	; (8001e78 <HAL_TIM_Base_MspInit+0x180>)
 8001e30:	62da      	str	r2, [r3, #44]	; 0x2c
 8001e32:	4a11      	ldr	r2, [pc, #68]	; (8001e78 <HAL_TIM_Base_MspInit+0x180>)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001e38:	e012      	b.n	8001e60 <HAL_TIM_Base_MspInit+0x168>
  else if(htim_base->Instance==TIM5)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a10      	ldr	r2, [pc, #64]	; (8001e80 <HAL_TIM_Base_MspInit+0x188>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d10d      	bne.n	8001e60 <HAL_TIM_Base_MspInit+0x168>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e44:	2300      	movs	r3, #0
 8001e46:	60bb      	str	r3, [r7, #8]
 8001e48:	4b07      	ldr	r3, [pc, #28]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4c:	4a06      	ldr	r2, [pc, #24]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001e4e:	f043 0308 	orr.w	r3, r3, #8
 8001e52:	6413      	str	r3, [r2, #64]	; 0x40
 8001e54:	4b04      	ldr	r3, [pc, #16]	; (8001e68 <HAL_TIM_Base_MspInit+0x170>)
 8001e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e58:	f003 0308 	and.w	r3, r3, #8
 8001e5c:	60bb      	str	r3, [r7, #8]
 8001e5e:	68bb      	ldr	r3, [r7, #8]
}
 8001e60:	bf00      	nop
 8001e62:	3730      	adds	r7, #48	; 0x30
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	40023800 	.word	0x40023800
 8001e6c:	40000400 	.word	0x40000400
 8001e70:	40000800 	.word	0x40000800
 8001e74:	40020400 	.word	0x40020400
 8001e78:	2000043c 	.word	0x2000043c
 8001e7c:	400260b8 	.word	0x400260b8
 8001e80:	40000c00 	.word	0x40000c00

08001e84 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b08a      	sub	sp, #40	; 0x28
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e8c:	f107 0314 	add.w	r3, r7, #20
 8001e90:	2200      	movs	r2, #0
 8001e92:	601a      	str	r2, [r3, #0]
 8001e94:	605a      	str	r2, [r3, #4]
 8001e96:	609a      	str	r2, [r3, #8]
 8001e98:	60da      	str	r2, [r3, #12]
 8001e9a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a19      	ldr	r2, [pc, #100]	; (8001f08 <HAL_TIM_Encoder_MspInit+0x84>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d12b      	bne.n	8001efe <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	613b      	str	r3, [r7, #16]
 8001eaa:	4b18      	ldr	r3, [pc, #96]	; (8001f0c <HAL_TIM_Encoder_MspInit+0x88>)
 8001eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eae:	4a17      	ldr	r2, [pc, #92]	; (8001f0c <HAL_TIM_Encoder_MspInit+0x88>)
 8001eb0:	f043 0302 	orr.w	r3, r3, #2
 8001eb4:	6453      	str	r3, [r2, #68]	; 0x44
 8001eb6:	4b15      	ldr	r3, [pc, #84]	; (8001f0c <HAL_TIM_Encoder_MspInit+0x88>)
 8001eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eba:	f003 0302 	and.w	r3, r3, #2
 8001ebe:	613b      	str	r3, [r7, #16]
 8001ec0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	60fb      	str	r3, [r7, #12]
 8001ec6:	4b11      	ldr	r3, [pc, #68]	; (8001f0c <HAL_TIM_Encoder_MspInit+0x88>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	4a10      	ldr	r2, [pc, #64]	; (8001f0c <HAL_TIM_Encoder_MspInit+0x88>)
 8001ecc:	f043 0304 	orr.w	r3, r3, #4
 8001ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ed2:	4b0e      	ldr	r3, [pc, #56]	; (8001f0c <HAL_TIM_Encoder_MspInit+0x88>)
 8001ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ed6:	f003 0304 	and.w	r3, r3, #4
 8001eda:	60fb      	str	r3, [r7, #12]
 8001edc:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ede:	23c0      	movs	r3, #192	; 0xc0
 8001ee0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eea:	2300      	movs	r3, #0
 8001eec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ef2:	f107 0314 	add.w	r3, r7, #20
 8001ef6:	4619      	mov	r1, r3
 8001ef8:	4805      	ldr	r0, [pc, #20]	; (8001f10 <HAL_TIM_Encoder_MspInit+0x8c>)
 8001efa:	f001 fb19 	bl	8003530 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001efe:	bf00      	nop
 8001f00:	3728      	adds	r7, #40	; 0x28
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	40010400 	.word	0x40010400
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40020800 	.word	0x40020800

08001f14 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b08a      	sub	sp, #40	; 0x28
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f1c:	f107 0314 	add.w	r3, r7, #20
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	605a      	str	r2, [r3, #4]
 8001f26:	609a      	str	r2, [r3, #8]
 8001f28:	60da      	str	r2, [r3, #12]
 8001f2a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a37      	ldr	r2, [pc, #220]	; (8002010 <HAL_TIM_MspPostInit+0xfc>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d11f      	bne.n	8001f76 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	613b      	str	r3, [r7, #16]
 8001f3a:	4b36      	ldr	r3, [pc, #216]	; (8002014 <HAL_TIM_MspPostInit+0x100>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	4a35      	ldr	r2, [pc, #212]	; (8002014 <HAL_TIM_MspPostInit+0x100>)
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6313      	str	r3, [r2, #48]	; 0x30
 8001f46:	4b33      	ldr	r3, [pc, #204]	; (8002014 <HAL_TIM_MspPostInit+0x100>)
 8001f48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	613b      	str	r3, [r7, #16]
 8001f50:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Servo2_PWM_Pin;
 8001f52:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f58:	2302      	movs	r3, #2
 8001f5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f60:	2300      	movs	r3, #0
 8001f62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001f64:	2301      	movs	r3, #1
 8001f66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Servo2_PWM_GPIO_Port, &GPIO_InitStruct);
 8001f68:	f107 0314 	add.w	r3, r7, #20
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	482a      	ldr	r0, [pc, #168]	; (8002018 <HAL_TIM_MspPostInit+0x104>)
 8001f70:	f001 fade 	bl	8003530 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001f74:	e047      	b.n	8002006 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM2)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f7e:	d11f      	bne.n	8001fc0 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	4b23      	ldr	r3, [pc, #140]	; (8002014 <HAL_TIM_MspPostInit+0x100>)
 8001f86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f88:	4a22      	ldr	r2, [pc, #136]	; (8002014 <HAL_TIM_MspPostInit+0x100>)
 8001f8a:	f043 0301 	orr.w	r3, r3, #1
 8001f8e:	6313      	str	r3, [r2, #48]	; 0x30
 8001f90:	4b20      	ldr	r3, [pc, #128]	; (8002014 <HAL_TIM_MspPostInit+0x100>)
 8001f92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f94:	f003 0301 	and.w	r3, r3, #1
 8001f98:	60fb      	str	r3, [r7, #12]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Servo1_PWM_Pin;
 8001f9c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fa2:	2302      	movs	r3, #2
 8001fa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001faa:	2300      	movs	r3, #0
 8001fac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Servo1_PWM_GPIO_Port, &GPIO_InitStruct);
 8001fb2:	f107 0314 	add.w	r3, r7, #20
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4817      	ldr	r0, [pc, #92]	; (8002018 <HAL_TIM_MspPostInit+0x104>)
 8001fba:	f001 fab9 	bl	8003530 <HAL_GPIO_Init>
}
 8001fbe:	e022      	b.n	8002006 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a15      	ldr	r2, [pc, #84]	; (800201c <HAL_TIM_MspPostInit+0x108>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d11d      	bne.n	8002006 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60bb      	str	r3, [r7, #8]
 8001fce:	4b11      	ldr	r3, [pc, #68]	; (8002014 <HAL_TIM_MspPostInit+0x100>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	4a10      	ldr	r2, [pc, #64]	; (8002014 <HAL_TIM_MspPostInit+0x100>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fda:	4b0e      	ldr	r3, [pc, #56]	; (8002014 <HAL_TIM_MspPostInit+0x100>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	f003 0301 	and.w	r3, r3, #1
 8001fe2:	60bb      	str	r3, [r7, #8]
 8001fe4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MotorPWM1_Pin|MotorPWM2_Pin;
 8001fe6:	23c0      	movs	r3, #192	; 0xc0
 8001fe8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fea:	2302      	movs	r3, #2
 8001fec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffa:	f107 0314 	add.w	r3, r7, #20
 8001ffe:	4619      	mov	r1, r3
 8002000:	4805      	ldr	r0, [pc, #20]	; (8002018 <HAL_TIM_MspPostInit+0x104>)
 8002002:	f001 fa95 	bl	8003530 <HAL_GPIO_Init>
}
 8002006:	bf00      	nop
 8002008:	3728      	adds	r7, #40	; 0x28
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	40010000 	.word	0x40010000
 8002014:	40023800 	.word	0x40023800
 8002018:	40020000 	.word	0x40020000
 800201c:	40000400 	.word	0x40000400

08002020 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b090      	sub	sp, #64	; 0x40
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002028:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]
 8002032:	609a      	str	r2, [r3, #8]
 8002034:	60da      	str	r2, [r3, #12]
 8002036:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a7c      	ldr	r2, [pc, #496]	; (8002230 <HAL_UART_MspInit+0x210>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d14b      	bne.n	80020da <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	62bb      	str	r3, [r7, #40]	; 0x28
 8002046:	4b7b      	ldr	r3, [pc, #492]	; (8002234 <HAL_UART_MspInit+0x214>)
 8002048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800204a:	4a7a      	ldr	r2, [pc, #488]	; (8002234 <HAL_UART_MspInit+0x214>)
 800204c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002050:	6413      	str	r3, [r2, #64]	; 0x40
 8002052:	4b78      	ldr	r3, [pc, #480]	; (8002234 <HAL_UART_MspInit+0x214>)
 8002054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002056:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800205a:	62bb      	str	r3, [r7, #40]	; 0x28
 800205c:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800205e:	2300      	movs	r3, #0
 8002060:	627b      	str	r3, [r7, #36]	; 0x24
 8002062:	4b74      	ldr	r3, [pc, #464]	; (8002234 <HAL_UART_MspInit+0x214>)
 8002064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002066:	4a73      	ldr	r2, [pc, #460]	; (8002234 <HAL_UART_MspInit+0x214>)
 8002068:	f043 0304 	orr.w	r3, r3, #4
 800206c:	6313      	str	r3, [r2, #48]	; 0x30
 800206e:	4b71      	ldr	r3, [pc, #452]	; (8002234 <HAL_UART_MspInit+0x214>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002072:	f003 0304 	and.w	r3, r3, #4
 8002076:	627b      	str	r3, [r7, #36]	; 0x24
 8002078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800207a:	2300      	movs	r3, #0
 800207c:	623b      	str	r3, [r7, #32]
 800207e:	4b6d      	ldr	r3, [pc, #436]	; (8002234 <HAL_UART_MspInit+0x214>)
 8002080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002082:	4a6c      	ldr	r2, [pc, #432]	; (8002234 <HAL_UART_MspInit+0x214>)
 8002084:	f043 0308 	orr.w	r3, r3, #8
 8002088:	6313      	str	r3, [r2, #48]	; 0x30
 800208a:	4b6a      	ldr	r3, [pc, #424]	; (8002234 <HAL_UART_MspInit+0x214>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208e:	f003 0308 	and.w	r3, r3, #8
 8002092:	623b      	str	r3, [r7, #32]
 8002094:	6a3b      	ldr	r3, [r7, #32]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = NUCLEO_TX_Pin;
 8002096:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800209a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800209c:	2302      	movs	r3, #2
 800209e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a0:	2300      	movs	r3, #0
 80020a2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020a4:	2303      	movs	r3, #3
 80020a6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80020a8:	2308      	movs	r3, #8
 80020aa:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(NUCLEO_TX_GPIO_Port, &GPIO_InitStruct);
 80020ac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020b0:	4619      	mov	r1, r3
 80020b2:	4861      	ldr	r0, [pc, #388]	; (8002238 <HAL_UART_MspInit+0x218>)
 80020b4:	f001 fa3c 	bl	8003530 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NUCLEO_RX_Pin;
 80020b8:	2304      	movs	r3, #4
 80020ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020bc:	2302      	movs	r3, #2
 80020be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c0:	2300      	movs	r3, #0
 80020c2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020c4:	2303      	movs	r3, #3
 80020c6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80020c8:	2308      	movs	r3, #8
 80020ca:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(NUCLEO_RX_GPIO_Port, &GPIO_InitStruct);
 80020cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020d0:	4619      	mov	r1, r3
 80020d2:	485a      	ldr	r0, [pc, #360]	; (800223c <HAL_UART_MspInit+0x21c>)
 80020d4:	f001 fa2c 	bl	8003530 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80020d8:	e0a6      	b.n	8002228 <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART1)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a58      	ldr	r2, [pc, #352]	; (8002240 <HAL_UART_MspInit+0x220>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d135      	bne.n	8002150 <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART1_CLK_ENABLE();
 80020e4:	2300      	movs	r3, #0
 80020e6:	61fb      	str	r3, [r7, #28]
 80020e8:	4b52      	ldr	r3, [pc, #328]	; (8002234 <HAL_UART_MspInit+0x214>)
 80020ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ec:	4a51      	ldr	r2, [pc, #324]	; (8002234 <HAL_UART_MspInit+0x214>)
 80020ee:	f043 0310 	orr.w	r3, r3, #16
 80020f2:	6453      	str	r3, [r2, #68]	; 0x44
 80020f4:	4b4f      	ldr	r3, [pc, #316]	; (8002234 <HAL_UART_MspInit+0x214>)
 80020f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020f8:	f003 0310 	and.w	r3, r3, #16
 80020fc:	61fb      	str	r3, [r7, #28]
 80020fe:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002100:	2300      	movs	r3, #0
 8002102:	61bb      	str	r3, [r7, #24]
 8002104:	4b4b      	ldr	r3, [pc, #300]	; (8002234 <HAL_UART_MspInit+0x214>)
 8002106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002108:	4a4a      	ldr	r2, [pc, #296]	; (8002234 <HAL_UART_MspInit+0x214>)
 800210a:	f043 0301 	orr.w	r3, r3, #1
 800210e:	6313      	str	r3, [r2, #48]	; 0x30
 8002110:	4b48      	ldr	r3, [pc, #288]	; (8002234 <HAL_UART_MspInit+0x214>)
 8002112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002114:	f003 0301 	and.w	r3, r3, #1
 8002118:	61bb      	str	r3, [r7, #24]
 800211a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = TEL_TX_Pin|TEL_RX_Pin;
 800211c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002120:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002122:	2302      	movs	r3, #2
 8002124:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002126:	2300      	movs	r3, #0
 8002128:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800212a:	2303      	movs	r3, #3
 800212c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800212e:	2307      	movs	r3, #7
 8002130:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002132:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002136:	4619      	mov	r1, r3
 8002138:	4842      	ldr	r0, [pc, #264]	; (8002244 <HAL_UART_MspInit+0x224>)
 800213a:	f001 f9f9 	bl	8003530 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800213e:	2200      	movs	r2, #0
 8002140:	2100      	movs	r1, #0
 8002142:	2025      	movs	r0, #37	; 0x25
 8002144:	f000 fdbb 	bl	8002cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002148:	2025      	movs	r0, #37	; 0x25
 800214a:	f000 fdd4 	bl	8002cf6 <HAL_NVIC_EnableIRQ>
}
 800214e:	e06b      	b.n	8002228 <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART2)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a3c      	ldr	r2, [pc, #240]	; (8002248 <HAL_UART_MspInit+0x228>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d134      	bne.n	80021c4 <HAL_UART_MspInit+0x1a4>
    __HAL_RCC_USART2_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	617b      	str	r3, [r7, #20]
 800215e:	4b35      	ldr	r3, [pc, #212]	; (8002234 <HAL_UART_MspInit+0x214>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002162:	4a34      	ldr	r2, [pc, #208]	; (8002234 <HAL_UART_MspInit+0x214>)
 8002164:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002168:	6413      	str	r3, [r2, #64]	; 0x40
 800216a:	4b32      	ldr	r3, [pc, #200]	; (8002234 <HAL_UART_MspInit+0x214>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002172:	617b      	str	r3, [r7, #20]
 8002174:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002176:	2300      	movs	r3, #0
 8002178:	613b      	str	r3, [r7, #16]
 800217a:	4b2e      	ldr	r3, [pc, #184]	; (8002234 <HAL_UART_MspInit+0x214>)
 800217c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217e:	4a2d      	ldr	r2, [pc, #180]	; (8002234 <HAL_UART_MspInit+0x214>)
 8002180:	f043 0301 	orr.w	r3, r3, #1
 8002184:	6313      	str	r3, [r2, #48]	; 0x30
 8002186:	4b2b      	ldr	r3, [pc, #172]	; (8002234 <HAL_UART_MspInit+0x214>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	613b      	str	r3, [r7, #16]
 8002190:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8002192:	230c      	movs	r3, #12
 8002194:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002196:	2302      	movs	r3, #2
 8002198:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219a:	2300      	movs	r3, #0
 800219c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800219e:	2303      	movs	r3, #3
 80021a0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021a2:	2307      	movs	r3, #7
 80021a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021aa:	4619      	mov	r1, r3
 80021ac:	4825      	ldr	r0, [pc, #148]	; (8002244 <HAL_UART_MspInit+0x224>)
 80021ae:	f001 f9bf 	bl	8003530 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80021b2:	2200      	movs	r2, #0
 80021b4:	2100      	movs	r1, #0
 80021b6:	2026      	movs	r0, #38	; 0x26
 80021b8:	f000 fd81 	bl	8002cbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80021bc:	2026      	movs	r0, #38	; 0x26
 80021be:	f000 fd9a 	bl	8002cf6 <HAL_NVIC_EnableIRQ>
}
 80021c2:	e031      	b.n	8002228 <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART3)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a20      	ldr	r2, [pc, #128]	; (800224c <HAL_UART_MspInit+0x22c>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d12c      	bne.n	8002228 <HAL_UART_MspInit+0x208>
    __HAL_RCC_USART3_CLK_ENABLE();
 80021ce:	2300      	movs	r3, #0
 80021d0:	60fb      	str	r3, [r7, #12]
 80021d2:	4b18      	ldr	r3, [pc, #96]	; (8002234 <HAL_UART_MspInit+0x214>)
 80021d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d6:	4a17      	ldr	r2, [pc, #92]	; (8002234 <HAL_UART_MspInit+0x214>)
 80021d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021dc:	6413      	str	r3, [r2, #64]	; 0x40
 80021de:	4b15      	ldr	r3, [pc, #84]	; (8002234 <HAL_UART_MspInit+0x214>)
 80021e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80021e6:	60fb      	str	r3, [r7, #12]
 80021e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ea:	2300      	movs	r3, #0
 80021ec:	60bb      	str	r3, [r7, #8]
 80021ee:	4b11      	ldr	r3, [pc, #68]	; (8002234 <HAL_UART_MspInit+0x214>)
 80021f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f2:	4a10      	ldr	r2, [pc, #64]	; (8002234 <HAL_UART_MspInit+0x214>)
 80021f4:	f043 0304 	orr.w	r3, r3, #4
 80021f8:	6313      	str	r3, [r2, #48]	; 0x30
 80021fa:	4b0e      	ldr	r3, [pc, #56]	; (8002234 <HAL_UART_MspInit+0x214>)
 80021fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021fe:	f003 0304 	and.w	r3, r3, #4
 8002202:	60bb      	str	r3, [r7, #8]
 8002204:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TB_TX_Pin|TB_RX_Pin;
 8002206:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800220a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220c:	2302      	movs	r3, #2
 800220e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002210:	2300      	movs	r3, #0
 8002212:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002214:	2303      	movs	r3, #3
 8002216:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002218:	2307      	movs	r3, #7
 800221a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800221c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002220:	4619      	mov	r1, r3
 8002222:	4805      	ldr	r0, [pc, #20]	; (8002238 <HAL_UART_MspInit+0x218>)
 8002224:	f001 f984 	bl	8003530 <HAL_GPIO_Init>
}
 8002228:	bf00      	nop
 800222a:	3740      	adds	r7, #64	; 0x40
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40005000 	.word	0x40005000
 8002234:	40023800 	.word	0x40023800
 8002238:	40020800 	.word	0x40020800
 800223c:	40020c00 	.word	0x40020c00
 8002240:	40011000 	.word	0x40011000
 8002244:	40020000 	.word	0x40020000
 8002248:	40004400 	.word	0x40004400
 800224c:	40004800 	.word	0x40004800

08002250 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002254:	e7fe      	b.n	8002254 <NMI_Handler+0x4>

08002256 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002256:	b480      	push	{r7}
 8002258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800225a:	e7fe      	b.n	800225a <HardFault_Handler+0x4>

0800225c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800225c:	b480      	push	{r7}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002260:	e7fe      	b.n	8002260 <MemManage_Handler+0x4>

08002262 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002262:	b480      	push	{r7}
 8002264:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002266:	e7fe      	b.n	8002266 <BusFault_Handler+0x4>

08002268 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800226c:	e7fe      	b.n	800226c <UsageFault_Handler+0x4>

0800226e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800226e:	b480      	push	{r7}
 8002270:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800227c:	b480      	push	{r7}
 800227e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002280:	bf00      	nop
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800228a:	b480      	push	{r7}
 800228c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800228e:	bf00      	nop
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800229c:	f000 f97e 	bl	800259c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022a0:	bf00      	nop
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022a8:	4802      	ldr	r0, [pc, #8]	; (80022b4 <TIM2_IRQHandler+0x10>)
 80022aa:	f002 fe49 	bl	8004f40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022ae:	bf00      	nop
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	200002d4 	.word	0x200002d4

080022b8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80022bc:	4802      	ldr	r0, [pc, #8]	; (80022c8 <USART1_IRQHandler+0x10>)
 80022be:	f004 f8bf 	bl	8006440 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	200004e0 	.word	0x200004e0

080022cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80022d0:	4802      	ldr	r0, [pc, #8]	; (80022dc <USART2_IRQHandler+0x10>)
 80022d2:	f004 f8b5 	bl	8006440 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022d6:	bf00      	nop
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	20000524 	.word	0x20000524

080022e0 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 80022e4:	4802      	ldr	r0, [pc, #8]	; (80022f0 <DMA1_Stream7_IRQHandler+0x10>)
 80022e6:	f000 feb9 	bl	800305c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80022ea:	bf00      	nop
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	2000043c 	.word	0x2000043c

080022f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
	return 1;
 80022f8:	2301      	movs	r3, #1
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <_kill>:

int _kill(int pid, int sig)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
 800230c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800230e:	f004 ffff 	bl	8007310 <__errno>
 8002312:	4603      	mov	r3, r0
 8002314:	2216      	movs	r2, #22
 8002316:	601a      	str	r2, [r3, #0]
	return -1;
 8002318:	f04f 33ff 	mov.w	r3, #4294967295
}
 800231c:	4618      	mov	r0, r3
 800231e:	3708      	adds	r7, #8
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <_exit>:

void _exit (int status)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800232c:	f04f 31ff 	mov.w	r1, #4294967295
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7ff ffe7 	bl	8002304 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002336:	e7fe      	b.n	8002336 <_exit+0x12>

08002338 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]
 8002348:	e00a      	b.n	8002360 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800234a:	f3af 8000 	nop.w
 800234e:	4601      	mov	r1, r0
 8002350:	68bb      	ldr	r3, [r7, #8]
 8002352:	1c5a      	adds	r2, r3, #1
 8002354:	60ba      	str	r2, [r7, #8]
 8002356:	b2ca      	uxtb	r2, r1
 8002358:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	3301      	adds	r3, #1
 800235e:	617b      	str	r3, [r7, #20]
 8002360:	697a      	ldr	r2, [r7, #20]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	429a      	cmp	r2, r3
 8002366:	dbf0      	blt.n	800234a <_read+0x12>
	}

return len;
 8002368:	687b      	ldr	r3, [r7, #4]
}
 800236a:	4618      	mov	r0, r3
 800236c:	3718      	adds	r7, #24
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b086      	sub	sp, #24
 8002376:	af00      	add	r7, sp, #0
 8002378:	60f8      	str	r0, [r7, #12]
 800237a:	60b9      	str	r1, [r7, #8]
 800237c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800237e:	2300      	movs	r3, #0
 8002380:	617b      	str	r3, [r7, #20]
 8002382:	e009      	b.n	8002398 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	1c5a      	adds	r2, r3, #1
 8002388:	60ba      	str	r2, [r7, #8]
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	4618      	mov	r0, r3
 800238e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	3301      	adds	r3, #1
 8002396:	617b      	str	r3, [r7, #20]
 8002398:	697a      	ldr	r2, [r7, #20]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	429a      	cmp	r2, r3
 800239e:	dbf1      	blt.n	8002384 <_write+0x12>
	}
	return len;
 80023a0:	687b      	ldr	r3, [r7, #4]
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3718      	adds	r7, #24
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <_close>:

int _close(int file)
{
 80023aa:	b480      	push	{r7}
 80023ac:	b083      	sub	sp, #12
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	6078      	str	r0, [r7, #4]
	return -1;
 80023b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
 80023ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023d2:	605a      	str	r2, [r3, #4]
	return 0;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	370c      	adds	r7, #12
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr

080023e2 <_isatty>:

int _isatty(int file)
{
 80023e2:	b480      	push	{r7}
 80023e4:	b083      	sub	sp, #12
 80023e6:	af00      	add	r7, sp, #0
 80023e8:	6078      	str	r0, [r7, #4]
	return 1;
 80023ea:	2301      	movs	r3, #1
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b085      	sub	sp, #20
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
	return 0;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	3714      	adds	r7, #20
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
	...

08002414 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800241c:	4a14      	ldr	r2, [pc, #80]	; (8002470 <_sbrk+0x5c>)
 800241e:	4b15      	ldr	r3, [pc, #84]	; (8002474 <_sbrk+0x60>)
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002428:	4b13      	ldr	r3, [pc, #76]	; (8002478 <_sbrk+0x64>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d102      	bne.n	8002436 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002430:	4b11      	ldr	r3, [pc, #68]	; (8002478 <_sbrk+0x64>)
 8002432:	4a12      	ldr	r2, [pc, #72]	; (800247c <_sbrk+0x68>)
 8002434:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002436:	4b10      	ldr	r3, [pc, #64]	; (8002478 <_sbrk+0x64>)
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4413      	add	r3, r2
 800243e:	693a      	ldr	r2, [r7, #16]
 8002440:	429a      	cmp	r2, r3
 8002442:	d207      	bcs.n	8002454 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002444:	f004 ff64 	bl	8007310 <__errno>
 8002448:	4603      	mov	r3, r0
 800244a:	220c      	movs	r2, #12
 800244c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800244e:	f04f 33ff 	mov.w	r3, #4294967295
 8002452:	e009      	b.n	8002468 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002454:	4b08      	ldr	r3, [pc, #32]	; (8002478 <_sbrk+0x64>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800245a:	4b07      	ldr	r3, [pc, #28]	; (8002478 <_sbrk+0x64>)
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4413      	add	r3, r2
 8002462:	4a05      	ldr	r2, [pc, #20]	; (8002478 <_sbrk+0x64>)
 8002464:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002466:	68fb      	ldr	r3, [r7, #12]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3718      	adds	r7, #24
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	20020000 	.word	0x20020000
 8002474:	00000400 	.word	0x00000400
 8002478:	200005bc 	.word	0x200005bc
 800247c:	200005d8 	.word	0x200005d8

08002480 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002484:	4b06      	ldr	r3, [pc, #24]	; (80024a0 <SystemInit+0x20>)
 8002486:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800248a:	4a05      	ldr	r2, [pc, #20]	; (80024a0 <SystemInit+0x20>)
 800248c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002490:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002494:	bf00      	nop
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	e000ed00 	.word	0xe000ed00

080024a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80024a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024dc <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024a8:	480d      	ldr	r0, [pc, #52]	; (80024e0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024aa:	490e      	ldr	r1, [pc, #56]	; (80024e4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80024ac:	4a0e      	ldr	r2, [pc, #56]	; (80024e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024b0:	e002      	b.n	80024b8 <LoopCopyDataInit>

080024b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024b6:	3304      	adds	r3, #4

080024b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024bc:	d3f9      	bcc.n	80024b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024be:	4a0b      	ldr	r2, [pc, #44]	; (80024ec <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80024c0:	4c0b      	ldr	r4, [pc, #44]	; (80024f0 <LoopFillZerobss+0x26>)
  movs r3, #0
 80024c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024c4:	e001      	b.n	80024ca <LoopFillZerobss>

080024c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024c8:	3204      	adds	r2, #4

080024ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024cc:	d3fb      	bcc.n	80024c6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80024ce:	f7ff ffd7 	bl	8002480 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80024d2:	f004 ff23 	bl	800731c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024d6:	f7fe fd91 	bl	8000ffc <main>
  bx  lr    
 80024da:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80024e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024e4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80024e8:	0800a5b4 	.word	0x0800a5b4
  ldr r2, =_sbss
 80024ec:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80024f0:	200005d4 	.word	0x200005d4

080024f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024f4:	e7fe      	b.n	80024f4 <ADC_IRQHandler>
	...

080024f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024fc:	4b0e      	ldr	r3, [pc, #56]	; (8002538 <HAL_Init+0x40>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4a0d      	ldr	r2, [pc, #52]	; (8002538 <HAL_Init+0x40>)
 8002502:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002506:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002508:	4b0b      	ldr	r3, [pc, #44]	; (8002538 <HAL_Init+0x40>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	4a0a      	ldr	r2, [pc, #40]	; (8002538 <HAL_Init+0x40>)
 800250e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002512:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002514:	4b08      	ldr	r3, [pc, #32]	; (8002538 <HAL_Init+0x40>)
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a07      	ldr	r2, [pc, #28]	; (8002538 <HAL_Init+0x40>)
 800251a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800251e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002520:	2003      	movs	r0, #3
 8002522:	f000 fbc1 	bl	8002ca8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002526:	2000      	movs	r0, #0
 8002528:	f000 f808 	bl	800253c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800252c:	f7ff fb24 	bl	8001b78 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	40023c00 	.word	0x40023c00

0800253c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002544:	4b12      	ldr	r3, [pc, #72]	; (8002590 <HAL_InitTick+0x54>)
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	4b12      	ldr	r3, [pc, #72]	; (8002594 <HAL_InitTick+0x58>)
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	4619      	mov	r1, r3
 800254e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002552:	fbb3 f3f1 	udiv	r3, r3, r1
 8002556:	fbb2 f3f3 	udiv	r3, r2, r3
 800255a:	4618      	mov	r0, r3
 800255c:	f000 fbd9 	bl	8002d12 <HAL_SYSTICK_Config>
 8002560:	4603      	mov	r3, r0
 8002562:	2b00      	cmp	r3, #0
 8002564:	d001      	beq.n	800256a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e00e      	b.n	8002588 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2b0f      	cmp	r3, #15
 800256e:	d80a      	bhi.n	8002586 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002570:	2200      	movs	r2, #0
 8002572:	6879      	ldr	r1, [r7, #4]
 8002574:	f04f 30ff 	mov.w	r0, #4294967295
 8002578:	f000 fba1 	bl	8002cbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800257c:	4a06      	ldr	r2, [pc, #24]	; (8002598 <HAL_InitTick+0x5c>)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002582:	2300      	movs	r3, #0
 8002584:	e000      	b.n	8002588 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
}
 8002588:	4618      	mov	r0, r3
 800258a:	3708      	adds	r7, #8
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	20000000 	.word	0x20000000
 8002594:	20000008 	.word	0x20000008
 8002598:	20000004 	.word	0x20000004

0800259c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025a0:	4b06      	ldr	r3, [pc, #24]	; (80025bc <HAL_IncTick+0x20>)
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	461a      	mov	r2, r3
 80025a6:	4b06      	ldr	r3, [pc, #24]	; (80025c0 <HAL_IncTick+0x24>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4413      	add	r3, r2
 80025ac:	4a04      	ldr	r2, [pc, #16]	; (80025c0 <HAL_IncTick+0x24>)
 80025ae:	6013      	str	r3, [r2, #0]
}
 80025b0:	bf00      	nop
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	20000008 	.word	0x20000008
 80025c0:	200005c0 	.word	0x200005c0

080025c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  return uwTick;
 80025c8:	4b03      	ldr	r3, [pc, #12]	; (80025d8 <HAL_GetTick+0x14>)
 80025ca:	681b      	ldr	r3, [r3, #0]
}
 80025cc:	4618      	mov	r0, r3
 80025ce:	46bd      	mov	sp, r7
 80025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d4:	4770      	bx	lr
 80025d6:	bf00      	nop
 80025d8:	200005c0 	.word	0x200005c0

080025dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b084      	sub	sp, #16
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025e4:	f7ff ffee 	bl	80025c4 <HAL_GetTick>
 80025e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f4:	d005      	beq.n	8002602 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025f6:	4b0a      	ldr	r3, [pc, #40]	; (8002620 <HAL_Delay+0x44>)
 80025f8:	781b      	ldrb	r3, [r3, #0]
 80025fa:	461a      	mov	r2, r3
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	4413      	add	r3, r2
 8002600:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002602:	bf00      	nop
 8002604:	f7ff ffde 	bl	80025c4 <HAL_GetTick>
 8002608:	4602      	mov	r2, r0
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	1ad3      	subs	r3, r2, r3
 800260e:	68fa      	ldr	r2, [r7, #12]
 8002610:	429a      	cmp	r2, r3
 8002612:	d8f7      	bhi.n	8002604 <HAL_Delay+0x28>
  {
  }
}
 8002614:	bf00      	nop
 8002616:	bf00      	nop
 8002618:	3710      	adds	r7, #16
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}
 800261e:	bf00      	nop
 8002620:	20000008 	.word	0x20000008

08002624 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800262c:	2300      	movs	r3, #0
 800262e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d101      	bne.n	800263a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e033      	b.n	80026a2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263e:	2b00      	cmp	r3, #0
 8002640:	d109      	bne.n	8002656 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f7ff fac0 	bl	8001bc8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800265a:	f003 0310 	and.w	r3, r3, #16
 800265e:	2b00      	cmp	r3, #0
 8002660:	d118      	bne.n	8002694 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002666:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800266a:	f023 0302 	bic.w	r3, r3, #2
 800266e:	f043 0202 	orr.w	r2, r3, #2
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f000 f94a 	bl	8002910 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002686:	f023 0303 	bic.w	r3, r3, #3
 800268a:	f043 0201 	orr.w	r2, r3, #1
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	641a      	str	r2, [r3, #64]	; 0x40
 8002692:	e001      	b.n	8002698 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
	...

080026ac <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b085      	sub	sp, #20
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80026b6:	2300      	movs	r3, #0
 80026b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d101      	bne.n	80026c8 <HAL_ADC_ConfigChannel+0x1c>
 80026c4:	2302      	movs	r3, #2
 80026c6:	e113      	b.n	80028f0 <HAL_ADC_ConfigChannel+0x244>
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2b09      	cmp	r3, #9
 80026d6:	d925      	bls.n	8002724 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	68d9      	ldr	r1, [r3, #12]
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	461a      	mov	r2, r3
 80026e6:	4613      	mov	r3, r2
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	4413      	add	r3, r2
 80026ec:	3b1e      	subs	r3, #30
 80026ee:	2207      	movs	r2, #7
 80026f0:	fa02 f303 	lsl.w	r3, r2, r3
 80026f4:	43da      	mvns	r2, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	400a      	ands	r2, r1
 80026fc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68d9      	ldr	r1, [r3, #12]
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	689a      	ldr	r2, [r3, #8]
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	b29b      	uxth	r3, r3
 800270e:	4618      	mov	r0, r3
 8002710:	4603      	mov	r3, r0
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	4403      	add	r3, r0
 8002716:	3b1e      	subs	r3, #30
 8002718:	409a      	lsls	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	60da      	str	r2, [r3, #12]
 8002722:	e022      	b.n	800276a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6919      	ldr	r1, [r3, #16]
 800272a:	683b      	ldr	r3, [r7, #0]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	b29b      	uxth	r3, r3
 8002730:	461a      	mov	r2, r3
 8002732:	4613      	mov	r3, r2
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	4413      	add	r3, r2
 8002738:	2207      	movs	r2, #7
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	43da      	mvns	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	400a      	ands	r2, r1
 8002746:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6919      	ldr	r1, [r3, #16]
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	689a      	ldr	r2, [r3, #8]
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	b29b      	uxth	r3, r3
 8002758:	4618      	mov	r0, r3
 800275a:	4603      	mov	r3, r0
 800275c:	005b      	lsls	r3, r3, #1
 800275e:	4403      	add	r3, r0
 8002760:	409a      	lsls	r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	430a      	orrs	r2, r1
 8002768:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	2b06      	cmp	r3, #6
 8002770:	d824      	bhi.n	80027bc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	685a      	ldr	r2, [r3, #4]
 800277c:	4613      	mov	r3, r2
 800277e:	009b      	lsls	r3, r3, #2
 8002780:	4413      	add	r3, r2
 8002782:	3b05      	subs	r3, #5
 8002784:	221f      	movs	r2, #31
 8002786:	fa02 f303 	lsl.w	r3, r2, r3
 800278a:	43da      	mvns	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	400a      	ands	r2, r1
 8002792:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	b29b      	uxth	r3, r3
 80027a0:	4618      	mov	r0, r3
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	685a      	ldr	r2, [r3, #4]
 80027a6:	4613      	mov	r3, r2
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	4413      	add	r3, r2
 80027ac:	3b05      	subs	r3, #5
 80027ae:	fa00 f203 	lsl.w	r2, r0, r3
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	430a      	orrs	r2, r1
 80027b8:	635a      	str	r2, [r3, #52]	; 0x34
 80027ba:	e04c      	b.n	8002856 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	2b0c      	cmp	r3, #12
 80027c2:	d824      	bhi.n	800280e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	685a      	ldr	r2, [r3, #4]
 80027ce:	4613      	mov	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	3b23      	subs	r3, #35	; 0x23
 80027d6:	221f      	movs	r2, #31
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	43da      	mvns	r2, r3
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	400a      	ands	r2, r1
 80027e4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	b29b      	uxth	r3, r3
 80027f2:	4618      	mov	r0, r3
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	4613      	mov	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	4413      	add	r3, r2
 80027fe:	3b23      	subs	r3, #35	; 0x23
 8002800:	fa00 f203 	lsl.w	r2, r0, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	430a      	orrs	r2, r1
 800280a:	631a      	str	r2, [r3, #48]	; 0x30
 800280c:	e023      	b.n	8002856 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	685a      	ldr	r2, [r3, #4]
 8002818:	4613      	mov	r3, r2
 800281a:	009b      	lsls	r3, r3, #2
 800281c:	4413      	add	r3, r2
 800281e:	3b41      	subs	r3, #65	; 0x41
 8002820:	221f      	movs	r2, #31
 8002822:	fa02 f303 	lsl.w	r3, r2, r3
 8002826:	43da      	mvns	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	400a      	ands	r2, r1
 800282e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	b29b      	uxth	r3, r3
 800283c:	4618      	mov	r0, r3
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685a      	ldr	r2, [r3, #4]
 8002842:	4613      	mov	r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	4413      	add	r3, r2
 8002848:	3b41      	subs	r3, #65	; 0x41
 800284a:	fa00 f203 	lsl.w	r2, r0, r3
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	430a      	orrs	r2, r1
 8002854:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002856:	4b29      	ldr	r3, [pc, #164]	; (80028fc <HAL_ADC_ConfigChannel+0x250>)
 8002858:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a28      	ldr	r2, [pc, #160]	; (8002900 <HAL_ADC_ConfigChannel+0x254>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d10f      	bne.n	8002884 <HAL_ADC_ConfigChannel+0x1d8>
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2b12      	cmp	r3, #18
 800286a:	d10b      	bne.n	8002884 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a1d      	ldr	r2, [pc, #116]	; (8002900 <HAL_ADC_ConfigChannel+0x254>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d12b      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x23a>
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a1c      	ldr	r2, [pc, #112]	; (8002904 <HAL_ADC_ConfigChannel+0x258>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d003      	beq.n	80028a0 <HAL_ADC_ConfigChannel+0x1f4>
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2b11      	cmp	r3, #17
 800289e:	d122      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a11      	ldr	r2, [pc, #68]	; (8002904 <HAL_ADC_ConfigChannel+0x258>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d111      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80028c2:	4b11      	ldr	r3, [pc, #68]	; (8002908 <HAL_ADC_ConfigChannel+0x25c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a11      	ldr	r2, [pc, #68]	; (800290c <HAL_ADC_ConfigChannel+0x260>)
 80028c8:	fba2 2303 	umull	r2, r3, r2, r3
 80028cc:	0c9a      	lsrs	r2, r3, #18
 80028ce:	4613      	mov	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4413      	add	r3, r2
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028d8:	e002      	b.n	80028e0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	3b01      	subs	r3, #1
 80028de:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d1f9      	bne.n	80028da <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2200      	movs	r2, #0
 80028ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3714      	adds	r7, #20
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr
 80028fc:	40012300 	.word	0x40012300
 8002900:	40012000 	.word	0x40012000
 8002904:	10000012 	.word	0x10000012
 8002908:	20000000 	.word	0x20000000
 800290c:	431bde83 	.word	0x431bde83

08002910 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002910:	b480      	push	{r7}
 8002912:	b085      	sub	sp, #20
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002918:	4b79      	ldr	r3, [pc, #484]	; (8002b00 <ADC_Init+0x1f0>)
 800291a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	685a      	ldr	r2, [r3, #4]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	431a      	orrs	r2, r3
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	685a      	ldr	r2, [r3, #4]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002944:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	6859      	ldr	r1, [r3, #4]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	691b      	ldr	r3, [r3, #16]
 8002950:	021a      	lsls	r2, r3, #8
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	430a      	orrs	r2, r1
 8002958:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	685a      	ldr	r2, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002968:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	6859      	ldr	r1, [r3, #4]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	430a      	orrs	r2, r1
 800297a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	689a      	ldr	r2, [r3, #8]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800298a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	6899      	ldr	r1, [r3, #8]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	68da      	ldr	r2, [r3, #12]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	430a      	orrs	r2, r1
 800299c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a2:	4a58      	ldr	r2, [pc, #352]	; (8002b04 <ADC_Init+0x1f4>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d022      	beq.n	80029ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	689a      	ldr	r2, [r3, #8]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	6899      	ldr	r1, [r3, #8]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	689a      	ldr	r2, [r3, #8]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80029d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	6899      	ldr	r1, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	430a      	orrs	r2, r1
 80029ea:	609a      	str	r2, [r3, #8]
 80029ec:	e00f      	b.n	8002a0e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	689a      	ldr	r2, [r3, #8]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80029fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002a0c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f022 0202 	bic.w	r2, r2, #2
 8002a1c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	6899      	ldr	r1, [r3, #8]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	7e1b      	ldrb	r3, [r3, #24]
 8002a28:	005a      	lsls	r2, r3, #1
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	430a      	orrs	r2, r1
 8002a30:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d01b      	beq.n	8002a74 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a4a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	685a      	ldr	r2, [r3, #4]
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002a5a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	6859      	ldr	r1, [r3, #4]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a66:	3b01      	subs	r3, #1
 8002a68:	035a      	lsls	r2, r3, #13
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	605a      	str	r2, [r3, #4]
 8002a72:	e007      	b.n	8002a84 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	685a      	ldr	r2, [r3, #4]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a82:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002a92:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	69db      	ldr	r3, [r3, #28]
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	051a      	lsls	r2, r3, #20
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	430a      	orrs	r2, r1
 8002aa8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	689a      	ldr	r2, [r3, #8]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002ab8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	6899      	ldr	r1, [r3, #8]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ac6:	025a      	lsls	r2, r3, #9
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	430a      	orrs	r2, r1
 8002ace:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689a      	ldr	r2, [r3, #8]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ade:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	6899      	ldr	r1, [r3, #8]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	029a      	lsls	r2, r3, #10
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	430a      	orrs	r2, r1
 8002af2:	609a      	str	r2, [r3, #8]
}
 8002af4:	bf00      	nop
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	40012300 	.word	0x40012300
 8002b04:	0f000001 	.word	0x0f000001

08002b08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	b085      	sub	sp, #20
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	f003 0307 	and.w	r3, r3, #7
 8002b16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b18:	4b0c      	ldr	r3, [pc, #48]	; (8002b4c <__NVIC_SetPriorityGrouping+0x44>)
 8002b1a:	68db      	ldr	r3, [r3, #12]
 8002b1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b1e:	68ba      	ldr	r2, [r7, #8]
 8002b20:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b24:	4013      	ands	r3, r2
 8002b26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b30:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b3a:	4a04      	ldr	r2, [pc, #16]	; (8002b4c <__NVIC_SetPriorityGrouping+0x44>)
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	60d3      	str	r3, [r2, #12]
}
 8002b40:	bf00      	nop
 8002b42:	3714      	adds	r7, #20
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr
 8002b4c:	e000ed00 	.word	0xe000ed00

08002b50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b54:	4b04      	ldr	r3, [pc, #16]	; (8002b68 <__NVIC_GetPriorityGrouping+0x18>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	0a1b      	lsrs	r3, r3, #8
 8002b5a:	f003 0307 	and.w	r3, r3, #7
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	e000ed00 	.word	0xe000ed00

08002b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4603      	mov	r3, r0
 8002b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	db0b      	blt.n	8002b96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b7e:	79fb      	ldrb	r3, [r7, #7]
 8002b80:	f003 021f 	and.w	r2, r3, #31
 8002b84:	4907      	ldr	r1, [pc, #28]	; (8002ba4 <__NVIC_EnableIRQ+0x38>)
 8002b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b8a:	095b      	lsrs	r3, r3, #5
 8002b8c:	2001      	movs	r0, #1
 8002b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b96:	bf00      	nop
 8002b98:	370c      	adds	r7, #12
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	e000e100 	.word	0xe000e100

08002ba8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	4603      	mov	r3, r0
 8002bb0:	6039      	str	r1, [r7, #0]
 8002bb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	db0a      	blt.n	8002bd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	b2da      	uxtb	r2, r3
 8002bc0:	490c      	ldr	r1, [pc, #48]	; (8002bf4 <__NVIC_SetPriority+0x4c>)
 8002bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc6:	0112      	lsls	r2, r2, #4
 8002bc8:	b2d2      	uxtb	r2, r2
 8002bca:	440b      	add	r3, r1
 8002bcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bd0:	e00a      	b.n	8002be8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	b2da      	uxtb	r2, r3
 8002bd6:	4908      	ldr	r1, [pc, #32]	; (8002bf8 <__NVIC_SetPriority+0x50>)
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	f003 030f 	and.w	r3, r3, #15
 8002bde:	3b04      	subs	r3, #4
 8002be0:	0112      	lsls	r2, r2, #4
 8002be2:	b2d2      	uxtb	r2, r2
 8002be4:	440b      	add	r3, r1
 8002be6:	761a      	strb	r2, [r3, #24]
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr
 8002bf4:	e000e100 	.word	0xe000e100
 8002bf8:	e000ed00 	.word	0xe000ed00

08002bfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b089      	sub	sp, #36	; 0x24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	f003 0307 	and.w	r3, r3, #7
 8002c0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	f1c3 0307 	rsb	r3, r3, #7
 8002c16:	2b04      	cmp	r3, #4
 8002c18:	bf28      	it	cs
 8002c1a:	2304      	movcs	r3, #4
 8002c1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	3304      	adds	r3, #4
 8002c22:	2b06      	cmp	r3, #6
 8002c24:	d902      	bls.n	8002c2c <NVIC_EncodePriority+0x30>
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	3b03      	subs	r3, #3
 8002c2a:	e000      	b.n	8002c2e <NVIC_EncodePriority+0x32>
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c30:	f04f 32ff 	mov.w	r2, #4294967295
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3a:	43da      	mvns	r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	401a      	ands	r2, r3
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c44:	f04f 31ff 	mov.w	r1, #4294967295
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c4e:	43d9      	mvns	r1, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c54:	4313      	orrs	r3, r2
         );
}
 8002c56:	4618      	mov	r0, r3
 8002c58:	3724      	adds	r7, #36	; 0x24
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
	...

08002c64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	3b01      	subs	r3, #1
 8002c70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c74:	d301      	bcc.n	8002c7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c76:	2301      	movs	r3, #1
 8002c78:	e00f      	b.n	8002c9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c7a:	4a0a      	ldr	r2, [pc, #40]	; (8002ca4 <SysTick_Config+0x40>)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c82:	210f      	movs	r1, #15
 8002c84:	f04f 30ff 	mov.w	r0, #4294967295
 8002c88:	f7ff ff8e 	bl	8002ba8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c8c:	4b05      	ldr	r3, [pc, #20]	; (8002ca4 <SysTick_Config+0x40>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c92:	4b04      	ldr	r3, [pc, #16]	; (8002ca4 <SysTick_Config+0x40>)
 8002c94:	2207      	movs	r2, #7
 8002c96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	e000e010 	.word	0xe000e010

08002ca8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f7ff ff29 	bl	8002b08 <__NVIC_SetPriorityGrouping>
}
 8002cb6:	bf00      	nop
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b086      	sub	sp, #24
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	60b9      	str	r1, [r7, #8]
 8002cc8:	607a      	str	r2, [r7, #4]
 8002cca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cd0:	f7ff ff3e 	bl	8002b50 <__NVIC_GetPriorityGrouping>
 8002cd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	68b9      	ldr	r1, [r7, #8]
 8002cda:	6978      	ldr	r0, [r7, #20]
 8002cdc:	f7ff ff8e 	bl	8002bfc <NVIC_EncodePriority>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ce6:	4611      	mov	r1, r2
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f7ff ff5d 	bl	8002ba8 <__NVIC_SetPriority>
}
 8002cee:	bf00      	nop
 8002cf0:	3718      	adds	r7, #24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}

08002cf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b082      	sub	sp, #8
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7ff ff31 	bl	8002b6c <__NVIC_EnableIRQ>
}
 8002d0a:	bf00      	nop
 8002d0c:	3708      	adds	r7, #8
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b082      	sub	sp, #8
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f7ff ffa2 	bl	8002c64 <SysTick_Config>
 8002d20:	4603      	mov	r3, r0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3708      	adds	r7, #8
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
	...

08002d2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d34:	2300      	movs	r3, #0
 8002d36:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d38:	f7ff fc44 	bl	80025c4 <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d101      	bne.n	8002d48 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e099      	b.n	8002e7c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2202      	movs	r2, #2
 8002d4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f022 0201 	bic.w	r2, r2, #1
 8002d66:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d68:	e00f      	b.n	8002d8a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d6a:	f7ff fc2b 	bl	80025c4 <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b05      	cmp	r3, #5
 8002d76:	d908      	bls.n	8002d8a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2220      	movs	r2, #32
 8002d7c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2203      	movs	r2, #3
 8002d82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e078      	b.n	8002e7c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0301 	and.w	r3, r3, #1
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d1e8      	bne.n	8002d6a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002da0:	697a      	ldr	r2, [r7, #20]
 8002da2:	4b38      	ldr	r3, [pc, #224]	; (8002e84 <HAL_DMA_Init+0x158>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685a      	ldr	r2, [r3, #4]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002db6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de0:	2b04      	cmp	r3, #4
 8002de2:	d107      	bne.n	8002df4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dec:	4313      	orrs	r3, r2
 8002dee:	697a      	ldr	r2, [r7, #20]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	697a      	ldr	r2, [r7, #20]
 8002dfa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	f023 0307 	bic.w	r3, r3, #7
 8002e0a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e10:	697a      	ldr	r2, [r7, #20]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e1a:	2b04      	cmp	r3, #4
 8002e1c:	d117      	bne.n	8002e4e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d00e      	beq.n	8002e4e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 fb01 	bl	8003438 <DMA_CheckFifoParam>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d008      	beq.n	8002e4e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2240      	movs	r2, #64	; 0x40
 8002e40:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e016      	b.n	8002e7c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f000 fab8 	bl	80033cc <DMA_CalcBaseAndBitshift>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e64:	223f      	movs	r2, #63	; 0x3f
 8002e66:	409a      	lsls	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2201      	movs	r2, #1
 8002e76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3718      	adds	r7, #24
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	f010803f 	.word	0xf010803f

08002e88 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	60b9      	str	r1, [r7, #8]
 8002e92:	607a      	str	r2, [r7, #4]
 8002e94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e96:	2300      	movs	r3, #0
 8002e98:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e9e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d101      	bne.n	8002eae <HAL_DMA_Start_IT+0x26>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e040      	b.n	8002f30 <HAL_DMA_Start_IT+0xa8>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d12f      	bne.n	8002f22 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2202      	movs	r2, #2
 8002ec6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	68b9      	ldr	r1, [r7, #8]
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 fa4a 	bl	8003370 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ee0:	223f      	movs	r2, #63	; 0x3f
 8002ee2:	409a      	lsls	r2, r3
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f042 0216 	orr.w	r2, r2, #22
 8002ef6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d007      	beq.n	8002f10 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f042 0208 	orr.w	r2, r2, #8
 8002f0e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f042 0201 	orr.w	r2, r2, #1
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	e005      	b.n	8002f2e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3718      	adds	r7, #24
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f44:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f46:	f7ff fb3d 	bl	80025c4 <HAL_GetTick>
 8002f4a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d008      	beq.n	8002f6a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2280      	movs	r2, #128	; 0x80
 8002f5c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e052      	b.n	8003010 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 0216 	bic.w	r2, r2, #22
 8002f78:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	695a      	ldr	r2, [r3, #20]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f88:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d103      	bne.n	8002f9a <HAL_DMA_Abort+0x62>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d007      	beq.n	8002faa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f022 0208 	bic.w	r2, r2, #8
 8002fa8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f022 0201 	bic.w	r2, r2, #1
 8002fb8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fba:	e013      	b.n	8002fe4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fbc:	f7ff fb02 	bl	80025c4 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b05      	cmp	r3, #5
 8002fc8:	d90c      	bls.n	8002fe4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2220      	movs	r2, #32
 8002fce:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2203      	movs	r2, #3
 8002fd4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e015      	b.n	8003010 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0301 	and.w	r3, r3, #1
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1e4      	bne.n	8002fbc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ff6:	223f      	movs	r2, #63	; 0x3f
 8002ff8:	409a      	lsls	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2201      	movs	r2, #1
 8003002:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	3710      	adds	r7, #16
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}

08003018 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003026:	b2db      	uxtb	r3, r3
 8003028:	2b02      	cmp	r3, #2
 800302a:	d004      	beq.n	8003036 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2280      	movs	r2, #128	; 0x80
 8003030:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e00c      	b.n	8003050 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2205      	movs	r2, #5
 800303a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f022 0201 	bic.w	r2, r2, #1
 800304c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b086      	sub	sp, #24
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003064:	2300      	movs	r3, #0
 8003066:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003068:	4b8e      	ldr	r3, [pc, #568]	; (80032a4 <HAL_DMA_IRQHandler+0x248>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a8e      	ldr	r2, [pc, #568]	; (80032a8 <HAL_DMA_IRQHandler+0x24c>)
 800306e:	fba2 2303 	umull	r2, r3, r2, r3
 8003072:	0a9b      	lsrs	r3, r3, #10
 8003074:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800307a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003086:	2208      	movs	r2, #8
 8003088:	409a      	lsls	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	4013      	ands	r3, r2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d01a      	beq.n	80030c8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0304 	and.w	r3, r3, #4
 800309c:	2b00      	cmp	r3, #0
 800309e:	d013      	beq.n	80030c8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0204 	bic.w	r2, r2, #4
 80030ae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b4:	2208      	movs	r2, #8
 80030b6:	409a      	lsls	r2, r3
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030c0:	f043 0201 	orr.w	r2, r3, #1
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030cc:	2201      	movs	r2, #1
 80030ce:	409a      	lsls	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4013      	ands	r3, r2
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d012      	beq.n	80030fe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00b      	beq.n	80030fe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ea:	2201      	movs	r2, #1
 80030ec:	409a      	lsls	r2, r3
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030f6:	f043 0202 	orr.w	r2, r3, #2
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003102:	2204      	movs	r2, #4
 8003104:	409a      	lsls	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	4013      	ands	r3, r2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d012      	beq.n	8003134 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d00b      	beq.n	8003134 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003120:	2204      	movs	r2, #4
 8003122:	409a      	lsls	r2, r3
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800312c:	f043 0204 	orr.w	r2, r3, #4
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003138:	2210      	movs	r2, #16
 800313a:	409a      	lsls	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	4013      	ands	r3, r2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d043      	beq.n	80031cc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0308 	and.w	r3, r3, #8
 800314e:	2b00      	cmp	r3, #0
 8003150:	d03c      	beq.n	80031cc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003156:	2210      	movs	r2, #16
 8003158:	409a      	lsls	r2, r3
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d018      	beq.n	800319e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d108      	bne.n	800318c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800317e:	2b00      	cmp	r3, #0
 8003180:	d024      	beq.n	80031cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	4798      	blx	r3
 800318a:	e01f      	b.n	80031cc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003190:	2b00      	cmp	r3, #0
 8003192:	d01b      	beq.n	80031cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	4798      	blx	r3
 800319c:	e016      	b.n	80031cc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d107      	bne.n	80031bc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f022 0208 	bic.w	r2, r2, #8
 80031ba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d003      	beq.n	80031cc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d0:	2220      	movs	r2, #32
 80031d2:	409a      	lsls	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	4013      	ands	r3, r2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	f000 808f 	beq.w	80032fc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0310 	and.w	r3, r3, #16
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	f000 8087 	beq.w	80032fc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031f2:	2220      	movs	r2, #32
 80031f4:	409a      	lsls	r2, r3
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b05      	cmp	r3, #5
 8003204:	d136      	bne.n	8003274 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 0216 	bic.w	r2, r2, #22
 8003214:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	695a      	ldr	r2, [r3, #20]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003224:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322a:	2b00      	cmp	r3, #0
 800322c:	d103      	bne.n	8003236 <HAL_DMA_IRQHandler+0x1da>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003232:	2b00      	cmp	r3, #0
 8003234:	d007      	beq.n	8003246 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f022 0208 	bic.w	r2, r2, #8
 8003244:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800324a:	223f      	movs	r2, #63	; 0x3f
 800324c:	409a      	lsls	r2, r3
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003266:	2b00      	cmp	r3, #0
 8003268:	d07e      	beq.n	8003368 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	4798      	blx	r3
        }
        return;
 8003272:	e079      	b.n	8003368 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d01d      	beq.n	80032be <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d10d      	bne.n	80032ac <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003294:	2b00      	cmp	r3, #0
 8003296:	d031      	beq.n	80032fc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	4798      	blx	r3
 80032a0:	e02c      	b.n	80032fc <HAL_DMA_IRQHandler+0x2a0>
 80032a2:	bf00      	nop
 80032a4:	20000000 	.word	0x20000000
 80032a8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d023      	beq.n	80032fc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	4798      	blx	r3
 80032bc:	e01e      	b.n	80032fc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d10f      	bne.n	80032ec <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f022 0210 	bic.w	r2, r2, #16
 80032da:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d003      	beq.n	80032fc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003300:	2b00      	cmp	r3, #0
 8003302:	d032      	beq.n	800336a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	2b00      	cmp	r3, #0
 800330e:	d022      	beq.n	8003356 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2205      	movs	r2, #5
 8003314:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f022 0201 	bic.w	r2, r2, #1
 8003326:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	3301      	adds	r3, #1
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	697a      	ldr	r2, [r7, #20]
 8003330:	429a      	cmp	r2, r3
 8003332:	d307      	bcc.n	8003344 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1f2      	bne.n	8003328 <HAL_DMA_IRQHandler+0x2cc>
 8003342:	e000      	b.n	8003346 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003344:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2201      	movs	r2, #1
 800334a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800335a:	2b00      	cmp	r3, #0
 800335c:	d005      	beq.n	800336a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	4798      	blx	r3
 8003366:	e000      	b.n	800336a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003368:	bf00      	nop
    }
  }
}
 800336a:	3718      	adds	r7, #24
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	607a      	str	r2, [r7, #4]
 800337c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800338c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	683a      	ldr	r2, [r7, #0]
 8003394:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	2b40      	cmp	r3, #64	; 0x40
 800339c:	d108      	bne.n	80033b0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68ba      	ldr	r2, [r7, #8]
 80033ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80033ae:	e007      	b.n	80033c0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68ba      	ldr	r2, [r7, #8]
 80033b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	60da      	str	r2, [r3, #12]
}
 80033c0:	bf00      	nop
 80033c2:	3714      	adds	r7, #20
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	3b10      	subs	r3, #16
 80033dc:	4a14      	ldr	r2, [pc, #80]	; (8003430 <DMA_CalcBaseAndBitshift+0x64>)
 80033de:	fba2 2303 	umull	r2, r3, r2, r3
 80033e2:	091b      	lsrs	r3, r3, #4
 80033e4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033e6:	4a13      	ldr	r2, [pc, #76]	; (8003434 <DMA_CalcBaseAndBitshift+0x68>)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	4413      	add	r3, r2
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	461a      	mov	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2b03      	cmp	r3, #3
 80033f8:	d909      	bls.n	800340e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003402:	f023 0303 	bic.w	r3, r3, #3
 8003406:	1d1a      	adds	r2, r3, #4
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	659a      	str	r2, [r3, #88]	; 0x58
 800340c:	e007      	b.n	800341e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003416:	f023 0303 	bic.w	r3, r3, #3
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003422:	4618      	mov	r0, r3
 8003424:	3714      	adds	r7, #20
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	aaaaaaab 	.word	0xaaaaaaab
 8003434:	0800a1c0 	.word	0x0800a1c0

08003438 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003440:	2300      	movs	r3, #0
 8003442:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003448:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d11f      	bne.n	8003492 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	2b03      	cmp	r3, #3
 8003456:	d856      	bhi.n	8003506 <DMA_CheckFifoParam+0xce>
 8003458:	a201      	add	r2, pc, #4	; (adr r2, 8003460 <DMA_CheckFifoParam+0x28>)
 800345a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800345e:	bf00      	nop
 8003460:	08003471 	.word	0x08003471
 8003464:	08003483 	.word	0x08003483
 8003468:	08003471 	.word	0x08003471
 800346c:	08003507 	.word	0x08003507
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003474:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d046      	beq.n	800350a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003480:	e043      	b.n	800350a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003486:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800348a:	d140      	bne.n	800350e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003490:	e03d      	b.n	800350e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	699b      	ldr	r3, [r3, #24]
 8003496:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800349a:	d121      	bne.n	80034e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	2b03      	cmp	r3, #3
 80034a0:	d837      	bhi.n	8003512 <DMA_CheckFifoParam+0xda>
 80034a2:	a201      	add	r2, pc, #4	; (adr r2, 80034a8 <DMA_CheckFifoParam+0x70>)
 80034a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a8:	080034b9 	.word	0x080034b9
 80034ac:	080034bf 	.word	0x080034bf
 80034b0:	080034b9 	.word	0x080034b9
 80034b4:	080034d1 	.word	0x080034d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	73fb      	strb	r3, [r7, #15]
      break;
 80034bc:	e030      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d025      	beq.n	8003516 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034ce:	e022      	b.n	8003516 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034d4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80034d8:	d11f      	bne.n	800351a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034de:	e01c      	b.n	800351a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d903      	bls.n	80034ee <DMA_CheckFifoParam+0xb6>
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	2b03      	cmp	r3, #3
 80034ea:	d003      	beq.n	80034f4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034ec:	e018      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	73fb      	strb	r3, [r7, #15]
      break;
 80034f2:	e015      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00e      	beq.n	800351e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	73fb      	strb	r3, [r7, #15]
      break;
 8003504:	e00b      	b.n	800351e <DMA_CheckFifoParam+0xe6>
      break;
 8003506:	bf00      	nop
 8003508:	e00a      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      break;
 800350a:	bf00      	nop
 800350c:	e008      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      break;
 800350e:	bf00      	nop
 8003510:	e006      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      break;
 8003512:	bf00      	nop
 8003514:	e004      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      break;
 8003516:	bf00      	nop
 8003518:	e002      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      break;   
 800351a:	bf00      	nop
 800351c:	e000      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      break;
 800351e:	bf00      	nop
    }
  } 
  
  return status; 
 8003520:	7bfb      	ldrb	r3, [r7, #15]
}
 8003522:	4618      	mov	r0, r3
 8003524:	3714      	adds	r7, #20
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop

08003530 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003530:	b480      	push	{r7}
 8003532:	b089      	sub	sp, #36	; 0x24
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800353a:	2300      	movs	r3, #0
 800353c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800353e:	2300      	movs	r3, #0
 8003540:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003542:	2300      	movs	r3, #0
 8003544:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003546:	2300      	movs	r3, #0
 8003548:	61fb      	str	r3, [r7, #28]
 800354a:	e165      	b.n	8003818 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800354c:	2201      	movs	r2, #1
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	4013      	ands	r3, r2
 800355e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	429a      	cmp	r2, r3
 8003566:	f040 8154 	bne.w	8003812 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f003 0303 	and.w	r3, r3, #3
 8003572:	2b01      	cmp	r3, #1
 8003574:	d005      	beq.n	8003582 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800357e:	2b02      	cmp	r3, #2
 8003580:	d130      	bne.n	80035e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	005b      	lsls	r3, r3, #1
 800358c:	2203      	movs	r2, #3
 800358e:	fa02 f303 	lsl.w	r3, r2, r3
 8003592:	43db      	mvns	r3, r3
 8003594:	69ba      	ldr	r2, [r7, #24]
 8003596:	4013      	ands	r3, r2
 8003598:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	68da      	ldr	r2, [r3, #12]
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	fa02 f303 	lsl.w	r3, r2, r3
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035b8:	2201      	movs	r2, #1
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	43db      	mvns	r3, r3
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	4013      	ands	r3, r2
 80035c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	091b      	lsrs	r3, r3, #4
 80035ce:	f003 0201 	and.w	r2, r3, #1
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	fa02 f303 	lsl.w	r3, r2, r3
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	4313      	orrs	r3, r2
 80035dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f003 0303 	and.w	r3, r3, #3
 80035ec:	2b03      	cmp	r3, #3
 80035ee:	d017      	beq.n	8003620 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	005b      	lsls	r3, r3, #1
 80035fa:	2203      	movs	r2, #3
 80035fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003600:	43db      	mvns	r3, r3
 8003602:	69ba      	ldr	r2, [r7, #24]
 8003604:	4013      	ands	r3, r2
 8003606:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	005b      	lsls	r3, r3, #1
 8003610:	fa02 f303 	lsl.w	r3, r2, r3
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	4313      	orrs	r3, r2
 8003618:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f003 0303 	and.w	r3, r3, #3
 8003628:	2b02      	cmp	r3, #2
 800362a:	d123      	bne.n	8003674 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	08da      	lsrs	r2, r3, #3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	3208      	adds	r2, #8
 8003634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003638:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	f003 0307 	and.w	r3, r3, #7
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	220f      	movs	r2, #15
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	43db      	mvns	r3, r3
 800364a:	69ba      	ldr	r2, [r7, #24]
 800364c:	4013      	ands	r3, r2
 800364e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	691a      	ldr	r2, [r3, #16]
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	f003 0307 	and.w	r3, r3, #7
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	08da      	lsrs	r2, r3, #3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	3208      	adds	r2, #8
 800366e:	69b9      	ldr	r1, [r7, #24]
 8003670:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	2203      	movs	r2, #3
 8003680:	fa02 f303 	lsl.w	r3, r2, r3
 8003684:	43db      	mvns	r3, r3
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	4013      	ands	r3, r2
 800368a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f003 0203 	and.w	r2, r3, #3
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	005b      	lsls	r3, r3, #1
 8003698:	fa02 f303 	lsl.w	r3, r2, r3
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	4313      	orrs	r3, r2
 80036a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f000 80ae 	beq.w	8003812 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036b6:	2300      	movs	r3, #0
 80036b8:	60fb      	str	r3, [r7, #12]
 80036ba:	4b5d      	ldr	r3, [pc, #372]	; (8003830 <HAL_GPIO_Init+0x300>)
 80036bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036be:	4a5c      	ldr	r2, [pc, #368]	; (8003830 <HAL_GPIO_Init+0x300>)
 80036c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036c4:	6453      	str	r3, [r2, #68]	; 0x44
 80036c6:	4b5a      	ldr	r3, [pc, #360]	; (8003830 <HAL_GPIO_Init+0x300>)
 80036c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036ce:	60fb      	str	r3, [r7, #12]
 80036d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036d2:	4a58      	ldr	r2, [pc, #352]	; (8003834 <HAL_GPIO_Init+0x304>)
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	089b      	lsrs	r3, r3, #2
 80036d8:	3302      	adds	r3, #2
 80036da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	f003 0303 	and.w	r3, r3, #3
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	220f      	movs	r2, #15
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	43db      	mvns	r3, r3
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	4013      	ands	r3, r2
 80036f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a4f      	ldr	r2, [pc, #316]	; (8003838 <HAL_GPIO_Init+0x308>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d025      	beq.n	800374a <HAL_GPIO_Init+0x21a>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a4e      	ldr	r2, [pc, #312]	; (800383c <HAL_GPIO_Init+0x30c>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d01f      	beq.n	8003746 <HAL_GPIO_Init+0x216>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a4d      	ldr	r2, [pc, #308]	; (8003840 <HAL_GPIO_Init+0x310>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d019      	beq.n	8003742 <HAL_GPIO_Init+0x212>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a4c      	ldr	r2, [pc, #304]	; (8003844 <HAL_GPIO_Init+0x314>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d013      	beq.n	800373e <HAL_GPIO_Init+0x20e>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a4b      	ldr	r2, [pc, #300]	; (8003848 <HAL_GPIO_Init+0x318>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d00d      	beq.n	800373a <HAL_GPIO_Init+0x20a>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a4a      	ldr	r2, [pc, #296]	; (800384c <HAL_GPIO_Init+0x31c>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d007      	beq.n	8003736 <HAL_GPIO_Init+0x206>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a49      	ldr	r2, [pc, #292]	; (8003850 <HAL_GPIO_Init+0x320>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d101      	bne.n	8003732 <HAL_GPIO_Init+0x202>
 800372e:	2306      	movs	r3, #6
 8003730:	e00c      	b.n	800374c <HAL_GPIO_Init+0x21c>
 8003732:	2307      	movs	r3, #7
 8003734:	e00a      	b.n	800374c <HAL_GPIO_Init+0x21c>
 8003736:	2305      	movs	r3, #5
 8003738:	e008      	b.n	800374c <HAL_GPIO_Init+0x21c>
 800373a:	2304      	movs	r3, #4
 800373c:	e006      	b.n	800374c <HAL_GPIO_Init+0x21c>
 800373e:	2303      	movs	r3, #3
 8003740:	e004      	b.n	800374c <HAL_GPIO_Init+0x21c>
 8003742:	2302      	movs	r3, #2
 8003744:	e002      	b.n	800374c <HAL_GPIO_Init+0x21c>
 8003746:	2301      	movs	r3, #1
 8003748:	e000      	b.n	800374c <HAL_GPIO_Init+0x21c>
 800374a:	2300      	movs	r3, #0
 800374c:	69fa      	ldr	r2, [r7, #28]
 800374e:	f002 0203 	and.w	r2, r2, #3
 8003752:	0092      	lsls	r2, r2, #2
 8003754:	4093      	lsls	r3, r2
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	4313      	orrs	r3, r2
 800375a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800375c:	4935      	ldr	r1, [pc, #212]	; (8003834 <HAL_GPIO_Init+0x304>)
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	089b      	lsrs	r3, r3, #2
 8003762:	3302      	adds	r3, #2
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800376a:	4b3a      	ldr	r3, [pc, #232]	; (8003854 <HAL_GPIO_Init+0x324>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	43db      	mvns	r3, r3
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	4013      	ands	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003782:	2b00      	cmp	r3, #0
 8003784:	d003      	beq.n	800378e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003786:	69ba      	ldr	r2, [r7, #24]
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	4313      	orrs	r3, r2
 800378c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800378e:	4a31      	ldr	r2, [pc, #196]	; (8003854 <HAL_GPIO_Init+0x324>)
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003794:	4b2f      	ldr	r3, [pc, #188]	; (8003854 <HAL_GPIO_Init+0x324>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	43db      	mvns	r3, r3
 800379e:	69ba      	ldr	r2, [r7, #24]
 80037a0:	4013      	ands	r3, r2
 80037a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d003      	beq.n	80037b8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037b8:	4a26      	ldr	r2, [pc, #152]	; (8003854 <HAL_GPIO_Init+0x324>)
 80037ba:	69bb      	ldr	r3, [r7, #24]
 80037bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037be:	4b25      	ldr	r3, [pc, #148]	; (8003854 <HAL_GPIO_Init+0x324>)
 80037c0:	685b      	ldr	r3, [r3, #4]
 80037c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	43db      	mvns	r3, r3
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	4013      	ands	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d003      	beq.n	80037e2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80037da:	69ba      	ldr	r2, [r7, #24]
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	4313      	orrs	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037e2:	4a1c      	ldr	r2, [pc, #112]	; (8003854 <HAL_GPIO_Init+0x324>)
 80037e4:	69bb      	ldr	r3, [r7, #24]
 80037e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037e8:	4b1a      	ldr	r3, [pc, #104]	; (8003854 <HAL_GPIO_Init+0x324>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	43db      	mvns	r3, r3
 80037f2:	69ba      	ldr	r2, [r7, #24]
 80037f4:	4013      	ands	r3, r2
 80037f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d003      	beq.n	800380c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	4313      	orrs	r3, r2
 800380a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800380c:	4a11      	ldr	r2, [pc, #68]	; (8003854 <HAL_GPIO_Init+0x324>)
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	3301      	adds	r3, #1
 8003816:	61fb      	str	r3, [r7, #28]
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	2b0f      	cmp	r3, #15
 800381c:	f67f ae96 	bls.w	800354c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003820:	bf00      	nop
 8003822:	bf00      	nop
 8003824:	3724      	adds	r7, #36	; 0x24
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	40023800 	.word	0x40023800
 8003834:	40013800 	.word	0x40013800
 8003838:	40020000 	.word	0x40020000
 800383c:	40020400 	.word	0x40020400
 8003840:	40020800 	.word	0x40020800
 8003844:	40020c00 	.word	0x40020c00
 8003848:	40021000 	.word	0x40021000
 800384c:	40021400 	.word	0x40021400
 8003850:	40021800 	.word	0x40021800
 8003854:	40013c00 	.word	0x40013c00

08003858 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	460b      	mov	r3, r1
 8003862:	807b      	strh	r3, [r7, #2]
 8003864:	4613      	mov	r3, r2
 8003866:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003868:	787b      	ldrb	r3, [r7, #1]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d003      	beq.n	8003876 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800386e:	887a      	ldrh	r2, [r7, #2]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003874:	e003      	b.n	800387e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003876:	887b      	ldrh	r3, [r7, #2]
 8003878:	041a      	lsls	r2, r3, #16
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	619a      	str	r2, [r3, #24]
}
 800387e:	bf00      	nop
 8003880:	370c      	adds	r7, #12
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr

0800388a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800388a:	b480      	push	{r7}
 800388c:	b085      	sub	sp, #20
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
 8003892:	460b      	mov	r3, r1
 8003894:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	695b      	ldr	r3, [r3, #20]
 800389a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800389c:	887a      	ldrh	r2, [r7, #2]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	4013      	ands	r3, r2
 80038a2:	041a      	lsls	r2, r3, #16
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	43d9      	mvns	r1, r3
 80038a8:	887b      	ldrh	r3, [r7, #2]
 80038aa:	400b      	ands	r3, r1
 80038ac:	431a      	orrs	r2, r3
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	619a      	str	r2, [r3, #24]
}
 80038b2:	bf00      	nop
 80038b4:	3714      	adds	r7, #20
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
	...

080038c0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80038c6:	2300      	movs	r3, #0
 80038c8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80038ca:	2300      	movs	r3, #0
 80038cc:	603b      	str	r3, [r7, #0]
 80038ce:	4b20      	ldr	r3, [pc, #128]	; (8003950 <HAL_PWREx_EnableOverDrive+0x90>)
 80038d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d2:	4a1f      	ldr	r2, [pc, #124]	; (8003950 <HAL_PWREx_EnableOverDrive+0x90>)
 80038d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038d8:	6413      	str	r3, [r2, #64]	; 0x40
 80038da:	4b1d      	ldr	r3, [pc, #116]	; (8003950 <HAL_PWREx_EnableOverDrive+0x90>)
 80038dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038e2:	603b      	str	r3, [r7, #0]
 80038e4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80038e6:	4b1b      	ldr	r3, [pc, #108]	; (8003954 <HAL_PWREx_EnableOverDrive+0x94>)
 80038e8:	2201      	movs	r2, #1
 80038ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038ec:	f7fe fe6a 	bl	80025c4 <HAL_GetTick>
 80038f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80038f2:	e009      	b.n	8003908 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80038f4:	f7fe fe66 	bl	80025c4 <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003902:	d901      	bls.n	8003908 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e01f      	b.n	8003948 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003908:	4b13      	ldr	r3, [pc, #76]	; (8003958 <HAL_PWREx_EnableOverDrive+0x98>)
 800390a:	685b      	ldr	r3, [r3, #4]
 800390c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003910:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003914:	d1ee      	bne.n	80038f4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003916:	4b11      	ldr	r3, [pc, #68]	; (800395c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003918:	2201      	movs	r2, #1
 800391a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800391c:	f7fe fe52 	bl	80025c4 <HAL_GetTick>
 8003920:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003922:	e009      	b.n	8003938 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003924:	f7fe fe4e 	bl	80025c4 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003932:	d901      	bls.n	8003938 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003934:	2303      	movs	r3, #3
 8003936:	e007      	b.n	8003948 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003938:	4b07      	ldr	r3, [pc, #28]	; (8003958 <HAL_PWREx_EnableOverDrive+0x98>)
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003940:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003944:	d1ee      	bne.n	8003924 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3708      	adds	r7, #8
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}
 8003950:	40023800 	.word	0x40023800
 8003954:	420e0040 	.word	0x420e0040
 8003958:	40007000 	.word	0x40007000
 800395c:	420e0044 	.word	0x420e0044

08003960 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b084      	sub	sp, #16
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d101      	bne.n	8003974 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e0cc      	b.n	8003b0e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003974:	4b68      	ldr	r3, [pc, #416]	; (8003b18 <HAL_RCC_ClockConfig+0x1b8>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f003 030f 	and.w	r3, r3, #15
 800397c:	683a      	ldr	r2, [r7, #0]
 800397e:	429a      	cmp	r2, r3
 8003980:	d90c      	bls.n	800399c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003982:	4b65      	ldr	r3, [pc, #404]	; (8003b18 <HAL_RCC_ClockConfig+0x1b8>)
 8003984:	683a      	ldr	r2, [r7, #0]
 8003986:	b2d2      	uxtb	r2, r2
 8003988:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800398a:	4b63      	ldr	r3, [pc, #396]	; (8003b18 <HAL_RCC_ClockConfig+0x1b8>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 030f 	and.w	r3, r3, #15
 8003992:	683a      	ldr	r2, [r7, #0]
 8003994:	429a      	cmp	r2, r3
 8003996:	d001      	beq.n	800399c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e0b8      	b.n	8003b0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0302 	and.w	r3, r3, #2
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d020      	beq.n	80039ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0304 	and.w	r3, r3, #4
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d005      	beq.n	80039c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039b4:	4b59      	ldr	r3, [pc, #356]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 80039b6:	689b      	ldr	r3, [r3, #8]
 80039b8:	4a58      	ldr	r2, [pc, #352]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 80039ba:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80039be:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0308 	and.w	r3, r3, #8
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d005      	beq.n	80039d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039cc:	4b53      	ldr	r3, [pc, #332]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	4a52      	ldr	r2, [pc, #328]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 80039d2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80039d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039d8:	4b50      	ldr	r3, [pc, #320]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	494d      	ldr	r1, [pc, #308]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d044      	beq.n	8003a80 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	2b01      	cmp	r3, #1
 80039fc:	d107      	bne.n	8003a0e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039fe:	4b47      	ldr	r3, [pc, #284]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d119      	bne.n	8003a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e07f      	b.n	8003b0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	2b02      	cmp	r3, #2
 8003a14:	d003      	beq.n	8003a1e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a1a:	2b03      	cmp	r3, #3
 8003a1c:	d107      	bne.n	8003a2e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a1e:	4b3f      	ldr	r3, [pc, #252]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d109      	bne.n	8003a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e06f      	b.n	8003b0e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a2e:	4b3b      	ldr	r3, [pc, #236]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f003 0302 	and.w	r3, r3, #2
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e067      	b.n	8003b0e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a3e:	4b37      	ldr	r3, [pc, #220]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f023 0203 	bic.w	r2, r3, #3
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	4934      	ldr	r1, [pc, #208]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a50:	f7fe fdb8 	bl	80025c4 <HAL_GetTick>
 8003a54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a56:	e00a      	b.n	8003a6e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a58:	f7fe fdb4 	bl	80025c4 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a66:	4293      	cmp	r3, r2
 8003a68:	d901      	bls.n	8003a6e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e04f      	b.n	8003b0e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a6e:	4b2b      	ldr	r3, [pc, #172]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f003 020c 	and.w	r2, r3, #12
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d1eb      	bne.n	8003a58 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003a80:	4b25      	ldr	r3, [pc, #148]	; (8003b18 <HAL_RCC_ClockConfig+0x1b8>)
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f003 030f 	and.w	r3, r3, #15
 8003a88:	683a      	ldr	r2, [r7, #0]
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d20c      	bcs.n	8003aa8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a8e:	4b22      	ldr	r3, [pc, #136]	; (8003b18 <HAL_RCC_ClockConfig+0x1b8>)
 8003a90:	683a      	ldr	r2, [r7, #0]
 8003a92:	b2d2      	uxtb	r2, r2
 8003a94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a96:	4b20      	ldr	r3, [pc, #128]	; (8003b18 <HAL_RCC_ClockConfig+0x1b8>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 030f 	and.w	r3, r3, #15
 8003a9e:	683a      	ldr	r2, [r7, #0]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d001      	beq.n	8003aa8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e032      	b.n	8003b0e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0304 	and.w	r3, r3, #4
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d008      	beq.n	8003ac6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ab4:	4b19      	ldr	r3, [pc, #100]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	4916      	ldr	r1, [pc, #88]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 8003ac2:	4313      	orrs	r3, r2
 8003ac4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 0308 	and.w	r3, r3, #8
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d009      	beq.n	8003ae6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ad2:	4b12      	ldr	r3, [pc, #72]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	691b      	ldr	r3, [r3, #16]
 8003ade:	00db      	lsls	r3, r3, #3
 8003ae0:	490e      	ldr	r1, [pc, #56]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003ae6:	f000 f855 	bl	8003b94 <HAL_RCC_GetSysClockFreq>
 8003aea:	4602      	mov	r2, r0
 8003aec:	4b0b      	ldr	r3, [pc, #44]	; (8003b1c <HAL_RCC_ClockConfig+0x1bc>)
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	091b      	lsrs	r3, r3, #4
 8003af2:	f003 030f 	and.w	r3, r3, #15
 8003af6:	490a      	ldr	r1, [pc, #40]	; (8003b20 <HAL_RCC_ClockConfig+0x1c0>)
 8003af8:	5ccb      	ldrb	r3, [r1, r3]
 8003afa:	fa22 f303 	lsr.w	r3, r2, r3
 8003afe:	4a09      	ldr	r2, [pc, #36]	; (8003b24 <HAL_RCC_ClockConfig+0x1c4>)
 8003b00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b02:	4b09      	ldr	r3, [pc, #36]	; (8003b28 <HAL_RCC_ClockConfig+0x1c8>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7fe fd18 	bl	800253c <HAL_InitTick>

  return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	40023c00 	.word	0x40023c00
 8003b1c:	40023800 	.word	0x40023800
 8003b20:	0800a1a8 	.word	0x0800a1a8
 8003b24:	20000000 	.word	0x20000000
 8003b28:	20000004 	.word	0x20000004

08003b2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b30:	4b03      	ldr	r3, [pc, #12]	; (8003b40 <HAL_RCC_GetHCLKFreq+0x14>)
 8003b32:	681b      	ldr	r3, [r3, #0]
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	46bd      	mov	sp, r7
 8003b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3c:	4770      	bx	lr
 8003b3e:	bf00      	nop
 8003b40:	20000000 	.word	0x20000000

08003b44 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003b48:	f7ff fff0 	bl	8003b2c <HAL_RCC_GetHCLKFreq>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	4b05      	ldr	r3, [pc, #20]	; (8003b64 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	0a9b      	lsrs	r3, r3, #10
 8003b54:	f003 0307 	and.w	r3, r3, #7
 8003b58:	4903      	ldr	r1, [pc, #12]	; (8003b68 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b5a:	5ccb      	ldrb	r3, [r1, r3]
 8003b5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	bd80      	pop	{r7, pc}
 8003b64:	40023800 	.word	0x40023800
 8003b68:	0800a1b8 	.word	0x0800a1b8

08003b6c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003b70:	f7ff ffdc 	bl	8003b2c <HAL_RCC_GetHCLKFreq>
 8003b74:	4602      	mov	r2, r0
 8003b76:	4b05      	ldr	r3, [pc, #20]	; (8003b8c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	0b5b      	lsrs	r3, r3, #13
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	4903      	ldr	r1, [pc, #12]	; (8003b90 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b82:	5ccb      	ldrb	r3, [r1, r3]
 8003b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	40023800 	.word	0x40023800
 8003b90:	0800a1b8 	.word	0x0800a1b8

08003b94 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b98:	b0ae      	sub	sp, #184	; 0xb8
 8003b9a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003bba:	4bcb      	ldr	r3, [pc, #812]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f003 030c 	and.w	r3, r3, #12
 8003bc2:	2b0c      	cmp	r3, #12
 8003bc4:	f200 8206 	bhi.w	8003fd4 <HAL_RCC_GetSysClockFreq+0x440>
 8003bc8:	a201      	add	r2, pc, #4	; (adr r2, 8003bd0 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003bca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bce:	bf00      	nop
 8003bd0:	08003c05 	.word	0x08003c05
 8003bd4:	08003fd5 	.word	0x08003fd5
 8003bd8:	08003fd5 	.word	0x08003fd5
 8003bdc:	08003fd5 	.word	0x08003fd5
 8003be0:	08003c0d 	.word	0x08003c0d
 8003be4:	08003fd5 	.word	0x08003fd5
 8003be8:	08003fd5 	.word	0x08003fd5
 8003bec:	08003fd5 	.word	0x08003fd5
 8003bf0:	08003c15 	.word	0x08003c15
 8003bf4:	08003fd5 	.word	0x08003fd5
 8003bf8:	08003fd5 	.word	0x08003fd5
 8003bfc:	08003fd5 	.word	0x08003fd5
 8003c00:	08003e05 	.word	0x08003e05
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003c04:	4bb9      	ldr	r3, [pc, #740]	; (8003eec <HAL_RCC_GetSysClockFreq+0x358>)
 8003c06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003c0a:	e1e7      	b.n	8003fdc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003c0c:	4bb8      	ldr	r3, [pc, #736]	; (8003ef0 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003c0e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003c12:	e1e3      	b.n	8003fdc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c14:	4bb4      	ldr	r3, [pc, #720]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c1c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c20:	4bb1      	ldr	r3, [pc, #708]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d071      	beq.n	8003d10 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c2c:	4bae      	ldr	r3, [pc, #696]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	099b      	lsrs	r3, r3, #6
 8003c32:	2200      	movs	r2, #0
 8003c34:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003c38:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003c3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003c40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c44:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003c48:	2300      	movs	r3, #0
 8003c4a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003c4e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003c52:	4622      	mov	r2, r4
 8003c54:	462b      	mov	r3, r5
 8003c56:	f04f 0000 	mov.w	r0, #0
 8003c5a:	f04f 0100 	mov.w	r1, #0
 8003c5e:	0159      	lsls	r1, r3, #5
 8003c60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c64:	0150      	lsls	r0, r2, #5
 8003c66:	4602      	mov	r2, r0
 8003c68:	460b      	mov	r3, r1
 8003c6a:	4621      	mov	r1, r4
 8003c6c:	1a51      	subs	r1, r2, r1
 8003c6e:	6439      	str	r1, [r7, #64]	; 0x40
 8003c70:	4629      	mov	r1, r5
 8003c72:	eb63 0301 	sbc.w	r3, r3, r1
 8003c76:	647b      	str	r3, [r7, #68]	; 0x44
 8003c78:	f04f 0200 	mov.w	r2, #0
 8003c7c:	f04f 0300 	mov.w	r3, #0
 8003c80:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003c84:	4649      	mov	r1, r9
 8003c86:	018b      	lsls	r3, r1, #6
 8003c88:	4641      	mov	r1, r8
 8003c8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003c8e:	4641      	mov	r1, r8
 8003c90:	018a      	lsls	r2, r1, #6
 8003c92:	4641      	mov	r1, r8
 8003c94:	1a51      	subs	r1, r2, r1
 8003c96:	63b9      	str	r1, [r7, #56]	; 0x38
 8003c98:	4649      	mov	r1, r9
 8003c9a:	eb63 0301 	sbc.w	r3, r3, r1
 8003c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ca0:	f04f 0200 	mov.w	r2, #0
 8003ca4:	f04f 0300 	mov.w	r3, #0
 8003ca8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003cac:	4649      	mov	r1, r9
 8003cae:	00cb      	lsls	r3, r1, #3
 8003cb0:	4641      	mov	r1, r8
 8003cb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cb6:	4641      	mov	r1, r8
 8003cb8:	00ca      	lsls	r2, r1, #3
 8003cba:	4610      	mov	r0, r2
 8003cbc:	4619      	mov	r1, r3
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	4622      	mov	r2, r4
 8003cc2:	189b      	adds	r3, r3, r2
 8003cc4:	633b      	str	r3, [r7, #48]	; 0x30
 8003cc6:	462b      	mov	r3, r5
 8003cc8:	460a      	mov	r2, r1
 8003cca:	eb42 0303 	adc.w	r3, r2, r3
 8003cce:	637b      	str	r3, [r7, #52]	; 0x34
 8003cd0:	f04f 0200 	mov.w	r2, #0
 8003cd4:	f04f 0300 	mov.w	r3, #0
 8003cd8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003cdc:	4629      	mov	r1, r5
 8003cde:	024b      	lsls	r3, r1, #9
 8003ce0:	4621      	mov	r1, r4
 8003ce2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ce6:	4621      	mov	r1, r4
 8003ce8:	024a      	lsls	r2, r1, #9
 8003cea:	4610      	mov	r0, r2
 8003cec:	4619      	mov	r1, r3
 8003cee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003cf8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003cfc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003d00:	f7fc ff72 	bl	8000be8 <__aeabi_uldivmod>
 8003d04:	4602      	mov	r2, r0
 8003d06:	460b      	mov	r3, r1
 8003d08:	4613      	mov	r3, r2
 8003d0a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d0e:	e067      	b.n	8003de0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d10:	4b75      	ldr	r3, [pc, #468]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	099b      	lsrs	r3, r3, #6
 8003d16:	2200      	movs	r2, #0
 8003d18:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003d1c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003d20:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003d24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d28:	67bb      	str	r3, [r7, #120]	; 0x78
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003d2e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003d32:	4622      	mov	r2, r4
 8003d34:	462b      	mov	r3, r5
 8003d36:	f04f 0000 	mov.w	r0, #0
 8003d3a:	f04f 0100 	mov.w	r1, #0
 8003d3e:	0159      	lsls	r1, r3, #5
 8003d40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003d44:	0150      	lsls	r0, r2, #5
 8003d46:	4602      	mov	r2, r0
 8003d48:	460b      	mov	r3, r1
 8003d4a:	4621      	mov	r1, r4
 8003d4c:	1a51      	subs	r1, r2, r1
 8003d4e:	62b9      	str	r1, [r7, #40]	; 0x28
 8003d50:	4629      	mov	r1, r5
 8003d52:	eb63 0301 	sbc.w	r3, r3, r1
 8003d56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d58:	f04f 0200 	mov.w	r2, #0
 8003d5c:	f04f 0300 	mov.w	r3, #0
 8003d60:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003d64:	4649      	mov	r1, r9
 8003d66:	018b      	lsls	r3, r1, #6
 8003d68:	4641      	mov	r1, r8
 8003d6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003d6e:	4641      	mov	r1, r8
 8003d70:	018a      	lsls	r2, r1, #6
 8003d72:	4641      	mov	r1, r8
 8003d74:	ebb2 0a01 	subs.w	sl, r2, r1
 8003d78:	4649      	mov	r1, r9
 8003d7a:	eb63 0b01 	sbc.w	fp, r3, r1
 8003d7e:	f04f 0200 	mov.w	r2, #0
 8003d82:	f04f 0300 	mov.w	r3, #0
 8003d86:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003d8a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003d8e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003d92:	4692      	mov	sl, r2
 8003d94:	469b      	mov	fp, r3
 8003d96:	4623      	mov	r3, r4
 8003d98:	eb1a 0303 	adds.w	r3, sl, r3
 8003d9c:	623b      	str	r3, [r7, #32]
 8003d9e:	462b      	mov	r3, r5
 8003da0:	eb4b 0303 	adc.w	r3, fp, r3
 8003da4:	627b      	str	r3, [r7, #36]	; 0x24
 8003da6:	f04f 0200 	mov.w	r2, #0
 8003daa:	f04f 0300 	mov.w	r3, #0
 8003dae:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003db2:	4629      	mov	r1, r5
 8003db4:	028b      	lsls	r3, r1, #10
 8003db6:	4621      	mov	r1, r4
 8003db8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003dbc:	4621      	mov	r1, r4
 8003dbe:	028a      	lsls	r2, r1, #10
 8003dc0:	4610      	mov	r0, r2
 8003dc2:	4619      	mov	r1, r3
 8003dc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003dc8:	2200      	movs	r2, #0
 8003dca:	673b      	str	r3, [r7, #112]	; 0x70
 8003dcc:	677a      	str	r2, [r7, #116]	; 0x74
 8003dce:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003dd2:	f7fc ff09 	bl	8000be8 <__aeabi_uldivmod>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	460b      	mov	r3, r1
 8003dda:	4613      	mov	r3, r2
 8003ddc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003de0:	4b41      	ldr	r3, [pc, #260]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	0c1b      	lsrs	r3, r3, #16
 8003de6:	f003 0303 	and.w	r3, r3, #3
 8003dea:	3301      	adds	r3, #1
 8003dec:	005b      	lsls	r3, r3, #1
 8003dee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003df2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003df6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003e02:	e0eb      	b.n	8003fdc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e04:	4b38      	ldr	r3, [pc, #224]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e0c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e10:	4b35      	ldr	r3, [pc, #212]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d06b      	beq.n	8003ef4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e1c:	4b32      	ldr	r3, [pc, #200]	; (8003ee8 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	099b      	lsrs	r3, r3, #6
 8003e22:	2200      	movs	r2, #0
 8003e24:	66bb      	str	r3, [r7, #104]	; 0x68
 8003e26:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003e28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003e2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e2e:	663b      	str	r3, [r7, #96]	; 0x60
 8003e30:	2300      	movs	r3, #0
 8003e32:	667b      	str	r3, [r7, #100]	; 0x64
 8003e34:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003e38:	4622      	mov	r2, r4
 8003e3a:	462b      	mov	r3, r5
 8003e3c:	f04f 0000 	mov.w	r0, #0
 8003e40:	f04f 0100 	mov.w	r1, #0
 8003e44:	0159      	lsls	r1, r3, #5
 8003e46:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e4a:	0150      	lsls	r0, r2, #5
 8003e4c:	4602      	mov	r2, r0
 8003e4e:	460b      	mov	r3, r1
 8003e50:	4621      	mov	r1, r4
 8003e52:	1a51      	subs	r1, r2, r1
 8003e54:	61b9      	str	r1, [r7, #24]
 8003e56:	4629      	mov	r1, r5
 8003e58:	eb63 0301 	sbc.w	r3, r3, r1
 8003e5c:	61fb      	str	r3, [r7, #28]
 8003e5e:	f04f 0200 	mov.w	r2, #0
 8003e62:	f04f 0300 	mov.w	r3, #0
 8003e66:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003e6a:	4659      	mov	r1, fp
 8003e6c:	018b      	lsls	r3, r1, #6
 8003e6e:	4651      	mov	r1, sl
 8003e70:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e74:	4651      	mov	r1, sl
 8003e76:	018a      	lsls	r2, r1, #6
 8003e78:	4651      	mov	r1, sl
 8003e7a:	ebb2 0801 	subs.w	r8, r2, r1
 8003e7e:	4659      	mov	r1, fp
 8003e80:	eb63 0901 	sbc.w	r9, r3, r1
 8003e84:	f04f 0200 	mov.w	r2, #0
 8003e88:	f04f 0300 	mov.w	r3, #0
 8003e8c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e90:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e94:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e98:	4690      	mov	r8, r2
 8003e9a:	4699      	mov	r9, r3
 8003e9c:	4623      	mov	r3, r4
 8003e9e:	eb18 0303 	adds.w	r3, r8, r3
 8003ea2:	613b      	str	r3, [r7, #16]
 8003ea4:	462b      	mov	r3, r5
 8003ea6:	eb49 0303 	adc.w	r3, r9, r3
 8003eaa:	617b      	str	r3, [r7, #20]
 8003eac:	f04f 0200 	mov.w	r2, #0
 8003eb0:	f04f 0300 	mov.w	r3, #0
 8003eb4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003eb8:	4629      	mov	r1, r5
 8003eba:	024b      	lsls	r3, r1, #9
 8003ebc:	4621      	mov	r1, r4
 8003ebe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ec2:	4621      	mov	r1, r4
 8003ec4:	024a      	lsls	r2, r1, #9
 8003ec6:	4610      	mov	r0, r2
 8003ec8:	4619      	mov	r1, r3
 8003eca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003ece:	2200      	movs	r2, #0
 8003ed0:	65bb      	str	r3, [r7, #88]	; 0x58
 8003ed2:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003ed4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003ed8:	f7fc fe86 	bl	8000be8 <__aeabi_uldivmod>
 8003edc:	4602      	mov	r2, r0
 8003ede:	460b      	mov	r3, r1
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003ee6:	e065      	b.n	8003fb4 <HAL_RCC_GetSysClockFreq+0x420>
 8003ee8:	40023800 	.word	0x40023800
 8003eec:	00f42400 	.word	0x00f42400
 8003ef0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ef4:	4b3d      	ldr	r3, [pc, #244]	; (8003fec <HAL_RCC_GetSysClockFreq+0x458>)
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	099b      	lsrs	r3, r3, #6
 8003efa:	2200      	movs	r2, #0
 8003efc:	4618      	mov	r0, r3
 8003efe:	4611      	mov	r1, r2
 8003f00:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003f04:	653b      	str	r3, [r7, #80]	; 0x50
 8003f06:	2300      	movs	r3, #0
 8003f08:	657b      	str	r3, [r7, #84]	; 0x54
 8003f0a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003f0e:	4642      	mov	r2, r8
 8003f10:	464b      	mov	r3, r9
 8003f12:	f04f 0000 	mov.w	r0, #0
 8003f16:	f04f 0100 	mov.w	r1, #0
 8003f1a:	0159      	lsls	r1, r3, #5
 8003f1c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f20:	0150      	lsls	r0, r2, #5
 8003f22:	4602      	mov	r2, r0
 8003f24:	460b      	mov	r3, r1
 8003f26:	4641      	mov	r1, r8
 8003f28:	1a51      	subs	r1, r2, r1
 8003f2a:	60b9      	str	r1, [r7, #8]
 8003f2c:	4649      	mov	r1, r9
 8003f2e:	eb63 0301 	sbc.w	r3, r3, r1
 8003f32:	60fb      	str	r3, [r7, #12]
 8003f34:	f04f 0200 	mov.w	r2, #0
 8003f38:	f04f 0300 	mov.w	r3, #0
 8003f3c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003f40:	4659      	mov	r1, fp
 8003f42:	018b      	lsls	r3, r1, #6
 8003f44:	4651      	mov	r1, sl
 8003f46:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003f4a:	4651      	mov	r1, sl
 8003f4c:	018a      	lsls	r2, r1, #6
 8003f4e:	4651      	mov	r1, sl
 8003f50:	1a54      	subs	r4, r2, r1
 8003f52:	4659      	mov	r1, fp
 8003f54:	eb63 0501 	sbc.w	r5, r3, r1
 8003f58:	f04f 0200 	mov.w	r2, #0
 8003f5c:	f04f 0300 	mov.w	r3, #0
 8003f60:	00eb      	lsls	r3, r5, #3
 8003f62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003f66:	00e2      	lsls	r2, r4, #3
 8003f68:	4614      	mov	r4, r2
 8003f6a:	461d      	mov	r5, r3
 8003f6c:	4643      	mov	r3, r8
 8003f6e:	18e3      	adds	r3, r4, r3
 8003f70:	603b      	str	r3, [r7, #0]
 8003f72:	464b      	mov	r3, r9
 8003f74:	eb45 0303 	adc.w	r3, r5, r3
 8003f78:	607b      	str	r3, [r7, #4]
 8003f7a:	f04f 0200 	mov.w	r2, #0
 8003f7e:	f04f 0300 	mov.w	r3, #0
 8003f82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003f86:	4629      	mov	r1, r5
 8003f88:	028b      	lsls	r3, r1, #10
 8003f8a:	4621      	mov	r1, r4
 8003f8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f90:	4621      	mov	r1, r4
 8003f92:	028a      	lsls	r2, r1, #10
 8003f94:	4610      	mov	r0, r2
 8003f96:	4619      	mov	r1, r3
 8003f98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	64bb      	str	r3, [r7, #72]	; 0x48
 8003fa0:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003fa2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003fa6:	f7fc fe1f 	bl	8000be8 <__aeabi_uldivmod>
 8003faa:	4602      	mov	r2, r0
 8003fac:	460b      	mov	r3, r1
 8003fae:	4613      	mov	r3, r2
 8003fb0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003fb4:	4b0d      	ldr	r3, [pc, #52]	; (8003fec <HAL_RCC_GetSysClockFreq+0x458>)
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	0f1b      	lsrs	r3, r3, #28
 8003fba:	f003 0307 	and.w	r3, r3, #7
 8003fbe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003fc2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003fc6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003fd2:	e003      	b.n	8003fdc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fd4:	4b06      	ldr	r3, [pc, #24]	; (8003ff0 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003fd6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003fda:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fdc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	37b8      	adds	r7, #184	; 0xb8
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003fea:	bf00      	nop
 8003fec:	40023800 	.word	0x40023800
 8003ff0:	00f42400 	.word	0x00f42400

08003ff4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b086      	sub	sp, #24
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d101      	bne.n	8004006 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	e28d      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 0301 	and.w	r3, r3, #1
 800400e:	2b00      	cmp	r3, #0
 8004010:	f000 8083 	beq.w	800411a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004014:	4b94      	ldr	r3, [pc, #592]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f003 030c 	and.w	r3, r3, #12
 800401c:	2b04      	cmp	r3, #4
 800401e:	d019      	beq.n	8004054 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004020:	4b91      	ldr	r3, [pc, #580]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004028:	2b08      	cmp	r3, #8
 800402a:	d106      	bne.n	800403a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800402c:	4b8e      	ldr	r3, [pc, #568]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004034:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004038:	d00c      	beq.n	8004054 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800403a:	4b8b      	ldr	r3, [pc, #556]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004042:	2b0c      	cmp	r3, #12
 8004044:	d112      	bne.n	800406c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004046:	4b88      	ldr	r3, [pc, #544]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800404e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004052:	d10b      	bne.n	800406c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004054:	4b84      	ldr	r3, [pc, #528]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800405c:	2b00      	cmp	r3, #0
 800405e:	d05b      	beq.n	8004118 <HAL_RCC_OscConfig+0x124>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d157      	bne.n	8004118 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e25a      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004074:	d106      	bne.n	8004084 <HAL_RCC_OscConfig+0x90>
 8004076:	4b7c      	ldr	r3, [pc, #496]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a7b      	ldr	r2, [pc, #492]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 800407c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004080:	6013      	str	r3, [r2, #0]
 8004082:	e01d      	b.n	80040c0 <HAL_RCC_OscConfig+0xcc>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800408c:	d10c      	bne.n	80040a8 <HAL_RCC_OscConfig+0xb4>
 800408e:	4b76      	ldr	r3, [pc, #472]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a75      	ldr	r2, [pc, #468]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 8004094:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004098:	6013      	str	r3, [r2, #0]
 800409a:	4b73      	ldr	r3, [pc, #460]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a72      	ldr	r2, [pc, #456]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 80040a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040a4:	6013      	str	r3, [r2, #0]
 80040a6:	e00b      	b.n	80040c0 <HAL_RCC_OscConfig+0xcc>
 80040a8:	4b6f      	ldr	r3, [pc, #444]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	4a6e      	ldr	r2, [pc, #440]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 80040ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040b2:	6013      	str	r3, [r2, #0]
 80040b4:	4b6c      	ldr	r3, [pc, #432]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4a6b      	ldr	r2, [pc, #428]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 80040ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d013      	beq.n	80040f0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040c8:	f7fe fa7c 	bl	80025c4 <HAL_GetTick>
 80040cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ce:	e008      	b.n	80040e2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040d0:	f7fe fa78 	bl	80025c4 <HAL_GetTick>
 80040d4:	4602      	mov	r2, r0
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	1ad3      	subs	r3, r2, r3
 80040da:	2b64      	cmp	r3, #100	; 0x64
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e21f      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040e2:	4b61      	ldr	r3, [pc, #388]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d0f0      	beq.n	80040d0 <HAL_RCC_OscConfig+0xdc>
 80040ee:	e014      	b.n	800411a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f0:	f7fe fa68 	bl	80025c4 <HAL_GetTick>
 80040f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040f6:	e008      	b.n	800410a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040f8:	f7fe fa64 	bl	80025c4 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b64      	cmp	r3, #100	; 0x64
 8004104:	d901      	bls.n	800410a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e20b      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800410a:	4b57      	ldr	r3, [pc, #348]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1f0      	bne.n	80040f8 <HAL_RCC_OscConfig+0x104>
 8004116:	e000      	b.n	800411a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004118:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 0302 	and.w	r3, r3, #2
 8004122:	2b00      	cmp	r3, #0
 8004124:	d06f      	beq.n	8004206 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004126:	4b50      	ldr	r3, [pc, #320]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	f003 030c 	and.w	r3, r3, #12
 800412e:	2b00      	cmp	r3, #0
 8004130:	d017      	beq.n	8004162 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004132:	4b4d      	ldr	r3, [pc, #308]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 8004134:	689b      	ldr	r3, [r3, #8]
 8004136:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800413a:	2b08      	cmp	r3, #8
 800413c:	d105      	bne.n	800414a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800413e:	4b4a      	ldr	r3, [pc, #296]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00b      	beq.n	8004162 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800414a:	4b47      	ldr	r3, [pc, #284]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 800414c:	689b      	ldr	r3, [r3, #8]
 800414e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004152:	2b0c      	cmp	r3, #12
 8004154:	d11c      	bne.n	8004190 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004156:	4b44      	ldr	r3, [pc, #272]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d116      	bne.n	8004190 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004162:	4b41      	ldr	r3, [pc, #260]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b00      	cmp	r3, #0
 800416c:	d005      	beq.n	800417a <HAL_RCC_OscConfig+0x186>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	2b01      	cmp	r3, #1
 8004174:	d001      	beq.n	800417a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e1d3      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800417a:	4b3b      	ldr	r3, [pc, #236]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	691b      	ldr	r3, [r3, #16]
 8004186:	00db      	lsls	r3, r3, #3
 8004188:	4937      	ldr	r1, [pc, #220]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 800418a:	4313      	orrs	r3, r2
 800418c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800418e:	e03a      	b.n	8004206 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	68db      	ldr	r3, [r3, #12]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d020      	beq.n	80041da <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004198:	4b34      	ldr	r3, [pc, #208]	; (800426c <HAL_RCC_OscConfig+0x278>)
 800419a:	2201      	movs	r2, #1
 800419c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419e:	f7fe fa11 	bl	80025c4 <HAL_GetTick>
 80041a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041a4:	e008      	b.n	80041b8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041a6:	f7fe fa0d 	bl	80025c4 <HAL_GetTick>
 80041aa:	4602      	mov	r2, r0
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	2b02      	cmp	r3, #2
 80041b2:	d901      	bls.n	80041b8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80041b4:	2303      	movs	r3, #3
 80041b6:	e1b4      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b8:	4b2b      	ldr	r3, [pc, #172]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0302 	and.w	r3, r3, #2
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d0f0      	beq.n	80041a6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041c4:	4b28      	ldr	r3, [pc, #160]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	00db      	lsls	r3, r3, #3
 80041d2:	4925      	ldr	r1, [pc, #148]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 80041d4:	4313      	orrs	r3, r2
 80041d6:	600b      	str	r3, [r1, #0]
 80041d8:	e015      	b.n	8004206 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041da:	4b24      	ldr	r3, [pc, #144]	; (800426c <HAL_RCC_OscConfig+0x278>)
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e0:	f7fe f9f0 	bl	80025c4 <HAL_GetTick>
 80041e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041e6:	e008      	b.n	80041fa <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041e8:	f7fe f9ec 	bl	80025c4 <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d901      	bls.n	80041fa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	e193      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041fa:	4b1b      	ldr	r3, [pc, #108]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0302 	and.w	r3, r3, #2
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1f0      	bne.n	80041e8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0308 	and.w	r3, r3, #8
 800420e:	2b00      	cmp	r3, #0
 8004210:	d036      	beq.n	8004280 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d016      	beq.n	8004248 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800421a:	4b15      	ldr	r3, [pc, #84]	; (8004270 <HAL_RCC_OscConfig+0x27c>)
 800421c:	2201      	movs	r2, #1
 800421e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004220:	f7fe f9d0 	bl	80025c4 <HAL_GetTick>
 8004224:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004226:	e008      	b.n	800423a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004228:	f7fe f9cc 	bl	80025c4 <HAL_GetTick>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	1ad3      	subs	r3, r2, r3
 8004232:	2b02      	cmp	r3, #2
 8004234:	d901      	bls.n	800423a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e173      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800423a:	4b0b      	ldr	r3, [pc, #44]	; (8004268 <HAL_RCC_OscConfig+0x274>)
 800423c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800423e:	f003 0302 	and.w	r3, r3, #2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d0f0      	beq.n	8004228 <HAL_RCC_OscConfig+0x234>
 8004246:	e01b      	b.n	8004280 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004248:	4b09      	ldr	r3, [pc, #36]	; (8004270 <HAL_RCC_OscConfig+0x27c>)
 800424a:	2200      	movs	r2, #0
 800424c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800424e:	f7fe f9b9 	bl	80025c4 <HAL_GetTick>
 8004252:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004254:	e00e      	b.n	8004274 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004256:	f7fe f9b5 	bl	80025c4 <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	2b02      	cmp	r3, #2
 8004262:	d907      	bls.n	8004274 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004264:	2303      	movs	r3, #3
 8004266:	e15c      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
 8004268:	40023800 	.word	0x40023800
 800426c:	42470000 	.word	0x42470000
 8004270:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004274:	4b8a      	ldr	r3, [pc, #552]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 8004276:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004278:	f003 0302 	and.w	r3, r3, #2
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1ea      	bne.n	8004256 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0304 	and.w	r3, r3, #4
 8004288:	2b00      	cmp	r3, #0
 800428a:	f000 8097 	beq.w	80043bc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800428e:	2300      	movs	r3, #0
 8004290:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004292:	4b83      	ldr	r3, [pc, #524]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 8004294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d10f      	bne.n	80042be <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800429e:	2300      	movs	r3, #0
 80042a0:	60bb      	str	r3, [r7, #8]
 80042a2:	4b7f      	ldr	r3, [pc, #508]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 80042a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a6:	4a7e      	ldr	r2, [pc, #504]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 80042a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042ac:	6413      	str	r3, [r2, #64]	; 0x40
 80042ae:	4b7c      	ldr	r3, [pc, #496]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 80042b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b6:	60bb      	str	r3, [r7, #8]
 80042b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042ba:	2301      	movs	r3, #1
 80042bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042be:	4b79      	ldr	r3, [pc, #484]	; (80044a4 <HAL_RCC_OscConfig+0x4b0>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d118      	bne.n	80042fc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042ca:	4b76      	ldr	r3, [pc, #472]	; (80044a4 <HAL_RCC_OscConfig+0x4b0>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a75      	ldr	r2, [pc, #468]	; (80044a4 <HAL_RCC_OscConfig+0x4b0>)
 80042d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042d6:	f7fe f975 	bl	80025c4 <HAL_GetTick>
 80042da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042dc:	e008      	b.n	80042f0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042de:	f7fe f971 	bl	80025c4 <HAL_GetTick>
 80042e2:	4602      	mov	r2, r0
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	1ad3      	subs	r3, r2, r3
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	d901      	bls.n	80042f0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80042ec:	2303      	movs	r3, #3
 80042ee:	e118      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042f0:	4b6c      	ldr	r3, [pc, #432]	; (80044a4 <HAL_RCC_OscConfig+0x4b0>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d0f0      	beq.n	80042de <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d106      	bne.n	8004312 <HAL_RCC_OscConfig+0x31e>
 8004304:	4b66      	ldr	r3, [pc, #408]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 8004306:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004308:	4a65      	ldr	r2, [pc, #404]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 800430a:	f043 0301 	orr.w	r3, r3, #1
 800430e:	6713      	str	r3, [r2, #112]	; 0x70
 8004310:	e01c      	b.n	800434c <HAL_RCC_OscConfig+0x358>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	2b05      	cmp	r3, #5
 8004318:	d10c      	bne.n	8004334 <HAL_RCC_OscConfig+0x340>
 800431a:	4b61      	ldr	r3, [pc, #388]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 800431c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800431e:	4a60      	ldr	r2, [pc, #384]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 8004320:	f043 0304 	orr.w	r3, r3, #4
 8004324:	6713      	str	r3, [r2, #112]	; 0x70
 8004326:	4b5e      	ldr	r3, [pc, #376]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 8004328:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800432a:	4a5d      	ldr	r2, [pc, #372]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 800432c:	f043 0301 	orr.w	r3, r3, #1
 8004330:	6713      	str	r3, [r2, #112]	; 0x70
 8004332:	e00b      	b.n	800434c <HAL_RCC_OscConfig+0x358>
 8004334:	4b5a      	ldr	r3, [pc, #360]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 8004336:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004338:	4a59      	ldr	r2, [pc, #356]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 800433a:	f023 0301 	bic.w	r3, r3, #1
 800433e:	6713      	str	r3, [r2, #112]	; 0x70
 8004340:	4b57      	ldr	r3, [pc, #348]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 8004342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004344:	4a56      	ldr	r2, [pc, #344]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 8004346:	f023 0304 	bic.w	r3, r3, #4
 800434a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d015      	beq.n	8004380 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004354:	f7fe f936 	bl	80025c4 <HAL_GetTick>
 8004358:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800435a:	e00a      	b.n	8004372 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800435c:	f7fe f932 	bl	80025c4 <HAL_GetTick>
 8004360:	4602      	mov	r2, r0
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	1ad3      	subs	r3, r2, r3
 8004366:	f241 3288 	movw	r2, #5000	; 0x1388
 800436a:	4293      	cmp	r3, r2
 800436c:	d901      	bls.n	8004372 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e0d7      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004372:	4b4b      	ldr	r3, [pc, #300]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 8004374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004376:	f003 0302 	and.w	r3, r3, #2
 800437a:	2b00      	cmp	r3, #0
 800437c:	d0ee      	beq.n	800435c <HAL_RCC_OscConfig+0x368>
 800437e:	e014      	b.n	80043aa <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004380:	f7fe f920 	bl	80025c4 <HAL_GetTick>
 8004384:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004386:	e00a      	b.n	800439e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004388:	f7fe f91c 	bl	80025c4 <HAL_GetTick>
 800438c:	4602      	mov	r2, r0
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	1ad3      	subs	r3, r2, r3
 8004392:	f241 3288 	movw	r2, #5000	; 0x1388
 8004396:	4293      	cmp	r3, r2
 8004398:	d901      	bls.n	800439e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e0c1      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800439e:	4b40      	ldr	r3, [pc, #256]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 80043a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043a2:	f003 0302 	and.w	r3, r3, #2
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1ee      	bne.n	8004388 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80043aa:	7dfb      	ldrb	r3, [r7, #23]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d105      	bne.n	80043bc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043b0:	4b3b      	ldr	r3, [pc, #236]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 80043b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b4:	4a3a      	ldr	r2, [pc, #232]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 80043b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043ba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	699b      	ldr	r3, [r3, #24]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	f000 80ad 	beq.w	8004520 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043c6:	4b36      	ldr	r3, [pc, #216]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f003 030c 	and.w	r3, r3, #12
 80043ce:	2b08      	cmp	r3, #8
 80043d0:	d060      	beq.n	8004494 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	699b      	ldr	r3, [r3, #24]
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d145      	bne.n	8004466 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043da:	4b33      	ldr	r3, [pc, #204]	; (80044a8 <HAL_RCC_OscConfig+0x4b4>)
 80043dc:	2200      	movs	r2, #0
 80043de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e0:	f7fe f8f0 	bl	80025c4 <HAL_GetTick>
 80043e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043e6:	e008      	b.n	80043fa <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043e8:	f7fe f8ec 	bl	80025c4 <HAL_GetTick>
 80043ec:	4602      	mov	r2, r0
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	1ad3      	subs	r3, r2, r3
 80043f2:	2b02      	cmp	r3, #2
 80043f4:	d901      	bls.n	80043fa <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80043f6:	2303      	movs	r3, #3
 80043f8:	e093      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043fa:	4b29      	ldr	r3, [pc, #164]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d1f0      	bne.n	80043e8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	69da      	ldr	r2, [r3, #28]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6a1b      	ldr	r3, [r3, #32]
 800440e:	431a      	orrs	r2, r3
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004414:	019b      	lsls	r3, r3, #6
 8004416:	431a      	orrs	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800441c:	085b      	lsrs	r3, r3, #1
 800441e:	3b01      	subs	r3, #1
 8004420:	041b      	lsls	r3, r3, #16
 8004422:	431a      	orrs	r2, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004428:	061b      	lsls	r3, r3, #24
 800442a:	431a      	orrs	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004430:	071b      	lsls	r3, r3, #28
 8004432:	491b      	ldr	r1, [pc, #108]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 8004434:	4313      	orrs	r3, r2
 8004436:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004438:	4b1b      	ldr	r3, [pc, #108]	; (80044a8 <HAL_RCC_OscConfig+0x4b4>)
 800443a:	2201      	movs	r2, #1
 800443c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800443e:	f7fe f8c1 	bl	80025c4 <HAL_GetTick>
 8004442:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004444:	e008      	b.n	8004458 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004446:	f7fe f8bd 	bl	80025c4 <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	2b02      	cmp	r3, #2
 8004452:	d901      	bls.n	8004458 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	e064      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004458:	4b11      	ldr	r3, [pc, #68]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d0f0      	beq.n	8004446 <HAL_RCC_OscConfig+0x452>
 8004464:	e05c      	b.n	8004520 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004466:	4b10      	ldr	r3, [pc, #64]	; (80044a8 <HAL_RCC_OscConfig+0x4b4>)
 8004468:	2200      	movs	r2, #0
 800446a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446c:	f7fe f8aa 	bl	80025c4 <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004474:	f7fe f8a6 	bl	80025c4 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e04d      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004486:	4b06      	ldr	r3, [pc, #24]	; (80044a0 <HAL_RCC_OscConfig+0x4ac>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1f0      	bne.n	8004474 <HAL_RCC_OscConfig+0x480>
 8004492:	e045      	b.n	8004520 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	699b      	ldr	r3, [r3, #24]
 8004498:	2b01      	cmp	r3, #1
 800449a:	d107      	bne.n	80044ac <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e040      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
 80044a0:	40023800 	.word	0x40023800
 80044a4:	40007000 	.word	0x40007000
 80044a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044ac:	4b1f      	ldr	r3, [pc, #124]	; (800452c <HAL_RCC_OscConfig+0x538>)
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	699b      	ldr	r3, [r3, #24]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d030      	beq.n	800451c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d129      	bne.n	800451c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d122      	bne.n	800451c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80044dc:	4013      	ands	r3, r2
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80044e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d119      	bne.n	800451c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044f2:	085b      	lsrs	r3, r3, #1
 80044f4:	3b01      	subs	r3, #1
 80044f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d10f      	bne.n	800451c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004506:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004508:	429a      	cmp	r2, r3
 800450a:	d107      	bne.n	800451c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004516:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004518:	429a      	cmp	r2, r3
 800451a:	d001      	beq.n	8004520 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e000      	b.n	8004522 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	3718      	adds	r7, #24
 8004526:	46bd      	mov	sp, r7
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	40023800 	.word	0x40023800

08004530 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e041      	b.n	80045c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004548:	b2db      	uxtb	r3, r3
 800454a:	2b00      	cmp	r3, #0
 800454c:	d106      	bne.n	800455c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f7fd fbce 	bl	8001cf8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2202      	movs	r2, #2
 8004560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	3304      	adds	r3, #4
 800456c:	4619      	mov	r1, r3
 800456e:	4610      	mov	r0, r2
 8004570:	f001 f93a 	bl	80057e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2201      	movs	r2, #1
 80045b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3708      	adds	r7, #8
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
	...

080045d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80045d0:	b480      	push	{r7}
 80045d2:	b085      	sub	sp, #20
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d001      	beq.n	80045e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80045e4:	2301      	movs	r3, #1
 80045e6:	e046      	b.n	8004676 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2202      	movs	r2, #2
 80045ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a23      	ldr	r2, [pc, #140]	; (8004684 <HAL_TIM_Base_Start+0xb4>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d022      	beq.n	8004640 <HAL_TIM_Base_Start+0x70>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004602:	d01d      	beq.n	8004640 <HAL_TIM_Base_Start+0x70>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4a1f      	ldr	r2, [pc, #124]	; (8004688 <HAL_TIM_Base_Start+0xb8>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d018      	beq.n	8004640 <HAL_TIM_Base_Start+0x70>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a1e      	ldr	r2, [pc, #120]	; (800468c <HAL_TIM_Base_Start+0xbc>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d013      	beq.n	8004640 <HAL_TIM_Base_Start+0x70>
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a1c      	ldr	r2, [pc, #112]	; (8004690 <HAL_TIM_Base_Start+0xc0>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d00e      	beq.n	8004640 <HAL_TIM_Base_Start+0x70>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4a1b      	ldr	r2, [pc, #108]	; (8004694 <HAL_TIM_Base_Start+0xc4>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d009      	beq.n	8004640 <HAL_TIM_Base_Start+0x70>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a19      	ldr	r2, [pc, #100]	; (8004698 <HAL_TIM_Base_Start+0xc8>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d004      	beq.n	8004640 <HAL_TIM_Base_Start+0x70>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a18      	ldr	r2, [pc, #96]	; (800469c <HAL_TIM_Base_Start+0xcc>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d111      	bne.n	8004664 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f003 0307 	and.w	r3, r3, #7
 800464a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2b06      	cmp	r3, #6
 8004650:	d010      	beq.n	8004674 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f042 0201 	orr.w	r2, r2, #1
 8004660:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004662:	e007      	b.n	8004674 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f042 0201 	orr.w	r2, r2, #1
 8004672:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3714      	adds	r7, #20
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
 8004682:	bf00      	nop
 8004684:	40010000 	.word	0x40010000
 8004688:	40000400 	.word	0x40000400
 800468c:	40000800 	.word	0x40000800
 8004690:	40000c00 	.word	0x40000c00
 8004694:	40010400 	.word	0x40010400
 8004698:	40014000 	.word	0x40014000
 800469c:	40001800 	.word	0x40001800

080046a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d101      	bne.n	80046b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e041      	b.n	8004736 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d106      	bne.n	80046cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f7fd faf4 	bl	8001cb4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2202      	movs	r2, #2
 80046d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	3304      	adds	r3, #4
 80046dc:	4619      	mov	r1, r3
 80046de:	4610      	mov	r0, r2
 80046e0:	f001 f882 	bl	80057e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2201      	movs	r2, #1
 80046f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2201      	movs	r2, #1
 8004708:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2201      	movs	r2, #1
 8004718:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
	...

08004740 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d109      	bne.n	8004764 <HAL_TIM_PWM_Start+0x24>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004756:	b2db      	uxtb	r3, r3
 8004758:	2b01      	cmp	r3, #1
 800475a:	bf14      	ite	ne
 800475c:	2301      	movne	r3, #1
 800475e:	2300      	moveq	r3, #0
 8004760:	b2db      	uxtb	r3, r3
 8004762:	e022      	b.n	80047aa <HAL_TIM_PWM_Start+0x6a>
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	2b04      	cmp	r3, #4
 8004768:	d109      	bne.n	800477e <HAL_TIM_PWM_Start+0x3e>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004770:	b2db      	uxtb	r3, r3
 8004772:	2b01      	cmp	r3, #1
 8004774:	bf14      	ite	ne
 8004776:	2301      	movne	r3, #1
 8004778:	2300      	moveq	r3, #0
 800477a:	b2db      	uxtb	r3, r3
 800477c:	e015      	b.n	80047aa <HAL_TIM_PWM_Start+0x6a>
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b08      	cmp	r3, #8
 8004782:	d109      	bne.n	8004798 <HAL_TIM_PWM_Start+0x58>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800478a:	b2db      	uxtb	r3, r3
 800478c:	2b01      	cmp	r3, #1
 800478e:	bf14      	ite	ne
 8004790:	2301      	movne	r3, #1
 8004792:	2300      	moveq	r3, #0
 8004794:	b2db      	uxtb	r3, r3
 8004796:	e008      	b.n	80047aa <HAL_TIM_PWM_Start+0x6a>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	bf14      	ite	ne
 80047a4:	2301      	movne	r3, #1
 80047a6:	2300      	moveq	r3, #0
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d001      	beq.n	80047b2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80047ae:	2301      	movs	r3, #1
 80047b0:	e07c      	b.n	80048ac <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d104      	bne.n	80047c2 <HAL_TIM_PWM_Start+0x82>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2202      	movs	r2, #2
 80047bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047c0:	e013      	b.n	80047ea <HAL_TIM_PWM_Start+0xaa>
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	2b04      	cmp	r3, #4
 80047c6:	d104      	bne.n	80047d2 <HAL_TIM_PWM_Start+0x92>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2202      	movs	r2, #2
 80047cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047d0:	e00b      	b.n	80047ea <HAL_TIM_PWM_Start+0xaa>
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	2b08      	cmp	r3, #8
 80047d6:	d104      	bne.n	80047e2 <HAL_TIM_PWM_Start+0xa2>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2202      	movs	r2, #2
 80047dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047e0:	e003      	b.n	80047ea <HAL_TIM_PWM_Start+0xaa>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2202      	movs	r2, #2
 80047e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	2201      	movs	r2, #1
 80047f0:	6839      	ldr	r1, [r7, #0]
 80047f2:	4618      	mov	r0, r3
 80047f4:	f001 fc0c 	bl	8006010 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a2d      	ldr	r2, [pc, #180]	; (80048b4 <HAL_TIM_PWM_Start+0x174>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d004      	beq.n	800480c <HAL_TIM_PWM_Start+0xcc>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a2c      	ldr	r2, [pc, #176]	; (80048b8 <HAL_TIM_PWM_Start+0x178>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d101      	bne.n	8004810 <HAL_TIM_PWM_Start+0xd0>
 800480c:	2301      	movs	r3, #1
 800480e:	e000      	b.n	8004812 <HAL_TIM_PWM_Start+0xd2>
 8004810:	2300      	movs	r3, #0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d007      	beq.n	8004826 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004824:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a22      	ldr	r2, [pc, #136]	; (80048b4 <HAL_TIM_PWM_Start+0x174>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d022      	beq.n	8004876 <HAL_TIM_PWM_Start+0x136>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004838:	d01d      	beq.n	8004876 <HAL_TIM_PWM_Start+0x136>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4a1f      	ldr	r2, [pc, #124]	; (80048bc <HAL_TIM_PWM_Start+0x17c>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d018      	beq.n	8004876 <HAL_TIM_PWM_Start+0x136>
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a1d      	ldr	r2, [pc, #116]	; (80048c0 <HAL_TIM_PWM_Start+0x180>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d013      	beq.n	8004876 <HAL_TIM_PWM_Start+0x136>
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	4a1c      	ldr	r2, [pc, #112]	; (80048c4 <HAL_TIM_PWM_Start+0x184>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d00e      	beq.n	8004876 <HAL_TIM_PWM_Start+0x136>
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4a16      	ldr	r2, [pc, #88]	; (80048b8 <HAL_TIM_PWM_Start+0x178>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d009      	beq.n	8004876 <HAL_TIM_PWM_Start+0x136>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a18      	ldr	r2, [pc, #96]	; (80048c8 <HAL_TIM_PWM_Start+0x188>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d004      	beq.n	8004876 <HAL_TIM_PWM_Start+0x136>
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a16      	ldr	r2, [pc, #88]	; (80048cc <HAL_TIM_PWM_Start+0x18c>)
 8004872:	4293      	cmp	r3, r2
 8004874:	d111      	bne.n	800489a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f003 0307 	and.w	r3, r3, #7
 8004880:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	2b06      	cmp	r3, #6
 8004886:	d010      	beq.n	80048aa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f042 0201 	orr.w	r2, r2, #1
 8004896:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004898:	e007      	b.n	80048aa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f042 0201 	orr.w	r2, r2, #1
 80048a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048aa:	2300      	movs	r3, #0
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	3710      	adds	r7, #16
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	40010000 	.word	0x40010000
 80048b8:	40010400 	.word	0x40010400
 80048bc:	40000400 	.word	0x40000400
 80048c0:	40000800 	.word	0x40000800
 80048c4:	40000c00 	.word	0x40000c00
 80048c8:	40014000 	.word	0x40014000
 80048cc:	40001800 	.word	0x40001800

080048d0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d101      	bne.n	80048e2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	e041      	b.n	8004966 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d106      	bne.n	80048fc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2200      	movs	r2, #0
 80048f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 f839 	bl	800496e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2202      	movs	r2, #2
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681a      	ldr	r2, [r3, #0]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	3304      	adds	r3, #4
 800490c:	4619      	mov	r1, r3
 800490e:	4610      	mov	r0, r2
 8004910:	f000 ff6a 	bl	80057e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2201      	movs	r2, #1
 8004920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2201      	movs	r2, #1
 8004928:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2201      	movs	r2, #1
 8004938:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2201      	movs	r2, #1
 8004958:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2201      	movs	r2, #1
 8004960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	3708      	adds	r7, #8
 800496a:	46bd      	mov	sp, r7
 800496c:	bd80      	pop	{r7, pc}

0800496e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800496e:	b480      	push	{r7}
 8004970:	b083      	sub	sp, #12
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004976:	bf00      	nop
 8004978:	370c      	adds	r7, #12
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
	...

08004984 <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b086      	sub	sp, #24
 8004988:	af00      	add	r7, sp, #0
 800498a:	60f8      	str	r0, [r7, #12]
 800498c:	60b9      	str	r1, [r7, #8]
 800498e:	607a      	str	r2, [r7, #4]
 8004990:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8004992:	2300      	movs	r3, #0
 8004994:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d104      	bne.n	80049a6 <HAL_TIM_IC_Start_DMA+0x22>
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049a2:	b2db      	uxtb	r3, r3
 80049a4:	e013      	b.n	80049ce <HAL_TIM_IC_Start_DMA+0x4a>
 80049a6:	68bb      	ldr	r3, [r7, #8]
 80049a8:	2b04      	cmp	r3, #4
 80049aa:	d104      	bne.n	80049b6 <HAL_TIM_IC_Start_DMA+0x32>
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	e00b      	b.n	80049ce <HAL_TIM_IC_Start_DMA+0x4a>
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	2b08      	cmp	r3, #8
 80049ba:	d104      	bne.n	80049c6 <HAL_TIM_IC_Start_DMA+0x42>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	e003      	b.n	80049ce <HAL_TIM_IC_Start_DMA+0x4a>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049cc:	b2db      	uxtb	r3, r3
 80049ce:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d104      	bne.n	80049e0 <HAL_TIM_IC_Start_DMA+0x5c>
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	e013      	b.n	8004a08 <HAL_TIM_IC_Start_DMA+0x84>
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	2b04      	cmp	r3, #4
 80049e4:	d104      	bne.n	80049f0 <HAL_TIM_IC_Start_DMA+0x6c>
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80049ec:	b2db      	uxtb	r3, r3
 80049ee:	e00b      	b.n	8004a08 <HAL_TIM_IC_Start_DMA+0x84>
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	2b08      	cmp	r3, #8
 80049f4:	d104      	bne.n	8004a00 <HAL_TIM_IC_Start_DMA+0x7c>
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	e003      	b.n	8004a08 <HAL_TIM_IC_Start_DMA+0x84>
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8004a0a:	7dbb      	ldrb	r3, [r7, #22]
 8004a0c:	2b02      	cmp	r3, #2
 8004a0e:	d002      	beq.n	8004a16 <HAL_TIM_IC_Start_DMA+0x92>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8004a10:	7d7b      	ldrb	r3, [r7, #21]
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d101      	bne.n	8004a1a <HAL_TIM_IC_Start_DMA+0x96>
  {
    return HAL_BUSY;
 8004a16:	2302      	movs	r3, #2
 8004a18:	e146      	b.n	8004ca8 <HAL_TIM_IC_Start_DMA+0x324>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8004a1a:	7dbb      	ldrb	r3, [r7, #22]
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d143      	bne.n	8004aa8 <HAL_TIM_IC_Start_DMA+0x124>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8004a20:	7d7b      	ldrb	r3, [r7, #21]
 8004a22:	2b01      	cmp	r3, #1
 8004a24:	d140      	bne.n	8004aa8 <HAL_TIM_IC_Start_DMA+0x124>
  {
    if ((pData == NULL) && (Length > 0U))
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d104      	bne.n	8004a36 <HAL_TIM_IC_Start_DMA+0xb2>
 8004a2c:	887b      	ldrh	r3, [r7, #2]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d001      	beq.n	8004a36 <HAL_TIM_IC_Start_DMA+0xb2>
    {
      return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e138      	b.n	8004ca8 <HAL_TIM_IC_Start_DMA+0x324>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d104      	bne.n	8004a46 <HAL_TIM_IC_Start_DMA+0xc2>
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2202      	movs	r2, #2
 8004a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a44:	e013      	b.n	8004a6e <HAL_TIM_IC_Start_DMA+0xea>
 8004a46:	68bb      	ldr	r3, [r7, #8]
 8004a48:	2b04      	cmp	r3, #4
 8004a4a:	d104      	bne.n	8004a56 <HAL_TIM_IC_Start_DMA+0xd2>
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2202      	movs	r2, #2
 8004a50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a54:	e00b      	b.n	8004a6e <HAL_TIM_IC_Start_DMA+0xea>
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	2b08      	cmp	r3, #8
 8004a5a:	d104      	bne.n	8004a66 <HAL_TIM_IC_Start_DMA+0xe2>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2202      	movs	r2, #2
 8004a60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a64:	e003      	b.n	8004a6e <HAL_TIM_IC_Start_DMA+0xea>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2202      	movs	r2, #2
 8004a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a6e:	68bb      	ldr	r3, [r7, #8]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d104      	bne.n	8004a7e <HAL_TIM_IC_Start_DMA+0xfa>
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2202      	movs	r2, #2
 8004a78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    if ((pData == NULL) && (Length > 0U))
 8004a7c:	e016      	b.n	8004aac <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	2b04      	cmp	r3, #4
 8004a82:	d104      	bne.n	8004a8e <HAL_TIM_IC_Start_DMA+0x10a>
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	2202      	movs	r2, #2
 8004a88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    if ((pData == NULL) && (Length > 0U))
 8004a8c:	e00e      	b.n	8004aac <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a8e:	68bb      	ldr	r3, [r7, #8]
 8004a90:	2b08      	cmp	r3, #8
 8004a92:	d104      	bne.n	8004a9e <HAL_TIM_IC_Start_DMA+0x11a>
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2202      	movs	r2, #2
 8004a98:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) && (Length > 0U))
 8004a9c:	e006      	b.n	8004aac <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2202      	movs	r2, #2
 8004aa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) && (Length > 0U))
 8004aa6:	e001      	b.n	8004aac <HAL_TIM_IC_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e0fd      	b.n	8004ca8 <HAL_TIM_IC_Start_DMA+0x324>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2201      	movs	r2, #1
 8004ab2:	68b9      	ldr	r1, [r7, #8]
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f001 faab 	bl	8006010 <TIM_CCxChannelCmd>

  switch (Channel)
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	2b0c      	cmp	r3, #12
 8004abe:	f200 80ad 	bhi.w	8004c1c <HAL_TIM_IC_Start_DMA+0x298>
 8004ac2:	a201      	add	r2, pc, #4	; (adr r2, 8004ac8 <HAL_TIM_IC_Start_DMA+0x144>)
 8004ac4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac8:	08004afd 	.word	0x08004afd
 8004acc:	08004c1d 	.word	0x08004c1d
 8004ad0:	08004c1d 	.word	0x08004c1d
 8004ad4:	08004c1d 	.word	0x08004c1d
 8004ad8:	08004b45 	.word	0x08004b45
 8004adc:	08004c1d 	.word	0x08004c1d
 8004ae0:	08004c1d 	.word	0x08004c1d
 8004ae4:	08004c1d 	.word	0x08004c1d
 8004ae8:	08004b8d 	.word	0x08004b8d
 8004aec:	08004c1d 	.word	0x08004c1d
 8004af0:	08004c1d 	.word	0x08004c1d
 8004af4:	08004c1d 	.word	0x08004c1d
 8004af8:	08004bd5 	.word	0x08004bd5
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b00:	4a6b      	ldr	r2, [pc, #428]	; (8004cb0 <HAL_TIM_IC_Start_DMA+0x32c>)
 8004b02:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b08:	4a6a      	ldr	r2, [pc, #424]	; (8004cb4 <HAL_TIM_IC_Start_DMA+0x330>)
 8004b0a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b10:	4a69      	ldr	r2, [pc, #420]	; (8004cb8 <HAL_TIM_IC_Start_DMA+0x334>)
 8004b12:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	3334      	adds	r3, #52	; 0x34
 8004b1e:	4619      	mov	r1, r3
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	887b      	ldrh	r3, [r7, #2]
 8004b24:	f7fe f9b0 	bl	8002e88 <HAL_DMA_Start_IT>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d001      	beq.n	8004b32 <HAL_TIM_IC_Start_DMA+0x1ae>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e0ba      	b.n	8004ca8 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68da      	ldr	r2, [r3, #12]
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b40:	60da      	str	r2, [r3, #12]
      break;
 8004b42:	e06e      	b.n	8004c22 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b48:	4a59      	ldr	r2, [pc, #356]	; (8004cb0 <HAL_TIM_IC_Start_DMA+0x32c>)
 8004b4a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b50:	4a58      	ldr	r2, [pc, #352]	; (8004cb4 <HAL_TIM_IC_Start_DMA+0x330>)
 8004b52:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b58:	4a57      	ldr	r2, [pc, #348]	; (8004cb8 <HAL_TIM_IC_Start_DMA+0x334>)
 8004b5a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	3338      	adds	r3, #56	; 0x38
 8004b66:	4619      	mov	r1, r3
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	887b      	ldrh	r3, [r7, #2]
 8004b6c:	f7fe f98c 	bl	8002e88 <HAL_DMA_Start_IT>
 8004b70:	4603      	mov	r3, r0
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d001      	beq.n	8004b7a <HAL_TIM_IC_Start_DMA+0x1f6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004b76:	2301      	movs	r3, #1
 8004b78:	e096      	b.n	8004ca8 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	68da      	ldr	r2, [r3, #12]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004b88:	60da      	str	r2, [r3, #12]
      break;
 8004b8a:	e04a      	b.n	8004c22 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b90:	4a47      	ldr	r2, [pc, #284]	; (8004cb0 <HAL_TIM_IC_Start_DMA+0x32c>)
 8004b92:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b98:	4a46      	ldr	r2, [pc, #280]	; (8004cb4 <HAL_TIM_IC_Start_DMA+0x330>)
 8004b9a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ba0:	4a45      	ldr	r2, [pc, #276]	; (8004cb8 <HAL_TIM_IC_Start_DMA+0x334>)
 8004ba2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	333c      	adds	r3, #60	; 0x3c
 8004bae:	4619      	mov	r1, r3
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	887b      	ldrh	r3, [r7, #2]
 8004bb4:	f7fe f968 	bl	8002e88 <HAL_DMA_Start_IT>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d001      	beq.n	8004bc2 <HAL_TIM_IC_Start_DMA+0x23e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e072      	b.n	8004ca8 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	68da      	ldr	r2, [r3, #12]
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bd0:	60da      	str	r2, [r3, #12]
      break;
 8004bd2:	e026      	b.n	8004c22 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bd8:	4a35      	ldr	r2, [pc, #212]	; (8004cb0 <HAL_TIM_IC_Start_DMA+0x32c>)
 8004bda:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be0:	4a34      	ldr	r2, [pc, #208]	; (8004cb4 <HAL_TIM_IC_Start_DMA+0x330>)
 8004be2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004be8:	4a33      	ldr	r2, [pc, #204]	; (8004cb8 <HAL_TIM_IC_Start_DMA+0x334>)
 8004bea:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	3340      	adds	r3, #64	; 0x40
 8004bf6:	4619      	mov	r1, r3
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	887b      	ldrh	r3, [r7, #2]
 8004bfc:	f7fe f944 	bl	8002e88 <HAL_DMA_Start_IT>
 8004c00:	4603      	mov	r3, r0
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <HAL_TIM_IC_Start_DMA+0x286>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e04e      	b.n	8004ca8 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68da      	ldr	r2, [r3, #12]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004c18:	60da      	str	r2, [r3, #12]
      break;
 8004c1a:	e002      	b.n	8004c22 <HAL_TIM_IC_Start_DMA+0x29e>
    }

    default:
      status = HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	75fb      	strb	r3, [r7, #23]
      break;
 8004c20:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	4a25      	ldr	r2, [pc, #148]	; (8004cbc <HAL_TIM_IC_Start_DMA+0x338>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d022      	beq.n	8004c72 <HAL_TIM_IC_Start_DMA+0x2ee>
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c34:	d01d      	beq.n	8004c72 <HAL_TIM_IC_Start_DMA+0x2ee>
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a21      	ldr	r2, [pc, #132]	; (8004cc0 <HAL_TIM_IC_Start_DMA+0x33c>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d018      	beq.n	8004c72 <HAL_TIM_IC_Start_DMA+0x2ee>
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a1f      	ldr	r2, [pc, #124]	; (8004cc4 <HAL_TIM_IC_Start_DMA+0x340>)
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d013      	beq.n	8004c72 <HAL_TIM_IC_Start_DMA+0x2ee>
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a1e      	ldr	r2, [pc, #120]	; (8004cc8 <HAL_TIM_IC_Start_DMA+0x344>)
 8004c50:	4293      	cmp	r3, r2
 8004c52:	d00e      	beq.n	8004c72 <HAL_TIM_IC_Start_DMA+0x2ee>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	4a1c      	ldr	r2, [pc, #112]	; (8004ccc <HAL_TIM_IC_Start_DMA+0x348>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d009      	beq.n	8004c72 <HAL_TIM_IC_Start_DMA+0x2ee>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	4a1b      	ldr	r2, [pc, #108]	; (8004cd0 <HAL_TIM_IC_Start_DMA+0x34c>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d004      	beq.n	8004c72 <HAL_TIM_IC_Start_DMA+0x2ee>
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a19      	ldr	r2, [pc, #100]	; (8004cd4 <HAL_TIM_IC_Start_DMA+0x350>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d111      	bne.n	8004c96 <HAL_TIM_IC_Start_DMA+0x312>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f003 0307 	and.w	r3, r3, #7
 8004c7c:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	2b06      	cmp	r3, #6
 8004c82:	d010      	beq.n	8004ca6 <HAL_TIM_IC_Start_DMA+0x322>
    {
      __HAL_TIM_ENABLE(htim);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f042 0201 	orr.w	r2, r2, #1
 8004c92:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c94:	e007      	b.n	8004ca6 <HAL_TIM_IC_Start_DMA+0x322>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f042 0201 	orr.w	r2, r2, #1
 8004ca4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8004ca6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3718      	adds	r7, #24
 8004cac:	46bd      	mov	sp, r7
 8004cae:	bd80      	pop	{r7, pc}
 8004cb0:	080056b9 	.word	0x080056b9
 8004cb4:	08005781 	.word	0x08005781
 8004cb8:	08005627 	.word	0x08005627
 8004cbc:	40010000 	.word	0x40010000
 8004cc0:	40000400 	.word	0x40000400
 8004cc4:	40000800 	.word	0x40000800
 8004cc8:	40000c00 	.word	0x40000c00
 8004ccc:	40010400 	.word	0x40010400
 8004cd0:	40014000 	.word	0x40014000
 8004cd4:	40001800 	.word	0x40001800

08004cd8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d101      	bne.n	8004cec <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e097      	b.n	8004e1c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d106      	bne.n	8004d06 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f7fd f8bf 	bl	8001e84 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2202      	movs	r2, #2
 8004d0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	687a      	ldr	r2, [r7, #4]
 8004d16:	6812      	ldr	r2, [r2, #0]
 8004d18:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d1c:	f023 0307 	bic.w	r3, r3, #7
 8004d20:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	3304      	adds	r3, #4
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	4610      	mov	r0, r2
 8004d2e:	f000 fd5b 	bl	80057e8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	699b      	ldr	r3, [r3, #24]
 8004d40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	697a      	ldr	r2, [r7, #20]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d5a:	f023 0303 	bic.w	r3, r3, #3
 8004d5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	689a      	ldr	r2, [r3, #8]
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	699b      	ldr	r3, [r3, #24]
 8004d68:	021b      	lsls	r3, r3, #8
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	693a      	ldr	r2, [r7, #16]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8004d78:	f023 030c 	bic.w	r3, r3, #12
 8004d7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d84:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d88:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	68da      	ldr	r2, [r3, #12]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	021b      	lsls	r3, r3, #8
 8004d94:	4313      	orrs	r3, r2
 8004d96:	693a      	ldr	r2, [r7, #16]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	691b      	ldr	r3, [r3, #16]
 8004da0:	011a      	lsls	r2, r3, #4
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	6a1b      	ldr	r3, [r3, #32]
 8004da6:	031b      	lsls	r3, r3, #12
 8004da8:	4313      	orrs	r3, r2
 8004daa:	693a      	ldr	r2, [r7, #16]
 8004dac:	4313      	orrs	r3, r2
 8004dae:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8004db6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8004dbe:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	685a      	ldr	r2, [r3, #4]
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	695b      	ldr	r3, [r3, #20]
 8004dc8:	011b      	lsls	r3, r3, #4
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	68fa      	ldr	r2, [r7, #12]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	68fa      	ldr	r2, [r7, #12]
 8004de8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2201      	movs	r2, #1
 8004e06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2201      	movs	r2, #1
 8004e0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2201      	movs	r2, #1
 8004e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004e1a:	2300      	movs	r3, #0
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3718      	adds	r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}

08004e24 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
 8004e2c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e34:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004e3c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004e44:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004e4c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d110      	bne.n	8004e76 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e54:	7bfb      	ldrb	r3, [r7, #15]
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d102      	bne.n	8004e60 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e5a:	7b7b      	ldrb	r3, [r7, #13]
 8004e5c:	2b01      	cmp	r3, #1
 8004e5e:	d001      	beq.n	8004e64 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8004e60:	2301      	movs	r3, #1
 8004e62:	e069      	b.n	8004f38 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2202      	movs	r2, #2
 8004e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2202      	movs	r2, #2
 8004e70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004e74:	e031      	b.n	8004eda <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	2b04      	cmp	r3, #4
 8004e7a:	d110      	bne.n	8004e9e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e7c:	7bbb      	ldrb	r3, [r7, #14]
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d102      	bne.n	8004e88 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004e82:	7b3b      	ldrb	r3, [r7, #12]
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d001      	beq.n	8004e8c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e055      	b.n	8004f38 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2202      	movs	r2, #2
 8004e90:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2202      	movs	r2, #2
 8004e98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004e9c:	e01d      	b.n	8004eda <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004e9e:	7bfb      	ldrb	r3, [r7, #15]
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d108      	bne.n	8004eb6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ea4:	7bbb      	ldrb	r3, [r7, #14]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d105      	bne.n	8004eb6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004eaa:	7b7b      	ldrb	r3, [r7, #13]
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	d102      	bne.n	8004eb6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8004eb0:	7b3b      	ldrb	r3, [r7, #12]
 8004eb2:	2b01      	cmp	r3, #1
 8004eb4:	d001      	beq.n	8004eba <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e03e      	b.n	8004f38 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2202      	movs	r2, #2
 8004ebe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2202      	movs	r2, #2
 8004ec6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2202      	movs	r2, #2
 8004ece:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2202      	movs	r2, #2
 8004ed6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d003      	beq.n	8004ee8 <HAL_TIM_Encoder_Start+0xc4>
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	2b04      	cmp	r3, #4
 8004ee4:	d008      	beq.n	8004ef8 <HAL_TIM_Encoder_Start+0xd4>
 8004ee6:	e00f      	b.n	8004f08 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2201      	movs	r2, #1
 8004eee:	2100      	movs	r1, #0
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	f001 f88d 	bl	8006010 <TIM_CCxChannelCmd>
      break;
 8004ef6:	e016      	b.n	8004f26 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2201      	movs	r2, #1
 8004efe:	2104      	movs	r1, #4
 8004f00:	4618      	mov	r0, r3
 8004f02:	f001 f885 	bl	8006010 <TIM_CCxChannelCmd>
      break;
 8004f06:	e00e      	b.n	8004f26 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	2100      	movs	r1, #0
 8004f10:	4618      	mov	r0, r3
 8004f12:	f001 f87d 	bl	8006010 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	2104      	movs	r1, #4
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f001 f876 	bl	8006010 <TIM_CCxChannelCmd>
      break;
 8004f24:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f042 0201 	orr.w	r2, r2, #1
 8004f34:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	f003 0302 	and.w	r3, r3, #2
 8004f52:	2b02      	cmp	r3, #2
 8004f54:	d122      	bne.n	8004f9c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	f003 0302 	and.w	r3, r3, #2
 8004f60:	2b02      	cmp	r3, #2
 8004f62:	d11b      	bne.n	8004f9c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f06f 0202 	mvn.w	r2, #2
 8004f6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2201      	movs	r2, #1
 8004f72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	699b      	ldr	r3, [r3, #24]
 8004f7a:	f003 0303 	and.w	r3, r3, #3
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d003      	beq.n	8004f8a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 fb1d 	bl	80055c2 <HAL_TIM_IC_CaptureCallback>
 8004f88:	e005      	b.n	8004f96 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 fb0f 	bl	80055ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f90:	6878      	ldr	r0, [r7, #4]
 8004f92:	f000 fb2a 	bl	80055ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	691b      	ldr	r3, [r3, #16]
 8004fa2:	f003 0304 	and.w	r3, r3, #4
 8004fa6:	2b04      	cmp	r3, #4
 8004fa8:	d122      	bne.n	8004ff0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f003 0304 	and.w	r3, r3, #4
 8004fb4:	2b04      	cmp	r3, #4
 8004fb6:	d11b      	bne.n	8004ff0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f06f 0204 	mvn.w	r2, #4
 8004fc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2202      	movs	r2, #2
 8004fc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	699b      	ldr	r3, [r3, #24]
 8004fce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d003      	beq.n	8004fde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 faf3 	bl	80055c2 <HAL_TIM_IC_CaptureCallback>
 8004fdc:	e005      	b.n	8004fea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f000 fae5 	bl	80055ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 fb00 	bl	80055ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	f003 0308 	and.w	r3, r3, #8
 8004ffa:	2b08      	cmp	r3, #8
 8004ffc:	d122      	bne.n	8005044 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	f003 0308 	and.w	r3, r3, #8
 8005008:	2b08      	cmp	r3, #8
 800500a:	d11b      	bne.n	8005044 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f06f 0208 	mvn.w	r2, #8
 8005014:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2204      	movs	r2, #4
 800501a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	69db      	ldr	r3, [r3, #28]
 8005022:	f003 0303 	and.w	r3, r3, #3
 8005026:	2b00      	cmp	r3, #0
 8005028:	d003      	beq.n	8005032 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 fac9 	bl	80055c2 <HAL_TIM_IC_CaptureCallback>
 8005030:	e005      	b.n	800503e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 fabb 	bl	80055ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 fad6 	bl	80055ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2200      	movs	r2, #0
 8005042:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	f003 0310 	and.w	r3, r3, #16
 800504e:	2b10      	cmp	r3, #16
 8005050:	d122      	bne.n	8005098 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	f003 0310 	and.w	r3, r3, #16
 800505c:	2b10      	cmp	r3, #16
 800505e:	d11b      	bne.n	8005098 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f06f 0210 	mvn.w	r2, #16
 8005068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2208      	movs	r2, #8
 800506e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800507a:	2b00      	cmp	r3, #0
 800507c:	d003      	beq.n	8005086 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 fa9f 	bl	80055c2 <HAL_TIM_IC_CaptureCallback>
 8005084:	e005      	b.n	8005092 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 fa91 	bl	80055ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800508c:	6878      	ldr	r0, [r7, #4]
 800508e:	f000 faac 	bl	80055ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2200      	movs	r2, #0
 8005096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	691b      	ldr	r3, [r3, #16]
 800509e:	f003 0301 	and.w	r3, r3, #1
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d10e      	bne.n	80050c4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	68db      	ldr	r3, [r3, #12]
 80050ac:	f003 0301 	and.w	r3, r3, #1
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d107      	bne.n	80050c4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f06f 0201 	mvn.w	r2, #1
 80050bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	f000 fa6b 	bl	800559a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	691b      	ldr	r3, [r3, #16]
 80050ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050ce:	2b80      	cmp	r3, #128	; 0x80
 80050d0:	d10e      	bne.n	80050f0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050dc:	2b80      	cmp	r3, #128	; 0x80
 80050de:	d107      	bne.n	80050f0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80050e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f001 f88e 	bl	800620c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050fa:	2b40      	cmp	r3, #64	; 0x40
 80050fc:	d10e      	bne.n	800511c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68db      	ldr	r3, [r3, #12]
 8005104:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005108:	2b40      	cmp	r3, #64	; 0x40
 800510a:	d107      	bne.n	800511c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005116:	6878      	ldr	r0, [r7, #4]
 8005118:	f000 fa71 	bl	80055fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	f003 0320 	and.w	r3, r3, #32
 8005126:	2b20      	cmp	r3, #32
 8005128:	d10e      	bne.n	8005148 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	68db      	ldr	r3, [r3, #12]
 8005130:	f003 0320 	and.w	r3, r3, #32
 8005134:	2b20      	cmp	r3, #32
 8005136:	d107      	bne.n	8005148 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f06f 0220 	mvn.w	r2, #32
 8005140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005142:	6878      	ldr	r0, [r7, #4]
 8005144:	f001 f858 	bl	80061f8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005148:	bf00      	nop
 800514a:	3708      	adds	r7, #8
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}

08005150 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b086      	sub	sp, #24
 8005154:	af00      	add	r7, sp, #0
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800515c:	2300      	movs	r3, #0
 800515e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005166:	2b01      	cmp	r3, #1
 8005168:	d101      	bne.n	800516e <HAL_TIM_IC_ConfigChannel+0x1e>
 800516a:	2302      	movs	r3, #2
 800516c:	e088      	b.n	8005280 <HAL_TIM_IC_ConfigChannel+0x130>
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	2201      	movs	r2, #1
 8005172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d11b      	bne.n	80051b4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	6818      	ldr	r0, [r3, #0]
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	6819      	ldr	r1, [r3, #0]
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	685a      	ldr	r2, [r3, #4]
 8005188:	68bb      	ldr	r3, [r7, #8]
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	f000 fd7c 	bl	8005c88 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	699a      	ldr	r2, [r3, #24]
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f022 020c 	bic.w	r2, r2, #12
 800519e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	6999      	ldr	r1, [r3, #24]
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	689a      	ldr	r2, [r3, #8]
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	430a      	orrs	r2, r1
 80051b0:	619a      	str	r2, [r3, #24]
 80051b2:	e060      	b.n	8005276 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b04      	cmp	r3, #4
 80051b8:	d11c      	bne.n	80051f4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	6818      	ldr	r0, [r3, #0]
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	6819      	ldr	r1, [r3, #0]
 80051c2:	68bb      	ldr	r3, [r7, #8]
 80051c4:	685a      	ldr	r2, [r3, #4]
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	68db      	ldr	r3, [r3, #12]
 80051ca:	f000 fe00 	bl	8005dce <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	699a      	ldr	r2, [r3, #24]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80051dc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	6999      	ldr	r1, [r3, #24]
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	021a      	lsls	r2, r3, #8
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	430a      	orrs	r2, r1
 80051f0:	619a      	str	r2, [r3, #24]
 80051f2:	e040      	b.n	8005276 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2b08      	cmp	r3, #8
 80051f8:	d11b      	bne.n	8005232 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	6818      	ldr	r0, [r3, #0]
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	6819      	ldr	r1, [r3, #0]
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	685a      	ldr	r2, [r3, #4]
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	f000 fe4d 	bl	8005ea8 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	69da      	ldr	r2, [r3, #28]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f022 020c 	bic.w	r2, r2, #12
 800521c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	69d9      	ldr	r1, [r3, #28]
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	689a      	ldr	r2, [r3, #8]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	430a      	orrs	r2, r1
 800522e:	61da      	str	r2, [r3, #28]
 8005230:	e021      	b.n	8005276 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2b0c      	cmp	r3, #12
 8005236:	d11c      	bne.n	8005272 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6818      	ldr	r0, [r3, #0]
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	6819      	ldr	r1, [r3, #0]
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	68db      	ldr	r3, [r3, #12]
 8005248:	f000 fe6a 	bl	8005f20 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	69da      	ldr	r2, [r3, #28]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800525a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	69d9      	ldr	r1, [r3, #28]
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	021a      	lsls	r2, r3, #8
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	430a      	orrs	r2, r1
 800526e:	61da      	str	r2, [r3, #28]
 8005270:	e001      	b.n	8005276 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800527e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005280:	4618      	mov	r0, r3
 8005282:	3718      	adds	r7, #24
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}

08005288 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b086      	sub	sp, #24
 800528c:	af00      	add	r7, sp, #0
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	60b9      	str	r1, [r7, #8]
 8005292:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005294:	2300      	movs	r3, #0
 8005296:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d101      	bne.n	80052a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80052a2:	2302      	movs	r3, #2
 80052a4:	e0ae      	b.n	8005404 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2201      	movs	r2, #1
 80052aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2b0c      	cmp	r3, #12
 80052b2:	f200 809f 	bhi.w	80053f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80052b6:	a201      	add	r2, pc, #4	; (adr r2, 80052bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80052b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052bc:	080052f1 	.word	0x080052f1
 80052c0:	080053f5 	.word	0x080053f5
 80052c4:	080053f5 	.word	0x080053f5
 80052c8:	080053f5 	.word	0x080053f5
 80052cc:	08005331 	.word	0x08005331
 80052d0:	080053f5 	.word	0x080053f5
 80052d4:	080053f5 	.word	0x080053f5
 80052d8:	080053f5 	.word	0x080053f5
 80052dc:	08005373 	.word	0x08005373
 80052e0:	080053f5 	.word	0x080053f5
 80052e4:	080053f5 	.word	0x080053f5
 80052e8:	080053f5 	.word	0x080053f5
 80052ec:	080053b3 	.word	0x080053b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68b9      	ldr	r1, [r7, #8]
 80052f6:	4618      	mov	r0, r3
 80052f8:	f000 fb16 	bl	8005928 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	699a      	ldr	r2, [r3, #24]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f042 0208 	orr.w	r2, r2, #8
 800530a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	699a      	ldr	r2, [r3, #24]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f022 0204 	bic.w	r2, r2, #4
 800531a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	6999      	ldr	r1, [r3, #24]
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	691a      	ldr	r2, [r3, #16]
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	430a      	orrs	r2, r1
 800532c:	619a      	str	r2, [r3, #24]
      break;
 800532e:	e064      	b.n	80053fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68b9      	ldr	r1, [r7, #8]
 8005336:	4618      	mov	r0, r3
 8005338:	f000 fb66 	bl	8005a08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	699a      	ldr	r2, [r3, #24]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800534a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	699a      	ldr	r2, [r3, #24]
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800535a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6999      	ldr	r1, [r3, #24]
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	691b      	ldr	r3, [r3, #16]
 8005366:	021a      	lsls	r2, r3, #8
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	430a      	orrs	r2, r1
 800536e:	619a      	str	r2, [r3, #24]
      break;
 8005370:	e043      	b.n	80053fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	68b9      	ldr	r1, [r7, #8]
 8005378:	4618      	mov	r0, r3
 800537a:	f000 fbbb 	bl	8005af4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	69da      	ldr	r2, [r3, #28]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f042 0208 	orr.w	r2, r2, #8
 800538c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	69da      	ldr	r2, [r3, #28]
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f022 0204 	bic.w	r2, r2, #4
 800539c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	69d9      	ldr	r1, [r3, #28]
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	691a      	ldr	r2, [r3, #16]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	430a      	orrs	r2, r1
 80053ae:	61da      	str	r2, [r3, #28]
      break;
 80053b0:	e023      	b.n	80053fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	68b9      	ldr	r1, [r7, #8]
 80053b8:	4618      	mov	r0, r3
 80053ba:	f000 fc0f 	bl	8005bdc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	69da      	ldr	r2, [r3, #28]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	69da      	ldr	r2, [r3, #28]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	69d9      	ldr	r1, [r3, #28]
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	691b      	ldr	r3, [r3, #16]
 80053e8:	021a      	lsls	r2, r3, #8
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	430a      	orrs	r2, r1
 80053f0:	61da      	str	r2, [r3, #28]
      break;
 80053f2:	e002      	b.n	80053fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	75fb      	strb	r3, [r7, #23]
      break;
 80053f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005402:	7dfb      	ldrb	r3, [r7, #23]
}
 8005404:	4618      	mov	r0, r3
 8005406:	3718      	adds	r7, #24
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b084      	sub	sp, #16
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005416:	2300      	movs	r3, #0
 8005418:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005420:	2b01      	cmp	r3, #1
 8005422:	d101      	bne.n	8005428 <HAL_TIM_ConfigClockSource+0x1c>
 8005424:	2302      	movs	r3, #2
 8005426:	e0b4      	b.n	8005592 <HAL_TIM_ConfigClockSource+0x186>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2202      	movs	r2, #2
 8005434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	689b      	ldr	r3, [r3, #8]
 800543e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005446:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800544e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	68ba      	ldr	r2, [r7, #8]
 8005456:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005460:	d03e      	beq.n	80054e0 <HAL_TIM_ConfigClockSource+0xd4>
 8005462:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005466:	f200 8087 	bhi.w	8005578 <HAL_TIM_ConfigClockSource+0x16c>
 800546a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800546e:	f000 8086 	beq.w	800557e <HAL_TIM_ConfigClockSource+0x172>
 8005472:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005476:	d87f      	bhi.n	8005578 <HAL_TIM_ConfigClockSource+0x16c>
 8005478:	2b70      	cmp	r3, #112	; 0x70
 800547a:	d01a      	beq.n	80054b2 <HAL_TIM_ConfigClockSource+0xa6>
 800547c:	2b70      	cmp	r3, #112	; 0x70
 800547e:	d87b      	bhi.n	8005578 <HAL_TIM_ConfigClockSource+0x16c>
 8005480:	2b60      	cmp	r3, #96	; 0x60
 8005482:	d050      	beq.n	8005526 <HAL_TIM_ConfigClockSource+0x11a>
 8005484:	2b60      	cmp	r3, #96	; 0x60
 8005486:	d877      	bhi.n	8005578 <HAL_TIM_ConfigClockSource+0x16c>
 8005488:	2b50      	cmp	r3, #80	; 0x50
 800548a:	d03c      	beq.n	8005506 <HAL_TIM_ConfigClockSource+0xfa>
 800548c:	2b50      	cmp	r3, #80	; 0x50
 800548e:	d873      	bhi.n	8005578 <HAL_TIM_ConfigClockSource+0x16c>
 8005490:	2b40      	cmp	r3, #64	; 0x40
 8005492:	d058      	beq.n	8005546 <HAL_TIM_ConfigClockSource+0x13a>
 8005494:	2b40      	cmp	r3, #64	; 0x40
 8005496:	d86f      	bhi.n	8005578 <HAL_TIM_ConfigClockSource+0x16c>
 8005498:	2b30      	cmp	r3, #48	; 0x30
 800549a:	d064      	beq.n	8005566 <HAL_TIM_ConfigClockSource+0x15a>
 800549c:	2b30      	cmp	r3, #48	; 0x30
 800549e:	d86b      	bhi.n	8005578 <HAL_TIM_ConfigClockSource+0x16c>
 80054a0:	2b20      	cmp	r3, #32
 80054a2:	d060      	beq.n	8005566 <HAL_TIM_ConfigClockSource+0x15a>
 80054a4:	2b20      	cmp	r3, #32
 80054a6:	d867      	bhi.n	8005578 <HAL_TIM_ConfigClockSource+0x16c>
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d05c      	beq.n	8005566 <HAL_TIM_ConfigClockSource+0x15a>
 80054ac:	2b10      	cmp	r3, #16
 80054ae:	d05a      	beq.n	8005566 <HAL_TIM_ConfigClockSource+0x15a>
 80054b0:	e062      	b.n	8005578 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6818      	ldr	r0, [r3, #0]
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	6899      	ldr	r1, [r3, #8]
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	685a      	ldr	r2, [r3, #4]
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	f000 fd85 	bl	8005fd0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80054d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68ba      	ldr	r2, [r7, #8]
 80054dc:	609a      	str	r2, [r3, #8]
      break;
 80054de:	e04f      	b.n	8005580 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6818      	ldr	r0, [r3, #0]
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	6899      	ldr	r1, [r3, #8]
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	685a      	ldr	r2, [r3, #4]
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	68db      	ldr	r3, [r3, #12]
 80054f0:	f000 fd6e 	bl	8005fd0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	689a      	ldr	r2, [r3, #8]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005502:	609a      	str	r2, [r3, #8]
      break;
 8005504:	e03c      	b.n	8005580 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6818      	ldr	r0, [r3, #0]
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	6859      	ldr	r1, [r3, #4]
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	68db      	ldr	r3, [r3, #12]
 8005512:	461a      	mov	r2, r3
 8005514:	f000 fc2c 	bl	8005d70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	2150      	movs	r1, #80	; 0x50
 800551e:	4618      	mov	r0, r3
 8005520:	f000 fd3b 	bl	8005f9a <TIM_ITRx_SetConfig>
      break;
 8005524:	e02c      	b.n	8005580 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6818      	ldr	r0, [r3, #0]
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	6859      	ldr	r1, [r3, #4]
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	461a      	mov	r2, r3
 8005534:	f000 fc88 	bl	8005e48 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2160      	movs	r1, #96	; 0x60
 800553e:	4618      	mov	r0, r3
 8005540:	f000 fd2b 	bl	8005f9a <TIM_ITRx_SetConfig>
      break;
 8005544:	e01c      	b.n	8005580 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6818      	ldr	r0, [r3, #0]
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	6859      	ldr	r1, [r3, #4]
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	461a      	mov	r2, r3
 8005554:	f000 fc0c 	bl	8005d70 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2140      	movs	r1, #64	; 0x40
 800555e:	4618      	mov	r0, r3
 8005560:	f000 fd1b 	bl	8005f9a <TIM_ITRx_SetConfig>
      break;
 8005564:	e00c      	b.n	8005580 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681a      	ldr	r2, [r3, #0]
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4619      	mov	r1, r3
 8005570:	4610      	mov	r0, r2
 8005572:	f000 fd12 	bl	8005f9a <TIM_ITRx_SetConfig>
      break;
 8005576:	e003      	b.n	8005580 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	73fb      	strb	r3, [r7, #15]
      break;
 800557c:	e000      	b.n	8005580 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800557e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2200      	movs	r2, #0
 800558c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005590:	7bfb      	ldrb	r3, [r7, #15]
}
 8005592:	4618      	mov	r0, r3
 8005594:	3710      	adds	r7, #16
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}

0800559a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800559a:	b480      	push	{r7}
 800559c:	b083      	sub	sp, #12
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80055a2:	bf00      	nop
 80055a4:	370c      	adds	r7, #12
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr

080055ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055ae:	b480      	push	{r7}
 80055b0:	b083      	sub	sp, #12
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055b6:	bf00      	nop
 80055b8:	370c      	adds	r7, #12
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr

080055c2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055c2:	b480      	push	{r7}
 80055c4:	b083      	sub	sp, #12
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055ca:	bf00      	nop
 80055cc:	370c      	adds	r7, #12
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr

080055d6 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80055d6:	b480      	push	{r7}
 80055d8:	b083      	sub	sp, #12
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 80055de:	bf00      	nop
 80055e0:	370c      	adds	r7, #12
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr

080055ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055ea:	b480      	push	{r7}
 80055ec:	b083      	sub	sp, #12
 80055ee:	af00      	add	r7, sp, #0
 80055f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055f2:	bf00      	nop
 80055f4:	370c      	adds	r7, #12
 80055f6:	46bd      	mov	sp, r7
 80055f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fc:	4770      	bx	lr

080055fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055fe:	b480      	push	{r7}
 8005600:	b083      	sub	sp, #12
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005606:	bf00      	nop
 8005608:	370c      	adds	r7, #12
 800560a:	46bd      	mov	sp, r7
 800560c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005610:	4770      	bx	lr

08005612 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005612:	b480      	push	{r7}
 8005614:	b083      	sub	sp, #12
 8005616:	af00      	add	r7, sp, #0
 8005618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800561a:	bf00      	nop
 800561c:	370c      	adds	r7, #12
 800561e:	46bd      	mov	sp, r7
 8005620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005624:	4770      	bx	lr

08005626 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8005626:	b580      	push	{r7, lr}
 8005628:	b084      	sub	sp, #16
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005632:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	429a      	cmp	r2, r3
 800563c:	d107      	bne.n	800564e <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2201      	movs	r2, #1
 8005642:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800564c:	e02a      	b.n	80056a4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005652:	687a      	ldr	r2, [r7, #4]
 8005654:	429a      	cmp	r2, r3
 8005656:	d107      	bne.n	8005668 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2202      	movs	r2, #2
 800565c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	2201      	movs	r2, #1
 8005662:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005666:	e01d      	b.n	80056a4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	429a      	cmp	r2, r3
 8005670:	d107      	bne.n	8005682 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2204      	movs	r2, #4
 8005676:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	2201      	movs	r2, #1
 800567c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005680:	e010      	b.n	80056a4 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005686:	687a      	ldr	r2, [r7, #4]
 8005688:	429a      	cmp	r2, r3
 800568a:	d107      	bne.n	800569c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2208      	movs	r2, #8
 8005690:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2201      	movs	r2, #1
 8005696:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800569a:	e003      	b.n	80056a4 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80056a4:	68f8      	ldr	r0, [r7, #12]
 80056a6:	f7ff ffb4 	bl	8005612 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2200      	movs	r2, #0
 80056ae:	771a      	strb	r2, [r3, #28]
}
 80056b0:	bf00      	nop
 80056b2:	3710      	adds	r7, #16
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}

080056b8 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 80056b8:	b580      	push	{r7, lr}
 80056ba:	b084      	sub	sp, #16
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c4:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ca:	687a      	ldr	r2, [r7, #4]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d10f      	bne.n	80056f0 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2201      	movs	r2, #1
 80056d4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	69db      	ldr	r3, [r3, #28]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d146      	bne.n	800576c <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80056ee:	e03d      	b.n	800576c <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d10f      	bne.n	800571a <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2202      	movs	r2, #2
 80056fe:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	69db      	ldr	r3, [r3, #28]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d131      	bne.n	800576c <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005718:	e028      	b.n	800576c <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	429a      	cmp	r2, r3
 8005722:	d10f      	bne.n	8005744 <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2204      	movs	r2, #4
 8005728:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	69db      	ldr	r3, [r3, #28]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d11c      	bne.n	800576c <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2201      	movs	r2, #1
 8005736:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005742:	e013      	b.n	800576c <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005748:	687a      	ldr	r2, [r7, #4]
 800574a:	429a      	cmp	r2, r3
 800574c:	d10e      	bne.n	800576c <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2208      	movs	r2, #8
 8005752:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	69db      	ldr	r3, [r3, #28]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d107      	bne.n	800576c <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2201      	movs	r2, #1
 8005760:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 800576c:	68f8      	ldr	r0, [r7, #12]
 800576e:	f7ff ff28 	bl	80055c2 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	2200      	movs	r2, #0
 8005776:	771a      	strb	r2, [r3, #28]
}
 8005778:	bf00      	nop
 800577a:	3710      	adds	r7, #16
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}

08005780 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005780:	b580      	push	{r7, lr}
 8005782:	b084      	sub	sp, #16
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800578c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005792:	687a      	ldr	r2, [r7, #4]
 8005794:	429a      	cmp	r2, r3
 8005796:	d103      	bne.n	80057a0 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2201      	movs	r2, #1
 800579c:	771a      	strb	r2, [r3, #28]
 800579e:	e019      	b.n	80057d4 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d103      	bne.n	80057b2 <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	2202      	movs	r2, #2
 80057ae:	771a      	strb	r2, [r3, #28]
 80057b0:	e010      	b.n	80057d4 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	429a      	cmp	r2, r3
 80057ba:	d103      	bne.n	80057c4 <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2204      	movs	r2, #4
 80057c0:	771a      	strb	r2, [r3, #28]
 80057c2:	e007      	b.n	80057d4 <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	429a      	cmp	r2, r3
 80057cc:	d102      	bne.n	80057d4 <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2208      	movs	r2, #8
 80057d2:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	f7ff fefe 	bl	80055d6 <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2200      	movs	r2, #0
 80057de:	771a      	strb	r2, [r3, #28]
}
 80057e0:	bf00      	nop
 80057e2:	3710      	adds	r7, #16
 80057e4:	46bd      	mov	sp, r7
 80057e6:	bd80      	pop	{r7, pc}

080057e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b085      	sub	sp, #20
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	6078      	str	r0, [r7, #4]
 80057f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a40      	ldr	r2, [pc, #256]	; (80058fc <TIM_Base_SetConfig+0x114>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d013      	beq.n	8005828 <TIM_Base_SetConfig+0x40>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005806:	d00f      	beq.n	8005828 <TIM_Base_SetConfig+0x40>
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	4a3d      	ldr	r2, [pc, #244]	; (8005900 <TIM_Base_SetConfig+0x118>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d00b      	beq.n	8005828 <TIM_Base_SetConfig+0x40>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	4a3c      	ldr	r2, [pc, #240]	; (8005904 <TIM_Base_SetConfig+0x11c>)
 8005814:	4293      	cmp	r3, r2
 8005816:	d007      	beq.n	8005828 <TIM_Base_SetConfig+0x40>
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	4a3b      	ldr	r2, [pc, #236]	; (8005908 <TIM_Base_SetConfig+0x120>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d003      	beq.n	8005828 <TIM_Base_SetConfig+0x40>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	4a3a      	ldr	r2, [pc, #232]	; (800590c <TIM_Base_SetConfig+0x124>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d108      	bne.n	800583a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800582e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	68fa      	ldr	r2, [r7, #12]
 8005836:	4313      	orrs	r3, r2
 8005838:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a2f      	ldr	r2, [pc, #188]	; (80058fc <TIM_Base_SetConfig+0x114>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d02b      	beq.n	800589a <TIM_Base_SetConfig+0xb2>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005848:	d027      	beq.n	800589a <TIM_Base_SetConfig+0xb2>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a2c      	ldr	r2, [pc, #176]	; (8005900 <TIM_Base_SetConfig+0x118>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d023      	beq.n	800589a <TIM_Base_SetConfig+0xb2>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a2b      	ldr	r2, [pc, #172]	; (8005904 <TIM_Base_SetConfig+0x11c>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d01f      	beq.n	800589a <TIM_Base_SetConfig+0xb2>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a2a      	ldr	r2, [pc, #168]	; (8005908 <TIM_Base_SetConfig+0x120>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d01b      	beq.n	800589a <TIM_Base_SetConfig+0xb2>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a29      	ldr	r2, [pc, #164]	; (800590c <TIM_Base_SetConfig+0x124>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d017      	beq.n	800589a <TIM_Base_SetConfig+0xb2>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a28      	ldr	r2, [pc, #160]	; (8005910 <TIM_Base_SetConfig+0x128>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d013      	beq.n	800589a <TIM_Base_SetConfig+0xb2>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	4a27      	ldr	r2, [pc, #156]	; (8005914 <TIM_Base_SetConfig+0x12c>)
 8005876:	4293      	cmp	r3, r2
 8005878:	d00f      	beq.n	800589a <TIM_Base_SetConfig+0xb2>
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	4a26      	ldr	r2, [pc, #152]	; (8005918 <TIM_Base_SetConfig+0x130>)
 800587e:	4293      	cmp	r3, r2
 8005880:	d00b      	beq.n	800589a <TIM_Base_SetConfig+0xb2>
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	4a25      	ldr	r2, [pc, #148]	; (800591c <TIM_Base_SetConfig+0x134>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d007      	beq.n	800589a <TIM_Base_SetConfig+0xb2>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	4a24      	ldr	r2, [pc, #144]	; (8005920 <TIM_Base_SetConfig+0x138>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d003      	beq.n	800589a <TIM_Base_SetConfig+0xb2>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	4a23      	ldr	r2, [pc, #140]	; (8005924 <TIM_Base_SetConfig+0x13c>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d108      	bne.n	80058ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	68fa      	ldr	r2, [r7, #12]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	695b      	ldr	r3, [r3, #20]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	68fa      	ldr	r2, [r7, #12]
 80058be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	689a      	ldr	r2, [r3, #8]
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	681a      	ldr	r2, [r3, #0]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	4a0a      	ldr	r2, [pc, #40]	; (80058fc <TIM_Base_SetConfig+0x114>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d003      	beq.n	80058e0 <TIM_Base_SetConfig+0xf8>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	4a0c      	ldr	r2, [pc, #48]	; (800590c <TIM_Base_SetConfig+0x124>)
 80058dc:	4293      	cmp	r3, r2
 80058de:	d103      	bne.n	80058e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	691a      	ldr	r2, [r3, #16]
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2201      	movs	r2, #1
 80058ec:	615a      	str	r2, [r3, #20]
}
 80058ee:	bf00      	nop
 80058f0:	3714      	adds	r7, #20
 80058f2:	46bd      	mov	sp, r7
 80058f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f8:	4770      	bx	lr
 80058fa:	bf00      	nop
 80058fc:	40010000 	.word	0x40010000
 8005900:	40000400 	.word	0x40000400
 8005904:	40000800 	.word	0x40000800
 8005908:	40000c00 	.word	0x40000c00
 800590c:	40010400 	.word	0x40010400
 8005910:	40014000 	.word	0x40014000
 8005914:	40014400 	.word	0x40014400
 8005918:	40014800 	.word	0x40014800
 800591c:	40001800 	.word	0x40001800
 8005920:	40001c00 	.word	0x40001c00
 8005924:	40002000 	.word	0x40002000

08005928 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005928:	b480      	push	{r7}
 800592a:	b087      	sub	sp, #28
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
 8005930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6a1b      	ldr	r3, [r3, #32]
 8005936:	f023 0201 	bic.w	r2, r3, #1
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	699b      	ldr	r3, [r3, #24]
 800594e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f023 0303 	bic.w	r3, r3, #3
 800595e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	68fa      	ldr	r2, [r7, #12]
 8005966:	4313      	orrs	r3, r2
 8005968:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	f023 0302 	bic.w	r3, r3, #2
 8005970:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	697a      	ldr	r2, [r7, #20]
 8005978:	4313      	orrs	r3, r2
 800597a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a20      	ldr	r2, [pc, #128]	; (8005a00 <TIM_OC1_SetConfig+0xd8>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d003      	beq.n	800598c <TIM_OC1_SetConfig+0x64>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	4a1f      	ldr	r2, [pc, #124]	; (8005a04 <TIM_OC1_SetConfig+0xdc>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d10c      	bne.n	80059a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	f023 0308 	bic.w	r3, r3, #8
 8005992:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	68db      	ldr	r3, [r3, #12]
 8005998:	697a      	ldr	r2, [r7, #20]
 800599a:	4313      	orrs	r3, r2
 800599c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	f023 0304 	bic.w	r3, r3, #4
 80059a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a15      	ldr	r2, [pc, #84]	; (8005a00 <TIM_OC1_SetConfig+0xd8>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d003      	beq.n	80059b6 <TIM_OC1_SetConfig+0x8e>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a14      	ldr	r2, [pc, #80]	; (8005a04 <TIM_OC1_SetConfig+0xdc>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d111      	bne.n	80059da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80059c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	695b      	ldr	r3, [r3, #20]
 80059ca:	693a      	ldr	r2, [r7, #16]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	699b      	ldr	r3, [r3, #24]
 80059d4:	693a      	ldr	r2, [r7, #16]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	68fa      	ldr	r2, [r7, #12]
 80059e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685a      	ldr	r2, [r3, #4]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	697a      	ldr	r2, [r7, #20]
 80059f2:	621a      	str	r2, [r3, #32]
}
 80059f4:	bf00      	nop
 80059f6:	371c      	adds	r7, #28
 80059f8:	46bd      	mov	sp, r7
 80059fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059fe:	4770      	bx	lr
 8005a00:	40010000 	.word	0x40010000
 8005a04:	40010400 	.word	0x40010400

08005a08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b087      	sub	sp, #28
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6a1b      	ldr	r3, [r3, #32]
 8005a16:	f023 0210 	bic.w	r2, r3, #16
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
 8005a22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	685b      	ldr	r3, [r3, #4]
 8005a28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005a36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005a3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	021b      	lsls	r3, r3, #8
 8005a46:	68fa      	ldr	r2, [r7, #12]
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	f023 0320 	bic.w	r3, r3, #32
 8005a52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	011b      	lsls	r3, r3, #4
 8005a5a:	697a      	ldr	r2, [r7, #20]
 8005a5c:	4313      	orrs	r3, r2
 8005a5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	4a22      	ldr	r2, [pc, #136]	; (8005aec <TIM_OC2_SetConfig+0xe4>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d003      	beq.n	8005a70 <TIM_OC2_SetConfig+0x68>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	4a21      	ldr	r2, [pc, #132]	; (8005af0 <TIM_OC2_SetConfig+0xe8>)
 8005a6c:	4293      	cmp	r3, r2
 8005a6e:	d10d      	bne.n	8005a8c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	011b      	lsls	r3, r3, #4
 8005a7e:	697a      	ldr	r2, [r7, #20]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a84:	697b      	ldr	r3, [r7, #20]
 8005a86:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005a8a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	4a17      	ldr	r2, [pc, #92]	; (8005aec <TIM_OC2_SetConfig+0xe4>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d003      	beq.n	8005a9c <TIM_OC2_SetConfig+0x94>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	4a16      	ldr	r2, [pc, #88]	; (8005af0 <TIM_OC2_SetConfig+0xe8>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d113      	bne.n	8005ac4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005aa2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005aaa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	695b      	ldr	r3, [r3, #20]
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	693a      	ldr	r2, [r7, #16]
 8005ab4:	4313      	orrs	r3, r2
 8005ab6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	699b      	ldr	r3, [r3, #24]
 8005abc:	009b      	lsls	r3, r3, #2
 8005abe:	693a      	ldr	r2, [r7, #16]
 8005ac0:	4313      	orrs	r3, r2
 8005ac2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	693a      	ldr	r2, [r7, #16]
 8005ac8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	68fa      	ldr	r2, [r7, #12]
 8005ace:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	685a      	ldr	r2, [r3, #4]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	697a      	ldr	r2, [r7, #20]
 8005adc:	621a      	str	r2, [r3, #32]
}
 8005ade:	bf00      	nop
 8005ae0:	371c      	adds	r7, #28
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae8:	4770      	bx	lr
 8005aea:	bf00      	nop
 8005aec:	40010000 	.word	0x40010000
 8005af0:	40010400 	.word	0x40010400

08005af4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b087      	sub	sp, #28
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
 8005afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a1b      	ldr	r3, [r3, #32]
 8005b02:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6a1b      	ldr	r3, [r3, #32]
 8005b0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	69db      	ldr	r3, [r3, #28]
 8005b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f023 0303 	bic.w	r3, r3, #3
 8005b2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005b3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	021b      	lsls	r3, r3, #8
 8005b44:	697a      	ldr	r2, [r7, #20]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	4a21      	ldr	r2, [pc, #132]	; (8005bd4 <TIM_OC3_SetConfig+0xe0>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d003      	beq.n	8005b5a <TIM_OC3_SetConfig+0x66>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	4a20      	ldr	r2, [pc, #128]	; (8005bd8 <TIM_OC3_SetConfig+0xe4>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d10d      	bne.n	8005b76 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005b60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	021b      	lsls	r3, r3, #8
 8005b68:	697a      	ldr	r2, [r7, #20]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005b74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a16      	ldr	r2, [pc, #88]	; (8005bd4 <TIM_OC3_SetConfig+0xe0>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d003      	beq.n	8005b86 <TIM_OC3_SetConfig+0x92>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a15      	ldr	r2, [pc, #84]	; (8005bd8 <TIM_OC3_SetConfig+0xe4>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d113      	bne.n	8005bae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005b94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	695b      	ldr	r3, [r3, #20]
 8005b9a:	011b      	lsls	r3, r3, #4
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	699b      	ldr	r3, [r3, #24]
 8005ba6:	011b      	lsls	r3, r3, #4
 8005ba8:	693a      	ldr	r2, [r7, #16]
 8005baa:	4313      	orrs	r3, r2
 8005bac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	693a      	ldr	r2, [r7, #16]
 8005bb2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	68fa      	ldr	r2, [r7, #12]
 8005bb8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	685a      	ldr	r2, [r3, #4]
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	697a      	ldr	r2, [r7, #20]
 8005bc6:	621a      	str	r2, [r3, #32]
}
 8005bc8:	bf00      	nop
 8005bca:	371c      	adds	r7, #28
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd2:	4770      	bx	lr
 8005bd4:	40010000 	.word	0x40010000
 8005bd8:	40010400 	.word	0x40010400

08005bdc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b087      	sub	sp, #28
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a1b      	ldr	r3, [r3, #32]
 8005bea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6a1b      	ldr	r3, [r3, #32]
 8005bf6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	69db      	ldr	r3, [r3, #28]
 8005c02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005c0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	021b      	lsls	r3, r3, #8
 8005c1a:	68fa      	ldr	r2, [r7, #12]
 8005c1c:	4313      	orrs	r3, r2
 8005c1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005c26:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	031b      	lsls	r3, r3, #12
 8005c2e:	693a      	ldr	r2, [r7, #16]
 8005c30:	4313      	orrs	r3, r2
 8005c32:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a12      	ldr	r2, [pc, #72]	; (8005c80 <TIM_OC4_SetConfig+0xa4>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d003      	beq.n	8005c44 <TIM_OC4_SetConfig+0x68>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a11      	ldr	r2, [pc, #68]	; (8005c84 <TIM_OC4_SetConfig+0xa8>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d109      	bne.n	8005c58 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c44:	697b      	ldr	r3, [r7, #20]
 8005c46:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005c4a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	695b      	ldr	r3, [r3, #20]
 8005c50:	019b      	lsls	r3, r3, #6
 8005c52:	697a      	ldr	r2, [r7, #20]
 8005c54:	4313      	orrs	r3, r2
 8005c56:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	697a      	ldr	r2, [r7, #20]
 8005c5c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	68fa      	ldr	r2, [r7, #12]
 8005c62:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	685a      	ldr	r2, [r3, #4]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	693a      	ldr	r2, [r7, #16]
 8005c70:	621a      	str	r2, [r3, #32]
}
 8005c72:	bf00      	nop
 8005c74:	371c      	adds	r7, #28
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr
 8005c7e:	bf00      	nop
 8005c80:	40010000 	.word	0x40010000
 8005c84:	40010400 	.word	0x40010400

08005c88 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005c88:	b480      	push	{r7}
 8005c8a:	b087      	sub	sp, #28
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	60f8      	str	r0, [r7, #12]
 8005c90:	60b9      	str	r1, [r7, #8]
 8005c92:	607a      	str	r2, [r7, #4]
 8005c94:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	f023 0201 	bic.w	r2, r3, #1
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	699b      	ldr	r3, [r3, #24]
 8005ca6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	6a1b      	ldr	r3, [r3, #32]
 8005cac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	4a28      	ldr	r2, [pc, #160]	; (8005d54 <TIM_TI1_SetConfig+0xcc>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d01b      	beq.n	8005cee <TIM_TI1_SetConfig+0x66>
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cbc:	d017      	beq.n	8005cee <TIM_TI1_SetConfig+0x66>
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	4a25      	ldr	r2, [pc, #148]	; (8005d58 <TIM_TI1_SetConfig+0xd0>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d013      	beq.n	8005cee <TIM_TI1_SetConfig+0x66>
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	4a24      	ldr	r2, [pc, #144]	; (8005d5c <TIM_TI1_SetConfig+0xd4>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d00f      	beq.n	8005cee <TIM_TI1_SetConfig+0x66>
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	4a23      	ldr	r2, [pc, #140]	; (8005d60 <TIM_TI1_SetConfig+0xd8>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d00b      	beq.n	8005cee <TIM_TI1_SetConfig+0x66>
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	4a22      	ldr	r2, [pc, #136]	; (8005d64 <TIM_TI1_SetConfig+0xdc>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d007      	beq.n	8005cee <TIM_TI1_SetConfig+0x66>
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	4a21      	ldr	r2, [pc, #132]	; (8005d68 <TIM_TI1_SetConfig+0xe0>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d003      	beq.n	8005cee <TIM_TI1_SetConfig+0x66>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	4a20      	ldr	r2, [pc, #128]	; (8005d6c <TIM_TI1_SetConfig+0xe4>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d101      	bne.n	8005cf2 <TIM_TI1_SetConfig+0x6a>
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e000      	b.n	8005cf4 <TIM_TI1_SetConfig+0x6c>
 8005cf2:	2300      	movs	r3, #0
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d008      	beq.n	8005d0a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005cf8:	697b      	ldr	r3, [r7, #20]
 8005cfa:	f023 0303 	bic.w	r3, r3, #3
 8005cfe:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005d00:	697a      	ldr	r2, [r7, #20]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	617b      	str	r3, [r7, #20]
 8005d08:	e003      	b.n	8005d12 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	f043 0301 	orr.w	r3, r3, #1
 8005d10:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	011b      	lsls	r3, r3, #4
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	697a      	ldr	r2, [r7, #20]
 8005d22:	4313      	orrs	r3, r2
 8005d24:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	f023 030a 	bic.w	r3, r3, #10
 8005d2c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005d2e:	68bb      	ldr	r3, [r7, #8]
 8005d30:	f003 030a 	and.w	r3, r3, #10
 8005d34:	693a      	ldr	r2, [r7, #16]
 8005d36:	4313      	orrs	r3, r2
 8005d38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	697a      	ldr	r2, [r7, #20]
 8005d3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	693a      	ldr	r2, [r7, #16]
 8005d44:	621a      	str	r2, [r3, #32]
}
 8005d46:	bf00      	nop
 8005d48:	371c      	adds	r7, #28
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	40010000 	.word	0x40010000
 8005d58:	40000400 	.word	0x40000400
 8005d5c:	40000800 	.word	0x40000800
 8005d60:	40000c00 	.word	0x40000c00
 8005d64:	40010400 	.word	0x40010400
 8005d68:	40014000 	.word	0x40014000
 8005d6c:	40001800 	.word	0x40001800

08005d70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b087      	sub	sp, #28
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	6a1b      	ldr	r3, [r3, #32]
 8005d86:	f023 0201 	bic.w	r2, r3, #1
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	699b      	ldr	r3, [r3, #24]
 8005d92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	011b      	lsls	r3, r3, #4
 8005da0:	693a      	ldr	r2, [r7, #16]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	f023 030a 	bic.w	r3, r3, #10
 8005dac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005dae:	697a      	ldr	r2, [r7, #20]
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	4313      	orrs	r3, r2
 8005db4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	621a      	str	r2, [r3, #32]
}
 8005dc2:	bf00      	nop
 8005dc4:	371c      	adds	r7, #28
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr

08005dce <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005dce:	b480      	push	{r7}
 8005dd0:	b087      	sub	sp, #28
 8005dd2:	af00      	add	r7, sp, #0
 8005dd4:	60f8      	str	r0, [r7, #12]
 8005dd6:	60b9      	str	r1, [r7, #8]
 8005dd8:	607a      	str	r2, [r7, #4]
 8005dda:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6a1b      	ldr	r3, [r3, #32]
 8005de0:	f023 0210 	bic.w	r2, r3, #16
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	699b      	ldr	r3, [r3, #24]
 8005dec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	6a1b      	ldr	r3, [r3, #32]
 8005df2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005df4:	697b      	ldr	r3, [r7, #20]
 8005df6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dfa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	021b      	lsls	r3, r3, #8
 8005e00:	697a      	ldr	r2, [r7, #20]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e0c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	031b      	lsls	r3, r3, #12
 8005e12:	b29b      	uxth	r3, r3
 8005e14:	697a      	ldr	r2, [r7, #20]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e1a:	693b      	ldr	r3, [r7, #16]
 8005e1c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e20:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	011b      	lsls	r3, r3, #4
 8005e26:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005e2a:	693a      	ldr	r2, [r7, #16]
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	697a      	ldr	r2, [r7, #20]
 8005e34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	693a      	ldr	r2, [r7, #16]
 8005e3a:	621a      	str	r2, [r3, #32]
}
 8005e3c:	bf00      	nop
 8005e3e:	371c      	adds	r7, #28
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr

08005e48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b087      	sub	sp, #28
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	60f8      	str	r0, [r7, #12]
 8005e50:	60b9      	str	r1, [r7, #8]
 8005e52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	6a1b      	ldr	r3, [r3, #32]
 8005e58:	f023 0210 	bic.w	r2, r3, #16
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	699b      	ldr	r3, [r3, #24]
 8005e64:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6a1b      	ldr	r3, [r3, #32]
 8005e6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e6c:	697b      	ldr	r3, [r7, #20]
 8005e6e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e72:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	031b      	lsls	r3, r3, #12
 8005e78:	697a      	ldr	r2, [r7, #20]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e84:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	011b      	lsls	r3, r3, #4
 8005e8a:	693a      	ldr	r2, [r7, #16]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	697a      	ldr	r2, [r7, #20]
 8005e94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	621a      	str	r2, [r3, #32]
}
 8005e9c:	bf00      	nop
 8005e9e:	371c      	adds	r7, #28
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr

08005ea8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b087      	sub	sp, #28
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	607a      	str	r2, [r7, #4]
 8005eb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6a1b      	ldr	r3, [r3, #32]
 8005eba:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	69db      	ldr	r3, [r3, #28]
 8005ec6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a1b      	ldr	r3, [r3, #32]
 8005ecc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	f023 0303 	bic.w	r3, r3, #3
 8005ed4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005ed6:	697a      	ldr	r2, [r7, #20]
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005ede:	697b      	ldr	r3, [r7, #20]
 8005ee0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ee4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	011b      	lsls	r3, r3, #4
 8005eea:	b2db      	uxtb	r3, r3
 8005eec:	697a      	ldr	r2, [r7, #20]
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005ef8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	021b      	lsls	r3, r3, #8
 8005efe:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005f02:	693a      	ldr	r2, [r7, #16]
 8005f04:	4313      	orrs	r3, r2
 8005f06:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	697a      	ldr	r2, [r7, #20]
 8005f0c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	621a      	str	r2, [r3, #32]
}
 8005f14:	bf00      	nop
 8005f16:	371c      	adds	r7, #28
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1e:	4770      	bx	lr

08005f20 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b087      	sub	sp, #28
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	607a      	str	r2, [r7, #4]
 8005f2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6a1b      	ldr	r3, [r3, #32]
 8005f32:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	69db      	ldr	r3, [r3, #28]
 8005f3e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	6a1b      	ldr	r3, [r3, #32]
 8005f44:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f4c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	021b      	lsls	r3, r3, #8
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	4313      	orrs	r3, r2
 8005f56:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005f5e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	031b      	lsls	r3, r3, #12
 8005f64:	b29b      	uxth	r3, r3
 8005f66:	697a      	ldr	r2, [r7, #20]
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005f72:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	031b      	lsls	r3, r3, #12
 8005f78:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005f7c:	693a      	ldr	r2, [r7, #16]
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	697a      	ldr	r2, [r7, #20]
 8005f86:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	693a      	ldr	r2, [r7, #16]
 8005f8c:	621a      	str	r2, [r3, #32]
}
 8005f8e:	bf00      	nop
 8005f90:	371c      	adds	r7, #28
 8005f92:	46bd      	mov	sp, r7
 8005f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f98:	4770      	bx	lr

08005f9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f9a:	b480      	push	{r7}
 8005f9c:	b085      	sub	sp, #20
 8005f9e:	af00      	add	r7, sp, #0
 8005fa0:	6078      	str	r0, [r7, #4]
 8005fa2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005fb2:	683a      	ldr	r2, [r7, #0]
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	f043 0307 	orr.w	r3, r3, #7
 8005fbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	68fa      	ldr	r2, [r7, #12]
 8005fc2:	609a      	str	r2, [r3, #8]
}
 8005fc4:	bf00      	nop
 8005fc6:	3714      	adds	r7, #20
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b087      	sub	sp, #28
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	60f8      	str	r0, [r7, #12]
 8005fd8:	60b9      	str	r1, [r7, #8]
 8005fda:	607a      	str	r2, [r7, #4]
 8005fdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	689b      	ldr	r3, [r3, #8]
 8005fe2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005fea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005fec:	683b      	ldr	r3, [r7, #0]
 8005fee:	021a      	lsls	r2, r3, #8
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	431a      	orrs	r2, r3
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	697a      	ldr	r2, [r7, #20]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	697a      	ldr	r2, [r7, #20]
 8006002:	609a      	str	r2, [r3, #8]
}
 8006004:	bf00      	nop
 8006006:	371c      	adds	r7, #28
 8006008:	46bd      	mov	sp, r7
 800600a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600e:	4770      	bx	lr

08006010 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006010:	b480      	push	{r7}
 8006012:	b087      	sub	sp, #28
 8006014:	af00      	add	r7, sp, #0
 8006016:	60f8      	str	r0, [r7, #12]
 8006018:	60b9      	str	r1, [r7, #8]
 800601a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	f003 031f 	and.w	r3, r3, #31
 8006022:	2201      	movs	r2, #1
 8006024:	fa02 f303 	lsl.w	r3, r2, r3
 8006028:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	6a1a      	ldr	r2, [r3, #32]
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	43db      	mvns	r3, r3
 8006032:	401a      	ands	r2, r3
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	6a1a      	ldr	r2, [r3, #32]
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	f003 031f 	and.w	r3, r3, #31
 8006042:	6879      	ldr	r1, [r7, #4]
 8006044:	fa01 f303 	lsl.w	r3, r1, r3
 8006048:	431a      	orrs	r2, r3
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	621a      	str	r2, [r3, #32]
}
 800604e:	bf00      	nop
 8006050:	371c      	adds	r7, #28
 8006052:	46bd      	mov	sp, r7
 8006054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006058:	4770      	bx	lr
	...

0800605c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800605c:	b480      	push	{r7}
 800605e:	b085      	sub	sp, #20
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
 8006064:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800606c:	2b01      	cmp	r3, #1
 800606e:	d101      	bne.n	8006074 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006070:	2302      	movs	r3, #2
 8006072:	e05a      	b.n	800612a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2201      	movs	r2, #1
 8006078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2202      	movs	r2, #2
 8006080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	685b      	ldr	r3, [r3, #4]
 800608a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	689b      	ldr	r3, [r3, #8]
 8006092:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800609a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	4313      	orrs	r3, r2
 80060a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68fa      	ldr	r2, [r7, #12]
 80060ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	4a21      	ldr	r2, [pc, #132]	; (8006138 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80060b4:	4293      	cmp	r3, r2
 80060b6:	d022      	beq.n	80060fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060c0:	d01d      	beq.n	80060fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4a1d      	ldr	r2, [pc, #116]	; (800613c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d018      	beq.n	80060fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a1b      	ldr	r2, [pc, #108]	; (8006140 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d013      	beq.n	80060fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4a1a      	ldr	r2, [pc, #104]	; (8006144 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d00e      	beq.n	80060fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a18      	ldr	r2, [pc, #96]	; (8006148 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d009      	beq.n	80060fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	4a17      	ldr	r2, [pc, #92]	; (800614c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d004      	beq.n	80060fe <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a15      	ldr	r2, [pc, #84]	; (8006150 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d10c      	bne.n	8006118 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006104:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	685b      	ldr	r3, [r3, #4]
 800610a:	68ba      	ldr	r2, [r7, #8]
 800610c:	4313      	orrs	r3, r2
 800610e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	68ba      	ldr	r2, [r7, #8]
 8006116:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	3714      	adds	r7, #20
 800612e:	46bd      	mov	sp, r7
 8006130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006134:	4770      	bx	lr
 8006136:	bf00      	nop
 8006138:	40010000 	.word	0x40010000
 800613c:	40000400 	.word	0x40000400
 8006140:	40000800 	.word	0x40000800
 8006144:	40000c00 	.word	0x40000c00
 8006148:	40010400 	.word	0x40010400
 800614c:	40014000 	.word	0x40014000
 8006150:	40001800 	.word	0x40001800

08006154 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006154:	b480      	push	{r7}
 8006156:	b085      	sub	sp, #20
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800615e:	2300      	movs	r3, #0
 8006160:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006168:	2b01      	cmp	r3, #1
 800616a:	d101      	bne.n	8006170 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800616c:	2302      	movs	r3, #2
 800616e:	e03d      	b.n	80061ec <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	4313      	orrs	r3, r2
 8006184:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	4313      	orrs	r3, r2
 8006192:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	685b      	ldr	r3, [r3, #4]
 800619e:	4313      	orrs	r3, r2
 80061a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	691b      	ldr	r3, [r3, #16]
 80061ba:	4313      	orrs	r3, r2
 80061bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	695b      	ldr	r3, [r3, #20]
 80061c8:	4313      	orrs	r3, r2
 80061ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	69db      	ldr	r3, [r3, #28]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68fa      	ldr	r2, [r7, #12]
 80061e0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061ea:	2300      	movs	r3, #0
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3714      	adds	r7, #20
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006214:	bf00      	nop
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr

08006220 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006220:	b580      	push	{r7, lr}
 8006222:	b082      	sub	sp, #8
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d101      	bne.n	8006232 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800622e:	2301      	movs	r3, #1
 8006230:	e03f      	b.n	80062b2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006238:	b2db      	uxtb	r3, r3
 800623a:	2b00      	cmp	r3, #0
 800623c:	d106      	bne.n	800624c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f7fb feea 	bl	8002020 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2224      	movs	r2, #36	; 0x24
 8006250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	68da      	ldr	r2, [r3, #12]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006262:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006264:	6878      	ldr	r0, [r7, #4]
 8006266:	f000 fddf 	bl	8006e28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	691a      	ldr	r2, [r3, #16]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006278:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	695a      	ldr	r2, [r3, #20]
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006288:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68da      	ldr	r2, [r3, #12]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006298:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2220      	movs	r2, #32
 80062a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2220      	movs	r2, #32
 80062ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3708      	adds	r7, #8
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b08a      	sub	sp, #40	; 0x28
 80062be:	af02      	add	r7, sp, #8
 80062c0:	60f8      	str	r0, [r7, #12]
 80062c2:	60b9      	str	r1, [r7, #8]
 80062c4:	603b      	str	r3, [r7, #0]
 80062c6:	4613      	mov	r3, r2
 80062c8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80062ca:	2300      	movs	r3, #0
 80062cc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062d4:	b2db      	uxtb	r3, r3
 80062d6:	2b20      	cmp	r3, #32
 80062d8:	d17c      	bne.n	80063d4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80062da:	68bb      	ldr	r3, [r7, #8]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d002      	beq.n	80062e6 <HAL_UART_Transmit+0x2c>
 80062e0:	88fb      	ldrh	r3, [r7, #6]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e075      	b.n	80063d6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062f0:	2b01      	cmp	r3, #1
 80062f2:	d101      	bne.n	80062f8 <HAL_UART_Transmit+0x3e>
 80062f4:	2302      	movs	r3, #2
 80062f6:	e06e      	b.n	80063d6 <HAL_UART_Transmit+0x11c>
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2201      	movs	r2, #1
 80062fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	2200      	movs	r2, #0
 8006304:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2221      	movs	r2, #33	; 0x21
 800630a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800630e:	f7fc f959 	bl	80025c4 <HAL_GetTick>
 8006312:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	88fa      	ldrh	r2, [r7, #6]
 8006318:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	88fa      	ldrh	r2, [r7, #6]
 800631e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006328:	d108      	bne.n	800633c <HAL_UART_Transmit+0x82>
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	691b      	ldr	r3, [r3, #16]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d104      	bne.n	800633c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006332:	2300      	movs	r3, #0
 8006334:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	61bb      	str	r3, [r7, #24]
 800633a:	e003      	b.n	8006344 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006340:	2300      	movs	r3, #0
 8006342:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2200      	movs	r2, #0
 8006348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800634c:	e02a      	b.n	80063a4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	9300      	str	r3, [sp, #0]
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	2200      	movs	r2, #0
 8006356:	2180      	movs	r1, #128	; 0x80
 8006358:	68f8      	ldr	r0, [r7, #12]
 800635a:	f000 fb1f 	bl	800699c <UART_WaitOnFlagUntilTimeout>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d001      	beq.n	8006368 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006364:	2303      	movs	r3, #3
 8006366:	e036      	b.n	80063d6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d10b      	bne.n	8006386 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800636e:	69bb      	ldr	r3, [r7, #24]
 8006370:	881b      	ldrh	r3, [r3, #0]
 8006372:	461a      	mov	r2, r3
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800637c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800637e:	69bb      	ldr	r3, [r7, #24]
 8006380:	3302      	adds	r3, #2
 8006382:	61bb      	str	r3, [r7, #24]
 8006384:	e007      	b.n	8006396 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	781a      	ldrb	r2, [r3, #0]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	3301      	adds	r3, #1
 8006394:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800639a:	b29b      	uxth	r3, r3
 800639c:	3b01      	subs	r3, #1
 800639e:	b29a      	uxth	r2, r3
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d1cf      	bne.n	800634e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	9300      	str	r3, [sp, #0]
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	2200      	movs	r2, #0
 80063b6:	2140      	movs	r1, #64	; 0x40
 80063b8:	68f8      	ldr	r0, [r7, #12]
 80063ba:	f000 faef 	bl	800699c <UART_WaitOnFlagUntilTimeout>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d001      	beq.n	80063c8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80063c4:	2303      	movs	r3, #3
 80063c6:	e006      	b.n	80063d6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2220      	movs	r2, #32
 80063cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80063d0:	2300      	movs	r3, #0
 80063d2:	e000      	b.n	80063d6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80063d4:	2302      	movs	r3, #2
  }
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3720      	adds	r7, #32
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b084      	sub	sp, #16
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	60f8      	str	r0, [r7, #12]
 80063e6:	60b9      	str	r1, [r7, #8]
 80063e8:	4613      	mov	r3, r2
 80063ea:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063f2:	b2db      	uxtb	r3, r3
 80063f4:	2b20      	cmp	r3, #32
 80063f6:	d11d      	bne.n	8006434 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d002      	beq.n	8006404 <HAL_UART_Receive_IT+0x26>
 80063fe:	88fb      	ldrh	r3, [r7, #6]
 8006400:	2b00      	cmp	r3, #0
 8006402:	d101      	bne.n	8006408 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e016      	b.n	8006436 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800640e:	2b01      	cmp	r3, #1
 8006410:	d101      	bne.n	8006416 <HAL_UART_Receive_IT+0x38>
 8006412:	2302      	movs	r3, #2
 8006414:	e00f      	b.n	8006436 <HAL_UART_Receive_IT+0x58>
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2201      	movs	r2, #1
 800641a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	2200      	movs	r2, #0
 8006422:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006424:	88fb      	ldrh	r3, [r7, #6]
 8006426:	461a      	mov	r2, r3
 8006428:	68b9      	ldr	r1, [r7, #8]
 800642a:	68f8      	ldr	r0, [r7, #12]
 800642c:	f000 fb24 	bl	8006a78 <UART_Start_Receive_IT>
 8006430:	4603      	mov	r3, r0
 8006432:	e000      	b.n	8006436 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006434:	2302      	movs	r3, #2
  }
}
 8006436:	4618      	mov	r0, r3
 8006438:	3710      	adds	r7, #16
 800643a:	46bd      	mov	sp, r7
 800643c:	bd80      	pop	{r7, pc}
	...

08006440 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006440:	b580      	push	{r7, lr}
 8006442:	b0ba      	sub	sp, #232	; 0xe8
 8006444:	af00      	add	r7, sp, #0
 8006446:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	695b      	ldr	r3, [r3, #20]
 8006462:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006466:	2300      	movs	r3, #0
 8006468:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800646c:	2300      	movs	r3, #0
 800646e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006476:	f003 030f 	and.w	r3, r3, #15
 800647a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800647e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006482:	2b00      	cmp	r3, #0
 8006484:	d10f      	bne.n	80064a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006486:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800648a:	f003 0320 	and.w	r3, r3, #32
 800648e:	2b00      	cmp	r3, #0
 8006490:	d009      	beq.n	80064a6 <HAL_UART_IRQHandler+0x66>
 8006492:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006496:	f003 0320 	and.w	r3, r3, #32
 800649a:	2b00      	cmp	r3, #0
 800649c:	d003      	beq.n	80064a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800649e:	6878      	ldr	r0, [r7, #4]
 80064a0:	f000 fc07 	bl	8006cb2 <UART_Receive_IT>
      return;
 80064a4:	e256      	b.n	8006954 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80064a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	f000 80de 	beq.w	800666c <HAL_UART_IRQHandler+0x22c>
 80064b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064b4:	f003 0301 	and.w	r3, r3, #1
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d106      	bne.n	80064ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80064bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064c0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	f000 80d1 	beq.w	800666c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80064ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ce:	f003 0301 	and.w	r3, r3, #1
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d00b      	beq.n	80064ee <HAL_UART_IRQHandler+0xae>
 80064d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d005      	beq.n	80064ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e6:	f043 0201 	orr.w	r2, r3, #1
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064f2:	f003 0304 	and.w	r3, r3, #4
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d00b      	beq.n	8006512 <HAL_UART_IRQHandler+0xd2>
 80064fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064fe:	f003 0301 	and.w	r3, r3, #1
 8006502:	2b00      	cmp	r3, #0
 8006504:	d005      	beq.n	8006512 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800650a:	f043 0202 	orr.w	r2, r3, #2
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006512:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006516:	f003 0302 	and.w	r3, r3, #2
 800651a:	2b00      	cmp	r3, #0
 800651c:	d00b      	beq.n	8006536 <HAL_UART_IRQHandler+0xf6>
 800651e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006522:	f003 0301 	and.w	r3, r3, #1
 8006526:	2b00      	cmp	r3, #0
 8006528:	d005      	beq.n	8006536 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800652e:	f043 0204 	orr.w	r2, r3, #4
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006536:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800653a:	f003 0308 	and.w	r3, r3, #8
 800653e:	2b00      	cmp	r3, #0
 8006540:	d011      	beq.n	8006566 <HAL_UART_IRQHandler+0x126>
 8006542:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006546:	f003 0320 	and.w	r3, r3, #32
 800654a:	2b00      	cmp	r3, #0
 800654c:	d105      	bne.n	800655a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800654e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006552:	f003 0301 	and.w	r3, r3, #1
 8006556:	2b00      	cmp	r3, #0
 8006558:	d005      	beq.n	8006566 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800655e:	f043 0208 	orr.w	r2, r3, #8
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656a:	2b00      	cmp	r3, #0
 800656c:	f000 81ed 	beq.w	800694a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006570:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006574:	f003 0320 	and.w	r3, r3, #32
 8006578:	2b00      	cmp	r3, #0
 800657a:	d008      	beq.n	800658e <HAL_UART_IRQHandler+0x14e>
 800657c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006580:	f003 0320 	and.w	r3, r3, #32
 8006584:	2b00      	cmp	r3, #0
 8006586:	d002      	beq.n	800658e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f000 fb92 	bl	8006cb2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	695b      	ldr	r3, [r3, #20]
 8006594:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006598:	2b40      	cmp	r3, #64	; 0x40
 800659a:	bf0c      	ite	eq
 800659c:	2301      	moveq	r3, #1
 800659e:	2300      	movne	r3, #0
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065aa:	f003 0308 	and.w	r3, r3, #8
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d103      	bne.n	80065ba <HAL_UART_IRQHandler+0x17a>
 80065b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d04f      	beq.n	800665a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065ba:	6878      	ldr	r0, [r7, #4]
 80065bc:	f000 fa9a 	bl	8006af4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	695b      	ldr	r3, [r3, #20]
 80065c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ca:	2b40      	cmp	r3, #64	; 0x40
 80065cc:	d141      	bne.n	8006652 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	3314      	adds	r3, #20
 80065d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80065dc:	e853 3f00 	ldrex	r3, [r3]
 80065e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80065e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80065e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	3314      	adds	r3, #20
 80065f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80065fa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80065fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006602:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006606:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800660a:	e841 2300 	strex	r3, r2, [r1]
 800660e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006612:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006616:	2b00      	cmp	r3, #0
 8006618:	d1d9      	bne.n	80065ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800661e:	2b00      	cmp	r3, #0
 8006620:	d013      	beq.n	800664a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006626:	4a7d      	ldr	r2, [pc, #500]	; (800681c <HAL_UART_IRQHandler+0x3dc>)
 8006628:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800662e:	4618      	mov	r0, r3
 8006630:	f7fc fcf2 	bl	8003018 <HAL_DMA_Abort_IT>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d016      	beq.n	8006668 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800663e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006644:	4610      	mov	r0, r2
 8006646:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006648:	e00e      	b.n	8006668 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f000 f990 	bl	8006970 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006650:	e00a      	b.n	8006668 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 f98c 	bl	8006970 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006658:	e006      	b.n	8006668 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800665a:	6878      	ldr	r0, [r7, #4]
 800665c:	f000 f988 	bl	8006970 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2200      	movs	r2, #0
 8006664:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006666:	e170      	b.n	800694a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006668:	bf00      	nop
    return;
 800666a:	e16e      	b.n	800694a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006670:	2b01      	cmp	r3, #1
 8006672:	f040 814a 	bne.w	800690a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800667a:	f003 0310 	and.w	r3, r3, #16
 800667e:	2b00      	cmp	r3, #0
 8006680:	f000 8143 	beq.w	800690a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006688:	f003 0310 	and.w	r3, r3, #16
 800668c:	2b00      	cmp	r3, #0
 800668e:	f000 813c 	beq.w	800690a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006692:	2300      	movs	r3, #0
 8006694:	60bb      	str	r3, [r7, #8]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	60bb      	str	r3, [r7, #8]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	60bb      	str	r3, [r7, #8]
 80066a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	695b      	ldr	r3, [r3, #20]
 80066ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066b2:	2b40      	cmp	r3, #64	; 0x40
 80066b4:	f040 80b4 	bne.w	8006820 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80066c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f000 8140 	beq.w	800694e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80066d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80066d6:	429a      	cmp	r2, r3
 80066d8:	f080 8139 	bcs.w	800694e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80066e2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066e8:	69db      	ldr	r3, [r3, #28]
 80066ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066ee:	f000 8088 	beq.w	8006802 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	330c      	adds	r3, #12
 80066f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006700:	e853 3f00 	ldrex	r3, [r3]
 8006704:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006708:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800670c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006710:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	330c      	adds	r3, #12
 800671a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800671e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006722:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006726:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800672a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800672e:	e841 2300 	strex	r3, r2, [r1]
 8006732:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006736:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800673a:	2b00      	cmp	r3, #0
 800673c:	d1d9      	bne.n	80066f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	3314      	adds	r3, #20
 8006744:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006746:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006748:	e853 3f00 	ldrex	r3, [r3]
 800674c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800674e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006750:	f023 0301 	bic.w	r3, r3, #1
 8006754:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	3314      	adds	r3, #20
 800675e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006762:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006766:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006768:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800676a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800676e:	e841 2300 	strex	r3, r2, [r1]
 8006772:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006774:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006776:	2b00      	cmp	r3, #0
 8006778:	d1e1      	bne.n	800673e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	3314      	adds	r3, #20
 8006780:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006782:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006784:	e853 3f00 	ldrex	r3, [r3]
 8006788:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800678a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800678c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006790:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	3314      	adds	r3, #20
 800679a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800679e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80067a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80067a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80067a6:	e841 2300 	strex	r3, r2, [r1]
 80067aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80067ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1e3      	bne.n	800677a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2220      	movs	r2, #32
 80067b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	330c      	adds	r3, #12
 80067c6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067ca:	e853 3f00 	ldrex	r3, [r3]
 80067ce:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80067d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067d2:	f023 0310 	bic.w	r3, r3, #16
 80067d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	330c      	adds	r3, #12
 80067e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80067e4:	65ba      	str	r2, [r7, #88]	; 0x58
 80067e6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80067ea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80067ec:	e841 2300 	strex	r3, r2, [r1]
 80067f0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80067f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d1e3      	bne.n	80067c0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067fc:	4618      	mov	r0, r3
 80067fe:	f7fc fb9b 	bl	8002f38 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800680a:	b29b      	uxth	r3, r3
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	b29b      	uxth	r3, r3
 8006810:	4619      	mov	r1, r3
 8006812:	6878      	ldr	r0, [r7, #4]
 8006814:	f000 f8b6 	bl	8006984 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006818:	e099      	b.n	800694e <HAL_UART_IRQHandler+0x50e>
 800681a:	bf00      	nop
 800681c:	08006bbb 	.word	0x08006bbb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006828:	b29b      	uxth	r3, r3
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006834:	b29b      	uxth	r3, r3
 8006836:	2b00      	cmp	r3, #0
 8006838:	f000 808b 	beq.w	8006952 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800683c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006840:	2b00      	cmp	r3, #0
 8006842:	f000 8086 	beq.w	8006952 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	330c      	adds	r3, #12
 800684c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800684e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006850:	e853 3f00 	ldrex	r3, [r3]
 8006854:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006856:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006858:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800685c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	330c      	adds	r3, #12
 8006866:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800686a:	647a      	str	r2, [r7, #68]	; 0x44
 800686c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800686e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006870:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006872:	e841 2300 	strex	r3, r2, [r1]
 8006876:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006878:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800687a:	2b00      	cmp	r3, #0
 800687c:	d1e3      	bne.n	8006846 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	3314      	adds	r3, #20
 8006884:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006888:	e853 3f00 	ldrex	r3, [r3]
 800688c:	623b      	str	r3, [r7, #32]
   return(result);
 800688e:	6a3b      	ldr	r3, [r7, #32]
 8006890:	f023 0301 	bic.w	r3, r3, #1
 8006894:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	3314      	adds	r3, #20
 800689e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80068a2:	633a      	str	r2, [r7, #48]	; 0x30
 80068a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80068a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068aa:	e841 2300 	strex	r3, r2, [r1]
 80068ae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80068b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d1e3      	bne.n	800687e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2220      	movs	r2, #32
 80068ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	330c      	adds	r3, #12
 80068ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068cc:	693b      	ldr	r3, [r7, #16]
 80068ce:	e853 3f00 	ldrex	r3, [r3]
 80068d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	f023 0310 	bic.w	r3, r3, #16
 80068da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	330c      	adds	r3, #12
 80068e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80068e8:	61fa      	str	r2, [r7, #28]
 80068ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068ec:	69b9      	ldr	r1, [r7, #24]
 80068ee:	69fa      	ldr	r2, [r7, #28]
 80068f0:	e841 2300 	strex	r3, r2, [r1]
 80068f4:	617b      	str	r3, [r7, #20]
   return(result);
 80068f6:	697b      	ldr	r3, [r7, #20]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d1e3      	bne.n	80068c4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80068fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006900:	4619      	mov	r1, r3
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	f000 f83e 	bl	8006984 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006908:	e023      	b.n	8006952 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800690a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800690e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006912:	2b00      	cmp	r3, #0
 8006914:	d009      	beq.n	800692a <HAL_UART_IRQHandler+0x4ea>
 8006916:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800691a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800691e:	2b00      	cmp	r3, #0
 8006920:	d003      	beq.n	800692a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006922:	6878      	ldr	r0, [r7, #4]
 8006924:	f000 f95d 	bl	8006be2 <UART_Transmit_IT>
    return;
 8006928:	e014      	b.n	8006954 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800692a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800692e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006932:	2b00      	cmp	r3, #0
 8006934:	d00e      	beq.n	8006954 <HAL_UART_IRQHandler+0x514>
 8006936:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800693a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800693e:	2b00      	cmp	r3, #0
 8006940:	d008      	beq.n	8006954 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006942:	6878      	ldr	r0, [r7, #4]
 8006944:	f000 f99d 	bl	8006c82 <UART_EndTransmit_IT>
    return;
 8006948:	e004      	b.n	8006954 <HAL_UART_IRQHandler+0x514>
    return;
 800694a:	bf00      	nop
 800694c:	e002      	b.n	8006954 <HAL_UART_IRQHandler+0x514>
      return;
 800694e:	bf00      	nop
 8006950:	e000      	b.n	8006954 <HAL_UART_IRQHandler+0x514>
      return;
 8006952:	bf00      	nop
  }
}
 8006954:	37e8      	adds	r7, #232	; 0xe8
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}
 800695a:	bf00      	nop

0800695c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006964:	bf00      	nop
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800696e:	4770      	bx	lr

08006970 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006978:	bf00      	nop
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
 800698c:	460b      	mov	r3, r1
 800698e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006990:	bf00      	nop
 8006992:	370c      	adds	r7, #12
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr

0800699c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b090      	sub	sp, #64	; 0x40
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	60b9      	str	r1, [r7, #8]
 80069a6:	603b      	str	r3, [r7, #0]
 80069a8:	4613      	mov	r3, r2
 80069aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069ac:	e050      	b.n	8006a50 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80069b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069b4:	d04c      	beq.n	8006a50 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80069b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d007      	beq.n	80069cc <UART_WaitOnFlagUntilTimeout+0x30>
 80069bc:	f7fb fe02 	bl	80025c4 <HAL_GetTick>
 80069c0:	4602      	mov	r2, r0
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	1ad3      	subs	r3, r2, r3
 80069c6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d241      	bcs.n	8006a50 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	330c      	adds	r3, #12
 80069d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069d6:	e853 3f00 	ldrex	r3, [r3]
 80069da:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80069dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069de:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80069e2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	330c      	adds	r3, #12
 80069ea:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80069ec:	637a      	str	r2, [r7, #52]	; 0x34
 80069ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80069f2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069f4:	e841 2300 	strex	r3, r2, [r1]
 80069f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80069fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d1e5      	bne.n	80069cc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	3314      	adds	r3, #20
 8006a06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	e853 3f00 	ldrex	r3, [r3]
 8006a0e:	613b      	str	r3, [r7, #16]
   return(result);
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	f023 0301 	bic.w	r3, r3, #1
 8006a16:	63bb      	str	r3, [r7, #56]	; 0x38
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	3314      	adds	r3, #20
 8006a1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006a20:	623a      	str	r2, [r7, #32]
 8006a22:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a24:	69f9      	ldr	r1, [r7, #28]
 8006a26:	6a3a      	ldr	r2, [r7, #32]
 8006a28:	e841 2300 	strex	r3, r2, [r1]
 8006a2c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a2e:	69bb      	ldr	r3, [r7, #24]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d1e5      	bne.n	8006a00 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2220      	movs	r2, #32
 8006a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2220      	movs	r2, #32
 8006a40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006a4c:	2303      	movs	r3, #3
 8006a4e:	e00f      	b.n	8006a70 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	681a      	ldr	r2, [r3, #0]
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	4013      	ands	r3, r2
 8006a5a:	68ba      	ldr	r2, [r7, #8]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	bf0c      	ite	eq
 8006a60:	2301      	moveq	r3, #1
 8006a62:	2300      	movne	r3, #0
 8006a64:	b2db      	uxtb	r3, r3
 8006a66:	461a      	mov	r2, r3
 8006a68:	79fb      	ldrb	r3, [r7, #7]
 8006a6a:	429a      	cmp	r2, r3
 8006a6c:	d09f      	beq.n	80069ae <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006a6e:	2300      	movs	r3, #0
}
 8006a70:	4618      	mov	r0, r3
 8006a72:	3740      	adds	r7, #64	; 0x40
 8006a74:	46bd      	mov	sp, r7
 8006a76:	bd80      	pop	{r7, pc}

08006a78 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a78:	b480      	push	{r7}
 8006a7a:	b085      	sub	sp, #20
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	4613      	mov	r3, r2
 8006a84:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	68ba      	ldr	r2, [r7, #8]
 8006a8a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	88fa      	ldrh	r2, [r7, #6]
 8006a90:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	88fa      	ldrh	r2, [r7, #6]
 8006a96:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2222      	movs	r2, #34	; 0x22
 8006aa2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	691b      	ldr	r3, [r3, #16]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d007      	beq.n	8006ac6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	68da      	ldr	r2, [r3, #12]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ac4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	695a      	ldr	r2, [r3, #20]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f042 0201 	orr.w	r2, r2, #1
 8006ad4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	68da      	ldr	r2, [r3, #12]
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f042 0220 	orr.w	r2, r2, #32
 8006ae4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006ae6:	2300      	movs	r3, #0
}
 8006ae8:	4618      	mov	r0, r3
 8006aea:	3714      	adds	r7, #20
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b095      	sub	sp, #84	; 0x54
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	330c      	adds	r3, #12
 8006b02:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b06:	e853 3f00 	ldrex	r3, [r3]
 8006b0a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	330c      	adds	r3, #12
 8006b1a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006b1c:	643a      	str	r2, [r7, #64]	; 0x40
 8006b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b20:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006b22:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006b24:	e841 2300 	strex	r3, r2, [r1]
 8006b28:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d1e5      	bne.n	8006afc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	3314      	adds	r3, #20
 8006b36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b38:	6a3b      	ldr	r3, [r7, #32]
 8006b3a:	e853 3f00 	ldrex	r3, [r3]
 8006b3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	f023 0301 	bic.w	r3, r3, #1
 8006b46:	64bb      	str	r3, [r7, #72]	; 0x48
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	3314      	adds	r3, #20
 8006b4e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b50:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b58:	e841 2300 	strex	r3, r2, [r1]
 8006b5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d1e5      	bne.n	8006b30 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b68:	2b01      	cmp	r3, #1
 8006b6a:	d119      	bne.n	8006ba0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	330c      	adds	r3, #12
 8006b72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	e853 3f00 	ldrex	r3, [r3]
 8006b7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	f023 0310 	bic.w	r3, r3, #16
 8006b82:	647b      	str	r3, [r7, #68]	; 0x44
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	330c      	adds	r3, #12
 8006b8a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b8c:	61ba      	str	r2, [r7, #24]
 8006b8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b90:	6979      	ldr	r1, [r7, #20]
 8006b92:	69ba      	ldr	r2, [r7, #24]
 8006b94:	e841 2300 	strex	r3, r2, [r1]
 8006b98:	613b      	str	r3, [r7, #16]
   return(result);
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d1e5      	bne.n	8006b6c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2220      	movs	r2, #32
 8006ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006bae:	bf00      	nop
 8006bb0:	3754      	adds	r7, #84	; 0x54
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb8:	4770      	bx	lr

08006bba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006bba:	b580      	push	{r7, lr}
 8006bbc:	b084      	sub	sp, #16
 8006bbe:	af00      	add	r7, sp, #0
 8006bc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006bd4:	68f8      	ldr	r0, [r7, #12]
 8006bd6:	f7ff fecb 	bl	8006970 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bda:	bf00      	nop
 8006bdc:	3710      	adds	r7, #16
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}

08006be2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006be2:	b480      	push	{r7}
 8006be4:	b085      	sub	sp, #20
 8006be6:	af00      	add	r7, sp, #0
 8006be8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bf0:	b2db      	uxtb	r3, r3
 8006bf2:	2b21      	cmp	r3, #33	; 0x21
 8006bf4:	d13e      	bne.n	8006c74 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	689b      	ldr	r3, [r3, #8]
 8006bfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bfe:	d114      	bne.n	8006c2a <UART_Transmit_IT+0x48>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	691b      	ldr	r3, [r3, #16]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	d110      	bne.n	8006c2a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	6a1b      	ldr	r3, [r3, #32]
 8006c0c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	881b      	ldrh	r3, [r3, #0]
 8006c12:	461a      	mov	r2, r3
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c1c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6a1b      	ldr	r3, [r3, #32]
 8006c22:	1c9a      	adds	r2, r3, #2
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	621a      	str	r2, [r3, #32]
 8006c28:	e008      	b.n	8006c3c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6a1b      	ldr	r3, [r3, #32]
 8006c2e:	1c59      	adds	r1, r3, #1
 8006c30:	687a      	ldr	r2, [r7, #4]
 8006c32:	6211      	str	r1, [r2, #32]
 8006c34:	781a      	ldrb	r2, [r3, #0]
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c40:	b29b      	uxth	r3, r3
 8006c42:	3b01      	subs	r3, #1
 8006c44:	b29b      	uxth	r3, r3
 8006c46:	687a      	ldr	r2, [r7, #4]
 8006c48:	4619      	mov	r1, r3
 8006c4a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d10f      	bne.n	8006c70 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68da      	ldr	r2, [r3, #12]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c5e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	68da      	ldr	r2, [r3, #12]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c6e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006c70:	2300      	movs	r3, #0
 8006c72:	e000      	b.n	8006c76 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006c74:	2302      	movs	r3, #2
  }
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3714      	adds	r7, #20
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c80:	4770      	bx	lr

08006c82 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c82:	b580      	push	{r7, lr}
 8006c84:	b082      	sub	sp, #8
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68da      	ldr	r2, [r3, #12]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c98:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2220      	movs	r2, #32
 8006c9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f7ff fe5a 	bl	800695c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3708      	adds	r7, #8
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}

08006cb2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006cb2:	b580      	push	{r7, lr}
 8006cb4:	b08c      	sub	sp, #48	; 0x30
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	2b22      	cmp	r3, #34	; 0x22
 8006cc4:	f040 80ab 	bne.w	8006e1e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	689b      	ldr	r3, [r3, #8]
 8006ccc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cd0:	d117      	bne.n	8006d02 <UART_Receive_IT+0x50>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	691b      	ldr	r3, [r3, #16]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d113      	bne.n	8006d02 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ce2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006cf0:	b29a      	uxth	r2, r3
 8006cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cf4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cfa:	1c9a      	adds	r2, r3, #2
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	629a      	str	r2, [r3, #40]	; 0x28
 8006d00:	e026      	b.n	8006d50 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d06:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006d08:	2300      	movs	r3, #0
 8006d0a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d14:	d007      	beq.n	8006d26 <UART_Receive_IT+0x74>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d10a      	bne.n	8006d34 <UART_Receive_IT+0x82>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	691b      	ldr	r3, [r3, #16]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d106      	bne.n	8006d34 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	b2da      	uxtb	r2, r3
 8006d2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d30:	701a      	strb	r2, [r3, #0]
 8006d32:	e008      	b.n	8006d46 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d40:	b2da      	uxtb	r2, r3
 8006d42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d44:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d4a:	1c5a      	adds	r2, r3, #1
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	3b01      	subs	r3, #1
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	687a      	ldr	r2, [r7, #4]
 8006d5c:	4619      	mov	r1, r3
 8006d5e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d15a      	bne.n	8006e1a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68da      	ldr	r2, [r3, #12]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f022 0220 	bic.w	r2, r2, #32
 8006d72:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	68da      	ldr	r2, [r3, #12]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006d82:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	695a      	ldr	r2, [r3, #20]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f022 0201 	bic.w	r2, r2, #1
 8006d92:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2220      	movs	r2, #32
 8006d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d135      	bne.n	8006e10 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2200      	movs	r2, #0
 8006da8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	330c      	adds	r3, #12
 8006db0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	e853 3f00 	ldrex	r3, [r3]
 8006db8:	613b      	str	r3, [r7, #16]
   return(result);
 8006dba:	693b      	ldr	r3, [r7, #16]
 8006dbc:	f023 0310 	bic.w	r3, r3, #16
 8006dc0:	627b      	str	r3, [r7, #36]	; 0x24
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	330c      	adds	r3, #12
 8006dc8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dca:	623a      	str	r2, [r7, #32]
 8006dcc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dce:	69f9      	ldr	r1, [r7, #28]
 8006dd0:	6a3a      	ldr	r2, [r7, #32]
 8006dd2:	e841 2300 	strex	r3, r2, [r1]
 8006dd6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d1e5      	bne.n	8006daa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f003 0310 	and.w	r3, r3, #16
 8006de8:	2b10      	cmp	r3, #16
 8006dea:	d10a      	bne.n	8006e02 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006dec:	2300      	movs	r3, #0
 8006dee:	60fb      	str	r3, [r7, #12]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	60fb      	str	r3, [r7, #12]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	60fb      	str	r3, [r7, #12]
 8006e00:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006e06:	4619      	mov	r1, r3
 8006e08:	6878      	ldr	r0, [r7, #4]
 8006e0a:	f7ff fdbb 	bl	8006984 <HAL_UARTEx_RxEventCallback>
 8006e0e:	e002      	b.n	8006e16 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006e10:	6878      	ldr	r0, [r7, #4]
 8006e12:	f7fa fe83 	bl	8001b1c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006e16:	2300      	movs	r3, #0
 8006e18:	e002      	b.n	8006e20 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	e000      	b.n	8006e20 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006e1e:	2302      	movs	r3, #2
  }
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3730      	adds	r7, #48	; 0x30
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}

08006e28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e2c:	b0c0      	sub	sp, #256	; 0x100
 8006e2e:	af00      	add	r7, sp, #0
 8006e30:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	691b      	ldr	r3, [r3, #16]
 8006e3c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e44:	68d9      	ldr	r1, [r3, #12]
 8006e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	ea40 0301 	orr.w	r3, r0, r1
 8006e50:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e56:	689a      	ldr	r2, [r3, #8]
 8006e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e5c:	691b      	ldr	r3, [r3, #16]
 8006e5e:	431a      	orrs	r2, r3
 8006e60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e64:	695b      	ldr	r3, [r3, #20]
 8006e66:	431a      	orrs	r2, r3
 8006e68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e6c:	69db      	ldr	r3, [r3, #28]
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	68db      	ldr	r3, [r3, #12]
 8006e7c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006e80:	f021 010c 	bic.w	r1, r1, #12
 8006e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e88:	681a      	ldr	r2, [r3, #0]
 8006e8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006e8e:	430b      	orrs	r3, r1
 8006e90:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	695b      	ldr	r3, [r3, #20]
 8006e9a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006e9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ea2:	6999      	ldr	r1, [r3, #24]
 8006ea4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	ea40 0301 	orr.w	r3, r0, r1
 8006eae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eb4:	681a      	ldr	r2, [r3, #0]
 8006eb6:	4b8f      	ldr	r3, [pc, #572]	; (80070f4 <UART_SetConfig+0x2cc>)
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d005      	beq.n	8006ec8 <UART_SetConfig+0xa0>
 8006ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	4b8d      	ldr	r3, [pc, #564]	; (80070f8 <UART_SetConfig+0x2d0>)
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d104      	bne.n	8006ed2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006ec8:	f7fc fe50 	bl	8003b6c <HAL_RCC_GetPCLK2Freq>
 8006ecc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006ed0:	e003      	b.n	8006eda <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006ed2:	f7fc fe37 	bl	8003b44 <HAL_RCC_GetPCLK1Freq>
 8006ed6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ede:	69db      	ldr	r3, [r3, #28]
 8006ee0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ee4:	f040 810c 	bne.w	8007100 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006ee8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006eec:	2200      	movs	r2, #0
 8006eee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006ef2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006ef6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006efa:	4622      	mov	r2, r4
 8006efc:	462b      	mov	r3, r5
 8006efe:	1891      	adds	r1, r2, r2
 8006f00:	65b9      	str	r1, [r7, #88]	; 0x58
 8006f02:	415b      	adcs	r3, r3
 8006f04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006f06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006f0a:	4621      	mov	r1, r4
 8006f0c:	eb12 0801 	adds.w	r8, r2, r1
 8006f10:	4629      	mov	r1, r5
 8006f12:	eb43 0901 	adc.w	r9, r3, r1
 8006f16:	f04f 0200 	mov.w	r2, #0
 8006f1a:	f04f 0300 	mov.w	r3, #0
 8006f1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f2a:	4690      	mov	r8, r2
 8006f2c:	4699      	mov	r9, r3
 8006f2e:	4623      	mov	r3, r4
 8006f30:	eb18 0303 	adds.w	r3, r8, r3
 8006f34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006f38:	462b      	mov	r3, r5
 8006f3a:	eb49 0303 	adc.w	r3, r9, r3
 8006f3e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006f4e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006f52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006f56:	460b      	mov	r3, r1
 8006f58:	18db      	adds	r3, r3, r3
 8006f5a:	653b      	str	r3, [r7, #80]	; 0x50
 8006f5c:	4613      	mov	r3, r2
 8006f5e:	eb42 0303 	adc.w	r3, r2, r3
 8006f62:	657b      	str	r3, [r7, #84]	; 0x54
 8006f64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006f68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006f6c:	f7f9 fe3c 	bl	8000be8 <__aeabi_uldivmod>
 8006f70:	4602      	mov	r2, r0
 8006f72:	460b      	mov	r3, r1
 8006f74:	4b61      	ldr	r3, [pc, #388]	; (80070fc <UART_SetConfig+0x2d4>)
 8006f76:	fba3 2302 	umull	r2, r3, r3, r2
 8006f7a:	095b      	lsrs	r3, r3, #5
 8006f7c:	011c      	lsls	r4, r3, #4
 8006f7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f82:	2200      	movs	r2, #0
 8006f84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006f88:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006f8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006f90:	4642      	mov	r2, r8
 8006f92:	464b      	mov	r3, r9
 8006f94:	1891      	adds	r1, r2, r2
 8006f96:	64b9      	str	r1, [r7, #72]	; 0x48
 8006f98:	415b      	adcs	r3, r3
 8006f9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006fa0:	4641      	mov	r1, r8
 8006fa2:	eb12 0a01 	adds.w	sl, r2, r1
 8006fa6:	4649      	mov	r1, r9
 8006fa8:	eb43 0b01 	adc.w	fp, r3, r1
 8006fac:	f04f 0200 	mov.w	r2, #0
 8006fb0:	f04f 0300 	mov.w	r3, #0
 8006fb4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006fb8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006fbc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006fc0:	4692      	mov	sl, r2
 8006fc2:	469b      	mov	fp, r3
 8006fc4:	4643      	mov	r3, r8
 8006fc6:	eb1a 0303 	adds.w	r3, sl, r3
 8006fca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006fce:	464b      	mov	r3, r9
 8006fd0:	eb4b 0303 	adc.w	r3, fp, r3
 8006fd4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006fe4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006fe8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006fec:	460b      	mov	r3, r1
 8006fee:	18db      	adds	r3, r3, r3
 8006ff0:	643b      	str	r3, [r7, #64]	; 0x40
 8006ff2:	4613      	mov	r3, r2
 8006ff4:	eb42 0303 	adc.w	r3, r2, r3
 8006ff8:	647b      	str	r3, [r7, #68]	; 0x44
 8006ffa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006ffe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007002:	f7f9 fdf1 	bl	8000be8 <__aeabi_uldivmod>
 8007006:	4602      	mov	r2, r0
 8007008:	460b      	mov	r3, r1
 800700a:	4611      	mov	r1, r2
 800700c:	4b3b      	ldr	r3, [pc, #236]	; (80070fc <UART_SetConfig+0x2d4>)
 800700e:	fba3 2301 	umull	r2, r3, r3, r1
 8007012:	095b      	lsrs	r3, r3, #5
 8007014:	2264      	movs	r2, #100	; 0x64
 8007016:	fb02 f303 	mul.w	r3, r2, r3
 800701a:	1acb      	subs	r3, r1, r3
 800701c:	00db      	lsls	r3, r3, #3
 800701e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007022:	4b36      	ldr	r3, [pc, #216]	; (80070fc <UART_SetConfig+0x2d4>)
 8007024:	fba3 2302 	umull	r2, r3, r3, r2
 8007028:	095b      	lsrs	r3, r3, #5
 800702a:	005b      	lsls	r3, r3, #1
 800702c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007030:	441c      	add	r4, r3
 8007032:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007036:	2200      	movs	r2, #0
 8007038:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800703c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007040:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007044:	4642      	mov	r2, r8
 8007046:	464b      	mov	r3, r9
 8007048:	1891      	adds	r1, r2, r2
 800704a:	63b9      	str	r1, [r7, #56]	; 0x38
 800704c:	415b      	adcs	r3, r3
 800704e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007050:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007054:	4641      	mov	r1, r8
 8007056:	1851      	adds	r1, r2, r1
 8007058:	6339      	str	r1, [r7, #48]	; 0x30
 800705a:	4649      	mov	r1, r9
 800705c:	414b      	adcs	r3, r1
 800705e:	637b      	str	r3, [r7, #52]	; 0x34
 8007060:	f04f 0200 	mov.w	r2, #0
 8007064:	f04f 0300 	mov.w	r3, #0
 8007068:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800706c:	4659      	mov	r1, fp
 800706e:	00cb      	lsls	r3, r1, #3
 8007070:	4651      	mov	r1, sl
 8007072:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007076:	4651      	mov	r1, sl
 8007078:	00ca      	lsls	r2, r1, #3
 800707a:	4610      	mov	r0, r2
 800707c:	4619      	mov	r1, r3
 800707e:	4603      	mov	r3, r0
 8007080:	4642      	mov	r2, r8
 8007082:	189b      	adds	r3, r3, r2
 8007084:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007088:	464b      	mov	r3, r9
 800708a:	460a      	mov	r2, r1
 800708c:	eb42 0303 	adc.w	r3, r2, r3
 8007090:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	2200      	movs	r2, #0
 800709c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80070a0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80070a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80070a8:	460b      	mov	r3, r1
 80070aa:	18db      	adds	r3, r3, r3
 80070ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80070ae:	4613      	mov	r3, r2
 80070b0:	eb42 0303 	adc.w	r3, r2, r3
 80070b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80070b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80070be:	f7f9 fd93 	bl	8000be8 <__aeabi_uldivmod>
 80070c2:	4602      	mov	r2, r0
 80070c4:	460b      	mov	r3, r1
 80070c6:	4b0d      	ldr	r3, [pc, #52]	; (80070fc <UART_SetConfig+0x2d4>)
 80070c8:	fba3 1302 	umull	r1, r3, r3, r2
 80070cc:	095b      	lsrs	r3, r3, #5
 80070ce:	2164      	movs	r1, #100	; 0x64
 80070d0:	fb01 f303 	mul.w	r3, r1, r3
 80070d4:	1ad3      	subs	r3, r2, r3
 80070d6:	00db      	lsls	r3, r3, #3
 80070d8:	3332      	adds	r3, #50	; 0x32
 80070da:	4a08      	ldr	r2, [pc, #32]	; (80070fc <UART_SetConfig+0x2d4>)
 80070dc:	fba2 2303 	umull	r2, r3, r2, r3
 80070e0:	095b      	lsrs	r3, r3, #5
 80070e2:	f003 0207 	and.w	r2, r3, #7
 80070e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4422      	add	r2, r4
 80070ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80070f0:	e105      	b.n	80072fe <UART_SetConfig+0x4d6>
 80070f2:	bf00      	nop
 80070f4:	40011000 	.word	0x40011000
 80070f8:	40011400 	.word	0x40011400
 80070fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007100:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007104:	2200      	movs	r2, #0
 8007106:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800710a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800710e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007112:	4642      	mov	r2, r8
 8007114:	464b      	mov	r3, r9
 8007116:	1891      	adds	r1, r2, r2
 8007118:	6239      	str	r1, [r7, #32]
 800711a:	415b      	adcs	r3, r3
 800711c:	627b      	str	r3, [r7, #36]	; 0x24
 800711e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007122:	4641      	mov	r1, r8
 8007124:	1854      	adds	r4, r2, r1
 8007126:	4649      	mov	r1, r9
 8007128:	eb43 0501 	adc.w	r5, r3, r1
 800712c:	f04f 0200 	mov.w	r2, #0
 8007130:	f04f 0300 	mov.w	r3, #0
 8007134:	00eb      	lsls	r3, r5, #3
 8007136:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800713a:	00e2      	lsls	r2, r4, #3
 800713c:	4614      	mov	r4, r2
 800713e:	461d      	mov	r5, r3
 8007140:	4643      	mov	r3, r8
 8007142:	18e3      	adds	r3, r4, r3
 8007144:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007148:	464b      	mov	r3, r9
 800714a:	eb45 0303 	adc.w	r3, r5, r3
 800714e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007152:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	2200      	movs	r2, #0
 800715a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800715e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007162:	f04f 0200 	mov.w	r2, #0
 8007166:	f04f 0300 	mov.w	r3, #0
 800716a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800716e:	4629      	mov	r1, r5
 8007170:	008b      	lsls	r3, r1, #2
 8007172:	4621      	mov	r1, r4
 8007174:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007178:	4621      	mov	r1, r4
 800717a:	008a      	lsls	r2, r1, #2
 800717c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007180:	f7f9 fd32 	bl	8000be8 <__aeabi_uldivmod>
 8007184:	4602      	mov	r2, r0
 8007186:	460b      	mov	r3, r1
 8007188:	4b60      	ldr	r3, [pc, #384]	; (800730c <UART_SetConfig+0x4e4>)
 800718a:	fba3 2302 	umull	r2, r3, r3, r2
 800718e:	095b      	lsrs	r3, r3, #5
 8007190:	011c      	lsls	r4, r3, #4
 8007192:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007196:	2200      	movs	r2, #0
 8007198:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800719c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80071a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80071a4:	4642      	mov	r2, r8
 80071a6:	464b      	mov	r3, r9
 80071a8:	1891      	adds	r1, r2, r2
 80071aa:	61b9      	str	r1, [r7, #24]
 80071ac:	415b      	adcs	r3, r3
 80071ae:	61fb      	str	r3, [r7, #28]
 80071b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80071b4:	4641      	mov	r1, r8
 80071b6:	1851      	adds	r1, r2, r1
 80071b8:	6139      	str	r1, [r7, #16]
 80071ba:	4649      	mov	r1, r9
 80071bc:	414b      	adcs	r3, r1
 80071be:	617b      	str	r3, [r7, #20]
 80071c0:	f04f 0200 	mov.w	r2, #0
 80071c4:	f04f 0300 	mov.w	r3, #0
 80071c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80071cc:	4659      	mov	r1, fp
 80071ce:	00cb      	lsls	r3, r1, #3
 80071d0:	4651      	mov	r1, sl
 80071d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80071d6:	4651      	mov	r1, sl
 80071d8:	00ca      	lsls	r2, r1, #3
 80071da:	4610      	mov	r0, r2
 80071dc:	4619      	mov	r1, r3
 80071de:	4603      	mov	r3, r0
 80071e0:	4642      	mov	r2, r8
 80071e2:	189b      	adds	r3, r3, r2
 80071e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80071e8:	464b      	mov	r3, r9
 80071ea:	460a      	mov	r2, r1
 80071ec:	eb42 0303 	adc.w	r3, r2, r3
 80071f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80071f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80071f8:	685b      	ldr	r3, [r3, #4]
 80071fa:	2200      	movs	r2, #0
 80071fc:	67bb      	str	r3, [r7, #120]	; 0x78
 80071fe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007200:	f04f 0200 	mov.w	r2, #0
 8007204:	f04f 0300 	mov.w	r3, #0
 8007208:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800720c:	4649      	mov	r1, r9
 800720e:	008b      	lsls	r3, r1, #2
 8007210:	4641      	mov	r1, r8
 8007212:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007216:	4641      	mov	r1, r8
 8007218:	008a      	lsls	r2, r1, #2
 800721a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800721e:	f7f9 fce3 	bl	8000be8 <__aeabi_uldivmod>
 8007222:	4602      	mov	r2, r0
 8007224:	460b      	mov	r3, r1
 8007226:	4b39      	ldr	r3, [pc, #228]	; (800730c <UART_SetConfig+0x4e4>)
 8007228:	fba3 1302 	umull	r1, r3, r3, r2
 800722c:	095b      	lsrs	r3, r3, #5
 800722e:	2164      	movs	r1, #100	; 0x64
 8007230:	fb01 f303 	mul.w	r3, r1, r3
 8007234:	1ad3      	subs	r3, r2, r3
 8007236:	011b      	lsls	r3, r3, #4
 8007238:	3332      	adds	r3, #50	; 0x32
 800723a:	4a34      	ldr	r2, [pc, #208]	; (800730c <UART_SetConfig+0x4e4>)
 800723c:	fba2 2303 	umull	r2, r3, r2, r3
 8007240:	095b      	lsrs	r3, r3, #5
 8007242:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007246:	441c      	add	r4, r3
 8007248:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800724c:	2200      	movs	r2, #0
 800724e:	673b      	str	r3, [r7, #112]	; 0x70
 8007250:	677a      	str	r2, [r7, #116]	; 0x74
 8007252:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007256:	4642      	mov	r2, r8
 8007258:	464b      	mov	r3, r9
 800725a:	1891      	adds	r1, r2, r2
 800725c:	60b9      	str	r1, [r7, #8]
 800725e:	415b      	adcs	r3, r3
 8007260:	60fb      	str	r3, [r7, #12]
 8007262:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007266:	4641      	mov	r1, r8
 8007268:	1851      	adds	r1, r2, r1
 800726a:	6039      	str	r1, [r7, #0]
 800726c:	4649      	mov	r1, r9
 800726e:	414b      	adcs	r3, r1
 8007270:	607b      	str	r3, [r7, #4]
 8007272:	f04f 0200 	mov.w	r2, #0
 8007276:	f04f 0300 	mov.w	r3, #0
 800727a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800727e:	4659      	mov	r1, fp
 8007280:	00cb      	lsls	r3, r1, #3
 8007282:	4651      	mov	r1, sl
 8007284:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007288:	4651      	mov	r1, sl
 800728a:	00ca      	lsls	r2, r1, #3
 800728c:	4610      	mov	r0, r2
 800728e:	4619      	mov	r1, r3
 8007290:	4603      	mov	r3, r0
 8007292:	4642      	mov	r2, r8
 8007294:	189b      	adds	r3, r3, r2
 8007296:	66bb      	str	r3, [r7, #104]	; 0x68
 8007298:	464b      	mov	r3, r9
 800729a:	460a      	mov	r2, r1
 800729c:	eb42 0303 	adc.w	r3, r2, r3
 80072a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80072a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	663b      	str	r3, [r7, #96]	; 0x60
 80072ac:	667a      	str	r2, [r7, #100]	; 0x64
 80072ae:	f04f 0200 	mov.w	r2, #0
 80072b2:	f04f 0300 	mov.w	r3, #0
 80072b6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80072ba:	4649      	mov	r1, r9
 80072bc:	008b      	lsls	r3, r1, #2
 80072be:	4641      	mov	r1, r8
 80072c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80072c4:	4641      	mov	r1, r8
 80072c6:	008a      	lsls	r2, r1, #2
 80072c8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80072cc:	f7f9 fc8c 	bl	8000be8 <__aeabi_uldivmod>
 80072d0:	4602      	mov	r2, r0
 80072d2:	460b      	mov	r3, r1
 80072d4:	4b0d      	ldr	r3, [pc, #52]	; (800730c <UART_SetConfig+0x4e4>)
 80072d6:	fba3 1302 	umull	r1, r3, r3, r2
 80072da:	095b      	lsrs	r3, r3, #5
 80072dc:	2164      	movs	r1, #100	; 0x64
 80072de:	fb01 f303 	mul.w	r3, r1, r3
 80072e2:	1ad3      	subs	r3, r2, r3
 80072e4:	011b      	lsls	r3, r3, #4
 80072e6:	3332      	adds	r3, #50	; 0x32
 80072e8:	4a08      	ldr	r2, [pc, #32]	; (800730c <UART_SetConfig+0x4e4>)
 80072ea:	fba2 2303 	umull	r2, r3, r2, r3
 80072ee:	095b      	lsrs	r3, r3, #5
 80072f0:	f003 020f 	and.w	r2, r3, #15
 80072f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	4422      	add	r2, r4
 80072fc:	609a      	str	r2, [r3, #8]
}
 80072fe:	bf00      	nop
 8007300:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007304:	46bd      	mov	sp, r7
 8007306:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800730a:	bf00      	nop
 800730c:	51eb851f 	.word	0x51eb851f

08007310 <__errno>:
 8007310:	4b01      	ldr	r3, [pc, #4]	; (8007318 <__errno+0x8>)
 8007312:	6818      	ldr	r0, [r3, #0]
 8007314:	4770      	bx	lr
 8007316:	bf00      	nop
 8007318:	2000000c 	.word	0x2000000c

0800731c <__libc_init_array>:
 800731c:	b570      	push	{r4, r5, r6, lr}
 800731e:	4d0d      	ldr	r5, [pc, #52]	; (8007354 <__libc_init_array+0x38>)
 8007320:	4c0d      	ldr	r4, [pc, #52]	; (8007358 <__libc_init_array+0x3c>)
 8007322:	1b64      	subs	r4, r4, r5
 8007324:	10a4      	asrs	r4, r4, #2
 8007326:	2600      	movs	r6, #0
 8007328:	42a6      	cmp	r6, r4
 800732a:	d109      	bne.n	8007340 <__libc_init_array+0x24>
 800732c:	4d0b      	ldr	r5, [pc, #44]	; (800735c <__libc_init_array+0x40>)
 800732e:	4c0c      	ldr	r4, [pc, #48]	; (8007360 <__libc_init_array+0x44>)
 8007330:	f002 ff02 	bl	800a138 <_init>
 8007334:	1b64      	subs	r4, r4, r5
 8007336:	10a4      	asrs	r4, r4, #2
 8007338:	2600      	movs	r6, #0
 800733a:	42a6      	cmp	r6, r4
 800733c:	d105      	bne.n	800734a <__libc_init_array+0x2e>
 800733e:	bd70      	pop	{r4, r5, r6, pc}
 8007340:	f855 3b04 	ldr.w	r3, [r5], #4
 8007344:	4798      	blx	r3
 8007346:	3601      	adds	r6, #1
 8007348:	e7ee      	b.n	8007328 <__libc_init_array+0xc>
 800734a:	f855 3b04 	ldr.w	r3, [r5], #4
 800734e:	4798      	blx	r3
 8007350:	3601      	adds	r6, #1
 8007352:	e7f2      	b.n	800733a <__libc_init_array+0x1e>
 8007354:	0800a5ac 	.word	0x0800a5ac
 8007358:	0800a5ac 	.word	0x0800a5ac
 800735c:	0800a5ac 	.word	0x0800a5ac
 8007360:	0800a5b0 	.word	0x0800a5b0

08007364 <memset>:
 8007364:	4402      	add	r2, r0
 8007366:	4603      	mov	r3, r0
 8007368:	4293      	cmp	r3, r2
 800736a:	d100      	bne.n	800736e <memset+0xa>
 800736c:	4770      	bx	lr
 800736e:	f803 1b01 	strb.w	r1, [r3], #1
 8007372:	e7f9      	b.n	8007368 <memset+0x4>

08007374 <__cvt>:
 8007374:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007378:	ec55 4b10 	vmov	r4, r5, d0
 800737c:	2d00      	cmp	r5, #0
 800737e:	460e      	mov	r6, r1
 8007380:	4619      	mov	r1, r3
 8007382:	462b      	mov	r3, r5
 8007384:	bfbb      	ittet	lt
 8007386:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800738a:	461d      	movlt	r5, r3
 800738c:	2300      	movge	r3, #0
 800738e:	232d      	movlt	r3, #45	; 0x2d
 8007390:	700b      	strb	r3, [r1, #0]
 8007392:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007394:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007398:	4691      	mov	r9, r2
 800739a:	f023 0820 	bic.w	r8, r3, #32
 800739e:	bfbc      	itt	lt
 80073a0:	4622      	movlt	r2, r4
 80073a2:	4614      	movlt	r4, r2
 80073a4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80073a8:	d005      	beq.n	80073b6 <__cvt+0x42>
 80073aa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80073ae:	d100      	bne.n	80073b2 <__cvt+0x3e>
 80073b0:	3601      	adds	r6, #1
 80073b2:	2102      	movs	r1, #2
 80073b4:	e000      	b.n	80073b8 <__cvt+0x44>
 80073b6:	2103      	movs	r1, #3
 80073b8:	ab03      	add	r3, sp, #12
 80073ba:	9301      	str	r3, [sp, #4]
 80073bc:	ab02      	add	r3, sp, #8
 80073be:	9300      	str	r3, [sp, #0]
 80073c0:	ec45 4b10 	vmov	d0, r4, r5
 80073c4:	4653      	mov	r3, sl
 80073c6:	4632      	mov	r2, r6
 80073c8:	f000 fcea 	bl	8007da0 <_dtoa_r>
 80073cc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80073d0:	4607      	mov	r7, r0
 80073d2:	d102      	bne.n	80073da <__cvt+0x66>
 80073d4:	f019 0f01 	tst.w	r9, #1
 80073d8:	d022      	beq.n	8007420 <__cvt+0xac>
 80073da:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80073de:	eb07 0906 	add.w	r9, r7, r6
 80073e2:	d110      	bne.n	8007406 <__cvt+0x92>
 80073e4:	783b      	ldrb	r3, [r7, #0]
 80073e6:	2b30      	cmp	r3, #48	; 0x30
 80073e8:	d10a      	bne.n	8007400 <__cvt+0x8c>
 80073ea:	2200      	movs	r2, #0
 80073ec:	2300      	movs	r3, #0
 80073ee:	4620      	mov	r0, r4
 80073f0:	4629      	mov	r1, r5
 80073f2:	f7f9 fb89 	bl	8000b08 <__aeabi_dcmpeq>
 80073f6:	b918      	cbnz	r0, 8007400 <__cvt+0x8c>
 80073f8:	f1c6 0601 	rsb	r6, r6, #1
 80073fc:	f8ca 6000 	str.w	r6, [sl]
 8007400:	f8da 3000 	ldr.w	r3, [sl]
 8007404:	4499      	add	r9, r3
 8007406:	2200      	movs	r2, #0
 8007408:	2300      	movs	r3, #0
 800740a:	4620      	mov	r0, r4
 800740c:	4629      	mov	r1, r5
 800740e:	f7f9 fb7b 	bl	8000b08 <__aeabi_dcmpeq>
 8007412:	b108      	cbz	r0, 8007418 <__cvt+0xa4>
 8007414:	f8cd 900c 	str.w	r9, [sp, #12]
 8007418:	2230      	movs	r2, #48	; 0x30
 800741a:	9b03      	ldr	r3, [sp, #12]
 800741c:	454b      	cmp	r3, r9
 800741e:	d307      	bcc.n	8007430 <__cvt+0xbc>
 8007420:	9b03      	ldr	r3, [sp, #12]
 8007422:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007424:	1bdb      	subs	r3, r3, r7
 8007426:	4638      	mov	r0, r7
 8007428:	6013      	str	r3, [r2, #0]
 800742a:	b004      	add	sp, #16
 800742c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007430:	1c59      	adds	r1, r3, #1
 8007432:	9103      	str	r1, [sp, #12]
 8007434:	701a      	strb	r2, [r3, #0]
 8007436:	e7f0      	b.n	800741a <__cvt+0xa6>

08007438 <__exponent>:
 8007438:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800743a:	4603      	mov	r3, r0
 800743c:	2900      	cmp	r1, #0
 800743e:	bfb8      	it	lt
 8007440:	4249      	neglt	r1, r1
 8007442:	f803 2b02 	strb.w	r2, [r3], #2
 8007446:	bfb4      	ite	lt
 8007448:	222d      	movlt	r2, #45	; 0x2d
 800744a:	222b      	movge	r2, #43	; 0x2b
 800744c:	2909      	cmp	r1, #9
 800744e:	7042      	strb	r2, [r0, #1]
 8007450:	dd2a      	ble.n	80074a8 <__exponent+0x70>
 8007452:	f10d 0407 	add.w	r4, sp, #7
 8007456:	46a4      	mov	ip, r4
 8007458:	270a      	movs	r7, #10
 800745a:	46a6      	mov	lr, r4
 800745c:	460a      	mov	r2, r1
 800745e:	fb91 f6f7 	sdiv	r6, r1, r7
 8007462:	fb07 1516 	mls	r5, r7, r6, r1
 8007466:	3530      	adds	r5, #48	; 0x30
 8007468:	2a63      	cmp	r2, #99	; 0x63
 800746a:	f104 34ff 	add.w	r4, r4, #4294967295
 800746e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007472:	4631      	mov	r1, r6
 8007474:	dcf1      	bgt.n	800745a <__exponent+0x22>
 8007476:	3130      	adds	r1, #48	; 0x30
 8007478:	f1ae 0502 	sub.w	r5, lr, #2
 800747c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007480:	1c44      	adds	r4, r0, #1
 8007482:	4629      	mov	r1, r5
 8007484:	4561      	cmp	r1, ip
 8007486:	d30a      	bcc.n	800749e <__exponent+0x66>
 8007488:	f10d 0209 	add.w	r2, sp, #9
 800748c:	eba2 020e 	sub.w	r2, r2, lr
 8007490:	4565      	cmp	r5, ip
 8007492:	bf88      	it	hi
 8007494:	2200      	movhi	r2, #0
 8007496:	4413      	add	r3, r2
 8007498:	1a18      	subs	r0, r3, r0
 800749a:	b003      	add	sp, #12
 800749c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800749e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80074a2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80074a6:	e7ed      	b.n	8007484 <__exponent+0x4c>
 80074a8:	2330      	movs	r3, #48	; 0x30
 80074aa:	3130      	adds	r1, #48	; 0x30
 80074ac:	7083      	strb	r3, [r0, #2]
 80074ae:	70c1      	strb	r1, [r0, #3]
 80074b0:	1d03      	adds	r3, r0, #4
 80074b2:	e7f1      	b.n	8007498 <__exponent+0x60>

080074b4 <_printf_float>:
 80074b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b8:	ed2d 8b02 	vpush	{d8}
 80074bc:	b08d      	sub	sp, #52	; 0x34
 80074be:	460c      	mov	r4, r1
 80074c0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80074c4:	4616      	mov	r6, r2
 80074c6:	461f      	mov	r7, r3
 80074c8:	4605      	mov	r5, r0
 80074ca:	f001 fa57 	bl	800897c <_localeconv_r>
 80074ce:	f8d0 a000 	ldr.w	sl, [r0]
 80074d2:	4650      	mov	r0, sl
 80074d4:	f7f8 fe9c 	bl	8000210 <strlen>
 80074d8:	2300      	movs	r3, #0
 80074da:	930a      	str	r3, [sp, #40]	; 0x28
 80074dc:	6823      	ldr	r3, [r4, #0]
 80074de:	9305      	str	r3, [sp, #20]
 80074e0:	f8d8 3000 	ldr.w	r3, [r8]
 80074e4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80074e8:	3307      	adds	r3, #7
 80074ea:	f023 0307 	bic.w	r3, r3, #7
 80074ee:	f103 0208 	add.w	r2, r3, #8
 80074f2:	f8c8 2000 	str.w	r2, [r8]
 80074f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074fa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80074fe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007502:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007506:	9307      	str	r3, [sp, #28]
 8007508:	f8cd 8018 	str.w	r8, [sp, #24]
 800750c:	ee08 0a10 	vmov	s16, r0
 8007510:	4b9f      	ldr	r3, [pc, #636]	; (8007790 <_printf_float+0x2dc>)
 8007512:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007516:	f04f 32ff 	mov.w	r2, #4294967295
 800751a:	f7f9 fb27 	bl	8000b6c <__aeabi_dcmpun>
 800751e:	bb88      	cbnz	r0, 8007584 <_printf_float+0xd0>
 8007520:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007524:	4b9a      	ldr	r3, [pc, #616]	; (8007790 <_printf_float+0x2dc>)
 8007526:	f04f 32ff 	mov.w	r2, #4294967295
 800752a:	f7f9 fb01 	bl	8000b30 <__aeabi_dcmple>
 800752e:	bb48      	cbnz	r0, 8007584 <_printf_float+0xd0>
 8007530:	2200      	movs	r2, #0
 8007532:	2300      	movs	r3, #0
 8007534:	4640      	mov	r0, r8
 8007536:	4649      	mov	r1, r9
 8007538:	f7f9 faf0 	bl	8000b1c <__aeabi_dcmplt>
 800753c:	b110      	cbz	r0, 8007544 <_printf_float+0x90>
 800753e:	232d      	movs	r3, #45	; 0x2d
 8007540:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007544:	4b93      	ldr	r3, [pc, #588]	; (8007794 <_printf_float+0x2e0>)
 8007546:	4894      	ldr	r0, [pc, #592]	; (8007798 <_printf_float+0x2e4>)
 8007548:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800754c:	bf94      	ite	ls
 800754e:	4698      	movls	r8, r3
 8007550:	4680      	movhi	r8, r0
 8007552:	2303      	movs	r3, #3
 8007554:	6123      	str	r3, [r4, #16]
 8007556:	9b05      	ldr	r3, [sp, #20]
 8007558:	f023 0204 	bic.w	r2, r3, #4
 800755c:	6022      	str	r2, [r4, #0]
 800755e:	f04f 0900 	mov.w	r9, #0
 8007562:	9700      	str	r7, [sp, #0]
 8007564:	4633      	mov	r3, r6
 8007566:	aa0b      	add	r2, sp, #44	; 0x2c
 8007568:	4621      	mov	r1, r4
 800756a:	4628      	mov	r0, r5
 800756c:	f000 f9d8 	bl	8007920 <_printf_common>
 8007570:	3001      	adds	r0, #1
 8007572:	f040 8090 	bne.w	8007696 <_printf_float+0x1e2>
 8007576:	f04f 30ff 	mov.w	r0, #4294967295
 800757a:	b00d      	add	sp, #52	; 0x34
 800757c:	ecbd 8b02 	vpop	{d8}
 8007580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007584:	4642      	mov	r2, r8
 8007586:	464b      	mov	r3, r9
 8007588:	4640      	mov	r0, r8
 800758a:	4649      	mov	r1, r9
 800758c:	f7f9 faee 	bl	8000b6c <__aeabi_dcmpun>
 8007590:	b140      	cbz	r0, 80075a4 <_printf_float+0xf0>
 8007592:	464b      	mov	r3, r9
 8007594:	2b00      	cmp	r3, #0
 8007596:	bfbc      	itt	lt
 8007598:	232d      	movlt	r3, #45	; 0x2d
 800759a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800759e:	487f      	ldr	r0, [pc, #508]	; (800779c <_printf_float+0x2e8>)
 80075a0:	4b7f      	ldr	r3, [pc, #508]	; (80077a0 <_printf_float+0x2ec>)
 80075a2:	e7d1      	b.n	8007548 <_printf_float+0x94>
 80075a4:	6863      	ldr	r3, [r4, #4]
 80075a6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80075aa:	9206      	str	r2, [sp, #24]
 80075ac:	1c5a      	adds	r2, r3, #1
 80075ae:	d13f      	bne.n	8007630 <_printf_float+0x17c>
 80075b0:	2306      	movs	r3, #6
 80075b2:	6063      	str	r3, [r4, #4]
 80075b4:	9b05      	ldr	r3, [sp, #20]
 80075b6:	6861      	ldr	r1, [r4, #4]
 80075b8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80075bc:	2300      	movs	r3, #0
 80075be:	9303      	str	r3, [sp, #12]
 80075c0:	ab0a      	add	r3, sp, #40	; 0x28
 80075c2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80075c6:	ab09      	add	r3, sp, #36	; 0x24
 80075c8:	ec49 8b10 	vmov	d0, r8, r9
 80075cc:	9300      	str	r3, [sp, #0]
 80075ce:	6022      	str	r2, [r4, #0]
 80075d0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80075d4:	4628      	mov	r0, r5
 80075d6:	f7ff fecd 	bl	8007374 <__cvt>
 80075da:	9b06      	ldr	r3, [sp, #24]
 80075dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80075de:	2b47      	cmp	r3, #71	; 0x47
 80075e0:	4680      	mov	r8, r0
 80075e2:	d108      	bne.n	80075f6 <_printf_float+0x142>
 80075e4:	1cc8      	adds	r0, r1, #3
 80075e6:	db02      	blt.n	80075ee <_printf_float+0x13a>
 80075e8:	6863      	ldr	r3, [r4, #4]
 80075ea:	4299      	cmp	r1, r3
 80075ec:	dd41      	ble.n	8007672 <_printf_float+0x1be>
 80075ee:	f1ab 0b02 	sub.w	fp, fp, #2
 80075f2:	fa5f fb8b 	uxtb.w	fp, fp
 80075f6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80075fa:	d820      	bhi.n	800763e <_printf_float+0x18a>
 80075fc:	3901      	subs	r1, #1
 80075fe:	465a      	mov	r2, fp
 8007600:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007604:	9109      	str	r1, [sp, #36]	; 0x24
 8007606:	f7ff ff17 	bl	8007438 <__exponent>
 800760a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800760c:	1813      	adds	r3, r2, r0
 800760e:	2a01      	cmp	r2, #1
 8007610:	4681      	mov	r9, r0
 8007612:	6123      	str	r3, [r4, #16]
 8007614:	dc02      	bgt.n	800761c <_printf_float+0x168>
 8007616:	6822      	ldr	r2, [r4, #0]
 8007618:	07d2      	lsls	r2, r2, #31
 800761a:	d501      	bpl.n	8007620 <_printf_float+0x16c>
 800761c:	3301      	adds	r3, #1
 800761e:	6123      	str	r3, [r4, #16]
 8007620:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007624:	2b00      	cmp	r3, #0
 8007626:	d09c      	beq.n	8007562 <_printf_float+0xae>
 8007628:	232d      	movs	r3, #45	; 0x2d
 800762a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800762e:	e798      	b.n	8007562 <_printf_float+0xae>
 8007630:	9a06      	ldr	r2, [sp, #24]
 8007632:	2a47      	cmp	r2, #71	; 0x47
 8007634:	d1be      	bne.n	80075b4 <_printf_float+0x100>
 8007636:	2b00      	cmp	r3, #0
 8007638:	d1bc      	bne.n	80075b4 <_printf_float+0x100>
 800763a:	2301      	movs	r3, #1
 800763c:	e7b9      	b.n	80075b2 <_printf_float+0xfe>
 800763e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007642:	d118      	bne.n	8007676 <_printf_float+0x1c2>
 8007644:	2900      	cmp	r1, #0
 8007646:	6863      	ldr	r3, [r4, #4]
 8007648:	dd0b      	ble.n	8007662 <_printf_float+0x1ae>
 800764a:	6121      	str	r1, [r4, #16]
 800764c:	b913      	cbnz	r3, 8007654 <_printf_float+0x1a0>
 800764e:	6822      	ldr	r2, [r4, #0]
 8007650:	07d0      	lsls	r0, r2, #31
 8007652:	d502      	bpl.n	800765a <_printf_float+0x1a6>
 8007654:	3301      	adds	r3, #1
 8007656:	440b      	add	r3, r1
 8007658:	6123      	str	r3, [r4, #16]
 800765a:	65a1      	str	r1, [r4, #88]	; 0x58
 800765c:	f04f 0900 	mov.w	r9, #0
 8007660:	e7de      	b.n	8007620 <_printf_float+0x16c>
 8007662:	b913      	cbnz	r3, 800766a <_printf_float+0x1b6>
 8007664:	6822      	ldr	r2, [r4, #0]
 8007666:	07d2      	lsls	r2, r2, #31
 8007668:	d501      	bpl.n	800766e <_printf_float+0x1ba>
 800766a:	3302      	adds	r3, #2
 800766c:	e7f4      	b.n	8007658 <_printf_float+0x1a4>
 800766e:	2301      	movs	r3, #1
 8007670:	e7f2      	b.n	8007658 <_printf_float+0x1a4>
 8007672:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007676:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007678:	4299      	cmp	r1, r3
 800767a:	db05      	blt.n	8007688 <_printf_float+0x1d4>
 800767c:	6823      	ldr	r3, [r4, #0]
 800767e:	6121      	str	r1, [r4, #16]
 8007680:	07d8      	lsls	r0, r3, #31
 8007682:	d5ea      	bpl.n	800765a <_printf_float+0x1a6>
 8007684:	1c4b      	adds	r3, r1, #1
 8007686:	e7e7      	b.n	8007658 <_printf_float+0x1a4>
 8007688:	2900      	cmp	r1, #0
 800768a:	bfd4      	ite	le
 800768c:	f1c1 0202 	rsble	r2, r1, #2
 8007690:	2201      	movgt	r2, #1
 8007692:	4413      	add	r3, r2
 8007694:	e7e0      	b.n	8007658 <_printf_float+0x1a4>
 8007696:	6823      	ldr	r3, [r4, #0]
 8007698:	055a      	lsls	r2, r3, #21
 800769a:	d407      	bmi.n	80076ac <_printf_float+0x1f8>
 800769c:	6923      	ldr	r3, [r4, #16]
 800769e:	4642      	mov	r2, r8
 80076a0:	4631      	mov	r1, r6
 80076a2:	4628      	mov	r0, r5
 80076a4:	47b8      	blx	r7
 80076a6:	3001      	adds	r0, #1
 80076a8:	d12c      	bne.n	8007704 <_printf_float+0x250>
 80076aa:	e764      	b.n	8007576 <_printf_float+0xc2>
 80076ac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80076b0:	f240 80e0 	bls.w	8007874 <_printf_float+0x3c0>
 80076b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80076b8:	2200      	movs	r2, #0
 80076ba:	2300      	movs	r3, #0
 80076bc:	f7f9 fa24 	bl	8000b08 <__aeabi_dcmpeq>
 80076c0:	2800      	cmp	r0, #0
 80076c2:	d034      	beq.n	800772e <_printf_float+0x27a>
 80076c4:	4a37      	ldr	r2, [pc, #220]	; (80077a4 <_printf_float+0x2f0>)
 80076c6:	2301      	movs	r3, #1
 80076c8:	4631      	mov	r1, r6
 80076ca:	4628      	mov	r0, r5
 80076cc:	47b8      	blx	r7
 80076ce:	3001      	adds	r0, #1
 80076d0:	f43f af51 	beq.w	8007576 <_printf_float+0xc2>
 80076d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80076d8:	429a      	cmp	r2, r3
 80076da:	db02      	blt.n	80076e2 <_printf_float+0x22e>
 80076dc:	6823      	ldr	r3, [r4, #0]
 80076de:	07d8      	lsls	r0, r3, #31
 80076e0:	d510      	bpl.n	8007704 <_printf_float+0x250>
 80076e2:	ee18 3a10 	vmov	r3, s16
 80076e6:	4652      	mov	r2, sl
 80076e8:	4631      	mov	r1, r6
 80076ea:	4628      	mov	r0, r5
 80076ec:	47b8      	blx	r7
 80076ee:	3001      	adds	r0, #1
 80076f0:	f43f af41 	beq.w	8007576 <_printf_float+0xc2>
 80076f4:	f04f 0800 	mov.w	r8, #0
 80076f8:	f104 091a 	add.w	r9, r4, #26
 80076fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076fe:	3b01      	subs	r3, #1
 8007700:	4543      	cmp	r3, r8
 8007702:	dc09      	bgt.n	8007718 <_printf_float+0x264>
 8007704:	6823      	ldr	r3, [r4, #0]
 8007706:	079b      	lsls	r3, r3, #30
 8007708:	f100 8105 	bmi.w	8007916 <_printf_float+0x462>
 800770c:	68e0      	ldr	r0, [r4, #12]
 800770e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007710:	4298      	cmp	r0, r3
 8007712:	bfb8      	it	lt
 8007714:	4618      	movlt	r0, r3
 8007716:	e730      	b.n	800757a <_printf_float+0xc6>
 8007718:	2301      	movs	r3, #1
 800771a:	464a      	mov	r2, r9
 800771c:	4631      	mov	r1, r6
 800771e:	4628      	mov	r0, r5
 8007720:	47b8      	blx	r7
 8007722:	3001      	adds	r0, #1
 8007724:	f43f af27 	beq.w	8007576 <_printf_float+0xc2>
 8007728:	f108 0801 	add.w	r8, r8, #1
 800772c:	e7e6      	b.n	80076fc <_printf_float+0x248>
 800772e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007730:	2b00      	cmp	r3, #0
 8007732:	dc39      	bgt.n	80077a8 <_printf_float+0x2f4>
 8007734:	4a1b      	ldr	r2, [pc, #108]	; (80077a4 <_printf_float+0x2f0>)
 8007736:	2301      	movs	r3, #1
 8007738:	4631      	mov	r1, r6
 800773a:	4628      	mov	r0, r5
 800773c:	47b8      	blx	r7
 800773e:	3001      	adds	r0, #1
 8007740:	f43f af19 	beq.w	8007576 <_printf_float+0xc2>
 8007744:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007748:	4313      	orrs	r3, r2
 800774a:	d102      	bne.n	8007752 <_printf_float+0x29e>
 800774c:	6823      	ldr	r3, [r4, #0]
 800774e:	07d9      	lsls	r1, r3, #31
 8007750:	d5d8      	bpl.n	8007704 <_printf_float+0x250>
 8007752:	ee18 3a10 	vmov	r3, s16
 8007756:	4652      	mov	r2, sl
 8007758:	4631      	mov	r1, r6
 800775a:	4628      	mov	r0, r5
 800775c:	47b8      	blx	r7
 800775e:	3001      	adds	r0, #1
 8007760:	f43f af09 	beq.w	8007576 <_printf_float+0xc2>
 8007764:	f04f 0900 	mov.w	r9, #0
 8007768:	f104 0a1a 	add.w	sl, r4, #26
 800776c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800776e:	425b      	negs	r3, r3
 8007770:	454b      	cmp	r3, r9
 8007772:	dc01      	bgt.n	8007778 <_printf_float+0x2c4>
 8007774:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007776:	e792      	b.n	800769e <_printf_float+0x1ea>
 8007778:	2301      	movs	r3, #1
 800777a:	4652      	mov	r2, sl
 800777c:	4631      	mov	r1, r6
 800777e:	4628      	mov	r0, r5
 8007780:	47b8      	blx	r7
 8007782:	3001      	adds	r0, #1
 8007784:	f43f aef7 	beq.w	8007576 <_printf_float+0xc2>
 8007788:	f109 0901 	add.w	r9, r9, #1
 800778c:	e7ee      	b.n	800776c <_printf_float+0x2b8>
 800778e:	bf00      	nop
 8007790:	7fefffff 	.word	0x7fefffff
 8007794:	0800a1cc 	.word	0x0800a1cc
 8007798:	0800a1d0 	.word	0x0800a1d0
 800779c:	0800a1d8 	.word	0x0800a1d8
 80077a0:	0800a1d4 	.word	0x0800a1d4
 80077a4:	0800a1dc 	.word	0x0800a1dc
 80077a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80077ac:	429a      	cmp	r2, r3
 80077ae:	bfa8      	it	ge
 80077b0:	461a      	movge	r2, r3
 80077b2:	2a00      	cmp	r2, #0
 80077b4:	4691      	mov	r9, r2
 80077b6:	dc37      	bgt.n	8007828 <_printf_float+0x374>
 80077b8:	f04f 0b00 	mov.w	fp, #0
 80077bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80077c0:	f104 021a 	add.w	r2, r4, #26
 80077c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80077c6:	9305      	str	r3, [sp, #20]
 80077c8:	eba3 0309 	sub.w	r3, r3, r9
 80077cc:	455b      	cmp	r3, fp
 80077ce:	dc33      	bgt.n	8007838 <_printf_float+0x384>
 80077d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80077d4:	429a      	cmp	r2, r3
 80077d6:	db3b      	blt.n	8007850 <_printf_float+0x39c>
 80077d8:	6823      	ldr	r3, [r4, #0]
 80077da:	07da      	lsls	r2, r3, #31
 80077dc:	d438      	bmi.n	8007850 <_printf_float+0x39c>
 80077de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077e0:	9a05      	ldr	r2, [sp, #20]
 80077e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80077e4:	1a9a      	subs	r2, r3, r2
 80077e6:	eba3 0901 	sub.w	r9, r3, r1
 80077ea:	4591      	cmp	r9, r2
 80077ec:	bfa8      	it	ge
 80077ee:	4691      	movge	r9, r2
 80077f0:	f1b9 0f00 	cmp.w	r9, #0
 80077f4:	dc35      	bgt.n	8007862 <_printf_float+0x3ae>
 80077f6:	f04f 0800 	mov.w	r8, #0
 80077fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80077fe:	f104 0a1a 	add.w	sl, r4, #26
 8007802:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007806:	1a9b      	subs	r3, r3, r2
 8007808:	eba3 0309 	sub.w	r3, r3, r9
 800780c:	4543      	cmp	r3, r8
 800780e:	f77f af79 	ble.w	8007704 <_printf_float+0x250>
 8007812:	2301      	movs	r3, #1
 8007814:	4652      	mov	r2, sl
 8007816:	4631      	mov	r1, r6
 8007818:	4628      	mov	r0, r5
 800781a:	47b8      	blx	r7
 800781c:	3001      	adds	r0, #1
 800781e:	f43f aeaa 	beq.w	8007576 <_printf_float+0xc2>
 8007822:	f108 0801 	add.w	r8, r8, #1
 8007826:	e7ec      	b.n	8007802 <_printf_float+0x34e>
 8007828:	4613      	mov	r3, r2
 800782a:	4631      	mov	r1, r6
 800782c:	4642      	mov	r2, r8
 800782e:	4628      	mov	r0, r5
 8007830:	47b8      	blx	r7
 8007832:	3001      	adds	r0, #1
 8007834:	d1c0      	bne.n	80077b8 <_printf_float+0x304>
 8007836:	e69e      	b.n	8007576 <_printf_float+0xc2>
 8007838:	2301      	movs	r3, #1
 800783a:	4631      	mov	r1, r6
 800783c:	4628      	mov	r0, r5
 800783e:	9205      	str	r2, [sp, #20]
 8007840:	47b8      	blx	r7
 8007842:	3001      	adds	r0, #1
 8007844:	f43f ae97 	beq.w	8007576 <_printf_float+0xc2>
 8007848:	9a05      	ldr	r2, [sp, #20]
 800784a:	f10b 0b01 	add.w	fp, fp, #1
 800784e:	e7b9      	b.n	80077c4 <_printf_float+0x310>
 8007850:	ee18 3a10 	vmov	r3, s16
 8007854:	4652      	mov	r2, sl
 8007856:	4631      	mov	r1, r6
 8007858:	4628      	mov	r0, r5
 800785a:	47b8      	blx	r7
 800785c:	3001      	adds	r0, #1
 800785e:	d1be      	bne.n	80077de <_printf_float+0x32a>
 8007860:	e689      	b.n	8007576 <_printf_float+0xc2>
 8007862:	9a05      	ldr	r2, [sp, #20]
 8007864:	464b      	mov	r3, r9
 8007866:	4442      	add	r2, r8
 8007868:	4631      	mov	r1, r6
 800786a:	4628      	mov	r0, r5
 800786c:	47b8      	blx	r7
 800786e:	3001      	adds	r0, #1
 8007870:	d1c1      	bne.n	80077f6 <_printf_float+0x342>
 8007872:	e680      	b.n	8007576 <_printf_float+0xc2>
 8007874:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007876:	2a01      	cmp	r2, #1
 8007878:	dc01      	bgt.n	800787e <_printf_float+0x3ca>
 800787a:	07db      	lsls	r3, r3, #31
 800787c:	d538      	bpl.n	80078f0 <_printf_float+0x43c>
 800787e:	2301      	movs	r3, #1
 8007880:	4642      	mov	r2, r8
 8007882:	4631      	mov	r1, r6
 8007884:	4628      	mov	r0, r5
 8007886:	47b8      	blx	r7
 8007888:	3001      	adds	r0, #1
 800788a:	f43f ae74 	beq.w	8007576 <_printf_float+0xc2>
 800788e:	ee18 3a10 	vmov	r3, s16
 8007892:	4652      	mov	r2, sl
 8007894:	4631      	mov	r1, r6
 8007896:	4628      	mov	r0, r5
 8007898:	47b8      	blx	r7
 800789a:	3001      	adds	r0, #1
 800789c:	f43f ae6b 	beq.w	8007576 <_printf_float+0xc2>
 80078a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80078a4:	2200      	movs	r2, #0
 80078a6:	2300      	movs	r3, #0
 80078a8:	f7f9 f92e 	bl	8000b08 <__aeabi_dcmpeq>
 80078ac:	b9d8      	cbnz	r0, 80078e6 <_printf_float+0x432>
 80078ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078b0:	f108 0201 	add.w	r2, r8, #1
 80078b4:	3b01      	subs	r3, #1
 80078b6:	4631      	mov	r1, r6
 80078b8:	4628      	mov	r0, r5
 80078ba:	47b8      	blx	r7
 80078bc:	3001      	adds	r0, #1
 80078be:	d10e      	bne.n	80078de <_printf_float+0x42a>
 80078c0:	e659      	b.n	8007576 <_printf_float+0xc2>
 80078c2:	2301      	movs	r3, #1
 80078c4:	4652      	mov	r2, sl
 80078c6:	4631      	mov	r1, r6
 80078c8:	4628      	mov	r0, r5
 80078ca:	47b8      	blx	r7
 80078cc:	3001      	adds	r0, #1
 80078ce:	f43f ae52 	beq.w	8007576 <_printf_float+0xc2>
 80078d2:	f108 0801 	add.w	r8, r8, #1
 80078d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078d8:	3b01      	subs	r3, #1
 80078da:	4543      	cmp	r3, r8
 80078dc:	dcf1      	bgt.n	80078c2 <_printf_float+0x40e>
 80078de:	464b      	mov	r3, r9
 80078e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80078e4:	e6dc      	b.n	80076a0 <_printf_float+0x1ec>
 80078e6:	f04f 0800 	mov.w	r8, #0
 80078ea:	f104 0a1a 	add.w	sl, r4, #26
 80078ee:	e7f2      	b.n	80078d6 <_printf_float+0x422>
 80078f0:	2301      	movs	r3, #1
 80078f2:	4642      	mov	r2, r8
 80078f4:	e7df      	b.n	80078b6 <_printf_float+0x402>
 80078f6:	2301      	movs	r3, #1
 80078f8:	464a      	mov	r2, r9
 80078fa:	4631      	mov	r1, r6
 80078fc:	4628      	mov	r0, r5
 80078fe:	47b8      	blx	r7
 8007900:	3001      	adds	r0, #1
 8007902:	f43f ae38 	beq.w	8007576 <_printf_float+0xc2>
 8007906:	f108 0801 	add.w	r8, r8, #1
 800790a:	68e3      	ldr	r3, [r4, #12]
 800790c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800790e:	1a5b      	subs	r3, r3, r1
 8007910:	4543      	cmp	r3, r8
 8007912:	dcf0      	bgt.n	80078f6 <_printf_float+0x442>
 8007914:	e6fa      	b.n	800770c <_printf_float+0x258>
 8007916:	f04f 0800 	mov.w	r8, #0
 800791a:	f104 0919 	add.w	r9, r4, #25
 800791e:	e7f4      	b.n	800790a <_printf_float+0x456>

08007920 <_printf_common>:
 8007920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007924:	4616      	mov	r6, r2
 8007926:	4699      	mov	r9, r3
 8007928:	688a      	ldr	r2, [r1, #8]
 800792a:	690b      	ldr	r3, [r1, #16]
 800792c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007930:	4293      	cmp	r3, r2
 8007932:	bfb8      	it	lt
 8007934:	4613      	movlt	r3, r2
 8007936:	6033      	str	r3, [r6, #0]
 8007938:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800793c:	4607      	mov	r7, r0
 800793e:	460c      	mov	r4, r1
 8007940:	b10a      	cbz	r2, 8007946 <_printf_common+0x26>
 8007942:	3301      	adds	r3, #1
 8007944:	6033      	str	r3, [r6, #0]
 8007946:	6823      	ldr	r3, [r4, #0]
 8007948:	0699      	lsls	r1, r3, #26
 800794a:	bf42      	ittt	mi
 800794c:	6833      	ldrmi	r3, [r6, #0]
 800794e:	3302      	addmi	r3, #2
 8007950:	6033      	strmi	r3, [r6, #0]
 8007952:	6825      	ldr	r5, [r4, #0]
 8007954:	f015 0506 	ands.w	r5, r5, #6
 8007958:	d106      	bne.n	8007968 <_printf_common+0x48>
 800795a:	f104 0a19 	add.w	sl, r4, #25
 800795e:	68e3      	ldr	r3, [r4, #12]
 8007960:	6832      	ldr	r2, [r6, #0]
 8007962:	1a9b      	subs	r3, r3, r2
 8007964:	42ab      	cmp	r3, r5
 8007966:	dc26      	bgt.n	80079b6 <_printf_common+0x96>
 8007968:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800796c:	1e13      	subs	r3, r2, #0
 800796e:	6822      	ldr	r2, [r4, #0]
 8007970:	bf18      	it	ne
 8007972:	2301      	movne	r3, #1
 8007974:	0692      	lsls	r2, r2, #26
 8007976:	d42b      	bmi.n	80079d0 <_printf_common+0xb0>
 8007978:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800797c:	4649      	mov	r1, r9
 800797e:	4638      	mov	r0, r7
 8007980:	47c0      	blx	r8
 8007982:	3001      	adds	r0, #1
 8007984:	d01e      	beq.n	80079c4 <_printf_common+0xa4>
 8007986:	6823      	ldr	r3, [r4, #0]
 8007988:	68e5      	ldr	r5, [r4, #12]
 800798a:	6832      	ldr	r2, [r6, #0]
 800798c:	f003 0306 	and.w	r3, r3, #6
 8007990:	2b04      	cmp	r3, #4
 8007992:	bf08      	it	eq
 8007994:	1aad      	subeq	r5, r5, r2
 8007996:	68a3      	ldr	r3, [r4, #8]
 8007998:	6922      	ldr	r2, [r4, #16]
 800799a:	bf0c      	ite	eq
 800799c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079a0:	2500      	movne	r5, #0
 80079a2:	4293      	cmp	r3, r2
 80079a4:	bfc4      	itt	gt
 80079a6:	1a9b      	subgt	r3, r3, r2
 80079a8:	18ed      	addgt	r5, r5, r3
 80079aa:	2600      	movs	r6, #0
 80079ac:	341a      	adds	r4, #26
 80079ae:	42b5      	cmp	r5, r6
 80079b0:	d11a      	bne.n	80079e8 <_printf_common+0xc8>
 80079b2:	2000      	movs	r0, #0
 80079b4:	e008      	b.n	80079c8 <_printf_common+0xa8>
 80079b6:	2301      	movs	r3, #1
 80079b8:	4652      	mov	r2, sl
 80079ba:	4649      	mov	r1, r9
 80079bc:	4638      	mov	r0, r7
 80079be:	47c0      	blx	r8
 80079c0:	3001      	adds	r0, #1
 80079c2:	d103      	bne.n	80079cc <_printf_common+0xac>
 80079c4:	f04f 30ff 	mov.w	r0, #4294967295
 80079c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079cc:	3501      	adds	r5, #1
 80079ce:	e7c6      	b.n	800795e <_printf_common+0x3e>
 80079d0:	18e1      	adds	r1, r4, r3
 80079d2:	1c5a      	adds	r2, r3, #1
 80079d4:	2030      	movs	r0, #48	; 0x30
 80079d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80079da:	4422      	add	r2, r4
 80079dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80079e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80079e4:	3302      	adds	r3, #2
 80079e6:	e7c7      	b.n	8007978 <_printf_common+0x58>
 80079e8:	2301      	movs	r3, #1
 80079ea:	4622      	mov	r2, r4
 80079ec:	4649      	mov	r1, r9
 80079ee:	4638      	mov	r0, r7
 80079f0:	47c0      	blx	r8
 80079f2:	3001      	adds	r0, #1
 80079f4:	d0e6      	beq.n	80079c4 <_printf_common+0xa4>
 80079f6:	3601      	adds	r6, #1
 80079f8:	e7d9      	b.n	80079ae <_printf_common+0x8e>
	...

080079fc <_printf_i>:
 80079fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a00:	7e0f      	ldrb	r7, [r1, #24]
 8007a02:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007a04:	2f78      	cmp	r7, #120	; 0x78
 8007a06:	4691      	mov	r9, r2
 8007a08:	4680      	mov	r8, r0
 8007a0a:	460c      	mov	r4, r1
 8007a0c:	469a      	mov	sl, r3
 8007a0e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007a12:	d807      	bhi.n	8007a24 <_printf_i+0x28>
 8007a14:	2f62      	cmp	r7, #98	; 0x62
 8007a16:	d80a      	bhi.n	8007a2e <_printf_i+0x32>
 8007a18:	2f00      	cmp	r7, #0
 8007a1a:	f000 80d8 	beq.w	8007bce <_printf_i+0x1d2>
 8007a1e:	2f58      	cmp	r7, #88	; 0x58
 8007a20:	f000 80a3 	beq.w	8007b6a <_printf_i+0x16e>
 8007a24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007a2c:	e03a      	b.n	8007aa4 <_printf_i+0xa8>
 8007a2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007a32:	2b15      	cmp	r3, #21
 8007a34:	d8f6      	bhi.n	8007a24 <_printf_i+0x28>
 8007a36:	a101      	add	r1, pc, #4	; (adr r1, 8007a3c <_printf_i+0x40>)
 8007a38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007a3c:	08007a95 	.word	0x08007a95
 8007a40:	08007aa9 	.word	0x08007aa9
 8007a44:	08007a25 	.word	0x08007a25
 8007a48:	08007a25 	.word	0x08007a25
 8007a4c:	08007a25 	.word	0x08007a25
 8007a50:	08007a25 	.word	0x08007a25
 8007a54:	08007aa9 	.word	0x08007aa9
 8007a58:	08007a25 	.word	0x08007a25
 8007a5c:	08007a25 	.word	0x08007a25
 8007a60:	08007a25 	.word	0x08007a25
 8007a64:	08007a25 	.word	0x08007a25
 8007a68:	08007bb5 	.word	0x08007bb5
 8007a6c:	08007ad9 	.word	0x08007ad9
 8007a70:	08007b97 	.word	0x08007b97
 8007a74:	08007a25 	.word	0x08007a25
 8007a78:	08007a25 	.word	0x08007a25
 8007a7c:	08007bd7 	.word	0x08007bd7
 8007a80:	08007a25 	.word	0x08007a25
 8007a84:	08007ad9 	.word	0x08007ad9
 8007a88:	08007a25 	.word	0x08007a25
 8007a8c:	08007a25 	.word	0x08007a25
 8007a90:	08007b9f 	.word	0x08007b9f
 8007a94:	682b      	ldr	r3, [r5, #0]
 8007a96:	1d1a      	adds	r2, r3, #4
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	602a      	str	r2, [r5, #0]
 8007a9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007aa0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	e0a3      	b.n	8007bf0 <_printf_i+0x1f4>
 8007aa8:	6820      	ldr	r0, [r4, #0]
 8007aaa:	6829      	ldr	r1, [r5, #0]
 8007aac:	0606      	lsls	r6, r0, #24
 8007aae:	f101 0304 	add.w	r3, r1, #4
 8007ab2:	d50a      	bpl.n	8007aca <_printf_i+0xce>
 8007ab4:	680e      	ldr	r6, [r1, #0]
 8007ab6:	602b      	str	r3, [r5, #0]
 8007ab8:	2e00      	cmp	r6, #0
 8007aba:	da03      	bge.n	8007ac4 <_printf_i+0xc8>
 8007abc:	232d      	movs	r3, #45	; 0x2d
 8007abe:	4276      	negs	r6, r6
 8007ac0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ac4:	485e      	ldr	r0, [pc, #376]	; (8007c40 <_printf_i+0x244>)
 8007ac6:	230a      	movs	r3, #10
 8007ac8:	e019      	b.n	8007afe <_printf_i+0x102>
 8007aca:	680e      	ldr	r6, [r1, #0]
 8007acc:	602b      	str	r3, [r5, #0]
 8007ace:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007ad2:	bf18      	it	ne
 8007ad4:	b236      	sxthne	r6, r6
 8007ad6:	e7ef      	b.n	8007ab8 <_printf_i+0xbc>
 8007ad8:	682b      	ldr	r3, [r5, #0]
 8007ada:	6820      	ldr	r0, [r4, #0]
 8007adc:	1d19      	adds	r1, r3, #4
 8007ade:	6029      	str	r1, [r5, #0]
 8007ae0:	0601      	lsls	r1, r0, #24
 8007ae2:	d501      	bpl.n	8007ae8 <_printf_i+0xec>
 8007ae4:	681e      	ldr	r6, [r3, #0]
 8007ae6:	e002      	b.n	8007aee <_printf_i+0xf2>
 8007ae8:	0646      	lsls	r6, r0, #25
 8007aea:	d5fb      	bpl.n	8007ae4 <_printf_i+0xe8>
 8007aec:	881e      	ldrh	r6, [r3, #0]
 8007aee:	4854      	ldr	r0, [pc, #336]	; (8007c40 <_printf_i+0x244>)
 8007af0:	2f6f      	cmp	r7, #111	; 0x6f
 8007af2:	bf0c      	ite	eq
 8007af4:	2308      	moveq	r3, #8
 8007af6:	230a      	movne	r3, #10
 8007af8:	2100      	movs	r1, #0
 8007afa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007afe:	6865      	ldr	r5, [r4, #4]
 8007b00:	60a5      	str	r5, [r4, #8]
 8007b02:	2d00      	cmp	r5, #0
 8007b04:	bfa2      	ittt	ge
 8007b06:	6821      	ldrge	r1, [r4, #0]
 8007b08:	f021 0104 	bicge.w	r1, r1, #4
 8007b0c:	6021      	strge	r1, [r4, #0]
 8007b0e:	b90e      	cbnz	r6, 8007b14 <_printf_i+0x118>
 8007b10:	2d00      	cmp	r5, #0
 8007b12:	d04d      	beq.n	8007bb0 <_printf_i+0x1b4>
 8007b14:	4615      	mov	r5, r2
 8007b16:	fbb6 f1f3 	udiv	r1, r6, r3
 8007b1a:	fb03 6711 	mls	r7, r3, r1, r6
 8007b1e:	5dc7      	ldrb	r7, [r0, r7]
 8007b20:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007b24:	4637      	mov	r7, r6
 8007b26:	42bb      	cmp	r3, r7
 8007b28:	460e      	mov	r6, r1
 8007b2a:	d9f4      	bls.n	8007b16 <_printf_i+0x11a>
 8007b2c:	2b08      	cmp	r3, #8
 8007b2e:	d10b      	bne.n	8007b48 <_printf_i+0x14c>
 8007b30:	6823      	ldr	r3, [r4, #0]
 8007b32:	07de      	lsls	r6, r3, #31
 8007b34:	d508      	bpl.n	8007b48 <_printf_i+0x14c>
 8007b36:	6923      	ldr	r3, [r4, #16]
 8007b38:	6861      	ldr	r1, [r4, #4]
 8007b3a:	4299      	cmp	r1, r3
 8007b3c:	bfde      	ittt	le
 8007b3e:	2330      	movle	r3, #48	; 0x30
 8007b40:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007b44:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007b48:	1b52      	subs	r2, r2, r5
 8007b4a:	6122      	str	r2, [r4, #16]
 8007b4c:	f8cd a000 	str.w	sl, [sp]
 8007b50:	464b      	mov	r3, r9
 8007b52:	aa03      	add	r2, sp, #12
 8007b54:	4621      	mov	r1, r4
 8007b56:	4640      	mov	r0, r8
 8007b58:	f7ff fee2 	bl	8007920 <_printf_common>
 8007b5c:	3001      	adds	r0, #1
 8007b5e:	d14c      	bne.n	8007bfa <_printf_i+0x1fe>
 8007b60:	f04f 30ff 	mov.w	r0, #4294967295
 8007b64:	b004      	add	sp, #16
 8007b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b6a:	4835      	ldr	r0, [pc, #212]	; (8007c40 <_printf_i+0x244>)
 8007b6c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007b70:	6829      	ldr	r1, [r5, #0]
 8007b72:	6823      	ldr	r3, [r4, #0]
 8007b74:	f851 6b04 	ldr.w	r6, [r1], #4
 8007b78:	6029      	str	r1, [r5, #0]
 8007b7a:	061d      	lsls	r5, r3, #24
 8007b7c:	d514      	bpl.n	8007ba8 <_printf_i+0x1ac>
 8007b7e:	07df      	lsls	r7, r3, #31
 8007b80:	bf44      	itt	mi
 8007b82:	f043 0320 	orrmi.w	r3, r3, #32
 8007b86:	6023      	strmi	r3, [r4, #0]
 8007b88:	b91e      	cbnz	r6, 8007b92 <_printf_i+0x196>
 8007b8a:	6823      	ldr	r3, [r4, #0]
 8007b8c:	f023 0320 	bic.w	r3, r3, #32
 8007b90:	6023      	str	r3, [r4, #0]
 8007b92:	2310      	movs	r3, #16
 8007b94:	e7b0      	b.n	8007af8 <_printf_i+0xfc>
 8007b96:	6823      	ldr	r3, [r4, #0]
 8007b98:	f043 0320 	orr.w	r3, r3, #32
 8007b9c:	6023      	str	r3, [r4, #0]
 8007b9e:	2378      	movs	r3, #120	; 0x78
 8007ba0:	4828      	ldr	r0, [pc, #160]	; (8007c44 <_printf_i+0x248>)
 8007ba2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007ba6:	e7e3      	b.n	8007b70 <_printf_i+0x174>
 8007ba8:	0659      	lsls	r1, r3, #25
 8007baa:	bf48      	it	mi
 8007bac:	b2b6      	uxthmi	r6, r6
 8007bae:	e7e6      	b.n	8007b7e <_printf_i+0x182>
 8007bb0:	4615      	mov	r5, r2
 8007bb2:	e7bb      	b.n	8007b2c <_printf_i+0x130>
 8007bb4:	682b      	ldr	r3, [r5, #0]
 8007bb6:	6826      	ldr	r6, [r4, #0]
 8007bb8:	6961      	ldr	r1, [r4, #20]
 8007bba:	1d18      	adds	r0, r3, #4
 8007bbc:	6028      	str	r0, [r5, #0]
 8007bbe:	0635      	lsls	r5, r6, #24
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	d501      	bpl.n	8007bc8 <_printf_i+0x1cc>
 8007bc4:	6019      	str	r1, [r3, #0]
 8007bc6:	e002      	b.n	8007bce <_printf_i+0x1d2>
 8007bc8:	0670      	lsls	r0, r6, #25
 8007bca:	d5fb      	bpl.n	8007bc4 <_printf_i+0x1c8>
 8007bcc:	8019      	strh	r1, [r3, #0]
 8007bce:	2300      	movs	r3, #0
 8007bd0:	6123      	str	r3, [r4, #16]
 8007bd2:	4615      	mov	r5, r2
 8007bd4:	e7ba      	b.n	8007b4c <_printf_i+0x150>
 8007bd6:	682b      	ldr	r3, [r5, #0]
 8007bd8:	1d1a      	adds	r2, r3, #4
 8007bda:	602a      	str	r2, [r5, #0]
 8007bdc:	681d      	ldr	r5, [r3, #0]
 8007bde:	6862      	ldr	r2, [r4, #4]
 8007be0:	2100      	movs	r1, #0
 8007be2:	4628      	mov	r0, r5
 8007be4:	f7f8 fb1c 	bl	8000220 <memchr>
 8007be8:	b108      	cbz	r0, 8007bee <_printf_i+0x1f2>
 8007bea:	1b40      	subs	r0, r0, r5
 8007bec:	6060      	str	r0, [r4, #4]
 8007bee:	6863      	ldr	r3, [r4, #4]
 8007bf0:	6123      	str	r3, [r4, #16]
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007bf8:	e7a8      	b.n	8007b4c <_printf_i+0x150>
 8007bfa:	6923      	ldr	r3, [r4, #16]
 8007bfc:	462a      	mov	r2, r5
 8007bfe:	4649      	mov	r1, r9
 8007c00:	4640      	mov	r0, r8
 8007c02:	47d0      	blx	sl
 8007c04:	3001      	adds	r0, #1
 8007c06:	d0ab      	beq.n	8007b60 <_printf_i+0x164>
 8007c08:	6823      	ldr	r3, [r4, #0]
 8007c0a:	079b      	lsls	r3, r3, #30
 8007c0c:	d413      	bmi.n	8007c36 <_printf_i+0x23a>
 8007c0e:	68e0      	ldr	r0, [r4, #12]
 8007c10:	9b03      	ldr	r3, [sp, #12]
 8007c12:	4298      	cmp	r0, r3
 8007c14:	bfb8      	it	lt
 8007c16:	4618      	movlt	r0, r3
 8007c18:	e7a4      	b.n	8007b64 <_printf_i+0x168>
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	4632      	mov	r2, r6
 8007c1e:	4649      	mov	r1, r9
 8007c20:	4640      	mov	r0, r8
 8007c22:	47d0      	blx	sl
 8007c24:	3001      	adds	r0, #1
 8007c26:	d09b      	beq.n	8007b60 <_printf_i+0x164>
 8007c28:	3501      	adds	r5, #1
 8007c2a:	68e3      	ldr	r3, [r4, #12]
 8007c2c:	9903      	ldr	r1, [sp, #12]
 8007c2e:	1a5b      	subs	r3, r3, r1
 8007c30:	42ab      	cmp	r3, r5
 8007c32:	dcf2      	bgt.n	8007c1a <_printf_i+0x21e>
 8007c34:	e7eb      	b.n	8007c0e <_printf_i+0x212>
 8007c36:	2500      	movs	r5, #0
 8007c38:	f104 0619 	add.w	r6, r4, #25
 8007c3c:	e7f5      	b.n	8007c2a <_printf_i+0x22e>
 8007c3e:	bf00      	nop
 8007c40:	0800a1de 	.word	0x0800a1de
 8007c44:	0800a1ef 	.word	0x0800a1ef

08007c48 <siprintf>:
 8007c48:	b40e      	push	{r1, r2, r3}
 8007c4a:	b500      	push	{lr}
 8007c4c:	b09c      	sub	sp, #112	; 0x70
 8007c4e:	ab1d      	add	r3, sp, #116	; 0x74
 8007c50:	9002      	str	r0, [sp, #8]
 8007c52:	9006      	str	r0, [sp, #24]
 8007c54:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007c58:	4809      	ldr	r0, [pc, #36]	; (8007c80 <siprintf+0x38>)
 8007c5a:	9107      	str	r1, [sp, #28]
 8007c5c:	9104      	str	r1, [sp, #16]
 8007c5e:	4909      	ldr	r1, [pc, #36]	; (8007c84 <siprintf+0x3c>)
 8007c60:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c64:	9105      	str	r1, [sp, #20]
 8007c66:	6800      	ldr	r0, [r0, #0]
 8007c68:	9301      	str	r3, [sp, #4]
 8007c6a:	a902      	add	r1, sp, #8
 8007c6c:	f001 fb76 	bl	800935c <_svfiprintf_r>
 8007c70:	9b02      	ldr	r3, [sp, #8]
 8007c72:	2200      	movs	r2, #0
 8007c74:	701a      	strb	r2, [r3, #0]
 8007c76:	b01c      	add	sp, #112	; 0x70
 8007c78:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c7c:	b003      	add	sp, #12
 8007c7e:	4770      	bx	lr
 8007c80:	2000000c 	.word	0x2000000c
 8007c84:	ffff0208 	.word	0xffff0208

08007c88 <quorem>:
 8007c88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c8c:	6903      	ldr	r3, [r0, #16]
 8007c8e:	690c      	ldr	r4, [r1, #16]
 8007c90:	42a3      	cmp	r3, r4
 8007c92:	4607      	mov	r7, r0
 8007c94:	f2c0 8081 	blt.w	8007d9a <quorem+0x112>
 8007c98:	3c01      	subs	r4, #1
 8007c9a:	f101 0814 	add.w	r8, r1, #20
 8007c9e:	f100 0514 	add.w	r5, r0, #20
 8007ca2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ca6:	9301      	str	r3, [sp, #4]
 8007ca8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007cac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	429a      	cmp	r2, r3
 8007cb4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007cb8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007cbc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007cc0:	d331      	bcc.n	8007d26 <quorem+0x9e>
 8007cc2:	f04f 0e00 	mov.w	lr, #0
 8007cc6:	4640      	mov	r0, r8
 8007cc8:	46ac      	mov	ip, r5
 8007cca:	46f2      	mov	sl, lr
 8007ccc:	f850 2b04 	ldr.w	r2, [r0], #4
 8007cd0:	b293      	uxth	r3, r2
 8007cd2:	fb06 e303 	mla	r3, r6, r3, lr
 8007cd6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	ebaa 0303 	sub.w	r3, sl, r3
 8007ce0:	f8dc a000 	ldr.w	sl, [ip]
 8007ce4:	0c12      	lsrs	r2, r2, #16
 8007ce6:	fa13 f38a 	uxtah	r3, r3, sl
 8007cea:	fb06 e202 	mla	r2, r6, r2, lr
 8007cee:	9300      	str	r3, [sp, #0]
 8007cf0:	9b00      	ldr	r3, [sp, #0]
 8007cf2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007cf6:	b292      	uxth	r2, r2
 8007cf8:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007cfc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d00:	f8bd 3000 	ldrh.w	r3, [sp]
 8007d04:	4581      	cmp	r9, r0
 8007d06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d0a:	f84c 3b04 	str.w	r3, [ip], #4
 8007d0e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007d12:	d2db      	bcs.n	8007ccc <quorem+0x44>
 8007d14:	f855 300b 	ldr.w	r3, [r5, fp]
 8007d18:	b92b      	cbnz	r3, 8007d26 <quorem+0x9e>
 8007d1a:	9b01      	ldr	r3, [sp, #4]
 8007d1c:	3b04      	subs	r3, #4
 8007d1e:	429d      	cmp	r5, r3
 8007d20:	461a      	mov	r2, r3
 8007d22:	d32e      	bcc.n	8007d82 <quorem+0xfa>
 8007d24:	613c      	str	r4, [r7, #16]
 8007d26:	4638      	mov	r0, r7
 8007d28:	f001 f8c4 	bl	8008eb4 <__mcmp>
 8007d2c:	2800      	cmp	r0, #0
 8007d2e:	db24      	blt.n	8007d7a <quorem+0xf2>
 8007d30:	3601      	adds	r6, #1
 8007d32:	4628      	mov	r0, r5
 8007d34:	f04f 0c00 	mov.w	ip, #0
 8007d38:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d3c:	f8d0 e000 	ldr.w	lr, [r0]
 8007d40:	b293      	uxth	r3, r2
 8007d42:	ebac 0303 	sub.w	r3, ip, r3
 8007d46:	0c12      	lsrs	r2, r2, #16
 8007d48:	fa13 f38e 	uxtah	r3, r3, lr
 8007d4c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007d50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d54:	b29b      	uxth	r3, r3
 8007d56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d5a:	45c1      	cmp	r9, r8
 8007d5c:	f840 3b04 	str.w	r3, [r0], #4
 8007d60:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007d64:	d2e8      	bcs.n	8007d38 <quorem+0xb0>
 8007d66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d6e:	b922      	cbnz	r2, 8007d7a <quorem+0xf2>
 8007d70:	3b04      	subs	r3, #4
 8007d72:	429d      	cmp	r5, r3
 8007d74:	461a      	mov	r2, r3
 8007d76:	d30a      	bcc.n	8007d8e <quorem+0x106>
 8007d78:	613c      	str	r4, [r7, #16]
 8007d7a:	4630      	mov	r0, r6
 8007d7c:	b003      	add	sp, #12
 8007d7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d82:	6812      	ldr	r2, [r2, #0]
 8007d84:	3b04      	subs	r3, #4
 8007d86:	2a00      	cmp	r2, #0
 8007d88:	d1cc      	bne.n	8007d24 <quorem+0x9c>
 8007d8a:	3c01      	subs	r4, #1
 8007d8c:	e7c7      	b.n	8007d1e <quorem+0x96>
 8007d8e:	6812      	ldr	r2, [r2, #0]
 8007d90:	3b04      	subs	r3, #4
 8007d92:	2a00      	cmp	r2, #0
 8007d94:	d1f0      	bne.n	8007d78 <quorem+0xf0>
 8007d96:	3c01      	subs	r4, #1
 8007d98:	e7eb      	b.n	8007d72 <quorem+0xea>
 8007d9a:	2000      	movs	r0, #0
 8007d9c:	e7ee      	b.n	8007d7c <quorem+0xf4>
	...

08007da0 <_dtoa_r>:
 8007da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007da4:	ed2d 8b04 	vpush	{d8-d9}
 8007da8:	ec57 6b10 	vmov	r6, r7, d0
 8007dac:	b093      	sub	sp, #76	; 0x4c
 8007dae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007db0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007db4:	9106      	str	r1, [sp, #24]
 8007db6:	ee10 aa10 	vmov	sl, s0
 8007dba:	4604      	mov	r4, r0
 8007dbc:	9209      	str	r2, [sp, #36]	; 0x24
 8007dbe:	930c      	str	r3, [sp, #48]	; 0x30
 8007dc0:	46bb      	mov	fp, r7
 8007dc2:	b975      	cbnz	r5, 8007de2 <_dtoa_r+0x42>
 8007dc4:	2010      	movs	r0, #16
 8007dc6:	f000 fddd 	bl	8008984 <malloc>
 8007dca:	4602      	mov	r2, r0
 8007dcc:	6260      	str	r0, [r4, #36]	; 0x24
 8007dce:	b920      	cbnz	r0, 8007dda <_dtoa_r+0x3a>
 8007dd0:	4ba7      	ldr	r3, [pc, #668]	; (8008070 <_dtoa_r+0x2d0>)
 8007dd2:	21ea      	movs	r1, #234	; 0xea
 8007dd4:	48a7      	ldr	r0, [pc, #668]	; (8008074 <_dtoa_r+0x2d4>)
 8007dd6:	f001 fbd1 	bl	800957c <__assert_func>
 8007dda:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007dde:	6005      	str	r5, [r0, #0]
 8007de0:	60c5      	str	r5, [r0, #12]
 8007de2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007de4:	6819      	ldr	r1, [r3, #0]
 8007de6:	b151      	cbz	r1, 8007dfe <_dtoa_r+0x5e>
 8007de8:	685a      	ldr	r2, [r3, #4]
 8007dea:	604a      	str	r2, [r1, #4]
 8007dec:	2301      	movs	r3, #1
 8007dee:	4093      	lsls	r3, r2
 8007df0:	608b      	str	r3, [r1, #8]
 8007df2:	4620      	mov	r0, r4
 8007df4:	f000 fe1c 	bl	8008a30 <_Bfree>
 8007df8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	601a      	str	r2, [r3, #0]
 8007dfe:	1e3b      	subs	r3, r7, #0
 8007e00:	bfaa      	itet	ge
 8007e02:	2300      	movge	r3, #0
 8007e04:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007e08:	f8c8 3000 	strge.w	r3, [r8]
 8007e0c:	4b9a      	ldr	r3, [pc, #616]	; (8008078 <_dtoa_r+0x2d8>)
 8007e0e:	bfbc      	itt	lt
 8007e10:	2201      	movlt	r2, #1
 8007e12:	f8c8 2000 	strlt.w	r2, [r8]
 8007e16:	ea33 030b 	bics.w	r3, r3, fp
 8007e1a:	d11b      	bne.n	8007e54 <_dtoa_r+0xb4>
 8007e1c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e1e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007e22:	6013      	str	r3, [r2, #0]
 8007e24:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e28:	4333      	orrs	r3, r6
 8007e2a:	f000 8592 	beq.w	8008952 <_dtoa_r+0xbb2>
 8007e2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e30:	b963      	cbnz	r3, 8007e4c <_dtoa_r+0xac>
 8007e32:	4b92      	ldr	r3, [pc, #584]	; (800807c <_dtoa_r+0x2dc>)
 8007e34:	e022      	b.n	8007e7c <_dtoa_r+0xdc>
 8007e36:	4b92      	ldr	r3, [pc, #584]	; (8008080 <_dtoa_r+0x2e0>)
 8007e38:	9301      	str	r3, [sp, #4]
 8007e3a:	3308      	adds	r3, #8
 8007e3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007e3e:	6013      	str	r3, [r2, #0]
 8007e40:	9801      	ldr	r0, [sp, #4]
 8007e42:	b013      	add	sp, #76	; 0x4c
 8007e44:	ecbd 8b04 	vpop	{d8-d9}
 8007e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e4c:	4b8b      	ldr	r3, [pc, #556]	; (800807c <_dtoa_r+0x2dc>)
 8007e4e:	9301      	str	r3, [sp, #4]
 8007e50:	3303      	adds	r3, #3
 8007e52:	e7f3      	b.n	8007e3c <_dtoa_r+0x9c>
 8007e54:	2200      	movs	r2, #0
 8007e56:	2300      	movs	r3, #0
 8007e58:	4650      	mov	r0, sl
 8007e5a:	4659      	mov	r1, fp
 8007e5c:	f7f8 fe54 	bl	8000b08 <__aeabi_dcmpeq>
 8007e60:	ec4b ab19 	vmov	d9, sl, fp
 8007e64:	4680      	mov	r8, r0
 8007e66:	b158      	cbz	r0, 8007e80 <_dtoa_r+0xe0>
 8007e68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	6013      	str	r3, [r2, #0]
 8007e6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	f000 856b 	beq.w	800894c <_dtoa_r+0xbac>
 8007e76:	4883      	ldr	r0, [pc, #524]	; (8008084 <_dtoa_r+0x2e4>)
 8007e78:	6018      	str	r0, [r3, #0]
 8007e7a:	1e43      	subs	r3, r0, #1
 8007e7c:	9301      	str	r3, [sp, #4]
 8007e7e:	e7df      	b.n	8007e40 <_dtoa_r+0xa0>
 8007e80:	ec4b ab10 	vmov	d0, sl, fp
 8007e84:	aa10      	add	r2, sp, #64	; 0x40
 8007e86:	a911      	add	r1, sp, #68	; 0x44
 8007e88:	4620      	mov	r0, r4
 8007e8a:	f001 f8b9 	bl	8009000 <__d2b>
 8007e8e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007e92:	ee08 0a10 	vmov	s16, r0
 8007e96:	2d00      	cmp	r5, #0
 8007e98:	f000 8084 	beq.w	8007fa4 <_dtoa_r+0x204>
 8007e9c:	ee19 3a90 	vmov	r3, s19
 8007ea0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ea4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007ea8:	4656      	mov	r6, sl
 8007eaa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007eae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007eb2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007eb6:	4b74      	ldr	r3, [pc, #464]	; (8008088 <_dtoa_r+0x2e8>)
 8007eb8:	2200      	movs	r2, #0
 8007eba:	4630      	mov	r0, r6
 8007ebc:	4639      	mov	r1, r7
 8007ebe:	f7f8 fa03 	bl	80002c8 <__aeabi_dsub>
 8007ec2:	a365      	add	r3, pc, #404	; (adr r3, 8008058 <_dtoa_r+0x2b8>)
 8007ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec8:	f7f8 fbb6 	bl	8000638 <__aeabi_dmul>
 8007ecc:	a364      	add	r3, pc, #400	; (adr r3, 8008060 <_dtoa_r+0x2c0>)
 8007ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ed2:	f7f8 f9fb 	bl	80002cc <__adddf3>
 8007ed6:	4606      	mov	r6, r0
 8007ed8:	4628      	mov	r0, r5
 8007eda:	460f      	mov	r7, r1
 8007edc:	f7f8 fb42 	bl	8000564 <__aeabi_i2d>
 8007ee0:	a361      	add	r3, pc, #388	; (adr r3, 8008068 <_dtoa_r+0x2c8>)
 8007ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee6:	f7f8 fba7 	bl	8000638 <__aeabi_dmul>
 8007eea:	4602      	mov	r2, r0
 8007eec:	460b      	mov	r3, r1
 8007eee:	4630      	mov	r0, r6
 8007ef0:	4639      	mov	r1, r7
 8007ef2:	f7f8 f9eb 	bl	80002cc <__adddf3>
 8007ef6:	4606      	mov	r6, r0
 8007ef8:	460f      	mov	r7, r1
 8007efa:	f7f8 fe4d 	bl	8000b98 <__aeabi_d2iz>
 8007efe:	2200      	movs	r2, #0
 8007f00:	9000      	str	r0, [sp, #0]
 8007f02:	2300      	movs	r3, #0
 8007f04:	4630      	mov	r0, r6
 8007f06:	4639      	mov	r1, r7
 8007f08:	f7f8 fe08 	bl	8000b1c <__aeabi_dcmplt>
 8007f0c:	b150      	cbz	r0, 8007f24 <_dtoa_r+0x184>
 8007f0e:	9800      	ldr	r0, [sp, #0]
 8007f10:	f7f8 fb28 	bl	8000564 <__aeabi_i2d>
 8007f14:	4632      	mov	r2, r6
 8007f16:	463b      	mov	r3, r7
 8007f18:	f7f8 fdf6 	bl	8000b08 <__aeabi_dcmpeq>
 8007f1c:	b910      	cbnz	r0, 8007f24 <_dtoa_r+0x184>
 8007f1e:	9b00      	ldr	r3, [sp, #0]
 8007f20:	3b01      	subs	r3, #1
 8007f22:	9300      	str	r3, [sp, #0]
 8007f24:	9b00      	ldr	r3, [sp, #0]
 8007f26:	2b16      	cmp	r3, #22
 8007f28:	d85a      	bhi.n	8007fe0 <_dtoa_r+0x240>
 8007f2a:	9a00      	ldr	r2, [sp, #0]
 8007f2c:	4b57      	ldr	r3, [pc, #348]	; (800808c <_dtoa_r+0x2ec>)
 8007f2e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f36:	ec51 0b19 	vmov	r0, r1, d9
 8007f3a:	f7f8 fdef 	bl	8000b1c <__aeabi_dcmplt>
 8007f3e:	2800      	cmp	r0, #0
 8007f40:	d050      	beq.n	8007fe4 <_dtoa_r+0x244>
 8007f42:	9b00      	ldr	r3, [sp, #0]
 8007f44:	3b01      	subs	r3, #1
 8007f46:	9300      	str	r3, [sp, #0]
 8007f48:	2300      	movs	r3, #0
 8007f4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007f4e:	1b5d      	subs	r5, r3, r5
 8007f50:	1e6b      	subs	r3, r5, #1
 8007f52:	9305      	str	r3, [sp, #20]
 8007f54:	bf45      	ittet	mi
 8007f56:	f1c5 0301 	rsbmi	r3, r5, #1
 8007f5a:	9304      	strmi	r3, [sp, #16]
 8007f5c:	2300      	movpl	r3, #0
 8007f5e:	2300      	movmi	r3, #0
 8007f60:	bf4c      	ite	mi
 8007f62:	9305      	strmi	r3, [sp, #20]
 8007f64:	9304      	strpl	r3, [sp, #16]
 8007f66:	9b00      	ldr	r3, [sp, #0]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	db3d      	blt.n	8007fe8 <_dtoa_r+0x248>
 8007f6c:	9b05      	ldr	r3, [sp, #20]
 8007f6e:	9a00      	ldr	r2, [sp, #0]
 8007f70:	920a      	str	r2, [sp, #40]	; 0x28
 8007f72:	4413      	add	r3, r2
 8007f74:	9305      	str	r3, [sp, #20]
 8007f76:	2300      	movs	r3, #0
 8007f78:	9307      	str	r3, [sp, #28]
 8007f7a:	9b06      	ldr	r3, [sp, #24]
 8007f7c:	2b09      	cmp	r3, #9
 8007f7e:	f200 8089 	bhi.w	8008094 <_dtoa_r+0x2f4>
 8007f82:	2b05      	cmp	r3, #5
 8007f84:	bfc4      	itt	gt
 8007f86:	3b04      	subgt	r3, #4
 8007f88:	9306      	strgt	r3, [sp, #24]
 8007f8a:	9b06      	ldr	r3, [sp, #24]
 8007f8c:	f1a3 0302 	sub.w	r3, r3, #2
 8007f90:	bfcc      	ite	gt
 8007f92:	2500      	movgt	r5, #0
 8007f94:	2501      	movle	r5, #1
 8007f96:	2b03      	cmp	r3, #3
 8007f98:	f200 8087 	bhi.w	80080aa <_dtoa_r+0x30a>
 8007f9c:	e8df f003 	tbb	[pc, r3]
 8007fa0:	59383a2d 	.word	0x59383a2d
 8007fa4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007fa8:	441d      	add	r5, r3
 8007faa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007fae:	2b20      	cmp	r3, #32
 8007fb0:	bfc1      	itttt	gt
 8007fb2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007fb6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007fba:	fa0b f303 	lslgt.w	r3, fp, r3
 8007fbe:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007fc2:	bfda      	itte	le
 8007fc4:	f1c3 0320 	rsble	r3, r3, #32
 8007fc8:	fa06 f003 	lslle.w	r0, r6, r3
 8007fcc:	4318      	orrgt	r0, r3
 8007fce:	f7f8 fab9 	bl	8000544 <__aeabi_ui2d>
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	4606      	mov	r6, r0
 8007fd6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007fda:	3d01      	subs	r5, #1
 8007fdc:	930e      	str	r3, [sp, #56]	; 0x38
 8007fde:	e76a      	b.n	8007eb6 <_dtoa_r+0x116>
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e7b2      	b.n	8007f4a <_dtoa_r+0x1aa>
 8007fe4:	900b      	str	r0, [sp, #44]	; 0x2c
 8007fe6:	e7b1      	b.n	8007f4c <_dtoa_r+0x1ac>
 8007fe8:	9b04      	ldr	r3, [sp, #16]
 8007fea:	9a00      	ldr	r2, [sp, #0]
 8007fec:	1a9b      	subs	r3, r3, r2
 8007fee:	9304      	str	r3, [sp, #16]
 8007ff0:	4253      	negs	r3, r2
 8007ff2:	9307      	str	r3, [sp, #28]
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ff8:	e7bf      	b.n	8007f7a <_dtoa_r+0x1da>
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	9308      	str	r3, [sp, #32]
 8007ffe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008000:	2b00      	cmp	r3, #0
 8008002:	dc55      	bgt.n	80080b0 <_dtoa_r+0x310>
 8008004:	2301      	movs	r3, #1
 8008006:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800800a:	461a      	mov	r2, r3
 800800c:	9209      	str	r2, [sp, #36]	; 0x24
 800800e:	e00c      	b.n	800802a <_dtoa_r+0x28a>
 8008010:	2301      	movs	r3, #1
 8008012:	e7f3      	b.n	8007ffc <_dtoa_r+0x25c>
 8008014:	2300      	movs	r3, #0
 8008016:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008018:	9308      	str	r3, [sp, #32]
 800801a:	9b00      	ldr	r3, [sp, #0]
 800801c:	4413      	add	r3, r2
 800801e:	9302      	str	r3, [sp, #8]
 8008020:	3301      	adds	r3, #1
 8008022:	2b01      	cmp	r3, #1
 8008024:	9303      	str	r3, [sp, #12]
 8008026:	bfb8      	it	lt
 8008028:	2301      	movlt	r3, #1
 800802a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800802c:	2200      	movs	r2, #0
 800802e:	6042      	str	r2, [r0, #4]
 8008030:	2204      	movs	r2, #4
 8008032:	f102 0614 	add.w	r6, r2, #20
 8008036:	429e      	cmp	r6, r3
 8008038:	6841      	ldr	r1, [r0, #4]
 800803a:	d93d      	bls.n	80080b8 <_dtoa_r+0x318>
 800803c:	4620      	mov	r0, r4
 800803e:	f000 fcb7 	bl	80089b0 <_Balloc>
 8008042:	9001      	str	r0, [sp, #4]
 8008044:	2800      	cmp	r0, #0
 8008046:	d13b      	bne.n	80080c0 <_dtoa_r+0x320>
 8008048:	4b11      	ldr	r3, [pc, #68]	; (8008090 <_dtoa_r+0x2f0>)
 800804a:	4602      	mov	r2, r0
 800804c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008050:	e6c0      	b.n	8007dd4 <_dtoa_r+0x34>
 8008052:	2301      	movs	r3, #1
 8008054:	e7df      	b.n	8008016 <_dtoa_r+0x276>
 8008056:	bf00      	nop
 8008058:	636f4361 	.word	0x636f4361
 800805c:	3fd287a7 	.word	0x3fd287a7
 8008060:	8b60c8b3 	.word	0x8b60c8b3
 8008064:	3fc68a28 	.word	0x3fc68a28
 8008068:	509f79fb 	.word	0x509f79fb
 800806c:	3fd34413 	.word	0x3fd34413
 8008070:	0800a20d 	.word	0x0800a20d
 8008074:	0800a224 	.word	0x0800a224
 8008078:	7ff00000 	.word	0x7ff00000
 800807c:	0800a209 	.word	0x0800a209
 8008080:	0800a200 	.word	0x0800a200
 8008084:	0800a1dd 	.word	0x0800a1dd
 8008088:	3ff80000 	.word	0x3ff80000
 800808c:	0800a318 	.word	0x0800a318
 8008090:	0800a27f 	.word	0x0800a27f
 8008094:	2501      	movs	r5, #1
 8008096:	2300      	movs	r3, #0
 8008098:	9306      	str	r3, [sp, #24]
 800809a:	9508      	str	r5, [sp, #32]
 800809c:	f04f 33ff 	mov.w	r3, #4294967295
 80080a0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80080a4:	2200      	movs	r2, #0
 80080a6:	2312      	movs	r3, #18
 80080a8:	e7b0      	b.n	800800c <_dtoa_r+0x26c>
 80080aa:	2301      	movs	r3, #1
 80080ac:	9308      	str	r3, [sp, #32]
 80080ae:	e7f5      	b.n	800809c <_dtoa_r+0x2fc>
 80080b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080b2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80080b6:	e7b8      	b.n	800802a <_dtoa_r+0x28a>
 80080b8:	3101      	adds	r1, #1
 80080ba:	6041      	str	r1, [r0, #4]
 80080bc:	0052      	lsls	r2, r2, #1
 80080be:	e7b8      	b.n	8008032 <_dtoa_r+0x292>
 80080c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080c2:	9a01      	ldr	r2, [sp, #4]
 80080c4:	601a      	str	r2, [r3, #0]
 80080c6:	9b03      	ldr	r3, [sp, #12]
 80080c8:	2b0e      	cmp	r3, #14
 80080ca:	f200 809d 	bhi.w	8008208 <_dtoa_r+0x468>
 80080ce:	2d00      	cmp	r5, #0
 80080d0:	f000 809a 	beq.w	8008208 <_dtoa_r+0x468>
 80080d4:	9b00      	ldr	r3, [sp, #0]
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	dd32      	ble.n	8008140 <_dtoa_r+0x3a0>
 80080da:	4ab7      	ldr	r2, [pc, #732]	; (80083b8 <_dtoa_r+0x618>)
 80080dc:	f003 030f 	and.w	r3, r3, #15
 80080e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80080e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80080e8:	9b00      	ldr	r3, [sp, #0]
 80080ea:	05d8      	lsls	r0, r3, #23
 80080ec:	ea4f 1723 	mov.w	r7, r3, asr #4
 80080f0:	d516      	bpl.n	8008120 <_dtoa_r+0x380>
 80080f2:	4bb2      	ldr	r3, [pc, #712]	; (80083bc <_dtoa_r+0x61c>)
 80080f4:	ec51 0b19 	vmov	r0, r1, d9
 80080f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80080fc:	f7f8 fbc6 	bl	800088c <__aeabi_ddiv>
 8008100:	f007 070f 	and.w	r7, r7, #15
 8008104:	4682      	mov	sl, r0
 8008106:	468b      	mov	fp, r1
 8008108:	2503      	movs	r5, #3
 800810a:	4eac      	ldr	r6, [pc, #688]	; (80083bc <_dtoa_r+0x61c>)
 800810c:	b957      	cbnz	r7, 8008124 <_dtoa_r+0x384>
 800810e:	4642      	mov	r2, r8
 8008110:	464b      	mov	r3, r9
 8008112:	4650      	mov	r0, sl
 8008114:	4659      	mov	r1, fp
 8008116:	f7f8 fbb9 	bl	800088c <__aeabi_ddiv>
 800811a:	4682      	mov	sl, r0
 800811c:	468b      	mov	fp, r1
 800811e:	e028      	b.n	8008172 <_dtoa_r+0x3d2>
 8008120:	2502      	movs	r5, #2
 8008122:	e7f2      	b.n	800810a <_dtoa_r+0x36a>
 8008124:	07f9      	lsls	r1, r7, #31
 8008126:	d508      	bpl.n	800813a <_dtoa_r+0x39a>
 8008128:	4640      	mov	r0, r8
 800812a:	4649      	mov	r1, r9
 800812c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008130:	f7f8 fa82 	bl	8000638 <__aeabi_dmul>
 8008134:	3501      	adds	r5, #1
 8008136:	4680      	mov	r8, r0
 8008138:	4689      	mov	r9, r1
 800813a:	107f      	asrs	r7, r7, #1
 800813c:	3608      	adds	r6, #8
 800813e:	e7e5      	b.n	800810c <_dtoa_r+0x36c>
 8008140:	f000 809b 	beq.w	800827a <_dtoa_r+0x4da>
 8008144:	9b00      	ldr	r3, [sp, #0]
 8008146:	4f9d      	ldr	r7, [pc, #628]	; (80083bc <_dtoa_r+0x61c>)
 8008148:	425e      	negs	r6, r3
 800814a:	4b9b      	ldr	r3, [pc, #620]	; (80083b8 <_dtoa_r+0x618>)
 800814c:	f006 020f 	and.w	r2, r6, #15
 8008150:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008158:	ec51 0b19 	vmov	r0, r1, d9
 800815c:	f7f8 fa6c 	bl	8000638 <__aeabi_dmul>
 8008160:	1136      	asrs	r6, r6, #4
 8008162:	4682      	mov	sl, r0
 8008164:	468b      	mov	fp, r1
 8008166:	2300      	movs	r3, #0
 8008168:	2502      	movs	r5, #2
 800816a:	2e00      	cmp	r6, #0
 800816c:	d17a      	bne.n	8008264 <_dtoa_r+0x4c4>
 800816e:	2b00      	cmp	r3, #0
 8008170:	d1d3      	bne.n	800811a <_dtoa_r+0x37a>
 8008172:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008174:	2b00      	cmp	r3, #0
 8008176:	f000 8082 	beq.w	800827e <_dtoa_r+0x4de>
 800817a:	4b91      	ldr	r3, [pc, #580]	; (80083c0 <_dtoa_r+0x620>)
 800817c:	2200      	movs	r2, #0
 800817e:	4650      	mov	r0, sl
 8008180:	4659      	mov	r1, fp
 8008182:	f7f8 fccb 	bl	8000b1c <__aeabi_dcmplt>
 8008186:	2800      	cmp	r0, #0
 8008188:	d079      	beq.n	800827e <_dtoa_r+0x4de>
 800818a:	9b03      	ldr	r3, [sp, #12]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d076      	beq.n	800827e <_dtoa_r+0x4de>
 8008190:	9b02      	ldr	r3, [sp, #8]
 8008192:	2b00      	cmp	r3, #0
 8008194:	dd36      	ble.n	8008204 <_dtoa_r+0x464>
 8008196:	9b00      	ldr	r3, [sp, #0]
 8008198:	4650      	mov	r0, sl
 800819a:	4659      	mov	r1, fp
 800819c:	1e5f      	subs	r7, r3, #1
 800819e:	2200      	movs	r2, #0
 80081a0:	4b88      	ldr	r3, [pc, #544]	; (80083c4 <_dtoa_r+0x624>)
 80081a2:	f7f8 fa49 	bl	8000638 <__aeabi_dmul>
 80081a6:	9e02      	ldr	r6, [sp, #8]
 80081a8:	4682      	mov	sl, r0
 80081aa:	468b      	mov	fp, r1
 80081ac:	3501      	adds	r5, #1
 80081ae:	4628      	mov	r0, r5
 80081b0:	f7f8 f9d8 	bl	8000564 <__aeabi_i2d>
 80081b4:	4652      	mov	r2, sl
 80081b6:	465b      	mov	r3, fp
 80081b8:	f7f8 fa3e 	bl	8000638 <__aeabi_dmul>
 80081bc:	4b82      	ldr	r3, [pc, #520]	; (80083c8 <_dtoa_r+0x628>)
 80081be:	2200      	movs	r2, #0
 80081c0:	f7f8 f884 	bl	80002cc <__adddf3>
 80081c4:	46d0      	mov	r8, sl
 80081c6:	46d9      	mov	r9, fp
 80081c8:	4682      	mov	sl, r0
 80081ca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80081ce:	2e00      	cmp	r6, #0
 80081d0:	d158      	bne.n	8008284 <_dtoa_r+0x4e4>
 80081d2:	4b7e      	ldr	r3, [pc, #504]	; (80083cc <_dtoa_r+0x62c>)
 80081d4:	2200      	movs	r2, #0
 80081d6:	4640      	mov	r0, r8
 80081d8:	4649      	mov	r1, r9
 80081da:	f7f8 f875 	bl	80002c8 <__aeabi_dsub>
 80081de:	4652      	mov	r2, sl
 80081e0:	465b      	mov	r3, fp
 80081e2:	4680      	mov	r8, r0
 80081e4:	4689      	mov	r9, r1
 80081e6:	f7f8 fcb7 	bl	8000b58 <__aeabi_dcmpgt>
 80081ea:	2800      	cmp	r0, #0
 80081ec:	f040 8295 	bne.w	800871a <_dtoa_r+0x97a>
 80081f0:	4652      	mov	r2, sl
 80081f2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80081f6:	4640      	mov	r0, r8
 80081f8:	4649      	mov	r1, r9
 80081fa:	f7f8 fc8f 	bl	8000b1c <__aeabi_dcmplt>
 80081fe:	2800      	cmp	r0, #0
 8008200:	f040 8289 	bne.w	8008716 <_dtoa_r+0x976>
 8008204:	ec5b ab19 	vmov	sl, fp, d9
 8008208:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800820a:	2b00      	cmp	r3, #0
 800820c:	f2c0 8148 	blt.w	80084a0 <_dtoa_r+0x700>
 8008210:	9a00      	ldr	r2, [sp, #0]
 8008212:	2a0e      	cmp	r2, #14
 8008214:	f300 8144 	bgt.w	80084a0 <_dtoa_r+0x700>
 8008218:	4b67      	ldr	r3, [pc, #412]	; (80083b8 <_dtoa_r+0x618>)
 800821a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800821e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008222:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008224:	2b00      	cmp	r3, #0
 8008226:	f280 80d5 	bge.w	80083d4 <_dtoa_r+0x634>
 800822a:	9b03      	ldr	r3, [sp, #12]
 800822c:	2b00      	cmp	r3, #0
 800822e:	f300 80d1 	bgt.w	80083d4 <_dtoa_r+0x634>
 8008232:	f040 826f 	bne.w	8008714 <_dtoa_r+0x974>
 8008236:	4b65      	ldr	r3, [pc, #404]	; (80083cc <_dtoa_r+0x62c>)
 8008238:	2200      	movs	r2, #0
 800823a:	4640      	mov	r0, r8
 800823c:	4649      	mov	r1, r9
 800823e:	f7f8 f9fb 	bl	8000638 <__aeabi_dmul>
 8008242:	4652      	mov	r2, sl
 8008244:	465b      	mov	r3, fp
 8008246:	f7f8 fc7d 	bl	8000b44 <__aeabi_dcmpge>
 800824a:	9e03      	ldr	r6, [sp, #12]
 800824c:	4637      	mov	r7, r6
 800824e:	2800      	cmp	r0, #0
 8008250:	f040 8245 	bne.w	80086de <_dtoa_r+0x93e>
 8008254:	9d01      	ldr	r5, [sp, #4]
 8008256:	2331      	movs	r3, #49	; 0x31
 8008258:	f805 3b01 	strb.w	r3, [r5], #1
 800825c:	9b00      	ldr	r3, [sp, #0]
 800825e:	3301      	adds	r3, #1
 8008260:	9300      	str	r3, [sp, #0]
 8008262:	e240      	b.n	80086e6 <_dtoa_r+0x946>
 8008264:	07f2      	lsls	r2, r6, #31
 8008266:	d505      	bpl.n	8008274 <_dtoa_r+0x4d4>
 8008268:	e9d7 2300 	ldrd	r2, r3, [r7]
 800826c:	f7f8 f9e4 	bl	8000638 <__aeabi_dmul>
 8008270:	3501      	adds	r5, #1
 8008272:	2301      	movs	r3, #1
 8008274:	1076      	asrs	r6, r6, #1
 8008276:	3708      	adds	r7, #8
 8008278:	e777      	b.n	800816a <_dtoa_r+0x3ca>
 800827a:	2502      	movs	r5, #2
 800827c:	e779      	b.n	8008172 <_dtoa_r+0x3d2>
 800827e:	9f00      	ldr	r7, [sp, #0]
 8008280:	9e03      	ldr	r6, [sp, #12]
 8008282:	e794      	b.n	80081ae <_dtoa_r+0x40e>
 8008284:	9901      	ldr	r1, [sp, #4]
 8008286:	4b4c      	ldr	r3, [pc, #304]	; (80083b8 <_dtoa_r+0x618>)
 8008288:	4431      	add	r1, r6
 800828a:	910d      	str	r1, [sp, #52]	; 0x34
 800828c:	9908      	ldr	r1, [sp, #32]
 800828e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008292:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008296:	2900      	cmp	r1, #0
 8008298:	d043      	beq.n	8008322 <_dtoa_r+0x582>
 800829a:	494d      	ldr	r1, [pc, #308]	; (80083d0 <_dtoa_r+0x630>)
 800829c:	2000      	movs	r0, #0
 800829e:	f7f8 faf5 	bl	800088c <__aeabi_ddiv>
 80082a2:	4652      	mov	r2, sl
 80082a4:	465b      	mov	r3, fp
 80082a6:	f7f8 f80f 	bl	80002c8 <__aeabi_dsub>
 80082aa:	9d01      	ldr	r5, [sp, #4]
 80082ac:	4682      	mov	sl, r0
 80082ae:	468b      	mov	fp, r1
 80082b0:	4649      	mov	r1, r9
 80082b2:	4640      	mov	r0, r8
 80082b4:	f7f8 fc70 	bl	8000b98 <__aeabi_d2iz>
 80082b8:	4606      	mov	r6, r0
 80082ba:	f7f8 f953 	bl	8000564 <__aeabi_i2d>
 80082be:	4602      	mov	r2, r0
 80082c0:	460b      	mov	r3, r1
 80082c2:	4640      	mov	r0, r8
 80082c4:	4649      	mov	r1, r9
 80082c6:	f7f7 ffff 	bl	80002c8 <__aeabi_dsub>
 80082ca:	3630      	adds	r6, #48	; 0x30
 80082cc:	f805 6b01 	strb.w	r6, [r5], #1
 80082d0:	4652      	mov	r2, sl
 80082d2:	465b      	mov	r3, fp
 80082d4:	4680      	mov	r8, r0
 80082d6:	4689      	mov	r9, r1
 80082d8:	f7f8 fc20 	bl	8000b1c <__aeabi_dcmplt>
 80082dc:	2800      	cmp	r0, #0
 80082de:	d163      	bne.n	80083a8 <_dtoa_r+0x608>
 80082e0:	4642      	mov	r2, r8
 80082e2:	464b      	mov	r3, r9
 80082e4:	4936      	ldr	r1, [pc, #216]	; (80083c0 <_dtoa_r+0x620>)
 80082e6:	2000      	movs	r0, #0
 80082e8:	f7f7 ffee 	bl	80002c8 <__aeabi_dsub>
 80082ec:	4652      	mov	r2, sl
 80082ee:	465b      	mov	r3, fp
 80082f0:	f7f8 fc14 	bl	8000b1c <__aeabi_dcmplt>
 80082f4:	2800      	cmp	r0, #0
 80082f6:	f040 80b5 	bne.w	8008464 <_dtoa_r+0x6c4>
 80082fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082fc:	429d      	cmp	r5, r3
 80082fe:	d081      	beq.n	8008204 <_dtoa_r+0x464>
 8008300:	4b30      	ldr	r3, [pc, #192]	; (80083c4 <_dtoa_r+0x624>)
 8008302:	2200      	movs	r2, #0
 8008304:	4650      	mov	r0, sl
 8008306:	4659      	mov	r1, fp
 8008308:	f7f8 f996 	bl	8000638 <__aeabi_dmul>
 800830c:	4b2d      	ldr	r3, [pc, #180]	; (80083c4 <_dtoa_r+0x624>)
 800830e:	4682      	mov	sl, r0
 8008310:	468b      	mov	fp, r1
 8008312:	4640      	mov	r0, r8
 8008314:	4649      	mov	r1, r9
 8008316:	2200      	movs	r2, #0
 8008318:	f7f8 f98e 	bl	8000638 <__aeabi_dmul>
 800831c:	4680      	mov	r8, r0
 800831e:	4689      	mov	r9, r1
 8008320:	e7c6      	b.n	80082b0 <_dtoa_r+0x510>
 8008322:	4650      	mov	r0, sl
 8008324:	4659      	mov	r1, fp
 8008326:	f7f8 f987 	bl	8000638 <__aeabi_dmul>
 800832a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800832c:	9d01      	ldr	r5, [sp, #4]
 800832e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008330:	4682      	mov	sl, r0
 8008332:	468b      	mov	fp, r1
 8008334:	4649      	mov	r1, r9
 8008336:	4640      	mov	r0, r8
 8008338:	f7f8 fc2e 	bl	8000b98 <__aeabi_d2iz>
 800833c:	4606      	mov	r6, r0
 800833e:	f7f8 f911 	bl	8000564 <__aeabi_i2d>
 8008342:	3630      	adds	r6, #48	; 0x30
 8008344:	4602      	mov	r2, r0
 8008346:	460b      	mov	r3, r1
 8008348:	4640      	mov	r0, r8
 800834a:	4649      	mov	r1, r9
 800834c:	f7f7 ffbc 	bl	80002c8 <__aeabi_dsub>
 8008350:	f805 6b01 	strb.w	r6, [r5], #1
 8008354:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008356:	429d      	cmp	r5, r3
 8008358:	4680      	mov	r8, r0
 800835a:	4689      	mov	r9, r1
 800835c:	f04f 0200 	mov.w	r2, #0
 8008360:	d124      	bne.n	80083ac <_dtoa_r+0x60c>
 8008362:	4b1b      	ldr	r3, [pc, #108]	; (80083d0 <_dtoa_r+0x630>)
 8008364:	4650      	mov	r0, sl
 8008366:	4659      	mov	r1, fp
 8008368:	f7f7 ffb0 	bl	80002cc <__adddf3>
 800836c:	4602      	mov	r2, r0
 800836e:	460b      	mov	r3, r1
 8008370:	4640      	mov	r0, r8
 8008372:	4649      	mov	r1, r9
 8008374:	f7f8 fbf0 	bl	8000b58 <__aeabi_dcmpgt>
 8008378:	2800      	cmp	r0, #0
 800837a:	d173      	bne.n	8008464 <_dtoa_r+0x6c4>
 800837c:	4652      	mov	r2, sl
 800837e:	465b      	mov	r3, fp
 8008380:	4913      	ldr	r1, [pc, #76]	; (80083d0 <_dtoa_r+0x630>)
 8008382:	2000      	movs	r0, #0
 8008384:	f7f7 ffa0 	bl	80002c8 <__aeabi_dsub>
 8008388:	4602      	mov	r2, r0
 800838a:	460b      	mov	r3, r1
 800838c:	4640      	mov	r0, r8
 800838e:	4649      	mov	r1, r9
 8008390:	f7f8 fbc4 	bl	8000b1c <__aeabi_dcmplt>
 8008394:	2800      	cmp	r0, #0
 8008396:	f43f af35 	beq.w	8008204 <_dtoa_r+0x464>
 800839a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800839c:	1e6b      	subs	r3, r5, #1
 800839e:	930f      	str	r3, [sp, #60]	; 0x3c
 80083a0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80083a4:	2b30      	cmp	r3, #48	; 0x30
 80083a6:	d0f8      	beq.n	800839a <_dtoa_r+0x5fa>
 80083a8:	9700      	str	r7, [sp, #0]
 80083aa:	e049      	b.n	8008440 <_dtoa_r+0x6a0>
 80083ac:	4b05      	ldr	r3, [pc, #20]	; (80083c4 <_dtoa_r+0x624>)
 80083ae:	f7f8 f943 	bl	8000638 <__aeabi_dmul>
 80083b2:	4680      	mov	r8, r0
 80083b4:	4689      	mov	r9, r1
 80083b6:	e7bd      	b.n	8008334 <_dtoa_r+0x594>
 80083b8:	0800a318 	.word	0x0800a318
 80083bc:	0800a2f0 	.word	0x0800a2f0
 80083c0:	3ff00000 	.word	0x3ff00000
 80083c4:	40240000 	.word	0x40240000
 80083c8:	401c0000 	.word	0x401c0000
 80083cc:	40140000 	.word	0x40140000
 80083d0:	3fe00000 	.word	0x3fe00000
 80083d4:	9d01      	ldr	r5, [sp, #4]
 80083d6:	4656      	mov	r6, sl
 80083d8:	465f      	mov	r7, fp
 80083da:	4642      	mov	r2, r8
 80083dc:	464b      	mov	r3, r9
 80083de:	4630      	mov	r0, r6
 80083e0:	4639      	mov	r1, r7
 80083e2:	f7f8 fa53 	bl	800088c <__aeabi_ddiv>
 80083e6:	f7f8 fbd7 	bl	8000b98 <__aeabi_d2iz>
 80083ea:	4682      	mov	sl, r0
 80083ec:	f7f8 f8ba 	bl	8000564 <__aeabi_i2d>
 80083f0:	4642      	mov	r2, r8
 80083f2:	464b      	mov	r3, r9
 80083f4:	f7f8 f920 	bl	8000638 <__aeabi_dmul>
 80083f8:	4602      	mov	r2, r0
 80083fa:	460b      	mov	r3, r1
 80083fc:	4630      	mov	r0, r6
 80083fe:	4639      	mov	r1, r7
 8008400:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008404:	f7f7 ff60 	bl	80002c8 <__aeabi_dsub>
 8008408:	f805 6b01 	strb.w	r6, [r5], #1
 800840c:	9e01      	ldr	r6, [sp, #4]
 800840e:	9f03      	ldr	r7, [sp, #12]
 8008410:	1bae      	subs	r6, r5, r6
 8008412:	42b7      	cmp	r7, r6
 8008414:	4602      	mov	r2, r0
 8008416:	460b      	mov	r3, r1
 8008418:	d135      	bne.n	8008486 <_dtoa_r+0x6e6>
 800841a:	f7f7 ff57 	bl	80002cc <__adddf3>
 800841e:	4642      	mov	r2, r8
 8008420:	464b      	mov	r3, r9
 8008422:	4606      	mov	r6, r0
 8008424:	460f      	mov	r7, r1
 8008426:	f7f8 fb97 	bl	8000b58 <__aeabi_dcmpgt>
 800842a:	b9d0      	cbnz	r0, 8008462 <_dtoa_r+0x6c2>
 800842c:	4642      	mov	r2, r8
 800842e:	464b      	mov	r3, r9
 8008430:	4630      	mov	r0, r6
 8008432:	4639      	mov	r1, r7
 8008434:	f7f8 fb68 	bl	8000b08 <__aeabi_dcmpeq>
 8008438:	b110      	cbz	r0, 8008440 <_dtoa_r+0x6a0>
 800843a:	f01a 0f01 	tst.w	sl, #1
 800843e:	d110      	bne.n	8008462 <_dtoa_r+0x6c2>
 8008440:	4620      	mov	r0, r4
 8008442:	ee18 1a10 	vmov	r1, s16
 8008446:	f000 faf3 	bl	8008a30 <_Bfree>
 800844a:	2300      	movs	r3, #0
 800844c:	9800      	ldr	r0, [sp, #0]
 800844e:	702b      	strb	r3, [r5, #0]
 8008450:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008452:	3001      	adds	r0, #1
 8008454:	6018      	str	r0, [r3, #0]
 8008456:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008458:	2b00      	cmp	r3, #0
 800845a:	f43f acf1 	beq.w	8007e40 <_dtoa_r+0xa0>
 800845e:	601d      	str	r5, [r3, #0]
 8008460:	e4ee      	b.n	8007e40 <_dtoa_r+0xa0>
 8008462:	9f00      	ldr	r7, [sp, #0]
 8008464:	462b      	mov	r3, r5
 8008466:	461d      	mov	r5, r3
 8008468:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800846c:	2a39      	cmp	r2, #57	; 0x39
 800846e:	d106      	bne.n	800847e <_dtoa_r+0x6de>
 8008470:	9a01      	ldr	r2, [sp, #4]
 8008472:	429a      	cmp	r2, r3
 8008474:	d1f7      	bne.n	8008466 <_dtoa_r+0x6c6>
 8008476:	9901      	ldr	r1, [sp, #4]
 8008478:	2230      	movs	r2, #48	; 0x30
 800847a:	3701      	adds	r7, #1
 800847c:	700a      	strb	r2, [r1, #0]
 800847e:	781a      	ldrb	r2, [r3, #0]
 8008480:	3201      	adds	r2, #1
 8008482:	701a      	strb	r2, [r3, #0]
 8008484:	e790      	b.n	80083a8 <_dtoa_r+0x608>
 8008486:	4ba6      	ldr	r3, [pc, #664]	; (8008720 <_dtoa_r+0x980>)
 8008488:	2200      	movs	r2, #0
 800848a:	f7f8 f8d5 	bl	8000638 <__aeabi_dmul>
 800848e:	2200      	movs	r2, #0
 8008490:	2300      	movs	r3, #0
 8008492:	4606      	mov	r6, r0
 8008494:	460f      	mov	r7, r1
 8008496:	f7f8 fb37 	bl	8000b08 <__aeabi_dcmpeq>
 800849a:	2800      	cmp	r0, #0
 800849c:	d09d      	beq.n	80083da <_dtoa_r+0x63a>
 800849e:	e7cf      	b.n	8008440 <_dtoa_r+0x6a0>
 80084a0:	9a08      	ldr	r2, [sp, #32]
 80084a2:	2a00      	cmp	r2, #0
 80084a4:	f000 80d7 	beq.w	8008656 <_dtoa_r+0x8b6>
 80084a8:	9a06      	ldr	r2, [sp, #24]
 80084aa:	2a01      	cmp	r2, #1
 80084ac:	f300 80ba 	bgt.w	8008624 <_dtoa_r+0x884>
 80084b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80084b2:	2a00      	cmp	r2, #0
 80084b4:	f000 80b2 	beq.w	800861c <_dtoa_r+0x87c>
 80084b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80084bc:	9e07      	ldr	r6, [sp, #28]
 80084be:	9d04      	ldr	r5, [sp, #16]
 80084c0:	9a04      	ldr	r2, [sp, #16]
 80084c2:	441a      	add	r2, r3
 80084c4:	9204      	str	r2, [sp, #16]
 80084c6:	9a05      	ldr	r2, [sp, #20]
 80084c8:	2101      	movs	r1, #1
 80084ca:	441a      	add	r2, r3
 80084cc:	4620      	mov	r0, r4
 80084ce:	9205      	str	r2, [sp, #20]
 80084d0:	f000 fb66 	bl	8008ba0 <__i2b>
 80084d4:	4607      	mov	r7, r0
 80084d6:	2d00      	cmp	r5, #0
 80084d8:	dd0c      	ble.n	80084f4 <_dtoa_r+0x754>
 80084da:	9b05      	ldr	r3, [sp, #20]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	dd09      	ble.n	80084f4 <_dtoa_r+0x754>
 80084e0:	42ab      	cmp	r3, r5
 80084e2:	9a04      	ldr	r2, [sp, #16]
 80084e4:	bfa8      	it	ge
 80084e6:	462b      	movge	r3, r5
 80084e8:	1ad2      	subs	r2, r2, r3
 80084ea:	9204      	str	r2, [sp, #16]
 80084ec:	9a05      	ldr	r2, [sp, #20]
 80084ee:	1aed      	subs	r5, r5, r3
 80084f0:	1ad3      	subs	r3, r2, r3
 80084f2:	9305      	str	r3, [sp, #20]
 80084f4:	9b07      	ldr	r3, [sp, #28]
 80084f6:	b31b      	cbz	r3, 8008540 <_dtoa_r+0x7a0>
 80084f8:	9b08      	ldr	r3, [sp, #32]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	f000 80af 	beq.w	800865e <_dtoa_r+0x8be>
 8008500:	2e00      	cmp	r6, #0
 8008502:	dd13      	ble.n	800852c <_dtoa_r+0x78c>
 8008504:	4639      	mov	r1, r7
 8008506:	4632      	mov	r2, r6
 8008508:	4620      	mov	r0, r4
 800850a:	f000 fc09 	bl	8008d20 <__pow5mult>
 800850e:	ee18 2a10 	vmov	r2, s16
 8008512:	4601      	mov	r1, r0
 8008514:	4607      	mov	r7, r0
 8008516:	4620      	mov	r0, r4
 8008518:	f000 fb58 	bl	8008bcc <__multiply>
 800851c:	ee18 1a10 	vmov	r1, s16
 8008520:	4680      	mov	r8, r0
 8008522:	4620      	mov	r0, r4
 8008524:	f000 fa84 	bl	8008a30 <_Bfree>
 8008528:	ee08 8a10 	vmov	s16, r8
 800852c:	9b07      	ldr	r3, [sp, #28]
 800852e:	1b9a      	subs	r2, r3, r6
 8008530:	d006      	beq.n	8008540 <_dtoa_r+0x7a0>
 8008532:	ee18 1a10 	vmov	r1, s16
 8008536:	4620      	mov	r0, r4
 8008538:	f000 fbf2 	bl	8008d20 <__pow5mult>
 800853c:	ee08 0a10 	vmov	s16, r0
 8008540:	2101      	movs	r1, #1
 8008542:	4620      	mov	r0, r4
 8008544:	f000 fb2c 	bl	8008ba0 <__i2b>
 8008548:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800854a:	2b00      	cmp	r3, #0
 800854c:	4606      	mov	r6, r0
 800854e:	f340 8088 	ble.w	8008662 <_dtoa_r+0x8c2>
 8008552:	461a      	mov	r2, r3
 8008554:	4601      	mov	r1, r0
 8008556:	4620      	mov	r0, r4
 8008558:	f000 fbe2 	bl	8008d20 <__pow5mult>
 800855c:	9b06      	ldr	r3, [sp, #24]
 800855e:	2b01      	cmp	r3, #1
 8008560:	4606      	mov	r6, r0
 8008562:	f340 8081 	ble.w	8008668 <_dtoa_r+0x8c8>
 8008566:	f04f 0800 	mov.w	r8, #0
 800856a:	6933      	ldr	r3, [r6, #16]
 800856c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008570:	6918      	ldr	r0, [r3, #16]
 8008572:	f000 fac5 	bl	8008b00 <__hi0bits>
 8008576:	f1c0 0020 	rsb	r0, r0, #32
 800857a:	9b05      	ldr	r3, [sp, #20]
 800857c:	4418      	add	r0, r3
 800857e:	f010 001f 	ands.w	r0, r0, #31
 8008582:	f000 8092 	beq.w	80086aa <_dtoa_r+0x90a>
 8008586:	f1c0 0320 	rsb	r3, r0, #32
 800858a:	2b04      	cmp	r3, #4
 800858c:	f340 808a 	ble.w	80086a4 <_dtoa_r+0x904>
 8008590:	f1c0 001c 	rsb	r0, r0, #28
 8008594:	9b04      	ldr	r3, [sp, #16]
 8008596:	4403      	add	r3, r0
 8008598:	9304      	str	r3, [sp, #16]
 800859a:	9b05      	ldr	r3, [sp, #20]
 800859c:	4403      	add	r3, r0
 800859e:	4405      	add	r5, r0
 80085a0:	9305      	str	r3, [sp, #20]
 80085a2:	9b04      	ldr	r3, [sp, #16]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	dd07      	ble.n	80085b8 <_dtoa_r+0x818>
 80085a8:	ee18 1a10 	vmov	r1, s16
 80085ac:	461a      	mov	r2, r3
 80085ae:	4620      	mov	r0, r4
 80085b0:	f000 fc10 	bl	8008dd4 <__lshift>
 80085b4:	ee08 0a10 	vmov	s16, r0
 80085b8:	9b05      	ldr	r3, [sp, #20]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	dd05      	ble.n	80085ca <_dtoa_r+0x82a>
 80085be:	4631      	mov	r1, r6
 80085c0:	461a      	mov	r2, r3
 80085c2:	4620      	mov	r0, r4
 80085c4:	f000 fc06 	bl	8008dd4 <__lshift>
 80085c8:	4606      	mov	r6, r0
 80085ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d06e      	beq.n	80086ae <_dtoa_r+0x90e>
 80085d0:	ee18 0a10 	vmov	r0, s16
 80085d4:	4631      	mov	r1, r6
 80085d6:	f000 fc6d 	bl	8008eb4 <__mcmp>
 80085da:	2800      	cmp	r0, #0
 80085dc:	da67      	bge.n	80086ae <_dtoa_r+0x90e>
 80085de:	9b00      	ldr	r3, [sp, #0]
 80085e0:	3b01      	subs	r3, #1
 80085e2:	ee18 1a10 	vmov	r1, s16
 80085e6:	9300      	str	r3, [sp, #0]
 80085e8:	220a      	movs	r2, #10
 80085ea:	2300      	movs	r3, #0
 80085ec:	4620      	mov	r0, r4
 80085ee:	f000 fa41 	bl	8008a74 <__multadd>
 80085f2:	9b08      	ldr	r3, [sp, #32]
 80085f4:	ee08 0a10 	vmov	s16, r0
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	f000 81b1 	beq.w	8008960 <_dtoa_r+0xbc0>
 80085fe:	2300      	movs	r3, #0
 8008600:	4639      	mov	r1, r7
 8008602:	220a      	movs	r2, #10
 8008604:	4620      	mov	r0, r4
 8008606:	f000 fa35 	bl	8008a74 <__multadd>
 800860a:	9b02      	ldr	r3, [sp, #8]
 800860c:	2b00      	cmp	r3, #0
 800860e:	4607      	mov	r7, r0
 8008610:	f300 808e 	bgt.w	8008730 <_dtoa_r+0x990>
 8008614:	9b06      	ldr	r3, [sp, #24]
 8008616:	2b02      	cmp	r3, #2
 8008618:	dc51      	bgt.n	80086be <_dtoa_r+0x91e>
 800861a:	e089      	b.n	8008730 <_dtoa_r+0x990>
 800861c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800861e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008622:	e74b      	b.n	80084bc <_dtoa_r+0x71c>
 8008624:	9b03      	ldr	r3, [sp, #12]
 8008626:	1e5e      	subs	r6, r3, #1
 8008628:	9b07      	ldr	r3, [sp, #28]
 800862a:	42b3      	cmp	r3, r6
 800862c:	bfbf      	itttt	lt
 800862e:	9b07      	ldrlt	r3, [sp, #28]
 8008630:	9607      	strlt	r6, [sp, #28]
 8008632:	1af2      	sublt	r2, r6, r3
 8008634:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008636:	bfb6      	itet	lt
 8008638:	189b      	addlt	r3, r3, r2
 800863a:	1b9e      	subge	r6, r3, r6
 800863c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800863e:	9b03      	ldr	r3, [sp, #12]
 8008640:	bfb8      	it	lt
 8008642:	2600      	movlt	r6, #0
 8008644:	2b00      	cmp	r3, #0
 8008646:	bfb7      	itett	lt
 8008648:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800864c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008650:	1a9d      	sublt	r5, r3, r2
 8008652:	2300      	movlt	r3, #0
 8008654:	e734      	b.n	80084c0 <_dtoa_r+0x720>
 8008656:	9e07      	ldr	r6, [sp, #28]
 8008658:	9d04      	ldr	r5, [sp, #16]
 800865a:	9f08      	ldr	r7, [sp, #32]
 800865c:	e73b      	b.n	80084d6 <_dtoa_r+0x736>
 800865e:	9a07      	ldr	r2, [sp, #28]
 8008660:	e767      	b.n	8008532 <_dtoa_r+0x792>
 8008662:	9b06      	ldr	r3, [sp, #24]
 8008664:	2b01      	cmp	r3, #1
 8008666:	dc18      	bgt.n	800869a <_dtoa_r+0x8fa>
 8008668:	f1ba 0f00 	cmp.w	sl, #0
 800866c:	d115      	bne.n	800869a <_dtoa_r+0x8fa>
 800866e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008672:	b993      	cbnz	r3, 800869a <_dtoa_r+0x8fa>
 8008674:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008678:	0d1b      	lsrs	r3, r3, #20
 800867a:	051b      	lsls	r3, r3, #20
 800867c:	b183      	cbz	r3, 80086a0 <_dtoa_r+0x900>
 800867e:	9b04      	ldr	r3, [sp, #16]
 8008680:	3301      	adds	r3, #1
 8008682:	9304      	str	r3, [sp, #16]
 8008684:	9b05      	ldr	r3, [sp, #20]
 8008686:	3301      	adds	r3, #1
 8008688:	9305      	str	r3, [sp, #20]
 800868a:	f04f 0801 	mov.w	r8, #1
 800868e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008690:	2b00      	cmp	r3, #0
 8008692:	f47f af6a 	bne.w	800856a <_dtoa_r+0x7ca>
 8008696:	2001      	movs	r0, #1
 8008698:	e76f      	b.n	800857a <_dtoa_r+0x7da>
 800869a:	f04f 0800 	mov.w	r8, #0
 800869e:	e7f6      	b.n	800868e <_dtoa_r+0x8ee>
 80086a0:	4698      	mov	r8, r3
 80086a2:	e7f4      	b.n	800868e <_dtoa_r+0x8ee>
 80086a4:	f43f af7d 	beq.w	80085a2 <_dtoa_r+0x802>
 80086a8:	4618      	mov	r0, r3
 80086aa:	301c      	adds	r0, #28
 80086ac:	e772      	b.n	8008594 <_dtoa_r+0x7f4>
 80086ae:	9b03      	ldr	r3, [sp, #12]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	dc37      	bgt.n	8008724 <_dtoa_r+0x984>
 80086b4:	9b06      	ldr	r3, [sp, #24]
 80086b6:	2b02      	cmp	r3, #2
 80086b8:	dd34      	ble.n	8008724 <_dtoa_r+0x984>
 80086ba:	9b03      	ldr	r3, [sp, #12]
 80086bc:	9302      	str	r3, [sp, #8]
 80086be:	9b02      	ldr	r3, [sp, #8]
 80086c0:	b96b      	cbnz	r3, 80086de <_dtoa_r+0x93e>
 80086c2:	4631      	mov	r1, r6
 80086c4:	2205      	movs	r2, #5
 80086c6:	4620      	mov	r0, r4
 80086c8:	f000 f9d4 	bl	8008a74 <__multadd>
 80086cc:	4601      	mov	r1, r0
 80086ce:	4606      	mov	r6, r0
 80086d0:	ee18 0a10 	vmov	r0, s16
 80086d4:	f000 fbee 	bl	8008eb4 <__mcmp>
 80086d8:	2800      	cmp	r0, #0
 80086da:	f73f adbb 	bgt.w	8008254 <_dtoa_r+0x4b4>
 80086de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086e0:	9d01      	ldr	r5, [sp, #4]
 80086e2:	43db      	mvns	r3, r3
 80086e4:	9300      	str	r3, [sp, #0]
 80086e6:	f04f 0800 	mov.w	r8, #0
 80086ea:	4631      	mov	r1, r6
 80086ec:	4620      	mov	r0, r4
 80086ee:	f000 f99f 	bl	8008a30 <_Bfree>
 80086f2:	2f00      	cmp	r7, #0
 80086f4:	f43f aea4 	beq.w	8008440 <_dtoa_r+0x6a0>
 80086f8:	f1b8 0f00 	cmp.w	r8, #0
 80086fc:	d005      	beq.n	800870a <_dtoa_r+0x96a>
 80086fe:	45b8      	cmp	r8, r7
 8008700:	d003      	beq.n	800870a <_dtoa_r+0x96a>
 8008702:	4641      	mov	r1, r8
 8008704:	4620      	mov	r0, r4
 8008706:	f000 f993 	bl	8008a30 <_Bfree>
 800870a:	4639      	mov	r1, r7
 800870c:	4620      	mov	r0, r4
 800870e:	f000 f98f 	bl	8008a30 <_Bfree>
 8008712:	e695      	b.n	8008440 <_dtoa_r+0x6a0>
 8008714:	2600      	movs	r6, #0
 8008716:	4637      	mov	r7, r6
 8008718:	e7e1      	b.n	80086de <_dtoa_r+0x93e>
 800871a:	9700      	str	r7, [sp, #0]
 800871c:	4637      	mov	r7, r6
 800871e:	e599      	b.n	8008254 <_dtoa_r+0x4b4>
 8008720:	40240000 	.word	0x40240000
 8008724:	9b08      	ldr	r3, [sp, #32]
 8008726:	2b00      	cmp	r3, #0
 8008728:	f000 80ca 	beq.w	80088c0 <_dtoa_r+0xb20>
 800872c:	9b03      	ldr	r3, [sp, #12]
 800872e:	9302      	str	r3, [sp, #8]
 8008730:	2d00      	cmp	r5, #0
 8008732:	dd05      	ble.n	8008740 <_dtoa_r+0x9a0>
 8008734:	4639      	mov	r1, r7
 8008736:	462a      	mov	r2, r5
 8008738:	4620      	mov	r0, r4
 800873a:	f000 fb4b 	bl	8008dd4 <__lshift>
 800873e:	4607      	mov	r7, r0
 8008740:	f1b8 0f00 	cmp.w	r8, #0
 8008744:	d05b      	beq.n	80087fe <_dtoa_r+0xa5e>
 8008746:	6879      	ldr	r1, [r7, #4]
 8008748:	4620      	mov	r0, r4
 800874a:	f000 f931 	bl	80089b0 <_Balloc>
 800874e:	4605      	mov	r5, r0
 8008750:	b928      	cbnz	r0, 800875e <_dtoa_r+0x9be>
 8008752:	4b87      	ldr	r3, [pc, #540]	; (8008970 <_dtoa_r+0xbd0>)
 8008754:	4602      	mov	r2, r0
 8008756:	f240 21ea 	movw	r1, #746	; 0x2ea
 800875a:	f7ff bb3b 	b.w	8007dd4 <_dtoa_r+0x34>
 800875e:	693a      	ldr	r2, [r7, #16]
 8008760:	3202      	adds	r2, #2
 8008762:	0092      	lsls	r2, r2, #2
 8008764:	f107 010c 	add.w	r1, r7, #12
 8008768:	300c      	adds	r0, #12
 800876a:	f000 f913 	bl	8008994 <memcpy>
 800876e:	2201      	movs	r2, #1
 8008770:	4629      	mov	r1, r5
 8008772:	4620      	mov	r0, r4
 8008774:	f000 fb2e 	bl	8008dd4 <__lshift>
 8008778:	9b01      	ldr	r3, [sp, #4]
 800877a:	f103 0901 	add.w	r9, r3, #1
 800877e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008782:	4413      	add	r3, r2
 8008784:	9305      	str	r3, [sp, #20]
 8008786:	f00a 0301 	and.w	r3, sl, #1
 800878a:	46b8      	mov	r8, r7
 800878c:	9304      	str	r3, [sp, #16]
 800878e:	4607      	mov	r7, r0
 8008790:	4631      	mov	r1, r6
 8008792:	ee18 0a10 	vmov	r0, s16
 8008796:	f7ff fa77 	bl	8007c88 <quorem>
 800879a:	4641      	mov	r1, r8
 800879c:	9002      	str	r0, [sp, #8]
 800879e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80087a2:	ee18 0a10 	vmov	r0, s16
 80087a6:	f000 fb85 	bl	8008eb4 <__mcmp>
 80087aa:	463a      	mov	r2, r7
 80087ac:	9003      	str	r0, [sp, #12]
 80087ae:	4631      	mov	r1, r6
 80087b0:	4620      	mov	r0, r4
 80087b2:	f000 fb9b 	bl	8008eec <__mdiff>
 80087b6:	68c2      	ldr	r2, [r0, #12]
 80087b8:	f109 3bff 	add.w	fp, r9, #4294967295
 80087bc:	4605      	mov	r5, r0
 80087be:	bb02      	cbnz	r2, 8008802 <_dtoa_r+0xa62>
 80087c0:	4601      	mov	r1, r0
 80087c2:	ee18 0a10 	vmov	r0, s16
 80087c6:	f000 fb75 	bl	8008eb4 <__mcmp>
 80087ca:	4602      	mov	r2, r0
 80087cc:	4629      	mov	r1, r5
 80087ce:	4620      	mov	r0, r4
 80087d0:	9207      	str	r2, [sp, #28]
 80087d2:	f000 f92d 	bl	8008a30 <_Bfree>
 80087d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80087da:	ea43 0102 	orr.w	r1, r3, r2
 80087de:	9b04      	ldr	r3, [sp, #16]
 80087e0:	430b      	orrs	r3, r1
 80087e2:	464d      	mov	r5, r9
 80087e4:	d10f      	bne.n	8008806 <_dtoa_r+0xa66>
 80087e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80087ea:	d02a      	beq.n	8008842 <_dtoa_r+0xaa2>
 80087ec:	9b03      	ldr	r3, [sp, #12]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	dd02      	ble.n	80087f8 <_dtoa_r+0xa58>
 80087f2:	9b02      	ldr	r3, [sp, #8]
 80087f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80087f8:	f88b a000 	strb.w	sl, [fp]
 80087fc:	e775      	b.n	80086ea <_dtoa_r+0x94a>
 80087fe:	4638      	mov	r0, r7
 8008800:	e7ba      	b.n	8008778 <_dtoa_r+0x9d8>
 8008802:	2201      	movs	r2, #1
 8008804:	e7e2      	b.n	80087cc <_dtoa_r+0xa2c>
 8008806:	9b03      	ldr	r3, [sp, #12]
 8008808:	2b00      	cmp	r3, #0
 800880a:	db04      	blt.n	8008816 <_dtoa_r+0xa76>
 800880c:	9906      	ldr	r1, [sp, #24]
 800880e:	430b      	orrs	r3, r1
 8008810:	9904      	ldr	r1, [sp, #16]
 8008812:	430b      	orrs	r3, r1
 8008814:	d122      	bne.n	800885c <_dtoa_r+0xabc>
 8008816:	2a00      	cmp	r2, #0
 8008818:	ddee      	ble.n	80087f8 <_dtoa_r+0xa58>
 800881a:	ee18 1a10 	vmov	r1, s16
 800881e:	2201      	movs	r2, #1
 8008820:	4620      	mov	r0, r4
 8008822:	f000 fad7 	bl	8008dd4 <__lshift>
 8008826:	4631      	mov	r1, r6
 8008828:	ee08 0a10 	vmov	s16, r0
 800882c:	f000 fb42 	bl	8008eb4 <__mcmp>
 8008830:	2800      	cmp	r0, #0
 8008832:	dc03      	bgt.n	800883c <_dtoa_r+0xa9c>
 8008834:	d1e0      	bne.n	80087f8 <_dtoa_r+0xa58>
 8008836:	f01a 0f01 	tst.w	sl, #1
 800883a:	d0dd      	beq.n	80087f8 <_dtoa_r+0xa58>
 800883c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008840:	d1d7      	bne.n	80087f2 <_dtoa_r+0xa52>
 8008842:	2339      	movs	r3, #57	; 0x39
 8008844:	f88b 3000 	strb.w	r3, [fp]
 8008848:	462b      	mov	r3, r5
 800884a:	461d      	mov	r5, r3
 800884c:	3b01      	subs	r3, #1
 800884e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008852:	2a39      	cmp	r2, #57	; 0x39
 8008854:	d071      	beq.n	800893a <_dtoa_r+0xb9a>
 8008856:	3201      	adds	r2, #1
 8008858:	701a      	strb	r2, [r3, #0]
 800885a:	e746      	b.n	80086ea <_dtoa_r+0x94a>
 800885c:	2a00      	cmp	r2, #0
 800885e:	dd07      	ble.n	8008870 <_dtoa_r+0xad0>
 8008860:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008864:	d0ed      	beq.n	8008842 <_dtoa_r+0xaa2>
 8008866:	f10a 0301 	add.w	r3, sl, #1
 800886a:	f88b 3000 	strb.w	r3, [fp]
 800886e:	e73c      	b.n	80086ea <_dtoa_r+0x94a>
 8008870:	9b05      	ldr	r3, [sp, #20]
 8008872:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008876:	4599      	cmp	r9, r3
 8008878:	d047      	beq.n	800890a <_dtoa_r+0xb6a>
 800887a:	ee18 1a10 	vmov	r1, s16
 800887e:	2300      	movs	r3, #0
 8008880:	220a      	movs	r2, #10
 8008882:	4620      	mov	r0, r4
 8008884:	f000 f8f6 	bl	8008a74 <__multadd>
 8008888:	45b8      	cmp	r8, r7
 800888a:	ee08 0a10 	vmov	s16, r0
 800888e:	f04f 0300 	mov.w	r3, #0
 8008892:	f04f 020a 	mov.w	r2, #10
 8008896:	4641      	mov	r1, r8
 8008898:	4620      	mov	r0, r4
 800889a:	d106      	bne.n	80088aa <_dtoa_r+0xb0a>
 800889c:	f000 f8ea 	bl	8008a74 <__multadd>
 80088a0:	4680      	mov	r8, r0
 80088a2:	4607      	mov	r7, r0
 80088a4:	f109 0901 	add.w	r9, r9, #1
 80088a8:	e772      	b.n	8008790 <_dtoa_r+0x9f0>
 80088aa:	f000 f8e3 	bl	8008a74 <__multadd>
 80088ae:	4639      	mov	r1, r7
 80088b0:	4680      	mov	r8, r0
 80088b2:	2300      	movs	r3, #0
 80088b4:	220a      	movs	r2, #10
 80088b6:	4620      	mov	r0, r4
 80088b8:	f000 f8dc 	bl	8008a74 <__multadd>
 80088bc:	4607      	mov	r7, r0
 80088be:	e7f1      	b.n	80088a4 <_dtoa_r+0xb04>
 80088c0:	9b03      	ldr	r3, [sp, #12]
 80088c2:	9302      	str	r3, [sp, #8]
 80088c4:	9d01      	ldr	r5, [sp, #4]
 80088c6:	ee18 0a10 	vmov	r0, s16
 80088ca:	4631      	mov	r1, r6
 80088cc:	f7ff f9dc 	bl	8007c88 <quorem>
 80088d0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80088d4:	9b01      	ldr	r3, [sp, #4]
 80088d6:	f805 ab01 	strb.w	sl, [r5], #1
 80088da:	1aea      	subs	r2, r5, r3
 80088dc:	9b02      	ldr	r3, [sp, #8]
 80088de:	4293      	cmp	r3, r2
 80088e0:	dd09      	ble.n	80088f6 <_dtoa_r+0xb56>
 80088e2:	ee18 1a10 	vmov	r1, s16
 80088e6:	2300      	movs	r3, #0
 80088e8:	220a      	movs	r2, #10
 80088ea:	4620      	mov	r0, r4
 80088ec:	f000 f8c2 	bl	8008a74 <__multadd>
 80088f0:	ee08 0a10 	vmov	s16, r0
 80088f4:	e7e7      	b.n	80088c6 <_dtoa_r+0xb26>
 80088f6:	9b02      	ldr	r3, [sp, #8]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	bfc8      	it	gt
 80088fc:	461d      	movgt	r5, r3
 80088fe:	9b01      	ldr	r3, [sp, #4]
 8008900:	bfd8      	it	le
 8008902:	2501      	movle	r5, #1
 8008904:	441d      	add	r5, r3
 8008906:	f04f 0800 	mov.w	r8, #0
 800890a:	ee18 1a10 	vmov	r1, s16
 800890e:	2201      	movs	r2, #1
 8008910:	4620      	mov	r0, r4
 8008912:	f000 fa5f 	bl	8008dd4 <__lshift>
 8008916:	4631      	mov	r1, r6
 8008918:	ee08 0a10 	vmov	s16, r0
 800891c:	f000 faca 	bl	8008eb4 <__mcmp>
 8008920:	2800      	cmp	r0, #0
 8008922:	dc91      	bgt.n	8008848 <_dtoa_r+0xaa8>
 8008924:	d102      	bne.n	800892c <_dtoa_r+0xb8c>
 8008926:	f01a 0f01 	tst.w	sl, #1
 800892a:	d18d      	bne.n	8008848 <_dtoa_r+0xaa8>
 800892c:	462b      	mov	r3, r5
 800892e:	461d      	mov	r5, r3
 8008930:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008934:	2a30      	cmp	r2, #48	; 0x30
 8008936:	d0fa      	beq.n	800892e <_dtoa_r+0xb8e>
 8008938:	e6d7      	b.n	80086ea <_dtoa_r+0x94a>
 800893a:	9a01      	ldr	r2, [sp, #4]
 800893c:	429a      	cmp	r2, r3
 800893e:	d184      	bne.n	800884a <_dtoa_r+0xaaa>
 8008940:	9b00      	ldr	r3, [sp, #0]
 8008942:	3301      	adds	r3, #1
 8008944:	9300      	str	r3, [sp, #0]
 8008946:	2331      	movs	r3, #49	; 0x31
 8008948:	7013      	strb	r3, [r2, #0]
 800894a:	e6ce      	b.n	80086ea <_dtoa_r+0x94a>
 800894c:	4b09      	ldr	r3, [pc, #36]	; (8008974 <_dtoa_r+0xbd4>)
 800894e:	f7ff ba95 	b.w	8007e7c <_dtoa_r+0xdc>
 8008952:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008954:	2b00      	cmp	r3, #0
 8008956:	f47f aa6e 	bne.w	8007e36 <_dtoa_r+0x96>
 800895a:	4b07      	ldr	r3, [pc, #28]	; (8008978 <_dtoa_r+0xbd8>)
 800895c:	f7ff ba8e 	b.w	8007e7c <_dtoa_r+0xdc>
 8008960:	9b02      	ldr	r3, [sp, #8]
 8008962:	2b00      	cmp	r3, #0
 8008964:	dcae      	bgt.n	80088c4 <_dtoa_r+0xb24>
 8008966:	9b06      	ldr	r3, [sp, #24]
 8008968:	2b02      	cmp	r3, #2
 800896a:	f73f aea8 	bgt.w	80086be <_dtoa_r+0x91e>
 800896e:	e7a9      	b.n	80088c4 <_dtoa_r+0xb24>
 8008970:	0800a27f 	.word	0x0800a27f
 8008974:	0800a1dc 	.word	0x0800a1dc
 8008978:	0800a200 	.word	0x0800a200

0800897c <_localeconv_r>:
 800897c:	4800      	ldr	r0, [pc, #0]	; (8008980 <_localeconv_r+0x4>)
 800897e:	4770      	bx	lr
 8008980:	20000160 	.word	0x20000160

08008984 <malloc>:
 8008984:	4b02      	ldr	r3, [pc, #8]	; (8008990 <malloc+0xc>)
 8008986:	4601      	mov	r1, r0
 8008988:	6818      	ldr	r0, [r3, #0]
 800898a:	f000 bc17 	b.w	80091bc <_malloc_r>
 800898e:	bf00      	nop
 8008990:	2000000c 	.word	0x2000000c

08008994 <memcpy>:
 8008994:	440a      	add	r2, r1
 8008996:	4291      	cmp	r1, r2
 8008998:	f100 33ff 	add.w	r3, r0, #4294967295
 800899c:	d100      	bne.n	80089a0 <memcpy+0xc>
 800899e:	4770      	bx	lr
 80089a0:	b510      	push	{r4, lr}
 80089a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089a6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80089aa:	4291      	cmp	r1, r2
 80089ac:	d1f9      	bne.n	80089a2 <memcpy+0xe>
 80089ae:	bd10      	pop	{r4, pc}

080089b0 <_Balloc>:
 80089b0:	b570      	push	{r4, r5, r6, lr}
 80089b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80089b4:	4604      	mov	r4, r0
 80089b6:	460d      	mov	r5, r1
 80089b8:	b976      	cbnz	r6, 80089d8 <_Balloc+0x28>
 80089ba:	2010      	movs	r0, #16
 80089bc:	f7ff ffe2 	bl	8008984 <malloc>
 80089c0:	4602      	mov	r2, r0
 80089c2:	6260      	str	r0, [r4, #36]	; 0x24
 80089c4:	b920      	cbnz	r0, 80089d0 <_Balloc+0x20>
 80089c6:	4b18      	ldr	r3, [pc, #96]	; (8008a28 <_Balloc+0x78>)
 80089c8:	4818      	ldr	r0, [pc, #96]	; (8008a2c <_Balloc+0x7c>)
 80089ca:	2166      	movs	r1, #102	; 0x66
 80089cc:	f000 fdd6 	bl	800957c <__assert_func>
 80089d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80089d4:	6006      	str	r6, [r0, #0]
 80089d6:	60c6      	str	r6, [r0, #12]
 80089d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80089da:	68f3      	ldr	r3, [r6, #12]
 80089dc:	b183      	cbz	r3, 8008a00 <_Balloc+0x50>
 80089de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089e0:	68db      	ldr	r3, [r3, #12]
 80089e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80089e6:	b9b8      	cbnz	r0, 8008a18 <_Balloc+0x68>
 80089e8:	2101      	movs	r1, #1
 80089ea:	fa01 f605 	lsl.w	r6, r1, r5
 80089ee:	1d72      	adds	r2, r6, #5
 80089f0:	0092      	lsls	r2, r2, #2
 80089f2:	4620      	mov	r0, r4
 80089f4:	f000 fb60 	bl	80090b8 <_calloc_r>
 80089f8:	b160      	cbz	r0, 8008a14 <_Balloc+0x64>
 80089fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80089fe:	e00e      	b.n	8008a1e <_Balloc+0x6e>
 8008a00:	2221      	movs	r2, #33	; 0x21
 8008a02:	2104      	movs	r1, #4
 8008a04:	4620      	mov	r0, r4
 8008a06:	f000 fb57 	bl	80090b8 <_calloc_r>
 8008a0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a0c:	60f0      	str	r0, [r6, #12]
 8008a0e:	68db      	ldr	r3, [r3, #12]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d1e4      	bne.n	80089de <_Balloc+0x2e>
 8008a14:	2000      	movs	r0, #0
 8008a16:	bd70      	pop	{r4, r5, r6, pc}
 8008a18:	6802      	ldr	r2, [r0, #0]
 8008a1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a1e:	2300      	movs	r3, #0
 8008a20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008a24:	e7f7      	b.n	8008a16 <_Balloc+0x66>
 8008a26:	bf00      	nop
 8008a28:	0800a20d 	.word	0x0800a20d
 8008a2c:	0800a290 	.word	0x0800a290

08008a30 <_Bfree>:
 8008a30:	b570      	push	{r4, r5, r6, lr}
 8008a32:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008a34:	4605      	mov	r5, r0
 8008a36:	460c      	mov	r4, r1
 8008a38:	b976      	cbnz	r6, 8008a58 <_Bfree+0x28>
 8008a3a:	2010      	movs	r0, #16
 8008a3c:	f7ff ffa2 	bl	8008984 <malloc>
 8008a40:	4602      	mov	r2, r0
 8008a42:	6268      	str	r0, [r5, #36]	; 0x24
 8008a44:	b920      	cbnz	r0, 8008a50 <_Bfree+0x20>
 8008a46:	4b09      	ldr	r3, [pc, #36]	; (8008a6c <_Bfree+0x3c>)
 8008a48:	4809      	ldr	r0, [pc, #36]	; (8008a70 <_Bfree+0x40>)
 8008a4a:	218a      	movs	r1, #138	; 0x8a
 8008a4c:	f000 fd96 	bl	800957c <__assert_func>
 8008a50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a54:	6006      	str	r6, [r0, #0]
 8008a56:	60c6      	str	r6, [r0, #12]
 8008a58:	b13c      	cbz	r4, 8008a6a <_Bfree+0x3a>
 8008a5a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008a5c:	6862      	ldr	r2, [r4, #4]
 8008a5e:	68db      	ldr	r3, [r3, #12]
 8008a60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008a64:	6021      	str	r1, [r4, #0]
 8008a66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008a6a:	bd70      	pop	{r4, r5, r6, pc}
 8008a6c:	0800a20d 	.word	0x0800a20d
 8008a70:	0800a290 	.word	0x0800a290

08008a74 <__multadd>:
 8008a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a78:	690d      	ldr	r5, [r1, #16]
 8008a7a:	4607      	mov	r7, r0
 8008a7c:	460c      	mov	r4, r1
 8008a7e:	461e      	mov	r6, r3
 8008a80:	f101 0c14 	add.w	ip, r1, #20
 8008a84:	2000      	movs	r0, #0
 8008a86:	f8dc 3000 	ldr.w	r3, [ip]
 8008a8a:	b299      	uxth	r1, r3
 8008a8c:	fb02 6101 	mla	r1, r2, r1, r6
 8008a90:	0c1e      	lsrs	r6, r3, #16
 8008a92:	0c0b      	lsrs	r3, r1, #16
 8008a94:	fb02 3306 	mla	r3, r2, r6, r3
 8008a98:	b289      	uxth	r1, r1
 8008a9a:	3001      	adds	r0, #1
 8008a9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008aa0:	4285      	cmp	r5, r0
 8008aa2:	f84c 1b04 	str.w	r1, [ip], #4
 8008aa6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008aaa:	dcec      	bgt.n	8008a86 <__multadd+0x12>
 8008aac:	b30e      	cbz	r6, 8008af2 <__multadd+0x7e>
 8008aae:	68a3      	ldr	r3, [r4, #8]
 8008ab0:	42ab      	cmp	r3, r5
 8008ab2:	dc19      	bgt.n	8008ae8 <__multadd+0x74>
 8008ab4:	6861      	ldr	r1, [r4, #4]
 8008ab6:	4638      	mov	r0, r7
 8008ab8:	3101      	adds	r1, #1
 8008aba:	f7ff ff79 	bl	80089b0 <_Balloc>
 8008abe:	4680      	mov	r8, r0
 8008ac0:	b928      	cbnz	r0, 8008ace <__multadd+0x5a>
 8008ac2:	4602      	mov	r2, r0
 8008ac4:	4b0c      	ldr	r3, [pc, #48]	; (8008af8 <__multadd+0x84>)
 8008ac6:	480d      	ldr	r0, [pc, #52]	; (8008afc <__multadd+0x88>)
 8008ac8:	21b5      	movs	r1, #181	; 0xb5
 8008aca:	f000 fd57 	bl	800957c <__assert_func>
 8008ace:	6922      	ldr	r2, [r4, #16]
 8008ad0:	3202      	adds	r2, #2
 8008ad2:	f104 010c 	add.w	r1, r4, #12
 8008ad6:	0092      	lsls	r2, r2, #2
 8008ad8:	300c      	adds	r0, #12
 8008ada:	f7ff ff5b 	bl	8008994 <memcpy>
 8008ade:	4621      	mov	r1, r4
 8008ae0:	4638      	mov	r0, r7
 8008ae2:	f7ff ffa5 	bl	8008a30 <_Bfree>
 8008ae6:	4644      	mov	r4, r8
 8008ae8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008aec:	3501      	adds	r5, #1
 8008aee:	615e      	str	r6, [r3, #20]
 8008af0:	6125      	str	r5, [r4, #16]
 8008af2:	4620      	mov	r0, r4
 8008af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008af8:	0800a27f 	.word	0x0800a27f
 8008afc:	0800a290 	.word	0x0800a290

08008b00 <__hi0bits>:
 8008b00:	0c03      	lsrs	r3, r0, #16
 8008b02:	041b      	lsls	r3, r3, #16
 8008b04:	b9d3      	cbnz	r3, 8008b3c <__hi0bits+0x3c>
 8008b06:	0400      	lsls	r0, r0, #16
 8008b08:	2310      	movs	r3, #16
 8008b0a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008b0e:	bf04      	itt	eq
 8008b10:	0200      	lsleq	r0, r0, #8
 8008b12:	3308      	addeq	r3, #8
 8008b14:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008b18:	bf04      	itt	eq
 8008b1a:	0100      	lsleq	r0, r0, #4
 8008b1c:	3304      	addeq	r3, #4
 8008b1e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008b22:	bf04      	itt	eq
 8008b24:	0080      	lsleq	r0, r0, #2
 8008b26:	3302      	addeq	r3, #2
 8008b28:	2800      	cmp	r0, #0
 8008b2a:	db05      	blt.n	8008b38 <__hi0bits+0x38>
 8008b2c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008b30:	f103 0301 	add.w	r3, r3, #1
 8008b34:	bf08      	it	eq
 8008b36:	2320      	moveq	r3, #32
 8008b38:	4618      	mov	r0, r3
 8008b3a:	4770      	bx	lr
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	e7e4      	b.n	8008b0a <__hi0bits+0xa>

08008b40 <__lo0bits>:
 8008b40:	6803      	ldr	r3, [r0, #0]
 8008b42:	f013 0207 	ands.w	r2, r3, #7
 8008b46:	4601      	mov	r1, r0
 8008b48:	d00b      	beq.n	8008b62 <__lo0bits+0x22>
 8008b4a:	07da      	lsls	r2, r3, #31
 8008b4c:	d423      	bmi.n	8008b96 <__lo0bits+0x56>
 8008b4e:	0798      	lsls	r0, r3, #30
 8008b50:	bf49      	itett	mi
 8008b52:	085b      	lsrmi	r3, r3, #1
 8008b54:	089b      	lsrpl	r3, r3, #2
 8008b56:	2001      	movmi	r0, #1
 8008b58:	600b      	strmi	r3, [r1, #0]
 8008b5a:	bf5c      	itt	pl
 8008b5c:	600b      	strpl	r3, [r1, #0]
 8008b5e:	2002      	movpl	r0, #2
 8008b60:	4770      	bx	lr
 8008b62:	b298      	uxth	r0, r3
 8008b64:	b9a8      	cbnz	r0, 8008b92 <__lo0bits+0x52>
 8008b66:	0c1b      	lsrs	r3, r3, #16
 8008b68:	2010      	movs	r0, #16
 8008b6a:	b2da      	uxtb	r2, r3
 8008b6c:	b90a      	cbnz	r2, 8008b72 <__lo0bits+0x32>
 8008b6e:	3008      	adds	r0, #8
 8008b70:	0a1b      	lsrs	r3, r3, #8
 8008b72:	071a      	lsls	r2, r3, #28
 8008b74:	bf04      	itt	eq
 8008b76:	091b      	lsreq	r3, r3, #4
 8008b78:	3004      	addeq	r0, #4
 8008b7a:	079a      	lsls	r2, r3, #30
 8008b7c:	bf04      	itt	eq
 8008b7e:	089b      	lsreq	r3, r3, #2
 8008b80:	3002      	addeq	r0, #2
 8008b82:	07da      	lsls	r2, r3, #31
 8008b84:	d403      	bmi.n	8008b8e <__lo0bits+0x4e>
 8008b86:	085b      	lsrs	r3, r3, #1
 8008b88:	f100 0001 	add.w	r0, r0, #1
 8008b8c:	d005      	beq.n	8008b9a <__lo0bits+0x5a>
 8008b8e:	600b      	str	r3, [r1, #0]
 8008b90:	4770      	bx	lr
 8008b92:	4610      	mov	r0, r2
 8008b94:	e7e9      	b.n	8008b6a <__lo0bits+0x2a>
 8008b96:	2000      	movs	r0, #0
 8008b98:	4770      	bx	lr
 8008b9a:	2020      	movs	r0, #32
 8008b9c:	4770      	bx	lr
	...

08008ba0 <__i2b>:
 8008ba0:	b510      	push	{r4, lr}
 8008ba2:	460c      	mov	r4, r1
 8008ba4:	2101      	movs	r1, #1
 8008ba6:	f7ff ff03 	bl	80089b0 <_Balloc>
 8008baa:	4602      	mov	r2, r0
 8008bac:	b928      	cbnz	r0, 8008bba <__i2b+0x1a>
 8008bae:	4b05      	ldr	r3, [pc, #20]	; (8008bc4 <__i2b+0x24>)
 8008bb0:	4805      	ldr	r0, [pc, #20]	; (8008bc8 <__i2b+0x28>)
 8008bb2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008bb6:	f000 fce1 	bl	800957c <__assert_func>
 8008bba:	2301      	movs	r3, #1
 8008bbc:	6144      	str	r4, [r0, #20]
 8008bbe:	6103      	str	r3, [r0, #16]
 8008bc0:	bd10      	pop	{r4, pc}
 8008bc2:	bf00      	nop
 8008bc4:	0800a27f 	.word	0x0800a27f
 8008bc8:	0800a290 	.word	0x0800a290

08008bcc <__multiply>:
 8008bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bd0:	4691      	mov	r9, r2
 8008bd2:	690a      	ldr	r2, [r1, #16]
 8008bd4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008bd8:	429a      	cmp	r2, r3
 8008bda:	bfb8      	it	lt
 8008bdc:	460b      	movlt	r3, r1
 8008bde:	460c      	mov	r4, r1
 8008be0:	bfbc      	itt	lt
 8008be2:	464c      	movlt	r4, r9
 8008be4:	4699      	movlt	r9, r3
 8008be6:	6927      	ldr	r7, [r4, #16]
 8008be8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008bec:	68a3      	ldr	r3, [r4, #8]
 8008bee:	6861      	ldr	r1, [r4, #4]
 8008bf0:	eb07 060a 	add.w	r6, r7, sl
 8008bf4:	42b3      	cmp	r3, r6
 8008bf6:	b085      	sub	sp, #20
 8008bf8:	bfb8      	it	lt
 8008bfa:	3101      	addlt	r1, #1
 8008bfc:	f7ff fed8 	bl	80089b0 <_Balloc>
 8008c00:	b930      	cbnz	r0, 8008c10 <__multiply+0x44>
 8008c02:	4602      	mov	r2, r0
 8008c04:	4b44      	ldr	r3, [pc, #272]	; (8008d18 <__multiply+0x14c>)
 8008c06:	4845      	ldr	r0, [pc, #276]	; (8008d1c <__multiply+0x150>)
 8008c08:	f240 115d 	movw	r1, #349	; 0x15d
 8008c0c:	f000 fcb6 	bl	800957c <__assert_func>
 8008c10:	f100 0514 	add.w	r5, r0, #20
 8008c14:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008c18:	462b      	mov	r3, r5
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	4543      	cmp	r3, r8
 8008c1e:	d321      	bcc.n	8008c64 <__multiply+0x98>
 8008c20:	f104 0314 	add.w	r3, r4, #20
 8008c24:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008c28:	f109 0314 	add.w	r3, r9, #20
 8008c2c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008c30:	9202      	str	r2, [sp, #8]
 8008c32:	1b3a      	subs	r2, r7, r4
 8008c34:	3a15      	subs	r2, #21
 8008c36:	f022 0203 	bic.w	r2, r2, #3
 8008c3a:	3204      	adds	r2, #4
 8008c3c:	f104 0115 	add.w	r1, r4, #21
 8008c40:	428f      	cmp	r7, r1
 8008c42:	bf38      	it	cc
 8008c44:	2204      	movcc	r2, #4
 8008c46:	9201      	str	r2, [sp, #4]
 8008c48:	9a02      	ldr	r2, [sp, #8]
 8008c4a:	9303      	str	r3, [sp, #12]
 8008c4c:	429a      	cmp	r2, r3
 8008c4e:	d80c      	bhi.n	8008c6a <__multiply+0x9e>
 8008c50:	2e00      	cmp	r6, #0
 8008c52:	dd03      	ble.n	8008c5c <__multiply+0x90>
 8008c54:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d05a      	beq.n	8008d12 <__multiply+0x146>
 8008c5c:	6106      	str	r6, [r0, #16]
 8008c5e:	b005      	add	sp, #20
 8008c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c64:	f843 2b04 	str.w	r2, [r3], #4
 8008c68:	e7d8      	b.n	8008c1c <__multiply+0x50>
 8008c6a:	f8b3 a000 	ldrh.w	sl, [r3]
 8008c6e:	f1ba 0f00 	cmp.w	sl, #0
 8008c72:	d024      	beq.n	8008cbe <__multiply+0xf2>
 8008c74:	f104 0e14 	add.w	lr, r4, #20
 8008c78:	46a9      	mov	r9, r5
 8008c7a:	f04f 0c00 	mov.w	ip, #0
 8008c7e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008c82:	f8d9 1000 	ldr.w	r1, [r9]
 8008c86:	fa1f fb82 	uxth.w	fp, r2
 8008c8a:	b289      	uxth	r1, r1
 8008c8c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008c90:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008c94:	f8d9 2000 	ldr.w	r2, [r9]
 8008c98:	4461      	add	r1, ip
 8008c9a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008c9e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008ca2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008ca6:	b289      	uxth	r1, r1
 8008ca8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008cac:	4577      	cmp	r7, lr
 8008cae:	f849 1b04 	str.w	r1, [r9], #4
 8008cb2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008cb6:	d8e2      	bhi.n	8008c7e <__multiply+0xb2>
 8008cb8:	9a01      	ldr	r2, [sp, #4]
 8008cba:	f845 c002 	str.w	ip, [r5, r2]
 8008cbe:	9a03      	ldr	r2, [sp, #12]
 8008cc0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008cc4:	3304      	adds	r3, #4
 8008cc6:	f1b9 0f00 	cmp.w	r9, #0
 8008cca:	d020      	beq.n	8008d0e <__multiply+0x142>
 8008ccc:	6829      	ldr	r1, [r5, #0]
 8008cce:	f104 0c14 	add.w	ip, r4, #20
 8008cd2:	46ae      	mov	lr, r5
 8008cd4:	f04f 0a00 	mov.w	sl, #0
 8008cd8:	f8bc b000 	ldrh.w	fp, [ip]
 8008cdc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008ce0:	fb09 220b 	mla	r2, r9, fp, r2
 8008ce4:	4492      	add	sl, r2
 8008ce6:	b289      	uxth	r1, r1
 8008ce8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008cec:	f84e 1b04 	str.w	r1, [lr], #4
 8008cf0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008cf4:	f8be 1000 	ldrh.w	r1, [lr]
 8008cf8:	0c12      	lsrs	r2, r2, #16
 8008cfa:	fb09 1102 	mla	r1, r9, r2, r1
 8008cfe:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008d02:	4567      	cmp	r7, ip
 8008d04:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008d08:	d8e6      	bhi.n	8008cd8 <__multiply+0x10c>
 8008d0a:	9a01      	ldr	r2, [sp, #4]
 8008d0c:	50a9      	str	r1, [r5, r2]
 8008d0e:	3504      	adds	r5, #4
 8008d10:	e79a      	b.n	8008c48 <__multiply+0x7c>
 8008d12:	3e01      	subs	r6, #1
 8008d14:	e79c      	b.n	8008c50 <__multiply+0x84>
 8008d16:	bf00      	nop
 8008d18:	0800a27f 	.word	0x0800a27f
 8008d1c:	0800a290 	.word	0x0800a290

08008d20 <__pow5mult>:
 8008d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d24:	4615      	mov	r5, r2
 8008d26:	f012 0203 	ands.w	r2, r2, #3
 8008d2a:	4606      	mov	r6, r0
 8008d2c:	460f      	mov	r7, r1
 8008d2e:	d007      	beq.n	8008d40 <__pow5mult+0x20>
 8008d30:	4c25      	ldr	r4, [pc, #148]	; (8008dc8 <__pow5mult+0xa8>)
 8008d32:	3a01      	subs	r2, #1
 8008d34:	2300      	movs	r3, #0
 8008d36:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008d3a:	f7ff fe9b 	bl	8008a74 <__multadd>
 8008d3e:	4607      	mov	r7, r0
 8008d40:	10ad      	asrs	r5, r5, #2
 8008d42:	d03d      	beq.n	8008dc0 <__pow5mult+0xa0>
 8008d44:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008d46:	b97c      	cbnz	r4, 8008d68 <__pow5mult+0x48>
 8008d48:	2010      	movs	r0, #16
 8008d4a:	f7ff fe1b 	bl	8008984 <malloc>
 8008d4e:	4602      	mov	r2, r0
 8008d50:	6270      	str	r0, [r6, #36]	; 0x24
 8008d52:	b928      	cbnz	r0, 8008d60 <__pow5mult+0x40>
 8008d54:	4b1d      	ldr	r3, [pc, #116]	; (8008dcc <__pow5mult+0xac>)
 8008d56:	481e      	ldr	r0, [pc, #120]	; (8008dd0 <__pow5mult+0xb0>)
 8008d58:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008d5c:	f000 fc0e 	bl	800957c <__assert_func>
 8008d60:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008d64:	6004      	str	r4, [r0, #0]
 8008d66:	60c4      	str	r4, [r0, #12]
 8008d68:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008d6c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008d70:	b94c      	cbnz	r4, 8008d86 <__pow5mult+0x66>
 8008d72:	f240 2171 	movw	r1, #625	; 0x271
 8008d76:	4630      	mov	r0, r6
 8008d78:	f7ff ff12 	bl	8008ba0 <__i2b>
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008d82:	4604      	mov	r4, r0
 8008d84:	6003      	str	r3, [r0, #0]
 8008d86:	f04f 0900 	mov.w	r9, #0
 8008d8a:	07eb      	lsls	r3, r5, #31
 8008d8c:	d50a      	bpl.n	8008da4 <__pow5mult+0x84>
 8008d8e:	4639      	mov	r1, r7
 8008d90:	4622      	mov	r2, r4
 8008d92:	4630      	mov	r0, r6
 8008d94:	f7ff ff1a 	bl	8008bcc <__multiply>
 8008d98:	4639      	mov	r1, r7
 8008d9a:	4680      	mov	r8, r0
 8008d9c:	4630      	mov	r0, r6
 8008d9e:	f7ff fe47 	bl	8008a30 <_Bfree>
 8008da2:	4647      	mov	r7, r8
 8008da4:	106d      	asrs	r5, r5, #1
 8008da6:	d00b      	beq.n	8008dc0 <__pow5mult+0xa0>
 8008da8:	6820      	ldr	r0, [r4, #0]
 8008daa:	b938      	cbnz	r0, 8008dbc <__pow5mult+0x9c>
 8008dac:	4622      	mov	r2, r4
 8008dae:	4621      	mov	r1, r4
 8008db0:	4630      	mov	r0, r6
 8008db2:	f7ff ff0b 	bl	8008bcc <__multiply>
 8008db6:	6020      	str	r0, [r4, #0]
 8008db8:	f8c0 9000 	str.w	r9, [r0]
 8008dbc:	4604      	mov	r4, r0
 8008dbe:	e7e4      	b.n	8008d8a <__pow5mult+0x6a>
 8008dc0:	4638      	mov	r0, r7
 8008dc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dc6:	bf00      	nop
 8008dc8:	0800a3e0 	.word	0x0800a3e0
 8008dcc:	0800a20d 	.word	0x0800a20d
 8008dd0:	0800a290 	.word	0x0800a290

08008dd4 <__lshift>:
 8008dd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008dd8:	460c      	mov	r4, r1
 8008dda:	6849      	ldr	r1, [r1, #4]
 8008ddc:	6923      	ldr	r3, [r4, #16]
 8008dde:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008de2:	68a3      	ldr	r3, [r4, #8]
 8008de4:	4607      	mov	r7, r0
 8008de6:	4691      	mov	r9, r2
 8008de8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008dec:	f108 0601 	add.w	r6, r8, #1
 8008df0:	42b3      	cmp	r3, r6
 8008df2:	db0b      	blt.n	8008e0c <__lshift+0x38>
 8008df4:	4638      	mov	r0, r7
 8008df6:	f7ff fddb 	bl	80089b0 <_Balloc>
 8008dfa:	4605      	mov	r5, r0
 8008dfc:	b948      	cbnz	r0, 8008e12 <__lshift+0x3e>
 8008dfe:	4602      	mov	r2, r0
 8008e00:	4b2a      	ldr	r3, [pc, #168]	; (8008eac <__lshift+0xd8>)
 8008e02:	482b      	ldr	r0, [pc, #172]	; (8008eb0 <__lshift+0xdc>)
 8008e04:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008e08:	f000 fbb8 	bl	800957c <__assert_func>
 8008e0c:	3101      	adds	r1, #1
 8008e0e:	005b      	lsls	r3, r3, #1
 8008e10:	e7ee      	b.n	8008df0 <__lshift+0x1c>
 8008e12:	2300      	movs	r3, #0
 8008e14:	f100 0114 	add.w	r1, r0, #20
 8008e18:	f100 0210 	add.w	r2, r0, #16
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	4553      	cmp	r3, sl
 8008e20:	db37      	blt.n	8008e92 <__lshift+0xbe>
 8008e22:	6920      	ldr	r0, [r4, #16]
 8008e24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008e28:	f104 0314 	add.w	r3, r4, #20
 8008e2c:	f019 091f 	ands.w	r9, r9, #31
 8008e30:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008e34:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008e38:	d02f      	beq.n	8008e9a <__lshift+0xc6>
 8008e3a:	f1c9 0e20 	rsb	lr, r9, #32
 8008e3e:	468a      	mov	sl, r1
 8008e40:	f04f 0c00 	mov.w	ip, #0
 8008e44:	681a      	ldr	r2, [r3, #0]
 8008e46:	fa02 f209 	lsl.w	r2, r2, r9
 8008e4a:	ea42 020c 	orr.w	r2, r2, ip
 8008e4e:	f84a 2b04 	str.w	r2, [sl], #4
 8008e52:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e56:	4298      	cmp	r0, r3
 8008e58:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008e5c:	d8f2      	bhi.n	8008e44 <__lshift+0x70>
 8008e5e:	1b03      	subs	r3, r0, r4
 8008e60:	3b15      	subs	r3, #21
 8008e62:	f023 0303 	bic.w	r3, r3, #3
 8008e66:	3304      	adds	r3, #4
 8008e68:	f104 0215 	add.w	r2, r4, #21
 8008e6c:	4290      	cmp	r0, r2
 8008e6e:	bf38      	it	cc
 8008e70:	2304      	movcc	r3, #4
 8008e72:	f841 c003 	str.w	ip, [r1, r3]
 8008e76:	f1bc 0f00 	cmp.w	ip, #0
 8008e7a:	d001      	beq.n	8008e80 <__lshift+0xac>
 8008e7c:	f108 0602 	add.w	r6, r8, #2
 8008e80:	3e01      	subs	r6, #1
 8008e82:	4638      	mov	r0, r7
 8008e84:	612e      	str	r6, [r5, #16]
 8008e86:	4621      	mov	r1, r4
 8008e88:	f7ff fdd2 	bl	8008a30 <_Bfree>
 8008e8c:	4628      	mov	r0, r5
 8008e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008e92:	f842 0f04 	str.w	r0, [r2, #4]!
 8008e96:	3301      	adds	r3, #1
 8008e98:	e7c1      	b.n	8008e1e <__lshift+0x4a>
 8008e9a:	3904      	subs	r1, #4
 8008e9c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ea0:	f841 2f04 	str.w	r2, [r1, #4]!
 8008ea4:	4298      	cmp	r0, r3
 8008ea6:	d8f9      	bhi.n	8008e9c <__lshift+0xc8>
 8008ea8:	e7ea      	b.n	8008e80 <__lshift+0xac>
 8008eaa:	bf00      	nop
 8008eac:	0800a27f 	.word	0x0800a27f
 8008eb0:	0800a290 	.word	0x0800a290

08008eb4 <__mcmp>:
 8008eb4:	b530      	push	{r4, r5, lr}
 8008eb6:	6902      	ldr	r2, [r0, #16]
 8008eb8:	690c      	ldr	r4, [r1, #16]
 8008eba:	1b12      	subs	r2, r2, r4
 8008ebc:	d10e      	bne.n	8008edc <__mcmp+0x28>
 8008ebe:	f100 0314 	add.w	r3, r0, #20
 8008ec2:	3114      	adds	r1, #20
 8008ec4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008ec8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008ecc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008ed0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008ed4:	42a5      	cmp	r5, r4
 8008ed6:	d003      	beq.n	8008ee0 <__mcmp+0x2c>
 8008ed8:	d305      	bcc.n	8008ee6 <__mcmp+0x32>
 8008eda:	2201      	movs	r2, #1
 8008edc:	4610      	mov	r0, r2
 8008ede:	bd30      	pop	{r4, r5, pc}
 8008ee0:	4283      	cmp	r3, r0
 8008ee2:	d3f3      	bcc.n	8008ecc <__mcmp+0x18>
 8008ee4:	e7fa      	b.n	8008edc <__mcmp+0x28>
 8008ee6:	f04f 32ff 	mov.w	r2, #4294967295
 8008eea:	e7f7      	b.n	8008edc <__mcmp+0x28>

08008eec <__mdiff>:
 8008eec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ef0:	460c      	mov	r4, r1
 8008ef2:	4606      	mov	r6, r0
 8008ef4:	4611      	mov	r1, r2
 8008ef6:	4620      	mov	r0, r4
 8008ef8:	4690      	mov	r8, r2
 8008efa:	f7ff ffdb 	bl	8008eb4 <__mcmp>
 8008efe:	1e05      	subs	r5, r0, #0
 8008f00:	d110      	bne.n	8008f24 <__mdiff+0x38>
 8008f02:	4629      	mov	r1, r5
 8008f04:	4630      	mov	r0, r6
 8008f06:	f7ff fd53 	bl	80089b0 <_Balloc>
 8008f0a:	b930      	cbnz	r0, 8008f1a <__mdiff+0x2e>
 8008f0c:	4b3a      	ldr	r3, [pc, #232]	; (8008ff8 <__mdiff+0x10c>)
 8008f0e:	4602      	mov	r2, r0
 8008f10:	f240 2132 	movw	r1, #562	; 0x232
 8008f14:	4839      	ldr	r0, [pc, #228]	; (8008ffc <__mdiff+0x110>)
 8008f16:	f000 fb31 	bl	800957c <__assert_func>
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008f20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f24:	bfa4      	itt	ge
 8008f26:	4643      	movge	r3, r8
 8008f28:	46a0      	movge	r8, r4
 8008f2a:	4630      	mov	r0, r6
 8008f2c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008f30:	bfa6      	itte	ge
 8008f32:	461c      	movge	r4, r3
 8008f34:	2500      	movge	r5, #0
 8008f36:	2501      	movlt	r5, #1
 8008f38:	f7ff fd3a 	bl	80089b0 <_Balloc>
 8008f3c:	b920      	cbnz	r0, 8008f48 <__mdiff+0x5c>
 8008f3e:	4b2e      	ldr	r3, [pc, #184]	; (8008ff8 <__mdiff+0x10c>)
 8008f40:	4602      	mov	r2, r0
 8008f42:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008f46:	e7e5      	b.n	8008f14 <__mdiff+0x28>
 8008f48:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008f4c:	6926      	ldr	r6, [r4, #16]
 8008f4e:	60c5      	str	r5, [r0, #12]
 8008f50:	f104 0914 	add.w	r9, r4, #20
 8008f54:	f108 0514 	add.w	r5, r8, #20
 8008f58:	f100 0e14 	add.w	lr, r0, #20
 8008f5c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008f60:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008f64:	f108 0210 	add.w	r2, r8, #16
 8008f68:	46f2      	mov	sl, lr
 8008f6a:	2100      	movs	r1, #0
 8008f6c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008f70:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008f74:	fa1f f883 	uxth.w	r8, r3
 8008f78:	fa11 f18b 	uxtah	r1, r1, fp
 8008f7c:	0c1b      	lsrs	r3, r3, #16
 8008f7e:	eba1 0808 	sub.w	r8, r1, r8
 8008f82:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008f86:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008f8a:	fa1f f888 	uxth.w	r8, r8
 8008f8e:	1419      	asrs	r1, r3, #16
 8008f90:	454e      	cmp	r6, r9
 8008f92:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008f96:	f84a 3b04 	str.w	r3, [sl], #4
 8008f9a:	d8e7      	bhi.n	8008f6c <__mdiff+0x80>
 8008f9c:	1b33      	subs	r3, r6, r4
 8008f9e:	3b15      	subs	r3, #21
 8008fa0:	f023 0303 	bic.w	r3, r3, #3
 8008fa4:	3304      	adds	r3, #4
 8008fa6:	3415      	adds	r4, #21
 8008fa8:	42a6      	cmp	r6, r4
 8008faa:	bf38      	it	cc
 8008fac:	2304      	movcc	r3, #4
 8008fae:	441d      	add	r5, r3
 8008fb0:	4473      	add	r3, lr
 8008fb2:	469e      	mov	lr, r3
 8008fb4:	462e      	mov	r6, r5
 8008fb6:	4566      	cmp	r6, ip
 8008fb8:	d30e      	bcc.n	8008fd8 <__mdiff+0xec>
 8008fba:	f10c 0203 	add.w	r2, ip, #3
 8008fbe:	1b52      	subs	r2, r2, r5
 8008fc0:	f022 0203 	bic.w	r2, r2, #3
 8008fc4:	3d03      	subs	r5, #3
 8008fc6:	45ac      	cmp	ip, r5
 8008fc8:	bf38      	it	cc
 8008fca:	2200      	movcc	r2, #0
 8008fcc:	441a      	add	r2, r3
 8008fce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008fd2:	b17b      	cbz	r3, 8008ff4 <__mdiff+0x108>
 8008fd4:	6107      	str	r7, [r0, #16]
 8008fd6:	e7a3      	b.n	8008f20 <__mdiff+0x34>
 8008fd8:	f856 8b04 	ldr.w	r8, [r6], #4
 8008fdc:	fa11 f288 	uxtah	r2, r1, r8
 8008fe0:	1414      	asrs	r4, r2, #16
 8008fe2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008fe6:	b292      	uxth	r2, r2
 8008fe8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008fec:	f84e 2b04 	str.w	r2, [lr], #4
 8008ff0:	1421      	asrs	r1, r4, #16
 8008ff2:	e7e0      	b.n	8008fb6 <__mdiff+0xca>
 8008ff4:	3f01      	subs	r7, #1
 8008ff6:	e7ea      	b.n	8008fce <__mdiff+0xe2>
 8008ff8:	0800a27f 	.word	0x0800a27f
 8008ffc:	0800a290 	.word	0x0800a290

08009000 <__d2b>:
 8009000:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009004:	4689      	mov	r9, r1
 8009006:	2101      	movs	r1, #1
 8009008:	ec57 6b10 	vmov	r6, r7, d0
 800900c:	4690      	mov	r8, r2
 800900e:	f7ff fccf 	bl	80089b0 <_Balloc>
 8009012:	4604      	mov	r4, r0
 8009014:	b930      	cbnz	r0, 8009024 <__d2b+0x24>
 8009016:	4602      	mov	r2, r0
 8009018:	4b25      	ldr	r3, [pc, #148]	; (80090b0 <__d2b+0xb0>)
 800901a:	4826      	ldr	r0, [pc, #152]	; (80090b4 <__d2b+0xb4>)
 800901c:	f240 310a 	movw	r1, #778	; 0x30a
 8009020:	f000 faac 	bl	800957c <__assert_func>
 8009024:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009028:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800902c:	bb35      	cbnz	r5, 800907c <__d2b+0x7c>
 800902e:	2e00      	cmp	r6, #0
 8009030:	9301      	str	r3, [sp, #4]
 8009032:	d028      	beq.n	8009086 <__d2b+0x86>
 8009034:	4668      	mov	r0, sp
 8009036:	9600      	str	r6, [sp, #0]
 8009038:	f7ff fd82 	bl	8008b40 <__lo0bits>
 800903c:	9900      	ldr	r1, [sp, #0]
 800903e:	b300      	cbz	r0, 8009082 <__d2b+0x82>
 8009040:	9a01      	ldr	r2, [sp, #4]
 8009042:	f1c0 0320 	rsb	r3, r0, #32
 8009046:	fa02 f303 	lsl.w	r3, r2, r3
 800904a:	430b      	orrs	r3, r1
 800904c:	40c2      	lsrs	r2, r0
 800904e:	6163      	str	r3, [r4, #20]
 8009050:	9201      	str	r2, [sp, #4]
 8009052:	9b01      	ldr	r3, [sp, #4]
 8009054:	61a3      	str	r3, [r4, #24]
 8009056:	2b00      	cmp	r3, #0
 8009058:	bf14      	ite	ne
 800905a:	2202      	movne	r2, #2
 800905c:	2201      	moveq	r2, #1
 800905e:	6122      	str	r2, [r4, #16]
 8009060:	b1d5      	cbz	r5, 8009098 <__d2b+0x98>
 8009062:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009066:	4405      	add	r5, r0
 8009068:	f8c9 5000 	str.w	r5, [r9]
 800906c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009070:	f8c8 0000 	str.w	r0, [r8]
 8009074:	4620      	mov	r0, r4
 8009076:	b003      	add	sp, #12
 8009078:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800907c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009080:	e7d5      	b.n	800902e <__d2b+0x2e>
 8009082:	6161      	str	r1, [r4, #20]
 8009084:	e7e5      	b.n	8009052 <__d2b+0x52>
 8009086:	a801      	add	r0, sp, #4
 8009088:	f7ff fd5a 	bl	8008b40 <__lo0bits>
 800908c:	9b01      	ldr	r3, [sp, #4]
 800908e:	6163      	str	r3, [r4, #20]
 8009090:	2201      	movs	r2, #1
 8009092:	6122      	str	r2, [r4, #16]
 8009094:	3020      	adds	r0, #32
 8009096:	e7e3      	b.n	8009060 <__d2b+0x60>
 8009098:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800909c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80090a0:	f8c9 0000 	str.w	r0, [r9]
 80090a4:	6918      	ldr	r0, [r3, #16]
 80090a6:	f7ff fd2b 	bl	8008b00 <__hi0bits>
 80090aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80090ae:	e7df      	b.n	8009070 <__d2b+0x70>
 80090b0:	0800a27f 	.word	0x0800a27f
 80090b4:	0800a290 	.word	0x0800a290

080090b8 <_calloc_r>:
 80090b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80090ba:	fba1 2402 	umull	r2, r4, r1, r2
 80090be:	b94c      	cbnz	r4, 80090d4 <_calloc_r+0x1c>
 80090c0:	4611      	mov	r1, r2
 80090c2:	9201      	str	r2, [sp, #4]
 80090c4:	f000 f87a 	bl	80091bc <_malloc_r>
 80090c8:	9a01      	ldr	r2, [sp, #4]
 80090ca:	4605      	mov	r5, r0
 80090cc:	b930      	cbnz	r0, 80090dc <_calloc_r+0x24>
 80090ce:	4628      	mov	r0, r5
 80090d0:	b003      	add	sp, #12
 80090d2:	bd30      	pop	{r4, r5, pc}
 80090d4:	220c      	movs	r2, #12
 80090d6:	6002      	str	r2, [r0, #0]
 80090d8:	2500      	movs	r5, #0
 80090da:	e7f8      	b.n	80090ce <_calloc_r+0x16>
 80090dc:	4621      	mov	r1, r4
 80090de:	f7fe f941 	bl	8007364 <memset>
 80090e2:	e7f4      	b.n	80090ce <_calloc_r+0x16>

080090e4 <_free_r>:
 80090e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80090e6:	2900      	cmp	r1, #0
 80090e8:	d044      	beq.n	8009174 <_free_r+0x90>
 80090ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090ee:	9001      	str	r0, [sp, #4]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	f1a1 0404 	sub.w	r4, r1, #4
 80090f6:	bfb8      	it	lt
 80090f8:	18e4      	addlt	r4, r4, r3
 80090fa:	f000 fa9b 	bl	8009634 <__malloc_lock>
 80090fe:	4a1e      	ldr	r2, [pc, #120]	; (8009178 <_free_r+0x94>)
 8009100:	9801      	ldr	r0, [sp, #4]
 8009102:	6813      	ldr	r3, [r2, #0]
 8009104:	b933      	cbnz	r3, 8009114 <_free_r+0x30>
 8009106:	6063      	str	r3, [r4, #4]
 8009108:	6014      	str	r4, [r2, #0]
 800910a:	b003      	add	sp, #12
 800910c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009110:	f000 ba96 	b.w	8009640 <__malloc_unlock>
 8009114:	42a3      	cmp	r3, r4
 8009116:	d908      	bls.n	800912a <_free_r+0x46>
 8009118:	6825      	ldr	r5, [r4, #0]
 800911a:	1961      	adds	r1, r4, r5
 800911c:	428b      	cmp	r3, r1
 800911e:	bf01      	itttt	eq
 8009120:	6819      	ldreq	r1, [r3, #0]
 8009122:	685b      	ldreq	r3, [r3, #4]
 8009124:	1949      	addeq	r1, r1, r5
 8009126:	6021      	streq	r1, [r4, #0]
 8009128:	e7ed      	b.n	8009106 <_free_r+0x22>
 800912a:	461a      	mov	r2, r3
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	b10b      	cbz	r3, 8009134 <_free_r+0x50>
 8009130:	42a3      	cmp	r3, r4
 8009132:	d9fa      	bls.n	800912a <_free_r+0x46>
 8009134:	6811      	ldr	r1, [r2, #0]
 8009136:	1855      	adds	r5, r2, r1
 8009138:	42a5      	cmp	r5, r4
 800913a:	d10b      	bne.n	8009154 <_free_r+0x70>
 800913c:	6824      	ldr	r4, [r4, #0]
 800913e:	4421      	add	r1, r4
 8009140:	1854      	adds	r4, r2, r1
 8009142:	42a3      	cmp	r3, r4
 8009144:	6011      	str	r1, [r2, #0]
 8009146:	d1e0      	bne.n	800910a <_free_r+0x26>
 8009148:	681c      	ldr	r4, [r3, #0]
 800914a:	685b      	ldr	r3, [r3, #4]
 800914c:	6053      	str	r3, [r2, #4]
 800914e:	4421      	add	r1, r4
 8009150:	6011      	str	r1, [r2, #0]
 8009152:	e7da      	b.n	800910a <_free_r+0x26>
 8009154:	d902      	bls.n	800915c <_free_r+0x78>
 8009156:	230c      	movs	r3, #12
 8009158:	6003      	str	r3, [r0, #0]
 800915a:	e7d6      	b.n	800910a <_free_r+0x26>
 800915c:	6825      	ldr	r5, [r4, #0]
 800915e:	1961      	adds	r1, r4, r5
 8009160:	428b      	cmp	r3, r1
 8009162:	bf04      	itt	eq
 8009164:	6819      	ldreq	r1, [r3, #0]
 8009166:	685b      	ldreq	r3, [r3, #4]
 8009168:	6063      	str	r3, [r4, #4]
 800916a:	bf04      	itt	eq
 800916c:	1949      	addeq	r1, r1, r5
 800916e:	6021      	streq	r1, [r4, #0]
 8009170:	6054      	str	r4, [r2, #4]
 8009172:	e7ca      	b.n	800910a <_free_r+0x26>
 8009174:	b003      	add	sp, #12
 8009176:	bd30      	pop	{r4, r5, pc}
 8009178:	200005c4 	.word	0x200005c4

0800917c <sbrk_aligned>:
 800917c:	b570      	push	{r4, r5, r6, lr}
 800917e:	4e0e      	ldr	r6, [pc, #56]	; (80091b8 <sbrk_aligned+0x3c>)
 8009180:	460c      	mov	r4, r1
 8009182:	6831      	ldr	r1, [r6, #0]
 8009184:	4605      	mov	r5, r0
 8009186:	b911      	cbnz	r1, 800918e <sbrk_aligned+0x12>
 8009188:	f000 f9e8 	bl	800955c <_sbrk_r>
 800918c:	6030      	str	r0, [r6, #0]
 800918e:	4621      	mov	r1, r4
 8009190:	4628      	mov	r0, r5
 8009192:	f000 f9e3 	bl	800955c <_sbrk_r>
 8009196:	1c43      	adds	r3, r0, #1
 8009198:	d00a      	beq.n	80091b0 <sbrk_aligned+0x34>
 800919a:	1cc4      	adds	r4, r0, #3
 800919c:	f024 0403 	bic.w	r4, r4, #3
 80091a0:	42a0      	cmp	r0, r4
 80091a2:	d007      	beq.n	80091b4 <sbrk_aligned+0x38>
 80091a4:	1a21      	subs	r1, r4, r0
 80091a6:	4628      	mov	r0, r5
 80091a8:	f000 f9d8 	bl	800955c <_sbrk_r>
 80091ac:	3001      	adds	r0, #1
 80091ae:	d101      	bne.n	80091b4 <sbrk_aligned+0x38>
 80091b0:	f04f 34ff 	mov.w	r4, #4294967295
 80091b4:	4620      	mov	r0, r4
 80091b6:	bd70      	pop	{r4, r5, r6, pc}
 80091b8:	200005c8 	.word	0x200005c8

080091bc <_malloc_r>:
 80091bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091c0:	1ccd      	adds	r5, r1, #3
 80091c2:	f025 0503 	bic.w	r5, r5, #3
 80091c6:	3508      	adds	r5, #8
 80091c8:	2d0c      	cmp	r5, #12
 80091ca:	bf38      	it	cc
 80091cc:	250c      	movcc	r5, #12
 80091ce:	2d00      	cmp	r5, #0
 80091d0:	4607      	mov	r7, r0
 80091d2:	db01      	blt.n	80091d8 <_malloc_r+0x1c>
 80091d4:	42a9      	cmp	r1, r5
 80091d6:	d905      	bls.n	80091e4 <_malloc_r+0x28>
 80091d8:	230c      	movs	r3, #12
 80091da:	603b      	str	r3, [r7, #0]
 80091dc:	2600      	movs	r6, #0
 80091de:	4630      	mov	r0, r6
 80091e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091e4:	4e2e      	ldr	r6, [pc, #184]	; (80092a0 <_malloc_r+0xe4>)
 80091e6:	f000 fa25 	bl	8009634 <__malloc_lock>
 80091ea:	6833      	ldr	r3, [r6, #0]
 80091ec:	461c      	mov	r4, r3
 80091ee:	bb34      	cbnz	r4, 800923e <_malloc_r+0x82>
 80091f0:	4629      	mov	r1, r5
 80091f2:	4638      	mov	r0, r7
 80091f4:	f7ff ffc2 	bl	800917c <sbrk_aligned>
 80091f8:	1c43      	adds	r3, r0, #1
 80091fa:	4604      	mov	r4, r0
 80091fc:	d14d      	bne.n	800929a <_malloc_r+0xde>
 80091fe:	6834      	ldr	r4, [r6, #0]
 8009200:	4626      	mov	r6, r4
 8009202:	2e00      	cmp	r6, #0
 8009204:	d140      	bne.n	8009288 <_malloc_r+0xcc>
 8009206:	6823      	ldr	r3, [r4, #0]
 8009208:	4631      	mov	r1, r6
 800920a:	4638      	mov	r0, r7
 800920c:	eb04 0803 	add.w	r8, r4, r3
 8009210:	f000 f9a4 	bl	800955c <_sbrk_r>
 8009214:	4580      	cmp	r8, r0
 8009216:	d13a      	bne.n	800928e <_malloc_r+0xd2>
 8009218:	6821      	ldr	r1, [r4, #0]
 800921a:	3503      	adds	r5, #3
 800921c:	1a6d      	subs	r5, r5, r1
 800921e:	f025 0503 	bic.w	r5, r5, #3
 8009222:	3508      	adds	r5, #8
 8009224:	2d0c      	cmp	r5, #12
 8009226:	bf38      	it	cc
 8009228:	250c      	movcc	r5, #12
 800922a:	4629      	mov	r1, r5
 800922c:	4638      	mov	r0, r7
 800922e:	f7ff ffa5 	bl	800917c <sbrk_aligned>
 8009232:	3001      	adds	r0, #1
 8009234:	d02b      	beq.n	800928e <_malloc_r+0xd2>
 8009236:	6823      	ldr	r3, [r4, #0]
 8009238:	442b      	add	r3, r5
 800923a:	6023      	str	r3, [r4, #0]
 800923c:	e00e      	b.n	800925c <_malloc_r+0xa0>
 800923e:	6822      	ldr	r2, [r4, #0]
 8009240:	1b52      	subs	r2, r2, r5
 8009242:	d41e      	bmi.n	8009282 <_malloc_r+0xc6>
 8009244:	2a0b      	cmp	r2, #11
 8009246:	d916      	bls.n	8009276 <_malloc_r+0xba>
 8009248:	1961      	adds	r1, r4, r5
 800924a:	42a3      	cmp	r3, r4
 800924c:	6025      	str	r5, [r4, #0]
 800924e:	bf18      	it	ne
 8009250:	6059      	strne	r1, [r3, #4]
 8009252:	6863      	ldr	r3, [r4, #4]
 8009254:	bf08      	it	eq
 8009256:	6031      	streq	r1, [r6, #0]
 8009258:	5162      	str	r2, [r4, r5]
 800925a:	604b      	str	r3, [r1, #4]
 800925c:	4638      	mov	r0, r7
 800925e:	f104 060b 	add.w	r6, r4, #11
 8009262:	f000 f9ed 	bl	8009640 <__malloc_unlock>
 8009266:	f026 0607 	bic.w	r6, r6, #7
 800926a:	1d23      	adds	r3, r4, #4
 800926c:	1af2      	subs	r2, r6, r3
 800926e:	d0b6      	beq.n	80091de <_malloc_r+0x22>
 8009270:	1b9b      	subs	r3, r3, r6
 8009272:	50a3      	str	r3, [r4, r2]
 8009274:	e7b3      	b.n	80091de <_malloc_r+0x22>
 8009276:	6862      	ldr	r2, [r4, #4]
 8009278:	42a3      	cmp	r3, r4
 800927a:	bf0c      	ite	eq
 800927c:	6032      	streq	r2, [r6, #0]
 800927e:	605a      	strne	r2, [r3, #4]
 8009280:	e7ec      	b.n	800925c <_malloc_r+0xa0>
 8009282:	4623      	mov	r3, r4
 8009284:	6864      	ldr	r4, [r4, #4]
 8009286:	e7b2      	b.n	80091ee <_malloc_r+0x32>
 8009288:	4634      	mov	r4, r6
 800928a:	6876      	ldr	r6, [r6, #4]
 800928c:	e7b9      	b.n	8009202 <_malloc_r+0x46>
 800928e:	230c      	movs	r3, #12
 8009290:	603b      	str	r3, [r7, #0]
 8009292:	4638      	mov	r0, r7
 8009294:	f000 f9d4 	bl	8009640 <__malloc_unlock>
 8009298:	e7a1      	b.n	80091de <_malloc_r+0x22>
 800929a:	6025      	str	r5, [r4, #0]
 800929c:	e7de      	b.n	800925c <_malloc_r+0xa0>
 800929e:	bf00      	nop
 80092a0:	200005c4 	.word	0x200005c4

080092a4 <__ssputs_r>:
 80092a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092a8:	688e      	ldr	r6, [r1, #8]
 80092aa:	429e      	cmp	r6, r3
 80092ac:	4682      	mov	sl, r0
 80092ae:	460c      	mov	r4, r1
 80092b0:	4690      	mov	r8, r2
 80092b2:	461f      	mov	r7, r3
 80092b4:	d838      	bhi.n	8009328 <__ssputs_r+0x84>
 80092b6:	898a      	ldrh	r2, [r1, #12]
 80092b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80092bc:	d032      	beq.n	8009324 <__ssputs_r+0x80>
 80092be:	6825      	ldr	r5, [r4, #0]
 80092c0:	6909      	ldr	r1, [r1, #16]
 80092c2:	eba5 0901 	sub.w	r9, r5, r1
 80092c6:	6965      	ldr	r5, [r4, #20]
 80092c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80092cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80092d0:	3301      	adds	r3, #1
 80092d2:	444b      	add	r3, r9
 80092d4:	106d      	asrs	r5, r5, #1
 80092d6:	429d      	cmp	r5, r3
 80092d8:	bf38      	it	cc
 80092da:	461d      	movcc	r5, r3
 80092dc:	0553      	lsls	r3, r2, #21
 80092de:	d531      	bpl.n	8009344 <__ssputs_r+0xa0>
 80092e0:	4629      	mov	r1, r5
 80092e2:	f7ff ff6b 	bl	80091bc <_malloc_r>
 80092e6:	4606      	mov	r6, r0
 80092e8:	b950      	cbnz	r0, 8009300 <__ssputs_r+0x5c>
 80092ea:	230c      	movs	r3, #12
 80092ec:	f8ca 3000 	str.w	r3, [sl]
 80092f0:	89a3      	ldrh	r3, [r4, #12]
 80092f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092f6:	81a3      	strh	r3, [r4, #12]
 80092f8:	f04f 30ff 	mov.w	r0, #4294967295
 80092fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009300:	6921      	ldr	r1, [r4, #16]
 8009302:	464a      	mov	r2, r9
 8009304:	f7ff fb46 	bl	8008994 <memcpy>
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800930e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009312:	81a3      	strh	r3, [r4, #12]
 8009314:	6126      	str	r6, [r4, #16]
 8009316:	6165      	str	r5, [r4, #20]
 8009318:	444e      	add	r6, r9
 800931a:	eba5 0509 	sub.w	r5, r5, r9
 800931e:	6026      	str	r6, [r4, #0]
 8009320:	60a5      	str	r5, [r4, #8]
 8009322:	463e      	mov	r6, r7
 8009324:	42be      	cmp	r6, r7
 8009326:	d900      	bls.n	800932a <__ssputs_r+0x86>
 8009328:	463e      	mov	r6, r7
 800932a:	6820      	ldr	r0, [r4, #0]
 800932c:	4632      	mov	r2, r6
 800932e:	4641      	mov	r1, r8
 8009330:	f000 f966 	bl	8009600 <memmove>
 8009334:	68a3      	ldr	r3, [r4, #8]
 8009336:	1b9b      	subs	r3, r3, r6
 8009338:	60a3      	str	r3, [r4, #8]
 800933a:	6823      	ldr	r3, [r4, #0]
 800933c:	4433      	add	r3, r6
 800933e:	6023      	str	r3, [r4, #0]
 8009340:	2000      	movs	r0, #0
 8009342:	e7db      	b.n	80092fc <__ssputs_r+0x58>
 8009344:	462a      	mov	r2, r5
 8009346:	f000 f981 	bl	800964c <_realloc_r>
 800934a:	4606      	mov	r6, r0
 800934c:	2800      	cmp	r0, #0
 800934e:	d1e1      	bne.n	8009314 <__ssputs_r+0x70>
 8009350:	6921      	ldr	r1, [r4, #16]
 8009352:	4650      	mov	r0, sl
 8009354:	f7ff fec6 	bl	80090e4 <_free_r>
 8009358:	e7c7      	b.n	80092ea <__ssputs_r+0x46>
	...

0800935c <_svfiprintf_r>:
 800935c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009360:	4698      	mov	r8, r3
 8009362:	898b      	ldrh	r3, [r1, #12]
 8009364:	061b      	lsls	r3, r3, #24
 8009366:	b09d      	sub	sp, #116	; 0x74
 8009368:	4607      	mov	r7, r0
 800936a:	460d      	mov	r5, r1
 800936c:	4614      	mov	r4, r2
 800936e:	d50e      	bpl.n	800938e <_svfiprintf_r+0x32>
 8009370:	690b      	ldr	r3, [r1, #16]
 8009372:	b963      	cbnz	r3, 800938e <_svfiprintf_r+0x32>
 8009374:	2140      	movs	r1, #64	; 0x40
 8009376:	f7ff ff21 	bl	80091bc <_malloc_r>
 800937a:	6028      	str	r0, [r5, #0]
 800937c:	6128      	str	r0, [r5, #16]
 800937e:	b920      	cbnz	r0, 800938a <_svfiprintf_r+0x2e>
 8009380:	230c      	movs	r3, #12
 8009382:	603b      	str	r3, [r7, #0]
 8009384:	f04f 30ff 	mov.w	r0, #4294967295
 8009388:	e0d1      	b.n	800952e <_svfiprintf_r+0x1d2>
 800938a:	2340      	movs	r3, #64	; 0x40
 800938c:	616b      	str	r3, [r5, #20]
 800938e:	2300      	movs	r3, #0
 8009390:	9309      	str	r3, [sp, #36]	; 0x24
 8009392:	2320      	movs	r3, #32
 8009394:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009398:	f8cd 800c 	str.w	r8, [sp, #12]
 800939c:	2330      	movs	r3, #48	; 0x30
 800939e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009548 <_svfiprintf_r+0x1ec>
 80093a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80093a6:	f04f 0901 	mov.w	r9, #1
 80093aa:	4623      	mov	r3, r4
 80093ac:	469a      	mov	sl, r3
 80093ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093b2:	b10a      	cbz	r2, 80093b8 <_svfiprintf_r+0x5c>
 80093b4:	2a25      	cmp	r2, #37	; 0x25
 80093b6:	d1f9      	bne.n	80093ac <_svfiprintf_r+0x50>
 80093b8:	ebba 0b04 	subs.w	fp, sl, r4
 80093bc:	d00b      	beq.n	80093d6 <_svfiprintf_r+0x7a>
 80093be:	465b      	mov	r3, fp
 80093c0:	4622      	mov	r2, r4
 80093c2:	4629      	mov	r1, r5
 80093c4:	4638      	mov	r0, r7
 80093c6:	f7ff ff6d 	bl	80092a4 <__ssputs_r>
 80093ca:	3001      	adds	r0, #1
 80093cc:	f000 80aa 	beq.w	8009524 <_svfiprintf_r+0x1c8>
 80093d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093d2:	445a      	add	r2, fp
 80093d4:	9209      	str	r2, [sp, #36]	; 0x24
 80093d6:	f89a 3000 	ldrb.w	r3, [sl]
 80093da:	2b00      	cmp	r3, #0
 80093dc:	f000 80a2 	beq.w	8009524 <_svfiprintf_r+0x1c8>
 80093e0:	2300      	movs	r3, #0
 80093e2:	f04f 32ff 	mov.w	r2, #4294967295
 80093e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093ea:	f10a 0a01 	add.w	sl, sl, #1
 80093ee:	9304      	str	r3, [sp, #16]
 80093f0:	9307      	str	r3, [sp, #28]
 80093f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093f6:	931a      	str	r3, [sp, #104]	; 0x68
 80093f8:	4654      	mov	r4, sl
 80093fa:	2205      	movs	r2, #5
 80093fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009400:	4851      	ldr	r0, [pc, #324]	; (8009548 <_svfiprintf_r+0x1ec>)
 8009402:	f7f6 ff0d 	bl	8000220 <memchr>
 8009406:	9a04      	ldr	r2, [sp, #16]
 8009408:	b9d8      	cbnz	r0, 8009442 <_svfiprintf_r+0xe6>
 800940a:	06d0      	lsls	r0, r2, #27
 800940c:	bf44      	itt	mi
 800940e:	2320      	movmi	r3, #32
 8009410:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009414:	0711      	lsls	r1, r2, #28
 8009416:	bf44      	itt	mi
 8009418:	232b      	movmi	r3, #43	; 0x2b
 800941a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800941e:	f89a 3000 	ldrb.w	r3, [sl]
 8009422:	2b2a      	cmp	r3, #42	; 0x2a
 8009424:	d015      	beq.n	8009452 <_svfiprintf_r+0xf6>
 8009426:	9a07      	ldr	r2, [sp, #28]
 8009428:	4654      	mov	r4, sl
 800942a:	2000      	movs	r0, #0
 800942c:	f04f 0c0a 	mov.w	ip, #10
 8009430:	4621      	mov	r1, r4
 8009432:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009436:	3b30      	subs	r3, #48	; 0x30
 8009438:	2b09      	cmp	r3, #9
 800943a:	d94e      	bls.n	80094da <_svfiprintf_r+0x17e>
 800943c:	b1b0      	cbz	r0, 800946c <_svfiprintf_r+0x110>
 800943e:	9207      	str	r2, [sp, #28]
 8009440:	e014      	b.n	800946c <_svfiprintf_r+0x110>
 8009442:	eba0 0308 	sub.w	r3, r0, r8
 8009446:	fa09 f303 	lsl.w	r3, r9, r3
 800944a:	4313      	orrs	r3, r2
 800944c:	9304      	str	r3, [sp, #16]
 800944e:	46a2      	mov	sl, r4
 8009450:	e7d2      	b.n	80093f8 <_svfiprintf_r+0x9c>
 8009452:	9b03      	ldr	r3, [sp, #12]
 8009454:	1d19      	adds	r1, r3, #4
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	9103      	str	r1, [sp, #12]
 800945a:	2b00      	cmp	r3, #0
 800945c:	bfbb      	ittet	lt
 800945e:	425b      	neglt	r3, r3
 8009460:	f042 0202 	orrlt.w	r2, r2, #2
 8009464:	9307      	strge	r3, [sp, #28]
 8009466:	9307      	strlt	r3, [sp, #28]
 8009468:	bfb8      	it	lt
 800946a:	9204      	strlt	r2, [sp, #16]
 800946c:	7823      	ldrb	r3, [r4, #0]
 800946e:	2b2e      	cmp	r3, #46	; 0x2e
 8009470:	d10c      	bne.n	800948c <_svfiprintf_r+0x130>
 8009472:	7863      	ldrb	r3, [r4, #1]
 8009474:	2b2a      	cmp	r3, #42	; 0x2a
 8009476:	d135      	bne.n	80094e4 <_svfiprintf_r+0x188>
 8009478:	9b03      	ldr	r3, [sp, #12]
 800947a:	1d1a      	adds	r2, r3, #4
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	9203      	str	r2, [sp, #12]
 8009480:	2b00      	cmp	r3, #0
 8009482:	bfb8      	it	lt
 8009484:	f04f 33ff 	movlt.w	r3, #4294967295
 8009488:	3402      	adds	r4, #2
 800948a:	9305      	str	r3, [sp, #20]
 800948c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009558 <_svfiprintf_r+0x1fc>
 8009490:	7821      	ldrb	r1, [r4, #0]
 8009492:	2203      	movs	r2, #3
 8009494:	4650      	mov	r0, sl
 8009496:	f7f6 fec3 	bl	8000220 <memchr>
 800949a:	b140      	cbz	r0, 80094ae <_svfiprintf_r+0x152>
 800949c:	2340      	movs	r3, #64	; 0x40
 800949e:	eba0 000a 	sub.w	r0, r0, sl
 80094a2:	fa03 f000 	lsl.w	r0, r3, r0
 80094a6:	9b04      	ldr	r3, [sp, #16]
 80094a8:	4303      	orrs	r3, r0
 80094aa:	3401      	adds	r4, #1
 80094ac:	9304      	str	r3, [sp, #16]
 80094ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094b2:	4826      	ldr	r0, [pc, #152]	; (800954c <_svfiprintf_r+0x1f0>)
 80094b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80094b8:	2206      	movs	r2, #6
 80094ba:	f7f6 feb1 	bl	8000220 <memchr>
 80094be:	2800      	cmp	r0, #0
 80094c0:	d038      	beq.n	8009534 <_svfiprintf_r+0x1d8>
 80094c2:	4b23      	ldr	r3, [pc, #140]	; (8009550 <_svfiprintf_r+0x1f4>)
 80094c4:	bb1b      	cbnz	r3, 800950e <_svfiprintf_r+0x1b2>
 80094c6:	9b03      	ldr	r3, [sp, #12]
 80094c8:	3307      	adds	r3, #7
 80094ca:	f023 0307 	bic.w	r3, r3, #7
 80094ce:	3308      	adds	r3, #8
 80094d0:	9303      	str	r3, [sp, #12]
 80094d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094d4:	4433      	add	r3, r6
 80094d6:	9309      	str	r3, [sp, #36]	; 0x24
 80094d8:	e767      	b.n	80093aa <_svfiprintf_r+0x4e>
 80094da:	fb0c 3202 	mla	r2, ip, r2, r3
 80094de:	460c      	mov	r4, r1
 80094e0:	2001      	movs	r0, #1
 80094e2:	e7a5      	b.n	8009430 <_svfiprintf_r+0xd4>
 80094e4:	2300      	movs	r3, #0
 80094e6:	3401      	adds	r4, #1
 80094e8:	9305      	str	r3, [sp, #20]
 80094ea:	4619      	mov	r1, r3
 80094ec:	f04f 0c0a 	mov.w	ip, #10
 80094f0:	4620      	mov	r0, r4
 80094f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094f6:	3a30      	subs	r2, #48	; 0x30
 80094f8:	2a09      	cmp	r2, #9
 80094fa:	d903      	bls.n	8009504 <_svfiprintf_r+0x1a8>
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d0c5      	beq.n	800948c <_svfiprintf_r+0x130>
 8009500:	9105      	str	r1, [sp, #20]
 8009502:	e7c3      	b.n	800948c <_svfiprintf_r+0x130>
 8009504:	fb0c 2101 	mla	r1, ip, r1, r2
 8009508:	4604      	mov	r4, r0
 800950a:	2301      	movs	r3, #1
 800950c:	e7f0      	b.n	80094f0 <_svfiprintf_r+0x194>
 800950e:	ab03      	add	r3, sp, #12
 8009510:	9300      	str	r3, [sp, #0]
 8009512:	462a      	mov	r2, r5
 8009514:	4b0f      	ldr	r3, [pc, #60]	; (8009554 <_svfiprintf_r+0x1f8>)
 8009516:	a904      	add	r1, sp, #16
 8009518:	4638      	mov	r0, r7
 800951a:	f7fd ffcb 	bl	80074b4 <_printf_float>
 800951e:	1c42      	adds	r2, r0, #1
 8009520:	4606      	mov	r6, r0
 8009522:	d1d6      	bne.n	80094d2 <_svfiprintf_r+0x176>
 8009524:	89ab      	ldrh	r3, [r5, #12]
 8009526:	065b      	lsls	r3, r3, #25
 8009528:	f53f af2c 	bmi.w	8009384 <_svfiprintf_r+0x28>
 800952c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800952e:	b01d      	add	sp, #116	; 0x74
 8009530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009534:	ab03      	add	r3, sp, #12
 8009536:	9300      	str	r3, [sp, #0]
 8009538:	462a      	mov	r2, r5
 800953a:	4b06      	ldr	r3, [pc, #24]	; (8009554 <_svfiprintf_r+0x1f8>)
 800953c:	a904      	add	r1, sp, #16
 800953e:	4638      	mov	r0, r7
 8009540:	f7fe fa5c 	bl	80079fc <_printf_i>
 8009544:	e7eb      	b.n	800951e <_svfiprintf_r+0x1c2>
 8009546:	bf00      	nop
 8009548:	0800a3ec 	.word	0x0800a3ec
 800954c:	0800a3f6 	.word	0x0800a3f6
 8009550:	080074b5 	.word	0x080074b5
 8009554:	080092a5 	.word	0x080092a5
 8009558:	0800a3f2 	.word	0x0800a3f2

0800955c <_sbrk_r>:
 800955c:	b538      	push	{r3, r4, r5, lr}
 800955e:	4d06      	ldr	r5, [pc, #24]	; (8009578 <_sbrk_r+0x1c>)
 8009560:	2300      	movs	r3, #0
 8009562:	4604      	mov	r4, r0
 8009564:	4608      	mov	r0, r1
 8009566:	602b      	str	r3, [r5, #0]
 8009568:	f7f8 ff54 	bl	8002414 <_sbrk>
 800956c:	1c43      	adds	r3, r0, #1
 800956e:	d102      	bne.n	8009576 <_sbrk_r+0x1a>
 8009570:	682b      	ldr	r3, [r5, #0]
 8009572:	b103      	cbz	r3, 8009576 <_sbrk_r+0x1a>
 8009574:	6023      	str	r3, [r4, #0]
 8009576:	bd38      	pop	{r3, r4, r5, pc}
 8009578:	200005cc 	.word	0x200005cc

0800957c <__assert_func>:
 800957c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800957e:	4614      	mov	r4, r2
 8009580:	461a      	mov	r2, r3
 8009582:	4b09      	ldr	r3, [pc, #36]	; (80095a8 <__assert_func+0x2c>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	4605      	mov	r5, r0
 8009588:	68d8      	ldr	r0, [r3, #12]
 800958a:	b14c      	cbz	r4, 80095a0 <__assert_func+0x24>
 800958c:	4b07      	ldr	r3, [pc, #28]	; (80095ac <__assert_func+0x30>)
 800958e:	9100      	str	r1, [sp, #0]
 8009590:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009594:	4906      	ldr	r1, [pc, #24]	; (80095b0 <__assert_func+0x34>)
 8009596:	462b      	mov	r3, r5
 8009598:	f000 f80e 	bl	80095b8 <fiprintf>
 800959c:	f000 faac 	bl	8009af8 <abort>
 80095a0:	4b04      	ldr	r3, [pc, #16]	; (80095b4 <__assert_func+0x38>)
 80095a2:	461c      	mov	r4, r3
 80095a4:	e7f3      	b.n	800958e <__assert_func+0x12>
 80095a6:	bf00      	nop
 80095a8:	2000000c 	.word	0x2000000c
 80095ac:	0800a3fd 	.word	0x0800a3fd
 80095b0:	0800a40a 	.word	0x0800a40a
 80095b4:	0800a438 	.word	0x0800a438

080095b8 <fiprintf>:
 80095b8:	b40e      	push	{r1, r2, r3}
 80095ba:	b503      	push	{r0, r1, lr}
 80095bc:	4601      	mov	r1, r0
 80095be:	ab03      	add	r3, sp, #12
 80095c0:	4805      	ldr	r0, [pc, #20]	; (80095d8 <fiprintf+0x20>)
 80095c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80095c6:	6800      	ldr	r0, [r0, #0]
 80095c8:	9301      	str	r3, [sp, #4]
 80095ca:	f000 f897 	bl	80096fc <_vfiprintf_r>
 80095ce:	b002      	add	sp, #8
 80095d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80095d4:	b003      	add	sp, #12
 80095d6:	4770      	bx	lr
 80095d8:	2000000c 	.word	0x2000000c

080095dc <__ascii_mbtowc>:
 80095dc:	b082      	sub	sp, #8
 80095de:	b901      	cbnz	r1, 80095e2 <__ascii_mbtowc+0x6>
 80095e0:	a901      	add	r1, sp, #4
 80095e2:	b142      	cbz	r2, 80095f6 <__ascii_mbtowc+0x1a>
 80095e4:	b14b      	cbz	r3, 80095fa <__ascii_mbtowc+0x1e>
 80095e6:	7813      	ldrb	r3, [r2, #0]
 80095e8:	600b      	str	r3, [r1, #0]
 80095ea:	7812      	ldrb	r2, [r2, #0]
 80095ec:	1e10      	subs	r0, r2, #0
 80095ee:	bf18      	it	ne
 80095f0:	2001      	movne	r0, #1
 80095f2:	b002      	add	sp, #8
 80095f4:	4770      	bx	lr
 80095f6:	4610      	mov	r0, r2
 80095f8:	e7fb      	b.n	80095f2 <__ascii_mbtowc+0x16>
 80095fa:	f06f 0001 	mvn.w	r0, #1
 80095fe:	e7f8      	b.n	80095f2 <__ascii_mbtowc+0x16>

08009600 <memmove>:
 8009600:	4288      	cmp	r0, r1
 8009602:	b510      	push	{r4, lr}
 8009604:	eb01 0402 	add.w	r4, r1, r2
 8009608:	d902      	bls.n	8009610 <memmove+0x10>
 800960a:	4284      	cmp	r4, r0
 800960c:	4623      	mov	r3, r4
 800960e:	d807      	bhi.n	8009620 <memmove+0x20>
 8009610:	1e43      	subs	r3, r0, #1
 8009612:	42a1      	cmp	r1, r4
 8009614:	d008      	beq.n	8009628 <memmove+0x28>
 8009616:	f811 2b01 	ldrb.w	r2, [r1], #1
 800961a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800961e:	e7f8      	b.n	8009612 <memmove+0x12>
 8009620:	4402      	add	r2, r0
 8009622:	4601      	mov	r1, r0
 8009624:	428a      	cmp	r2, r1
 8009626:	d100      	bne.n	800962a <memmove+0x2a>
 8009628:	bd10      	pop	{r4, pc}
 800962a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800962e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009632:	e7f7      	b.n	8009624 <memmove+0x24>

08009634 <__malloc_lock>:
 8009634:	4801      	ldr	r0, [pc, #4]	; (800963c <__malloc_lock+0x8>)
 8009636:	f000 bc1f 	b.w	8009e78 <__retarget_lock_acquire_recursive>
 800963a:	bf00      	nop
 800963c:	200005d0 	.word	0x200005d0

08009640 <__malloc_unlock>:
 8009640:	4801      	ldr	r0, [pc, #4]	; (8009648 <__malloc_unlock+0x8>)
 8009642:	f000 bc1a 	b.w	8009e7a <__retarget_lock_release_recursive>
 8009646:	bf00      	nop
 8009648:	200005d0 	.word	0x200005d0

0800964c <_realloc_r>:
 800964c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009650:	4680      	mov	r8, r0
 8009652:	4614      	mov	r4, r2
 8009654:	460e      	mov	r6, r1
 8009656:	b921      	cbnz	r1, 8009662 <_realloc_r+0x16>
 8009658:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800965c:	4611      	mov	r1, r2
 800965e:	f7ff bdad 	b.w	80091bc <_malloc_r>
 8009662:	b92a      	cbnz	r2, 8009670 <_realloc_r+0x24>
 8009664:	f7ff fd3e 	bl	80090e4 <_free_r>
 8009668:	4625      	mov	r5, r4
 800966a:	4628      	mov	r0, r5
 800966c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009670:	f000 fc6a 	bl	8009f48 <_malloc_usable_size_r>
 8009674:	4284      	cmp	r4, r0
 8009676:	4607      	mov	r7, r0
 8009678:	d802      	bhi.n	8009680 <_realloc_r+0x34>
 800967a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800967e:	d812      	bhi.n	80096a6 <_realloc_r+0x5a>
 8009680:	4621      	mov	r1, r4
 8009682:	4640      	mov	r0, r8
 8009684:	f7ff fd9a 	bl	80091bc <_malloc_r>
 8009688:	4605      	mov	r5, r0
 800968a:	2800      	cmp	r0, #0
 800968c:	d0ed      	beq.n	800966a <_realloc_r+0x1e>
 800968e:	42bc      	cmp	r4, r7
 8009690:	4622      	mov	r2, r4
 8009692:	4631      	mov	r1, r6
 8009694:	bf28      	it	cs
 8009696:	463a      	movcs	r2, r7
 8009698:	f7ff f97c 	bl	8008994 <memcpy>
 800969c:	4631      	mov	r1, r6
 800969e:	4640      	mov	r0, r8
 80096a0:	f7ff fd20 	bl	80090e4 <_free_r>
 80096a4:	e7e1      	b.n	800966a <_realloc_r+0x1e>
 80096a6:	4635      	mov	r5, r6
 80096a8:	e7df      	b.n	800966a <_realloc_r+0x1e>

080096aa <__sfputc_r>:
 80096aa:	6893      	ldr	r3, [r2, #8]
 80096ac:	3b01      	subs	r3, #1
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	b410      	push	{r4}
 80096b2:	6093      	str	r3, [r2, #8]
 80096b4:	da08      	bge.n	80096c8 <__sfputc_r+0x1e>
 80096b6:	6994      	ldr	r4, [r2, #24]
 80096b8:	42a3      	cmp	r3, r4
 80096ba:	db01      	blt.n	80096c0 <__sfputc_r+0x16>
 80096bc:	290a      	cmp	r1, #10
 80096be:	d103      	bne.n	80096c8 <__sfputc_r+0x1e>
 80096c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80096c4:	f000 b94a 	b.w	800995c <__swbuf_r>
 80096c8:	6813      	ldr	r3, [r2, #0]
 80096ca:	1c58      	adds	r0, r3, #1
 80096cc:	6010      	str	r0, [r2, #0]
 80096ce:	7019      	strb	r1, [r3, #0]
 80096d0:	4608      	mov	r0, r1
 80096d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80096d6:	4770      	bx	lr

080096d8 <__sfputs_r>:
 80096d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096da:	4606      	mov	r6, r0
 80096dc:	460f      	mov	r7, r1
 80096de:	4614      	mov	r4, r2
 80096e0:	18d5      	adds	r5, r2, r3
 80096e2:	42ac      	cmp	r4, r5
 80096e4:	d101      	bne.n	80096ea <__sfputs_r+0x12>
 80096e6:	2000      	movs	r0, #0
 80096e8:	e007      	b.n	80096fa <__sfputs_r+0x22>
 80096ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096ee:	463a      	mov	r2, r7
 80096f0:	4630      	mov	r0, r6
 80096f2:	f7ff ffda 	bl	80096aa <__sfputc_r>
 80096f6:	1c43      	adds	r3, r0, #1
 80096f8:	d1f3      	bne.n	80096e2 <__sfputs_r+0xa>
 80096fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080096fc <_vfiprintf_r>:
 80096fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009700:	460d      	mov	r5, r1
 8009702:	b09d      	sub	sp, #116	; 0x74
 8009704:	4614      	mov	r4, r2
 8009706:	4698      	mov	r8, r3
 8009708:	4606      	mov	r6, r0
 800970a:	b118      	cbz	r0, 8009714 <_vfiprintf_r+0x18>
 800970c:	6983      	ldr	r3, [r0, #24]
 800970e:	b90b      	cbnz	r3, 8009714 <_vfiprintf_r+0x18>
 8009710:	f000 fb14 	bl	8009d3c <__sinit>
 8009714:	4b89      	ldr	r3, [pc, #548]	; (800993c <_vfiprintf_r+0x240>)
 8009716:	429d      	cmp	r5, r3
 8009718:	d11b      	bne.n	8009752 <_vfiprintf_r+0x56>
 800971a:	6875      	ldr	r5, [r6, #4]
 800971c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800971e:	07d9      	lsls	r1, r3, #31
 8009720:	d405      	bmi.n	800972e <_vfiprintf_r+0x32>
 8009722:	89ab      	ldrh	r3, [r5, #12]
 8009724:	059a      	lsls	r2, r3, #22
 8009726:	d402      	bmi.n	800972e <_vfiprintf_r+0x32>
 8009728:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800972a:	f000 fba5 	bl	8009e78 <__retarget_lock_acquire_recursive>
 800972e:	89ab      	ldrh	r3, [r5, #12]
 8009730:	071b      	lsls	r3, r3, #28
 8009732:	d501      	bpl.n	8009738 <_vfiprintf_r+0x3c>
 8009734:	692b      	ldr	r3, [r5, #16]
 8009736:	b9eb      	cbnz	r3, 8009774 <_vfiprintf_r+0x78>
 8009738:	4629      	mov	r1, r5
 800973a:	4630      	mov	r0, r6
 800973c:	f000 f96e 	bl	8009a1c <__swsetup_r>
 8009740:	b1c0      	cbz	r0, 8009774 <_vfiprintf_r+0x78>
 8009742:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009744:	07dc      	lsls	r4, r3, #31
 8009746:	d50e      	bpl.n	8009766 <_vfiprintf_r+0x6a>
 8009748:	f04f 30ff 	mov.w	r0, #4294967295
 800974c:	b01d      	add	sp, #116	; 0x74
 800974e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009752:	4b7b      	ldr	r3, [pc, #492]	; (8009940 <_vfiprintf_r+0x244>)
 8009754:	429d      	cmp	r5, r3
 8009756:	d101      	bne.n	800975c <_vfiprintf_r+0x60>
 8009758:	68b5      	ldr	r5, [r6, #8]
 800975a:	e7df      	b.n	800971c <_vfiprintf_r+0x20>
 800975c:	4b79      	ldr	r3, [pc, #484]	; (8009944 <_vfiprintf_r+0x248>)
 800975e:	429d      	cmp	r5, r3
 8009760:	bf08      	it	eq
 8009762:	68f5      	ldreq	r5, [r6, #12]
 8009764:	e7da      	b.n	800971c <_vfiprintf_r+0x20>
 8009766:	89ab      	ldrh	r3, [r5, #12]
 8009768:	0598      	lsls	r0, r3, #22
 800976a:	d4ed      	bmi.n	8009748 <_vfiprintf_r+0x4c>
 800976c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800976e:	f000 fb84 	bl	8009e7a <__retarget_lock_release_recursive>
 8009772:	e7e9      	b.n	8009748 <_vfiprintf_r+0x4c>
 8009774:	2300      	movs	r3, #0
 8009776:	9309      	str	r3, [sp, #36]	; 0x24
 8009778:	2320      	movs	r3, #32
 800977a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800977e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009782:	2330      	movs	r3, #48	; 0x30
 8009784:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009948 <_vfiprintf_r+0x24c>
 8009788:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800978c:	f04f 0901 	mov.w	r9, #1
 8009790:	4623      	mov	r3, r4
 8009792:	469a      	mov	sl, r3
 8009794:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009798:	b10a      	cbz	r2, 800979e <_vfiprintf_r+0xa2>
 800979a:	2a25      	cmp	r2, #37	; 0x25
 800979c:	d1f9      	bne.n	8009792 <_vfiprintf_r+0x96>
 800979e:	ebba 0b04 	subs.w	fp, sl, r4
 80097a2:	d00b      	beq.n	80097bc <_vfiprintf_r+0xc0>
 80097a4:	465b      	mov	r3, fp
 80097a6:	4622      	mov	r2, r4
 80097a8:	4629      	mov	r1, r5
 80097aa:	4630      	mov	r0, r6
 80097ac:	f7ff ff94 	bl	80096d8 <__sfputs_r>
 80097b0:	3001      	adds	r0, #1
 80097b2:	f000 80aa 	beq.w	800990a <_vfiprintf_r+0x20e>
 80097b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80097b8:	445a      	add	r2, fp
 80097ba:	9209      	str	r2, [sp, #36]	; 0x24
 80097bc:	f89a 3000 	ldrb.w	r3, [sl]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	f000 80a2 	beq.w	800990a <_vfiprintf_r+0x20e>
 80097c6:	2300      	movs	r3, #0
 80097c8:	f04f 32ff 	mov.w	r2, #4294967295
 80097cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097d0:	f10a 0a01 	add.w	sl, sl, #1
 80097d4:	9304      	str	r3, [sp, #16]
 80097d6:	9307      	str	r3, [sp, #28]
 80097d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80097dc:	931a      	str	r3, [sp, #104]	; 0x68
 80097de:	4654      	mov	r4, sl
 80097e0:	2205      	movs	r2, #5
 80097e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097e6:	4858      	ldr	r0, [pc, #352]	; (8009948 <_vfiprintf_r+0x24c>)
 80097e8:	f7f6 fd1a 	bl	8000220 <memchr>
 80097ec:	9a04      	ldr	r2, [sp, #16]
 80097ee:	b9d8      	cbnz	r0, 8009828 <_vfiprintf_r+0x12c>
 80097f0:	06d1      	lsls	r1, r2, #27
 80097f2:	bf44      	itt	mi
 80097f4:	2320      	movmi	r3, #32
 80097f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097fa:	0713      	lsls	r3, r2, #28
 80097fc:	bf44      	itt	mi
 80097fe:	232b      	movmi	r3, #43	; 0x2b
 8009800:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009804:	f89a 3000 	ldrb.w	r3, [sl]
 8009808:	2b2a      	cmp	r3, #42	; 0x2a
 800980a:	d015      	beq.n	8009838 <_vfiprintf_r+0x13c>
 800980c:	9a07      	ldr	r2, [sp, #28]
 800980e:	4654      	mov	r4, sl
 8009810:	2000      	movs	r0, #0
 8009812:	f04f 0c0a 	mov.w	ip, #10
 8009816:	4621      	mov	r1, r4
 8009818:	f811 3b01 	ldrb.w	r3, [r1], #1
 800981c:	3b30      	subs	r3, #48	; 0x30
 800981e:	2b09      	cmp	r3, #9
 8009820:	d94e      	bls.n	80098c0 <_vfiprintf_r+0x1c4>
 8009822:	b1b0      	cbz	r0, 8009852 <_vfiprintf_r+0x156>
 8009824:	9207      	str	r2, [sp, #28]
 8009826:	e014      	b.n	8009852 <_vfiprintf_r+0x156>
 8009828:	eba0 0308 	sub.w	r3, r0, r8
 800982c:	fa09 f303 	lsl.w	r3, r9, r3
 8009830:	4313      	orrs	r3, r2
 8009832:	9304      	str	r3, [sp, #16]
 8009834:	46a2      	mov	sl, r4
 8009836:	e7d2      	b.n	80097de <_vfiprintf_r+0xe2>
 8009838:	9b03      	ldr	r3, [sp, #12]
 800983a:	1d19      	adds	r1, r3, #4
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	9103      	str	r1, [sp, #12]
 8009840:	2b00      	cmp	r3, #0
 8009842:	bfbb      	ittet	lt
 8009844:	425b      	neglt	r3, r3
 8009846:	f042 0202 	orrlt.w	r2, r2, #2
 800984a:	9307      	strge	r3, [sp, #28]
 800984c:	9307      	strlt	r3, [sp, #28]
 800984e:	bfb8      	it	lt
 8009850:	9204      	strlt	r2, [sp, #16]
 8009852:	7823      	ldrb	r3, [r4, #0]
 8009854:	2b2e      	cmp	r3, #46	; 0x2e
 8009856:	d10c      	bne.n	8009872 <_vfiprintf_r+0x176>
 8009858:	7863      	ldrb	r3, [r4, #1]
 800985a:	2b2a      	cmp	r3, #42	; 0x2a
 800985c:	d135      	bne.n	80098ca <_vfiprintf_r+0x1ce>
 800985e:	9b03      	ldr	r3, [sp, #12]
 8009860:	1d1a      	adds	r2, r3, #4
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	9203      	str	r2, [sp, #12]
 8009866:	2b00      	cmp	r3, #0
 8009868:	bfb8      	it	lt
 800986a:	f04f 33ff 	movlt.w	r3, #4294967295
 800986e:	3402      	adds	r4, #2
 8009870:	9305      	str	r3, [sp, #20]
 8009872:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009958 <_vfiprintf_r+0x25c>
 8009876:	7821      	ldrb	r1, [r4, #0]
 8009878:	2203      	movs	r2, #3
 800987a:	4650      	mov	r0, sl
 800987c:	f7f6 fcd0 	bl	8000220 <memchr>
 8009880:	b140      	cbz	r0, 8009894 <_vfiprintf_r+0x198>
 8009882:	2340      	movs	r3, #64	; 0x40
 8009884:	eba0 000a 	sub.w	r0, r0, sl
 8009888:	fa03 f000 	lsl.w	r0, r3, r0
 800988c:	9b04      	ldr	r3, [sp, #16]
 800988e:	4303      	orrs	r3, r0
 8009890:	3401      	adds	r4, #1
 8009892:	9304      	str	r3, [sp, #16]
 8009894:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009898:	482c      	ldr	r0, [pc, #176]	; (800994c <_vfiprintf_r+0x250>)
 800989a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800989e:	2206      	movs	r2, #6
 80098a0:	f7f6 fcbe 	bl	8000220 <memchr>
 80098a4:	2800      	cmp	r0, #0
 80098a6:	d03f      	beq.n	8009928 <_vfiprintf_r+0x22c>
 80098a8:	4b29      	ldr	r3, [pc, #164]	; (8009950 <_vfiprintf_r+0x254>)
 80098aa:	bb1b      	cbnz	r3, 80098f4 <_vfiprintf_r+0x1f8>
 80098ac:	9b03      	ldr	r3, [sp, #12]
 80098ae:	3307      	adds	r3, #7
 80098b0:	f023 0307 	bic.w	r3, r3, #7
 80098b4:	3308      	adds	r3, #8
 80098b6:	9303      	str	r3, [sp, #12]
 80098b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098ba:	443b      	add	r3, r7
 80098bc:	9309      	str	r3, [sp, #36]	; 0x24
 80098be:	e767      	b.n	8009790 <_vfiprintf_r+0x94>
 80098c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80098c4:	460c      	mov	r4, r1
 80098c6:	2001      	movs	r0, #1
 80098c8:	e7a5      	b.n	8009816 <_vfiprintf_r+0x11a>
 80098ca:	2300      	movs	r3, #0
 80098cc:	3401      	adds	r4, #1
 80098ce:	9305      	str	r3, [sp, #20]
 80098d0:	4619      	mov	r1, r3
 80098d2:	f04f 0c0a 	mov.w	ip, #10
 80098d6:	4620      	mov	r0, r4
 80098d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098dc:	3a30      	subs	r2, #48	; 0x30
 80098de:	2a09      	cmp	r2, #9
 80098e0:	d903      	bls.n	80098ea <_vfiprintf_r+0x1ee>
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d0c5      	beq.n	8009872 <_vfiprintf_r+0x176>
 80098e6:	9105      	str	r1, [sp, #20]
 80098e8:	e7c3      	b.n	8009872 <_vfiprintf_r+0x176>
 80098ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80098ee:	4604      	mov	r4, r0
 80098f0:	2301      	movs	r3, #1
 80098f2:	e7f0      	b.n	80098d6 <_vfiprintf_r+0x1da>
 80098f4:	ab03      	add	r3, sp, #12
 80098f6:	9300      	str	r3, [sp, #0]
 80098f8:	462a      	mov	r2, r5
 80098fa:	4b16      	ldr	r3, [pc, #88]	; (8009954 <_vfiprintf_r+0x258>)
 80098fc:	a904      	add	r1, sp, #16
 80098fe:	4630      	mov	r0, r6
 8009900:	f7fd fdd8 	bl	80074b4 <_printf_float>
 8009904:	4607      	mov	r7, r0
 8009906:	1c78      	adds	r0, r7, #1
 8009908:	d1d6      	bne.n	80098b8 <_vfiprintf_r+0x1bc>
 800990a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800990c:	07d9      	lsls	r1, r3, #31
 800990e:	d405      	bmi.n	800991c <_vfiprintf_r+0x220>
 8009910:	89ab      	ldrh	r3, [r5, #12]
 8009912:	059a      	lsls	r2, r3, #22
 8009914:	d402      	bmi.n	800991c <_vfiprintf_r+0x220>
 8009916:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009918:	f000 faaf 	bl	8009e7a <__retarget_lock_release_recursive>
 800991c:	89ab      	ldrh	r3, [r5, #12]
 800991e:	065b      	lsls	r3, r3, #25
 8009920:	f53f af12 	bmi.w	8009748 <_vfiprintf_r+0x4c>
 8009924:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009926:	e711      	b.n	800974c <_vfiprintf_r+0x50>
 8009928:	ab03      	add	r3, sp, #12
 800992a:	9300      	str	r3, [sp, #0]
 800992c:	462a      	mov	r2, r5
 800992e:	4b09      	ldr	r3, [pc, #36]	; (8009954 <_vfiprintf_r+0x258>)
 8009930:	a904      	add	r1, sp, #16
 8009932:	4630      	mov	r0, r6
 8009934:	f7fe f862 	bl	80079fc <_printf_i>
 8009938:	e7e4      	b.n	8009904 <_vfiprintf_r+0x208>
 800993a:	bf00      	nop
 800993c:	0800a564 	.word	0x0800a564
 8009940:	0800a584 	.word	0x0800a584
 8009944:	0800a544 	.word	0x0800a544
 8009948:	0800a3ec 	.word	0x0800a3ec
 800994c:	0800a3f6 	.word	0x0800a3f6
 8009950:	080074b5 	.word	0x080074b5
 8009954:	080096d9 	.word	0x080096d9
 8009958:	0800a3f2 	.word	0x0800a3f2

0800995c <__swbuf_r>:
 800995c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800995e:	460e      	mov	r6, r1
 8009960:	4614      	mov	r4, r2
 8009962:	4605      	mov	r5, r0
 8009964:	b118      	cbz	r0, 800996e <__swbuf_r+0x12>
 8009966:	6983      	ldr	r3, [r0, #24]
 8009968:	b90b      	cbnz	r3, 800996e <__swbuf_r+0x12>
 800996a:	f000 f9e7 	bl	8009d3c <__sinit>
 800996e:	4b21      	ldr	r3, [pc, #132]	; (80099f4 <__swbuf_r+0x98>)
 8009970:	429c      	cmp	r4, r3
 8009972:	d12b      	bne.n	80099cc <__swbuf_r+0x70>
 8009974:	686c      	ldr	r4, [r5, #4]
 8009976:	69a3      	ldr	r3, [r4, #24]
 8009978:	60a3      	str	r3, [r4, #8]
 800997a:	89a3      	ldrh	r3, [r4, #12]
 800997c:	071a      	lsls	r2, r3, #28
 800997e:	d52f      	bpl.n	80099e0 <__swbuf_r+0x84>
 8009980:	6923      	ldr	r3, [r4, #16]
 8009982:	b36b      	cbz	r3, 80099e0 <__swbuf_r+0x84>
 8009984:	6923      	ldr	r3, [r4, #16]
 8009986:	6820      	ldr	r0, [r4, #0]
 8009988:	1ac0      	subs	r0, r0, r3
 800998a:	6963      	ldr	r3, [r4, #20]
 800998c:	b2f6      	uxtb	r6, r6
 800998e:	4283      	cmp	r3, r0
 8009990:	4637      	mov	r7, r6
 8009992:	dc04      	bgt.n	800999e <__swbuf_r+0x42>
 8009994:	4621      	mov	r1, r4
 8009996:	4628      	mov	r0, r5
 8009998:	f000 f93c 	bl	8009c14 <_fflush_r>
 800999c:	bb30      	cbnz	r0, 80099ec <__swbuf_r+0x90>
 800999e:	68a3      	ldr	r3, [r4, #8]
 80099a0:	3b01      	subs	r3, #1
 80099a2:	60a3      	str	r3, [r4, #8]
 80099a4:	6823      	ldr	r3, [r4, #0]
 80099a6:	1c5a      	adds	r2, r3, #1
 80099a8:	6022      	str	r2, [r4, #0]
 80099aa:	701e      	strb	r6, [r3, #0]
 80099ac:	6963      	ldr	r3, [r4, #20]
 80099ae:	3001      	adds	r0, #1
 80099b0:	4283      	cmp	r3, r0
 80099b2:	d004      	beq.n	80099be <__swbuf_r+0x62>
 80099b4:	89a3      	ldrh	r3, [r4, #12]
 80099b6:	07db      	lsls	r3, r3, #31
 80099b8:	d506      	bpl.n	80099c8 <__swbuf_r+0x6c>
 80099ba:	2e0a      	cmp	r6, #10
 80099bc:	d104      	bne.n	80099c8 <__swbuf_r+0x6c>
 80099be:	4621      	mov	r1, r4
 80099c0:	4628      	mov	r0, r5
 80099c2:	f000 f927 	bl	8009c14 <_fflush_r>
 80099c6:	b988      	cbnz	r0, 80099ec <__swbuf_r+0x90>
 80099c8:	4638      	mov	r0, r7
 80099ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099cc:	4b0a      	ldr	r3, [pc, #40]	; (80099f8 <__swbuf_r+0x9c>)
 80099ce:	429c      	cmp	r4, r3
 80099d0:	d101      	bne.n	80099d6 <__swbuf_r+0x7a>
 80099d2:	68ac      	ldr	r4, [r5, #8]
 80099d4:	e7cf      	b.n	8009976 <__swbuf_r+0x1a>
 80099d6:	4b09      	ldr	r3, [pc, #36]	; (80099fc <__swbuf_r+0xa0>)
 80099d8:	429c      	cmp	r4, r3
 80099da:	bf08      	it	eq
 80099dc:	68ec      	ldreq	r4, [r5, #12]
 80099de:	e7ca      	b.n	8009976 <__swbuf_r+0x1a>
 80099e0:	4621      	mov	r1, r4
 80099e2:	4628      	mov	r0, r5
 80099e4:	f000 f81a 	bl	8009a1c <__swsetup_r>
 80099e8:	2800      	cmp	r0, #0
 80099ea:	d0cb      	beq.n	8009984 <__swbuf_r+0x28>
 80099ec:	f04f 37ff 	mov.w	r7, #4294967295
 80099f0:	e7ea      	b.n	80099c8 <__swbuf_r+0x6c>
 80099f2:	bf00      	nop
 80099f4:	0800a564 	.word	0x0800a564
 80099f8:	0800a584 	.word	0x0800a584
 80099fc:	0800a544 	.word	0x0800a544

08009a00 <__ascii_wctomb>:
 8009a00:	b149      	cbz	r1, 8009a16 <__ascii_wctomb+0x16>
 8009a02:	2aff      	cmp	r2, #255	; 0xff
 8009a04:	bf85      	ittet	hi
 8009a06:	238a      	movhi	r3, #138	; 0x8a
 8009a08:	6003      	strhi	r3, [r0, #0]
 8009a0a:	700a      	strbls	r2, [r1, #0]
 8009a0c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009a10:	bf98      	it	ls
 8009a12:	2001      	movls	r0, #1
 8009a14:	4770      	bx	lr
 8009a16:	4608      	mov	r0, r1
 8009a18:	4770      	bx	lr
	...

08009a1c <__swsetup_r>:
 8009a1c:	4b32      	ldr	r3, [pc, #200]	; (8009ae8 <__swsetup_r+0xcc>)
 8009a1e:	b570      	push	{r4, r5, r6, lr}
 8009a20:	681d      	ldr	r5, [r3, #0]
 8009a22:	4606      	mov	r6, r0
 8009a24:	460c      	mov	r4, r1
 8009a26:	b125      	cbz	r5, 8009a32 <__swsetup_r+0x16>
 8009a28:	69ab      	ldr	r3, [r5, #24]
 8009a2a:	b913      	cbnz	r3, 8009a32 <__swsetup_r+0x16>
 8009a2c:	4628      	mov	r0, r5
 8009a2e:	f000 f985 	bl	8009d3c <__sinit>
 8009a32:	4b2e      	ldr	r3, [pc, #184]	; (8009aec <__swsetup_r+0xd0>)
 8009a34:	429c      	cmp	r4, r3
 8009a36:	d10f      	bne.n	8009a58 <__swsetup_r+0x3c>
 8009a38:	686c      	ldr	r4, [r5, #4]
 8009a3a:	89a3      	ldrh	r3, [r4, #12]
 8009a3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a40:	0719      	lsls	r1, r3, #28
 8009a42:	d42c      	bmi.n	8009a9e <__swsetup_r+0x82>
 8009a44:	06dd      	lsls	r5, r3, #27
 8009a46:	d411      	bmi.n	8009a6c <__swsetup_r+0x50>
 8009a48:	2309      	movs	r3, #9
 8009a4a:	6033      	str	r3, [r6, #0]
 8009a4c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009a50:	81a3      	strh	r3, [r4, #12]
 8009a52:	f04f 30ff 	mov.w	r0, #4294967295
 8009a56:	e03e      	b.n	8009ad6 <__swsetup_r+0xba>
 8009a58:	4b25      	ldr	r3, [pc, #148]	; (8009af0 <__swsetup_r+0xd4>)
 8009a5a:	429c      	cmp	r4, r3
 8009a5c:	d101      	bne.n	8009a62 <__swsetup_r+0x46>
 8009a5e:	68ac      	ldr	r4, [r5, #8]
 8009a60:	e7eb      	b.n	8009a3a <__swsetup_r+0x1e>
 8009a62:	4b24      	ldr	r3, [pc, #144]	; (8009af4 <__swsetup_r+0xd8>)
 8009a64:	429c      	cmp	r4, r3
 8009a66:	bf08      	it	eq
 8009a68:	68ec      	ldreq	r4, [r5, #12]
 8009a6a:	e7e6      	b.n	8009a3a <__swsetup_r+0x1e>
 8009a6c:	0758      	lsls	r0, r3, #29
 8009a6e:	d512      	bpl.n	8009a96 <__swsetup_r+0x7a>
 8009a70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a72:	b141      	cbz	r1, 8009a86 <__swsetup_r+0x6a>
 8009a74:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a78:	4299      	cmp	r1, r3
 8009a7a:	d002      	beq.n	8009a82 <__swsetup_r+0x66>
 8009a7c:	4630      	mov	r0, r6
 8009a7e:	f7ff fb31 	bl	80090e4 <_free_r>
 8009a82:	2300      	movs	r3, #0
 8009a84:	6363      	str	r3, [r4, #52]	; 0x34
 8009a86:	89a3      	ldrh	r3, [r4, #12]
 8009a88:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009a8c:	81a3      	strh	r3, [r4, #12]
 8009a8e:	2300      	movs	r3, #0
 8009a90:	6063      	str	r3, [r4, #4]
 8009a92:	6923      	ldr	r3, [r4, #16]
 8009a94:	6023      	str	r3, [r4, #0]
 8009a96:	89a3      	ldrh	r3, [r4, #12]
 8009a98:	f043 0308 	orr.w	r3, r3, #8
 8009a9c:	81a3      	strh	r3, [r4, #12]
 8009a9e:	6923      	ldr	r3, [r4, #16]
 8009aa0:	b94b      	cbnz	r3, 8009ab6 <__swsetup_r+0x9a>
 8009aa2:	89a3      	ldrh	r3, [r4, #12]
 8009aa4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009aa8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009aac:	d003      	beq.n	8009ab6 <__swsetup_r+0x9a>
 8009aae:	4621      	mov	r1, r4
 8009ab0:	4630      	mov	r0, r6
 8009ab2:	f000 fa09 	bl	8009ec8 <__smakebuf_r>
 8009ab6:	89a0      	ldrh	r0, [r4, #12]
 8009ab8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009abc:	f010 0301 	ands.w	r3, r0, #1
 8009ac0:	d00a      	beq.n	8009ad8 <__swsetup_r+0xbc>
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	60a3      	str	r3, [r4, #8]
 8009ac6:	6963      	ldr	r3, [r4, #20]
 8009ac8:	425b      	negs	r3, r3
 8009aca:	61a3      	str	r3, [r4, #24]
 8009acc:	6923      	ldr	r3, [r4, #16]
 8009ace:	b943      	cbnz	r3, 8009ae2 <__swsetup_r+0xc6>
 8009ad0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009ad4:	d1ba      	bne.n	8009a4c <__swsetup_r+0x30>
 8009ad6:	bd70      	pop	{r4, r5, r6, pc}
 8009ad8:	0781      	lsls	r1, r0, #30
 8009ada:	bf58      	it	pl
 8009adc:	6963      	ldrpl	r3, [r4, #20]
 8009ade:	60a3      	str	r3, [r4, #8]
 8009ae0:	e7f4      	b.n	8009acc <__swsetup_r+0xb0>
 8009ae2:	2000      	movs	r0, #0
 8009ae4:	e7f7      	b.n	8009ad6 <__swsetup_r+0xba>
 8009ae6:	bf00      	nop
 8009ae8:	2000000c 	.word	0x2000000c
 8009aec:	0800a564 	.word	0x0800a564
 8009af0:	0800a584 	.word	0x0800a584
 8009af4:	0800a544 	.word	0x0800a544

08009af8 <abort>:
 8009af8:	b508      	push	{r3, lr}
 8009afa:	2006      	movs	r0, #6
 8009afc:	f000 fa54 	bl	8009fa8 <raise>
 8009b00:	2001      	movs	r0, #1
 8009b02:	f7f8 fc0f 	bl	8002324 <_exit>
	...

08009b08 <__sflush_r>:
 8009b08:	898a      	ldrh	r2, [r1, #12]
 8009b0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b0e:	4605      	mov	r5, r0
 8009b10:	0710      	lsls	r0, r2, #28
 8009b12:	460c      	mov	r4, r1
 8009b14:	d458      	bmi.n	8009bc8 <__sflush_r+0xc0>
 8009b16:	684b      	ldr	r3, [r1, #4]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	dc05      	bgt.n	8009b28 <__sflush_r+0x20>
 8009b1c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	dc02      	bgt.n	8009b28 <__sflush_r+0x20>
 8009b22:	2000      	movs	r0, #0
 8009b24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b28:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b2a:	2e00      	cmp	r6, #0
 8009b2c:	d0f9      	beq.n	8009b22 <__sflush_r+0x1a>
 8009b2e:	2300      	movs	r3, #0
 8009b30:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009b34:	682f      	ldr	r7, [r5, #0]
 8009b36:	602b      	str	r3, [r5, #0]
 8009b38:	d032      	beq.n	8009ba0 <__sflush_r+0x98>
 8009b3a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009b3c:	89a3      	ldrh	r3, [r4, #12]
 8009b3e:	075a      	lsls	r2, r3, #29
 8009b40:	d505      	bpl.n	8009b4e <__sflush_r+0x46>
 8009b42:	6863      	ldr	r3, [r4, #4]
 8009b44:	1ac0      	subs	r0, r0, r3
 8009b46:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009b48:	b10b      	cbz	r3, 8009b4e <__sflush_r+0x46>
 8009b4a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009b4c:	1ac0      	subs	r0, r0, r3
 8009b4e:	2300      	movs	r3, #0
 8009b50:	4602      	mov	r2, r0
 8009b52:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b54:	6a21      	ldr	r1, [r4, #32]
 8009b56:	4628      	mov	r0, r5
 8009b58:	47b0      	blx	r6
 8009b5a:	1c43      	adds	r3, r0, #1
 8009b5c:	89a3      	ldrh	r3, [r4, #12]
 8009b5e:	d106      	bne.n	8009b6e <__sflush_r+0x66>
 8009b60:	6829      	ldr	r1, [r5, #0]
 8009b62:	291d      	cmp	r1, #29
 8009b64:	d82c      	bhi.n	8009bc0 <__sflush_r+0xb8>
 8009b66:	4a2a      	ldr	r2, [pc, #168]	; (8009c10 <__sflush_r+0x108>)
 8009b68:	40ca      	lsrs	r2, r1
 8009b6a:	07d6      	lsls	r6, r2, #31
 8009b6c:	d528      	bpl.n	8009bc0 <__sflush_r+0xb8>
 8009b6e:	2200      	movs	r2, #0
 8009b70:	6062      	str	r2, [r4, #4]
 8009b72:	04d9      	lsls	r1, r3, #19
 8009b74:	6922      	ldr	r2, [r4, #16]
 8009b76:	6022      	str	r2, [r4, #0]
 8009b78:	d504      	bpl.n	8009b84 <__sflush_r+0x7c>
 8009b7a:	1c42      	adds	r2, r0, #1
 8009b7c:	d101      	bne.n	8009b82 <__sflush_r+0x7a>
 8009b7e:	682b      	ldr	r3, [r5, #0]
 8009b80:	b903      	cbnz	r3, 8009b84 <__sflush_r+0x7c>
 8009b82:	6560      	str	r0, [r4, #84]	; 0x54
 8009b84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b86:	602f      	str	r7, [r5, #0]
 8009b88:	2900      	cmp	r1, #0
 8009b8a:	d0ca      	beq.n	8009b22 <__sflush_r+0x1a>
 8009b8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b90:	4299      	cmp	r1, r3
 8009b92:	d002      	beq.n	8009b9a <__sflush_r+0x92>
 8009b94:	4628      	mov	r0, r5
 8009b96:	f7ff faa5 	bl	80090e4 <_free_r>
 8009b9a:	2000      	movs	r0, #0
 8009b9c:	6360      	str	r0, [r4, #52]	; 0x34
 8009b9e:	e7c1      	b.n	8009b24 <__sflush_r+0x1c>
 8009ba0:	6a21      	ldr	r1, [r4, #32]
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	4628      	mov	r0, r5
 8009ba6:	47b0      	blx	r6
 8009ba8:	1c41      	adds	r1, r0, #1
 8009baa:	d1c7      	bne.n	8009b3c <__sflush_r+0x34>
 8009bac:	682b      	ldr	r3, [r5, #0]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d0c4      	beq.n	8009b3c <__sflush_r+0x34>
 8009bb2:	2b1d      	cmp	r3, #29
 8009bb4:	d001      	beq.n	8009bba <__sflush_r+0xb2>
 8009bb6:	2b16      	cmp	r3, #22
 8009bb8:	d101      	bne.n	8009bbe <__sflush_r+0xb6>
 8009bba:	602f      	str	r7, [r5, #0]
 8009bbc:	e7b1      	b.n	8009b22 <__sflush_r+0x1a>
 8009bbe:	89a3      	ldrh	r3, [r4, #12]
 8009bc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bc4:	81a3      	strh	r3, [r4, #12]
 8009bc6:	e7ad      	b.n	8009b24 <__sflush_r+0x1c>
 8009bc8:	690f      	ldr	r7, [r1, #16]
 8009bca:	2f00      	cmp	r7, #0
 8009bcc:	d0a9      	beq.n	8009b22 <__sflush_r+0x1a>
 8009bce:	0793      	lsls	r3, r2, #30
 8009bd0:	680e      	ldr	r6, [r1, #0]
 8009bd2:	bf08      	it	eq
 8009bd4:	694b      	ldreq	r3, [r1, #20]
 8009bd6:	600f      	str	r7, [r1, #0]
 8009bd8:	bf18      	it	ne
 8009bda:	2300      	movne	r3, #0
 8009bdc:	eba6 0807 	sub.w	r8, r6, r7
 8009be0:	608b      	str	r3, [r1, #8]
 8009be2:	f1b8 0f00 	cmp.w	r8, #0
 8009be6:	dd9c      	ble.n	8009b22 <__sflush_r+0x1a>
 8009be8:	6a21      	ldr	r1, [r4, #32]
 8009bea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009bec:	4643      	mov	r3, r8
 8009bee:	463a      	mov	r2, r7
 8009bf0:	4628      	mov	r0, r5
 8009bf2:	47b0      	blx	r6
 8009bf4:	2800      	cmp	r0, #0
 8009bf6:	dc06      	bgt.n	8009c06 <__sflush_r+0xfe>
 8009bf8:	89a3      	ldrh	r3, [r4, #12]
 8009bfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bfe:	81a3      	strh	r3, [r4, #12]
 8009c00:	f04f 30ff 	mov.w	r0, #4294967295
 8009c04:	e78e      	b.n	8009b24 <__sflush_r+0x1c>
 8009c06:	4407      	add	r7, r0
 8009c08:	eba8 0800 	sub.w	r8, r8, r0
 8009c0c:	e7e9      	b.n	8009be2 <__sflush_r+0xda>
 8009c0e:	bf00      	nop
 8009c10:	20400001 	.word	0x20400001

08009c14 <_fflush_r>:
 8009c14:	b538      	push	{r3, r4, r5, lr}
 8009c16:	690b      	ldr	r3, [r1, #16]
 8009c18:	4605      	mov	r5, r0
 8009c1a:	460c      	mov	r4, r1
 8009c1c:	b913      	cbnz	r3, 8009c24 <_fflush_r+0x10>
 8009c1e:	2500      	movs	r5, #0
 8009c20:	4628      	mov	r0, r5
 8009c22:	bd38      	pop	{r3, r4, r5, pc}
 8009c24:	b118      	cbz	r0, 8009c2e <_fflush_r+0x1a>
 8009c26:	6983      	ldr	r3, [r0, #24]
 8009c28:	b90b      	cbnz	r3, 8009c2e <_fflush_r+0x1a>
 8009c2a:	f000 f887 	bl	8009d3c <__sinit>
 8009c2e:	4b14      	ldr	r3, [pc, #80]	; (8009c80 <_fflush_r+0x6c>)
 8009c30:	429c      	cmp	r4, r3
 8009c32:	d11b      	bne.n	8009c6c <_fflush_r+0x58>
 8009c34:	686c      	ldr	r4, [r5, #4]
 8009c36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d0ef      	beq.n	8009c1e <_fflush_r+0xa>
 8009c3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009c40:	07d0      	lsls	r0, r2, #31
 8009c42:	d404      	bmi.n	8009c4e <_fflush_r+0x3a>
 8009c44:	0599      	lsls	r1, r3, #22
 8009c46:	d402      	bmi.n	8009c4e <_fflush_r+0x3a>
 8009c48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c4a:	f000 f915 	bl	8009e78 <__retarget_lock_acquire_recursive>
 8009c4e:	4628      	mov	r0, r5
 8009c50:	4621      	mov	r1, r4
 8009c52:	f7ff ff59 	bl	8009b08 <__sflush_r>
 8009c56:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c58:	07da      	lsls	r2, r3, #31
 8009c5a:	4605      	mov	r5, r0
 8009c5c:	d4e0      	bmi.n	8009c20 <_fflush_r+0xc>
 8009c5e:	89a3      	ldrh	r3, [r4, #12]
 8009c60:	059b      	lsls	r3, r3, #22
 8009c62:	d4dd      	bmi.n	8009c20 <_fflush_r+0xc>
 8009c64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c66:	f000 f908 	bl	8009e7a <__retarget_lock_release_recursive>
 8009c6a:	e7d9      	b.n	8009c20 <_fflush_r+0xc>
 8009c6c:	4b05      	ldr	r3, [pc, #20]	; (8009c84 <_fflush_r+0x70>)
 8009c6e:	429c      	cmp	r4, r3
 8009c70:	d101      	bne.n	8009c76 <_fflush_r+0x62>
 8009c72:	68ac      	ldr	r4, [r5, #8]
 8009c74:	e7df      	b.n	8009c36 <_fflush_r+0x22>
 8009c76:	4b04      	ldr	r3, [pc, #16]	; (8009c88 <_fflush_r+0x74>)
 8009c78:	429c      	cmp	r4, r3
 8009c7a:	bf08      	it	eq
 8009c7c:	68ec      	ldreq	r4, [r5, #12]
 8009c7e:	e7da      	b.n	8009c36 <_fflush_r+0x22>
 8009c80:	0800a564 	.word	0x0800a564
 8009c84:	0800a584 	.word	0x0800a584
 8009c88:	0800a544 	.word	0x0800a544

08009c8c <std>:
 8009c8c:	2300      	movs	r3, #0
 8009c8e:	b510      	push	{r4, lr}
 8009c90:	4604      	mov	r4, r0
 8009c92:	e9c0 3300 	strd	r3, r3, [r0]
 8009c96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c9a:	6083      	str	r3, [r0, #8]
 8009c9c:	8181      	strh	r1, [r0, #12]
 8009c9e:	6643      	str	r3, [r0, #100]	; 0x64
 8009ca0:	81c2      	strh	r2, [r0, #14]
 8009ca2:	6183      	str	r3, [r0, #24]
 8009ca4:	4619      	mov	r1, r3
 8009ca6:	2208      	movs	r2, #8
 8009ca8:	305c      	adds	r0, #92	; 0x5c
 8009caa:	f7fd fb5b 	bl	8007364 <memset>
 8009cae:	4b05      	ldr	r3, [pc, #20]	; (8009cc4 <std+0x38>)
 8009cb0:	6263      	str	r3, [r4, #36]	; 0x24
 8009cb2:	4b05      	ldr	r3, [pc, #20]	; (8009cc8 <std+0x3c>)
 8009cb4:	62a3      	str	r3, [r4, #40]	; 0x28
 8009cb6:	4b05      	ldr	r3, [pc, #20]	; (8009ccc <std+0x40>)
 8009cb8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009cba:	4b05      	ldr	r3, [pc, #20]	; (8009cd0 <std+0x44>)
 8009cbc:	6224      	str	r4, [r4, #32]
 8009cbe:	6323      	str	r3, [r4, #48]	; 0x30
 8009cc0:	bd10      	pop	{r4, pc}
 8009cc2:	bf00      	nop
 8009cc4:	08009fe1 	.word	0x08009fe1
 8009cc8:	0800a003 	.word	0x0800a003
 8009ccc:	0800a03b 	.word	0x0800a03b
 8009cd0:	0800a05f 	.word	0x0800a05f

08009cd4 <_cleanup_r>:
 8009cd4:	4901      	ldr	r1, [pc, #4]	; (8009cdc <_cleanup_r+0x8>)
 8009cd6:	f000 b8af 	b.w	8009e38 <_fwalk_reent>
 8009cda:	bf00      	nop
 8009cdc:	08009c15 	.word	0x08009c15

08009ce0 <__sfmoreglue>:
 8009ce0:	b570      	push	{r4, r5, r6, lr}
 8009ce2:	2268      	movs	r2, #104	; 0x68
 8009ce4:	1e4d      	subs	r5, r1, #1
 8009ce6:	4355      	muls	r5, r2
 8009ce8:	460e      	mov	r6, r1
 8009cea:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009cee:	f7ff fa65 	bl	80091bc <_malloc_r>
 8009cf2:	4604      	mov	r4, r0
 8009cf4:	b140      	cbz	r0, 8009d08 <__sfmoreglue+0x28>
 8009cf6:	2100      	movs	r1, #0
 8009cf8:	e9c0 1600 	strd	r1, r6, [r0]
 8009cfc:	300c      	adds	r0, #12
 8009cfe:	60a0      	str	r0, [r4, #8]
 8009d00:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009d04:	f7fd fb2e 	bl	8007364 <memset>
 8009d08:	4620      	mov	r0, r4
 8009d0a:	bd70      	pop	{r4, r5, r6, pc}

08009d0c <__sfp_lock_acquire>:
 8009d0c:	4801      	ldr	r0, [pc, #4]	; (8009d14 <__sfp_lock_acquire+0x8>)
 8009d0e:	f000 b8b3 	b.w	8009e78 <__retarget_lock_acquire_recursive>
 8009d12:	bf00      	nop
 8009d14:	200005d1 	.word	0x200005d1

08009d18 <__sfp_lock_release>:
 8009d18:	4801      	ldr	r0, [pc, #4]	; (8009d20 <__sfp_lock_release+0x8>)
 8009d1a:	f000 b8ae 	b.w	8009e7a <__retarget_lock_release_recursive>
 8009d1e:	bf00      	nop
 8009d20:	200005d1 	.word	0x200005d1

08009d24 <__sinit_lock_acquire>:
 8009d24:	4801      	ldr	r0, [pc, #4]	; (8009d2c <__sinit_lock_acquire+0x8>)
 8009d26:	f000 b8a7 	b.w	8009e78 <__retarget_lock_acquire_recursive>
 8009d2a:	bf00      	nop
 8009d2c:	200005d2 	.word	0x200005d2

08009d30 <__sinit_lock_release>:
 8009d30:	4801      	ldr	r0, [pc, #4]	; (8009d38 <__sinit_lock_release+0x8>)
 8009d32:	f000 b8a2 	b.w	8009e7a <__retarget_lock_release_recursive>
 8009d36:	bf00      	nop
 8009d38:	200005d2 	.word	0x200005d2

08009d3c <__sinit>:
 8009d3c:	b510      	push	{r4, lr}
 8009d3e:	4604      	mov	r4, r0
 8009d40:	f7ff fff0 	bl	8009d24 <__sinit_lock_acquire>
 8009d44:	69a3      	ldr	r3, [r4, #24]
 8009d46:	b11b      	cbz	r3, 8009d50 <__sinit+0x14>
 8009d48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d4c:	f7ff bff0 	b.w	8009d30 <__sinit_lock_release>
 8009d50:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009d54:	6523      	str	r3, [r4, #80]	; 0x50
 8009d56:	4b13      	ldr	r3, [pc, #76]	; (8009da4 <__sinit+0x68>)
 8009d58:	4a13      	ldr	r2, [pc, #76]	; (8009da8 <__sinit+0x6c>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	62a2      	str	r2, [r4, #40]	; 0x28
 8009d5e:	42a3      	cmp	r3, r4
 8009d60:	bf04      	itt	eq
 8009d62:	2301      	moveq	r3, #1
 8009d64:	61a3      	streq	r3, [r4, #24]
 8009d66:	4620      	mov	r0, r4
 8009d68:	f000 f820 	bl	8009dac <__sfp>
 8009d6c:	6060      	str	r0, [r4, #4]
 8009d6e:	4620      	mov	r0, r4
 8009d70:	f000 f81c 	bl	8009dac <__sfp>
 8009d74:	60a0      	str	r0, [r4, #8]
 8009d76:	4620      	mov	r0, r4
 8009d78:	f000 f818 	bl	8009dac <__sfp>
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	60e0      	str	r0, [r4, #12]
 8009d80:	2104      	movs	r1, #4
 8009d82:	6860      	ldr	r0, [r4, #4]
 8009d84:	f7ff ff82 	bl	8009c8c <std>
 8009d88:	68a0      	ldr	r0, [r4, #8]
 8009d8a:	2201      	movs	r2, #1
 8009d8c:	2109      	movs	r1, #9
 8009d8e:	f7ff ff7d 	bl	8009c8c <std>
 8009d92:	68e0      	ldr	r0, [r4, #12]
 8009d94:	2202      	movs	r2, #2
 8009d96:	2112      	movs	r1, #18
 8009d98:	f7ff ff78 	bl	8009c8c <std>
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	61a3      	str	r3, [r4, #24]
 8009da0:	e7d2      	b.n	8009d48 <__sinit+0xc>
 8009da2:	bf00      	nop
 8009da4:	0800a1c8 	.word	0x0800a1c8
 8009da8:	08009cd5 	.word	0x08009cd5

08009dac <__sfp>:
 8009dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dae:	4607      	mov	r7, r0
 8009db0:	f7ff ffac 	bl	8009d0c <__sfp_lock_acquire>
 8009db4:	4b1e      	ldr	r3, [pc, #120]	; (8009e30 <__sfp+0x84>)
 8009db6:	681e      	ldr	r6, [r3, #0]
 8009db8:	69b3      	ldr	r3, [r6, #24]
 8009dba:	b913      	cbnz	r3, 8009dc2 <__sfp+0x16>
 8009dbc:	4630      	mov	r0, r6
 8009dbe:	f7ff ffbd 	bl	8009d3c <__sinit>
 8009dc2:	3648      	adds	r6, #72	; 0x48
 8009dc4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009dc8:	3b01      	subs	r3, #1
 8009dca:	d503      	bpl.n	8009dd4 <__sfp+0x28>
 8009dcc:	6833      	ldr	r3, [r6, #0]
 8009dce:	b30b      	cbz	r3, 8009e14 <__sfp+0x68>
 8009dd0:	6836      	ldr	r6, [r6, #0]
 8009dd2:	e7f7      	b.n	8009dc4 <__sfp+0x18>
 8009dd4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009dd8:	b9d5      	cbnz	r5, 8009e10 <__sfp+0x64>
 8009dda:	4b16      	ldr	r3, [pc, #88]	; (8009e34 <__sfp+0x88>)
 8009ddc:	60e3      	str	r3, [r4, #12]
 8009dde:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009de2:	6665      	str	r5, [r4, #100]	; 0x64
 8009de4:	f000 f847 	bl	8009e76 <__retarget_lock_init_recursive>
 8009de8:	f7ff ff96 	bl	8009d18 <__sfp_lock_release>
 8009dec:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009df0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009df4:	6025      	str	r5, [r4, #0]
 8009df6:	61a5      	str	r5, [r4, #24]
 8009df8:	2208      	movs	r2, #8
 8009dfa:	4629      	mov	r1, r5
 8009dfc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009e00:	f7fd fab0 	bl	8007364 <memset>
 8009e04:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009e08:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009e0c:	4620      	mov	r0, r4
 8009e0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e10:	3468      	adds	r4, #104	; 0x68
 8009e12:	e7d9      	b.n	8009dc8 <__sfp+0x1c>
 8009e14:	2104      	movs	r1, #4
 8009e16:	4638      	mov	r0, r7
 8009e18:	f7ff ff62 	bl	8009ce0 <__sfmoreglue>
 8009e1c:	4604      	mov	r4, r0
 8009e1e:	6030      	str	r0, [r6, #0]
 8009e20:	2800      	cmp	r0, #0
 8009e22:	d1d5      	bne.n	8009dd0 <__sfp+0x24>
 8009e24:	f7ff ff78 	bl	8009d18 <__sfp_lock_release>
 8009e28:	230c      	movs	r3, #12
 8009e2a:	603b      	str	r3, [r7, #0]
 8009e2c:	e7ee      	b.n	8009e0c <__sfp+0x60>
 8009e2e:	bf00      	nop
 8009e30:	0800a1c8 	.word	0x0800a1c8
 8009e34:	ffff0001 	.word	0xffff0001

08009e38 <_fwalk_reent>:
 8009e38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e3c:	4606      	mov	r6, r0
 8009e3e:	4688      	mov	r8, r1
 8009e40:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009e44:	2700      	movs	r7, #0
 8009e46:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009e4a:	f1b9 0901 	subs.w	r9, r9, #1
 8009e4e:	d505      	bpl.n	8009e5c <_fwalk_reent+0x24>
 8009e50:	6824      	ldr	r4, [r4, #0]
 8009e52:	2c00      	cmp	r4, #0
 8009e54:	d1f7      	bne.n	8009e46 <_fwalk_reent+0xe>
 8009e56:	4638      	mov	r0, r7
 8009e58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e5c:	89ab      	ldrh	r3, [r5, #12]
 8009e5e:	2b01      	cmp	r3, #1
 8009e60:	d907      	bls.n	8009e72 <_fwalk_reent+0x3a>
 8009e62:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e66:	3301      	adds	r3, #1
 8009e68:	d003      	beq.n	8009e72 <_fwalk_reent+0x3a>
 8009e6a:	4629      	mov	r1, r5
 8009e6c:	4630      	mov	r0, r6
 8009e6e:	47c0      	blx	r8
 8009e70:	4307      	orrs	r7, r0
 8009e72:	3568      	adds	r5, #104	; 0x68
 8009e74:	e7e9      	b.n	8009e4a <_fwalk_reent+0x12>

08009e76 <__retarget_lock_init_recursive>:
 8009e76:	4770      	bx	lr

08009e78 <__retarget_lock_acquire_recursive>:
 8009e78:	4770      	bx	lr

08009e7a <__retarget_lock_release_recursive>:
 8009e7a:	4770      	bx	lr

08009e7c <__swhatbuf_r>:
 8009e7c:	b570      	push	{r4, r5, r6, lr}
 8009e7e:	460e      	mov	r6, r1
 8009e80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e84:	2900      	cmp	r1, #0
 8009e86:	b096      	sub	sp, #88	; 0x58
 8009e88:	4614      	mov	r4, r2
 8009e8a:	461d      	mov	r5, r3
 8009e8c:	da08      	bge.n	8009ea0 <__swhatbuf_r+0x24>
 8009e8e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009e92:	2200      	movs	r2, #0
 8009e94:	602a      	str	r2, [r5, #0]
 8009e96:	061a      	lsls	r2, r3, #24
 8009e98:	d410      	bmi.n	8009ebc <__swhatbuf_r+0x40>
 8009e9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e9e:	e00e      	b.n	8009ebe <__swhatbuf_r+0x42>
 8009ea0:	466a      	mov	r2, sp
 8009ea2:	f000 f903 	bl	800a0ac <_fstat_r>
 8009ea6:	2800      	cmp	r0, #0
 8009ea8:	dbf1      	blt.n	8009e8e <__swhatbuf_r+0x12>
 8009eaa:	9a01      	ldr	r2, [sp, #4]
 8009eac:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009eb0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009eb4:	425a      	negs	r2, r3
 8009eb6:	415a      	adcs	r2, r3
 8009eb8:	602a      	str	r2, [r5, #0]
 8009eba:	e7ee      	b.n	8009e9a <__swhatbuf_r+0x1e>
 8009ebc:	2340      	movs	r3, #64	; 0x40
 8009ebe:	2000      	movs	r0, #0
 8009ec0:	6023      	str	r3, [r4, #0]
 8009ec2:	b016      	add	sp, #88	; 0x58
 8009ec4:	bd70      	pop	{r4, r5, r6, pc}
	...

08009ec8 <__smakebuf_r>:
 8009ec8:	898b      	ldrh	r3, [r1, #12]
 8009eca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009ecc:	079d      	lsls	r5, r3, #30
 8009ece:	4606      	mov	r6, r0
 8009ed0:	460c      	mov	r4, r1
 8009ed2:	d507      	bpl.n	8009ee4 <__smakebuf_r+0x1c>
 8009ed4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009ed8:	6023      	str	r3, [r4, #0]
 8009eda:	6123      	str	r3, [r4, #16]
 8009edc:	2301      	movs	r3, #1
 8009ede:	6163      	str	r3, [r4, #20]
 8009ee0:	b002      	add	sp, #8
 8009ee2:	bd70      	pop	{r4, r5, r6, pc}
 8009ee4:	ab01      	add	r3, sp, #4
 8009ee6:	466a      	mov	r2, sp
 8009ee8:	f7ff ffc8 	bl	8009e7c <__swhatbuf_r>
 8009eec:	9900      	ldr	r1, [sp, #0]
 8009eee:	4605      	mov	r5, r0
 8009ef0:	4630      	mov	r0, r6
 8009ef2:	f7ff f963 	bl	80091bc <_malloc_r>
 8009ef6:	b948      	cbnz	r0, 8009f0c <__smakebuf_r+0x44>
 8009ef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009efc:	059a      	lsls	r2, r3, #22
 8009efe:	d4ef      	bmi.n	8009ee0 <__smakebuf_r+0x18>
 8009f00:	f023 0303 	bic.w	r3, r3, #3
 8009f04:	f043 0302 	orr.w	r3, r3, #2
 8009f08:	81a3      	strh	r3, [r4, #12]
 8009f0a:	e7e3      	b.n	8009ed4 <__smakebuf_r+0xc>
 8009f0c:	4b0d      	ldr	r3, [pc, #52]	; (8009f44 <__smakebuf_r+0x7c>)
 8009f0e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009f10:	89a3      	ldrh	r3, [r4, #12]
 8009f12:	6020      	str	r0, [r4, #0]
 8009f14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f18:	81a3      	strh	r3, [r4, #12]
 8009f1a:	9b00      	ldr	r3, [sp, #0]
 8009f1c:	6163      	str	r3, [r4, #20]
 8009f1e:	9b01      	ldr	r3, [sp, #4]
 8009f20:	6120      	str	r0, [r4, #16]
 8009f22:	b15b      	cbz	r3, 8009f3c <__smakebuf_r+0x74>
 8009f24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f28:	4630      	mov	r0, r6
 8009f2a:	f000 f8d1 	bl	800a0d0 <_isatty_r>
 8009f2e:	b128      	cbz	r0, 8009f3c <__smakebuf_r+0x74>
 8009f30:	89a3      	ldrh	r3, [r4, #12]
 8009f32:	f023 0303 	bic.w	r3, r3, #3
 8009f36:	f043 0301 	orr.w	r3, r3, #1
 8009f3a:	81a3      	strh	r3, [r4, #12]
 8009f3c:	89a0      	ldrh	r0, [r4, #12]
 8009f3e:	4305      	orrs	r5, r0
 8009f40:	81a5      	strh	r5, [r4, #12]
 8009f42:	e7cd      	b.n	8009ee0 <__smakebuf_r+0x18>
 8009f44:	08009cd5 	.word	0x08009cd5

08009f48 <_malloc_usable_size_r>:
 8009f48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f4c:	1f18      	subs	r0, r3, #4
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	bfbc      	itt	lt
 8009f52:	580b      	ldrlt	r3, [r1, r0]
 8009f54:	18c0      	addlt	r0, r0, r3
 8009f56:	4770      	bx	lr

08009f58 <_raise_r>:
 8009f58:	291f      	cmp	r1, #31
 8009f5a:	b538      	push	{r3, r4, r5, lr}
 8009f5c:	4604      	mov	r4, r0
 8009f5e:	460d      	mov	r5, r1
 8009f60:	d904      	bls.n	8009f6c <_raise_r+0x14>
 8009f62:	2316      	movs	r3, #22
 8009f64:	6003      	str	r3, [r0, #0]
 8009f66:	f04f 30ff 	mov.w	r0, #4294967295
 8009f6a:	bd38      	pop	{r3, r4, r5, pc}
 8009f6c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009f6e:	b112      	cbz	r2, 8009f76 <_raise_r+0x1e>
 8009f70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f74:	b94b      	cbnz	r3, 8009f8a <_raise_r+0x32>
 8009f76:	4620      	mov	r0, r4
 8009f78:	f000 f830 	bl	8009fdc <_getpid_r>
 8009f7c:	462a      	mov	r2, r5
 8009f7e:	4601      	mov	r1, r0
 8009f80:	4620      	mov	r0, r4
 8009f82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f86:	f000 b817 	b.w	8009fb8 <_kill_r>
 8009f8a:	2b01      	cmp	r3, #1
 8009f8c:	d00a      	beq.n	8009fa4 <_raise_r+0x4c>
 8009f8e:	1c59      	adds	r1, r3, #1
 8009f90:	d103      	bne.n	8009f9a <_raise_r+0x42>
 8009f92:	2316      	movs	r3, #22
 8009f94:	6003      	str	r3, [r0, #0]
 8009f96:	2001      	movs	r0, #1
 8009f98:	e7e7      	b.n	8009f6a <_raise_r+0x12>
 8009f9a:	2400      	movs	r4, #0
 8009f9c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	4798      	blx	r3
 8009fa4:	2000      	movs	r0, #0
 8009fa6:	e7e0      	b.n	8009f6a <_raise_r+0x12>

08009fa8 <raise>:
 8009fa8:	4b02      	ldr	r3, [pc, #8]	; (8009fb4 <raise+0xc>)
 8009faa:	4601      	mov	r1, r0
 8009fac:	6818      	ldr	r0, [r3, #0]
 8009fae:	f7ff bfd3 	b.w	8009f58 <_raise_r>
 8009fb2:	bf00      	nop
 8009fb4:	2000000c 	.word	0x2000000c

08009fb8 <_kill_r>:
 8009fb8:	b538      	push	{r3, r4, r5, lr}
 8009fba:	4d07      	ldr	r5, [pc, #28]	; (8009fd8 <_kill_r+0x20>)
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	4604      	mov	r4, r0
 8009fc0:	4608      	mov	r0, r1
 8009fc2:	4611      	mov	r1, r2
 8009fc4:	602b      	str	r3, [r5, #0]
 8009fc6:	f7f8 f99d 	bl	8002304 <_kill>
 8009fca:	1c43      	adds	r3, r0, #1
 8009fcc:	d102      	bne.n	8009fd4 <_kill_r+0x1c>
 8009fce:	682b      	ldr	r3, [r5, #0]
 8009fd0:	b103      	cbz	r3, 8009fd4 <_kill_r+0x1c>
 8009fd2:	6023      	str	r3, [r4, #0]
 8009fd4:	bd38      	pop	{r3, r4, r5, pc}
 8009fd6:	bf00      	nop
 8009fd8:	200005cc 	.word	0x200005cc

08009fdc <_getpid_r>:
 8009fdc:	f7f8 b98a 	b.w	80022f4 <_getpid>

08009fe0 <__sread>:
 8009fe0:	b510      	push	{r4, lr}
 8009fe2:	460c      	mov	r4, r1
 8009fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fe8:	f000 f894 	bl	800a114 <_read_r>
 8009fec:	2800      	cmp	r0, #0
 8009fee:	bfab      	itete	ge
 8009ff0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009ff2:	89a3      	ldrhlt	r3, [r4, #12]
 8009ff4:	181b      	addge	r3, r3, r0
 8009ff6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009ffa:	bfac      	ite	ge
 8009ffc:	6563      	strge	r3, [r4, #84]	; 0x54
 8009ffe:	81a3      	strhlt	r3, [r4, #12]
 800a000:	bd10      	pop	{r4, pc}

0800a002 <__swrite>:
 800a002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a006:	461f      	mov	r7, r3
 800a008:	898b      	ldrh	r3, [r1, #12]
 800a00a:	05db      	lsls	r3, r3, #23
 800a00c:	4605      	mov	r5, r0
 800a00e:	460c      	mov	r4, r1
 800a010:	4616      	mov	r6, r2
 800a012:	d505      	bpl.n	800a020 <__swrite+0x1e>
 800a014:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a018:	2302      	movs	r3, #2
 800a01a:	2200      	movs	r2, #0
 800a01c:	f000 f868 	bl	800a0f0 <_lseek_r>
 800a020:	89a3      	ldrh	r3, [r4, #12]
 800a022:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a026:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a02a:	81a3      	strh	r3, [r4, #12]
 800a02c:	4632      	mov	r2, r6
 800a02e:	463b      	mov	r3, r7
 800a030:	4628      	mov	r0, r5
 800a032:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a036:	f000 b817 	b.w	800a068 <_write_r>

0800a03a <__sseek>:
 800a03a:	b510      	push	{r4, lr}
 800a03c:	460c      	mov	r4, r1
 800a03e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a042:	f000 f855 	bl	800a0f0 <_lseek_r>
 800a046:	1c43      	adds	r3, r0, #1
 800a048:	89a3      	ldrh	r3, [r4, #12]
 800a04a:	bf15      	itete	ne
 800a04c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a04e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a052:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a056:	81a3      	strheq	r3, [r4, #12]
 800a058:	bf18      	it	ne
 800a05a:	81a3      	strhne	r3, [r4, #12]
 800a05c:	bd10      	pop	{r4, pc}

0800a05e <__sclose>:
 800a05e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a062:	f000 b813 	b.w	800a08c <_close_r>
	...

0800a068 <_write_r>:
 800a068:	b538      	push	{r3, r4, r5, lr}
 800a06a:	4d07      	ldr	r5, [pc, #28]	; (800a088 <_write_r+0x20>)
 800a06c:	4604      	mov	r4, r0
 800a06e:	4608      	mov	r0, r1
 800a070:	4611      	mov	r1, r2
 800a072:	2200      	movs	r2, #0
 800a074:	602a      	str	r2, [r5, #0]
 800a076:	461a      	mov	r2, r3
 800a078:	f7f8 f97b 	bl	8002372 <_write>
 800a07c:	1c43      	adds	r3, r0, #1
 800a07e:	d102      	bne.n	800a086 <_write_r+0x1e>
 800a080:	682b      	ldr	r3, [r5, #0]
 800a082:	b103      	cbz	r3, 800a086 <_write_r+0x1e>
 800a084:	6023      	str	r3, [r4, #0]
 800a086:	bd38      	pop	{r3, r4, r5, pc}
 800a088:	200005cc 	.word	0x200005cc

0800a08c <_close_r>:
 800a08c:	b538      	push	{r3, r4, r5, lr}
 800a08e:	4d06      	ldr	r5, [pc, #24]	; (800a0a8 <_close_r+0x1c>)
 800a090:	2300      	movs	r3, #0
 800a092:	4604      	mov	r4, r0
 800a094:	4608      	mov	r0, r1
 800a096:	602b      	str	r3, [r5, #0]
 800a098:	f7f8 f987 	bl	80023aa <_close>
 800a09c:	1c43      	adds	r3, r0, #1
 800a09e:	d102      	bne.n	800a0a6 <_close_r+0x1a>
 800a0a0:	682b      	ldr	r3, [r5, #0]
 800a0a2:	b103      	cbz	r3, 800a0a6 <_close_r+0x1a>
 800a0a4:	6023      	str	r3, [r4, #0]
 800a0a6:	bd38      	pop	{r3, r4, r5, pc}
 800a0a8:	200005cc 	.word	0x200005cc

0800a0ac <_fstat_r>:
 800a0ac:	b538      	push	{r3, r4, r5, lr}
 800a0ae:	4d07      	ldr	r5, [pc, #28]	; (800a0cc <_fstat_r+0x20>)
 800a0b0:	2300      	movs	r3, #0
 800a0b2:	4604      	mov	r4, r0
 800a0b4:	4608      	mov	r0, r1
 800a0b6:	4611      	mov	r1, r2
 800a0b8:	602b      	str	r3, [r5, #0]
 800a0ba:	f7f8 f982 	bl	80023c2 <_fstat>
 800a0be:	1c43      	adds	r3, r0, #1
 800a0c0:	d102      	bne.n	800a0c8 <_fstat_r+0x1c>
 800a0c2:	682b      	ldr	r3, [r5, #0]
 800a0c4:	b103      	cbz	r3, 800a0c8 <_fstat_r+0x1c>
 800a0c6:	6023      	str	r3, [r4, #0]
 800a0c8:	bd38      	pop	{r3, r4, r5, pc}
 800a0ca:	bf00      	nop
 800a0cc:	200005cc 	.word	0x200005cc

0800a0d0 <_isatty_r>:
 800a0d0:	b538      	push	{r3, r4, r5, lr}
 800a0d2:	4d06      	ldr	r5, [pc, #24]	; (800a0ec <_isatty_r+0x1c>)
 800a0d4:	2300      	movs	r3, #0
 800a0d6:	4604      	mov	r4, r0
 800a0d8:	4608      	mov	r0, r1
 800a0da:	602b      	str	r3, [r5, #0]
 800a0dc:	f7f8 f981 	bl	80023e2 <_isatty>
 800a0e0:	1c43      	adds	r3, r0, #1
 800a0e2:	d102      	bne.n	800a0ea <_isatty_r+0x1a>
 800a0e4:	682b      	ldr	r3, [r5, #0]
 800a0e6:	b103      	cbz	r3, 800a0ea <_isatty_r+0x1a>
 800a0e8:	6023      	str	r3, [r4, #0]
 800a0ea:	bd38      	pop	{r3, r4, r5, pc}
 800a0ec:	200005cc 	.word	0x200005cc

0800a0f0 <_lseek_r>:
 800a0f0:	b538      	push	{r3, r4, r5, lr}
 800a0f2:	4d07      	ldr	r5, [pc, #28]	; (800a110 <_lseek_r+0x20>)
 800a0f4:	4604      	mov	r4, r0
 800a0f6:	4608      	mov	r0, r1
 800a0f8:	4611      	mov	r1, r2
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	602a      	str	r2, [r5, #0]
 800a0fe:	461a      	mov	r2, r3
 800a100:	f7f8 f97a 	bl	80023f8 <_lseek>
 800a104:	1c43      	adds	r3, r0, #1
 800a106:	d102      	bne.n	800a10e <_lseek_r+0x1e>
 800a108:	682b      	ldr	r3, [r5, #0]
 800a10a:	b103      	cbz	r3, 800a10e <_lseek_r+0x1e>
 800a10c:	6023      	str	r3, [r4, #0]
 800a10e:	bd38      	pop	{r3, r4, r5, pc}
 800a110:	200005cc 	.word	0x200005cc

0800a114 <_read_r>:
 800a114:	b538      	push	{r3, r4, r5, lr}
 800a116:	4d07      	ldr	r5, [pc, #28]	; (800a134 <_read_r+0x20>)
 800a118:	4604      	mov	r4, r0
 800a11a:	4608      	mov	r0, r1
 800a11c:	4611      	mov	r1, r2
 800a11e:	2200      	movs	r2, #0
 800a120:	602a      	str	r2, [r5, #0]
 800a122:	461a      	mov	r2, r3
 800a124:	f7f8 f908 	bl	8002338 <_read>
 800a128:	1c43      	adds	r3, r0, #1
 800a12a:	d102      	bne.n	800a132 <_read_r+0x1e>
 800a12c:	682b      	ldr	r3, [r5, #0]
 800a12e:	b103      	cbz	r3, 800a132 <_read_r+0x1e>
 800a130:	6023      	str	r3, [r4, #0]
 800a132:	bd38      	pop	{r3, r4, r5, pc}
 800a134:	200005cc 	.word	0x200005cc

0800a138 <_init>:
 800a138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a13a:	bf00      	nop
 800a13c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a13e:	bc08      	pop	{r3}
 800a140:	469e      	mov	lr, r3
 800a142:	4770      	bx	lr

0800a144 <_fini>:
 800a144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a146:	bf00      	nop
 800a148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a14a:	bc08      	pop	{r3}
 800a14c:	469e      	mov	lr, r3
 800a14e:	4770      	bx	lr
