$date
	Fri May 09 16:50:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ rst $end
$var reg 3 % val [2:0] $end
$scope module preset_counter $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ rst $end
$var wire 3 & val [2:0] $end
$var reg 4 ' count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b110 &
b110 %
1$
0#
0"
bx !
$end
#5
b0 !
b0 '
1"
#10
0"
#15
1"
#20
0"
0$
#25
b110 !
b110 '
1"
#30
0"
1#
#35
b101 !
b101 '
1"
#40
0"
#45
b100 !
b100 '
1"
#50
0"
#55
b11 !
b11 '
1"
#60
0"
#65
b10 !
b10 '
1"
#70
0"
#75
b1 !
b1 '
1"
#80
0"
#85
b0 !
b0 '
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
0#
#155
b110 !
b110 '
1"
#160
0"
1#
#165
b101 !
b101 '
1"
#170
0"
#175
b100 !
b100 '
1"
#180
0"
#185
b11 !
b11 '
1"
#190
0"
#195
b10 !
b10 '
1"
#200
0"
#205
b1 !
b1 '
1"
#210
0"
#215
b0 !
b0 '
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
#260
0"
#265
1"
#270
0"
#275
1"
#280
0"
