{"Source Block": ["hdl/projects/ad9625x2_fmc/vc707/system_top.v@247:257@HdlIdDef", "  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              spi_clk;\n  wire              spi_miso;\n  wire              spi_mosi;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n"], "Clone Blocks": [["hdl/projects/ad9625x2_fmc/vc707/system_top.v@249:259", "  wire              rx_sync_1;\n  wire              spi_clk;\n  wire              spi_miso;\n  wire              spi_mosi;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n"], ["hdl/projects/ad9625x2_fmc/vc707/system_top.v@250:260", "  wire              spi_clk;\n  wire              spi_miso;\n  wire              spi_mosi;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n"], ["hdl/projects/ad9625x2_fmc/vc707/system_top.v@248:258", "  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              spi_clk;\n  wire              spi_miso;\n  wire              spi_mosi;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n"], ["hdl/projects/ad9625x2_fmc/vc707/system_top.v@246:256", "  wire              rx_ref_clk_1;\n  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              spi_clk;\n  wire              spi_miso;\n  wire              spi_mosi;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@245:255", "  wire              spi_clk;\n  wire              spi_mosi;\n  wire              spi_miso;\n  wire              rx_ref_clk;\n  wire              rx_sync;\n  wire    [127:0]   adc_data_0;\n  wire    [127:0]   adc_data_1;\n  wire    [127:0]   adc_data_2;\n  wire    [127:0]   adc_data_3;\n  wire              adc_valid;\n  wire    [  7:0]   adc_valid_0;\n"], ["hdl/projects/fmcadc3/zc706/system_top.v@222:232", "  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n  wire    [63:0]  adc_data_2;\n  wire    [63:0]  adc_data_3;\n  wire            adc_enable_0;\n"], ["hdl/projects/ad9625x2_fmc/vc707/system_top.v@251:261", "  wire              spi_miso;\n  wire              spi_mosi;\n  wire              adc_clk;\n  wire              adc_valid_0;\n  wire              adc_enable_0;\n  wire    [255:0]   adc_data_0;\n  wire              adc_valid_1;\n  wire              adc_enable_1;\n  wire    [255:0]   adc_data_1;\n\n  // interleaving\n"], ["hdl/projects/ad9625x2_fmc/vc707/system_top.v@243:253", "  wire    [ 18:0]   gpio_o;\n  wire    [ 18:0]   gpio_t;\n  wire              rx_ref_clk_0;\n  wire              rx_ref_clk_1;\n  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              spi_clk;\n  wire              spi_miso;\n  wire              spi_mosi;\n  wire              adc_clk;\n"], ["hdl/projects/daq3/zc706/system_top.v@251:261", "  wire            spi_mosi;\n  wire            spi_miso;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n  wire    [63:0]  adc_data_1;\n"], ["hdl/projects/daq3/zc706/system_top.v@250:260", "  wire    [ 2:0]  spi_csn;\n  wire            spi_mosi;\n  wire            spi_miso;\n  wire            dac_clk;\n  wire   [127:0]  dac_ddata;\n  wire            dac_enable_0;\n  wire            dac_enable_1;\n  wire            dac_valid_0;\n  wire            dac_valid_1;\n  wire            adc_clk;\n  wire    [63:0]  adc_data_0;\n"], ["hdl/projects/ad9625x2_fmc/vc707/system_top.v@244:254", "  wire    [ 18:0]   gpio_t;\n  wire              rx_ref_clk_0;\n  wire              rx_ref_clk_1;\n  wire              rx_sysref;\n  wire              rx_sync_0;\n  wire              rx_sync_1;\n  wire              spi_clk;\n  wire              spi_miso;\n  wire              spi_mosi;\n  wire              adc_clk;\n  wire              adc_valid_0;\n"]], "Diff Content": {"Delete": [], "Add": [[252, "  wire    [ 31:0]   mb_intrs;\n"]]}}