
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
Options:	
Date:		Wed Nov 27 12:41:42 2024
Host:		cad12 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)

License:
		[12:41:42.375153] Configured Lic search path (21.01-s002): 5280@172.25.21.210

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 22.20 fill procedures
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set conf_qxconf_file NULL
<CMD> set conf_qxlib_file NULL
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> set init_verilog controller_netlist.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> set init_mmmc_file Default_mod.view
<CMD> init_design
#% Begin Load MMMC data ... (date=11/27 12:42:05, mem=1019.7M)
#% End Load MMMC data ... (date=11/27 12:42:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1020.4M, current mem=1020.4M)
RC

Loading LEF file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
**WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
**WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
rule is neither a routing layer nor a cut layer. The rule is ignored.
Set DBUPerIGU to M2 pitch 580.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default_mod.view
Reading slow timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
Read 479 cells in library 'slow' 
Reading Fast timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
Read 479 cells in library 'fast' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=30.0M, fe_cpu=0.18min, fe_real=0.40min, fe_mem=1056.7M) ***
#% Begin Load netlist data ... (date=11/27 12:42:06, mem=1040.8M)
*** Begin netlist parsing (mem=1056.7M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 479 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'controller_netlist.v'
**WARN: (IMPVL-346):	Module 'memory' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.

*** Memory Usage v#1 (Current mem = 1056.734M, initial mem = 483.863M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1056.7M) ***
#% End Load netlist data ... (date=11/27 12:42:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1054.0M, current mem=1054.0M)
Top level cell is controller1.
Hooked 958 DB cells to tlib cells.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'memory' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
1 empty module found.
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 1 cells.
Building hierarchical netlist for Cell controller1 ...
*** Netlist is unique.
** info: there are 968 modules.
** info: there are 143 stdCell insts.

*** Memory Usage v#1 (Current mem = 1112.148M, initial mem = 483.863M) ***
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl ...
Cap table was created using Encounter 05.20-s112_1.
Process name: gpdk090_9l.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
 
 Analysis View: BC
    RC-Corner Name        : RC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'constraints_top.sdc' ...
Current (total cpu=0:00:11.2, real=0:00:24.0, peak res=1356.4M, current mem=1356.3M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1375.0M, current mem=1375.0M)
Current (total cpu=0:00:11.3, real=0:00:24.0, peak res=1375.0M, current mem=1375.0M)
Total number of combinational cells: 317
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-105            2  The layer '%s' specified in SAMENET spac...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
*** Message Summary: 966 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site gsclib090site -r 1 0.699955 6 6 6 6
**WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Horizontal Layer M1 offset = 290 (derived)
Vertical Layer M2 offset = 290 (derived)
Start create_tracks
Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0

viaInitial starts at Wed Nov 27 12:42:47 2024
viaInitial ends at Wed Nov 27 12:42:47 2024
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1666.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        4       |       NA       |
|  Via8  |        8       |        0       |
| Metal9 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -set_to_set_distance 10.66 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1669.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1669.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1669.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1669.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1669.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 8 wires.
ViaGen created 16 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via8  |       16       |        0       |
| Metal9 |        8       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -set_to_set_distance 10.66 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1669.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1669.8M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1669.8M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1669.8M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1669.8M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 8 wires.
ViaGen created 48 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal8 |        8       |       NA       |
|  Via8  |       48       |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
*** Begin SPECIAL ROUTE on Wed Nov 27 12:43:21 2024 ***
SPECIAL ROUTE ran on directory: /home/student/Downloads/HOPE_finalMBIST
SPECIAL ROUTE ran on machine: cad12 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.10Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 9
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 9
srouteTopTargetLayerLimit set to 9
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3169.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 19 layers, 9 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 487 macros, 38 used
Read in 37 components
  37 core components: 37 unplaced, 0 placed, 0 fixed
Read in 11 logical pins
Read in 11 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VDD FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 32
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 16
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3201.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 48 wires.
ViaGen created 224 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       48       |       NA       |
|  Via1  |       32       |        0       |
|  Via2  |       32       |        0       |
|  Via3  |       32       |        0       |
|  Via4  |       32       |        0       |
|  Via5  |       32       |        0       |
|  Via6  |       32       |        0       |
|  Via7  |       32       |        0       |
+--------+----------------+----------------+
<CMD> addEndCap -preCap FILL4 -postCap FILL4 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
Estimated cell power/ground rail width = 0.408 um
Minimum row-size in sites for endcap insertion = 9.
Minimum number of sites for row blockage       = 1.
Inserted 15 pre-endcap <FILL4> cells (prefix ENDCAP).
Inserted 15 post-endcap <FILL4> cells (prefix ENDCAP).
For 30 new insts, <CMD> addWellTap -cell FILL2 -cellInterval 35 -prefix WELLTAP
**WARN: (IMPSP-5134):	Setting cellInterval to 34.800 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
Type 'man IMPSP-5134' for more detail.
For 30 new insts, Inserted 30 well-taps <FILL2> cells (prefix WELLTAP).
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] : totSession cpu/real = 0:00:21.1/0:02:20.4 (0.2), mem = 1705.3M
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 34.48% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.39582 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1823.83 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: controller1
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1826.84)
Total number of fetched objects 124
End delay calculation. (MEM=1984.45 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1984.45 CPU=0:00:00.1 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 60 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#6 (mem=1966.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1974.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1974.9M) ***
No user-set net weight.
Net fanout histogram:
2		: 74 (56.5%) nets
3		: 23 (17.6%) nets
4     -	14	: 33 (25.2%) nets
15    -	39	: 1 (0.8%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
**WARN: (IMPDB-2078):	Output pin Q of instance status_reg168 is connected to ground net status.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance orig_reg[7] is connected to ground net orig[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance orig_reg[6] is connected to ground net orig[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance orig_reg[5] is connected to ground net orig[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance orig_reg[4] is connected to ground net orig[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance orig_reg[3] is connected to ground net orig[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance orig_reg[2] is connected to ground net orig[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance orig_reg[1] is connected to ground net orig[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance orig_reg[0] is connected to ground net orig[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g4275 is connected to ground net state[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g4276 is connected to ground net state[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g3711__4733 is connected to ground net state[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g3713__9315 is connected to ground net state[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance count_reg[4] is connected to ground net count[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance count_reg[3] is connected to ground net count[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance count_reg[2] is connected to ground net count[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance count_reg[1] is connected to ground net count[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance count_reg[0] is connected to ground net count[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance element_operation_reg[2] is connected to ground net element_operation[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance element_operation_reg[1] is connected to ground net element_operation[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
#std cell=203 (60 fixed + 143 movable) #buf cell=2 #inv cell=18 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=131 #term=420 #term/net=3.21, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
stdCell: 203 single + 0 double + 0 multi
Total standard cell length = 0.4843 (mm), area = 0.0013 (mm^2)
Average module density = 0.764.
Density for the design = 0.764.
       = stdcell_area 1490 sites (1128 um^2) / alloc_area 1950 sites (1476 um^2).
Pin Density = 0.1972.
            = total # of pins 420 / total area 2130.
Identified 2 spare or floating instances, with no clusters.
=== lastAutoLevel = 5 
**WARN: (IMPDC-348):	The output pin fresh_state_reg/Q is connected to power/ground net fresh_state. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \element_operation_reg[1] /Q is connected to power/ground net element_operation[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \element_operation_reg[0] /Q is connected to power/ground net element_operation[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \element_operation_reg[2] /Q is connected to power/ground net element_operation[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \orig_reg[6] /Q is connected to power/ground net orig[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \orig_reg[7] /Q is connected to power/ground net orig[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \orig_reg[5] /Q is connected to power/ground net orig[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \count_reg[1] /Q is connected to power/ground net count[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \count_reg[0] /Q is connected to power/ground net count[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \count_reg[2] /Q is connected to power/ground net count[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \orig_reg[2] /Q is connected to power/ground net orig[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \orig_reg[0] /Q is connected to power/ground net orig[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \orig_reg[3] /Q is connected to power/ground net orig[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \orig_reg[4] /Q is connected to power/ground net orig[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \orig_reg[1] /Q is connected to power/ground net orig[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \count_reg[3] /Q is connected to power/ground net count[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \count_reg[4] /Q is connected to power/ground net count[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g3713__9315/Y is connected to power/ground net state[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g3711__4733/Y is connected to power/ground net state[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 8.768e-13 (7.28e-13 1.49e-13)
              Est.  stn bbox = 9.116e-13 (7.53e-13 1.59e-13)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1998.8M
Iteration  2: Total net bbox = 8.768e-13 (7.28e-13 1.49e-13)
              Est.  stn bbox = 9.116e-13 (7.53e-13 1.59e-13)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1998.8M
Iteration  3: Total net bbox = 2.936e+00 (1.64e+00 1.30e+00)
              Est.  stn bbox = 3.287e+00 (1.84e+00 1.45e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2000.2M
Active setup views:
    WC
Iteration  4: Total net bbox = 5.061e+02 (2.61e+02 2.45e+02)
              Est.  stn bbox = 6.032e+02 (3.09e+02 2.95e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2000.2M
Iteration  5: Total net bbox = 7.724e+02 (3.29e+02 4.43e+02)
              Est.  stn bbox = 9.036e+02 (3.87e+02 5.17e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2000.2M
Iteration  6: Total net bbox = 1.032e+03 (5.23e+02 5.09e+02)
              Est.  stn bbox = 1.179e+03 (5.93e+02 5.87e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2000.2M
*** cost = 1.032e+03 (5.23e+02 5.09e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/1
Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:23.0 mem=2004.3M) ***
Total net bbox length = 1.048e+03 (5.040e+02 5.444e+02) (ext = 1.331e+02)
Move report: Detail placement moves 143 insts, mean move: 3.11 um, max move: 11.25 um 
	Max move on inst (g4253__2398): (30.44, 27.51) --> (27.55, 19.14)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2029.3MB
Summary Report:
Instances move: 143 (out of 143 movable)
Instances flipped: 0
Mean displacement: 3.11 um
Max displacement: 11.25 um (Instance: g4253__2398) (30.435, 27.5095) -> (27.55, 19.14)
	Length: 4 sites, height: 1 rows, site name: gsclib090site, cell type: NOR2XL
Total net bbox length = 1.213e+03 (5.339e+02 6.789e+02) (ext = 1.309e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2029.3MB
*** Finished refinePlace (0:00:23.0 mem=2029.3M) ***
*** End of Placement (cpu=0:00:01.1, real=0:00:02.0, mem=2025.3M) ***
default core: bins with density > 0.750 = 25.00 % ( 1 / 4 )
Density distribution unevenness ratio = 0.740%
*** Free Virtual Timing Model ...(mem=2025.3M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.39582 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: controller1
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2013.76)
Total number of fetched objects 124
End delay calculation. (MEM=2056.97 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2056.97 CPU=0:00:00.0 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Read 584 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 584
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 131 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 131
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 131 net(s) in layer range [2, 9]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.305000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2055.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                 Length (um)  Vias 
[NR-eGR] ----------------------------------
[NR-eGR]  Metal1  (1H)             0   410 
[NR-eGR]  Metal2  (2V)           776   549 
[NR-eGR]  Metal3  (3H)           614     4 
[NR-eGR]  Metal4  (4V)             1     0 
[NR-eGR]  Metal5  (5H)             0     0 
[NR-eGR]  Metal6  (6V)             0     0 
[NR-eGR]  Metal7  (7H)             0     0 
[NR-eGR]  Metal8  (8V)             0     0 
[NR-eGR]  Metal9  (9H)             0     0 
[NR-eGR] ----------------------------------
[NR-eGR]          Total         1391   963 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 1188um
[NR-eGR] Total length: 1391um, number of vias: 963
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 149um, number of vias: 74
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.00 seconds, mem = 1989.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 34.48% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1989.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          44  Output pin %s of instance %s is connecte...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPDC-348           19  The output pin %s is connected to power/...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 67 warning(s), 2 error(s)

*** placeDesign #1 [finish] : cpu/real = 0:00:02.1/0:00:03.1 (0.7), totSession cpu/real = 0:00:23.1/0:02:23.5 (0.2), mem = 1989.5M
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> zoomBox 10.24850 14.72250 69.95350 44.19700
<CMD> zoomBox 30.25050 23.05800 61.41700 38.44400
<CMD> zoomBox 38.99850 26.72000 58.14000 36.16950
<CMD> zoomBox 44.47000 29.10100 56.22600 34.90450
<CMD> fit
<CMD> getCTSMode -engine -quiet
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): Genus_gen_Constraint
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 28 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/Genus_gen_Constraint was created. It contains 28 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for Max:setup.late...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree timing engine global stage delay update for Max:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> selectInst {count_reg[4]}
<CMD> zoomSelected
<CMD> deselectInst {count_reg[4]}
<CMD> selectInst {count_reg[4]}
<CMD> zoomSelected
<CMD> deselectInst {count_reg[4]}
<CMD> selectInst {count_reg[0]}
<CMD> zoomSelected
<CMD> deselectInst {count_reg[0]}
<CMD> selectInst re_reg
<CMD> zoomSelected
<CMD> deselectInst re_reg
<CMD> selectInst {orig_reg[4]}
<CMD> zoomSelected
<CMD> zoomBox 6.08150 35.39950 35.83100 50.08600
<CMD> zoomBox -6.68150 28.84400 41.76050 52.75850
<CMD> pan 0.82950 32.38750
<CMD> gui_select -next -point {26.7195 44.751}
<CMD> fit
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1761.08 (MB), peak = 1787.78 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration            1
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFDefaultRouteSpec_gpdk090
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          9
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         true
setNanoRouteMode -timingEngine                  {}
setExtractRCMode -engine                        preRoute
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2048.9M, init mem=2048.9M)
*info: Placed = 203            (Fixed = 60)
*info: Unplaced = 0           
Placement Density:76.41%(1128/1476)
Placement Density (including fixed std cells):78.40%(1264/1612)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2048.9M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2048.9M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Nov 27 12:45:16 2024
#
#Generating timing data, please wait...
#132 total nets, 131 already routed, 131 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.87 (MB), peak = 1811.53 (MB)
#Library Standard Delay: 36.00ps
#Slack threshold: 72.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.93 (MB), peak = 1811.53 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1815.86 (MB), peak = 1817.34 (MB)
#Default setup view is reset to WC.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1815.86 (MB), peak = 1817.34 (MB)
#Current view: WC 
#Current enabled view: WC 
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1815.10 (MB), peak = 1823.64 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=165)
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
#Start routing data preparation on Wed Nov 27 12:45:17 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 141 nets.
#Voltage range [0.900 - 1.100] has 2 nets.
#Voltage range [0.000 - 0.000] has 22 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
# Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
# Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
# Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1822.36 (MB), peak = 1855.66 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1826.50 (MB), peak = 1855.66 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.50 (MB), peak = 1855.66 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of routable nets = 153.
#Total number of nets in the design = 165.
#153 routable nets do not have any wires.
#153 nets will be global routed.
#
#Finished routing data preparation on Wed Nov 27 12:45:18 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1826.50 (MB)
#Peak memory = 1855.66 (MB)
#
#
#Start global routing on Wed Nov 27 12:45:18 2024
#
#
#Start global routing initialization on Wed Nov 27 12:45:18 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Nov 27 12:45:18 2024
#
#Start routing resource analysis on Wed Nov 27 12:45:18 2024
#
#Routing resource analysis is done on Wed Nov 27 12:45:18 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H          67         110         144    43.75%
#  Metal2         V         161          23         144     0.00%
#  Metal3         H         163          14         144     0.00%
#  Metal4         V         161          23         144     0.00%
#  Metal5         H         163          14         144     0.00%
#  Metal6         V         161          23         144     0.00%
#  Metal7         H         163          14         144     0.00%
#  Metal8         V          24          36         144    33.33%
#  Metal9         H          21          37         144    41.67%
#  --------------------------------------------------------------
#  Total                   1086      27.31%        1296    13.19%
#
#
#
#
#Global routing data preparation is done on Wed Nov 27 12:45:18 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.50 (MB), peak = 1855.66 (MB)
#
#
#Global routing initialization is done on Wed Nov 27 12:45:18 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1826.50 (MB), peak = 1855.66 (MB)
#
#Skip 1/3 round for no nets in the round...
#Skip 2/3 round for no nets in the round...
#Route nets in 3/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1827.77 (MB), peak = 1855.66 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1827.77 (MB), peak = 1855.66 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 12 (skipped).
#Total number of routable nets = 153.
#Total number of nets in the design = 165.
#
#153 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             153  
#-----------------------------
#        Total             153  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             153  
#-----------------------------
#        Total             153  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 1946 um.
#Total half perimeter of net bounding box = 1981 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 981 um.
#Total wire length on LAYER Metal3 = 943 um.
#Total wire length on LAYER Metal4 = 22 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 810
#Up-Via Summary (total 810):
#           
#-----------------------
# Metal1            514
# Metal2            292
# Metal3              4
#-----------------------
#                   810 
#
#Total number of involved regular nets 31
#Maximum src to sink distance  67.3
#Average of max src_to_sink distance  30.4
#Average of ave src_to_sink distance  20.6
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.34 (MB)
#Total memory = 1827.85 (MB)
#Peak memory = 1855.66 (MB)
#
#Finished global routing on Wed Nov 27 12:45:18 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1827.85 (MB), peak = 1855.66 (MB)
#Start Track Assignment.
#Done with 190 horizontal wires in 1 hboxes and 205 vertical wires in 1 hboxes.
#Done with 64 horizontal wires in 1 hboxes and 59 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2       955.68 	  0.07%  	  0.00% 	  0.00%
# Metal3       910.48 	  0.18%  	  0.00% 	  0.00%
# Metal4        19.42 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        1885.58  	  0.13% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 1888 um.
#Total half perimeter of net bounding box = 1981 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 945 um.
#Total wire length on LAYER Metal3 = 924 um.
#Total wire length on LAYER Metal4 = 19 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 810
#Up-Via Summary (total 810):
#           
#-----------------------
# Metal1            514
# Metal2            292
# Metal3              4
#-----------------------
#                   810 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1827.98 (MB), peak = 1855.66 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#SADV_On
# Corner(s) : 
#RC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[8] tech spc 800 != ict spc 880.0
#
#layer[9] tech spc 800 != ict spc 880.0
#total pattern=165 [9, 450]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch
#found RESMODEL /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 
#number model r/c [1,1] [9,450] read
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1837.17 (MB), peak = 1855.66 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.03 (MB)
#Total memory = 1841.39 (MB)
#Peak memory = 1855.66 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 24 horizontal wires in 1 hboxes and 37 vertical wires in 1 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#2x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 1 hboxes with single thread on machine with  Core_i7 2.10GHz 25600KB Cache 20CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-80) Net dataout[3] does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net dataout[7] does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net dataout[6] does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net dataout[5] does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net dataout[1] does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net dataout[0] does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net dataout[4] does not have a driver pin. It may have incomplete route.
#WARNING (NREX-80) Net dataout[2] does not have a driver pin. It may have incomplete route.
#Total 131 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     5.15 (MB), total memory =  1846.57 (MB), peak memory =  1855.66 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1846.43 (MB), peak = 1855.66 (MB)
#RC Statistics: 426 Res, 269 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.46, Avg V/H Edge Length: 2411.88 (240), Avg L-Edge Length: 12130.36 (55)
#Register nets and terms for rcdb /tmp/innovus_temp_39582_cad12_student_bNkULC/nr39582_62nRmC.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 689 nodes, 558 edges, and 0 xcaps
#0 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_39582_cad12_student_bNkULC/nr39582_62nRmC.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2168.160M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_39582_cad12_student_bNkULC/nr39582_62nRmC.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell controller1 has rcdb /tmp/innovus_temp_39582_cad12_student_bNkULC/nr39582_62nRmC.rcdb.d specified
Cell controller1, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:01.0 mem: 2144.160M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 21.02 (MB)
#Total memory = 1849.00 (MB)
#Peak memory = 1855.66 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1857.24 (MB), peak = 1875.07 (MB)
#Library Standard Delay: 36.00ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.01 (MB), peak = 1875.07 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.66 (MB), peak = 1875.07 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 9.244532 (late)
*** writeDesignTiming (0:00:00.0) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1858.79 (MB), peak = 1875.07 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 131
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:00:32.5, real=0:03:37, peak res=1875.1M, current mem=1781.8M)
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.1M, current mem=1793.1M)
Current (total cpu=0:00:32.6, real=0:03:37, peak res=1875.1M, current mem=1793.1M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1793.13 (MB), peak = 1875.07 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 131
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 32 horizontal wires in 1 hboxes and 17 vertical wires in 1 hboxes.
#Done with 32 horizontal wires in 1 hboxes and 14 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal2       955.39 	  0.03%  	  0.00% 	  0.00%
# Metal3       911.06 	  0.18%  	  0.00% 	  0.00%
# Metal4        19.42 	  0.00%  	  0.00% 	  0.00%
# Metal5         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        1885.87  	  0.10% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 1892 um.
#Total half perimeter of net bounding box = 1981 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 942 um.
#Total wire length on LAYER Metal3 = 930 um.
#Total wire length on LAYER Metal4 = 19 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 810
#Up-Via Summary (total 810):
#           
#-----------------------
# Metal1            514
# Metal2            292
# Metal3              4
#-----------------------
#                   810 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1793.21 (MB), peak = 1875.07 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -23.19 (MB)
#Total memory = 1793.21 (MB)
#Peak memory = 1875.07 (MB)
#Start reading timing information from file .timing_file_39582.tif.gz ...
#Read in timing information for 11 ports, 143 instances from timing file .timing_file_39582.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1794.59 (MB), peak = 1875.07 (MB)
#Complete Detail Routing.
#Total wire length = 2159 um.
#Total half perimeter of net bounding box = 1981 um.
#Total wire length on LAYER Metal1 = 90 um.
#Total wire length on LAYER Metal2 = 1120 um.
#Total wire length on LAYER Metal3 = 857 um.
#Total wire length on LAYER Metal4 = 93 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 880
#Up-Via Summary (total 880):
#           
#-----------------------
# Metal1            530
# Metal2            327
# Metal3             23
#-----------------------
#                   880 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.39 (MB)
#Total memory = 1794.59 (MB)
#Peak memory = 1875.07 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1793.84 (MB), peak = 1875.07 (MB)
#CELL_VIEW controller1,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Nov 27 12:45:20 2024
#
#
#Start Post Route Wire Spread.
#Done with 18 horizontal wires in 1 hboxes and 17 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 2175 um.
#Total half perimeter of net bounding box = 1981 um.
#Total wire length on LAYER Metal1 = 90 um.
#Total wire length on LAYER Metal2 = 1126 um.
#Total wire length on LAYER Metal3 = 865 um.
#Total wire length on LAYER Metal4 = 93 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 880
#Up-Via Summary (total 880):
#           
#-----------------------
# Metal1            530
# Metal2            327
# Metal3             23
#-----------------------
#                   880 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1793.91 (MB), peak = 1875.07 (MB)
#CELL_VIEW controller1,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1793.91 (MB), peak = 1875.07 (MB)
#CELL_VIEW controller1,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 2175 um.
#Total half perimeter of net bounding box = 1981 um.
#Total wire length on LAYER Metal1 = 90 um.
#Total wire length on LAYER Metal2 = 1126 um.
#Total wire length on LAYER Metal3 = 865 um.
#Total wire length on LAYER Metal4 = 93 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total number of vias = 880
#Up-Via Summary (total 880):
#           
#-----------------------
# Metal1            530
# Metal2            327
# Metal3             23
#-----------------------
#                   880 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.71 (MB)
#Total memory = 1793.91 (MB)
#Peak memory = 1875.07 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 34.75 (MB)
#Total memory = 1796.25 (MB)
#Peak memory = 1875.07 (MB)
#Number of warnings = 12
#Total number of warnings = 16
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Nov 27 12:45:20 2024
#
#Default setup view is reset to WC.
#Default setup view is reset to WC.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1787.63 (MB), peak = 1875.07 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 10 warning(s), 0 error(s)

<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILL32 / prefix FILLER).
*INFO:   Added 9 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 15 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 31 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 25 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 22 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 102 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 102 new insts, <CMD> setLayerPreference node_layer -isVisible 0
<CMD> setLayerPreference node_layer -isVisible 1
<CMD> zoomBox 2.15800 13.50250 72.39800 48.17800
<CMD> zoomBox 16.58400 20.59900 67.33300 45.65250
<CMD> zoomBox 22.21750 23.37100 65.35500 44.66650
<CMD> zoomBox -7.00200 9.01150 75.63750 49.80800
<CMD> zoomBox -30.47050 -2.52200 83.90950 53.94400
<CMD> zoomBox -3.25950 18.93800 66.98450 53.61550
<CMD> zoomBox -10.90250 12.91050 71.73850 53.70800
<CMD> zoomBox -19.89400 5.81950 77.33100 53.81650
<CMD> fit
<CMD> saveDesign controller1.enc
#% Begin save design ... (date=11/27 12:46:07, mem=1793.6M)
% Begin Save ccopt configuration ... (date=11/27 12:46:07, mem=1793.6M)
% End Save ccopt configuration ... (date=11/27 12:46:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1793.6M, current mem=1792.6M)
% Begin Save netlist data ... (date=11/27 12:46:07, mem=1792.6M)
Writing Binary DB to controller1.enc.dat/controller1.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/27 12:46:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1792.8M, current mem=1792.8M)
Saving symbol-table file ...
Saving congestion map file controller1.enc.dat/controller1.route.congmap.gz ...
% Begin Save AAE data ... (date=11/27 12:46:08, mem=1793.3M)
Saving AAE Data ...
AAE DB initialization (MEM=2041.63 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=11/27 12:46:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.4M, current mem=1794.4M)
Saving preference file controller1.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/27 12:46:08, mem=1798.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/27 12:46:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1798.1M, current mem=1798.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/27 12:46:08, mem=1798.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/27 12:46:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1798.4M, current mem=1798.4M)
% Begin Save routing data ... (date=11/27 12:46:08, mem=1798.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2041.2M) ***
% End Save routing data ... (date=11/27 12:46:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1798.6M, current mem=1798.6M)
Saving property file controller1.enc.dat/controller1.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2044.2M) ***
#Saving pin access data to file controller1.enc.dat/controller1.apa ...
#
% Begin Save power constraints data ... (date=11/27 12:46:08, mem=1799.7M)
% End Save power constraints data ... (date=11/27 12:46:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=1799.7M, current mem=1799.7M)
RC
RC
RC
Generated self-contained design controller1.enc.dat
#% End save design ... (date=11/27 12:46:08, total cpu=0:00:00.3, real=0:00:01.0, peak res=1802.4M, current mem=1802.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -side none -id ctd_window
<CMD> setLayerPreference routeCongest -isVisible 1
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
Saving preference file /home/student/.cadence/innovus/gui.pref.tcl ...
<CMD> getPreference HighlightColorNumber
<CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
<CMD> streamOut controller1.gds -mapFile StreamOut.map -libName DesignLib -units 2000 -mode ALL
**ERROR: (IMPOGDS-2):	Cannot open 'StreamOut.map'
**ERROR: (IMPOGDS-1852):	StreamOut failed. Please check the logfile.<CMD> streamOut controller1.GDS -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
Parse flat map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 14
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    191                             COMP
    192                          DIEAREA
    181                           Metal9
    179                           Metal9
    178                           Metal9
    177                           Metal9
    176                           Metal9
    175                             Via8
    174                             Via8
    170                             Via8
    160                           Metal8
    158                           Metal8
    157                           Metal8
    156                           Metal8
    155                           Metal8
    154                             Via7
    153                             Via7
    149                             Via7
    139                           Metal7
    137                           Metal7
    136                           Metal7
    135                           Metal7
    134                           Metal7
    133                             Via6
    132                             Via6
    131                             Via6
    130                             Via6
    129                             Via6
    128                             Via6
    127                             Via6
    122                           Metal6
    121                           Metal6
    120                           Metal6
    119                           Metal6
    118                           Metal6
    53                            Metal3
    52                            Metal3
    185                           Metal9
    48                              Via2
    29                            Metal2
    180                           Metal9
    47                              Via2
    182                           Metal9
    44                              Via2
    43                              Via2
    172                             Via8
    38                            Metal2
    95                            Metal5
    36                            Metal2
    93                            Metal5
    112                             Via5
    55                            Metal3
    113                           Metal6
    32                            Metal2
    54                            Metal3
    31                            Metal2
    107                             Via5
    30                            Metal2
    49                              Via2
    106                             Via5
    33                            Metal2
    109                             Via5
    10                            Metal1
    86                              Via4
    50                            Metal3
    69                              Via3
    143                           Metal7
    6                               Cont
    169                             Via8
    35                            Metal2
    8                             Metal1
    164                           Metal8
    27                              Via1
    141                           Metal7
    3                               Cont
    51                            Metal3
    70                              Via3
    7                               Cont
    64                              Via3
    173                             Via8
    34                            Metal2
    92                            Metal5
    111                             Via5
    11                            Metal1
    142                           Metal7
    4                               Cont
    9                             Metal1
    28                              Via1
    85                              Via4
    138                           Metal7
    5                               Cont
    12                            Metal1
    88                              Via4
    183                           Metal9
    45                              Via2
    22                              Via1
    152                             Via7
    13                            Metal1
    71                            Metal4
    90                              Via4
    184                           Metal9
    46                              Via2
    161                           Metal8
    23                              Via1
    171                             Via8
    37                            Metal2
    94                            Metal5
    148                             Via7
    14                            Metal1
    15                            Metal1
    72                            Metal4
    91                              Via4
    150                             Via7
    16                            Metal1
    73                            Metal4
    159                           Metal8
    26                              Via1
    151                             Via7
    17                            Metal1
    74                            Metal4
    1                               Cont
    162                           Metal8
    24                              Via1
    140                           Metal7
    2                               Cont
    163                           Metal8
    25                              Via1
    56                            Metal3
    57                            Metal3
    114                           Metal6
    58                            Metal3
    115                           Metal6
    59                            Metal3
    116                           Metal6
    65                              Via3
    66                              Via3
    67                              Via3
    68                              Via3
    75                            Metal4
    76                            Metal4
    77                            Metal4
    78                            Metal4
    79                            Metal4
    80                            Metal4
    87                              Via4
    89                              Via4
    96                            Metal5
    97                            Metal5
    98                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    108                             Via5
    110                             Via5
    117                           Metal6
    189                           Metal9
    188                           Metal9
    187                           Metal9
    186                           Metal9
    168                           Metal8
    167                           Metal8
    166                           Metal8
    165                           Metal8
    147                           Metal7
    146                           Metal7
    145                           Metal7
    144                           Metal7
    63                            Metal3
    62                            Metal3
    39                            Metal2
    105                           Metal5
    103                           Metal5
    123                           Metal6
    42                            Metal2
    41                            Metal2
    40                            Metal2
    20                            Metal1
    60                            Metal3
    18                            Metal1
    61                            Metal3
    102                           Metal5
    21                            Metal1
    19                            Metal1
    81                            Metal4
    104                           Metal5
    82                            Metal4
    83                            Metal4
    84                            Metal4
    124                           Metal6
    125                           Metal6
    126                           Metal6


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                            305

Ports/Pins                            11
    metal layer Metal2                 4
    metal layer Metal3                 7

Nets                                1264
    metal layer Metal1                77
    metal layer Metal2               832
    metal layer Metal3               338
    metal layer Metal4                17

    Via Instances                    880

Special Nets                          72
    metal layer Metal1                48
    metal layer Metal8                12
    metal layer Metal9                12

    Via Instances                    296

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 166
    metal layer Metal1                13
    metal layer Metal2               102
    metal layer Metal3                48
    metal layer Metal4                 1
    metal layer Metal8                 2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> editSplit
<CMD> editSplit
<CMD> editSplit
<CMD> checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -outdir checkDesign
Creating directory checkDesign.
Begin checking placement ... (start mem=2091.5M, init mem=2091.5M)
*info: Recommended don't use cell = 0           
*info: Placed = 305            (Fixed = 60)
*info: Unplaced = 0           
Placement Density:100.00%(1476/1476)
Placement Density (including fixed std cells):100.00%(1612/1612)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2091.5M)
############################################################################
# Innovus Netlist Design Rule Check
# Wed Nov 27 12:48:45 2024
############################################################################
Design: controller1

------ Design Summary:
Total Standard Cell Number   (cells) : 305
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 1612.20
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 305
Number of Non-uniquified Insts : 293
Number of Nets                 : 165
Average number of Pins per Net : 3.24
Maximum number of Pins in Net  : 29

------ I/O Port summary

Number of Primary I/O Ports    : 11
Number of Input Ports          : 2
Number of Output Ports         : 9
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 11
**WARN: (IMPREPO-202):	There are 11 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 22
Number of Insts with Input Pins tied together ?: 0
**WARN: (IMPDB-2148):	TieLo term 'Y' of instance 'g4276' is tied to net 'state[2]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'Y' of instance 'g4275' is tied to net 'state[3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieHi term 'AN' of instance 'g4274__2802' is tied to net 'fresh_state'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4273__1617' is tied to net 'element_operation[2]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'C' of instance 'g4272__3680' is tied to net 'element_operation[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'g4272__3680' is tied to net 'element_operation[2]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'AN' of instance 'g4272__3680' is tied to net 'element_operation[1]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4267' is tied to net 'element_operation[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4266' is tied to net 'state[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4265' is tied to net 'count[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4261' is tied to net 'state[1]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4260' is tied to net 'count[2]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieHi term 'A' of instance 'g4259' is tied to net 'fresh_state'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'g4256__6260' is tied to net 'element_operation[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4256__6260' is tied to net 'element_operation[1]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'g4255__5107' is tied to net 'element_operation[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4255__5107' is tied to net 'element_operation[1]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'g4253__2398' is tied to net 'state[3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4253__2398' is tied to net 'state[2]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'g4251__6417' is tied to net 'count[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (EMS-27):	Message (IMPDB-2148) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 112
**WARN: (IMPDB-2136):	Input term 'A' of  instance 'g4276' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A' of  instance 'g4275' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2138):	Output term Y of inst g4276 connected to PG net state[2].
**WARN: (IMPDB-2138):	Output term Y of inst g4275 connected to PG net state[3].
**WARN: (IMPDB-2138):	Output term Q of inst fresh_state_reg connected to PG net fresh_state.
**WARN: (IMPDB-2138):	Output term Q of inst element_operation_reg[1] connected to PG net element_operation[1].
**WARN: (IMPDB-2138):	Output term Q of inst element_operation_reg[0] connected to PG net element_operation[0].
**WARN: (IMPDB-2138):	Output term Q of inst element_operation_reg[2] connected to PG net element_operation[2].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[6] connected to PG net orig[6].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[7] connected to PG net orig[7].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[5] connected to PG net orig[5].
**WARN: (IMPDB-2138):	Output term Q of inst count_reg[1] connected to PG net count[1].
**WARN: (IMPDB-2138):	Output term Q of inst count_reg[0] connected to PG net count[0].
**WARN: (IMPDB-2138):	Output term Q of inst count_reg[2] connected to PG net count[2].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[2] connected to PG net orig[2].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[0] connected to PG net orig[0].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[3] connected to PG net orig[3].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[4] connected to PG net orig[4].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[1] connected to PG net orig[1].
**WARN: (IMPDB-2138):	Output term Q of inst count_reg[3] connected to PG net count[3].
**WARN: (IMPDB-2138):	Output term Q of inst count_reg[4] connected to PG net count[4].
**WARN: (IMPDB-2138):	Output term Y of inst g3713__9315 connected to PG net state[0].
**WARN: (EMS-27):	Message (IMPDB-2138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Number of Input/InOut Floating Pins            : 2
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-215):	There are 22 Output pins connected to Power Ground net.
**WARN: (IMPREPO-217):	There are 112 TieHi/Lo term nets not connected to instance's PG terms.
**WARN: (IMPREPO-218):	There are 2 Floating Instance terminals.
**WARN: (IMPREPO-221):	There are 22 Output term shorted to Power Ground net.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 8
Number of Output Floating nets (No FanOut)     : 10
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-213):	There are 11 I/O Pins connected to Non-IO Insts.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/controller1.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2138          22  %s term %s of %sinst %s connected to PG ...
WARNING   IMPDB-2136           2  %s term '%s' of %s instance '%s' does no...
WARNING   IMPDB-2148         112  %sterm '%s' of %sinstance '%s' is tied t...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   IMPREPO-215          1  There are %d Output pins connected to Po...
WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
WARNING   IMPREPO-218          1  There are %d Floating Instance terminals...
WARNING   IMPREPO-221          1  There are %d Output term shorted to Powe...
*** Message Summary: 142 warning(s), 0 error(s)

<CMD> checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place
Begin checking placement ... (start mem=2091.5M, init mem=2091.5M)
*info: Recommended don't use cell = 0           
*info: Placed = 305            (Fixed = 60)
*info: Unplaced = 0           
Placement Density:100.00%(1476/1476)
Placement Density (including fixed std cells):100.00%(1612/1612)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2091.5M)
############################################################################
# Innovus Netlist Design Rule Check
# Wed Nov 27 12:49:11 2024
############################################################################
Design: controller1

------ Design Summary:
Total Standard Cell Number   (cells) : 305
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 1612.20
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 305
Number of Non-uniquified Insts : 293
Number of Nets                 : 165
Average number of Pins per Net : 3.24
Maximum number of Pins in Net  : 29

------ I/O Port summary

Number of Primary I/O Ports    : 11
Number of Input Ports          : 2
Number of Output Ports         : 9
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 11
**WARN: (IMPREPO-202):	There are 11 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 22
Number of Insts with Input Pins tied together ?: 0
**WARN: (IMPDB-2148):	TieLo term 'Y' of instance 'g4276' is tied to net 'state[2]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'Y' of instance 'g4275' is tied to net 'state[3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieHi term 'AN' of instance 'g4274__2802' is tied to net 'fresh_state'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4273__1617' is tied to net 'element_operation[2]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'C' of instance 'g4272__3680' is tied to net 'element_operation[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'g4272__3680' is tied to net 'element_operation[2]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'AN' of instance 'g4272__3680' is tied to net 'element_operation[1]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4267' is tied to net 'element_operation[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4266' is tied to net 'state[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4265' is tied to net 'count[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4261' is tied to net 'state[1]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4260' is tied to net 'count[2]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieHi term 'A' of instance 'g4259' is tied to net 'fresh_state'.  However, none of the instance's power terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'g4256__6260' is tied to net 'element_operation[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4256__6260' is tied to net 'element_operation[1]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'g4255__5107' is tied to net 'element_operation[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4255__5107' is tied to net 'element_operation[1]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'g4253__2398' is tied to net 'state[3]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'A' of instance 'g4253__2398' is tied to net 'state[2]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (IMPDB-2148):	TieLo term 'B' of instance 'g4251__6417' is tied to net 'count[0]'.  However, none of the instance's ground terms is connected to the net.  Usually an instance's tieHi/Lo term and one of the Power/Ground (P/G) terms of the instance should connect to the same P/G net.  Check the input netlist, and also make sure proper global net connections are applied to the instance's tieHi/Lo terms and P/G terms.
Type 'man IMPDB-2148' for more detail.
**WARN: (EMS-27):	Message (IMPDB-2148) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 112
**WARN: (IMPDB-2136):	Input term 'A' of  instance 'g4276' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2136):	Input term 'A' of  instance 'g4275' does not connect to a 'TieLo ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run globalNetConnect to specify the tie high/low signal nets.
**WARN: (IMPDB-2138):	Output term Y of inst g4276 connected to PG net state[2].
**WARN: (IMPDB-2138):	Output term Y of inst g4275 connected to PG net state[3].
**WARN: (IMPDB-2138):	Output term Q of inst fresh_state_reg connected to PG net fresh_state.
**WARN: (IMPDB-2138):	Output term Q of inst element_operation_reg[1] connected to PG net element_operation[1].
**WARN: (IMPDB-2138):	Output term Q of inst element_operation_reg[0] connected to PG net element_operation[0].
**WARN: (IMPDB-2138):	Output term Q of inst element_operation_reg[2] connected to PG net element_operation[2].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[6] connected to PG net orig[6].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[7] connected to PG net orig[7].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[5] connected to PG net orig[5].
**WARN: (IMPDB-2138):	Output term Q of inst count_reg[1] connected to PG net count[1].
**WARN: (IMPDB-2138):	Output term Q of inst count_reg[0] connected to PG net count[0].
**WARN: (IMPDB-2138):	Output term Q of inst count_reg[2] connected to PG net count[2].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[2] connected to PG net orig[2].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[0] connected to PG net orig[0].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[3] connected to PG net orig[3].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[4] connected to PG net orig[4].
**WARN: (IMPDB-2138):	Output term Q of inst orig_reg[1] connected to PG net orig[1].
**WARN: (IMPDB-2138):	Output term Q of inst count_reg[3] connected to PG net count[3].
**WARN: (IMPDB-2138):	Output term Q of inst count_reg[4] connected to PG net count[4].
**WARN: (IMPDB-2138):	Output term Y of inst g3713__9315 connected to PG net state[0].
**WARN: (EMS-27):	Message (IMPDB-2138) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Number of Input/InOut Floating Pins            : 2
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-215):	There are 22 Output pins connected to Power Ground net.
**WARN: (IMPREPO-217):	There are 112 TieHi/Lo term nets not connected to instance's PG terms.
**WARN: (IMPREPO-218):	There are 2 Floating Instance terminals.
**WARN: (IMPREPO-221):	There are 22 Output term shorted to Power Ground net.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 8
Number of Output Floating nets (No FanOut)     : 10
Number of High Fanout nets (>50)               : 0
**WARN: (IMPREPO-213):	There are 11 I/O Pins connected to Non-IO Insts.
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/controller1.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2138          22  %s term %s of %sinst %s connected to PG ...
WARNING   IMPDB-2136           2  %s term '%s' of %s instance '%s' does no...
WARNING   IMPDB-2148         112  %sterm '%s' of %sinstance '%s' is tied t...
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   IMPREPO-215          1  There are %d Output pins connected to Po...
WARNING   IMPREPO-217          1  There are %d TieHi/Lo term nets not conn...
WARNING   IMPREPO-218          1  There are %d Floating Instance terminals...
WARNING   IMPREPO-221          1  There are %d Output term shorted to Powe...
*** Message Summary: 142 warning(s), 0 error(s)

HTML Browser,file '/controller1.main.htm' does not exist.
**ERROR: Library name is missing.
**ERROR: (IMPSYT-6345):	Session must be specified.
<CMD> saveNetlist controller1_net_postRouting.v
Writing Netlist "controller1_net_postRouting.v" ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD> global dbgLefDefOutVersion
<CMD> set dbgLefDefOutVersion 5.8
<CMD> defOut -floorplan -netlist -routing controller1.def
Writing DEF file 'controller1.def', current time is Wed Nov 27 12:51:48 2024 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'controller1.def' is written, current time is Wed Nov 27 12:51:48 2024 ...
<CMD> set dbgLefDefOutVersion 5.8
<CMD> set dbgLefDefOutVersion 5.8
<CMD> summaryReport -outdir summaryReport
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell controller1.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file summaryReport/controller1.main.htm.ascii
<CMD> reportNetStat
*** Statistics for net list controller1 ***
Number of cells      = 305
Number of nets       = 132
Number of tri-nets   = 0
Number of degen nets = 1
Number of pins       = 420
Number of i/os       = 11

Number of nets with    1 terms = 1 (0.8%)
Number of nets with    2 terms = 74 (56.1%)
Number of nets with    3 terms = 23 (17.4%)
Number of nets with    4 terms = 17 (12.9%)
Number of nets with    5 terms = 8 (6.1%)
Number of nets with    6 terms = 1 (0.8%)
Number of nets with    7 terms = 3 (2.3%)
Number of nets with    8 terms = 1 (0.8%)
Number of nets with    9 terms = 1 (0.8%)
Number of nets with >=10 terms = 3 (2.3%)

*** 42 Primitives used:
Primitive MXI2XL (4 insts)
Primitive NAND4XL (4 insts)
Primitive NOR4BXL (1 insts)
Primitive OAI2BB1XL (11 insts)
Primitive NOR3BXL (1 insts)
Primitive AOI21XL (5 insts)
Primitive NOR3XL (1 insts)
Primitive NOR2BXL (4 insts)
Primitive NOR2XL (10 insts)
Primitive INVX1 (11 insts)
Primitive DFFSHQX1 (2 insts)
Primitive NAND3XL (5 insts)
Primitive AOI211XL (3 insts)
Primitive DFFRHQX1 (2 insts)
Primitive NAND3BX1 (1 insts)
Primitive INVXL (1 insts)
Primitive NOR3BX1 (1 insts)
Primitive OAI31XL (2 insts)
Primitive FILL4 (61 insts)
Primitive AOI21X1 (2 insts)
Primitive OAI21XL (7 insts)
Primitive NOR2BX1 (1 insts)
Primitive SDFFRHQX1 (6 insts)
Primitive NAND2XL (15 insts)
Primitive XNOR2XL (1 insts)
Primitive SDFFQXL (7 insts)
Primitive OR4X1 (2 insts)
Primitive OAI211XL (4 insts)
Primitive NAND2BX1 (1 insts)
Primitive BUFX20 (2 insts)
Primitive CLKINVX1 (6 insts)
Primitive OA21X1 (1 insts)
Primitive FILL16 (9 insts)
Primitive FILL8 (15 insts)
Primitive XNOR2X1 (3 insts)
Primitive SDFFQX1 (3 insts)
Primitive FILL2 (55 insts)
Primitive DFFQX1 (8 insts)
Primitive TLATXL (1 insts)
Primitive CLKXOR2X1 (3 insts)
Primitive FILL1 (22 insts)
Primitive AOI22XL (1 insts)
************
<CMD> reportSelect
**ERROR: (IMPSYT-6000):	No Object Selected.
<CMD> gui_select -rect {-1.80700 53.64100 27.91450 23.15250}
<CMD> reportSelect


             Object Type : Standard Cell
                    Name : FILLER_T_1_57
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 27.26 24.36
                     Box : (27.26 , 24.36) (27.84 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_56
        No. of Terminals : 0
               Cell Type : FILL4
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 26.1 24.36
                     Box : (26.1 , 24.36) (27.26 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_55
        No. of Terminals : 0
               Cell Type : FILL8
              Cell Width : 2.32
             Cell Height : 2.61
                Location : 23.78 24.36
                     Box : (23.78 , 24.36) (26.1 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_54
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 21.46 24.36
                     Box : (21.46 , 24.36) (22.04 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_53
        No. of Terminals : 0
               Cell Type : FILL4
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 20.3 24.36
                     Box : (20.3 , 24.36) (21.46 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_52
        No. of Terminals : 0
               Cell Type : FILL1
              Cell Width : 0.29
             Cell Height : 2.61
                Location : 18.27 24.36
                     Box : (18.27 , 24.36) (18.56 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_51
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 17.69 24.36
                     Box : (17.69 , 24.36) (18.27 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_50
        No. of Terminals : 0
               Cell Type : FILL8
              Cell Width : 2.32
             Cell Height : 2.61
                Location : 15.37 24.36
                     Box : (15.37 , 24.36) (17.69 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_49
        No. of Terminals : 0
               Cell Type : FILL1
              Cell Width : 0.29
             Cell Height : 2.61
                Location : 14.21 24.36
                     Box : (14.21 , 24.36) (14.5 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_48
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 13.63 24.36
                     Box : (13.63 , 24.36) (14.21 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_47
        No. of Terminals : 0
               Cell Type : FILL4
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 12.47 24.36
                     Box : (12.47 , 24.36) (13.63 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_46
        No. of Terminals : 0
               Cell Type : FILL16
              Cell Width : 4.64
             Cell Height : 2.61
                Location : 7.83 24.36
                     Box : (7.83 , 24.36) (12.47 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : WELLTAP_15
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 7.25 24.36
                     Box : (7.25 , 24.36) (7.83 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : ENDCAP_15
        No. of Terminals : 0
               Cell Type : FILL4
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 6.09 24.36
                     Box : (6.09 , 24.36) (7.25 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : g4265
        No. of Terminals : 2
               Cell Type : INVX1
              Cell Width : 0.87
             Cell Height : 2.61
                Location : 14.5 24.36
                     Box : (14.5 , 24.36) (15.37 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_8
           Instance Name : g4265
              Pin Shapes : {Metal1(1) {14.86 25.245 15.175 25.505}} {Metal1(1) {15.055 24.985 15.175 26.35}}


             Object Type : Pin
                    Name : A
                     Net : count[0]
           Instance Name : g4265
              Pin Shapes : {Metal1(1) {14.57 25.155 14.74 25.56}} {Metal1(1) {14.62 25.155 14.74 25.58}}


             Object Type : Standard Cell
                    Name : g4247__2346
        No. of Terminals : 4
               Cell Type : NAND3XL
              Cell Width : 1.74
             Cell Height : 2.61
                Location : 22.04 24.36
                     Box : (22.04 , 24.36) (23.78 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_26
           Instance Name : g4247__2346
              Pin Shapes : {Metal1(1) {22.535 25.995 22.79 26.115}} {Metal1(1) {23.335 25.04 23.455 26.085}} {Metal1(1) {23.27 25.825 23.455 26.085}} {Metal1(1) {22.67 25.965 23.645 26.085}} {Metal1(1) {23.525 25.965 23.645 26.205}}


             Object Type : Pin
                    Name : C
                     Net : n_19
           Instance Name : g4247__2346
              Pin Shapes : {Metal1(1) {22.98 25.245 23.155 25.505}} {Metal1(1) {23.065 25.385 23.215 25.625}}


             Object Type : Pin
                    Name : B
                     Net : state[0]
           Instance Name : g4247__2346
              Pin Shapes : {Metal1(1) {22.69 25.245 22.84 25.66}} {Metal1(1) {22.735 25.415 22.855 25.845}}


             Object Type : Pin
                    Name : A
                     Net : state[1]
           Instance Name : g4247__2346
              Pin Shapes : {Metal1(1) {22.395 25.4 22.515 25.875}} {Metal1(1) {22.395 25.42 22.55 25.875}}


             Object Type : Standard Cell
                    Name : g4217__2398
        No. of Terminals : 4
               Cell Type : NAND3XL
              Cell Width : 1.74
             Cell Height : 2.61
                Location : 18.56 24.36
                     Box : (18.56 , 24.36) (20.3 , 26.97)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_54
           Instance Name : g4217__2398
              Pin Shapes : {Metal1(1) {19.055 25.995 19.31 26.115}} {Metal1(1) {19.855 25.04 19.975 26.085}} {Metal1(1) {19.79 25.825 19.975 26.085}} {Metal1(1) {19.19 25.965 20.165 26.085}} {Metal1(1) {20.045 25.965 20.165 26.205}}


             Object Type : Pin
                    Name : C
                     Net : Test
           Instance Name : g4217__2398
              Pin Shapes : {Metal1(1) {19.5 25.245 19.675 25.505}} {Metal1(1) {19.585 25.385 19.735 25.625}}


             Object Type : Pin
                    Name : B
                     Net : n_8
           Instance Name : g4217__2398
              Pin Shapes : {Metal1(1) {19.21 25.245 19.36 25.66}} {Metal1(1) {19.255 25.415 19.375 25.845}}


             Object Type : Pin
                    Name : A
                     Net : n_33
           Instance Name : g4217__2398
              Pin Shapes : {Metal1(1) {18.915 25.4 19.035 25.875}} {Metal1(1) {18.915 25.42 19.07 25.875}}


             Object Type : Pin
                    Name : Y
                     Net : state[2]
           Instance Name : g4276
              Pin Shapes : {Metal1(1) {26.38 23.455 26.5 23.96}} {Metal1(1) {26.2 23.455 26.5 23.575}} {Metal1(1) {26.32 22.15 26.44 22.935}} {Metal1(1) {26.2 22.815 26.32 23.575}} {Metal1(1) {26.17 22.815 26.32 23.415}} {Metal1(1) {25.54 23.295 25.66 23.96}} {Metal1(1) {25.48 22.15 25.6 22.935}} {Metal1(1) {24.7 23.295 24.82 23.96}} {Metal1(1) {24.64 22.15 24.76 22.935}} {Metal1(1) {23.86 23.295 23.98 23.96}} {Metal1(1) {23.8 22.15 23.92 22.935}} {Metal1(1) {23.02 23.295 23.14 23.96}} {Metal1(1) {22.96 22.15 23.08 22.935}} {Metal1(1) {22.18 23.295 22.3 23.96}} {Metal1(1) {22.12 22.15 22.24 22.935}} {Metal1(1) {21.34 23.295 21.46 23.96}} {Metal1(1) {21.28 22.15 21.4 22.935}} {Metal1(1) {20.44 23.295 20.56 23.96}} {Metal1(1) {20.44 22.15 20.56 22.935}} {Metal1(1) {19.6 22.815 26.44 22.935}} {Metal1(1) {19.6 23.295 19.72 23.96}} {Metal1(1) {19.6 23.295 26.32 23.415}} {Metal1(1) {19.6 22.15 19.72 22.935}}


             Object Type : Pin
                    Name : Y
                     Net : n_11
           Instance Name : g4261
              Pin Shapes : {Metal1(1) {27.04 23.215 27.355 23.475}} {Metal1(1) {27.235 22.37 27.355 23.735}}


             Object Type : Pin
                    Name : A
                     Net : state[1]
           Instance Name : g4261
              Pin Shapes : {Metal1(1) {26.75 23.16 26.92 23.565}} {Metal1(1) {26.8 23.14 26.92 23.565}}


             Object Type : Pin
                    Name : A
                     Net : element_operation[1]
           Instance Name : g4255__5107
              Pin Shapes : {Metal1(1) {13.41 23.215 13.56 23.63}} {Metal1(1) {13.39 23.135 13.51 23.57}}


             Object Type : Pin
                    Name : Y
                     Net : n_71
           Instance Name : g4196__8246
              Pin Shapes : {Metal1(1) {16.02 23.505 16.17 23.765}} {Metal1(1) {15.78 23.44 16.14 23.56}} {Metal1(1) {15.88 23.505 16.17 23.68}} {Metal1(1) {15.78 22.685 15.9 23.56}} {Metal1(1) {15.78 22.685 16.34 22.805}}


             Object Type : Pin
                    Name : A
                     Net : state[0]
           Instance Name : g4266
              Pin Shapes : {Metal1(1) {27.62 23.16 27.79 23.565}} {Metal1(1) {27.67 23.14 27.79 23.565}}


             Object Type : Standard Cell
                    Name : FILLER_T_1_76
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 26.1 34.8
                     Box : (26.1 , 34.8) (26.68 , 37.41)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_69
        No. of Terminals : 0
               Cell Type : FILL8
              Cell Width : 2.32
             Cell Height : 2.61
                Location : 24.94 32.19
                     Box : (24.94 , 32.19) (27.26 , 34.8)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : g4202__7482
        No. of Terminals : 5
               Cell Type : AOI211XL
              Cell Width : 2.03
             Cell Height : 2.61
                Location : 25.23 26.97
                     Box : (25.23 , 26.97) (27.26 , 29.58)
         Location Origin : Lower Left
             Orientation : R180
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_68
           Instance Name : g4202__7482
              Pin Shapes : {Metal1(1) {26.365 28.645 26.485 29.065}} {Metal1(1) {25.525 28.645 26.485 28.765}} {Metal1(1) {25.525 27.855 25.74 28.115}} {Metal1(1) {25.525 27.65 25.645 29.065}}


             Object Type : Pin
                    Name : C0
                     Net : rst
           Instance Name : g4202__7482
              Pin Shapes : {Metal1(1) {25.86 28.145 26.03 28.405}} {Metal1(1) {25.785 28.285 25.93 28.525}}


             Object Type : Pin
                    Name : B0
                     Net : n_54
           Instance Name : g4202__7482
              Pin Shapes : {Metal1(1) {26.17 28.13 26.32 28.525}} {Metal1(1) {26.15 28.32 26.39 28.525}}


             Object Type : Pin
                    Name : A1
                     Net : n_36
           Instance Name : g4202__7482
              Pin Shapes : {Metal1(1) {26.75 28.145 26.9 28.42}} {Metal1(1) {26.51 28.29 26.9 28.42}}


             Object Type : Pin
                    Name : A0
                     Net : n_29
           Instance Name : g4202__7482
              Pin Shapes : {Metal1(1) {27.04 28.26 27.19 28.695}} {Metal1(1) {27.02 28.23 27.14 28.69}}


             Object Type : Standard Cell
                    Name : g4181__4319
        No. of Terminals : 4
               Cell Type : OAI2BB1XL
              Cell Width : 2.03
             Cell Height : 2.61
                Location : 24.94 40.02
                     Box : (24.94 , 40.02) (26.97 , 42.63)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_79
           Instance Name : g4181__4319
              Pin Shapes : {Metal1(1) {25.055 40.65 25.175 41.25}} {Metal1(1) {25.01 40.905 25.175 41.165}} {Metal1(1) {25.215 40.51 25.335 40.77}} {Metal1(1) {25.055 40.65 25.335 40.77}} {Metal1(1) {25.055 41.13 25.47 41.25}} {Metal1(1) {25.35 41.13 25.47 41.85}} {Metal1(1) {25.435 41.73 25.555 41.97}}


             Object Type : Pin
                    Name : B0
                     Net : n_4
           Instance Name : g4181__4319
              Pin Shapes : {Metal1(1) {25.62 41.13 25.74 41.61}} {Metal1(1) {25.59 41.155 25.74 41.61}}


             Object Type : Pin
                    Name : A1N
                     Net : n_67
           Instance Name : g4181__4319
              Pin Shapes : {Metal1(1) {26.49 40.875 26.61 41.375}} {Metal1(1) {26.46 40.905 26.61 41.375}}


             Object Type : Pin
                    Name : A0N
                     Net : orig[4]
           Instance Name : g4181__4319
              Pin Shapes : {Metal1(1) {25.98 41.19 26.1 41.55}} {Metal1(1) {25.88 41.195 26.1 41.55}}


             Object Type : Standard Cell
                    Name : g4180__6260
        No. of Terminals : 4
               Cell Type : OAI2BB1XL
              Cell Width : 2.03
             Cell Height : 2.61
                Location : 25.23 37.41
                     Box : (25.23 , 37.41) (27.26 , 40.02)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_80
           Instance Name : g4180__6260
              Pin Shapes : {Metal1(1) {25.345 38.79 25.465 39.39}} {Metal1(1) {25.3 38.875 25.465 39.135}} {Metal1(1) {25.505 39.27 25.625 39.53}} {Metal1(1) {25.345 39.27 25.625 39.39}} {Metal1(1) {25.345 38.79 25.76 38.91}} {Metal1(1) {25.64 38.19 25.76 38.91}} {Metal1(1) {25.725 38.07 25.845 38.31}}


             Object Type : Pin
                    Name : B0
                     Net : n_4
           Instance Name : g4180__6260
              Pin Shapes : {Metal1(1) {25.91 38.43 26.03 38.91}} {Metal1(1) {25.88 38.43 26.03 38.885}}


             Object Type : Pin
                    Name : A1N
                     Net : n_67
           Instance Name : g4180__6260
              Pin Shapes : {Metal1(1) {26.78 38.665 26.9 39.165}} {Metal1(1) {26.75 38.665 26.9 39.135}}


             Object Type : Pin
                    Name : A0N
                     Net : orig[5]
           Instance Name : g4180__6260
              Pin Shapes : {Metal1(1) {26.27 38.49 26.39 38.85}} {Metal1(1) {26.17 38.49 26.39 38.845}}


             Object Type : Pin
                    Name : SI
                     Net : n_29
           Instance Name : nextstate_reg[1]
              Pin Shapes : {Metal1(1) {26.405 30.79 26.665 31.015}} {Metal1(1) {26.305 30.79 26.665 30.99}}


             Object Type : Pin
                    Name : SE
                     Net : n_68
           Instance Name : nextstate_reg[1]
              Pin Shapes : {Metal1(1) {27.145 30.89 27.265 31.13}} {Metal1(1) {27.025 30.47 27.145 31.01}} {Metal1(1) {26.725 30.35 26.845 30.59}} {Metal1(1) {26.115 30.47 26.375 30.67}} {Metal1(1) {26.005 30.47 27.145 30.59}}


             Object Type : Pin
                    Name : D
                     Net : n_78
           Instance Name : orig_reg[6]
              Pin Shapes : {Metal1(1) {27.565 36.295 27.825 36.55}} {Metal1(1) {27.545 36.29 27.785 36.525}}


             Object Type : Standard Cell
                    Name : WELLTAP_25
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 7.25 37.41
                     Box : (7.25 , 37.41) (7.83 , 40.02)
         Location Origin : Lower Left
             Orientation : MX
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : ENDCAP_25
        No. of Terminals : 0
               Cell Type : FILL4
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 6.09 37.41
                     Box : (6.09 , 37.41) (7.25 , 40.02)
         Location Origin : Lower Left
             Orientation : MX
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : count_reg[1]
        No. of Terminals : 4
               Cell Type : DFFRHQX1
              Cell Width : 7.83
             Cell Height : 2.61
                Location : 17.4 37.41
                     Box : (17.4 , 37.41) (25.23 , 40.02)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : RN
                     Net : n_5
           Instance Name : count_reg[1]
              Pin Shapes : {Metal1(1) {19.735 38.62 19.995 38.825}} {Metal1(1) {19.615 38.62 19.995 38.8}}


             Object Type : Pin
                    Name : Q
                     Net : count[1]
           Instance Name : count_reg[1]
              Pin Shapes : {Metal1(1) {17.515 38.56 17.635 39.345}} {Metal1(1) {17.47 38.585 17.635 38.845}} {Metal1(1) {17.535 39.225 17.655 39.465}} {Metal1(1) {17.535 38.03 17.655 38.68}}


             Object Type : Pin
                    Name : D
                     Net : n_85
           Instance Name : count_reg[1]
              Pin Shapes : {Metal1(1) {24.085 38.81 24.345 39.08}} {Metal1(1) {23.965 38.81 24.345 39.06}}


             Object Type : Pin
                    Name : CK
                     Net : clk
           Instance Name : count_reg[1]
              Pin Shapes : {Metal1(1) {17.995 38.64 18.255 38.835}} {Metal1(1) {18.135 38.7 18.395 38.865}}


             Object Type : Standard Cell
                    Name : count_reg[2]
        No. of Terminals : 6
               Cell Type : SDFFRHQX1
              Cell Width : 9.57
             Cell Height : 2.61
                Location : 7.83 37.41
                     Box : (7.83 , 37.41) (17.4 , 40.02)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : SI
                     Net : count[2]
           Instance Name : count_reg[2]
              Pin Shapes : {Metal1(1) {16.255 38.63 16.515 38.81}} {Metal1(1) {16.255 38.665 16.715 38.81}}


             Object Type : Pin
                    Name : SE
                     Net : n_71
           Instance Name : count_reg[2]
              Pin Shapes : {Metal1(1) {15.615 38.58 15.735 39.05}} {Metal1(1) {16.545 38.93 16.805 39.08}} {Metal1(1) {15.615 38.93 16.995 39.05}} {Metal1(1) {16.875 38.81 16.995 39.05}}


             Object Type : Pin
                    Name : RN
                     Net : n_5
           Instance Name : count_reg[2]
              Pin Shapes : {Metal1(1) {9.975 38.7 10.255 38.83}} {Metal1(1) {10.135 38.63 10.425 38.79}}


             Object Type : Pin
                    Name : Q
                     Net : count[2]
           Instance Name : count_reg[2]
              Pin Shapes : {Metal1(1) {7.9 38.585 8.085 38.845}} {Metal1(1) {7.965 38.01 8.085 39.34}}


             Object Type : Pin
                    Name : D
                     Net : n_51
           Instance Name : count_reg[2]
              Pin Shapes : {Metal1(1) {14.86 38.875 15.01 39.135}} {Metal1(1) {14.86 38.97 15.255 39.09}} {Metal1(1) {15.135 38.85 15.255 39.09}}


             Object Type : Pin
                    Name : CK
                     Net : clk
           Instance Name : count_reg[2]
              Pin Shapes : {Metal1(1) {8.48 38.585 8.63 38.87}} {Metal1(1) {8.48 38.585 8.745 38.855}}


             Object Type : Standard Cell
                    Name : FILLER_T_1_75
        No. of Terminals : 0
               Cell Type : FILL4
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 18.85 34.8
                     Box : (18.85 , 34.8) (20.01 , 37.41)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_74
        No. of Terminals : 0
               Cell Type : FILL8
              Cell Width : 2.32
             Cell Height : 2.61
                Location : 16.53 34.8
                     Box : (16.53 , 34.8) (18.85 , 37.41)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_73
        No. of Terminals : 0
               Cell Type : FILL1
              Cell Width : 0.29
             Cell Height : 2.61
                Location : 8.41 34.8
                     Box : (8.41 , 34.8) (8.7 , 37.41)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_72
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 7.83 34.8
                     Box : (7.83 , 34.8) (8.41 , 37.41)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : WELLTAP_23
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 7.25 34.8
                     Box : (7.25 , 34.8) (7.83 , 37.41)
         Location Origin : Lower Left
             Orientation : R0
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : WELLTAP_21
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 7.25 32.19
                     Box : (7.25 , 32.19) (7.83 , 34.8)
         Location Origin : Lower Left
             Orientation : MX
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : WELLTAP_19
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 7.25 29.58
                     Box : (7.25 , 29.58) (7.83 , 32.19)
         Location Origin : Lower Left
             Orientation : R0
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : WELLTAP_17
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 7.25 26.97
                     Box : (7.25 , 26.97) (7.83 , 29.58)
         Location Origin : Lower Left
             Orientation : MX
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : ENDCAP_23
        No. of Terminals : 0
               Cell Type : FILL4
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 6.09 34.8
                     Box : (6.09 , 34.8) (7.25 , 37.41)
         Location Origin : Lower Left
             Orientation : R0
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : ENDCAP_21
        No. of Terminals : 0
               Cell Type : FILL4
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 6.09 32.19
                     Box : (6.09 , 32.19) (7.25 , 34.8)
         Location Origin : Lower Left
             Orientation : MX
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : ENDCAP_19
        No. of Terminals : 0
               Cell Type : FILL4
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 6.09 29.58
                     Box : (6.09 , 29.58) (7.25 , 32.19)
         Location Origin : Lower Left
             Orientation : R0
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : ENDCAP_17
        No. of Terminals : 0
               Cell Type : FILL4
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 6.09 26.97
                     Box : (6.09 , 26.97) (7.25 , 29.58)
         Location Origin : Lower Left
             Orientation : MX
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : g2
        No. of Terminals : 4
               Cell Type : AOI21X1
              Cell Width : 1.74
             Cell Height : 2.61
                Location : 20.88 26.97
                     Box : (20.88 , 26.97) (22.62 , 29.58)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_134
           Instance Name : g2
              Pin Shapes : {Metal1(1) {21.74 28.695 21.86 28.935}} {Metal1(1) {21.74 28.695 22.395 28.815}} {Metal1(1) {22.275 27.37 22.395 28.815}} {Metal1(1) {22.275 28.435 22.55 28.695}}


             Object Type : Pin
                    Name : B0
                     Net : n_13
           Instance Name : g2
              Pin Shapes : {Metal1(1) {21.82 28.145 21.97 28.43}} {Metal1(1) {21.85 28.385 22.09 28.525}}


             Object Type : Pin
                    Name : A1
                     Net : Test
           Instance Name : g2
              Pin Shapes : {Metal1(1) {21.58 28.145 21.7 28.575}} {Metal1(1) {21.53 28.145 21.7 28.56}}


             Object Type : Pin
                    Name : A0
                     Net : n_19
           Instance Name : g2
              Pin Shapes : {Metal1(1) {21.26 28.275 21.38 28.755}} {Metal1(1) {21.24 28.3 21.39 28.755}}


             Object Type : Standard Cell
                    Name : g4270
        No. of Terminals : 2
               Cell Type : INVX1
              Cell Width : 0.87
             Cell Height : 2.61
                Location : 24.07 32.19
                     Box : (24.07 , 32.19) (24.94 , 34.8)
         Location Origin : Lower Left
             Orientation : R180
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_5
           Instance Name : g4270
              Pin Shapes : {Metal1(1) {24.265 33.655 24.58 33.915}} {Metal1(1) {24.265 32.81 24.385 34.175}}


             Object Type : Pin
                    Name : A
                     Net : rst
           Instance Name : g4270
              Pin Shapes : {Metal1(1) {24.7 33.6 24.87 34.005}} {Metal1(1) {24.7 33.58 24.82 34.005}}


             Object Type : Standard Cell
                    Name : g4259
        No. of Terminals : 2
               Cell Type : INVX1
              Cell Width : 0.87
             Cell Height : 2.61
                Location : 20.01 26.97
                     Box : (20.01 , 26.97) (20.88 , 29.58)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_13
           Instance Name : g4259
              Pin Shapes : {Metal1(1) {20.37 28.435 20.685 28.695}} {Metal1(1) {20.565 27.59 20.685 28.955}}


             Object Type : Pin
                    Name : A
                     Net : fresh_state
           Instance Name : g4259
              Pin Shapes : {Metal1(1) {20.08 28.38 20.25 28.785}} {Metal1(1) {20.13 28.36 20.25 28.785}}


             Object Type : Standard Cell
                    Name : g4237__5115
        No. of Terminals : 5
               Cell Type : NOR4BXL
              Cell Width : 2.61
             Cell Height : 2.61
                Location : 17.4 26.97
                     Box : (17.4 , 26.97) (20.01 , 29.58)
         Location Origin : Lower Left
             Orientation : R180
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_33
           Instance Name : g4237__5115
              Pin Shapes : {Metal1(1) {19.77 28.435 19.94 28.695}} {Metal1(1) {19.77 27.905 19.89 28.795}} {Metal1(1) {19.335 27.905 19.89 28.025}} {Metal1(1) {19.335 27.785 19.455 28.025}} {Metal1(1) {19.215 28.675 19.335 29.155}} {Metal1(1) {18.435 28.675 19.89 28.795}} {Metal1(1) {18.435 28.675 18.555 29.095}} {Metal1(1) {18.315 28.975 18.555 29.095}}


             Object Type : Pin
                    Name : D
                     Net : count[3]
           Instance Name : g4237__5115
              Pin Shapes : {Metal1(1) {19.475 28.145 19.595 28.555}} {Metal1(1) {19.475 28.145 19.65 28.545}}


             Object Type : Pin
                    Name : C
                     Net : count[2]
           Instance Name : g4237__5115
              Pin Shapes : {Metal1(1) {18.865 28.2 19.125 28.415}} {Metal1(1) {18.795 28.295 19.035 28.485}}


             Object Type : Pin
                    Name : B
                     Net : count[1]
           Instance Name : g4237__5115
              Pin Shapes : {Metal1(1) {18.535 28.285 18.655 28.525}} {Metal1(1) {18.34 28.285 18.655 28.405}} {Metal1(1) {18.34 28.145 18.49 28.405}}


             Object Type : Pin
                    Name : AN
                     Net : count[4]
           Instance Name : g4237__5115
              Pin Shapes : {Metal1(1) {17.775 28.17 17.895 28.555}} {Metal1(1) {17.705 28.2 17.965 28.42}}


             Object Type : Standard Cell
                    Name : fresh_state_reg
        No. of Terminals : 4
               Cell Type : DFFSHQX1
              Cell Width : 8.12
             Cell Height : 2.61
                Location : 15.95 32.19
                     Box : (15.95 , 32.19) (24.07 , 34.8)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : SN
                     Net : n_5
           Instance Name : fresh_state_reg
              Pin Shapes : {Metal1(1) {17.8 33.42 18.04 33.54}} {Metal1(1) {17.92 33.46 18.46 33.58}} {Metal1(1) {18.34 33.46 18.46 34.44}} {Metal1(1) {18.34 33.655 18.49 33.915}} {Metal1(1) {18.34 34.32 20.305 34.44}} {Metal1(1) {20.185 33.83 20.305 34.44}} {Metal1(1) {20.185 33.83 20.705 33.95}} {Metal1(1) {20.585 33.65 20.705 33.95}}


             Object Type : Pin
                    Name : Q
                     Net : fresh_state
           Instance Name : fresh_state_reg
              Pin Shapes : {Metal1(1) {16.02 33.365 16.17 33.625}} {Metal1(1) {16.02 33.505 16.49 33.625}} {Metal1(1) {16.37 32.81 16.49 34.16}}


             Object Type : Pin
                    Name : D
                     Net : n_134
           Instance Name : fresh_state_reg
              Pin Shapes : {Metal1(1) {22.925 33.41 23.185 33.68}}


             Object Type : Pin
                    Name : CK
                     Net : clk
           Instance Name : fresh_state_reg
              Pin Shapes : {Metal1(1) {23.385 33.49 23.625 33.68}} {Metal1(1) {23.505 33.42 23.765 33.635}}


             Object Type : Standard Cell
                    Name : g4198__7098
        No. of Terminals : 4
               Cell Type : OA21X1
              Cell Width : 2.61
             Cell Height : 2.61
                Location : 22.62 26.97
                     Box : (22.62 , 26.97) (25.23 , 29.58)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_66
           Instance Name : g4198__7098
              Pin Shapes : {Metal1(1) {24.59 27.37 24.71 28.575}} {Metal1(1) {24.72 28.435 24.87 28.695}} {Metal1(1) {24.75 28.435 24.87 28.93}} {Metal1(1) {24.59 28.435 24.87 28.575}} {Metal1(1) {24.75 28.81 25.05 28.93}}


             Object Type : Pin
                    Name : B0
                     Net : Test
           Instance Name : g4198__7098
              Pin Shapes : {Metal1(1) {23.85 28.32 23.97 28.81}} {Metal1(1) {23.85 28.435 24 28.81}}


             Object Type : Pin
                    Name : A1
                     Net : n_26
           Instance Name : g4198__7098
              Pin Shapes : {Metal1(1) {23.27 28.145 23.42 28.405}} {Metal1(1) {23.45 28.285 23.57 28.525}} {Metal1(1) {23.27 28.285 23.57 28.405}}


             Object Type : Pin
                    Name : A0
                     Net : n_54
           Instance Name : g4198__7098
              Pin Shapes : {Metal1(1) {23.01 28.02 23.13 28.5}} {Metal1(1) {22.98 28.02 23.13 28.455}}


             Object Type : Standard Cell
                    Name : g4195__5122
        No. of Terminals : 3
               Cell Type : NAND2XL
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 10.73 32.19
                     Box : (10.73 , 32.19) (11.89 , 34.8)
         Location Origin : Lower Left
             Orientation : R180
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_72
           Instance Name : g4195__5122
              Pin Shapes : {Metal1(1) {11.09 33.945 11.24 34.205}} {Metal1(1) {10.85 33.88 11.21 34}} {Metal1(1) {10.95 33.945 11.24 34.12}} {Metal1(1) {10.85 33.125 10.97 34}} {Metal1(1) {10.85 33.125 11.41 33.245}}


             Object Type : Pin
                    Name : B
                     Net : count[3]
           Instance Name : g4195__5122
              Pin Shapes : {Metal1(1) {11.09 33.365 11.28 33.745}} {Metal1(1) {11.09 33.365 11.305 33.625}}


             Object Type : Pin
                    Name : A
                     Net : n_50
           Instance Name : g4195__5122
              Pin Shapes : {Metal1(1) {11.67 33.235 11.82 33.625}} {Metal1(1) {11.53 33.36 11.65 33.76}} {Metal1(1) {11.53 33.36 11.82 33.625}}


             Object Type : Standard Cell
                    Name : Test_reg
        No. of Terminals : 4
               Cell Type : DFFSHQX1
              Cell Width : 8.12
             Cell Height : 2.61
                Location : 17.4 29.58
                     Box : (17.4 , 29.58) (25.52 , 32.19)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : SN
                     Net : n_5
           Instance Name : Test_reg
              Pin Shapes : {Metal1(1) {19.25 30.84 19.49 30.96}} {Metal1(1) {19.37 30.8 19.91 30.92}} {Metal1(1) {19.79 29.94 19.91 30.92}} {Metal1(1) {19.79 30.465 19.94 30.725}} {Metal1(1) {19.79 29.94 21.755 30.06}} {Metal1(1) {21.635 29.94 21.755 30.55}} {Metal1(1) {21.635 30.43 22.155 30.55}} {Metal1(1) {22.035 30.43 22.155 30.73}}


             Object Type : Pin
                    Name : Q
                     Net : Test
           Instance Name : Test_reg
              Pin Shapes : {Metal1(1) {17.47 30.755 17.62 31.015}} {Metal1(1) {17.47 30.755 17.94 30.875}} {Metal1(1) {17.82 30.22 17.94 31.57}}


             Object Type : Pin
                    Name : D
                     Net : n_66
           Instance Name : Test_reg
              Pin Shapes : {Metal1(1) {24.375 30.7 24.635 30.97}}


             Object Type : Pin
                    Name : CK
                     Net : clk
           Instance Name : Test_reg
              Pin Shapes : {Metal1(1) {24.835 30.7 25.075 30.89}} {Metal1(1) {24.955 30.745 25.215 30.96}}


             Object Type : Standard Cell
                    Name : g4168__1666
        No. of Terminals : 5
               Cell Type : OAI211XL
              Cell Width : 2.03
             Cell Height : 2.61
                Location : 11.89 32.19
                     Box : (11.89 , 32.19) (13.92 , 34.8)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_86
           Instance Name : g4168__1666
              Pin Shapes : {Metal1(1) {12.66 32.91 13.785 33.03}} {Metal1(1) {13.41 32.785 13.56 33.045}} {Metal1(1) {13.49 32.85 13.61 34.11}} {Metal1(1) {13.505 33.99 13.625 34.23}} {Metal1(1) {13.49 32.85 13.785 33.09}}


             Object Type : Pin
                    Name : C0
                     Net : n_70
           Instance Name : g4168__1666
              Pin Shapes : {Metal1(1) {13.12 33.365 13.32 33.625}} {Metal1(1) {13.2 33.31 13.37 33.55}}


             Object Type : Pin
                    Name : B0
                     Net : n_72
           Instance Name : g4168__1666
              Pin Shapes : {Metal1(1) {12.83 33.22 13 33.63}} {Metal1(1) {12.88 33.205 13 33.63}}


             Object Type : Pin
                    Name : A1
                     Net : n_50
           Instance Name : g4168__1666
              Pin Shapes : {Metal1(1) {12.56 33.15 12.68 33.63}} {Metal1(1) {12.54 33.17 12.69 33.625}}


             Object Type : Pin
                    Name : A0
                     Net : count[3]
           Instance Name : g4168__1666
              Pin Shapes : {Metal1(1) {12.24 33.215 12.36 33.63}} {Metal1(1) {12.25 32.935 12.4 33.335}}


             Object Type : Standard Cell
                    Name : g4167__2346
        No. of Terminals : 3
               Cell Type : NAND2XL
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 7.83 32.19
                     Box : (7.83 , 32.19) (8.99 , 34.8)
         Location Origin : Lower Left
             Orientation : R180
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_87
           Instance Name : g4167__2346
              Pin Shapes : {Metal1(1) {8.19 33.945 8.34 34.205}} {Metal1(1) {7.95 33.88 8.31 34}} {Metal1(1) {8.05 33.945 8.34 34.12}} {Metal1(1) {7.95 33.125 8.07 34}} {Metal1(1) {7.95 33.125 8.51 33.245}}


             Object Type : Pin
                    Name : B
                     Net : count[4]
           Instance Name : g4167__2346
              Pin Shapes : {Metal1(1) {8.19 33.365 8.38 33.745}} {Metal1(1) {8.19 33.365 8.405 33.625}}


             Object Type : Pin
                    Name : A
                     Net : n_72
           Instance Name : g4167__2346
              Pin Shapes : {Metal1(1) {8.77 33.235 8.92 33.625}} {Metal1(1) {8.63 33.36 8.75 33.76}} {Metal1(1) {8.63 33.36 8.92 33.625}}


             Object Type : Standard Cell
                    Name : orig_reg[5]
        No. of Terminals : 3
               Cell Type : DFFQX1
              Cell Width : 6.09
             Cell Height : 2.61
                Location : 20.01 34.8
                     Box : (20.01 , 34.8) (26.1 , 37.41)
         Location Origin : Lower Left
             Orientation : MY
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Q
                     Net : orig[5]
           Instance Name : orig_reg[5]
              Pin Shapes : {Metal1(1) {25.845 35.975 26.03 36.235}} {Metal1(1) {25.845 35.48 25.965 37.005}}


             Object Type : Pin
                    Name : D
                     Net : n_80
           Instance Name : orig_reg[5]
              Pin Shapes : {Metal1(1) {20.895 36.295 21.155 36.55}} {Metal1(1) {20.875 36.29 21.115 36.525}}


             Object Type : Pin
                    Name : CK
                     Net : clk
           Instance Name : orig_reg[5]
              Pin Shapes : {Metal1(1) {25.3 36.24 25.45 36.525}} {Metal1(1) {25.185 36.255 25.45 36.525}}


             Object Type : Standard Cell
                    Name : count_reg[0]
        No. of Terminals : 6
               Cell Type : SDFFRHQX1
              Cell Width : 9.57
             Cell Height : 2.61
                Location : 7.83 26.97
                     Box : (7.83 , 26.97) (17.4 , 29.58)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : SI
                     Net : count[0]
           Instance Name : count_reg[0]
              Pin Shapes : {Metal1(1) {16.255 28.19 16.515 28.37}} {Metal1(1) {16.255 28.225 16.715 28.37}}


             Object Type : Pin
                    Name : SE
                     Net : n_71
           Instance Name : count_reg[0]
              Pin Shapes : {Metal1(1) {15.615 28.14 15.735 28.61}} {Metal1(1) {16.545 28.49 16.805 28.64}} {Metal1(1) {15.615 28.49 16.995 28.61}} {Metal1(1) {16.875 28.37 16.995 28.61}}


             Object Type : Pin
                    Name : RN
                     Net : n_5
           Instance Name : count_reg[0]
              Pin Shapes : {Metal1(1) {9.975 28.26 10.255 28.39}} {Metal1(1) {10.135 28.19 10.425 28.35}}


             Object Type : Pin
                    Name : Q
                     Net : count[0]
           Instance Name : count_reg[0]
              Pin Shapes : {Metal1(1) {7.9 28.145 8.085 28.405}} {Metal1(1) {7.965 27.57 8.085 28.9}}


             Object Type : Pin
                    Name : D
                     Net : n_8
           Instance Name : count_reg[0]
              Pin Shapes : {Metal1(1) {14.86 28.435 15.01 28.695}} {Metal1(1) {14.86 28.53 15.255 28.65}} {Metal1(1) {15.135 28.41 15.255 28.65}}


             Object Type : Pin
                    Name : CK
                     Net : clk
           Instance Name : count_reg[0]
              Pin Shapes : {Metal1(1) {8.48 28.145 8.63 28.43}} {Metal1(1) {8.48 28.145 8.745 28.415}}


             Object Type : Standard Cell
                    Name : g4154__2883
        No. of Terminals : 4
               Cell Type : OAI21XL
              Cell Width : 1.74
             Cell Height : 2.61
                Location : 8.99 32.19
                     Box : (8.99 , 32.19) (10.73 , 34.8)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_88
           Instance Name : g4154__2883
              Pin Shapes : {Metal1(1) {10.055 32.78 10.175 33.02}} {Metal1(1) {10.055 32.9 10.255 33.02}} {Metal1(1) {10.135 33.02 10.61 33.14}} {Metal1(1) {10.475 33.88 10.595 34.12}} {Metal1(1) {10.49 33.02 10.61 34}} {Metal1(1) {10.49 33.075 10.66 33.335}}


             Object Type : Pin
                    Name : B0
                     Net : n_87
           Instance Name : g4154__2883
              Pin Shapes : {Metal1(1) {10.22 33.26 10.34 33.76}} {Metal1(1) {10.22 33.29 10.37 33.76}}


             Object Type : Pin
                    Name : A1
                     Net : n_72
           Instance Name : g4154__2883
              Pin Shapes : {Metal1(1) {9.64 33.075 9.79 33.335}} {Metal1(1) {9.895 33.14 10.015 33.38}} {Metal1(1) {9.64 33.14 10.015 33.335}}


             Object Type : Pin
                    Name : A0
                     Net : count[4]
           Instance Name : g4154__2883
              Pin Shapes : {Metal1(1) {9.375 33.02 9.495 33.5}} {Metal1(1) {9.35 33.02 9.5 33.475}}


             Object Type : Standard Cell
                    Name : g4153__9945
        No. of Terminals : 4
               Cell Type : OAI2BB1XL
              Cell Width : 2.03
             Cell Height : 2.61
                Location : 13.92 32.19
                     Box : (13.92 , 32.19) (15.95 , 34.8)
         Location Origin : Lower Left
             Orientation : R180
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_89
           Instance Name : g4153__9945
              Pin Shapes : {Metal1(1) {15.715 33.57 15.835 34.17}} {Metal1(1) {15.715 33.655 15.88 33.915}} {Metal1(1) {15.555 34.05 15.675 34.31}} {Metal1(1) {15.555 34.05 15.835 34.17}} {Metal1(1) {15.42 33.57 15.835 33.69}} {Metal1(1) {15.42 32.97 15.54 33.69}} {Metal1(1) {15.335 32.85 15.455 33.09}}


             Object Type : Pin
                    Name : B0
                     Net : n_86
           Instance Name : g4153__9945
              Pin Shapes : {Metal1(1) {15.15 33.21 15.27 33.69}} {Metal1(1) {15.15 33.21 15.3 33.665}}


             Object Type : Pin
                    Name : A1N
                     Net : count[3]
           Instance Name : g4153__9945
              Pin Shapes : {Metal1(1) {14.28 33.445 14.4 33.945}} {Metal1(1) {14.28 33.445 14.43 33.915}}


             Object Type : Pin
                    Name : A0N
                     Net : n_71
           Instance Name : g4153__9945
              Pin Shapes : {Metal1(1) {14.79 33.27 14.91 33.63}} {Metal1(1) {14.79 33.27 15.01 33.625}}


             Object Type : Standard Cell
                    Name : count_reg[3]
        No. of Terminals : 4
               Cell Type : DFFRHQX1
              Cell Width : 7.83
             Cell Height : 2.61
                Location : 8.7 34.8
                     Box : (8.7 , 34.8) (16.53 , 37.41)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : RN
                     Net : n_5
           Instance Name : count_reg[3]
              Pin Shapes : {Metal1(1) {11.035 35.995 11.295 36.2}} {Metal1(1) {10.915 36.02 11.295 36.2}}


             Object Type : Pin
                    Name : Q
                     Net : count[3]
           Instance Name : count_reg[3]
              Pin Shapes : {Metal1(1) {8.815 35.475 8.935 36.26}} {Metal1(1) {8.77 35.975 8.935 36.235}} {Metal1(1) {8.835 35.355 8.955 35.595}} {Metal1(1) {8.835 36.14 8.955 36.79}}


             Object Type : Pin
                    Name : D
                     Net : n_89
           Instance Name : count_reg[3]
              Pin Shapes : {Metal1(1) {15.385 35.74 15.645 36.01}} {Metal1(1) {15.265 35.76 15.645 36.01}}


             Object Type : Pin
                    Name : CK
                     Net : clk
           Instance Name : count_reg[3]
              Pin Shapes : {Metal1(1) {9.295 35.985 9.555 36.18}} {Metal1(1) {9.435 35.955 9.695 36.12}}


             Object Type : Standard Cell
                    Name : count_reg[4]
        No. of Terminals : 6
               Cell Type : SDFFRHQX1
              Cell Width : 9.57
             Cell Height : 2.61
                Location : 7.83 29.58
                     Box : (7.83 , 29.58) (17.4 , 32.19)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : SI
                     Net : count[4]
           Instance Name : count_reg[4]
              Pin Shapes : {Metal1(1) {16.255 30.79 16.515 30.97}} {Metal1(1) {16.255 30.79 16.715 30.935}}


             Object Type : Pin
                    Name : SE
                     Net : n_71
           Instance Name : count_reg[4]
              Pin Shapes : {Metal1(1) {15.615 30.55 15.735 31.02}} {Metal1(1) {16.545 30.52 16.805 30.67}} {Metal1(1) {15.615 30.55 16.995 30.67}} {Metal1(1) {16.875 30.55 16.995 30.79}}


             Object Type : Pin
                    Name : RN
                     Net : n_5
           Instance Name : count_reg[4]
              Pin Shapes : {Metal1(1) {9.975 30.77 10.255 30.9}} {Metal1(1) {10.135 30.81 10.425 30.97}}


             Object Type : Pin
                    Name : Q
                     Net : count[4]
           Instance Name : count_reg[4]
              Pin Shapes : {Metal1(1) {7.9 30.755 8.085 31.015}} {Metal1(1) {7.965 30.26 8.085 31.59}}


             Object Type : Pin
                    Name : D
                     Net : n_88
           Instance Name : count_reg[4]
              Pin Shapes : {Metal1(1) {14.86 30.465 15.01 30.725}} {Metal1(1) {14.86 30.51 15.255 30.63}} {Metal1(1) {15.135 30.51 15.255 30.75}}


             Object Type : Pin
                    Name : CK
                     Net : clk
           Instance Name : count_reg[4]
              Pin Shapes : {Metal1(1) {8.48 30.73 8.63 31.015}} {Metal1(1) {8.48 30.745 8.745 31.015}}


             Object Type : Standard Cell
                    Name : FILLER_T_1_95
        No. of Terminals : 0
               Cell Type : FILL1
              Cell Width : 0.29
             Cell Height : 2.61
                Location : 19.72 42.63
                     Box : (19.72 , 42.63) (20.01 , 45.24)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_94
        No. of Terminals : 0
               Cell Type : FILL8
              Cell Width : 2.32
             Cell Height : 2.61
                Location : 17.4 42.63
                     Box : (17.4 , 42.63) (19.72 , 45.24)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_93
        No. of Terminals : 0
               Cell Type : FILL16
              Cell Width : 4.64
             Cell Height : 2.61
                Location : 12.76 42.63
                     Box : (12.76 , 42.63) (17.4 , 45.24)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_92
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 10.15 42.63
                     Box : (10.15 , 42.63) (10.73 , 45.24)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_91
        No. of Terminals : 0
               Cell Type : FILL8
              Cell Width : 2.32
             Cell Height : 2.61
                Location : 7.83 42.63
                     Box : (7.83 , 42.63) (10.15 , 45.24)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : FILLER_T_1_87
        No. of Terminals : 0
               Cell Type : FILL4
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 7.83 40.02
                     Box : (7.83 , 40.02) (8.99 , 42.63)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : WELLTAP_29
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 7.25 42.63
                     Box : (7.25 , 42.63) (7.83 , 45.24)
         Location Origin : Lower Left
             Orientation : MX
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : WELLTAP_27
        No. of Terminals : 0
               Cell Type : FILL2
              Cell Width : 0.58
             Cell Height : 2.61
                Location : 7.25 40.02
                     Box : (7.25 , 40.02) (7.83 , 42.63)
         Location Origin : Lower Left
             Orientation : R0
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : ENDCAP_29
        No. of Terminals : 0
               Cell Type : FILL4
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 6.09 42.63
                     Box : (6.09 , 42.63) (7.25 , 45.24)
         Location Origin : Lower Left
             Orientation : MX
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : ENDCAP_27
        No. of Terminals : 0
               Cell Type : FILL4
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 6.09 40.02
                     Box : (6.09 , 40.02) (7.25 , 42.63)
         Location Origin : Lower Left
             Orientation : R0
                  Status : FIXED
              CTS Status : UNSET
        Effective Status : FIXED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Standard Cell
                    Name : g4260
        No. of Terminals : 2
               Cell Type : CLKINVX1
              Cell Width : 0.87
             Cell Height : 2.61
                Location : 10.73 42.63
                     Box : (10.73 , 42.63) (11.6 , 45.24)
         Location Origin : Lower Left
             Orientation : R180
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_12
           Instance Name : g4260
              Pin Shapes : {Metal1(1) {10.925 44.095 11.24 44.355}} {Metal1(1) {10.925 43.25 11.045 44.615}}


             Object Type : Pin
                    Name : A
                     Net : count[2]
           Instance Name : g4260
              Pin Shapes : {Metal1(1) {11.36 44.04 11.53 44.445}} {Metal1(1) {11.36 44.02 11.48 44.445}}


             Object Type : Standard Cell
                    Name : g4251__6417
        No. of Terminals : 3
               Cell Type : NAND2XL
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 11.6 42.63
                     Box : (11.6 , 42.63) (12.76 , 45.24)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_21
           Instance Name : g4251__6417
              Pin Shapes : {Metal1(1) {12.25 44.385 12.4 44.645}} {Metal1(1) {12.28 44.32 12.64 44.44}} {Metal1(1) {12.25 44.385 12.54 44.56}} {Metal1(1) {12.52 43.565 12.64 44.44}} {Metal1(1) {12.08 43.565 12.64 43.685}}


             Object Type : Pin
                    Name : B
                     Net : count[0]
           Instance Name : g4251__6417
              Pin Shapes : {Metal1(1) {12.21 43.805 12.4 44.185}} {Metal1(1) {12.185 43.805 12.4 44.065}}


             Object Type : Pin
                    Name : A
                     Net : count[1]
           Instance Name : g4251__6417
              Pin Shapes : {Metal1(1) {11.67 43.675 11.82 44.065}} {Metal1(1) {11.84 43.8 11.96 44.2}} {Metal1(1) {11.67 43.8 11.96 44.065}}


             Object Type : Standard Cell
                    Name : g4222__8428
        No. of Terminals : 3
               Cell Type : NOR2XL
              Cell Width : 1.16
             Cell Height : 2.61
                Location : 8.99 40.02
                     Box : (8.99 , 40.02) (10.15 , 42.63)
         Location Origin : Lower Left
             Orientation : MY
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_50
           Instance Name : g4222__8428
              Pin Shapes : {Metal1(1) {9.535 40.685 9.655 40.925}} {Metal1(1) {9.235 40.805 9.655 40.925}} {Metal1(1) {9.235 41.485 9.5 41.745}} {Metal1(1) {9.235 40.805 9.355 41.845}}


             Object Type : Pin
                    Name : B
                     Net : n_12
           Instance Name : g4222__8428
              Pin Shapes : {Metal1(1) {9.64 41.195 9.79 41.455}} {Metal1(1) {9.475 41.165 9.76 41.285}} {Metal1(1) {9.475 41.045 9.595 41.285}}


             Object Type : Pin
                    Name : A
                     Net : n_21
           Instance Name : g4222__8428
              Pin Shapes : {Metal1(1) {9.93 40.75 10.08 41.165}} {Metal1(1) {9.91 40.81 10.03 41.245}}


             Object Type : Standard Cell
                    Name : g4216__5477
        No. of Terminals : 4
               Cell Type : AOI21XL
              Cell Width : 1.74
             Cell Height : 2.61
                Location : 10.15 40.02
                     Box : (10.15 , 40.02) (11.89 , 42.63)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_51
           Instance Name : g4216__5477
              Pin Shapes : {Metal1(1) {11.215 40.46 11.335 40.88}} {Metal1(1) {11.215 40.76 11.77 40.88}} {Metal1(1) {11.635 41.575 11.755 41.815}} {Metal1(1) {11.65 40.76 11.77 41.695}} {Metal1(1) {11.65 40.905 11.82 41.165}}


             Object Type : Pin
                    Name : B0
                     Net : n_50
           Instance Name : g4216__5477
              Pin Shapes : {Metal1(1) {11.395 41 11.515 41.48}} {Metal1(1) {11.38 41 11.53 41.455}}


             Object Type : Pin
                    Name : A1
                     Net : n_12
           Instance Name : g4216__5477
              Pin Shapes : {Metal1(1) {10.8 40.615 10.95 40.94}} {Metal1(1) {10.8 40.72 11.095 40.94}} {Metal1(1) {10.975 40.72 11.095 41.04}}


             Object Type : Pin
                    Name : A0
                     Net : n_21
           Instance Name : g4216__5477
              Pin Shapes : {Metal1(1) {10.22 40.905 10.37 41.17}} {Metal1(1) {10.22 40.94 10.625 41.065}}


             Object Type : Standard Cell
                    Name : g4190
        No. of Terminals : 2
               Cell Type : CLKINVX1
              Cell Width : 0.87
             Cell Height : 2.61
                Location : 13.92 40.02
                     Box : (13.92 , 40.02) (14.79 , 42.63)
         Location Origin : Lower Left
             Orientation : MY
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_70
           Instance Name : g4190
              Pin Shapes : {Metal1(1) {14.115 40.905 14.43 41.165}} {Metal1(1) {14.115 40.645 14.235 42.01}}


             Object Type : Pin
                    Name : A
                     Net : n_71
           Instance Name : g4190
              Pin Shapes : {Metal1(1) {14.55 40.815 14.72 41.22}} {Metal1(1) {14.55 40.815 14.67 41.24}}


             Object Type : Standard Cell
                    Name : g4187__3680
        No. of Terminals : 5
               Cell Type : OAI211XL
              Cell Width : 2.03
             Cell Height : 2.61
                Location : 11.89 40.02
                     Box : (11.89 , 40.02) (13.92 , 42.63)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_74
           Instance Name : g4187__3680
              Pin Shapes : {Metal1(1) {12.66 41.79 13.785 41.91}} {Metal1(1) {13.41 41.775 13.56 42.035}} {Metal1(1) {13.49 40.71 13.61 41.97}} {Metal1(1) {13.505 40.59 13.625 40.83}} {Metal1(1) {13.49 41.73 13.785 41.97}}


             Object Type : Pin
                    Name : C0
                     Net : n_70
           Instance Name : g4187__3680
              Pin Shapes : {Metal1(1) {13.12 41.195 13.32 41.455}} {Metal1(1) {13.2 41.27 13.37 41.51}}


             Object Type : Pin
                    Name : B0
                     Net : n_21
           Instance Name : g4187__3680
              Pin Shapes : {Metal1(1) {12.83 41.19 13 41.6}} {Metal1(1) {12.88 41.19 13 41.615}}


             Object Type : Pin
                    Name : A1
                     Net : count[1]
           Instance Name : g4187__3680
              Pin Shapes : {Metal1(1) {12.56 41.19 12.68 41.67}} {Metal1(1) {12.54 41.195 12.69 41.65}}


             Object Type : Pin
                    Name : A0
                     Net : count[0]
           Instance Name : g4187__3680
              Pin Shapes : {Metal1(1) {12.24 41.19 12.36 41.605}} {Metal1(1) {12.25 41.485 12.4 41.885}}


             Object Type : Standard Cell
                    Name : g4174__5477
        No. of Terminals : 4
               Cell Type : OAI2BB1XL
              Cell Width : 2.03
             Cell Height : 2.61
                Location : 22.91 40.02
                     Box : (22.91 , 40.02) (24.94 , 42.63)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_83
           Instance Name : g4174__5477
              Pin Shapes : {Metal1(1) {23.025 40.65 23.145 41.25}} {Metal1(1) {22.98 40.905 23.145 41.165}} {Metal1(1) {23.185 40.51 23.305 40.77}} {Metal1(1) {23.025 40.65 23.305 40.77}} {Metal1(1) {23.025 41.13 23.44 41.25}} {Metal1(1) {23.32 41.13 23.44 41.85}} {Metal1(1) {23.405 41.73 23.525 41.97}}


             Object Type : Pin
                    Name : B0
                     Net : n_4
           Instance Name : g4174__5477
              Pin Shapes : {Metal1(1) {23.59 41.13 23.71 41.61}} {Metal1(1) {23.56 41.155 23.71 41.61}}


             Object Type : Pin
                    Name : A1N
                     Net : n_67
           Instance Name : g4174__5477
              Pin Shapes : {Metal1(1) {24.46 40.875 24.58 41.375}} {Metal1(1) {24.43 40.905 24.58 41.375}}


             Object Type : Pin
                    Name : A0N
                     Net : orig[1]
           Instance Name : g4174__5477
              Pin Shapes : {Metal1(1) {23.95 41.19 24.07 41.55}} {Metal1(1) {23.85 41.195 24.07 41.55}}


             Object Type : Standard Cell
                    Name : g4172__7410
        No. of Terminals : 4
               Cell Type : OAI2BB1XL
              Cell Width : 2.03
             Cell Height : 2.61
                Location : 14.79 40.02
                     Box : (14.79 , 40.02) (16.82 , 42.63)
         Location Origin : Lower Left
             Orientation : MY
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Y
                     Net : n_85
           Instance Name : g4172__7410
              Pin Shapes : {Metal1(1) {16.585 40.65 16.705 41.25}} {Metal1(1) {16.585 40.905 16.75 41.165}} {Metal1(1) {16.425 40.51 16.545 40.77}} {Metal1(1) {16.425 40.65 16.705 40.77}} {Metal1(1) {16.29 41.13 16.705 41.25}} {Metal1(1) {16.29 41.13 16.41 41.85}} {Metal1(1) {16.205 41.73 16.325 41.97}}


             Object Type : Pin
                    Name : B0
                     Net : n_74
           Instance Name : g4172__7410
              Pin Shapes : {Metal1(1) {16.02 41.13 16.14 41.61}} {Metal1(1) {16.02 41.155 16.17 41.61}}


             Object Type : Pin
                    Name : A1N
                     Net : count[1]
           Instance Name : g4172__7410
              Pin Shapes : {Metal1(1) {15.15 40.875 15.27 41.375}} {Metal1(1) {15.15 40.905 15.3 41.375}}


             Object Type : Pin
                    Name : A0N
                     Net : n_71
           Instance Name : g4172__7410
              Pin Shapes : {Metal1(1) {15.66 41.19 15.78 41.55}} {Metal1(1) {15.66 41.195 15.88 41.55}}


             Object Type : Standard Cell
                    Name : orig_reg[4]
        No. of Terminals : 3
               Cell Type : DFFQX1
              Cell Width : 6.09
             Cell Height : 2.61
                Location : 20.01 42.63
                     Box : (20.01 , 42.63) (26.1 , 45.24)
         Location Origin : Lower Left
             Orientation : MX
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Q
                     Net : orig[4]
           Instance Name : orig_reg[4]
              Pin Shapes : {Metal1(1) {20.08 43.805 20.265 44.065}} {Metal1(1) {20.145 43.035 20.265 44.56}}


             Object Type : Pin
                    Name : D
                     Net : n_79
           Instance Name : orig_reg[4]
              Pin Shapes : {Metal1(1) {24.955 43.49 25.215 43.745}} {Metal1(1) {24.995 43.515 25.235 43.75}}


             Object Type : Pin
                    Name : CK
                     Net : clk
           Instance Name : orig_reg[4]
              Pin Shapes : {Metal1(1) {20.66 43.515 20.81 43.8}} {Metal1(1) {20.66 43.515 20.925 43.785}}


             Object Type : Standard Cell
                    Name : orig_reg[1]
        No. of Terminals : 3
               Cell Type : DFFQX1
              Cell Width : 6.09
             Cell Height : 2.61
                Location : 16.82 40.02
                     Box : (16.82 , 40.02) (22.91 , 42.63)
         Location Origin : Lower Left
             Orientation : R0
                  Status : PLACED
              CTS Status : UNSET
        Effective Status : PLACED
            Routing Halo : None
               InstGroup : None
                   Litho : false


             Object Type : Pin
                    Name : Q
                     Net : orig[1]
           Instance Name : orig_reg[1]
              Pin Shapes : {Metal1(1) {16.89 41.195 17.075 41.455}} {Metal1(1) {16.955 40.7 17.075 42.225}}


             Object Type : Pin
                    Name : D
                     Net : n_83
           Instance Name : orig_reg[1]
              Pin Shapes : {Metal1(1) {21.765 41.515 22.025 41.77}} {Metal1(1) {21.805 41.51 22.045 41.745}}


             Object Type : Pin
                    Name : CK
                     Net : clk
           Instance Name : orig_reg[1]
              Pin Shapes : {Metal1(1) {17.47 41.46 17.62 41.745}} {Metal1(1) {17.47 41.475 17.735 41.745}}


             Object Type : Pin
                    Name : A1N
                     Net : n_67
           Instance Name : g4179__5107
              Pin Shapes : {Metal1(1) {27.62 38.665 27.74 39.165}} {Metal1(1) {27.62 38.665 27.77 39.135}}


             Object Type : Pin
                    Name : Y
                     Net : state[1]
           Instance Name : g3711__4733
              Pin Shapes : {Metal1(1) {27.38 27.85 27.5 28.82}} {Metal1(1) {27.33 27.855 27.5 28.115}} {Metal1(1) {27.38 27.85 27.715 27.97}} {Metal1(1) {27.595 27.73 27.715 27.97}} {Metal1(1) {27.815 28.7 27.935 29.18}} {Metal1(1) {27.38 28.7 27.935 28.82}}


             Object Type : Pin
                    Name : B
                     Net : rst
           Instance Name : g3711__4733
              Pin Shapes : {Metal1(1) {27.62 28.115 27.77 28.58}} {Metal1(1) {27.65 28.09 27.77 28.58}}


             Object Type : Pin
                    Name : A1N
                     Net : n_67
           Instance Name : g4184__6783
              Pin Shapes : {Metal1(1) {27.33 40.875 27.45 41.375}} {Metal1(1) {27.33 40.905 27.48 41.375}}


             Object Type : IO Pin
                    Name : rst
                   Layer : Metal2(2)
                Location : 27.405 51.33
                   Width : 0.14
                   Depth : 0.575
                  Status : PLACED
                     USE : SIGNAL


             Object Type : IO Pin
                    Name : clk
                   Layer : Metal3(3)
                Location : 0.0 26.535
                   Width : 0.14
                   Depth : 0.575
                  Status : PLACED
                     USE : SIGNAL


             Object Type : Regular Via
                     Net : n_78
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (27.695 , 36.395)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_78
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (27.695 , 36.395)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Patch Wire
                Net Name : n_78
          Wire Direction : NODIR
            Bounding Box : (27.625 , 35.95) (27.765 , 36.395)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[4]
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (17.835 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[4]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (17.255 , 31.755)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[4]
          Wire Direction : VERTICAL
            Bounding Box : (17.185 , 28.205) (17.325 , 31.825)
                   Width : 0.14
                  Length : 3.48
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[4]
          Wire Direction : HORIZONTAL
            Bounding Box : (16.315 , 31.685) (17.325 , 31.825)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[4]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (16.385 , 31.755)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[4]
          Wire Direction : VERTICAL
            Bounding Box : (16.315 , 30.815) (16.455 , 31.825)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[4]
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (16.385 , 30.885)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[4]
          Wire Direction : VERTICAL
            Bounding Box : (13.995 , 31.685) (14.135 , 32.115)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[4]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (9.425 , 33.205)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[4]
          Wire Direction : HORIZONTAL
            Bounding Box : (9.355 , 31.975) (14.135 , 32.115)
                   Width : 0.14
                  Length : 4.64
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[4]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (9.425 , 32.045)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[4]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (8.265 , 33.495)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[4]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (8.265 , 32.045)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[4]
          Wire Direction : VERTICAL
            Bounding Box : (8.195 , 31.975) (8.335 , 33.565)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[4]
          Wire Direction : HORIZONTAL
            Bounding Box : (7.905 , 31.975) (8.335 , 32.115)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[4]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (7.975 , 31.465)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[4]
          Wire Direction : VERTICAL
            Bounding Box : (7.905 , 31.395) (8.045 , 32.115)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[4]
          Wire Direction : HORIZONTAL
            Bounding Box : (8.195 , 31.975) (9.495 , 32.115)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[4]
          Wire Direction : VERTICAL
            Bounding Box : (9.355 , 31.975) (9.495 , 33.275)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[4]
          Wire Direction : HORIZONTAL
            Bounding Box : (13.995 , 31.685) (16.455 , 31.825)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[4]
          Wire Direction : HORIZONTAL
            Bounding Box : (17.185 , 28.205) (17.905 , 28.345)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[3]
          Wire Direction : VERTICAL
            Bounding Box : (19.505 , 28.205) (19.645 , 30.375)
                   Width : 0.14
                  Length : 2.03
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[3]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (19.575 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[3]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (18.995 , 35.235)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[3]
          Wire Direction : VERTICAL
            Bounding Box : (18.925 , 30.235) (19.065 , 35.305)
                   Width : 0.14
                  Length : 4.93
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[3]
          Wire Direction : HORIZONTAL
            Bounding Box : (14.285 , 35.165) (19.065 , 35.305)
                   Width : 0.14
                  Length : 4.64
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[3]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (14.355 , 35.235)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[3]
          Wire Direction : VERTICAL
            Bounding Box : (14.285 , 33.715) (14.425 , 35.305)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[3]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (14.355 , 33.785)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[3]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (12.325 , 33.205)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[3]
          Wire Direction : VERTICAL
            Bounding Box : (12.255 , 32.555) (12.395 , 33.275)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[3]
          Wire Direction : HORIZONTAL
            Bounding Box : (11.095 , 35.165) (14.425 , 35.305)
                   Width : 0.14
                  Length : 3.19
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[3]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (11.165 , 35.235)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[3]
          Wire Direction : VERTICAL
            Bounding Box : (11.095 , 33.425) (11.235 , 35.305)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[3]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (11.165 , 33.495)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[3]
          Wire Direction : VERTICAL
            Bounding Box : (11.095 , 32.555) (11.235 , 33.565)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[3]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (8.845 , 35.525)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[3]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (8.845 , 35.235)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[3]
          Wire Direction : VERTICAL
            Bounding Box : (8.775 , 35.165) (8.915 , 35.595)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : count[3]
          Wire Direction : NODIR
            Bounding Box : (8.77 , 35.105) (8.92 , 35.655)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[3]
          Wire Direction : HORIZONTAL
            Bounding Box : (8.775 , 35.165) (11.235 , 35.305)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[3]
          Wire Direction : HORIZONTAL
            Bounding Box : (11.095 , 32.555) (12.395 , 32.695)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[3]
          Wire Direction : HORIZONTAL
            Bounding Box : (18.925 , 30.235) (19.645 , 30.375)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[2]
          Wire Direction : VERTICAL
            Bounding Box : (18.925 , 28.205) (19.065 , 28.925)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[2]
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (18.995 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[2]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (18.705 , 38.715)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[2]
          Wire Direction : VERTICAL
            Bounding Box : (18.635 , 28.785) (18.775 , 38.785)
                   Width : 0.14
                  Length : 9.86
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[2]
          Wire Direction : HORIZONTAL
            Bounding Box : (16.315 , 38.645) (18.775 , 38.785)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[2]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (16.385 , 38.715)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[2]
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (16.385 , 38.715)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[2]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (11.455 , 44.225)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[2]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (11.455 , 44.225)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[2]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (8.265 , 38.715)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[2]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (7.975 , 44.225)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[2]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (7.975 , 39.295)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[2]
          Wire Direction : VERTICAL
            Bounding Box : (7.905 , 38.645) (8.045 , 39.365)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : count[2]
          Wire Direction : NODIR
            Bounding Box : (16.315 , 38.27) (16.455 , 38.715)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : count[2]
          Wire Direction : NODIR
            Bounding Box : (11.385 , 43.78) (11.525 , 44.225)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[2]
          Wire Direction : VERTICAL
            Bounding Box : (7.905 , 39.225) (8.045 , 44.295)
                   Width : 0.14
                  Length : 4.93
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[2]
          Wire Direction : HORIZONTAL
            Bounding Box : (7.905 , 38.645) (8.335 , 38.785)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[2]
          Wire Direction : HORIZONTAL
            Bounding Box : (7.905 , 44.155) (11.525 , 44.295)
                   Width : 0.14
                  Length : 3.48
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[2]
          Wire Direction : HORIZONTAL
            Bounding Box : (8.195 , 38.645) (16.455 , 38.785)
                   Width : 0.14
                  Length : 8.12
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[2]
          Wire Direction : HORIZONTAL
            Bounding Box : (18.635 , 28.785) (19.065 , 28.925)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : VERTICAL
            Bounding Box : (18.345 , 28.205) (18.485 , 32.985)
                   Width : 0.14
                  Length : 4.64
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[1]
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (18.415 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[1]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (17.545 , 39.295)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[1]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (17.545 , 39.295)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : VERTICAL
            Bounding Box : (17.475 , 32.845) (17.615 , 39.365)
                   Width : 0.14
                  Length : 6.38
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (16.025 , 39.225) (17.615 , 39.365)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[1]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (15.225 , 41.035)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (15.155 , 40.675) (16.165 , 40.815)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[1]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (15.225 , 40.745)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (12.835 , 40.675) (15.295 , 40.815)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[1]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (12.905 , 40.745)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[1]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (12.615 , 41.325)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (12.545 , 40.675) (12.975 , 40.815)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (12.255 , 40.675) (12.685 , 40.815)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (11.965 , 40.965) (12.395 , 41.105)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[1]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (11.745 , 43.935)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (11.675 , 42.125) (12.105 , 42.265)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : count[1]
          Wire Direction : NODIR
            Bounding Box : (17.475 , 38.85) (17.615 , 39.295)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : count[1]
          Wire Direction : NODIR
            Bounding Box : (15.15 , 40.615) (15.3 , 41.165)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : VERTICAL
            Bounding Box : (11.675 , 42.125) (11.815 , 44.005)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : VERTICAL
            Bounding Box : (11.965 , 40.965) (12.105 , 42.265)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : VERTICAL
            Bounding Box : (12.255 , 40.675) (12.395 , 41.105)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : VERTICAL
            Bounding Box : (12.545 , 40.675) (12.685 , 41.395)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : VERTICAL
            Bounding Box : (15.155 , 40.675) (15.295 , 41.105)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : VERTICAL
            Bounding Box : (16.025 , 39.225) (16.165 , 40.815)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (17.475 , 32.845) (18.485 , 32.985)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_12
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (10.875 , 40.745)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_12
          Wire Direction : VERTICAL
            Bounding Box : (10.805 , 40.095) (10.945 , 40.815)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_12
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (10.005 , 44.225)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_12
          Wire Direction : HORIZONTAL
            Bounding Box : (9.945 , 44.165) (11.165 , 44.285)
                   Width : 0.12
                  Length : 1.16
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_12
          Wire Direction : VERTICAL
            Bounding Box : (9.935 , 41.255) (10.075 , 44.295)
                   Width : 0.14
                  Length : 2.9
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_12
          Wire Direction : VERTICAL
            Bounding Box : (9.935 , 40.095) (10.075 , 41.395)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_12
          Wire Direction : HORIZONTAL
            Bounding Box : (9.645 , 41.255) (10.075 , 41.395)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_12
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (9.715 , 41.325)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_12
          Wire Direction : HORIZONTAL
            Bounding Box : (9.935 , 40.095) (10.945 , 40.235)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_13
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (21.895 , 28.275)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_13
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (21.895 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_13
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (21.025 , 28.565)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_13
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (21.025 , 28.275)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_13
          Wire Direction : VERTICAL
            Bounding Box : (20.955 , 28.205) (21.095 , 28.635)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_13
          Wire Direction : HORIZONTAL
            Bounding Box : (20.445 , 28.505) (21.085 , 28.625)
                   Width : 0.12
                  Length : 0.58
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : n_13
          Wire Direction : NODIR
            Bounding Box : (21.825 , 27.83) (21.965 , 28.275)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : n_13
          Wire Direction : NODIR
            Bounding Box : (20.95 , 28.145) (21.1 , 28.695)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_13
          Wire Direction : HORIZONTAL
            Bounding Box : (20.955 , 28.205) (21.965 , 28.345)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_21
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (12.905 , 43.645)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_21
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (12.905 , 42.195)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_21
          Wire Direction : VERTICAL
            Bounding Box : (12.835 , 42.125) (12.975 , 43.715)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_21
          Wire Direction : VERTICAL
            Bounding Box : (12.835 , 41.255) (12.975 , 42.265)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_21
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (12.905 , 41.325)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_21
          Wire Direction : HORIZONTAL
            Bounding Box : (12.615 , 43.585) (12.965 , 43.705)
                   Width : 0.12
                  Length : 0.29
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_21
          Wire Direction : HORIZONTAL
            Bounding Box : (10.515 , 42.125) (12.975 , 42.265)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_21
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (10.585 , 42.195)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_21
          Wire Direction : VERTICAL
            Bounding Box : (10.515 , 40.965) (10.655 , 42.265)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_21
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (10.585 , 41.035)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_21
          Wire Direction : HORIZONTAL
            Bounding Box : (10.005 , 40.975) (10.295 , 41.095)
                   Width : 0.12
                  Length : 0.29
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_50
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (12.615 , 33.495)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_50
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (12.615 , 33.495)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_50
          Wire Direction : VERTICAL
            Bounding Box : (11.965 , 34.295) (12.105 , 38.785)
                   Width : 0.14
                  Length : 4.35
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_50
          Wire Direction : HORIZONTAL
            Bounding Box : (11.675 , 34.295) (12.105 , 34.435)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_50
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (11.745 , 33.495)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_50
          Wire Direction : VERTICAL
            Bounding Box : (11.675 , 33.425) (11.815 , 34.435)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_50
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (11.745 , 33.495)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_50
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (11.455 , 41.615)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_50
          Wire Direction : VERTICAL
            Bounding Box : (11.385 , 41.255) (11.525 , 41.685)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_50
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (11.455 , 41.325)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_50
          Wire Direction : VERTICAL
            Bounding Box : (11.385 , 38.645) (11.525 , 41.395)
                   Width : 0.14
                  Length : 2.61
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_50
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (8.845 , 41.615)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_50
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (8.845 , 41.615)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_50
          Wire Direction : HORIZONTAL
            Bounding Box : (8.785 , 41.555) (9.425 , 41.675)
                   Width : 0.12
                  Length : 0.58
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : n_50
          Wire Direction : NODIR
            Bounding Box : (12.545 , 33.05) (12.685 , 33.495)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : n_50
          Wire Direction : NODIR
            Bounding Box : (11.38 , 41.195) (11.53 , 41.745)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : n_50
          Wire Direction : NODIR
            Bounding Box : (8.775 , 41.17) (8.915 , 41.615)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_50
          Wire Direction : HORIZONTAL
            Bounding Box : (8.775 , 41.545) (11.525 , 41.685)
                   Width : 0.14
                  Length : 2.61
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_50
          Wire Direction : HORIZONTAL
            Bounding Box : (11.385 , 38.645) (12.105 , 38.785)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_50
          Wire Direction : HORIZONTAL
            Bounding Box : (11.675 , 33.425) (12.685 , 33.565)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_51
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (14.935 , 39.875)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_51
          Wire Direction : VERTICAL
            Bounding Box : (14.865 , 38.935) (15.005 , 39.945)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_51
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (14.935 , 39.005)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_51
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (11.745 , 41.035)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_51
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (11.745 , 39.875)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_51
          Wire Direction : VERTICAL
            Bounding Box : (11.675 , 39.805) (11.815 , 41.105)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_51
          Wire Direction : HORIZONTAL
            Bounding Box : (11.675 , 39.805) (15.005 , 39.945)
                   Width : 0.14
                  Length : 3.19
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_66
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (24.795 , 28.565)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_66
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (24.505 , 30.885)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_66
          Wire Direction : HORIZONTAL
            Bounding Box : (24.435 , 28.495) (24.865 , 28.635)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_66
          Wire Direction : VERTICAL
            Bounding Box : (24.435 , 28.495) (24.575 , 30.955)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_70
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (14.355 , 41.035)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_70
          Wire Direction : VERTICAL
            Bounding Box : (14.285 , 40.385) (14.425 , 41.105)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_70
          Wire Direction : HORIZONTAL
            Bounding Box : (13.415 , 40.385) (14.425 , 40.525)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_70
          Wire Direction : VERTICAL
            Bounding Box : (13.415 , 33.425) (13.555 , 40.525)
                   Width : 0.14
                  Length : 6.96
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_70
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (13.195 , 41.325)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_70
          Wire Direction : HORIZONTAL
            Bounding Box : (13.125 , 40.675) (13.555 , 40.815)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_70
          Wire Direction : HORIZONTAL
            Bounding Box : (13.125 , 33.425) (13.555 , 33.565)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_70
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (13.195 , 33.495)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_70
          Wire Direction : VERTICAL
            Bounding Box : (13.125 , 40.675) (13.265 , 41.395)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_70
          Wire Direction : VERTICAL
            Bounding Box : (13.415 , 40.385) (13.555 , 40.815)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_72
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (12.905 , 34.075)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_72
          Wire Direction : VERTICAL
            Bounding Box : (12.835 , 33.425) (12.975 , 34.145)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_72
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (12.905 , 33.495)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_72
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (10.875 , 34.075)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_72
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (10.875 , 33.785)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_72
          Wire Direction : HORIZONTAL
            Bounding Box : (9.645 , 34.005) (10.945 , 34.145)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_72
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (9.715 , 34.075)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_72
          Wire Direction : VERTICAL
            Bounding Box : (9.645 , 33.135) (9.785 , 34.145)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_72
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (9.715 , 33.205)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_72
          Wire Direction : HORIZONTAL
            Bounding Box : (8.775 , 34.005) (9.785 , 34.145)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_72
          Wire Direction : VERTICAL
            Bounding Box : (8.775 , 33.425) (8.915 , 34.145)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_72
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (8.845 , 33.495)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Patch Wire
                Net Name : n_72
          Wire Direction : NODIR
            Bounding Box : (10.8 , 33.655) (10.95 , 34.205)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_72
          Wire Direction : VERTICAL
            Bounding Box : (10.805 , 33.715) (10.945 , 34.145)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_72
          Wire Direction : HORIZONTAL
            Bounding Box : (10.805 , 34.005) (12.975 , 34.145)
                   Width : 0.14
                  Length : 2.03
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_74
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (16.095 , 41.325)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_74
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (16.095 , 41.325)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_74
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (13.775 , 41.905)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_74
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (13.775 , 41.325)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_74
          Wire Direction : VERTICAL
            Bounding Box : (13.705 , 41.255) (13.845 , 41.975)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : n_74
          Wire Direction : NODIR
            Bounding Box : (16.025 , 40.88) (16.165 , 41.325)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_74
          Wire Direction : HORIZONTAL
            Bounding Box : (13.705 , 41.255) (16.165 , 41.395)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_79
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (25.085 , 43.645)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_79
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (25.085 , 41.035)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_79
          Wire Direction : VERTICAL
            Bounding Box : (25.015 , 40.965) (25.155 , 43.715)
                   Width : 0.14
                  Length : 2.61
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_80
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (25.665 , 38.425)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_80
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (25.665 , 38.425)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_80
          Wire Direction : HORIZONTAL
            Bounding Box : (24.145 , 38.355) (25.735 , 38.495)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_80
          Wire Direction : HORIZONTAL
            Bounding Box : (21.825 , 38.645) (24.285 , 38.785)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_80
          Wire Direction : VERTICAL
            Bounding Box : (21.825 , 38.355) (21.965 , 38.785)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_80
          Wire Direction : HORIZONTAL
            Bounding Box : (20.955 , 38.355) (21.965 , 38.495)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_80
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (21.025 , 38.425)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_80
          Wire Direction : VERTICAL
            Bounding Box : (20.955 , 36.325) (21.095 , 38.495)
                   Width : 0.14
                  Length : 2.03
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_80
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (21.025 , 36.395)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Patch Wire
                Net Name : n_80
          Wire Direction : NODIR
            Bounding Box : (25.595 , 37.98) (25.735 , 38.425)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_80
          Wire Direction : VERTICAL
            Bounding Box : (24.145 , 38.355) (24.285 , 38.785)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_83
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (23.055 , 41.035)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_83
          Wire Direction : HORIZONTAL
            Bounding Box : (21.825 , 41.545) (23.125 , 41.685)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_83
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (21.895 , 41.615)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_83
          Wire Direction : VERTICAL
            Bounding Box : (22.985 , 40.965) (23.125 , 41.685)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_85
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (24.215 , 40.455)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_85
          Wire Direction : VERTICAL
            Bounding Box : (24.145 , 38.935) (24.285 , 40.525)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_85
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (24.215 , 39.005)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_85
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (16.675 , 41.035)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_85
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (16.675 , 40.455)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_85
          Wire Direction : VERTICAL
            Bounding Box : (16.605 , 40.385) (16.745 , 41.105)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_85
          Wire Direction : HORIZONTAL
            Bounding Box : (16.605 , 40.385) (24.285 , 40.525)
                   Width : 0.14
                  Length : 7.54
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_86
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (15.225 , 33.495)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_86
          Wire Direction : VERTICAL
            Bounding Box : (15.155 , 32.845) (15.295 , 33.565)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_86
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (14.065 , 32.915)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_86
          Wire Direction : HORIZONTAL
            Bounding Box : (13.775 , 32.855) (14.125 , 32.975)
                   Width : 0.12
                  Length : 0.29
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_86
          Wire Direction : HORIZONTAL
            Bounding Box : (13.995 , 32.845) (15.295 , 32.985)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_87
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (10.295 , 33.495)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_87
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (10.295 , 33.495)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_87
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (7.685 , 33.495)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_87
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (7.685 , 33.495)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_87
          Wire Direction : HORIZONTAL
            Bounding Box : (7.625 , 33.435) (7.975 , 33.555)
                   Width : 0.12
                  Length : 0.29
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : n_87
          Wire Direction : NODIR
            Bounding Box : (10.225 , 33.05) (10.365 , 33.495)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : n_87
          Wire Direction : NODIR
            Bounding Box : (7.615 , 33.05) (7.755 , 33.495)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_87
          Wire Direction : HORIZONTAL
            Bounding Box : (7.615 , 33.425) (10.365 , 33.565)
                   Width : 0.14
                  Length : 2.61
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_88
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (14.935 , 30.595)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_88
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (14.935 , 30.595)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_88
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (10.875 , 30.595)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_88
          Wire Direction : VERTICAL
            Bounding Box : (10.805 , 30.525) (10.945 , 31.535)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_88
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (10.585 , 33.205)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_88
          Wire Direction : VERTICAL
            Bounding Box : (10.515 , 31.395) (10.655 , 33.275)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : n_88
          Wire Direction : NODIR
            Bounding Box : (14.865 , 30.15) (15.005 , 30.595)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_88
          Wire Direction : HORIZONTAL
            Bounding Box : (10.515 , 31.395) (10.945 , 31.535)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_88
          Wire Direction : HORIZONTAL
            Bounding Box : (10.805 , 30.525) (15.005 , 30.665)
                   Width : 0.14
                  Length : 4.06
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_89
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (15.805 , 33.785)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_89
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (15.515 , 35.815)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_89
          Wire Direction : HORIZONTAL
            Bounding Box : (15.445 , 34.295) (15.875 , 34.435)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_89
          Wire Direction : VERTICAL
            Bounding Box : (15.445 , 34.295) (15.585 , 35.885)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_89
          Wire Direction : VERTICAL
            Bounding Box : (15.735 , 33.715) (15.875 , 34.435)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_134
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (23.055 , 33.495)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_134
          Wire Direction : VERTICAL
            Bounding Box : (22.985 , 31.105) (23.125 , 33.565)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_134
          Wire Direction : HORIZONTAL
            Bounding Box : (22.405 , 31.105) (23.125 , 31.245)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_134
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (22.475 , 28.565)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_134
          Wire Direction : VERTICAL
            Bounding Box : (22.405 , 28.495) (22.545 , 31.245)
                   Width : 0.14
                  Length : 2.61
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_4
          Wire Direction : VERTICAL
            Bounding Box : (25.885 , 38.645) (26.025 , 39.945)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_4
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (25.955 , 38.715)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_4
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (25.665 , 41.325)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_4
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (25.665 , 41.325)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_4
          Wire Direction : VERTICAL
            Bounding Box : (25.595 , 39.805) (25.735 , 41.395)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_4
          Wire Direction : HORIZONTAL
            Bounding Box : (23.565 , 41.255) (25.735 , 41.395)
                   Width : 0.14
                  Length : 2.03
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_4
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (23.635 , 41.325)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_4
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (23.635 , 41.325)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Patch Wire
                Net Name : n_4
          Wire Direction : NODIR
            Bounding Box : (25.595 , 40.88) (25.735 , 41.325)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : n_4
          Wire Direction : NODIR
            Bounding Box : (23.565 , 40.88) (23.705 , 41.325)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_4
          Wire Direction : HORIZONTAL
            Bounding Box : (25.595 , 39.805) (26.025 , 39.945)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_68
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (26.825 , 30.435)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_68
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (26.825 , 28.855)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_68
          Wire Direction : VERTICAL
            Bounding Box : (26.755 , 28.495) (26.895 , 28.925)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_68
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (25.665 , 28.565)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_68
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (25.665 , 27.985)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_68
          Wire Direction : VERTICAL
            Bounding Box : (25.595 , 27.915) (25.735 , 28.635)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_68
          Wire Direction : HORIZONTAL
            Bounding Box : (25.595 , 28.495) (26.895 , 28.635)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_68
          Wire Direction : VERTICAL
            Bounding Box : (26.755 , 28.785) (26.895 , 30.505)
                   Width : 0.14
                  Length : 1.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : element_operation[1]
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (14.065 , 23.345)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : element_operation[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (13.485 , 23.285) (14.125 , 23.405)
                   Width : 0.12
                  Length : 0.58
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_11
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (27.115 , 23.345)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_11
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (27.115 , 23.345)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[0]
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (16.385 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[0]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (16.385 , 27.695)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[0]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (14.065 , 27.695)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[0]
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (14.065 , 25.375)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : HORIZONTAL
            Bounding Box : (14.005 , 25.315) (14.645 , 25.435)
                   Width : 0.12
                  Length : 0.58
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[0]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (12.325 , 43.935)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[0]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (12.325 , 42.775)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : VERTICAL
            Bounding Box : (12.255 , 41.545) (12.395 , 42.845)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[0]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (12.325 , 41.615)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[0]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (7.975 , 27.695)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : VERTICAL
            Bounding Box : (7.905 , 25.305) (8.045 , 27.765)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : count[0]
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (7.975 , 25.375)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : count[0]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (7.395 , 42.775)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : VERTICAL
            Bounding Box : (7.325 , 41.835) (7.465 , 42.845)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : VERTICAL
            Bounding Box : (7.325 , 34.005) (7.465 , 38.205)
                   Width : 0.14
                  Length : 4.06
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : HORIZONTAL
            Bounding Box : (7.035 , 41.835) (7.465 , 41.975)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : HORIZONTAL
            Bounding Box : (7.035 , 38.065) (7.465 , 38.205)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : HORIZONTAL
            Bounding Box : (7.035 , 34.005) (7.465 , 34.145)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : HORIZONTAL
            Bounding Box : (7.035 , 30.815) (8.045 , 30.955)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : VERTICAL
            Bounding Box : (7.035 , 30.815) (7.175 , 34.145)
                   Width : 0.14
                  Length : 3.19
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : VERTICAL
            Bounding Box : (7.035 , 38.065) (7.175 , 41.975)
                   Width : 0.14
                  Length : 3.77
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : VERTICAL
            Bounding Box : (7.905 , 27.625) (8.045 , 30.955)
                   Width : 0.14
                  Length : 3.19
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : HORIZONTAL
            Bounding Box : (7.325 , 42.705) (12.395 , 42.845)
                   Width : 0.14
                  Length : 4.93
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : VERTICAL
            Bounding Box : (12.255 , 42.705) (12.395 , 44.005)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : HORIZONTAL
            Bounding Box : (7.915 , 25.315) (14.125 , 25.435)
                   Width : 0.12
                  Length : 6.09
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : VERTICAL
            Bounding Box : (13.995 , 25.305) (14.135 , 27.765)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : HORIZONTAL
            Bounding Box : (13.995 , 27.625) (16.455 , 27.765)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : count[0]
          Wire Direction : VERTICAL
            Bounding Box : (16.315 , 27.625) (16.455 , 28.345)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : Test
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (23.925 , 28.565)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : Test
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (23.925 , 27.985)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : Test
          Wire Direction : HORIZONTAL
            Bounding Box : (22.115 , 27.915) (23.995 , 28.055)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : Test
          Wire Direction : VERTICAL
            Bounding Box : (22.115 , 27.335) (22.255 , 28.055)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : Test
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (21.605 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : Test
          Wire Direction : HORIZONTAL
            Bounding Box : (21.535 , 27.335) (22.255 , 27.475)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : Test
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (21.605 , 27.405)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : Test
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (19.575 , 25.375)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : Test
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (19.575 , 25.375)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : Test
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (18.125 , 27.405)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : Test
          Wire Direction : VERTICAL
            Bounding Box : (18.055 , 27.335) (18.195 , 29.795)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : Test
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (18.125 , 25.375)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : Test
          Wire Direction : VERTICAL
            Bounding Box : (18.055 , 25.305) (18.195 , 27.475)
                   Width : 0.14
                  Length : 2.03
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : Test
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (17.835 , 30.305)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : Test
          Wire Direction : VERTICAL
            Bounding Box : (17.765 , 29.655) (17.905 , 30.375)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : Test
          Wire Direction : NODIR
            Bounding Box : (19.505 , 24.93) (19.645 , 25.375)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : Test
          Wire Direction : HORIZONTAL
            Bounding Box : (17.765 , 29.655) (18.195 , 29.795)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : Test
          Wire Direction : HORIZONTAL
            Bounding Box : (18.055 , 25.305) (19.645 , 25.445)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : Test
          Wire Direction : HORIZONTAL
            Bounding Box : (18.055 , 27.335) (21.675 , 27.475)
                   Width : 0.14
                  Length : 3.48
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : Test
          Wire Direction : VERTICAL
            Bounding Box : (21.535 , 27.335) (21.675 , 28.345)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : Test
          Wire Direction : VERTICAL
            Bounding Box : (23.855 , 27.915) (23.995 , 28.635)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (24.505 , 33.785)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (24.505 , 33.785)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (19.865 , 38.715)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : VERTICAL
            Bounding Box : (19.795 , 36.615) (19.935 , 38.785)
                   Width : 0.14
                  Length : 2.03
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : HORIZONTAL
            Bounding Box : (19.505 , 36.615) (19.935 , 36.755)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (19.575 , 36.105)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : VERTICAL
            Bounding Box : (19.505 , 36.035) (19.645 , 36.755)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : VERTICAL
            Bounding Box : (19.505 , 34.295) (19.645 , 36.175)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (19.575 , 34.365)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : HORIZONTAL
            Bounding Box : (19.505 , 33.715) (24.575 , 33.855)
                   Width : 0.14
                  Length : 4.93
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (19.575 , 33.785)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : VERTICAL
            Bounding Box : (19.505 , 30.815) (19.645 , 33.855)
                   Width : 0.14
                  Length : 2.9
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (19.575 , 30.885)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (17.545 , 23.635)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : HORIZONTAL
            Bounding Box : (11.095 , 36.035) (19.645 , 36.175)
                   Width : 0.14
                  Length : 8.41
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (11.165 , 36.105)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (11.165 , 36.105)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (10.295 , 38.715)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : HORIZONTAL
            Bounding Box : (10.225 , 38.065) (11.235 , 38.205)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : VERTICAL
            Bounding Box : (10.225 , 34.875) (10.365 , 38.205)
                   Width : 0.14
                  Length : 3.19
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : VERTICAL
            Bounding Box : (10.225 , 30.815) (10.365 , 32.695)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (10.295 , 30.885)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : VERTICAL
            Bounding Box : (10.225 , 28.205) (10.365 , 30.955)
                   Width : 0.14
                  Length : 2.61
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (10.295 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_5
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (10.295 , 23.635)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : VERTICAL
            Bounding Box : (10.225 , 23.565) (10.365 , 28.345)
                   Width : 0.14
                  Length : 4.64
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : HORIZONTAL
            Bounding Box : (9.935 , 34.875) (10.365 , 35.015)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : VERTICAL
            Bounding Box : (9.935 , 32.555) (10.075 , 35.015)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Patch Wire
                Net Name : n_5
          Wire Direction : NODIR
            Bounding Box : (24.435 , 33.34) (24.575 , 33.785)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : HORIZONTAL
            Bounding Box : (9.935 , 32.555) (10.365 , 32.695)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : VERTICAL
            Bounding Box : (10.225 , 38.065) (10.365 , 38.785)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : VERTICAL
            Bounding Box : (11.095 , 36.035) (11.235 , 38.205)
                   Width : 0.14
                  Length : 2.03
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : HORIZONTAL
            Bounding Box : (10.225 , 23.565) (17.615 , 23.705)
                   Width : 0.14
                  Length : 7.25
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_5
          Wire Direction : VERTICAL
            Bounding Box : (19.505 , 33.715) (19.645 , 34.435)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_8
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (19.285 , 25.375)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_8
          Wire Direction : VERTICAL
            Bounding Box : (19.215 , 24.725) (19.355 , 25.445)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_8
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (18.415 , 25.375)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_8
          Wire Direction : VERTICAL
            Bounding Box : (18.345 , 24.725) (18.485 , 25.445)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_8
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (14.935 , 28.565)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_8
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (14.935 , 25.375)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_8
          Wire Direction : HORIZONTAL
            Bounding Box : (14.935 , 25.315) (18.475 , 25.435)
                   Width : 0.12
                  Length : 3.48
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_8
          Wire Direction : VERTICAL
            Bounding Box : (14.865 , 25.305) (15.005 , 28.635)
                   Width : 0.14
                  Length : 3.19
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_8
          Wire Direction : HORIZONTAL
            Bounding Box : (18.345 , 24.725) (19.355 , 24.865)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_26
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (23.345 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_26
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (23.345 , 25.955)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_26
          Wire Direction : VERTICAL
            Bounding Box : (23.275 , 25.885) (23.415 , 28.345)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_33
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (19.285 , 28.855)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_33
          Wire Direction : VERTICAL
            Bounding Box : (19.215 , 26.175) (19.355 , 28.925)
                   Width : 0.14
                  Length : 2.61
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_33
          Wire Direction : HORIZONTAL
            Bounding Box : (18.925 , 26.175) (19.355 , 26.315)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_33
          Wire Direction : VERTICAL
            Bounding Box : (18.925 , 25.595) (19.065 , 26.315)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_33
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (18.995 , 25.665)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_54
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (26.245 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_54
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (26.245 , 27.405)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_54
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (22.765 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_54
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (22.765 , 27.405)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_54
          Wire Direction : VERTICAL
            Bounding Box : (22.695 , 27.335) (22.835 , 28.345)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_54
          Wire Direction : VERTICAL
            Bounding Box : (22.695 , 26.175) (22.835 , 27.475)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_54
          Wire Direction : HORIZONTAL
            Bounding Box : (21.825 , 26.175) (22.835 , 26.315)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_54
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (21.895 , 25.665)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_54
          Wire Direction : HORIZONTAL
            Bounding Box : (19.865 , 25.605) (21.955 , 25.725)
                   Width : 0.12
                  Length : 2.03
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_54
          Wire Direction : VERTICAL
            Bounding Box : (21.825 , 25.595) (21.965 , 26.315)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_54
          Wire Direction : HORIZONTAL
            Bounding Box : (22.705 , 28.215) (23.055 , 28.335)
                   Width : 0.12
                  Length : 0.29
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_54
          Wire Direction : HORIZONTAL
            Bounding Box : (22.695 , 27.335) (26.315 , 27.475)
                   Width : 0.14
                  Length : 3.48
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_54
          Wire Direction : VERTICAL
            Bounding Box : (26.175 , 27.335) (26.315 , 28.345)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : VERTICAL
            Bounding Box : (16.605 , 38.935) (16.745 , 39.655)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_71
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (16.675 , 39.005)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : VERTICAL
            Bounding Box : (16.605 , 30.525) (16.745 , 39.075)
                   Width : 0.14
                  Length : 8.41
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_71
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (16.675 , 30.595)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : VERTICAL
            Bounding Box : (16.605 , 28.495) (16.745 , 30.665)
                   Width : 0.14
                  Length : 2.03
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_71
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (16.675 , 28.565)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : VERTICAL
            Bounding Box : (16.605 , 23.565) (16.745 , 28.635)
                   Width : 0.14
                  Length : 4.93
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_71
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (16.095 , 23.635)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_71
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (15.805 , 41.325)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : VERTICAL
            Bounding Box : (15.445 , 41.255) (15.585 , 41.685)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : HORIZONTAL
            Bounding Box : (15.445 , 39.515) (16.745 , 39.655)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : VERTICAL
            Bounding Box : (15.445 , 37.775) (15.585 , 39.655)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : HORIZONTAL
            Bounding Box : (14.865 , 37.775) (15.585 , 37.915)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : VERTICAL
            Bounding Box : (14.865 , 33.425) (15.005 , 37.915)
                   Width : 0.14
                  Length : 4.35
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_71
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (14.935 , 33.495)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : HORIZONTAL
            Bounding Box : (14.575 , 41.545) (15.585 , 41.685)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : VERTICAL
            Bounding Box : (14.575 , 40.965) (14.715 , 41.685)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_71
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (14.645 , 41.035)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : VERTICAL
            Bounding Box : (15.445 , 39.515) (15.585 , 41.395)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : HORIZONTAL
            Bounding Box : (15.445 , 41.255) (15.875 , 41.395)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_71
          Wire Direction : HORIZONTAL
            Bounding Box : (16.025 , 23.565) (16.745 , 23.705)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (25.375 , 36.395)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (25.375 , 35.235)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (25.305 , 35.165) (25.445 , 36.465)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (25.305 , 31.395) (25.445 , 35.305)
                   Width : 0.14
                  Length : 3.77
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : HORIZONTAL
            Bounding Box : (25.015 , 31.395) (25.445 , 31.535)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (25.015 , 30.815) (25.155 , 31.535)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (25.085 , 30.885)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (23.635 , 37.845)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (23.565 , 33.425) (23.705 , 37.915)
                   Width : 0.14
                  Length : 4.35
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (23.635 , 33.495)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (23.565 , 31.395) (23.705 , 33.565)
                   Width : 0.14
                  Length : 2.03
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : HORIZONTAL
            Bounding Box : (22.695 , 37.775) (23.705 , 37.915)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (22.695 , 37.485) (22.835 , 37.915)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (20.735 , 43.645)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (20.735 , 42.775)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (20.375 , 37.485) (20.515 , 37.915)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (18.055 , 38.645) (18.195 , 40.235)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (18.125 , 38.715)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : HORIZONTAL
            Bounding Box : (18.055 , 37.775) (20.515 , 37.915)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (18.125 , 37.845)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (17.545 , 42.775)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (17.475 , 41.545) (17.615 , 42.845)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (17.545 , 41.615)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : HORIZONTAL
            Bounding Box : (17.475 , 40.095) (18.195 , 40.235)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (9.425 , 37.845)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (9.355 , 37.775) (9.495 , 38.785)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (9.355 , 36.035) (9.495 , 37.915)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (9.425 , 36.105)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (9.355 , 34.585) (9.495 , 36.175)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : HORIZONTAL
            Bounding Box : (8.485 , 38.645) (9.495 , 38.785)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (8.555 , 38.715)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : HORIZONTAL
            Bounding Box : (8.485 , 34.585) (9.495 , 34.725)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (8.485 , 30.815) (8.625 , 34.725)
                   Width : 0.14
                  Length : 3.77
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (8.555 , 30.885)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (8.485 , 28.205) (8.625 , 30.955)
                   Width : 0.14
                  Length : 2.61
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (8.555 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : clk
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (8.555 , 26.245)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (2.975 , 26.175) (3.115 , 26.605)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : HORIZONTAL
            Bounding Box : (0.435 , 26.465) (3.115 , 26.605)
                   Width : 0.14
                  Length : 2.61
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : HORIZONTAL
            Bounding Box : (2.975 , 26.175) (8.625 , 26.315)
                   Width : 0.14
                  Length : 5.51
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (8.485 , 26.175) (8.625 , 28.345)
                   Width : 0.14
                  Length : 2.03
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (17.475 , 40.095) (17.615 , 41.685)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : HORIZONTAL
            Bounding Box : (9.355 , 37.775) (18.195 , 37.915)
                   Width : 0.14
                  Length : 8.7
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (18.055 , 37.775) (18.195 , 38.785)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : HORIZONTAL
            Bounding Box : (17.475 , 42.705) (20.805 , 42.845)
                   Width : 0.14
                  Length : 3.19
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : VERTICAL
            Bounding Box : (20.665 , 42.705) (20.805 , 43.715)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : HORIZONTAL
            Bounding Box : (20.375 , 37.485) (22.835 , 37.625)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : clk
          Wire Direction : HORIZONTAL
            Bounding Box : (23.565 , 31.395) (25.155 , 31.535)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : rst
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (27.695 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : rst
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (27.695 , 27.405)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : rst
          Wire Direction : VERTICAL
            Bounding Box : (27.625 , 27.335) (27.765 , 28.345)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : rst
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (27.695 , 26.535)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : rst
          Wire Direction : VERTICAL
            Bounding Box : (27.335 , 36.905) (27.475 , 50.895)
                   Width : 0.14
                  Length : 13.92
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : rst
          Wire Direction : HORIZONTAL
            Bounding Box : (27.045 , 36.905) (27.475 , 37.045)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : rst
          Wire Direction : VERTICAL
            Bounding Box : (27.045 , 33.715) (27.185 , 37.045)
                   Width : 0.14
                  Length : 3.19
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : rst
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (27.115 , 33.785)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : rst
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (25.955 , 33.785)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : rst
          Wire Direction : HORIZONTAL
            Bounding Box : (25.895 , 33.725) (27.175 , 33.845)
                   Width : 0.12
                  Length : 1.16
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : rst
          Wire Direction : VERTICAL
            Bounding Box : (25.885 , 28.205) (26.025 , 33.855)
                   Width : 0.14
                  Length : 5.51
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : rst
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (25.955 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : rst
          Wire Direction : VERTICAL
            Bounding Box : (25.885 , 26.465) (26.025 , 28.345)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : rst
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (25.955 , 26.535)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : rst
          Wire Direction : HORIZONTAL
            Bounding Box : (24.795 , 33.725) (26.015 , 33.845)
                   Width : 0.12
                  Length : 1.16
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : rst
          Wire Direction : HORIZONTAL
            Bounding Box : (25.895 , 26.475) (27.755 , 26.595)
                   Width : 0.12
                  Length : 1.74
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : rst
          Wire Direction : VERTICAL
            Bounding Box : (27.625 , 26.465) (27.765 , 27.475)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : orig[5]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (26.245 , 40.455)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : orig[5]
          Wire Direction : VERTICAL
            Bounding Box : (26.175 , 38.645) (26.315 , 40.525)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : orig[5]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (26.245 , 38.715)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : orig[5]
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (26.245 , 36.685)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : orig[5]
          Wire Direction : HORIZONTAL
            Bounding Box : (25.955 , 36.625) (26.305 , 36.745)
                   Width : 0.12
                  Length : 0.29
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : orig[5]
          Wire Direction : VERTICAL
            Bounding Box : (26.175 , 36.615) (26.315 , 38.785)
                   Width : 0.14
                  Length : 2.03
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : orig[4]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (25.955 , 43.645)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : orig[4]
          Wire Direction : VERTICAL
            Bounding Box : (25.885 , 41.255) (26.025 , 43.715)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : orig[4]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (25.955 , 41.325)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : orig[4]
          Wire Direction : VERTICAL
            Bounding Box : (20.665 , 43.575) (20.805 , 44.005)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : orig[4]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (20.155 , 43.935)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : orig[4]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (20.155 , 43.935)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Patch Wire
                Net Name : orig[4]
          Wire Direction : NODIR
            Bounding Box : (20.085 , 43.49) (20.225 , 43.935)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : orig[4]
          Wire Direction : HORIZONTAL
            Bounding Box : (20.085 , 43.865) (20.805 , 44.005)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : orig[4]
          Wire Direction : HORIZONTAL
            Bounding Box : (20.665 , 43.575) (26.025 , 43.715)
                   Width : 0.14
                  Length : 5.22
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : orig[1]
          Wire Direction : VERTICAL
            Bounding Box : (24.725 , 39.515) (24.865 , 39.945)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : orig[1]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (23.925 , 41.325)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : orig[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (23.855 , 39.805) (24.865 , 39.945)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : orig[1]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (23.925 , 39.875)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : orig[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (22.985 , 39.805) (23.995 , 39.945)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : orig[1]
          Wire Direction : VERTICAL
            Bounding Box : (22.985 , 39.515) (23.125 , 39.945)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : orig[1]
          Wire Direction : VERTICAL
            Bounding Box : (18.345 , 39.515) (18.485 , 39.945)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : orig[1]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (16.965 , 40.745)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : orig[1]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (16.965 , 39.875)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : orig[1]
          Wire Direction : VERTICAL
            Bounding Box : (16.895 , 39.805) (17.035 , 40.815)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : orig[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (16.895 , 39.805) (18.485 , 39.945)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : orig[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (18.345 , 39.515) (23.125 , 39.655)
                   Width : 0.14
                  Length : 4.64
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : orig[1]
          Wire Direction : VERTICAL
            Bounding Box : (23.855 , 39.805) (23.995 , 41.395)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : state[1]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (27.405 , 27.985)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : state[1]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (27.405 , 24.505)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : state[1]
          Wire Direction : VERTICAL
            Bounding Box : (27.335 , 24.435) (27.475 , 28.055)
                   Width : 0.14
                  Length : 3.48
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : state[1]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (26.825 , 23.345)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : state[1]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (22.475 , 25.665)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : state[1]
          Wire Direction : HORIZONTAL
            Bounding Box : (22.405 , 24.435) (27.475 , 24.575)
                   Width : 0.14
                  Length : 4.93
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : state[1]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (22.475 , 24.505)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : state[1]
          Wire Direction : VERTICAL
            Bounding Box : (22.405 , 24.435) (22.545 , 25.735)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : state[0]
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (27.695 , 25.955)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : state[0]
          Wire Direction : VERTICAL
            Bounding Box : (27.625 , 24.725) (27.765 , 26.025)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : state[0]
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (27.695 , 24.795)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : state[0]
          Wire Direction : VERTICAL
            Bounding Box : (27.625 , 23.275) (27.765 , 24.865)
                   Width : 0.14
                  Length : 1.45
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : state[0]
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (27.695 , 23.345)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : state[0]
          Wire Direction : HORIZONTAL
            Bounding Box : (22.705 , 24.735) (27.755 , 24.855)
                   Width : 0.12
                  Length : 4.93
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : state[0]
          Wire Direction : VERTICAL
            Bounding Box : (22.705 , 24.735) (22.825 , 25.375)
                   Width : 0.12
                  Length : 0.58
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : fresh_state
          Wire Direction : VERTICAL
            Bounding Box : (20.375 , 29.365) (20.515 , 32.115)
                   Width : 0.14
                  Length : 2.61
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : fresh_state
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (20.155 , 32.915)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : fresh_state
          Wire Direction : VERTICAL
            Bounding Box : (20.085 , 31.975) (20.225 , 32.985)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : fresh_state
          Wire Direction : HORIZONTAL
            Bounding Box : (20.085 , 29.365) (20.515 , 29.505)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : fresh_state
          Wire Direction : VERTICAL
            Bounding Box : (20.085 , 28.495) (20.225 , 29.505)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : fresh_state
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (20.155 , 28.565)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : fresh_state
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (16.385 , 32.915)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : fresh_state
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (16.385 , 32.915)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Patch Wire
                Net Name : fresh_state
          Wire Direction : NODIR
            Bounding Box : (16.315 , 32.47) (16.455 , 32.915)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : fresh_state
          Wire Direction : HORIZONTAL
            Bounding Box : (16.315 , 32.845) (20.225 , 32.985)
                   Width : 0.14
                  Length : 3.77
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : fresh_state
          Wire Direction : HORIZONTAL
            Bounding Box : (20.085 , 31.975) (20.515 , 32.115)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_19
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (23.055 , 25.375)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_19
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (23.055 , 25.375)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_19
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (21.315 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_19
          Wire Direction : HORIZONTAL
            Bounding Box : (21.245 , 25.305) (23.125 , 25.445)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_19
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (21.315 , 25.375)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Patch Wire
                Net Name : n_19
          Wire Direction : NODIR
            Bounding Box : (22.985 , 24.93) (23.125 , 25.375)
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_19
          Wire Direction : VERTICAL
            Bounding Box : (21.245 , 25.305) (21.385 , 28.345)
                   Width : 0.14
                  Length : 2.9
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_29
          Wire Direction : VERTICAL
            Bounding Box : (27.045 , 28.495) (27.185 , 30.955)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_29
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (27.115 , 28.565)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_29
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (27.115 , 26.825)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_29
          Wire Direction : VERTICAL
            Bounding Box : (27.045 , 23.855) (27.185 , 26.895)
                   Width : 0.14
                  Length : 2.9
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_29
          Wire Direction : HORIZONTAL
            Bounding Box : (26.465 , 30.815) (27.185 , 30.955)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_29
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (26.535 , 30.885)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_29
          Wire Direction : VERTICAL
            Bounding Box : (27.045 , 26.755) (27.185 , 28.635)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_29
          Wire Direction : HORIZONTAL
            Bounding Box : (27.045 , 23.855) (27.475 , 23.995)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_35
                 Viacell : VIA1X
                   Width : 0.26
                  Height : 0.26
                Location : (24.215 , 25.665)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_35
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (24.215 , 23.345)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_35
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (21.025 , 23.345)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_35
          Wire Direction : HORIZONTAL
            Bounding Box : (20.955 , 23.275) (24.285 , 23.415)
                   Width : 0.14
                  Length : 3.19
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_35
          Wire Direction : VERTICAL
            Bounding Box : (24.145 , 23.275) (24.285 , 25.735)
                   Width : 0.14
                  Length : 2.32
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_36
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (26.825 , 28.275)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_36
          Wire Direction : VERTICAL
            Bounding Box : (26.755 , 26.465) (26.895 , 28.345)
                   Width : 0.14
                  Length : 1.74
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_36
          Wire Direction : HORIZONTAL
            Bounding Box : (26.465 , 26.465) (26.895 , 26.605)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_36
          Wire Direction : VERTICAL
            Bounding Box : (26.465 , 23.855) (26.605 , 26.605)
                   Width : 0.14
                  Length : 2.61
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_36
          Wire Direction : HORIZONTAL
            Bounding Box : (25.885 , 23.855) (26.605 , 23.995)
                   Width : 0.14
                  Length : 0.58
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_67
          Wire Direction : VERTICAL
            Bounding Box : (26.755 , 38.935) (26.895 , 39.945)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_67
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (26.825 , 39.005)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_67
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (26.825 , 37.845)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Via
                     Net : n_67
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (26.535 , 41.905)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_67
          Wire Direction : VERTICAL
            Bounding Box : (26.465 , 40.965) (26.605 , 41.975)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_67
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (26.535 , 41.035)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_67
          Wire Direction : HORIZONTAL
            Bounding Box : (26.465 , 39.805) (26.895 , 39.945)
                   Width : 0.14
                  Length : 0.29
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_67
          Wire Direction : HORIZONTAL
            Bounding Box : (24.435 , 41.835) (26.605 , 41.975)
                   Width : 0.14
                  Length : 2.03
           Routing Layer : Metal3(3)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_67
                 Viacell : VIA2X
                   Width : 0.26
                  Height : 0.26
                Location : (24.505 , 41.905)
                   Layer : Via2(2)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_67
          Wire Direction : VERTICAL
            Bounding Box : (24.435 , 40.965) (24.575 , 41.975)
                   Width : 0.14
                  Length : 0.87
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Via
                     Net : n_67
                 Viacell : VIA1V
                   Width : 0.15
                  Height : 0.26
                Location : (24.505 , 41.035)
                   Layer : Via1(1)
                  Status : Routed
                    Rule : default
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Regular Wire
                Net Name : n_67
          Wire Direction : VERTICAL
            Bounding Box : (26.465 , 39.805) (26.605 , 41.105)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_67
          Wire Direction : VERTICAL
            Bounding Box : (26.755 , 37.775) (26.895 , 39.075)
                   Width : 0.14
                  Length : 1.16
           Routing Layer : Metal2(2)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_67
          Wire Direction : HORIZONTAL
            Bounding Box : (26.535 , 40.975) (27.405 , 41.095)
                   Width : 0.12
                  Length : 0.87
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Regular Wire
                Net Name : n_67
          Wire Direction : HORIZONTAL
            Bounding Box : (26.825 , 38.945) (27.695 , 39.065)
                   Width : 0.12
                  Length : 0.87
           Routing Layer : Metal1(1)
             Wire Status : Routed
                    Rule : default
                    Mask : 0


             Object Type : Physical Pin
                     Net : rst
                     Box : (27.335 , 50.755) (27.475 , 51.33)
                   Layer : Metal2(2)


             Object Type : Physical Pin
                     Net : clk
                     Box : (0.0 , 26.465) (0.575 , 26.605)
                   Layer : Metal3(3)


             Object Type : Special Via
                     Net : VDD
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (17.65 , 47.135)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (19.95 , 41.27)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (19.95 , 49.435)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (9.29 , 49.435)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (1.895 , 49.435)
                   Layer : Via8(8)
                   Shape : RING
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (4.195 , 47.135)
                   Layer : Via8(8)
                   Shape : RING
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (6.99 , 47.135)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M2_M1v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 45.24)
                   Layer : Via1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M3_M2v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 45.24)
                   Layer : Via2(2)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M4_M3v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 45.24)
                   Layer : Via3(3)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M2_M1v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 42.63)
                   Layer : Via1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M3_M2v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 42.63)
                   Layer : Via2(2)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M4_M3v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 42.63)
                   Layer : Via3(3)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M5_M4v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 42.63)
                   Layer : Via4(4)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M6_M5v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 42.63)
                   Layer : Via5(5)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M7_M6v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 42.63)
                   Layer : Via6(6)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : VIA7ARRAY_1
                   Width : 1.8
                  Height : 0.46
                Location : (4.195 , 42.63)
                   Layer : Via7(7)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Route
                     Net : VDD
                   Width : 0.36
                  Height : 2.795
                Location : 3.295 42.45
         Location Origin : Lower Left
                   Layer : Metal1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                 Voltage : 1.10000002384186
                    Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (9.29 , 41.27)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (1.895 , 41.27)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Route
                     Net : VSS
                   Width : 0.36
                  Height : 5.095
                Location : 0.995 39.84
         Location Origin : Lower Left
                   Layer : Metal1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                 Voltage : 0.0
                    Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA7ARRAY_1
                   Width : 1.8
                  Height : 0.46
                Location : (1.895 , 40.02)
                   Layer : Via7(7)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M7_M6v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 40.02)
                   Layer : Via6(6)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M6_M5v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 40.02)
                   Layer : Via5(5)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M5_M4v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 40.02)
                   Layer : Via4(4)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M4_M3v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 40.02)
                   Layer : Via3(3)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M3_M2v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 40.02)
                   Layer : Via2(2)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M2_M1v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 40.02)
                   Layer : Via1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Route
                     Net : VSS
                   Width : 0.36
                  Height : 5.095
                Location : 0.995 45.06
         Location Origin : Lower Left
                   Layer : Metal1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                 Voltage : 0.0
                    Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA7ARRAY_1
                   Width : 1.8
                  Height : 0.46
                Location : (1.895 , 45.24)
                   Layer : Via7(7)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M7_M6v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 45.24)
                   Layer : Via6(6)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M6_M5v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 45.24)
                   Layer : Via5(5)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M5_M4v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 45.24)
                   Layer : Via4(4)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (17.65 , 28.31)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (19.95 , 30.61)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M6_M5v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 37.41)
                   Layer : Via5(5)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M7_M6v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 37.41)
                   Layer : Via6(6)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : VIA7ARRAY_1
                   Width : 1.8
                  Height : 0.46
                Location : (4.195 , 37.41)
                   Layer : Via7(7)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Route
                     Net : VDD
                   Width : 0.36
                  Height : 2.795
                Location : 3.295 37.23
         Location Origin : Lower Left
                   Layer : Metal1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                 Voltage : 1.10000002384186
                    Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M5_M4v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 37.41)
                   Layer : Via4(4)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M4_M3v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 37.41)
                   Layer : Via3(3)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M3_M2v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 37.41)
                   Layer : Via2(2)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M2_M1v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 37.41)
                   Layer : Via1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Route
                     Net : VSS
                   Width : 0.36
                  Height : 5.095
                Location : 0.995 34.62
         Location Origin : Lower Left
                   Layer : Metal1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                 Voltage : 0.0
                    Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA7ARRAY_1
                   Width : 1.8
                  Height : 0.46
                Location : (1.895 , 34.8)
                   Layer : Via7(7)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M7_M6v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 34.8)
                   Layer : Via6(6)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M6_M5v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 34.8)
                   Layer : Via5(5)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M5_M4v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 34.8)
                   Layer : Via4(4)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M4_M3v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 34.8)
                   Layer : Via3(3)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M3_M2v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 34.8)
                   Layer : Via2(2)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M2_M1v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 34.8)
                   Layer : Via1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA7ARRAY_1
                   Width : 1.8
                  Height : 0.46
                Location : (1.895 , 29.58)
                   Layer : Via7(7)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Route
                     Net : VSS
                   Width : 0.36
                  Height : 5.095
                Location : 0.995 29.4
         Location Origin : Lower Left
                   Layer : Metal1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                 Voltage : 0.0
                    Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (9.29 , 30.61)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (4.195 , 28.31)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (1.895 , 30.61)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (6.99 , 28.31)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Route
                     Net : VDD
                   Width : 0.36
                  Height : 2.795
                Location : 3.295 26.79
         Location Origin : Lower Left
                   Layer : Metal1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                 Voltage : 1.10000002384186
                    Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : VIA7ARRAY_1
                   Width : 1.8
                  Height : 0.46
                Location : (4.195 , 26.97)
                   Layer : Via7(7)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M7_M6v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 26.97)
                   Layer : Via6(6)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M6_M5v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 26.97)
                   Layer : Via5(5)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M5_M4v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 26.97)
                   Layer : Via4(4)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M4_M3v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 26.97)
                   Layer : Via3(3)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M3_M2v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 26.97)
                   Layer : Via2(2)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M2_M1v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 26.97)
                   Layer : Via1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M7_M6v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 29.58)
                   Layer : Via6(6)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M6_M5v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 29.58)
                   Layer : Via5(5)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M5_M4v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 29.58)
                   Layer : Via4(4)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M4_M3v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 29.58)
                   Layer : Via3(3)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M3_M2v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 29.58)
                   Layer : Via2(2)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M2_M1v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 29.58)
                   Layer : Via1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M2_M1v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 32.19)
                   Layer : Via1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M3_M2v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 32.19)
                   Layer : Via2(2)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M4_M3v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 32.19)
                   Layer : Via3(3)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M5_M4v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 32.19)
                   Layer : Via4(4)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M6_M5v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 32.19)
                   Layer : Via5(5)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : M7_M6v_1
                   Width : 1.8
                  Height : 0.36
                Location : (4.195 , 32.19)
                   Layer : Via6(6)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : VIA7ARRAY_1
                   Width : 1.8
                  Height : 0.46
                Location : (4.195 , 32.19)
                   Layer : Via7(7)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Route
                     Net : VDD
                   Width : 0.36
                  Height : 2.795
                Location : 3.295 32.01
         Location Origin : Lower Left
                   Layer : Metal1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                 Voltage : 1.10000002384186
                    Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (17.65 , 38.97)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (6.99 , 38.97)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VDD
                 Viacell : VIA8ARRAY_1
                   Width : 1.8
                  Height : 1.8
                Location : (4.195 , 38.97)
                   Layer : Via8(8)
                   Shape : STRIPE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Route
                     Net : VSS
                   Width : 0.36
                  Height : 5.095
                Location : 0.995 24.18
         Location Origin : Lower Left
                   Layer : Metal1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                 Voltage : 0.0
                    Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : VIA7ARRAY_1
                   Width : 1.8
                  Height : 0.46
                Location : (1.895 , 24.36)
                   Layer : Via7(7)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M7_M6v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 24.36)
                   Layer : Via6(6)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M6_M5v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 24.36)
                   Layer : Via5(5)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M5_M4v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 24.36)
                   Layer : Via4(4)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M4_M3v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 24.36)
                   Layer : Via3(3)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M3_M2v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 24.36)
                   Layer : Via2(2)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0


             Object Type : Special Via
                     Net : VSS
                 Viacell : M2_M1v_1
                   Width : 1.8
                  Height : 0.36
                Location : (1.895 , 24.36)
                   Layer : Via1(1)
                   Shape : COREWIRE
                  Status : ROUTED
              Shield Net : none
                Cut Mask : 0
                Top Mask : 0
             Bottom Mask : 0
<CMD> reportNetStat
*** Statistics for net list controller1 ***
Number of cells      = 305
Number of nets       = 132
Number of tri-nets   = 0
Number of degen nets = 1
Number of pins       = 420
Number of i/os       = 11

Number of nets with    1 terms = 1 (0.8%)
Number of nets with    2 terms = 74 (56.1%)
Number of nets with    3 terms = 23 (17.4%)
Number of nets with    4 terms = 17 (12.9%)
Number of nets with    5 terms = 8 (6.1%)
Number of nets with    6 terms = 1 (0.8%)
Number of nets with    7 terms = 3 (2.3%)
Number of nets with    8 terms = 1 (0.8%)
Number of nets with    9 terms = 1 (0.8%)
Number of nets with >=10 terms = 3 (2.3%)

*** 42 Primitives used:
Primitive MXI2XL (4 insts)
Primitive NAND4XL (4 insts)
Primitive NOR4BXL (1 insts)
Primitive OAI2BB1XL (11 insts)
Primitive NOR3BXL (1 insts)
Primitive AOI21XL (5 insts)
Primitive NOR3XL (1 insts)
Primitive NOR2BXL (4 insts)
Primitive NOR2XL (10 insts)
Primitive INVX1 (11 insts)
Primitive DFFSHQX1 (2 insts)
Primitive NAND3XL (5 insts)
Primitive AOI211XL (3 insts)
Primitive DFFRHQX1 (2 insts)
Primitive NAND3BX1 (1 insts)
Primitive INVXL (1 insts)
Primitive NOR3BX1 (1 insts)
Primitive OAI31XL (2 insts)
Primitive FILL4 (61 insts)
Primitive AOI21X1 (2 insts)
Primitive OAI21XL (7 insts)
Primitive NOR2BX1 (1 insts)
Primitive SDFFRHQX1 (6 insts)
Primitive NAND2XL (15 insts)
Primitive XNOR2XL (1 insts)
Primitive SDFFQXL (7 insts)
Primitive OR4X1 (2 insts)
Primitive OAI211XL (4 insts)
Primitive NAND2BX1 (1 insts)
Primitive BUFX20 (2 insts)
Primitive CLKINVX1 (6 insts)
Primitive OA21X1 (1 insts)
Primitive FILL16 (9 insts)
Primitive FILL8 (15 insts)
Primitive XNOR2X1 (3 insts)
Primitive SDFFQX1 (3 insts)
Primitive FILL2 (55 insts)
Primitive DFFQX1 (8 insts)
Primitive TLATXL (1 insts)
Primitive CLKXOR2X1 (3 insts)
Primitive FILL1 (22 insts)
Primitive AOI22XL (1 insts)
************
<CMD> deselectAll
<CMD> saveDesign controller1.enc
#% Begin save design ... (date=11/27 12:52:30, mem=1811.5M)
% Begin Save ccopt configuration ... (date=11/27 12:52:30, mem=1811.5M)
% End Save ccopt configuration ... (date=11/27 12:52:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1811.8M, current mem=1811.8M)
% Begin Save netlist data ... (date=11/27 12:52:30, mem=1811.8M)
Writing Binary DB to controller1.enc.dat.tmp/controller1.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/27 12:52:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1811.8M, current mem=1811.8M)
Saving symbol-table file ...
Saving congestion map file controller1.enc.dat.tmp/controller1.route.congmap.gz ...
% Begin Save AAE data ... (date=11/27 12:52:30, mem=1811.8M)
Saving AAE Data ...
% End Save AAE data ... (date=11/27 12:52:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=1811.8M, current mem=1811.8M)
Saving preference file controller1.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/27 12:52:30, mem=1812.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/27 12:52:31, total cpu=0:00:00.0, real=0:00:01.0, peak res=1812.2M, current mem=1812.2M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/27 12:52:31, mem=1812.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/27 12:52:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1812.2M, current mem=1812.2M)
% Begin Save routing data ... (date=11/27 12:52:31, mem=1812.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2074.1M) ***
% End Save routing data ... (date=11/27 12:52:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1812.3M, current mem=1812.3M)
Saving property file controller1.enc.dat.tmp/controller1.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2077.1M) ***
#Saving pin access data to file controller1.enc.dat.tmp/controller1.apa ...
#
% Begin Save power constraints data ... (date=11/27 12:52:31, mem=1812.3M)
% End Save power constraints data ... (date=11/27 12:52:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=1812.3M, current mem=1812.3M)
RC
RC
RC
Generated self-contained design controller1.enc.dat.tmp
#% End save design ... (date=11/27 12:52:31, total cpu=0:00:00.3, real=0:00:01.0, peak res=1813.5M, current mem=1813.5M)
*** Message Summary: 0 warning(s), 0 error(s)


--------------------------------------------------------------------------------
Exiting Innovus on Wed Nov 27 12:52:34 2024
  Total CPU time:     0:01:09
  Total real time:    0:10:54
  Peak memory (main): 1826.08MB


*** Memory Usage v#1 (Current mem = 2099.008M, initial mem = 483.863M) ***
*** Message Summary: 1350 warning(s), 9 error(s)

--- Ending "Innovus" (totcpu=0:01:09, real=0:10:52, mem=2099.0M) ---
