<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/minor/exec_context.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_6d80b100e20d800875bfc40847a35c08.html">minor</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">exec_context.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="minor_2exec__context_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011-2014, 2016-2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2002-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * Authors: Steve Reinhardt</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          Dave Greene</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          Nathan Binkert</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *          Andrew Bardsley</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#ifndef __CPU_MINOR_EXEC_CONTEXT_HH__</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define __CPU_MINOR_EXEC_CONTEXT_HH__</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="exec__context_8hh.html">cpu/exec_context.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="execute_8hh.html">cpu/minor/execute.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pipeline_8hh.html">cpu/minor/pipeline.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="simple__thread_8hh.html">cpu/simple_thread.hh</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="request_8hh.html">mem/request.hh</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;debug/MinorExecute.hh&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceMinor.html">Minor</a></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* Forward declaration of Execute */</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">class </span>Execute;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html">   74</a></span>&#160;<span class="keyword">class </span><a class="code" href="classMinor_1_1ExecContext.html">ExecContext</a> : <span class="keyword">public</span> <a class="code" href="classMinor_1_1ExecContext.html">::ExecContext</a></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a4a15c3801f67669bee14a74c6cfa1b5a">   77</a></span>&#160;    <a class="code" href="classMinorCPU.html">MinorCPU</a> &amp;<a class="code" href="classMinor_1_1ExecContext.html#a4a15c3801f67669bee14a74c6cfa1b5a">cpu</a>;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4">   80</a></span>&#160;    <a class="code" href="classSimpleThread.html">SimpleThread</a> &amp;<a class="code" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4">thread</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#ae88ade5c5eab4f71d71302104f877ab9">   83</a></span>&#160;    <a class="code" href="classMinor_1_1Execute.html">Execute</a> &amp;<a class="code" href="classMinor_1_1ExecContext.html#ae88ade5c5eab4f71d71302104f877ab9">execute</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#ae7f437829c1e3db59f163dc45aca9196">   86</a></span>&#160;    <a class="code" href="classRefCountingPtr.html">MinorDynInstPtr</a> <a class="code" href="classMinor_1_1ExecContext.html#ae7f437829c1e3db59f163dc45aca9196">inst</a>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a8cf556bd475dd69eec5f293d3073a4b2">   88</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a8cf556bd475dd69eec5f293d3073a4b2">ExecContext</a> (</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        <a class="code" href="classMinorCPU.html">MinorCPU</a> &amp;cpu_,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <a class="code" href="classSimpleThread.html">SimpleThread</a> &amp;thread_, <a class="code" href="classMinor_1_1Execute.html">Execute</a> &amp;execute_,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <a class="code" href="classRefCountingPtr.html">MinorDynInstPtr</a> inst_) :</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;        cpu(cpu_),</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        thread(thread_),</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        execute(execute_),</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        inst(inst_)</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(MinorExecute, <span class="stringliteral">&quot;ExecContext setting PC: %s\n&quot;</span>, inst-&gt;pc);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <a class="code" href="classMinor_1_1ExecContext.html#aaa4dc16f0ebf812a48c6ce0175d6f160">pcState</a>(inst-&gt;pc);</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="classMinor_1_1ExecContext.html#aeffef4d53b54a046565bf0db60b7bb22">setPredicate</a>(inst-&gt;readPredicate());</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <a class="code" href="classMinor_1_1ExecContext.html#aee76503147ee423a708c9043a96ccfb3">setMemAccPredicate</a>(inst-&gt;readMemAccPredicate());</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        thread.<a class="code" href="classSimpleThread.html#a927557e3aaf14e4527f2eaeddab38712">setIntReg</a>(<a class="code" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">TheISA::ZeroReg</a>, 0);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#if THE_ISA == ALPHA_ISA</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;        thread.<a class="code" href="classSimpleThread.html#acc89aec0732845f4c8270094f1580c4b">setFloatReg</a>(<a class="code" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">TheISA::ZeroReg</a>, 0);</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    }</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a8593413101ad7a6e09f037884e0d72e3">  107</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a8593413101ad7a6e09f037884e0d72e3">~ExecContext</a>()</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;        inst-&gt;setPredicate(<a class="code" href="classMinor_1_1ExecContext.html#a3ff17fb08534dbc0248a067bef8c5bcc">readPredicate</a>());</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        inst-&gt;setMemAccPredicate(<a class="code" href="classMinor_1_1ExecContext.html#aaedb31bc70317b185c9922b51a010d59">readMemAccPredicate</a>());</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a2466b6ca443a12720dc2d60ed27f8e80">  114</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a2466b6ca443a12720dc2d60ed27f8e80">initiateMemRead</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                    <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable = <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())<span class="keyword"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">        override</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordflow">return</span> execute.<a class="code" href="classMinor_1_1Execute.html#a00f2265289b092bac675ee593e9b8de5">getLSQ</a>().<a class="code" href="classMinor_1_1LSQ.html#a18594a4baa4eef7bfc3be45c03f4d544">pushRequest</a>(inst, <span class="keyword">true</span> <span class="comment">/* load */</span>, <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;            size, addr, flags, <span class="keyword">nullptr</span>, <span class="keyword">nullptr</span>, byteEnable);</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    }</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a81cf92aef7ee0c8b2e0ec656e5b65a29">  124</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a81cf92aef7ee0c8b2e0ec656e5b65a29">writeMem</a>(uint8_t *<a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size, <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;             <a class="code" href="classFlags.html">Request::Flags</a> flags, uint64_t *res,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;             <span class="keyword">const</span> <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>&amp; byteEnable = <a class="code" href="classstd_1_1vector.html">std::vector&lt;bool&gt;</a>())<span class="keyword"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="keyword">        override</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        assert(byteEnable.empty() || byteEnable.size() == size);</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="keywordflow">return</span> execute.<a class="code" href="classMinor_1_1Execute.html#a00f2265289b092bac675ee593e9b8de5">getLSQ</a>().<a class="code" href="classMinor_1_1LSQ.html#a18594a4baa4eef7bfc3be45c03f4d544">pushRequest</a>(inst, <span class="keyword">false</span> <span class="comment">/* store */</span>, data,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;            size, addr, flags, res, <span class="keyword">nullptr</span>, byteEnable);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a2daeef0e837ab9ee0c860d378aee3c42">  135</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a2daeef0e837ab9ee0c860d378aee3c42">initiateMemAMO</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> addr, <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> size, <a class="code" href="classFlags.html">Request::Flags</a> flags,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                   <a class="code" href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a> amo_op)<span class="keyword"> override</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        <span class="comment">// AMO requests are pushed through the store path</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        <span class="keywordflow">return</span> execute.<a class="code" href="classMinor_1_1Execute.html#a00f2265289b092bac675ee593e9b8de5">getLSQ</a>().<a class="code" href="classMinor_1_1LSQ.html#a18594a4baa4eef7bfc3be45c03f4d544">pushRequest</a>(inst, <span class="keyword">false</span> <span class="comment">/* amo */</span>, <span class="keyword">nullptr</span>,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;            size, addr, flags, <span class="keyword">nullptr</span>, std::move(amo_op));</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    }</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a6ab0bd05ef8ae1d69c6527cfde5f74e6">  144</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a6ab0bd05ef8ae1d69c6527cfde5f74e6">readIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a5911f87a4c221dc2280486a17ea5ab1f">isIntReg</a>());</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#ad49b46baa32733cbe177bd2d57f67f6e">readIntReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a638a7f61236c48a146bb687f424a9249">  152</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a638a7f61236c48a146bb687f424a9249">readFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a9c504412daaf3f713f899739544de6f8">isFloatReg</a>());</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a98dcbf534dc75541591995db34ddf0b8">readFloatReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    }</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">TheISA::VecRegContainer</a> &amp;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a8f5465eec124ae913831051e5c6039e5">  160</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a8f5465eec124ae913831051e5c6039e5">readVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a3f80b92ca043f6bff89eca70e6667495">readVecReg</a>(reg);</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    }</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">TheISA::VecRegContainer</a> &amp;</div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a27d4534ffdc55ee2ac68b4a11bf27ff5">  168</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a27d4534ffdc55ee2ac68b4a11bf27ff5">getWritableVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a7a3096a24370f6d28170ff51a8d69849">getWritableVecReg</a>(reg);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    }</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">TheISA::VecElem</a></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#afe940236bbec47d9dae3b75f6c893330">  176</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#afe940236bbec47d9dae3b75f6c893330">readVecElemOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        assert(reg.<a class="code" href="classRegId.html#ad1030d1d5e1d92c33a1858e95ffb5ca0">isVecElem</a>());</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#abc48c8c68ac5b52237c253b4d3cba585">readVecElem</a>(reg);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    }</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">TheISA::VecPredRegContainer</a>&amp;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a2998713117656de19fbe50634df2a0ef">  184</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a2998713117656de19fbe50634df2a0ef">readVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const override</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a986fcc7933d52a75054527d6854cf365">isVecPredReg</a>());</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a02800c9722380937727080c694c98707">readVecPredReg</a>(reg);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    }</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">TheISA::VecPredRegContainer</a>&amp;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a70b635cc66251fb12d808305ae35281c">  192</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a70b635cc66251fb12d808305ae35281c">getWritableVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a986fcc7933d52a75054527d6854cf365">isVecPredReg</a>());</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#ab5d1e80a4adfa7358e9334ae31051818">getWritableVecPredReg</a>(reg);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a1b146d8248de6b51d2b5895b36de94fa">  200</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a1b146d8248de6b51d2b5895b36de94fa">setIntRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a5911f87a4c221dc2280486a17ea5ab1f">isIntReg</a>());</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        thread.<a class="code" href="classSimpleThread.html#a927557e3aaf14e4527f2eaeddab38712">setIntReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#ae7be9ec8a9b775b28fc7dbb5e5b24551">  208</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#ae7be9ec8a9b775b28fc7dbb5e5b24551">setFloatRegOperandBits</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a9c504412daaf3f713f899739544de6f8">isFloatReg</a>());</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        thread.<a class="code" href="classSimpleThread.html#acc89aec0732845f4c8270094f1580c4b">setFloatReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    }</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a6c4e9bb9f374a52af3ce012fa9671d9a">  216</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a6c4e9bb9f374a52af3ce012fa9671d9a">setVecRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                     <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">TheISA::VecRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;        thread.<a class="code" href="classSimpleThread.html#ab5e350b450792a9472b5091299149e0c">setVecReg</a>(reg, val);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    }</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a2f5da89ab78fa43296c525753dbd5e49">  225</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a2f5da89ab78fa43296c525753dbd5e49">setVecPredRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                         <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">TheISA::VecPredRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a986fcc7933d52a75054527d6854cf365">isVecPredReg</a>());</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        thread.<a class="code" href="classSimpleThread.html#a6f389ccc86dfd2c346b4c4632661357f">setVecPredReg</a>(reg, val);</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    }</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <a class="code" href="classVecLaneT.html">ConstVecLane8</a></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#ae87d45eedb51dcbd548d51b4acf27f90">  237</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#ae87d45eedb51dcbd548d51b4acf27f90">readVec8BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="keyword">                            override</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a73593f9bb4a01a98e3eb19398b987cf8">readVec8BitLaneReg</a>(reg);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    }</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="classVecLaneT.html">ConstVecLane16</a></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a94aae73fa1d8e434ec9838ed23aeb713">  247</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a94aae73fa1d8e434ec9838ed23aeb713">readVec16BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="keyword">                            override</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#af07a009d982efc607ac172b9af8d36ec">readVec16BitLaneReg</a>(reg);</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    }</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <a class="code" href="classVecLaneT.html">ConstVecLane32</a></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#ac1a09027ffa75b56a05bb1c05b8ad087">  257</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#ac1a09027ffa75b56a05bb1c05b8ad087">readVec32BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="keyword">                            override</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a960dcf8813f86c214291e91159fda570">readVec32BitLaneReg</a>(reg);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    }</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="classVecLaneT.html">ConstVecLane64</a></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a8e8431ab1c1d26e3f3a98dae4b7f395c">  267</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a8e8431ab1c1d26e3f3a98dae4b7f395c">readVec64BitLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> const</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="keyword">                            override</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a23f78f2b0685e2b5b512ca6ee41d1464">readVec64BitLaneReg</a>(reg);</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    }</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="keyword">template</span> &lt;<span class="keyword">typename</span> LD&gt;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#acc6d0be696be0ec7b6c828d149fc5466">  278</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#acc6d0be696be0ec7b6c828d149fc5466">setVecLaneOperandT</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <span class="keyword">const</span> LD&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    {</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">isVecReg</a>());</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a969746b988498bd0dff17eb84eadd3cf">setVecLane</a>(reg, val);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    }</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a373fa6c411963bb020b8436ef695ed15">  285</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a373fa6c411963bb020b8436ef695ed15">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::Byte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        <a class="code" href="classMinor_1_1ExecContext.html#acc6d0be696be0ec7b6c828d149fc5466">setVecLaneOperandT</a>(si, idx, val);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    }</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#ab16268aed7a3c6111c6d31919a56efd3">  291</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#ab16268aed7a3c6111c6d31919a56efd3">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::TwoByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <a class="code" href="classMinor_1_1ExecContext.html#acc6d0be696be0ec7b6c828d149fc5466">setVecLaneOperandT</a>(si, idx, val);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    }</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#ac63e8e20574ea1ef501bff27e9186773">  297</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#ac63e8e20574ea1ef501bff27e9186773">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::FourByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        <a class="code" href="classMinor_1_1ExecContext.html#acc6d0be696be0ec7b6c828d149fc5466">setVecLaneOperandT</a>(si, idx, val);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    }</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#ad45eef47356b6403f4491f41900444f9">  303</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#ad45eef47356b6403f4491f41900444f9">setVecLaneOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;            <span class="keyword">const</span> <a class="code" href="classLaneData.html">LaneData&lt;LaneSize::EightByte&gt;</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;        <a class="code" href="classMinor_1_1ExecContext.html#acc6d0be696be0ec7b6c828d149fc5466">setVecLaneOperandT</a>(si, idx, val);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    }</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a8199ea5aafd162e585f3cbd3ef50a737">  311</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a8199ea5aafd162e585f3cbd3ef50a737">setVecElemOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx,</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                      <span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">TheISA::VecElem</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        assert(reg.<a class="code" href="classRegId.html#ad1030d1d5e1d92c33a1858e95ffb5ca0">isVecElem</a>());</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        thread.<a class="code" href="classSimpleThread.html#a934504811018cb32b3e702e9f82e61d6">setVecElem</a>(reg, val);</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    }</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a3ff17fb08534dbc0248a067bef8c5bcc">  320</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a3ff17fb08534dbc0248a067bef8c5bcc">readPredicate</a>()<span class="keyword"> const override</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a5315839fabfcbb01370c73d679897188">readPredicate</a>();</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;    }</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#aeffef4d53b54a046565bf0db60b7bb22">  326</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#aeffef4d53b54a046565bf0db60b7bb22">setPredicate</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        thread.<a class="code" href="classSimpleThread.html#a0cf00998a894e5ff9c18f1810673f6e9">setPredicate</a>(val);</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    }</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordtype">bool</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#aaedb31bc70317b185c9922b51a010d59">  332</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#aaedb31bc70317b185c9922b51a010d59">readMemAccPredicate</a>()<span class="keyword"> const override</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#aa6deb23f672613d3fe5284d1255e6ddd">readMemAccPredicate</a>();</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#aee76503147ee423a708c9043a96ccfb3">  338</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#aee76503147ee423a708c9043a96ccfb3">setMemAccPredicate</a>(<span class="keywordtype">bool</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        thread.<a class="code" href="classSimpleThread.html#a7d50d48d61bac9cc8116abf1952d542d">setMemAccPredicate</a>(val);</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    }</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#aaa4dc16f0ebf812a48c6ce0175d6f160">  344</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#aaa4dc16f0ebf812a48c6ce0175d6f160">pcState</a>()<span class="keyword"> const override</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">pcState</a>();</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    }</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a32b3b57b45b4087fd66137d63e1a9745">  350</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a32b3b57b45b4087fd66137d63e1a9745">pcState</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        thread.<a class="code" href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">pcState</a>(val);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    }</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a22da3f969df86963d06419cc44278822">  356</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a22da3f969df86963d06419cc44278822">readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg)<span class="keyword"> const</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a15f7c5ab3e2d4f3eec2f5fc2176e57b6">readMiscRegNoEffect</a>(misc_reg);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    }</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#add0e0cbb668523c8c16a1421e06c7e39">  362</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#add0e0cbb668523c8c16a1421e06c7e39">readMiscReg</a>(<span class="keywordtype">int</span> misc_reg)<span class="keyword"> override</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a70a58c3e9dfb08f18f9c99c25eb329e6">readMiscReg</a>(misc_reg);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    }</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a578f0e283399bb1e9edc978db64ec307">  368</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a578f0e283399bb1e9edc978db64ec307">setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        thread.<a class="code" href="classSimpleThread.html#a7499c30c30fd50bd2211e8a65927c314">setMiscReg</a>(misc_reg, val);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    }</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#ad17859f8297e35dd8c505958670b3ce8">  374</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#ad17859f8297e35dd8c505958670b3ce8">readMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;        assert(reg.<a class="code" href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">isMiscReg</a>());</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a70a58c3e9dfb08f18f9c99c25eb329e6">readMiscReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    }</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a424017d9812b0a873c2efa3356e71412">  382</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a424017d9812b0a873c2efa3356e71412">setMiscRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;        assert(reg.<a class="code" href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">isMiscReg</a>());</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a7499c30c30fd50bd2211e8a65927c314">setMiscReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    }</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a4ad43e4c0a221605b69827317fd90fe7">  390</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a4ad43e4c0a221605b69827317fd90fe7">syscall</a>(int64_t callnum, <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault)<span class="keyword"> override</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Syscall emulation isn&#39;t available in FS mode.\n&quot;</span>);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;        thread.<a class="code" href="classSimpleThread.html#aa9ef09939e0138c48919d63e21b17098">syscall</a>(callnum, fault);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    }</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#af23793d733182171cc75b6b163634132">  398</a></span>&#160;    <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="classMinor_1_1ExecContext.html#af23793d733182171cc75b6b163634132">tcBase</a>()<span class="keyword"> override </span>{ <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">getTC</a>(); }</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="comment">/* @todo, should make stCondFailures persistent somewhere */</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#aa3091972aa320073b23e2eadecfa2a4e">  401</a></span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classMinor_1_1ExecContext.html#aa3091972aa320073b23e2eadecfa2a4e">readStCondFailures</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> 0; }</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#aef81fb2b7f0c841443876847f9c5f0b5">  402</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1ExecContext.html#aef81fb2b7f0c841443876847f9c5f0b5">setStCondFailures</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> st_cond_failures)<span class="keyword"> override </span>{}</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a50cdabf23fa999402b22647ea68f3f0f">  404</a></span>&#160;    <a class="code" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a> <a class="code" href="classMinor_1_1ExecContext.html#a50cdabf23fa999402b22647ea68f3f0f">contextId</a>() { <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#ac7ed72e235ac2c91233dfe9fcb74c839">contextId</a>(); }</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="comment">/* ISA-specific (or at least currently ISA singleton) functions */</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="comment">/* X86: TLB twiddling */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a59d939a6b4b9239e04a8db2f5385f103">  409</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a59d939a6b4b9239e04a8db2f5385f103">demapPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)<span class="keyword"> override</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        thread.<a class="code" href="classSimpleThread.html#ad96c22ed5b784cbefbd45f083d644c63">getITBPtr</a>()-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;        thread.<a class="code" href="classSimpleThread.html#a42546550e93d4f9b363ab13875554a76">getDTBPtr</a>()-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    }</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a7d910f68571b5391fc103775a1ff53c3">  416</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a7d910f68571b5391fc103775a1ff53c3">readCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx)<span class="keyword"> override</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">srcRegIdx</a>(idx);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a7d908dc8450ca54057e8f70c951eb28c">isCCReg</a>());</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        <span class="keywordflow">return</span> thread.<a class="code" href="classSimpleThread.html#a8f9f3787938bd8e13a79894847d45158">readCCReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>());</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    }</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a2b1045775b89682d3f4c834f32c08566">  424</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#a2b1045775b89682d3f4c834f32c08566">setCCRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classStaticInst.html">StaticInst</a> *<a class="code" href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">si</a>, <span class="keywordtype">int</span> idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)<span class="keyword"> override</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRegId.html">RegId</a>&amp; <a class="code" href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">reg</a> = si-&gt;<a class="code" href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">destRegIdx</a>(idx);</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        assert(reg.<a class="code" href="classRegId.html#a7d908dc8450ca54057e8f70c951eb28c">isCCReg</a>());</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        thread.<a class="code" href="classSimpleThread.html#ac431dd04d4e8dfc5e93d56697bef3850">setCCReg</a>(reg.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>(), <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    }</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#acaf915b4069a3d04f4f74d1d9c792475">  432</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#acaf915b4069a3d04f4f74d1d9c792475">demapInstPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    {</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        thread.<a class="code" href="classSimpleThread.html#ad96c22ed5b784cbefbd45f083d644c63">getITBPtr</a>()-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    }</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordtype">void</span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#ad4ce19c9ffbfc3431307c1a5e8e1b5e2">  438</a></span>&#160;    <a class="code" href="classMinor_1_1ExecContext.html#ad4ce19c9ffbfc3431307c1a5e8e1b5e2">demapDataPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">vaddr</a>, uint64_t asn)</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    {</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        thread.<a class="code" href="classSimpleThread.html#a42546550e93d4f9b363ab13875554a76">getDTBPtr</a>()-&gt;<a class="code" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">demapPage</a>(vaddr, asn);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    }</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">  443</a></span>&#160;    <a class="code" href="classBaseCPU.html">BaseCPU</a> *<a class="code" href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">getCpuPtr</a>() { <span class="keywordflow">return</span> &amp;<a class="code" href="classMinor_1_1ExecContext.html#a4a15c3801f67669bee14a74c6cfa1b5a">cpu</a>; }</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="comment">// monitor/mwait funtions</span></div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#afb2037c14e76ccea492eb39bc2ac9c31">  447</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1ExecContext.html#afb2037c14e76ccea492eb39bc2ac9c31">armMonitor</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> address)<span class="keyword"> override</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="keyword">    </span>{ <a class="code" href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#ad422fe4fd81f001fc61ce580745eb564">armMonitor</a>(inst-&gt;id.threadId, address); }</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a0f6fc53eca485026dc0a1dee6f9899b6">  450</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classMinor_1_1ExecContext.html#a0f6fc53eca485026dc0a1dee6f9899b6">mwait</a>(<a class="code" href="classPacket.html">PacketPtr</a> pkt)<span class="keyword"> override</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#a4e0d7858e36fddc75599b33f4a9b8090">mwait</a>(inst-&gt;id.threadId, pkt); }</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a252a9f9f3660a398665fe2d6a71edd7f">  453</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classMinor_1_1ExecContext.html#a252a9f9f3660a398665fe2d6a71edd7f">mwaitAtomic</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)<span class="keyword"> override</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#aa4602dc5b10a5dd23f158924f2eafe8c">mwaitAtomic</a>(inst-&gt;id.threadId, tc, thread.<a class="code" href="classSimpleThread.html#a6afccc03e81e5d95e5a7f3f17f830123">dtb</a>); }</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="classMinor_1_1ExecContext.html#a4a8c4e171addc9e6880028c2655c8507">  456</a></span>&#160;    <a class="code" href="structAddressMonitor.html">AddressMonitor</a> *<a class="code" href="classMinor_1_1ExecContext.html#a4a8c4e171addc9e6880028c2655c8507">getAddrMonitor</a>()<span class="keyword"> override</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> <a class="code" href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">getCpuPtr</a>()-&gt;<a class="code" href="classBaseCPU.html#af6a99b4d2ceaddf40d4087937b9109ea">getCpuAddrMonitor</a>(inst-&gt;id.threadId); }</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;};</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;}</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CPU_MINOR_EXEC_CONTEXT_HH__ */</span><span class="preprocessor"></span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classSimpleThread_html_a969746b988498bd0dff17eb84eadd3cf"><div class="ttname"><a href="classSimpleThread.html#a969746b988498bd0dff17eb84eadd3cf">SimpleThread::setVecLane</a></div><div class="ttdeci">virtual void setVecLane(const RegId &amp;reg, const LaneData&lt; LaneSize::Byte &gt; &amp;val) override</div><div class="ttdoc">Write a lane of the destination vector register. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00410">simple_thread.hh:410</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_aaedb31bc70317b185c9922b51a010d59"><div class="ttname"><a href="classMinor_1_1ExecContext.html#aaedb31bc70317b185c9922b51a010d59">Minor::ExecContext::readMemAccPredicate</a></div><div class="ttdeci">bool readMemAccPredicate() const override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00332">exec_context.hh:332</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_a6c9f38e48611db30642897e93a05104c"><div class="ttname"><a href="namespaceX86ISA.html#a6c9f38e48611db30642897e93a05104c">X86ISA::reg</a></div><div class="ttdeci">Bitfield&lt; 5, 3 &gt; reg</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2types_8hh_source.html#l00089">types.hh:89</a></div></div>
<div class="ttc" id="classMinor_1_1Execute_html"><div class="ttname"><a href="classMinor_1_1Execute.html">Minor::Execute</a></div><div class="ttdoc">Execute stage. </div><div class="ttdef"><b>Definition:</b> <a href="execute_8hh_source.html#l00062">execute.hh:62</a></div></div>
<div class="ttc" id="classBaseCPU_html_af6a99b4d2ceaddf40d4087937b9109ea"><div class="ttname"><a href="classBaseCPU.html#af6a99b4d2ceaddf40d4087937b9109ea">BaseCPU::getCpuAddrMonitor</a></div><div class="ttdeci">AddressMonitor * getCpuAddrMonitor(ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00614">base.hh:614</a></div></div>
<div class="ttc" id="classRegId_html_ac4760027b4fd92b075febb4d7f52a1e6"><div class="ttname"><a href="classRegId.html#ac4760027b4fd92b075febb4d7f52a1e6">RegId::isMiscReg</a></div><div class="ttdeci">bool isMiscReg() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00167">reg_class.hh:167</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a6c4e9bb9f374a52af3ce012fa9671d9a"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a6c4e9bb9f374a52af3ce012fa9671d9a">Minor::ExecContext::setVecRegOperand</a></div><div class="ttdeci">void setVecRegOperand(const StaticInst *si, int idx, const TheISA::VecRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00216">exec_context.hh:216</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_ac63e8e20574ea1ef501bff27e9186773"><div class="ttname"><a href="classMinor_1_1ExecContext.html#ac63e8e20574ea1ef501bff27e9186773">Minor::ExecContext::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::FourByte &gt; &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00297">exec_context.hh:297</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a8f5465eec124ae913831051e5c6039e5"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a8f5465eec124ae913831051e5c6039e5">Minor::ExecContext::readVecRegOperand</a></div><div class="ttdeci">const TheISA::VecRegContainer &amp; readVecRegOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Vector Register Interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00160">exec_context.hh:160</a></div></div>
<div class="ttc" id="classSimpleThread_html_a5315839fabfcbb01370c73d679897188"><div class="ttname"><a href="classSimpleThread.html#a5315839fabfcbb01370c73d679897188">SimpleThread::readPredicate</a></div><div class="ttdeci">bool readPredicate() const</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00564">simple_thread.hh:564</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a373fa6c411963bb020b8436ef695ed15"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a373fa6c411963bb020b8436ef695ed15">Minor::ExecContext::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::Byte &gt; &amp;val) override</div><div class="ttdoc">Write a lane of the destination vector operand. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00285">exec_context.hh:285</a></div></div>
<div class="ttc" id="classSimpleThread_html_a8f9f3787938bd8e13a79894847d45158"><div class="ttname"><a href="classSimpleThread.html#a8f9f3787938bd8e13a79894847d45158">SimpleThread::readCCReg</a></div><div class="ttdeci">RegVal readCCReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00469">simple_thread.hh:469</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a22da3f969df86963d06419cc44278822"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a22da3f969df86963d06419cc44278822">Minor::ExecContext::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(int misc_reg) const</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00356">exec_context.hh:356</a></div></div>
<div class="ttc" id="request_8hh_html"><div class="ttname"><a href="request_8hh.html">request.hh</a></div><div class="ttdoc">Declaration of a request, the overall memory request consisting of the parts of the request that are ...</div></div>
<div class="ttc" id="execute_8hh_html"><div class="ttname"><a href="execute_8hh.html">execute.hh</a></div><div class="ttdoc">All the fun of executing instructions from Decode and sending branch/new instruction stream info...</div></div>
<div class="ttc" id="simple__thread_8hh_html"><div class="ttname"><a href="simple__thread_8hh.html">simple_thread.hh</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classSimpleThread_html_ac7ed72e235ac2c91233dfe9fcb74c839"><div class="ttname"><a href="classSimpleThread.html#ac7ed72e235ac2c91233dfe9fcb74c839">SimpleThread::contextId</a></div><div class="ttdeci">ContextID contextId() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00225">simple_thread.hh:225</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="classMinor_1_1Execute_html_a00f2265289b092bac675ee593e9b8de5"><div class="ttname"><a href="classMinor_1_1Execute.html#a00f2265289b092bac675ee593e9b8de5">Minor::Execute::getLSQ</a></div><div class="ttdeci">LSQ &amp; getLSQ()</div><div class="ttdoc">To allow ExecContext to find the LSQ. </div><div class="ttdef"><b>Definition:</b> <a href="execute_8hh_source.html#l00331">execute.hh:331</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a4ad43e4c0a221605b69827317fd90fe7"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a4ad43e4c0a221605b69827317fd90fe7">Minor::ExecContext::syscall</a></div><div class="ttdeci">void syscall(int64_t callnum, Fault *fault) override</div><div class="ttdoc">Executes a syscall specified by the callnum. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00390">exec_context.hh:390</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_aee76503147ee423a708c9043a96ccfb3"><div class="ttname"><a href="classMinor_1_1ExecContext.html#aee76503147ee423a708c9043a96ccfb3">Minor::ExecContext::setMemAccPredicate</a></div><div class="ttdeci">void setMemAccPredicate(bool val) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00338">exec_context.hh:338</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_ae7f437829c1e3db59f163dc45aca9196"><div class="ttname"><a href="classMinor_1_1ExecContext.html#ae7f437829c1e3db59f163dc45aca9196">Minor::ExecContext::inst</a></div><div class="ttdeci">MinorDynInstPtr inst</div><div class="ttdoc">Instruction for the benefit of memory operations and for PC. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00086">exec_context.hh:86</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classSimpleThread_html_a58a0f88527d55c618ae440aed51ec1ee"><div class="ttname"><a href="classSimpleThread.html#a58a0f88527d55c618ae440aed51ec1ee">SimpleThread::pcState</a></div><div class="ttdeci">TheISA::PCState pcState() const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00552">simple_thread.hh:552</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_ad45eef47356b6403f4491f41900444f9"><div class="ttname"><a href="classMinor_1_1ExecContext.html#ad45eef47356b6403f4491f41900444f9">Minor::ExecContext::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::EightByte &gt; &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00303">exec_context.hh:303</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_ae88ade5c5eab4f71d71302104f877ab9"><div class="ttname"><a href="classMinor_1_1ExecContext.html#ae88ade5c5eab4f71d71302104f877ab9">Minor::ExecContext::execute</a></div><div class="ttdeci">Execute &amp; execute</div><div class="ttdoc">The execute stage so we can peek at its contents. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00083">exec_context.hh:83</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classSimpleThread_html"><div class="ttname"><a href="classSimpleThread.html">SimpleThread</a></div><div class="ttdoc">The SimpleThread object provides a combination of the ThreadState object and the ThreadContext interf...</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00097">simple_thread.hh:97</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_af23793d733182171cc75b6b163634132"><div class="ttname"><a href="classMinor_1_1ExecContext.html#af23793d733182171cc75b6b163634132">Minor::ExecContext::tcBase</a></div><div class="ttdeci">ThreadContext * tcBase() override</div><div class="ttdoc">Returns a pointer to the ThreadContext. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00398">exec_context.hh:398</a></div></div>
<div class="ttc" id="classStaticInst_html_a68494cbff467222c4911b6587a009cfa"><div class="ttname"><a href="classStaticInst.html#a68494cbff467222c4911b6587a009cfa">StaticInst::srcRegIdx</a></div><div class="ttdeci">const RegId &amp; srcRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th source reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00220">static_inst.hh:220</a></div></div>
<div class="ttc" id="namespaceMinor_html"><div class="ttname"><a href="namespaceMinor.html">Minor</a></div><div class="ttdoc">Minor contains all the definitions within the MinorCPU apart from the CPU class itself. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2activity_8cc_source.html#l00046">activity.cc:46</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a2b1045775b89682d3f4c834f32c08566"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a2b1045775b89682d3f4c834f32c08566">Minor::ExecContext::setCCRegOperand</a></div><div class="ttdeci">void setCCRegOperand(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00424">exec_context.hh:424</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7d50d48d61bac9cc8116abf1952d542d"><div class="ttname"><a href="classSimpleThread.html#a7d50d48d61bac9cc8116abf1952d542d">SimpleThread::setMemAccPredicate</a></div><div class="ttdeci">void setMemAccPredicate(bool val)</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00606">simple_thread.hh:606</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a8593413101ad7a6e09f037884e0d72e3"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a8593413101ad7a6e09f037884e0d72e3">Minor::ExecContext::~ExecContext</a></div><div class="ttdeci">~ExecContext()</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00107">exec_context.hh:107</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; MinorDynInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a94aae73fa1d8e434ec9838ed23aeb713"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a94aae73fa1d8e434ec9838ed23aeb713">Minor::ExecContext::readVec16BitLaneOperand</a></div><div class="ttdeci">ConstVecLane16 readVec16BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads source vector 16bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00247">exec_context.hh:247</a></div></div>
<div class="ttc" id="classSimpleThread_html_ab5d1e80a4adfa7358e9334ae31051818"><div class="ttname"><a href="classSimpleThread.html#ab5d1e80a4adfa7358e9334ae31051818">SimpleThread::getWritableVecPredReg</a></div><div class="ttdeci">VecPredRegContainer &amp; getWritableVecPredReg(const RegId &amp;reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00457">simple_thread.hh:457</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html"><div class="ttname"><a href="classMinor_1_1ExecContext.html">Minor::ExecContext</a></div><div class="ttdoc">ExecContext bears the exec_context interface for Minor. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00074">exec_context.hh:74</a></div></div>
<div class="ttc" id="classSimpleThread_html_a70a58c3e9dfb08f18f9c99c25eb329e6"><div class="ttname"><a href="classSimpleThread.html#a70a58c3e9dfb08f18f9c99c25eb329e6">SimpleThread::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(RegIndex misc_reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00574">simple_thread.hh:574</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_aa3091972aa320073b23e2eadecfa2a4e"><div class="ttname"><a href="classMinor_1_1ExecContext.html#aa3091972aa320073b23e2eadecfa2a4e">Minor::ExecContext::readStCondFailures</a></div><div class="ttdeci">unsigned int readStCondFailures() const override</div><div class="ttdoc">Returns the number of consecutive store conditional failures. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00401">exec_context.hh:401</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; bool &gt;</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7a3096a24370f6d28170ff51a8d69849"><div class="ttname"><a href="classSimpleThread.html#a7a3096a24370f6d28170ff51a8d69849">SimpleThread::getWritableVecReg</a></div><div class="ttdeci">VecRegContainer &amp; getWritableVecReg(const RegId &amp;reg) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00345">simple_thread.hh:345</a></div></div>
<div class="ttc" id="classBaseCPU_html_ad422fe4fd81f001fc61ce580745eb564"><div class="ttname"><a href="classBaseCPU.html#ad422fe4fd81f001fc61ce580745eb564">BaseCPU::armMonitor</a></div><div class="ttdeci">void armMonitor(ThreadID tid, Addr address)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00214">base.cc:214</a></div></div>
<div class="ttc" id="classRegId_html_a7d908dc8450ca54057e8f70c951eb28c"><div class="ttname"><a href="classRegId.html#a7d908dc8450ca54057e8f70c951eb28c">RegId::isCCReg</a></div><div class="ttdeci">bool isCCReg() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00164">reg_class.hh:164</a></div></div>
<div class="ttc" id="namespacePowerISA_html_a53469916ca59ded1955f23a592f32f41"><div class="ttname"><a href="namespacePowerISA.html#a53469916ca59ded1955f23a592f32f41">PowerISA::si</a></div><div class="ttdeci">Bitfield&lt; 15, 0 &gt; si</div><div class="ttdef"><b>Definition:</b> <a href="arch_2power_2types_8hh_source.html#l00055">types.hh:55</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_aaa4dc16f0ebf812a48c6ce0175d6f160"><div class="ttname"><a href="classMinor_1_1ExecContext.html#aaa4dc16f0ebf812a48c6ce0175d6f160">Minor::ExecContext::pcState</a></div><div class="ttdeci">TheISA::PCState pcState() const override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00344">exec_context.hh:344</a></div></div>
<div class="ttc" id="classSimpleThread_html_a934504811018cb32b3e702e9f82e61d6"><div class="ttname"><a href="classSimpleThread.html#a934504811018cb32b3e702e9f82e61d6">SimpleThread::setVecElem</a></div><div class="ttdeci">void setVecElem(const RegId &amp;reg, const VecElem &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00519">simple_thread.hh:519</a></div></div>
<div class="ttc" id="classSimpleThread_html_a960dcf8813f86c214291e91159fda570"><div class="ttname"><a href="classSimpleThread.html#a960dcf8813f86c214291e91159fda570">SimpleThread::readVec32BitLaneReg</a></div><div class="ttdeci">virtual ConstVecLane32 readVec32BitLaneReg(const RegId &amp;reg) const override</div><div class="ttdoc">Reads source vector 32bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00386">simple_thread.hh:386</a></div></div>
<div class="ttc" id="classRegId_html_ad1030d1d5e1d92c33a1858e95ffb5ca0"><div class="ttname"><a href="classRegId.html#ad1030d1d5e1d92c33a1858e95ffb5ca0">RegId::isVecElem</a></div><div class="ttdeci">bool isVecElem() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00158">reg_class.hh:158</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a2daeef0e837ab9ee0c860d378aee3c42"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a2daeef0e837ab9ee0c860d378aee3c42">Minor::ExecContext::initiateMemAMO</a></div><div class="ttdeci">Fault initiateMemAMO(Addr addr, unsigned int size, Request::Flags flags, AtomicOpFunctorPtr amo_op) override</div><div class="ttdoc">For timing-mode contexts, initiate an atomic AMO (atomic read-modify-write memory operation) ...</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00135">exec_context.hh:135</a></div></div>
<div class="ttc" id="classSimpleThread_html_a927557e3aaf14e4527f2eaeddab38712"><div class="ttname"><a href="classSimpleThread.html#a927557e3aaf14e4527f2eaeddab38712">SimpleThread::setIntReg</a></div><div class="ttdeci">void setIntReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00486">simple_thread.hh:486</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_acc6d0be696be0ec7b6c828d149fc5466"><div class="ttname"><a href="classMinor_1_1ExecContext.html#acc6d0be696be0ec7b6c828d149fc5466">Minor::ExecContext::setVecLaneOperandT</a></div><div class="ttdeci">void setVecLaneOperandT(const StaticInst *si, int idx, const LD &amp;val)</div><div class="ttdoc">Write a lane of the destination vector operand. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00278">exec_context.hh:278</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_acaf915b4069a3d04f4f74d1d9c792475"><div class="ttname"><a href="classMinor_1_1ExecContext.html#acaf915b4069a3d04f4f74d1d9c792475">Minor::ExecContext::demapInstPage</a></div><div class="ttdeci">void demapInstPage(Addr vaddr, uint64_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00432">exec_context.hh:432</a></div></div>
<div class="ttc" id="classLaneData_html"><div class="ttname"><a href="classLaneData.html">LaneData</a></div><div class="ttdoc">LaneSize is an abstraction of a LS byte value for the execution and thread contexts to handle values ...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00456">vec_reg.hh:456</a></div></div>
<div class="ttc" id="classSimpleThread_html_a23f78f2b0685e2b5b512ca6ee41d1464"><div class="ttname"><a href="classSimpleThread.html#a23f78f2b0685e2b5b512ca6ee41d1464">SimpleThread::readVec64BitLaneReg</a></div><div class="ttdeci">virtual ConstVecLane64 readVec64BitLaneReg(const RegId &amp;reg) const override</div><div class="ttdoc">Reads source vector 64bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00393">simple_thread.hh:393</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_ab16268aed7a3c6111c6d31919a56efd3"><div class="ttname"><a href="classMinor_1_1ExecContext.html#ab16268aed7a3c6111c6d31919a56efd3">Minor::ExecContext::setVecLaneOperand</a></div><div class="ttdeci">virtual void setVecLaneOperand(const StaticInst *si, int idx, const LaneData&lt; LaneSize::TwoByte &gt; &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00291">exec_context.hh:291</a></div></div>
<div class="ttc" id="classSimpleThread_html_af07a009d982efc607ac172b9af8d36ec"><div class="ttname"><a href="classSimpleThread.html#af07a009d982efc607ac172b9af8d36ec">SimpleThread::readVec16BitLaneReg</a></div><div class="ttdeci">virtual ConstVecLane16 readVec16BitLaneReg(const RegId &amp;reg) const override</div><div class="ttdoc">Reads source vector 16bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00379">simple_thread.hh:379</a></div></div>
<div class="ttc" id="structAddressMonitor_html"><div class="ttname"><a href="structAddressMonitor.html">AddressMonitor</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00075">base.hh:75</a></div></div>
<div class="ttc" id="classSimpleThread_html_aa6deb23f672613d3fe5284d1255e6ddd"><div class="ttname"><a href="classSimpleThread.html#aa6deb23f672613d3fe5284d1255e6ddd">SimpleThread::readMemAccPredicate</a></div><div class="ttdeci">bool readMemAccPredicate()</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00600">simple_thread.hh:600</a></div></div>
<div class="ttc" id="classSimpleThread_html_ac431dd04d4e8dfc5e93d56697bef3850"><div class="ttname"><a href="classSimpleThread.html#ac431dd04d4e8dfc5e93d56697bef3850">SimpleThread::setCCReg</a></div><div class="ttdeci">void setCCReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00539">simple_thread.hh:539</a></div></div>
<div class="ttc" id="classSimpleThread_html_ad49b46baa32733cbe177bd2d57f67f6e"><div class="ttname"><a href="classSimpleThread.html#ad49b46baa32733cbe177bd2d57f67f6e">SimpleThread::readIntReg</a></div><div class="ttdeci">RegVal readIntReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00312">simple_thread.hh:312</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a8199ea5aafd162e585f3cbd3ef50a737"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a8199ea5aafd162e585f3cbd3ef50a737">Minor::ExecContext::setVecElemOperand</a></div><div class="ttdeci">void setVecElemOperand(const StaticInst *si, int idx, const TheISA::VecElem val) override</div><div class="ttdoc">Sets a vector register to a value. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00311">exec_context.hh:311</a></div></div>
<div class="ttc" id="classSimpleThread_html_acc89aec0732845f4c8270094f1580c4b"><div class="ttname"><a href="classSimpleThread.html#acc89aec0732845f4c8270094f1580c4b">SimpleThread::setFloatReg</a></div><div class="ttdeci">void setFloatReg(RegIndex reg_idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00496">simple_thread.hh:496</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a6ab0bd05ef8ae1d69c6527cfde5f74e6"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a6ab0bd05ef8ae1d69c6527cfde5f74e6">Minor::ExecContext::readIntRegOperand</a></div><div class="ttdeci">RegVal readIntRegOperand(const StaticInst *si, int idx) override</div><div class="ttdoc">Reads an integer register. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00144">exec_context.hh:144</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_ae7be9ec8a9b775b28fc7dbb5e5b24551"><div class="ttname"><a href="classMinor_1_1ExecContext.html#ae7be9ec8a9b775b28fc7dbb5e5b24551">Minor::ExecContext::setFloatRegOperandBits</a></div><div class="ttdeci">void setFloatRegOperandBits(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdoc">Sets the bits of a floating point register of single width to a binary value. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00208">exec_context.hh:208</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a66c9d1b51caf181143ec0dcf77bd145f"><div class="ttname"><a href="namespaceAlphaISA.html#a66c9d1b51caf181143ec0dcf77bd145f">AlphaISA::VecPredRegContainer</a></div><div class="ttdeci">::DummyVecPredRegContainer VecPredRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00060">registers.hh:60</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a70b635cc66251fb12d808305ae35281c"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a70b635cc66251fb12d808305ae35281c">Minor::ExecContext::getWritableVecPredRegOperand</a></div><div class="ttdeci">TheISA::VecPredRegContainer &amp; getWritableVecPredRegOperand(const StaticInst *si, int idx) override</div><div class="ttdoc">Gets destination predicate register operand for modification. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00192">exec_context.hh:192</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a7d910f68571b5391fc103775a1ff53c3"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a7d910f68571b5391fc103775a1ff53c3">Minor::ExecContext::readCCRegOperand</a></div><div class="ttdeci">RegVal readCCRegOperand(const StaticInst *si, int idx) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00416">exec_context.hh:416</a></div></div>
<div class="ttc" id="classFlags_html"><div class="ttname"><a href="classFlags.html">Flags&lt; FlagsType &gt;</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a285fe2f69eec5bdf1d4b0abd9e29e331"><div class="ttname"><a href="namespaceAlphaISA.html#a285fe2f69eec5bdf1d4b0abd9e29e331">AlphaISA::VecRegContainer</a></div><div class="ttdeci">::DummyVecRegContainer VecRegContainer</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00053">registers.hh:53</a></div></div>
<div class="ttc" id="base_2types_8hh_html_acd8959954ccfa9c2fa52d5f65f90e270"><div class="ttname"><a href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a></div><div class="ttdeci">std::unique_ptr&lt; AtomicOpFunctor &gt; AtomicOpFunctorPtr</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00262">types.hh:262</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_aef81fb2b7f0c841443876847f9c5f0b5"><div class="ttname"><a href="classMinor_1_1ExecContext.html#aef81fb2b7f0c841443876847f9c5f0b5">Minor::ExecContext::setStCondFailures</a></div><div class="ttdeci">void setStCondFailures(unsigned int st_cond_failures) override</div><div class="ttdoc">Sets the number of consecutive store conditional failures. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00402">exec_context.hh:402</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a32b3b57b45b4087fd66137d63e1a9745"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a32b3b57b45b4087fd66137d63e1a9745">Minor::ExecContext::pcState</a></div><div class="ttdeci">void pcState(const TheISA::PCState &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00350">exec_context.hh:350</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a81cf92aef7ee0c8b2e0ec656e5b65a29"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a81cf92aef7ee0c8b2e0ec656e5b65a29">Minor::ExecContext::writeMem</a></div><div class="ttdeci">Fault writeMem(uint8_t *data, unsigned int size, Addr addr, Request::Flags flags, uint64_t *res, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;()) override</div><div class="ttdoc">For atomic-mode contexts, perform an atomic memory write operation. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00124">exec_context.hh:124</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a7f37f910d53f6a7535037c4d47366260"><div class="ttname"><a href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">AlphaISA::ZeroReg</a></div><div class="ttdeci">const RegIndex ZeroReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00075">registers.hh:75</a></div></div>
<div class="ttc" id="classSimpleThread_html_a02800c9722380937727080c694c98707"><div class="ttname"><a href="classSimpleThread.html#a02800c9722380937727080c694c98707">SimpleThread::readVecPredReg</a></div><div class="ttdeci">const VecPredRegContainer &amp; readVecPredReg(const RegId &amp;reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00446">simple_thread.hh:446</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9bab751e4fa25d88bf84ee970a01a641"><div class="ttname"><a href="namespaceMipsISA.html#a9bab751e4fa25d88bf84ee970a01a641">MipsISA::vaddr</a></div><div class="ttdeci">vaddr</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00277">pra_constants.hh:277</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_ad4ce19c9ffbfc3431307c1a5e8e1b5e2"><div class="ttname"><a href="classMinor_1_1ExecContext.html#ad4ce19c9ffbfc3431307c1a5e8e1b5e2">Minor::ExecContext::demapDataPage</a></div><div class="ttdeci">void demapDataPage(Addr vaddr, uint64_t asn)</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00438">exec_context.hh:438</a></div></div>
<div class="ttc" id="classRegId_html_a5911f87a4c221dc2280486a17ea5ab1f"><div class="ttname"><a href="classRegId.html#a5911f87a4c221dc2280486a17ea5ab1f">RegId::isIntReg</a></div><div class="ttdeci">bool isIntReg() const</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00149">reg_class.hh:149</a></div></div>
<div class="ttc" id="classBaseCPU_html_aa4602dc5b10a5dd23f158924f2eafe8c"><div class="ttname"><a href="classBaseCPU.html#aa4602dc5b10a5dd23f158924f2eafe8c">BaseCPU::mwaitAtomic</a></div><div class="ttdeci">void mwaitAtomic(ThreadID tid, ThreadContext *tc, BaseTLB *dtb)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00249">base.cc:249</a></div></div>
<div class="ttc" id="classSimpleThread_html_a42546550e93d4f9b363ab13875554a76"><div class="ttname"><a href="classSimpleThread.html#a42546550e93d4f9b363ab13875554a76">SimpleThread::getDTBPtr</a></div><div class="ttdeci">BaseTLB * getDTBPtr() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00230">simple_thread.hh:230</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7499c30c30fd50bd2211e8a65927c314"><div class="ttname"><a href="classSimpleThread.html#a7499c30c30fd50bd2211e8a65927c314">SimpleThread::setMiscReg</a></div><div class="ttdeci">void setMiscReg(RegIndex misc_reg, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00586">simple_thread.hh:586</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a4a8c4e171addc9e6880028c2655c8507"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a4a8c4e171addc9e6880028c2655c8507">Minor::ExecContext::getAddrMonitor</a></div><div class="ttdeci">AddressMonitor * getAddrMonitor() override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00456">exec_context.hh:456</a></div></div>
<div class="ttc" id="classSimpleThread_html_aa9ef09939e0138c48919d63e21b17098"><div class="ttname"><a href="classSimpleThread.html#aa9ef09939e0138c48919d63e21b17098">SimpleThread::syscall</a></div><div class="ttdeci">void syscall(int64_t callnum, Fault *fault) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00624">simple_thread.hh:624</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a638a7f61236c48a146bb687f424a9249"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a638a7f61236c48a146bb687f424a9249">Minor::ExecContext::readFloatRegOperandBits</a></div><div class="ttdeci">RegVal readFloatRegOperandBits(const StaticInst *si, int idx) override</div><div class="ttdoc">Reads a floating point register in its binary format, instead of by value. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00152">exec_context.hh:152</a></div></div>
<div class="ttc" id="classRegId_html_a9c504412daaf3f713f899739544de6f8"><div class="ttname"><a href="classRegId.html#a9c504412daaf3f713f899739544de6f8">RegId::isFloatReg</a></div><div class="ttdeci">bool isFloatReg() const</div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00152">reg_class.hh:152</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classSimpleThread_html_a7da3f5e0fcea7bb73fce014f93bf2c0c"><div class="ttname"><a href="classSimpleThread.html#a7da3f5e0fcea7bb73fce014f93bf2c0c">SimpleThread::getTC</a></div><div class="ttdeci">ThreadContext * getTC()</div><div class="ttdoc">Returns the pointer to this SimpleThread&amp;#39;s ThreadContext. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00176">simple_thread.hh:176</a></div></div>
<div class="ttc" id="classMinor_1_1LSQ_html_a18594a4baa4eef7bfc3be45c03f4d544"><div class="ttname"><a href="classMinor_1_1LSQ.html#a18594a4baa4eef7bfc3be45c03f4d544">Minor::LSQ::pushRequest</a></div><div class="ttdeci">Fault pushRequest(MinorDynInstPtr inst, bool isLoad, uint8_t *data, unsigned int size, Addr addr, Request::Flags flags, uint64_t *res, AtomicOpFunctorPtr amo_op, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;())</div><div class="ttdoc">Single interface for readMem/writeMem/amoMem to issue requests into the LSQ. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2lsq_8cc_source.html#l01574">lsq.cc:1574</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a2466b6ca443a12720dc2d60ed27f8e80"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a2466b6ca443a12720dc2d60ed27f8e80">Minor::ExecContext::initiateMemRead</a></div><div class="ttdeci">Fault initiateMemRead(Addr addr, unsigned int size, Request::Flags flags, const std::vector&lt; bool &gt; &amp;byteEnable=std::vector&lt; bool &gt;()) override</div><div class="ttdoc">Initiate a timing memory read operation. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00114">exec_context.hh:114</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_afe940236bbec47d9dae3b75f6c893330"><div class="ttname"><a href="classMinor_1_1ExecContext.html#afe940236bbec47d9dae3b75f6c893330">Minor::ExecContext::readVecElemOperand</a></div><div class="ttdeci">TheISA::VecElem readVecElemOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Vector Elem Interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00176">exec_context.hh:176</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a1b146d8248de6b51d2b5895b36de94fa"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a1b146d8248de6b51d2b5895b36de94fa">Minor::ExecContext::setIntRegOperand</a></div><div class="ttdeci">void setIntRegOperand(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdoc">Sets an integer register to a value. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00200">exec_context.hh:200</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_ad17859f8297e35dd8c505958670b3ce8"><div class="ttname"><a href="classMinor_1_1ExecContext.html#ad17859f8297e35dd8c505958670b3ce8">Minor::ExecContext::readMiscRegOperand</a></div><div class="ttdeci">RegVal readMiscRegOperand(const StaticInst *si, int idx) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00374">exec_context.hh:374</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a2f5da89ab78fa43296c525753dbd5e49"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a2f5da89ab78fa43296c525753dbd5e49">Minor::ExecContext::setVecPredRegOperand</a></div><div class="ttdeci">void setVecPredRegOperand(const StaticInst *si, int idx, const TheISA::VecPredRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00225">exec_context.hh:225</a></div></div>
<div class="ttc" id="classRegId_html_a0445adcd63868cc7580d42ed32b8a33b"><div class="ttname"><a href="classRegId.html#a0445adcd63868cc7580d42ed32b8a33b">RegId::isVecReg</a></div><div class="ttdeci">bool isVecReg() const</div><div class="ttdoc">true if it is a condition-code physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00155">reg_class.hh:155</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a3ff17fb08534dbc0248a067bef8c5bcc"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a3ff17fb08534dbc0248a067bef8c5bcc">Minor::ExecContext::readPredicate</a></div><div class="ttdeci">bool readPredicate() const override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00320">exec_context.hh:320</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a18c8e2f48302ca9209dba62fe13d59d2"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">Minor::ExecContext::getCpuPtr</a></div><div class="ttdeci">BaseCPU * getCpuPtr()</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00443">exec_context.hh:443</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a50cdabf23fa999402b22647ea68f3f0f"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a50cdabf23fa999402b22647ea68f3f0f">Minor::ExecContext::contextId</a></div><div class="ttdeci">ContextID contextId()</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00404">exec_context.hh:404</a></div></div>
<div class="ttc" id="classBaseCPU_html_a4e0d7858e36fddc75599b33f4a9b8090"><div class="ttname"><a href="classBaseCPU.html#a4e0d7858e36fddc75599b33f4a9b8090">BaseCPU::mwait</a></div><div class="ttdeci">bool mwait(ThreadID tid, PacketPtr pkt)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00226">base.cc:226</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a2998713117656de19fbe50634df2a0ef"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a2998713117656de19fbe50634df2a0ef">Minor::ExecContext::readVecPredRegOperand</a></div><div class="ttdeci">const TheISA::VecPredRegContainer &amp; readVecPredRegOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Predicate registers interface. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00184">exec_context.hh:184</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a8e8431ab1c1d26e3f3a98dae4b7f395c"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a8e8431ab1c1d26e3f3a98dae4b7f395c">Minor::ExecContext::readVec64BitLaneOperand</a></div><div class="ttdeci">ConstVecLane64 readVec64BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads source vector 64bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00267">exec_context.hh:267</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a4a15c3801f67669bee14a74c6cfa1b5a"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a4a15c3801f67669bee14a74c6cfa1b5a">Minor::ExecContext::cpu</a></div><div class="ttdeci">MinorCPU &amp; cpu</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00077">exec_context.hh:77</a></div></div>
<div class="ttc" id="exec__context_8hh_html"><div class="ttname"><a href="exec__context_8hh.html">exec_context.hh</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_ac9197086d9a68b55d344f4280e7ff6f4"><div class="ttname"><a href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4">Minor::ExecContext::thread</a></div><div class="ttdeci">SimpleThread &amp; thread</div><div class="ttdoc">ThreadState object, provides all the architectural state. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00080">exec_context.hh:80</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classSimpleThread_html_abc48c8c68ac5b52237c253b4d3cba585"><div class="ttname"><a href="classSimpleThread.html#abc48c8c68ac5b52237c253b4d3cba585">SimpleThread::readVecElem</a></div><div class="ttdeci">const VecElem &amp; readVecElem(const RegId &amp;reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00435">simple_thread.hh:435</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_afb2037c14e76ccea492eb39bc2ac9c31"><div class="ttname"><a href="classMinor_1_1ExecContext.html#afb2037c14e76ccea492eb39bc2ac9c31">Minor::ExecContext::armMonitor</a></div><div class="ttdeci">void armMonitor(Addr address) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00447">exec_context.hh:447</a></div></div>
<div class="ttc" id="classSimpleThread_html_a98dcbf534dc75541591995db34ddf0b8"><div class="ttname"><a href="classSimpleThread.html#a98dcbf534dc75541591995db34ddf0b8">SimpleThread::readFloatReg</a></div><div class="ttdeci">RegVal readFloatReg(RegIndex reg_idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00323">simple_thread.hh:323</a></div></div>
<div class="ttc" id="classStaticInst_html"><div class="ttname"><a href="classStaticInst.html">StaticInst</a></div><div class="ttdoc">Base, ISA-independent static instruction class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00083">static_inst.hh:83</a></div></div>
<div class="ttc" id="classRegId_html_a71f999a53a753d40eb936374cc6cc844"><div class="ttname"><a href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">RegId::index</a></div><div class="ttdeci">const RegIndex &amp; index() const</div><div class="ttdoc">Index accessors. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00179">reg_class.hh:179</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a578f0e283399bb1e9edc978db64ec307"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a578f0e283399bb1e9edc978db64ec307">Minor::ExecContext::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int misc_reg, RegVal val) override</div><div class="ttdoc">Sets a miscellaneous register, handling any architectural side effects due to writing that register...</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00368">exec_context.hh:368</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_aeffef4d53b54a046565bf0db60b7bb22"><div class="ttname"><a href="classMinor_1_1ExecContext.html#aeffef4d53b54a046565bf0db60b7bb22">Minor::ExecContext::setPredicate</a></div><div class="ttdeci">void setPredicate(bool val) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00326">exec_context.hh:326</a></div></div>
<div class="ttc" id="pipeline_8hh_html"><div class="ttname"><a href="pipeline_8hh.html">pipeline.hh</a></div><div class="ttdoc">The constructed pipeline. </div></div>
<div class="ttc" id="classSimpleThread_html_a6f389ccc86dfd2c346b4c4632661357f"><div class="ttname"><a href="classSimpleThread.html#a6f389ccc86dfd2c346b4c4632661357f">SimpleThread::setVecPredReg</a></div><div class="ttdeci">void setVecPredReg(const RegId &amp;reg, const VecPredRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00529">simple_thread.hh:529</a></div></div>
<div class="ttc" id="classBaseTLB_html_af294952092df10be816a14152cfaa95e"><div class="ttname"><a href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">BaseTLB::demapPage</a></div><div class="ttdeci">virtual void demapPage(Addr vaddr, uint64_t asn)=0</div></div>
<div class="ttc" id="classStaticInst_html_a0b9c8811a17861a0986b300777326564"><div class="ttname"><a href="classStaticInst.html#a0b9c8811a17861a0986b300777326564">StaticInst::destRegIdx</a></div><div class="ttdeci">const RegId &amp; destRegIdx(int i) const</div><div class="ttdoc">Return logical index (architectural reg num) of i&amp;#39;th destination reg. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00216">static_inst.hh:216</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a8cf556bd475dd69eec5f293d3073a4b2"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a8cf556bd475dd69eec5f293d3073a4b2">Minor::ExecContext::ExecContext</a></div><div class="ttdeci">ExecContext(MinorCPU &amp;cpu_, SimpleThread &amp;thread_, Execute &amp;execute_, MinorDynInstPtr inst_)</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00088">exec_context.hh:88</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a424017d9812b0a873c2efa3356e71412"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a424017d9812b0a873c2efa3356e71412">Minor::ExecContext::setMiscRegOperand</a></div><div class="ttdeci">void setMiscRegOperand(const StaticInst *si, int idx, RegVal val) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00382">exec_context.hh:382</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_add0e0cbb668523c8c16a1421e06c7e39"><div class="ttname"><a href="classMinor_1_1ExecContext.html#add0e0cbb668523c8c16a1421e06c7e39">Minor::ExecContext::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int misc_reg) override</div><div class="ttdoc">Reads a miscellaneous register, handling any architectural side effects due to reading that register...</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00362">exec_context.hh:362</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a252a9f9f3660a398665fe2d6a71edd7f"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a252a9f9f3660a398665fe2d6a71edd7f">Minor::ExecContext::mwaitAtomic</a></div><div class="ttdeci">void mwaitAtomic(ThreadContext *tc) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00453">exec_context.hh:453</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_adaf40e821a86c6a609aba3808259fd59"><div class="ttname"><a href="namespaceAlphaISA.html#adaf40e821a86c6a609aba3808259fd59">AlphaISA::VecElem</a></div><div class="ttdeci">::DummyVecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00050">registers.hh:50</a></div></div>
<div class="ttc" id="classRegId_html_a986fcc7933d52a75054527d6854cf365"><div class="ttname"><a href="classRegId.html#a986fcc7933d52a75054527d6854cf365">RegId::isVecPredReg</a></div><div class="ttdeci">bool isVecPredReg() const</div><div class="ttdoc">true if it is a predicate physical register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00161">reg_class.hh:161</a></div></div>
<div class="ttc" id="classSimpleThread_html_ab5e350b450792a9472b5091299149e0c"><div class="ttname"><a href="classSimpleThread.html#ab5e350b450792a9472b5091299149e0c">SimpleThread::setVecReg</a></div><div class="ttdeci">void setVecReg(const RegId &amp;reg, const VecRegContainer &amp;val) override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00509">simple_thread.hh:509</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a59d939a6b4b9239e04a8db2f5385f103"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a59d939a6b4b9239e04a8db2f5385f103">Minor::ExecContext::demapPage</a></div><div class="ttdeci">void demapPage(Addr vaddr, uint64_t asn) override</div><div class="ttdoc">Invalidate a page in the DTLB and ITLB. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00409">exec_context.hh:409</a></div></div>
<div class="ttc" id="classMinorCPU_html"><div class="ttname"><a href="classMinorCPU.html">MinorCPU</a></div><div class="ttdoc">MinorCPU is an in-order CPU model with four fixed pipeline stages: </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2minor_2cpu_8hh_source.html#l00079">cpu.hh:79</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_ae87d45eedb51dcbd548d51b4acf27f90"><div class="ttname"><a href="classMinor_1_1ExecContext.html#ae87d45eedb51dcbd548d51b4acf27f90">Minor::ExecContext::readVec8BitLaneOperand</a></div><div class="ttdeci">ConstVecLane8 readVec8BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Vector Register Lane Interfaces. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00237">exec_context.hh:237</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a27d4534ffdc55ee2ac68b4a11bf27ff5"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a27d4534ffdc55ee2ac68b4a11bf27ff5">Minor::ExecContext::getWritableVecRegOperand</a></div><div class="ttdeci">TheISA::VecRegContainer &amp; getWritableVecRegOperand(const StaticInst *si, int idx) override</div><div class="ttdoc">Gets destination vector register operand for modification. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00168">exec_context.hh:168</a></div></div>
<div class="ttc" id="classVecLaneT_html"><div class="ttname"><a href="classVecLaneT.html">VecLaneT</a></div><div class="ttdoc">Vector Lane abstraction Another view of a container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00262">vec_reg.hh:262</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classSimpleThread_html_a73593f9bb4a01a98e3eb19398b987cf8"><div class="ttname"><a href="classSimpleThread.html#a73593f9bb4a01a98e3eb19398b987cf8">SimpleThread::readVec8BitLaneReg</a></div><div class="ttdeci">virtual ConstVecLane8 readVec8BitLaneReg(const RegId &amp;reg) const override</div><div class="ttdoc">Reads source vector 8bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00372">simple_thread.hh:372</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_ac1a09027ffa75b56a05bb1c05b8ad087"><div class="ttname"><a href="classMinor_1_1ExecContext.html#ac1a09027ffa75b56a05bb1c05b8ad087">Minor::ExecContext::readVec32BitLaneOperand</a></div><div class="ttdeci">ConstVecLane32 readVec32BitLaneOperand(const StaticInst *si, int idx) const override</div><div class="ttdoc">Reads source vector 32bit operand. </div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00257">exec_context.hh:257</a></div></div>
<div class="ttc" id="classSimpleThread_html_a3f80b92ca043f6bff89eca70e6667495"><div class="ttname"><a href="classSimpleThread.html#a3f80b92ca043f6bff89eca70e6667495">SimpleThread::readVecReg</a></div><div class="ttdeci">const VecRegContainer &amp; readVecReg(const RegId &amp;reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00334">simple_thread.hh:334</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5ba9705b85fbf1a2720bce8914fa4a18"><div class="ttname"><a href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a></div><div class="ttdeci">int ContextID</div><div class="ttdoc">Globally unique thread context ID. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00231">types.hh:231</a></div></div>
<div class="ttc" id="classSimpleThread_html_ad96c22ed5b784cbefbd45f083d644c63"><div class="ttname"><a href="classSimpleThread.html#ad96c22ed5b784cbefbd45f083d644c63">SimpleThread::getITBPtr</a></div><div class="ttdeci">BaseTLB * getITBPtr() override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00228">simple_thread.hh:228</a></div></div>
<div class="ttc" id="classSimpleThread_html_a15f7c5ab3e2d4f3eec2f5fc2176e57b6"><div class="ttname"><a href="classSimpleThread.html#a15f7c5ab3e2d4f3eec2f5fc2176e57b6">SimpleThread::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(RegIndex misc_reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00568">simple_thread.hh:568</a></div></div>
<div class="ttc" id="classSimpleThread_html_a6afccc03e81e5d95e5a7f3f17f830123"><div class="ttname"><a href="classSimpleThread.html#a6afccc03e81e5d95e5a7f3f17f830123">SimpleThread::dtb</a></div><div class="ttdeci">BaseTLB * dtb</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00141">simple_thread.hh:141</a></div></div>
<div class="ttc" id="classSimpleThread_html_a0cf00998a894e5ff9c18f1810673f6e9"><div class="ttname"><a href="classSimpleThread.html#a0cf00998a894e5ff9c18f1810673f6e9">SimpleThread::setPredicate</a></div><div class="ttdeci">void setPredicate(bool val)</div><div class="ttdef"><b>Definition:</b> <a href="simple__thread_8hh_source.html#l00565">simple_thread.hh:565</a></div></div>
<div class="ttc" id="classMinor_1_1ExecContext_html_a0f6fc53eca485026dc0a1dee6f9899b6"><div class="ttname"><a href="classMinor_1_1ExecContext.html#a0f6fc53eca485026dc0a1dee6f9899b6">Minor::ExecContext::mwait</a></div><div class="ttdeci">bool mwait(PacketPtr pkt) override</div><div class="ttdef"><b>Definition:</b> <a href="minor_2exec__context_8hh_source.html#l00450">exec_context.hh:450</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:07 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
