static T_1 void F_1 ( void )\r\n{\r\nvoid T_2 * V_1 = F_2 ( V_2 ) ;\r\nint V_3 ;\r\nT_3 V_4 ;\r\nstruct V_5 * V_6 = & V_5 ;\r\nV_4 = F_3 ( V_1 ) ;\r\nV_4 &= ~ F_4 ( 8 ) ;\r\nV_3 = F_5 ( V_7 ) ;\r\nif ( V_3 ) {\r\nF_6 ( L_1 , V_8 , V_3 ) ;\r\nreturn;\r\n}\r\nF_7 ( V_4 , V_1 ) ;\r\nF_8 ( L_2 ) ;\r\nV_6 -> V_9 -> V_10 = V_11 ;\r\nV_3 = F_9 () ;\r\nif ( V_3 )\r\nF_6 ( L_3 , V_8 , V_3 ) ;\r\n}\r\nstatic T_1 void F_10 ( void )\r\n{\r\nint V_3 ;\r\nV_3 = F_5 ( V_12 ) ;\r\nif ( V_3 ) {\r\nF_6 ( L_4 , V_8 , V_3 ) ;\r\nreturn;\r\n}\r\nF_11 ( & V_13 ) ;\r\nV_3 = F_12 ( & V_14 ) ;\r\nif ( V_3 ) {\r\nF_6 ( L_5 , V_8 , V_3 ) ;\r\ngoto V_15;\r\n}\r\nreturn;\r\nV_15:\r\nF_13 ( & V_13 ) ;\r\n}\r\nstatic int F_14 ( unsigned V_16 , int V_17 )\r\n{\r\nF_15 ( V_18 , V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_16 ( unsigned V_16 )\r\n{\r\nreturn F_17 ( V_18 ) ;\r\n}\r\nstatic int F_18 ( unsigned V_16 )\r\n{\r\nreturn ! F_17 ( V_19 ) ;\r\n}\r\nstatic int F_19 ( T_4 V_20 )\r\n{\r\nint V_21 = F_20 ( V_19 ) ;\r\nint error = 0 ;\r\nif ( V_20 != NULL ) {\r\nV_22 = V_20 ;\r\nerror = F_21 ( V_21 , V_23 ,\r\nV_24 |\r\nV_25 ,\r\nL_6 , NULL ) ;\r\nif ( error )\r\nF_22 ( L_7\r\nL_8 , V_8 ) ;\r\n} else {\r\nF_23 ( V_21 , NULL ) ;\r\n}\r\nreturn error ;\r\n}\r\nstatic T_5 V_23 ( int V_21 , void * V_26 )\r\n{\r\nV_22 ( & V_27 , 1 ) ;\r\nreturn V_28 ;\r\n}\r\nstatic T_1 void F_24 ( void )\r\n{\r\nint V_3 ;\r\nV_3 = F_5 ( V_29 ) ;\r\nif ( V_3 ) {\r\nF_6 ( L_9 , V_8 , V_3 ) ;\r\nreturn;\r\n}\r\nV_3 = F_25 ( false ) ;\r\nif ( V_3 )\r\nF_6 ( L_10 ,\r\nV_8 , V_3 ) ;\r\nV_3 = F_26 ( false ) ;\r\nif ( V_3 )\r\nF_6 ( L_11 ,\r\nV_8 , V_3 ) ;\r\nV_3 = F_27 () ;\r\nif ( V_3 )\r\nF_6 ( L_12 ,\r\nV_8 , V_3 ) ;\r\nV_3 = F_28 ( V_18 ,\r\nV_30 , L_13 ) ;\r\nif ( V_3 < 0 ) {\r\nF_22 ( L_14\r\nL_15 , V_8 , V_3 ) ;\r\nreturn;\r\n}\r\nV_3 = F_28 ( V_19 ,\r\nV_31 , L_16 ) ;\r\nif ( V_3 < 0 ) {\r\nF_22 ( L_14\r\nL_17 , V_8 , V_3 ) ;\r\ngoto V_32;\r\n}\r\nV_3 = F_29 ( & V_27 ) ;\r\nif ( V_3 ) {\r\nF_6 ( L_18 , V_8 , V_3 ) ;\r\ngoto V_33;\r\n}\r\nreturn;\r\nV_33:\r\nF_30 ( V_19 ) ;\r\nV_32:\r\nF_30 ( V_18 ) ;\r\n}\r\nstatic T_1 void F_31 ( void )\r\n{\r\nint V_3 ;\r\nV_3 = F_32 () ;\r\nif ( V_3 )\r\nF_6 ( L_19 , V_8 , V_3 ) ;\r\nV_3 = F_33 () ;\r\nif ( V_3 )\r\nF_6 ( L_20 , V_8 , V_3 ) ;\r\nF_34 ( V_34 ) ;\r\nF_1 () ;\r\nV_3 = F_35 ( V_35 ) ;\r\nif ( V_3 )\r\nF_6 ( L_21 , V_8 , V_3 ) ;\r\nF_10 () ;\r\nF_24 () ;\r\nV_3 = F_36 () ;\r\nif ( V_3 )\r\nF_6 ( L_22 ,\r\nV_8 , V_3 ) ;\r\nV_3 = F_37 () ;\r\nif ( V_3 )\r\nF_6 ( L_23 ,\r\nV_8 , V_3 ) ;\r\nF_38 () ;\r\n}\r\nstatic int T_1 F_39 ( void )\r\n{\r\nif ( ! F_40 () )\r\nreturn 0 ;\r\nreturn F_41 ( L_24 , 2 , L_25 ) ;\r\n}\r\nstatic void T_1 F_42 ( void )\r\n{\r\nF_43 () ;\r\n}
