// Autogenerated using stratification.
requires "x86-configuration.k"

module VPMADDWD-YMM-YMM-YMM
  imports X86-CONFIGURATION

  rule <k>
    execinstr (vpmaddwd R1:Ymm, R2:Ymm, R3:Ymm,  .Operands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> concatenateMInt( addMInt( mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 16, 32))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 16, 32)))), mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 0, 16))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 0, 16))))), concatenateMInt( addMInt( mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 48, 64))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 48, 64)))), mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 32, 48))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 32, 48))))), concatenateMInt( addMInt( mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 80, 96))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 80, 96)))), mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 64, 80))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 64, 80))))), concatenateMInt( addMInt( mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 112, 128))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 112, 128)))), mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 96, 112))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 96, 112))))), concatenateMInt( addMInt( mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 144, 160))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 144, 160)))), mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 128, 144))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 128, 144))))), concatenateMInt( addMInt( mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 176, 192))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 176, 192)))), mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 160, 176))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 160, 176))))), concatenateMInt( addMInt( mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 208, 224))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 208, 224)))), mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 192, 208))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 192, 208))))), addMInt( mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 240, 256))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 240, 256)))), mulMInt( mi(32, svalueMInt(extractMInt( getParentValue(R1, RSMap), 224, 240))), mi(32, svalueMInt(extractMInt( getParentValue(R2, RSMap), 224, 240))))))))))))
)

    </regstate>
    
endmodule

module VPMADDWD-YMM-YMM-YMM-SEMANTICS
  imports VPMADDWD-YMM-YMM-YMM
endmodule
