library ieee;
use ieee.std_logic_1164.all;

entity ctrl_operation is
	port (
			clk       	 : in std_logic;
			eot   	 	 : in std_logic;
			start2   	 : in std_logic;
			cancel2		 : in std_logic;
			c2,c3,c8,c9	 : in std_logic_vector(3 downto 0);
			en6,en4		 : out std_logic;
			rst			 : out std_logic;
			int 			 : out std_logic;
			o7				 : out std_logic;
			sent6			 : out std_logic;
			trig			 : out std_logic
	);
end ctrl_operation;

architecture arch of ctrl_operation is
begin

end arch;
