{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696722746698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696722746714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 07 19:52:26 2023 " "Processing started: Sat Oct 07 19:52:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696722746714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696722746714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696722746714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696722746981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696722746981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder5_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder5_32 " "Found entity 1: decoder5_32" {  } { { "decoder5_32.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/decoder5_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696722754501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696722754501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll.v 1 1 " "Found 1 design units, including 1 entities, in source file sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 SLL " "Found entity 1: SLL" {  } { { "SLL.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/SLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696722754501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696722754501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696722754517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696722754517 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(42) " "Verilog HDL warning at regfile.v(42): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1696722754517 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(43) " "Verilog HDL warning at regfile.v(43): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1696722754517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696722754517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696722754517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe_ref " "Found entity 1: dffe_ref" {  } { { "dffe.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/dffe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696722754517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696722754517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_32bit " "Found entity 1: reg_32bit" {  } { { "reg_32bit.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/reg_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696722754517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696722754517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696722754532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5_32 decoder5_32:decoder0 " "Elaborating entity \"decoder5_32\" for hierarchy \"decoder5_32:decoder0\"" {  } { { "regfile.v" "decoder0" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696722754610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL decoder5_32:decoder0\|SLL:SLL0 " "Elaborating entity \"SLL\" for hierarchy \"decoder5_32:decoder0\|SLL:SLL0\"" {  } { { "decoder5_32.v" "SLL0" { Text "C:/intelFPGA_lite/17.0/checkpoint3/decoder5_32.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696722754610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SLL.v(8) " "Verilog HDL assignment warning at SLL.v(8): truncated value with size 32 to match size of target (1)" {  } { { "SLL.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/SLL.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696722754610 "|regfile|decoder5_32:decoder0|SLL:SLL0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SLL.v(18) " "Verilog HDL assignment warning at SLL.v(18): truncated value with size 32 to match size of target (1)" {  } { { "SLL.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/SLL.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696722754610 "|regfile|decoder5_32:decoder0|SLL:SLL0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SLL.v(19) " "Verilog HDL assignment warning at SLL.v(19): truncated value with size 32 to match size of target (1)" {  } { { "SLL.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/SLL.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696722754610 "|regfile|decoder5_32:decoder0|SLL:SLL0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SLL.v(32) " "Verilog HDL assignment warning at SLL.v(32): truncated value with size 32 to match size of target (1)" {  } { { "SLL.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/SLL.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696722754610 "|regfile|decoder5_32:decoder0|SLL:SLL0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SLL.v(49) " "Verilog HDL assignment warning at SLL.v(49): truncated value with size 32 to match size of target (1)" {  } { { "SLL.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/SLL.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696722754610 "|regfile|decoder5_32:decoder0|SLL:SLL0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SLL.v(65) " "Verilog HDL assignment warning at SLL.v(65): truncated value with size 32 to match size of target (1)" {  } { { "SLL.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/SLL.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696722754610 "|regfile|decoder5_32:decoder0|SLL:SLL0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32bit reg_32bit:reg_32bit0 " "Elaborating entity \"reg_32bit\" for hierarchy \"reg_32bit:reg_32bit0\"" {  } { { "regfile.v" "reg_32bit0" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696722754610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe_ref reg_32bit:reg_32bit0\|dffe_ref:reg_loop\[0\].dffe0 " "Elaborating entity \"dffe_ref\" for hierarchy \"reg_32bit:reg_32bit0\|dffe_ref:reg_loop\[0\].dffe0\"" {  } { { "reg_32bit.v" "reg_loop\[0\].dffe0" { Text "C:/intelFPGA_lite/17.0/checkpoint3/reg_32bit.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696722754610 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[0\]~synth " "Node \"data_readRegA\[0\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[1\]~synth " "Node \"data_readRegA\[1\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[2\]~synth " "Node \"data_readRegA\[2\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[3\]~synth " "Node \"data_readRegA\[3\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[4\]~synth " "Node \"data_readRegA\[4\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[5\]~synth " "Node \"data_readRegA\[5\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[6\]~synth " "Node \"data_readRegA\[6\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[7\]~synth " "Node \"data_readRegA\[7\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[8\]~synth " "Node \"data_readRegA\[8\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[9\]~synth " "Node \"data_readRegA\[9\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[10\]~synth " "Node \"data_readRegA\[10\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[11\]~synth " "Node \"data_readRegA\[11\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[12\]~synth " "Node \"data_readRegA\[12\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[13\]~synth " "Node \"data_readRegA\[13\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[14\]~synth " "Node \"data_readRegA\[14\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[15\]~synth " "Node \"data_readRegA\[15\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[16\]~synth " "Node \"data_readRegA\[16\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[17\]~synth " "Node \"data_readRegA\[17\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[18\]~synth " "Node \"data_readRegA\[18\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[19\]~synth " "Node \"data_readRegA\[19\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[20\]~synth " "Node \"data_readRegA\[20\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[21\]~synth " "Node \"data_readRegA\[21\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[22\]~synth " "Node \"data_readRegA\[22\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[23\]~synth " "Node \"data_readRegA\[23\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[24\]~synth " "Node \"data_readRegA\[24\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[25\]~synth " "Node \"data_readRegA\[25\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[26\]~synth " "Node \"data_readRegA\[26\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[27\]~synth " "Node \"data_readRegA\[27\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[28\]~synth " "Node \"data_readRegA\[28\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[29\]~synth " "Node \"data_readRegA\[29\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[30\]~synth " "Node \"data_readRegA\[30\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[31\]~synth " "Node \"data_readRegA\[31\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[0\]~synth " "Node \"data_readRegB\[0\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[1\]~synth " "Node \"data_readRegB\[1\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[2\]~synth " "Node \"data_readRegB\[2\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[3\]~synth " "Node \"data_readRegB\[3\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[4\]~synth " "Node \"data_readRegB\[4\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[5\]~synth " "Node \"data_readRegB\[5\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[6\]~synth " "Node \"data_readRegB\[6\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[7\]~synth " "Node \"data_readRegB\[7\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[8\]~synth " "Node \"data_readRegB\[8\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[9\]~synth " "Node \"data_readRegB\[9\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[10\]~synth " "Node \"data_readRegB\[10\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[11\]~synth " "Node \"data_readRegB\[11\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[12\]~synth " "Node \"data_readRegB\[12\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[13\]~synth " "Node \"data_readRegB\[13\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[14\]~synth " "Node \"data_readRegB\[14\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[15\]~synth " "Node \"data_readRegB\[15\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[16\]~synth " "Node \"data_readRegB\[16\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[17\]~synth " "Node \"data_readRegB\[17\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[18\]~synth " "Node \"data_readRegB\[18\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[19\]~synth " "Node \"data_readRegB\[19\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[20\]~synth " "Node \"data_readRegB\[20\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[21\]~synth " "Node \"data_readRegB\[21\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[22\]~synth " "Node \"data_readRegB\[22\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[23\]~synth " "Node \"data_readRegB\[23\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[24\]~synth " "Node \"data_readRegB\[24\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[25\]~synth " "Node \"data_readRegB\[25\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[26\]~synth " "Node \"data_readRegB\[26\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[27\]~synth " "Node \"data_readRegB\[27\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[28\]~synth " "Node \"data_readRegB\[28\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[29\]~synth " "Node \"data_readRegB\[29\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[30\]~synth " "Node \"data_readRegB\[30\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[31\]~synth " "Node \"data_readRegB\[31\]~synth\"" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/17.0/checkpoint3/regfile.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1696722756007 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1696722756007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696722756101 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/17.0/checkpoint3/output_files/regfile.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/17.0/checkpoint3/output_files/regfile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696722757151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696722757339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696722757339 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2559 " "Implemented 2559 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696722757481 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696722757481 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2445 " "Implemented 2445 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696722757481 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696722757481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696722757512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 07 19:52:37 2023 " "Processing ended: Sat Oct 07 19:52:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696722757512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696722757512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696722757512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696722757512 ""}
