INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/ISA_Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ISA_Controller
WARNING: [VRFC 10-3380] identifier 'isa_wr_done' is used before its declaration [F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/ISA_Controller.v:156]
WARNING: [VRFC 10-3380] identifier 'isa_rd_done' is used before its declaration [F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/ISA_Controller.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_isa_S00_AXI
WARNING: [VRFC 10-3380] identifier 'int_ap_start' is used before its declaration [F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa_S00_AXI.v:424]
WARNING: [VRFC 10-3380] identifier 'int_ap_done' is used before its declaration [F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa_S00_AXI.v:425]
WARNING: [VRFC 10-3380] identifier 'int_ap_idle' is used before its declaration [F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa_S00_AXI.v:426]
WARNING: [VRFC 10-3380] identifier 'int_rst_drv' is used before its declaration [F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa_S00_AXI.v:428]
WARNING: [VRFC 10-3380] identifier 'int_ap_timeout' is used before its declaration [F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa_S00_AXI.v:429]
WARNING: [VRFC 10-3380] identifier 'int_ap_rst' is used before its declaration [F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa_S00_AXI.v:430]
WARNING: [VRFC 10-3380] identifier 'isa_rd_data' is used before its declaration [F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa_S00_AXI.v:437]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/new/cross_clock_domain_resetn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cross_clock_domain_resetn
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_isa
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ip/design_1_axi_isa_0_0/sim/design_1_axi_isa_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_isa_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1RNV1BI
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_2T9M6N
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_7URNSC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/工作/sola/sola/isa_test_0828/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "F:/工作/sola/sola/isa_test_0828/project_1.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_proc_sys_reset_0_0'
