INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Macro.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/CS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/binary_to_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_to_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/clock_all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_all
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_seg
WARNING: [VRFC 10-1315] redeclaration of ansi port choose is not allowed [C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/scan_seg.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.srcs/sim_1/new/CPU_top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lab/Desktop/CPU_new/CPU_zfzdr/CPU_zfzdr.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
