# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../include" \
"../../../../../src/core_control.sv" \
"../../../../../testbenches/core_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
