[dram_structure]
protocol = DDR5
bankgroups = 8
banks_per_group = 4
rows = 131072
columns = 1024
device_width = 4
BL = 16

[system]
channel_size = 16384
channels = 2
bus_width = 32
address_mapping = rohirababgchlo
mop_size = 4
queue_structure = PER_BANK
refresh_policy = RANK_LEVEL_STAGGERED
row_buf_policy = OPEN_PAGE
cmd_queue_size = 32
trans_queue_size = 128

[timing]
tCK = 0.416
AL = 0
CL = 40
CWL = 38
tRCD = 40
tRP = 40
tRAS = 77
tRFC = 984
tRFCsb = 456
tRFCb = 528
tREFI = 9390
tREFIsb = 1170
tREFIb = 4680
tRRD_S = 8
tRRD_L = 12
tWTR_S = 52
tWTR_L = 70
tFAW = 32
tWR = 72
tRTP = 18
tCCD_S = 8
tCCD_L = 12
tCKE = 8
tCKESR = 13
tXS = 984
tXP = 18
tRTRS = 2

[rfm]
rfm_mode = 0
raaimt = 16
raammt = 48
rfm_raa_decrement = 16
ref_raa_decrement = 16
tRFM = 492

[power] 
VDD = 1.2
IDD0 = 57
IPP0 = 3.0
IDD2P = 25
IDD2N = 37
IDD3P = 43
IDD3N = 52
IDD4W = 150
IDD4R = 168
IDD5AB = 250
IDD6x = 30

[other]
epoch_period = 100000000
output_level = 1
output_prefix = DDR5_baseline
