
*** Running vivado
    with args -log system_SpeakerGain_v1_0_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_SpeakerGain_v1_0_0_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_SpeakerGain_v1_0_0_1.tcl -notrace
Command: synth_design -top system_SpeakerGain_v1_0_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 303.910 ; gain = 93.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_SpeakerGain_v1_0_0_1' [c:/Users/Mykho/Documents/repos/LineArrayZybo/LineArray/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_SpeakerGain_v1_0_0_1/synth/system_SpeakerGain_v1_0_0_1.vhd:119]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SpeakerGain_v1_0' declared at 'C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/ports.vhd:5' bound to instance 'U0' of component 'SpeakerGain_v1_0' [c:/Users/Mykho/Documents/repos/LineArrayZybo/LineArray/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_SpeakerGain_v1_0_0_1/synth/system_SpeakerGain_v1_0_0_1.vhd:218]
INFO: [Synth 8-638] synthesizing module 'SpeakerGain_v1_0' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/ports.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'SpeakerGain_v1_0_S00_AXI' declared at 'C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/impl.vhd:5' bound to instance 'SpeakerGain_v1_0_S00_AXI_inst' of component 'SpeakerGain_v1_0_S00_AXI' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/ports.vhd:191]
INFO: [Synth 8-638] synthesizing module 'SpeakerGain_v1_0_S00_AXI' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/impl.vhd:94]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SpeakerGain_v1_0_S00_AXI' (1#1) [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/impl.vhd:94]
INFO: [Synth 8-3491] module 'Gain' declared at 'C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:6' bound to instance 'Gain_inst' of component 'Gain' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/ports.vhd:230]
INFO: [Synth 8-638] synthesizing module 'Gain' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:58]
WARNING: [Synth 8-614] signal 'S_TVALID0' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TDATA0' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'AXI_REG0' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TVALID1' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TDATA1' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'AXI_REG1' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TVALID2' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TDATA2' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'AXI_REG2' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TVALID3' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TDATA3' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'AXI_REG3' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TVALID4' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TDATA4' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'AXI_REG4' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TVALID5' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TDATA5' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'AXI_REG5' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TVALID6' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TDATA6' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'AXI_REG6' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TVALID7' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TDATA7' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'AXI_REG7' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TVALID8' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'S_TDATA8' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
WARNING: [Synth 8-614] signal 'AXI_REG8' is read in the process but is not in the sensitivity list [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'Gain' (2#1) [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'SpeakerGain_v1_0' (3#1) [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/ports.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'system_SpeakerGain_v1_0_0_1' (4#1) [c:/Users/Mykho/Documents/repos/LineArrayZybo/LineArray/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_SpeakerGain_v1_0_0_1/synth/system_SpeakerGain_v1_0_0_1.vhd:119]
WARNING: [Synth 8-3331] design Gain has unconnected port clk
WARNING: [Synth 8-3331] design SpeakerGain_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design SpeakerGain_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design SpeakerGain_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design SpeakerGain_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design SpeakerGain_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design SpeakerGain_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 342.086 ; gain = 131.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 342.086 ; gain = 131.523
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 637.656 ; gain = 0.145
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 637.656 ; gain = 427.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 637.656 ; gain = 427.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 637.656 ; gain = 427.094
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'M_TDATA0_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'M_TDATA1_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:76]
WARNING: [Synth 8-327] inferring latch for variable 'M_TDATA2_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'M_TDATA3_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'M_TDATA4_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:94]
WARNING: [Synth 8-327] inferring latch for variable 'M_TDATA5_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'M_TDATA6_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:106]
WARNING: [Synth 8-327] inferring latch for variable 'M_TDATA7_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:112]
WARNING: [Synth 8-327] inferring latch for variable 'M_TDATA8_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:118]
WARNING: [Synth 8-327] inferring latch for variable 'M_TVALID1_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'M_TVALID2_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'M_TVALID3_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'M_TVALID4_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:95]
WARNING: [Synth 8-327] inferring latch for variable 'M_TVALID5_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:101]
WARNING: [Synth 8-327] inferring latch for variable 'M_TVALID6_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'M_TVALID7_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:113]
WARNING: [Synth 8-327] inferring latch for variable 'M_TVALID8_reg' [C:/Users/Mykho/Documents/repos/LineArrayZybo/SpeakerGain/gain.vhd:119]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 637.656 ; gain = 427.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  10 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SpeakerGain_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 9     
	  10 Input     32 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP U0/Gain_inst/ARG, operation Mode is: A*B.
DSP Report: operator U0/Gain_inst/ARG is absorbed into DSP U0/Gain_inst/ARG.
DSP Report: Generating DSP U0/Gain_inst/ARG, operation Mode is: A*B.
DSP Report: operator U0/Gain_inst/ARG is absorbed into DSP U0/Gain_inst/ARG.
DSP Report: Generating DSP U0/Gain_inst/ARG, operation Mode is: A*B.
DSP Report: operator U0/Gain_inst/ARG is absorbed into DSP U0/Gain_inst/ARG.
DSP Report: Generating DSP U0/Gain_inst/ARG, operation Mode is: A*B.
DSP Report: operator U0/Gain_inst/ARG is absorbed into DSP U0/Gain_inst/ARG.
DSP Report: Generating DSP U0/Gain_inst/ARG, operation Mode is: A*B.
DSP Report: operator U0/Gain_inst/ARG is absorbed into DSP U0/Gain_inst/ARG.
DSP Report: Generating DSP U0/Gain_inst/ARG, operation Mode is: A*B.
DSP Report: operator U0/Gain_inst/ARG is absorbed into DSP U0/Gain_inst/ARG.
DSP Report: Generating DSP U0/Gain_inst/ARG, operation Mode is: A*B.
DSP Report: operator U0/Gain_inst/ARG is absorbed into DSP U0/Gain_inst/ARG.
DSP Report: Generating DSP U0/Gain_inst/ARG, operation Mode is: A*B.
DSP Report: operator U0/Gain_inst/ARG is absorbed into DSP U0/Gain_inst/ARG.
DSP Report: Generating DSP U0/Gain_inst/ARG, operation Mode is: A*B.
DSP Report: operator U0/Gain_inst/ARG is absorbed into DSP U0/Gain_inst/ARG.
WARNING: [Synth 8-3331] design system_SpeakerGain_v1_0_0_1 has unconnected port clk
WARNING: [Synth 8-3331] design system_SpeakerGain_v1_0_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_SpeakerGain_v1_0_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_SpeakerGain_v1_0_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_SpeakerGain_v1_0_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_SpeakerGain_v1_0_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_SpeakerGain_v1_0_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'U0/SpeakerGain_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/SpeakerGain_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SpeakerGain_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/SpeakerGain_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/SpeakerGain_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/SpeakerGain_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/SpeakerGain_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_SpeakerGain_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SpeakerGain_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_SpeakerGain_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SpeakerGain_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_SpeakerGain_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SpeakerGain_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_SpeakerGain_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SpeakerGain_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_SpeakerGain_v1_0_0_1.
INFO: [Synth 8-3332] Sequential element (U0/SpeakerGain_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_SpeakerGain_v1_0_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 637.656 ; gain = 427.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Gain        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gain        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gain        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gain        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gain        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gain        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gain        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gain        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Gain        | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 645.367 ; gain = 434.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 645.367 ; gain = 434.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 666.586 ; gain = 456.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 666.586 ; gain = 456.023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 666.586 ; gain = 456.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 666.586 ; gain = 456.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 666.586 ; gain = 456.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 666.586 ; gain = 456.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 666.586 ; gain = 456.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     9|
|2     |LUT1    |     1|
|3     |LUT2    |     1|
|4     |LUT3    |     4|
|5     |LUT4    |     3|
|6     |LUT6    |   134|
|7     |FDRE    |   329|
|8     |FDSE    |     4|
|9     |LD      |   144|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------+-------------------------+------+
|      |Instance                          |Module                   |Cells |
+------+----------------------------------+-------------------------+------+
|1     |top                               |                         |   629|
|2     |  U0                              |SpeakerGain_v1_0         |   629|
|3     |    Gain_inst                     |Gain                     |   155|
|4     |    SpeakerGain_v1_0_S00_AXI_inst |SpeakerGain_v1_0_S00_AXI |   474|
+------+----------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 666.586 ; gain = 456.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 666.586 ; gain = 145.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 666.586 ; gain = 456.023
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 153 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 144 instances were transformed.
  LD => LDCE: 144 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 666.586 ; gain = 444.461
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mykho/Documents/repos/LineArrayZybo/LineArray/LineArray/LineArray.runs/system_SpeakerGain_v1_0_0_1_synth_1/system_SpeakerGain_v1_0_0_1.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mykho/Documents/repos/LineArrayZybo/LineArray/LineArray/LineArray.runs/system_SpeakerGain_v1_0_0_1_synth_1/system_SpeakerGain_v1_0_0_1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 666.586 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 28 16:50:32 2019...
