0.6
2019.1
May 24 2019
15:06:07
D:/Vivado_project/cpu_tengf/cpu_tengf.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sim_1/new/cpu_tb.v,1766148434,verilog,,,,cpu_tb,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu.v,1765890235,verilog,,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu_control.v,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_defs.vh,rv32i_alu,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu_control.v,1766235572,verilog,,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu_opb_mux.v,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_defs.vh,rv32i_alu_control,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_alu_opb_mux.v,1765343646,verilog,,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_branch_unit.v,,rv32i_alu_opb_mux,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_branch_unit.v,1766235636,verilog,,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_control.v,,rv32i_branch_unit,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_control.v,1766238098,verilog,,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_cpu.v,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_defs.vh,rv32i_control,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_cpu.v,1766237772,verilog,,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_data_mem.v,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_defs.vh,rv32i_cpu,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_data_mem.v,1766235865,verilog,,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_imm_gen.v,,rv32i_data_mem,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_defs.vh,1766235898,verilog,,,,,,,,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_imm_gen.v,1766238053,verilog,,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_instr_decoder.v,,rv32i_imm_gen,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_instr_decoder.v,1766235435,verilog,,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_instr_mem.v,,rv32i_instr_decoder,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_instr_mem.v,1766325258,verilog,,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_pc_reg.v,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_defs.vh,rv32i_instr_mem,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_pc_reg.v,1766235396,verilog,,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_rd_data_mux.v,,rv32i_pc_reg,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_rd_data_mux.v,1765343646,verilog,,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_reg_file.v,,rv32i_rd_data_mux,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sources_1/imports/src/core/rv32i_reg_file.v,1765890619,verilog,,D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/sim_1/new/cpu_tb.v,,rv32i_reg_file,,,../../../../cpu_tengf.srcs/sources_1/imports/src/core,,,,,
