<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="processor_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1615407942" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="6722788503651541368" xil_pn:start_ts="1615407942">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615407957" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1615407957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615407957" xil_pn:in_ck="3940753667269666817" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1615407957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/alu.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/alu_control.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/control_unit.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/cpu_constant_library.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/cpu_registers.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/cpumemory.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/gen_register.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/mux_2_1.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/processor.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/processor_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1615407957" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4050883807865580468" xil_pn:start_ts="1615407957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615407957" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2983931712714282894" xil_pn:start_ts="1615407957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615407957" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1263686829311962056" xil_pn:start_ts="1615407957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1615407957" xil_pn:in_ck="3940753667269666817" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1615407957">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/alu.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/alu_control.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/control_unit.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/cpu_constant_library.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/cpu_registers.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/cpumemory.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/gen_register.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/mux_2_1.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/processor.v"/>
      <outfile xil_pn:name="../Lab 06 - Pipelined Datapath/processor_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1615407959" xil_pn:in_ck="3940753667269666817" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4043436671684700345" xil_pn:start_ts="1615407957">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
