

================================================================
== Vivado HLS Report for 'uint8_to_pwm'
================================================================
* Date:           Fri Jul 13 12:13:05 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        uint8_to_pwm
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10000.00|      2.92|     1250.00|
    +--------+----------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    150|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      15|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      15|    150|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |tmp_s_fu_216_p2    |     +    |      0|  0|  15|           8|           1|
    |tmp_9_5_fu_189_p2  |    and   |      0|  0|  13|           6|           6|
    |tmp_fu_163_p2      |    and   |      0|  0|  13|           6|           6|
    |tmp_1_fu_195_p2    |   icmp   |      0|  0|  11|           8|           1|
    |tmp_3_1_fu_115_p2  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_2_fu_121_p2  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_3_fu_127_p2  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_4_fu_133_p2  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_5_fu_139_p2  |   icmp   |      0|  0|  11|           8|           8|
    |tmp_3_fu_105_p2    |   icmp   |      0|  0|  11|           8|           8|
    |out_V              |  select  |      0|  0|   6|           1|           2|
    |tmp1_fu_157_p2     |    xor   |      0|  0|  13|           6|           2|
    |tmp2_fu_183_p2     |    xor   |      0|  0|  13|           6|           2|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 150|          89|          68|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |accumulator_V  |  8|   0|    8|          0|
    |ap_CS_fsm      |  1|   0|    1|          0|
    |out_p_V        |  6|   0|    6|          0|
    +---------------+---+----+-----+-----------+
    |Total          | 15|   0|   15|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+--------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------+-----+-----+--------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_none | uint8_to_pwm | return value |
|ap_rst    |  in |    1| ap_ctrl_none | uint8_to_pwm | return value |
|m0_V      |  in |    8|    ap_none   |     m0_V     |    scalar    |
|m1_V      |  in |    8|    ap_none   |     m1_V     |    scalar    |
|m2_V      |  in |    8|    ap_none   |     m2_V     |    scalar    |
|m3_V      |  in |    8|    ap_none   |     m3_V     |    scalar    |
|m4_V      |  in |    8|    ap_none   |     m4_V     |    scalar    |
|m5_V      |  in |    8|    ap_none   |     m5_V     |    scalar    |
|out_V     | out |    6|    ap_none   |     out_V    |    pointer   |
+----------+-----+-----+--------------+--------------+--------------+

