{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623144202662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623144202662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 08 14:53:22 2021 " "Processing started: Tue Jun 08 14:53:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623144202662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1623144202662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor_1 -c processor_1_top --generate_symbol=//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/bus.v " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor_1 -c processor_1_top --generate_symbol=//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/bus.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1623144202662 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1623144203222 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ir bus.v(12) " "Verilog HDL error at bus.v(12): object \"ir\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "bus.v" "" { Text "//Mac/Home/Documents/FPGA_Projects/FPGA_processor_1/bus.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1623144203683 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 1  1  Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623144203683 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 08 14:53:23 2021 " "Processing ended: Tue Jun 08 14:53:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623144203683 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623144203683 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623144203683 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1623144203683 ""}
