//
// Copyright (c) 2012 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARAPB_MISC_H_INC_
#define ___ARAPB_MISC_H_INC_

// Reserved address 0 [0x0]

// Reserved address 4 [0x4]

// Register APB_MISC_PP_STRAPPING_OPT_A_0
#define APB_MISC_PP_STRAPPING_OPT_A_0                   _MK_ADDR_CONST(0x8)
#define APB_MISC_PP_STRAPPING_OPT_A_0_SECURE                    0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_WORD_COUNT                        0x1
#define APB_MISC_PP_STRAPPING_OPT_A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_RESET_MASK                        _MK_MASK_CONST(0x301)
#define APB_MISC_PP_STRAPPING_OPT_A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_READ_MASK                         _MK_MASK_CONST(0x3fc007f1)
#define APB_MISC_PP_STRAPPING_OPT_A_0_WRITE_MASK                        _MK_MASK_CONST(0x3fc007f1)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_SHIFT                 _MK_SHIFT_CONST(26)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_FIELD                 _MK_FIELD_CONST(0xf, APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_RANGE                 29:26
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_WOFFSET                       0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_MPCORE_G                      _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SELECT_MPCORE_LP                     _MK_ENUM_CONST(1)

#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_SHIFT                  _MK_SHIFT_CONST(25)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_RANGE                  25:25
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_WOFFSET                        0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_DISABLED                       _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_USB_RECOVERY_MODE_ENABLED                        _MK_ENUM_CONST(1)

#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_SHIFT                   _MK_SHIFT_CONST(24)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_RANGE                   24:24
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_WOFFSET                 0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_IROM                    _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_SRC_NOR_BOOT_NOR                     _MK_ENUM_CONST(1)

#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_SHIFT                    _MK_SHIFT_CONST(22)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_FIELD                    _MK_FIELD_CONST(0x3, APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_RANGE                    23:22
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_WOFFSET                  0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_SERIAL                   _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_CPU                      _MK_ENUM_CONST(1)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_COP                      _MK_ENUM_CONST(2)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ARM_JTAG_SERIAL_ALT                       _MK_ENUM_CONST(3)

#define APB_MISC_PP_STRAPPING_OPT_A_0_ATE_UART_BOOT_SHIFT                       _MK_SHIFT_CONST(10)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ATE_UART_BOOT_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_PP_STRAPPING_OPT_A_0_ATE_UART_BOOT_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ATE_UART_BOOT_RANGE                       10:10
#define APB_MISC_PP_STRAPPING_OPT_A_0_ATE_UART_BOOT_WOFFSET                     0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_ATE_UART_BOOT_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ATE_UART_BOOT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ATE_UART_BOOT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ATE_UART_BOOT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ATE_UART_BOOT_RSVD1                       _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_ATE_UART_BOOT_RSVD2                       _MK_ENUM_CONST(1)

#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_FAST_UART_SHIFT                      _MK_SHIFT_CONST(9)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_FAST_UART_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_FAST_UART_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_FAST_UART_RANGE                      9:9
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_FAST_UART_WOFFSET                    0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_FAST_UART_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_FAST_UART_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_FAST_UART_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_FAST_UART_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_FAST_UART_SLOW                       _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_BOOT_FAST_UART_FAST                       _MK_ENUM_CONST(1)

#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_SHIFT                   _MK_SHIFT_CONST(8)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_RANGE                   8:8
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_WOFFSET                 0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_INIT_ENUM                       RSVD1
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_RSVD1                   _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_MIO_WIDTH_RSVD2                   _MK_ENUM_CONST(1)

#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_SHIFT                    _MK_SHIFT_CONST(4)
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_FIELD                    _MK_FIELD_CONST(0xf, APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_RANGE                    7:4
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_WOFFSET                  0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_RAM_CODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_SHIFT)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_RANGE                   0:0
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_WOFFSET                 0x0
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_INIT_ENUM                       RSVD1
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_RSVD1                   _MK_ENUM_CONST(0)
#define APB_MISC_PP_STRAPPING_OPT_A_0_NOR_WIDTH_RSVD2                   _MK_ENUM_CONST(1)


// Reserved address 12 [0xc]

// Reserved address 16 [0x10]

// Reserved address 20 [0x14]

// Reserved address 24 [0x18]

// Reserved address 28 [0x1c]

// Reserved address 32 [0x20]

// Register APB_MISC_PP_CONFIG_CTL_0
#define APB_MISC_PP_CONFIG_CTL_0                        _MK_ADDR_CONST(0x24)
#define APB_MISC_PP_CONFIG_CTL_0_SECURE                         0x0
#define APB_MISC_PP_CONFIG_CTL_0_WORD_COUNT                     0x1
#define APB_MISC_PP_CONFIG_CTL_0_RESET_VAL                      _MK_MASK_CONST(0x40)
#define APB_MISC_PP_CONFIG_CTL_0_RESET_MASK                     _MK_MASK_CONST(0xc3)
#define APB_MISC_PP_CONFIG_CTL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_READ_MASK                      _MK_MASK_CONST(0xc3)
#define APB_MISC_PP_CONFIG_CTL_0_WRITE_MASK                     _MK_MASK_CONST(0xc3)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_SHIFT                      _MK_SHIFT_CONST(7)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_PP_CONFIG_CTL_0_TBE_SHIFT)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_RANGE                      7:7
#define APB_MISC_PP_CONFIG_CTL_0_TBE_WOFFSET                    0x0
#define APB_MISC_PP_CONFIG_CTL_0_TBE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_INIT_ENUM                  DISABLE
#define APB_MISC_PP_CONFIG_CTL_0_TBE_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_TBE_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_PP_CONFIG_CTL_0_JTAG_SHIFT                     _MK_SHIFT_CONST(6)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_PP_CONFIG_CTL_0_JTAG_SHIFT)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_RANGE                     6:6
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_WOFFSET                   0x0
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_INIT_ENUM                 ENABLE
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_JTAG_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_SHIFT                  _MK_SHIFT_CONST(1)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_SHIFT)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_RANGE                  1:1
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_WOFFSET                        0x0
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_INIT_ENUM                      DISABLE
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_XBAR_SO_DEFAULT_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_SHIFT)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_RANGE                       0:0
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_WOFFSET                     0x0
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_INIT_ENUM                   DISABLE
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_PP_CONFIG_CTL_0_CPU_XBAR_SO_ENABLE_ENABLE                      _MK_ENUM_CONST(1)


// Reserved address 40 [0x28]

// Reserved address 48 [0x30]

// Reserved address 52 [0x34]

// Reserved address 56 [0x38]

// Register APB_MISC_PP_PINMUX_GLOBAL_0_0
#define APB_MISC_PP_PINMUX_GLOBAL_0_0                   _MK_ADDR_CONST(0x40)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_SECURE                    0x0
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_WORD_COUNT                        0x1
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_SHIFT                 _MK_SHIFT_CONST(0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_SHIFT)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_RANGE                 0:0
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_WOFFSET                       0x0
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_INIT_ENUM                     DISABLE
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_PP_PINMUX_GLOBAL_0_0_CLAMP_INPUTS_WHEN_TRISTATED_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 68 [0x44]

// Reserved address 96 [0x60]

// Reserved address 100 [0x64]

// Reserved address 104 [0x68]

// Reserved address 108 [0x6c]

// Reserved address 112 [0x70]

// Reserved address 116 [0x74]

// Reserved address 120 [0x78]

// Register APB_MISC_PP_MISC_SAVE_THE_DAY_0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0                 _MK_ADDR_CONST(0x7c)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SECURE                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_WORD_COUNT                      0x1
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_SHIFT                    _MK_SHIFT_CONST(24)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_SHIFT)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_RANGE                    31:24
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_WOFFSET                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_A_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_SHIFT                    _MK_SHIFT_CONST(16)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_SHIFT)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_RANGE                    23:16
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_WOFFSET                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_SHIFT                    _MK_SHIFT_CONST(8)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_SHIFT)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_RANGE                    15:8
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_WOFFSET                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_C_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_SHIFT)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_RANGE                    7:0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_WOFFSET                  0x0
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_MISC_SAVE_THE_DAY_0_SAVE_THE_DAY_D_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 128 [0x80]

// Reserved address 132 [0x84]

// Reserved address 136 [0x88]

// Reserved address 140 [0x8c]

// Reserved address 144 [0x90]

// Reserved address 148 [0x94]

// Reserved address 152 [0x98]

// Reserved address 156 [0x9c]

// Reserved address 160 [0xa0]

// Reserved address 164 [0xa4]

// Register APB_MISC_PP_PULLUPDOWN_REG_C_0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0                  _MK_ADDR_CONST(0xa8)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_SECURE                   0x0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_WORD_COUNT                       0x1
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_RESET_MASK                       _MK_MASK_CONST(0xfc000000)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_READ_MASK                        _MK_MASK_CONST(0xfc000000)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_WRITE_MASK                       _MK_MASK_CONST(0xfc000000)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_SHIFT)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_RANGE                 31:30
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_WOFFSET                       0x0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_INIT_ENUM                     NORMAL
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_NORMAL                        _MK_ENUM_CONST(0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_PULL_UP                       _MK_ENUM_CONST(2)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2C_PU_PD_RSVD                  _MK_ENUM_CONST(3)

#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_SHIFT)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_RANGE                 29:28
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_WOFFSET                       0x0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_INIT_ENUM                     NORMAL
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_NORMAL                        _MK_ENUM_CONST(0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_PULL_UP                       _MK_ENUM_CONST(2)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_XM2D_PU_PD_RSVD                  _MK_ENUM_CONST(3)

#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_SHIFT                 _MK_SHIFT_CONST(26)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_SHIFT)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_RANGE                 27:26
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_WOFFSET                       0x0
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_INIT_ENUM                     NORMAL
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_NORMAL                        _MK_ENUM_CONST(0)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_PULL_UP                       _MK_ENUM_CONST(2)
#define APB_MISC_PP_PULLUPDOWN_REG_C_0_DDRC_PU_PD_RSVD                  _MK_ENUM_CONST(3)


// Reserved address 1064 [0x428]

// Reserved address 1072 [0x430]

// Reserved address 1076 [0x434]

// Register APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0                   _MK_ADDR_CONST(0x438)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_SECURE                    0x0
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_SHIFT                      _MK_SHIFT_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_FIELD                      _MK_FIELD_CONST(0x3, APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_RANGE                      1:0
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_WOFFSET                    0x0
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_HSYNCDLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_SHIFT                      _MK_SHIFT_CONST(2)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_FIELD                      _MK_FIELD_CONST(0x3, APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_RANGE                      3:2
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_WOFFSET                    0x0
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0_TVDAC_VSYNCDLY_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register APB_MISC_SC1X_PADS_TVDAC_CONTROL_0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0                      _MK_ADDR_CONST(0x43c)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_SECURE                       0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_WORD_COUNT                   0x1
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x83b)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x1effffff)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x1effffff)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x1effffff)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_RANGE                       0:0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_WOFFSET                     0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_IDDQ_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_SHIFT                  _MK_SHIFT_CONST(1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_RANGE                  1:1
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_WOFFSET                        0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_DEFAULT                        _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_POWERDOWN_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_SHIFT                  _MK_SHIFT_CONST(2)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_RANGE                  2:2
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_WOFFSET                        0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_DETECT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_RANGE                     3:3
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_WOFFSET                   0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPR_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_SHIFT                     _MK_SHIFT_CONST(4)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_RANGE                     4:4
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_WOFFSET                   0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPG_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_SHIFT                     _MK_SHIFT_CONST(5)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_RANGE                     5:5
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_WOFFSET                   0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_SLEEPB_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_SHIFT                    _MK_SHIFT_CONST(6)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_FIELD                    _MK_FIELD_CONST(0x3, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_RANGE                    7:6
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_WOFFSET                  0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMP_TH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_SHIFT                        _MK_SHIFT_CONST(8)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_RANGE                        8:8
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_WOFFSET                      0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_AVG_ON_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_SHIFT                 _MK_SHIFT_CONST(9)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_FIELD                 _MK_FIELD_CONST(0x7, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_RANGE                 11:9
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_WOFFSET                       0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_DEFAULT                       _MK_MASK_CONST(0x4)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CURVE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_FIELD                  _MK_FIELD_CONST(0xf, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_RANGE                  15:12
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_WOFFSET                        0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_BGAP_CNTL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_SHIFT                      _MK_SHIFT_CONST(16)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_FIELD                      _MK_FIELD_CONST(0x7, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_RANGE                      18:16
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_WOFFSET                    0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_DEFAULT_MASK                       _MK_MASK_CONST(0x7)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_ATEST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_SHIFT                       _MK_SHIFT_CONST(19)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_FIELD                       _MK_FIELD_CONST(0x1f, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_RANGE                       23:19
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_WOFFSET                     0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_CNTL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_SHIFT                   _MK_SHIFT_CONST(25)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_RANGE                   25:25
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_WOFFSET                 0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPR_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_SHIFT                   _MK_SHIFT_CONST(26)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_RANGE                   26:26
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_WOFFSET                 0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPG_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_SHIFT                   _MK_SHIFT_CONST(27)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_RANGE                   27:27
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_WOFFSET                 0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_COMPB_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_SHIFT                    _MK_SHIFT_CONST(28)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_RANGE                    28:28
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_WOFFSET                  0x0
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_UNLOADED                 _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_CONTROL_0_DAC_PLUG_OK_LOADED                   _MK_ENUM_CONST(1)


// Register APB_MISC_SC1X_PADS_TVDAC_STATUS_0
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0                       _MK_ADDR_CONST(0x440)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_SECURE                        0x0
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_WORD_COUNT                    0x1
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x7)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x7)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_RANGE                    0:0
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_WOFFSET                  0x0
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_SHIFT                    _MK_SHIFT_CONST(1)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_RANGE                    1:1
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_WOFFSET                  0x0
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_SHIFT                    _MK_SHIFT_CONST(2)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_RANGE                    2:2
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_WOFFSET                  0x0
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_STATUS_0_DAC_COMPOUTB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0                    _MK_ADDR_CONST(0x444)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_SECURE                     0x0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_WORD_COUNT                         0x1
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_RESET_VAL                  _MK_MASK_CONST(0x2)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_RESET_MASK                         _MK_MASK_CONST(0xffffd37)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_READ_MASK                  _MK_MASK_CONST(0xffffd37)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_WRITE_MASK                         _MK_MASK_CONST(0xffffd37)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_FIELD                  _MK_FIELD_CONST(0x7, APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_RANGE                  2:0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_WOFFSET                        0x0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_DEFAULT                        _MK_MASK_CONST(0x2)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_FIFO_TH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_RANGE                   5:4
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_WOFFSET                 0x0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_TVDAC_OFF                       _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_TVO                     _MK_ENUM_CONST(1)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_DISPLAY                 _MK_ENUM_CONST(2)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_SOURCE_DISPLAYB                        _MK_ENUM_CONST(3)

#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_SHIFT                     _MK_SHIFT_CONST(8)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_RANGE                     8:8
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_WOFFSET                   0x0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_SHIFT                        _MK_SHIFT_CONST(10)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_FIELD                        _MK_FIELD_CONST(0x3ff, APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_RANGE                        19:10
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_WOFFSET                      0x0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x3ff)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_DIN_ORIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_FIELD                    _MK_FIELD_CONST(0xff, APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_SHIFT)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_RANGE                    27:20
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_WOFFSET                  0x0
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0_DAC_AMPIN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 2048 [0x800]

// Register APB_MISC_GP_HIDREV_0
#define APB_MISC_GP_HIDREV_0                    _MK_ADDR_CONST(0x804)
#define APB_MISC_GP_HIDREV_0_SECURE                     0x0
#define APB_MISC_GP_HIDREV_0_WORD_COUNT                         0x1
#define APB_MISC_GP_HIDREV_0_RESET_VAL                  _MK_MASK_CONST(0x11417)
#define APB_MISC_GP_HIDREV_0_RESET_MASK                         _MK_MASK_CONST(0xfffff)
#define APB_MISC_GP_HIDREV_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_READ_MASK                  _MK_MASK_CONST(0xfffff)
#define APB_MISC_GP_HIDREV_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_FIELD                       _MK_FIELD_CONST(0xf, APB_MISC_GP_HIDREV_0_HIDFAM_SHIFT)
#define APB_MISC_GP_HIDREV_0_HIDFAM_RANGE                       3:0
#define APB_MISC_GP_HIDREV_0_HIDFAM_WOFFSET                     0x0
#define APB_MISC_GP_HIDREV_0_HIDFAM_DEFAULT                     _MK_MASK_CONST(0x7)
#define APB_MISC_GP_HIDREV_0_HIDFAM_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define APB_MISC_GP_HIDREV_0_HIDFAM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_GPU                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_HIDREV_0_HIDFAM_HANDHELD                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_HIDREV_0_HIDFAM_BR_CHIPS                    _MK_ENUM_CONST(2)
#define APB_MISC_GP_HIDREV_0_HIDFAM_CRUSH                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_HIDREV_0_HIDFAM_MCP                 _MK_ENUM_CONST(4)
#define APB_MISC_GP_HIDREV_0_HIDFAM_CK                  _MK_ENUM_CONST(5)
#define APB_MISC_GP_HIDREV_0_HIDFAM_VAIO                        _MK_ENUM_CONST(6)
#define APB_MISC_GP_HIDREV_0_HIDFAM_HANDHELD_SOC                        _MK_ENUM_CONST(7)

#define APB_MISC_GP_HIDREV_0_MAJORREV_SHIFT                     _MK_SHIFT_CONST(4)
#define APB_MISC_GP_HIDREV_0_MAJORREV_FIELD                     _MK_FIELD_CONST(0xf, APB_MISC_GP_HIDREV_0_MAJORREV_SHIFT)
#define APB_MISC_GP_HIDREV_0_MAJORREV_RANGE                     7:4
#define APB_MISC_GP_HIDREV_0_MAJORREV_WOFFSET                   0x0
#define APB_MISC_GP_HIDREV_0_MAJORREV_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_HIDREV_0_MAJORREV_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APB_MISC_GP_HIDREV_0_MAJORREV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_MAJORREV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_MAJORREV_EMULATION                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_HIDREV_0_MAJORREV_A01                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_HIDREV_0_CHIPID_SHIFT                       _MK_SHIFT_CONST(8)
#define APB_MISC_GP_HIDREV_0_CHIPID_FIELD                       _MK_FIELD_CONST(0xff, APB_MISC_GP_HIDREV_0_CHIPID_SHIFT)
#define APB_MISC_GP_HIDREV_0_CHIPID_RANGE                       15:8
#define APB_MISC_GP_HIDREV_0_CHIPID_WOFFSET                     0x0
#define APB_MISC_GP_HIDREV_0_CHIPID_DEFAULT                     _MK_MASK_CONST(0x14)
#define APB_MISC_GP_HIDREV_0_CHIPID_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define APB_MISC_GP_HIDREV_0_CHIPID_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_CHIPID_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_HIDREV_0_MINORREV_SHIFT                     _MK_SHIFT_CONST(16)
#define APB_MISC_GP_HIDREV_0_MINORREV_FIELD                     _MK_FIELD_CONST(0xf, APB_MISC_GP_HIDREV_0_MINORREV_SHIFT)
#define APB_MISC_GP_HIDREV_0_MINORREV_RANGE                     19:16
#define APB_MISC_GP_HIDREV_0_MINORREV_WOFFSET                   0x0
#define APB_MISC_GP_HIDREV_0_MINORREV_DEFAULT                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_HIDREV_0_MINORREV_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APB_MISC_GP_HIDREV_0_MINORREV_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_HIDREV_0_MINORREV_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2056 [0x808]

// Reserved address 2060 [0x80c]

// Register APB_MISC_GP_ASDBGREG_0
#define APB_MISC_GP_ASDBGREG_0                  _MK_ADDR_CONST(0x810)
#define APB_MISC_GP_ASDBGREG_0_SECURE                   0x0
#define APB_MISC_GP_ASDBGREG_0_WORD_COUNT                       0x1
#define APB_MISC_GP_ASDBGREG_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_RESET_MASK                       _MK_MASK_CONST(0x7ff0ffce)
#define APB_MISC_GP_ASDBGREG_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_READ_MASK                        _MK_MASK_CONST(0x7ff0ffce)
#define APB_MISC_GP_ASDBGREG_0_WRITE_MASK                       _MK_MASK_CONST(0x7ff0ffce)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SHIFT                  _MK_SHIFT_CONST(1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_RANGE                  1:1
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_WOFFSET                        0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLUP_EN_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SHIFT                        _MK_SHIFT_CONST(2)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_RANGE                        2:2
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PULLDOWN_EN_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_RANGE                   3:3
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_WOFFSET                 0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_PRI_DEBUG_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SHIFT                        _MK_SHIFT_CONST(6)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_RANGE                        7:6
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_CLKBYP_FUNC_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_SHIFT                        _MK_SHIFT_CONST(8)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_RANGE                        8:8
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T1CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_SHIFT                        _MK_SHIFT_CONST(9)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_RANGE                        9:9
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T2CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_SHIFT                        _MK_SHIFT_CONST(10)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_RANGE                        10:10
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T3CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_SHIFT                        _MK_SHIFT_CONST(11)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_RANGE                        11:11
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T4CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_SHIFT                        _MK_SHIFT_CONST(12)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_RANGE                        12:12
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T5CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_SHIFT                        _MK_SHIFT_CONST(13)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_RANGE                        13:13
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T6CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_SHIFT                        _MK_SHIFT_CONST(14)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_RANGE                        14:14
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_T7CLK_ENABLE                       _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_SHIFT                      _MK_SHIFT_CONST(15)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_RANGE                      15:15
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_SW_BP_CLK_DIV_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SHIFT                   _MK_SHIFT_CONST(20)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_RANGE                   21:20
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_WOFFSET                 0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_EMAA_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SHIFT                        _MK_SHIFT_CONST(22)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_RANGE                        23:22
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_DP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SHIFT                       _MK_SHIFT_CONST(24)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_RANGE                       25:24
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_WOFFSET                     0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_PDP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SHIFT                       _MK_SHIFT_CONST(26)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_RANGE                       27:26
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_WOFFSET                     0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_REG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SHIFT                        _MK_SHIFT_CONST(28)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_FIELD                        _MK_FIELD_CONST(0x3, APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_RANGE                        29:28
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_CFG2TMC_RAM_SVOP_SP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_SHIFT)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_RANGE                 30:30
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_WOFFSET                       0x0
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG_0_SW_OVERRIDE_OBS_ATE_CLKMUX_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 2068 [0x814]

// Register APB_MISC_GP_OBSCTRL0_0
#define APB_MISC_GP_OBSCTRL0_0                  _MK_ADDR_CONST(0x818)
#define APB_MISC_GP_OBSCTRL0_0_SECURE                   0x0
#define APB_MISC_GP_OBSCTRL0_0_WORD_COUNT                       0x1
#define APB_MISC_GP_OBSCTRL0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_RESET_MASK                       _MK_MASK_CONST(0xefbfffff)
#define APB_MISC_GP_OBSCTRL0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_READ_MASK                        _MK_MASK_CONST(0xefbfffff)
#define APB_MISC_GP_OBSCTRL0_0_WRITE_MASK                       _MK_MASK_CONST(0xefbfffff)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_FIELD                  _MK_FIELD_CONST(0xffff, APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_RANGE                  15:0
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_SIG_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SHIFT                  _MK_SHIFT_CONST(16)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_FIELD                  _MK_FIELD_CONST(0x3f, APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_RANGE                  21:16
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_PMC                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AVP_BSEA                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_FLOW_CTLR                      _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_HOST1X                 _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_AVP                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AVP_CACHE3X                    _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DISPLAY                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DSI                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_DIS                       _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_CSICIL                 _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DISPLAYB                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_HDMI                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_DISB                      _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_ME                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MSENC                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_UAPB                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_FUSE                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_KFUSE                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_APB                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_TSEC                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SOC_THERM                      _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_APB_BRIDGE                     _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MIPIBIF                        _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_OWR                    _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SPI1                   _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SPI2                   _MK_ENUM_CONST(10)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SPI3                   _MK_ENUM_CONST(11)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DVFS                   _MK_ENUM_CONST(12)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DTV                    _MK_ENUM_CONST(13)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2C1                   _MK_ENUM_CONST(14)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2C2                   _MK_ENUM_CONST(15)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2C3                   _MK_ENUM_CONST(16)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2C4                   _MK_ENUM_CONST(17)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2C5                   _MK_ENUM_CONST(18)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2C6                   _MK_ENUM_CONST(19)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_UARTA                  _MK_ENUM_CONST(20)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_UARTB                  _MK_ENUM_CONST(21)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_UARTC                  _MK_ENUM_CONST(22)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_UARTD                  _MK_ENUM_CONST(23)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_HDA                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DMIC0                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DMIC1                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_APBIF                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DAM0                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DAM1                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DAM2                   _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AMX0                   _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_ADX0                   _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2S0                   _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2S1                   _MK_ENUM_CONST(10)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2S2                   _MK_ENUM_CONST(11)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2S3                   _MK_ENUM_CONST(12)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_I2S4                   _MK_ENUM_CONST(13)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_AUDIO                     _MK_ENUM_CONST(14)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_CLIP                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_IDX                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SETUP                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_VPE                    _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_VPE2                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_VPE3                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_TDA                       _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_ALU2                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_QRAST                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_FDC                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_FDC2                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_TDC                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_ATRAST                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_ATRAST2                        _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_PSEQ                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_PSEQ2                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_TEX                    _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_TEX2                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_TEXL2                  _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DWR                    _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DWR2                   _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_TDF                       _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_ALU                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_ISP                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_VI                     _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_CSI                    _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_VE                        _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_VDE2X                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_VD                        _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_USB                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_USB2                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_CSITE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SE                     _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_TZRAM                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_AHB                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DDS                    _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_APBDMA                 _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AHBDMA                 _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AHBSLVMEM                      _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AHBARB                 _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SDMMC1                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SDMMC3                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SDMMC4                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_GR2D                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_EPP                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_HEG                       _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_STOP                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AXICIF_LP                      _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SCCPLEX                        _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_SMIF                   _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_FTOP                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_AXICIF                 _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_FCCPLEX                        _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_FMIF                   _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_DFLL_WRAP                      _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_CAR                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MC0                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MSELECT                        _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_EMC0                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_EMC0_16                        _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_BBC                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_MOD_SEL_MCPC_BBCLL                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_SHIFT                 _MK_SHIFT_CONST(23)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_RANGE                 27:23
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_WOFFSET                       0x0
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_AO                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_AVP                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_DIS                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_DISB                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_MPE                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_APB                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_AUDIO                 _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_TDA                   _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_TDB                   _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_TDC                   _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_TDD                   _MK_ENUM_CONST(10)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_TDE                   _MK_ENUM_CONST(11)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_VE                    _MK_ENUM_CONST(12)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_VDE                   _MK_ENUM_CONST(13)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_USX                   _MK_ENUM_CONST(14)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_AHB                   _MK_ENUM_CONST(15)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_SDA                   _MK_ENUM_CONST(16)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_SDC                   _MK_ENUM_CONST(17)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_SDD                   _MK_ENUM_CONST(18)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_HEG                   _MK_ENUM_CONST(19)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_STOP                  _MK_ENUM_CONST(20)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_FTOP                  _MK_ENUM_CONST(21)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_MC                    _MK_ENUM_CONST(22)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_EMC                   _MK_ENUM_CONST(23)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_PART_SEL_BBC                   _MK_ENUM_CONST(24)

#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_SHIFT                 _MK_SHIFT_CONST(29)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_RANGE                 30:29
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_WOFFSET                       0x0
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_BYTE0                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_BYTE1                 _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_BYTE2                 _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL0_0_OBS_BYTE0_BYTE_SEL_BYTE3                 _MK_ENUM_CONST(3)

#define APB_MISC_GP_OBSCTRL0_0_OBS_EN_SHIFT                     _MK_SHIFT_CONST(31)
#define APB_MISC_GP_OBSCTRL0_0_OBS_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSCTRL0_0_OBS_EN_SHIFT)
#define APB_MISC_GP_OBSCTRL0_0_OBS_EN_RANGE                     31:31
#define APB_MISC_GP_OBSCTRL0_0_OBS_EN_WOFFSET                   0x0
#define APB_MISC_GP_OBSCTRL0_0_OBS_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSCTRL0_0_OBS_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL0_0_OBS_EN_ENABLE                    _MK_ENUM_CONST(1)


// Register APB_MISC_GP_OBSDATA_0
#define APB_MISC_GP_OBSDATA_0                   _MK_ADDR_CONST(0x81c)
#define APB_MISC_GP_OBSDATA_0_SECURE                    0x0
#define APB_MISC_GP_OBSDATA_0_WORD_COUNT                        0x1
#define APB_MISC_GP_OBSDATA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_OBSDATA_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_FIELD                    _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_OBSDATA_0_OBS_DATA_SHIFT)
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_RANGE                    31:0
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_WOFFSET                  0x0
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDATA_0_OBS_DATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Reserved address 2080 [0x820]

// Register APB_MISC_GP_OBSCTRL1_0
#define APB_MISC_GP_OBSCTRL1_0                  _MK_ADDR_CONST(0x824)
#define APB_MISC_GP_OBSCTRL1_0_SECURE                   0x0
#define APB_MISC_GP_OBSCTRL1_0_WORD_COUNT                       0x1
#define APB_MISC_GP_OBSCTRL1_0_RESET_VAL                        _MK_MASK_CONST(0x20000000)
#define APB_MISC_GP_OBSCTRL1_0_RESET_MASK                       _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_GP_OBSCTRL1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL1_0_READ_MASK                        _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_GP_OBSCTRL1_0_WRITE_MASK                       _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_FIELD                  _MK_FIELD_CONST(0xffff, APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_RANGE                  15:0
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_SIG_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SHIFT                  _MK_SHIFT_CONST(16)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_FIELD                  _MK_FIELD_CONST(0x3f, APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_RANGE                  21:16
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_PMC                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AVP_BSEA                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_FLOW_CTLR                      _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_HOST1X                 _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_AVP                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AVP_CACHE3X                    _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DISPLAY                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DSI                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_DIS                       _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_CSICIL                 _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DISPLAYB                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_HDMI                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_DISB                      _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_ME                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MSENC                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_UAPB                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_FUSE                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_KFUSE                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_APB                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_TSEC                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SOC_THERM                      _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_APB_BRIDGE                     _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MIPIBIF                        _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_OWR                    _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SPI1                   _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SPI2                   _MK_ENUM_CONST(10)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SPI3                   _MK_ENUM_CONST(11)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DVFS                   _MK_ENUM_CONST(12)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DTV                    _MK_ENUM_CONST(13)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2C1                   _MK_ENUM_CONST(14)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2C2                   _MK_ENUM_CONST(15)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2C3                   _MK_ENUM_CONST(16)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2C4                   _MK_ENUM_CONST(17)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2C5                   _MK_ENUM_CONST(18)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2C6                   _MK_ENUM_CONST(19)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_UARTA                  _MK_ENUM_CONST(20)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_UARTB                  _MK_ENUM_CONST(21)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_UARTC                  _MK_ENUM_CONST(22)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_UARTD                  _MK_ENUM_CONST(23)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_HDA                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DMIC0                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DMIC1                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_APBIF                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DAM0                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DAM1                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DAM2                   _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AMX0                   _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_ADX0                   _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2S0                   _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2S1                   _MK_ENUM_CONST(10)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2S2                   _MK_ENUM_CONST(11)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2S3                   _MK_ENUM_CONST(12)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_I2S4                   _MK_ENUM_CONST(13)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_AUDIO                     _MK_ENUM_CONST(14)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_CLIP                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_IDX                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SETUP                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_VPE                    _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_VPE2                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_VPE3                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_TDA                       _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_ALU2                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_QRAST                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_FDC                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_FDC2                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_TDC                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_ATRAST                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_ATRAST2                        _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_PSEQ                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_PSEQ2                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_TEX                    _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_TEX2                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_TEXL2                  _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DWR                    _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DWR2                   _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_TDF                       _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_ALU                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_ISP                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_VI                     _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_CSI                    _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_VE                        _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_VDE2X                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_VD                        _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_USB                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_USB2                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_CSITE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SE                     _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_TZRAM                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_AHB                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DDS                    _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_APBDMA                 _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AHBDMA                 _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AHBSLVMEM                      _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AHBARB                 _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SDMMC1                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SDMMC3                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SDMMC4                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_GR2D                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_EPP                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_HEG                       _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_STOP                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AXICIF_LP                      _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SCCPLEX                        _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_SMIF                   _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_FTOP                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_AXICIF                 _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_FCCPLEX                        _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_FMIF                   _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_DFLL_WRAP                      _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_CAR                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MC0                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MSELECT                        _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_EMC0                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_EMC0_16                        _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_BBC                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_MOD_SEL_MCPC_BBCLL                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_SHIFT                 _MK_SHIFT_CONST(23)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_RANGE                 27:23
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_WOFFSET                       0x0
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_AO                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_AVP                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_DIS                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_DISB                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_MPE                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_APB                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_AUDIO                 _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_TDA                   _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_TDB                   _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_TDC                   _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_TDD                   _MK_ENUM_CONST(10)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_TDE                   _MK_ENUM_CONST(11)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_VE                    _MK_ENUM_CONST(12)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_VDE                   _MK_ENUM_CONST(13)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_USX                   _MK_ENUM_CONST(14)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_AHB                   _MK_ENUM_CONST(15)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_SDA                   _MK_ENUM_CONST(16)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_SDC                   _MK_ENUM_CONST(17)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_SDD                   _MK_ENUM_CONST(18)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_HEG                   _MK_ENUM_CONST(19)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_STOP                  _MK_ENUM_CONST(20)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_FTOP                  _MK_ENUM_CONST(21)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_MC                    _MK_ENUM_CONST(22)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_EMC                   _MK_ENUM_CONST(23)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_PART_SEL_BBC                   _MK_ENUM_CONST(24)

#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_SHIFT                 _MK_SHIFT_CONST(29)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_RANGE                 30:29
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_WOFFSET                       0x0
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_BYTE0                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_BYTE1                 _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_BYTE2                 _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL1_0_OBS_BYTE1_BYTE_SEL_BYTE3                 _MK_ENUM_CONST(3)


// Register APB_MISC_GP_OBSCTRL2_0
#define APB_MISC_GP_OBSCTRL2_0                  _MK_ADDR_CONST(0x828)
#define APB_MISC_GP_OBSCTRL2_0_SECURE                   0x0
#define APB_MISC_GP_OBSCTRL2_0_WORD_COUNT                       0x1
#define APB_MISC_GP_OBSCTRL2_0_RESET_VAL                        _MK_MASK_CONST(0x40000000)
#define APB_MISC_GP_OBSCTRL2_0_RESET_MASK                       _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_GP_OBSCTRL2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL2_0_READ_MASK                        _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_GP_OBSCTRL2_0_WRITE_MASK                       _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_FIELD                  _MK_FIELD_CONST(0xffff, APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_RANGE                  15:0
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_SIG_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SHIFT                  _MK_SHIFT_CONST(16)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_FIELD                  _MK_FIELD_CONST(0x3f, APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_RANGE                  21:16
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_PMC                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AVP_BSEA                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_FLOW_CTLR                      _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_HOST1X                 _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_AVP                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AVP_CACHE3X                    _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DISPLAY                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DSI                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_DIS                       _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_CSICIL                 _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DISPLAYB                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_HDMI                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_DISB                      _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_ME                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MSENC                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_UAPB                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_FUSE                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_KFUSE                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_APB                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_TSEC                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SOC_THERM                      _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_APB_BRIDGE                     _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MIPIBIF                        _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_OWR                    _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SPI1                   _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SPI2                   _MK_ENUM_CONST(10)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SPI3                   _MK_ENUM_CONST(11)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DVFS                   _MK_ENUM_CONST(12)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DTV                    _MK_ENUM_CONST(13)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2C1                   _MK_ENUM_CONST(14)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2C2                   _MK_ENUM_CONST(15)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2C3                   _MK_ENUM_CONST(16)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2C4                   _MK_ENUM_CONST(17)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2C5                   _MK_ENUM_CONST(18)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2C6                   _MK_ENUM_CONST(19)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_UARTA                  _MK_ENUM_CONST(20)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_UARTB                  _MK_ENUM_CONST(21)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_UARTC                  _MK_ENUM_CONST(22)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_UARTD                  _MK_ENUM_CONST(23)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_HDA                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DMIC0                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DMIC1                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_APBIF                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DAM0                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DAM1                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DAM2                   _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AMX0                   _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_ADX0                   _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2S0                   _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2S1                   _MK_ENUM_CONST(10)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2S2                   _MK_ENUM_CONST(11)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2S3                   _MK_ENUM_CONST(12)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_I2S4                   _MK_ENUM_CONST(13)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_AUDIO                     _MK_ENUM_CONST(14)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_CLIP                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_IDX                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SETUP                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_VPE                    _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_VPE2                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_VPE3                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_TDA                       _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_ALU2                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_QRAST                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_FDC                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_FDC2                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_TDC                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_ATRAST                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_ATRAST2                        _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_PSEQ                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_PSEQ2                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_TEX                    _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_TEX2                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_TEXL2                  _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DWR                    _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DWR2                   _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_TDF                       _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_ALU                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_ISP                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_VI                     _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_CSI                    _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_VE                        _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_VDE2X                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_VD                        _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_USB                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_USB2                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_CSITE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SE                     _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_TZRAM                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_AHB                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DDS                    _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_APBDMA                 _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AHBDMA                 _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AHBSLVMEM                      _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AHBARB                 _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SDMMC1                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SDMMC3                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SDMMC4                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_GR2D                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_EPP                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_HEG                       _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_STOP                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AXICIF_LP                      _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SCCPLEX                        _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_SMIF                   _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_FTOP                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_AXICIF                 _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_FCCPLEX                        _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_FMIF                   _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_DFLL_WRAP                      _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_CAR                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MC0                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MSELECT                        _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_EMC0                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_EMC0_16                        _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_BBC                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_MOD_SEL_MCPC_BBCLL                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_SHIFT                 _MK_SHIFT_CONST(23)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_RANGE                 27:23
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_WOFFSET                       0x0
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_AO                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_AVP                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_DIS                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_DISB                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_MPE                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_APB                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_AUDIO                 _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_TDA                   _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_TDB                   _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_TDC                   _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_TDD                   _MK_ENUM_CONST(10)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_TDE                   _MK_ENUM_CONST(11)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_VE                    _MK_ENUM_CONST(12)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_VDE                   _MK_ENUM_CONST(13)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_USX                   _MK_ENUM_CONST(14)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_AHB                   _MK_ENUM_CONST(15)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_SDA                   _MK_ENUM_CONST(16)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_SDC                   _MK_ENUM_CONST(17)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_SDD                   _MK_ENUM_CONST(18)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_HEG                   _MK_ENUM_CONST(19)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_STOP                  _MK_ENUM_CONST(20)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_FTOP                  _MK_ENUM_CONST(21)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_MC                    _MK_ENUM_CONST(22)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_EMC                   _MK_ENUM_CONST(23)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_PART_SEL_BBC                   _MK_ENUM_CONST(24)

#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_SHIFT                 _MK_SHIFT_CONST(29)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_RANGE                 30:29
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_WOFFSET                       0x0
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_DEFAULT                       _MK_MASK_CONST(0x2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_BYTE0                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_BYTE1                 _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_BYTE2                 _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL2_0_OBS_BYTE2_BYTE_SEL_BYTE3                 _MK_ENUM_CONST(3)


// Register APB_MISC_GP_OBSCTRL3_0
#define APB_MISC_GP_OBSCTRL3_0                  _MK_ADDR_CONST(0x82c)
#define APB_MISC_GP_OBSCTRL3_0_SECURE                   0x0
#define APB_MISC_GP_OBSCTRL3_0_WORD_COUNT                       0x1
#define APB_MISC_GP_OBSCTRL3_0_RESET_VAL                        _MK_MASK_CONST(0x60000000)
#define APB_MISC_GP_OBSCTRL3_0_RESET_MASK                       _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_GP_OBSCTRL3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL3_0_READ_MASK                        _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_GP_OBSCTRL3_0_WRITE_MASK                       _MK_MASK_CONST(0x6fbfffff)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_FIELD                  _MK_FIELD_CONST(0xffff, APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_RANGE                  15:0
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_SIG_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SHIFT                  _MK_SHIFT_CONST(16)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_FIELD                  _MK_FIELD_CONST(0x3f, APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_RANGE                  21:16
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_PMC                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AVP_BSEA                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_FLOW_CTLR                      _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_HOST1X                 _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_AVP                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AVP_CACHE3X                    _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DISPLAY                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DSI                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_DIS                       _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_CSICIL                 _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DISPLAYB                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_HDMI                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_DISB                      _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_ME                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MSENC                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_UAPB                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_FUSE                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_KFUSE                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_APB                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_TSEC                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SOC_THERM                      _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_APB_BRIDGE                     _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MIPIBIF                        _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_OWR                    _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SPI1                   _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SPI2                   _MK_ENUM_CONST(10)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SPI3                   _MK_ENUM_CONST(11)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DVFS                   _MK_ENUM_CONST(12)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DTV                    _MK_ENUM_CONST(13)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2C1                   _MK_ENUM_CONST(14)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2C2                   _MK_ENUM_CONST(15)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2C3                   _MK_ENUM_CONST(16)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2C4                   _MK_ENUM_CONST(17)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2C5                   _MK_ENUM_CONST(18)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2C6                   _MK_ENUM_CONST(19)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_UARTA                  _MK_ENUM_CONST(20)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_UARTB                  _MK_ENUM_CONST(21)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_UARTC                  _MK_ENUM_CONST(22)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_UARTD                  _MK_ENUM_CONST(23)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_HDA                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DMIC0                  _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DMIC1                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_APBIF                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DAM0                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DAM1                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DAM2                   _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AMX0                   _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_ADX0                   _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2S0                   _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2S1                   _MK_ENUM_CONST(10)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2S2                   _MK_ENUM_CONST(11)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2S3                   _MK_ENUM_CONST(12)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_I2S4                   _MK_ENUM_CONST(13)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_AUDIO                     _MK_ENUM_CONST(14)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_CLIP                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_IDX                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SETUP                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_VPE                    _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_VPE2                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_VPE3                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_TDA                       _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_ALU2                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_QRAST                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_FDC                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_FDC2                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_TDC                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_ATRAST                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_ATRAST2                        _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_PSEQ                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_PSEQ2                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_TEX                    _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_TEX2                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_TEXL2                  _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DWR                    _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DWR2                   _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_TDF                       _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_ALU                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_ISP                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_VI                     _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_CSI                    _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_VE                        _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_VDE2X                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_VD                        _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_USB                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_USB2                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_CSITE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SE                     _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_TZRAM                  _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_AHB                       _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DDS                    _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_APBDMA                 _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AHBDMA                 _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AHBSLVMEM                      _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AHBARB                 _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SDMMC1                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SDMMC3                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SDMMC4                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_GR2D                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_EPP                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_HEG                       _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_STOP                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AXICIF_LP                      _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SCCPLEX                        _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_SMIF                   _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_FTOP                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_AXICIF                 _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_FCCPLEX                        _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_FMIF                   _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_DFLL_WRAP                      _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_CAR                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MC0                    _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MSELECT                        _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_EMC0                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_EMC0_16                        _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_BBC                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_MOD_SEL_MCPC_BBCLL                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_SHIFT                 _MK_SHIFT_CONST(23)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_RANGE                 27:23
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_WOFFSET                       0x0
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_AO                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_AVP                   _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_DIS                   _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_DISB                  _MK_ENUM_CONST(3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_MPE                   _MK_ENUM_CONST(4)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_APB                   _MK_ENUM_CONST(5)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_AUDIO                 _MK_ENUM_CONST(6)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_TDA                   _MK_ENUM_CONST(7)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_TDB                   _MK_ENUM_CONST(8)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_TDC                   _MK_ENUM_CONST(9)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_TDD                   _MK_ENUM_CONST(10)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_TDE                   _MK_ENUM_CONST(11)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_VE                    _MK_ENUM_CONST(12)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_VDE                   _MK_ENUM_CONST(13)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_USX                   _MK_ENUM_CONST(14)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_AHB                   _MK_ENUM_CONST(15)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_SDA                   _MK_ENUM_CONST(16)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_SDC                   _MK_ENUM_CONST(17)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_SDD                   _MK_ENUM_CONST(18)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_HEG                   _MK_ENUM_CONST(19)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_STOP                  _MK_ENUM_CONST(20)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_FTOP                  _MK_ENUM_CONST(21)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_MC                    _MK_ENUM_CONST(22)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_EMC                   _MK_ENUM_CONST(23)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_PART_SEL_BBC                   _MK_ENUM_CONST(24)

#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_SHIFT                 _MK_SHIFT_CONST(29)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_SHIFT)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_RANGE                 30:29
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_WOFFSET                       0x0
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_BYTE0                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_BYTE1                 _MK_ENUM_CONST(1)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_BYTE2                 _MK_ENUM_CONST(2)
#define APB_MISC_GP_OBSCTRL3_0_OBS_BYTE3_BYTE_SEL_BYTE3                 _MK_ENUM_CONST(3)


// Register APB_MISC_GP_OBSCTRL4_0
#define APB_MISC_GP_OBSCTRL4_0                  _MK_ADDR_CONST(0x830)
#define APB_MISC_GP_OBSCTRL4_0_SECURE                   0x0
#define APB_MISC_GP_OBSCTRL4_0_WORD_COUNT                       0x1
#define APB_MISC_GP_OBSCTRL4_0_RESET_VAL                        _MK_MASK_CONST(0xa418820)
#define APB_MISC_GP_OBSCTRL4_0_RESET_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL4_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL4_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT0_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT0_FIELD                   _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT0_SHIFT)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT0_RANGE                   4:0
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT0_WOFFSET                 0x0
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT0_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT0_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT1_SHIFT                   _MK_SHIFT_CONST(5)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT1_FIELD                   _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT1_SHIFT)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT1_RANGE                   9:5
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT1_WOFFSET                 0x0
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT1_DEFAULT                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT1_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT2_SHIFT                   _MK_SHIFT_CONST(10)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT2_FIELD                   _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT2_SHIFT)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT2_RANGE                   14:10
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT2_WOFFSET                 0x0
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT2_DEFAULT                 _MK_MASK_CONST(0x2)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT2_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT3_SHIFT                   _MK_SHIFT_CONST(15)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT3_FIELD                   _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT3_SHIFT)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT3_RANGE                   19:15
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT3_WOFFSET                 0x0
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT3_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT3_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT4_SHIFT                   _MK_SHIFT_CONST(20)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT4_FIELD                   _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT4_SHIFT)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT4_RANGE                   24:20
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT4_WOFFSET                 0x0
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT4_DEFAULT                 _MK_MASK_CONST(0x4)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT4_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT5_SHIFT                   _MK_SHIFT_CONST(25)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT5_FIELD                   _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT5_SHIFT)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT5_RANGE                   29:25
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT5_WOFFSET                 0x0
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT5_DEFAULT                 _MK_MASK_CONST(0x5)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT5_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL4_0_OBS_SWIZZLE_BIT5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_OBSCTRL5_0
#define APB_MISC_GP_OBSCTRL5_0                  _MK_ADDR_CONST(0x834)
#define APB_MISC_GP_OBSCTRL5_0_SECURE                   0x0
#define APB_MISC_GP_OBSCTRL5_0_WORD_COUNT                       0x1
#define APB_MISC_GP_OBSCTRL5_0_RESET_VAL                        _MK_MASK_CONST(0x16a4a0e6)
#define APB_MISC_GP_OBSCTRL5_0_RESET_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL5_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL5_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL5_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL5_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT6_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT6_FIELD                   _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT6_SHIFT)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT6_RANGE                   4:0
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT6_WOFFSET                 0x0
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT6_DEFAULT                 _MK_MASK_CONST(0x6)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT6_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT7_SHIFT                   _MK_SHIFT_CONST(5)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT7_FIELD                   _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT7_SHIFT)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT7_RANGE                   9:5
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT7_WOFFSET                 0x0
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT7_DEFAULT                 _MK_MASK_CONST(0x7)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT7_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT8_SHIFT                   _MK_SHIFT_CONST(10)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT8_FIELD                   _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT8_SHIFT)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT8_RANGE                   14:10
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT8_WOFFSET                 0x0
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT8_DEFAULT                 _MK_MASK_CONST(0x8)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT8_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT9_SHIFT                   _MK_SHIFT_CONST(15)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT9_FIELD                   _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT9_SHIFT)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT9_RANGE                   19:15
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT9_WOFFSET                 0x0
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT9_DEFAULT                 _MK_MASK_CONST(0x9)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT9_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT10_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT10_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT10_SHIFT)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT10_RANGE                  24:20
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT10_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT10_DEFAULT                        _MK_MASK_CONST(0xa)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT10_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT10_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT10_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT11_SHIFT                  _MK_SHIFT_CONST(25)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT11_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT11_SHIFT)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT11_RANGE                  29:25
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT11_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT11_DEFAULT                        _MK_MASK_CONST(0xb)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT11_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL5_0_OBS_SWIZZLE_BIT11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_OBSCTRL6_0
#define APB_MISC_GP_OBSCTRL6_0                  _MK_ADDR_CONST(0x838)
#define APB_MISC_GP_OBSCTRL6_0_SECURE                   0x0
#define APB_MISC_GP_OBSCTRL6_0_WORD_COUNT                       0x1
#define APB_MISC_GP_OBSCTRL6_0_RESET_VAL                        _MK_MASK_CONST(0x2307b9ac)
#define APB_MISC_GP_OBSCTRL6_0_RESET_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL6_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL6_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL6_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL6_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT12_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT12_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT12_SHIFT)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT12_RANGE                  4:0
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT12_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT12_DEFAULT                        _MK_MASK_CONST(0xc)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT12_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT12_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT12_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT13_SHIFT                  _MK_SHIFT_CONST(5)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT13_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT13_SHIFT)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT13_RANGE                  9:5
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT13_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT13_DEFAULT                        _MK_MASK_CONST(0xd)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT13_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT13_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT13_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT14_SHIFT                  _MK_SHIFT_CONST(10)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT14_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT14_SHIFT)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT14_RANGE                  14:10
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT14_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT14_DEFAULT                        _MK_MASK_CONST(0xe)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT14_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT14_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT14_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT15_SHIFT                  _MK_SHIFT_CONST(15)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT15_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT15_SHIFT)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT15_RANGE                  19:15
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT15_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT15_DEFAULT                        _MK_MASK_CONST(0xf)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT15_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT15_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT15_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT16_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT16_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT16_SHIFT)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT16_RANGE                  24:20
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT16_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT16_DEFAULT                        _MK_MASK_CONST(0x10)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT16_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT16_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT16_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT17_SHIFT                  _MK_SHIFT_CONST(25)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT17_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT17_SHIFT)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT17_RANGE                  29:25
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT17_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT17_DEFAULT                        _MK_MASK_CONST(0x11)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT17_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT17_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL6_0_OBS_SWIZZLE_BIT17_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_OBSCTRL7_0
#define APB_MISC_GP_OBSCTRL7_0                  _MK_ADDR_CONST(0x83c)
#define APB_MISC_GP_OBSCTRL7_0_SECURE                   0x0
#define APB_MISC_GP_OBSCTRL7_0_WORD_COUNT                       0x1
#define APB_MISC_GP_OBSCTRL7_0_RESET_VAL                        _MK_MASK_CONST(0x2f6ad272)
#define APB_MISC_GP_OBSCTRL7_0_RESET_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL7_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL7_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL7_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL7_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT18_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT18_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT18_SHIFT)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT18_RANGE                  4:0
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT18_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT18_DEFAULT                        _MK_MASK_CONST(0x12)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT18_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT18_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT18_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT19_SHIFT                  _MK_SHIFT_CONST(5)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT19_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT19_SHIFT)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT19_RANGE                  9:5
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT19_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT19_DEFAULT                        _MK_MASK_CONST(0x13)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT19_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT19_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT19_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT20_SHIFT                  _MK_SHIFT_CONST(10)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT20_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT20_SHIFT)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT20_RANGE                  14:10
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT20_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT20_DEFAULT                        _MK_MASK_CONST(0x14)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT20_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT20_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT20_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT21_SHIFT                  _MK_SHIFT_CONST(15)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT21_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT21_SHIFT)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT21_RANGE                  19:15
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT21_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT21_DEFAULT                        _MK_MASK_CONST(0x15)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT21_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT21_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT21_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT22_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT22_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT22_SHIFT)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT22_RANGE                  24:20
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT22_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT22_DEFAULT                        _MK_MASK_CONST(0x16)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT22_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT22_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT22_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT23_SHIFT                  _MK_SHIFT_CONST(25)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT23_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT23_SHIFT)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT23_RANGE                  29:25
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT23_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT23_DEFAULT                        _MK_MASK_CONST(0x17)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT23_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT23_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL7_0_OBS_SWIZZLE_BIT23_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_OBSCTRL8_0
#define APB_MISC_GP_OBSCTRL8_0                  _MK_ADDR_CONST(0x840)
#define APB_MISC_GP_OBSCTRL8_0_SECURE                   0x0
#define APB_MISC_GP_OBSCTRL8_0_WORD_COUNT                       0x1
#define APB_MISC_GP_OBSCTRL8_0_RESET_VAL                        _MK_MASK_CONST(0x3bcdeb38)
#define APB_MISC_GP_OBSCTRL8_0_RESET_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL8_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL8_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL8_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL8_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT24_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT24_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT24_SHIFT)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT24_RANGE                  4:0
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT24_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT24_DEFAULT                        _MK_MASK_CONST(0x18)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT24_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT24_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT24_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT25_SHIFT                  _MK_SHIFT_CONST(5)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT25_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT25_SHIFT)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT25_RANGE                  9:5
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT25_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT25_DEFAULT                        _MK_MASK_CONST(0x19)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT25_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT25_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT25_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT26_SHIFT                  _MK_SHIFT_CONST(10)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT26_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT26_SHIFT)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT26_RANGE                  14:10
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT26_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT26_DEFAULT                        _MK_MASK_CONST(0x1a)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT26_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT26_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT26_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT27_SHIFT                  _MK_SHIFT_CONST(15)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT27_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT27_SHIFT)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT27_RANGE                  19:15
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT27_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT27_DEFAULT                        _MK_MASK_CONST(0x1b)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT27_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT27_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT27_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT28_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT28_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT28_SHIFT)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT28_RANGE                  24:20
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT28_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT28_DEFAULT                        _MK_MASK_CONST(0x1c)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT28_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT28_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT28_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT29_SHIFT                  _MK_SHIFT_CONST(25)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT29_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT29_SHIFT)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT29_RANGE                  29:25
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT29_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT29_DEFAULT                        _MK_MASK_CONST(0x1d)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT29_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT29_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL8_0_OBS_SWIZZLE_BIT29_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_OBSCTRL9_0
#define APB_MISC_GP_OBSCTRL9_0                  _MK_ADDR_CONST(0x844)
#define APB_MISC_GP_OBSCTRL9_0_SECURE                   0x0
#define APB_MISC_GP_OBSCTRL9_0_WORD_COUNT                       0x1
#define APB_MISC_GP_OBSCTRL9_0_RESET_VAL                        _MK_MASK_CONST(0x3fe)
#define APB_MISC_GP_OBSCTRL9_0_RESET_MASK                       _MK_MASK_CONST(0x3ff)
#define APB_MISC_GP_OBSCTRL9_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL9_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL9_0_READ_MASK                        _MK_MASK_CONST(0x3ff)
#define APB_MISC_GP_OBSCTRL9_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff)
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT30_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT30_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT30_SHIFT)
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT30_RANGE                  4:0
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT30_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT30_DEFAULT                        _MK_MASK_CONST(0x1e)
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT30_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT30_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT30_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT31_SHIFT                  _MK_SHIFT_CONST(5)
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT31_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT31_SHIFT)
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT31_RANGE                  9:5
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT31_WOFFSET                        0x0
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT31_DEFAULT                        _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT31_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT31_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSCTRL9_0_OBS_SWIZZLE_BIT31_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_OBSDBGEN0_0
#define APB_MISC_GP_OBSDBGEN0_0                 _MK_ADDR_CONST(0x848)
#define APB_MISC_GP_OBSDBGEN0_0_SECURE                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_WORD_COUNT                      0x1
#define APB_MISC_GP_OBSDBGEN0_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_OBSDBGEN0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_OBSDBGEN0_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_RANGE                     0:0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_WOFFSET                   0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG0_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_SHIFT                     _MK_SHIFT_CONST(1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_RANGE                     1:1
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_WOFFSET                   0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG1_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_RANGE                     2:2
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_WOFFSET                   0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG2_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_RANGE                     3:3
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_WOFFSET                   0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG3_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_SHIFT                     _MK_SHIFT_CONST(4)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_RANGE                     4:4
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_WOFFSET                   0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG4_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_SHIFT                     _MK_SHIFT_CONST(5)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_RANGE                     5:5
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_WOFFSET                   0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG5_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_SHIFT                     _MK_SHIFT_CONST(6)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_RANGE                     6:6
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_WOFFSET                   0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG6_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_SHIFT                     _MK_SHIFT_CONST(7)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_RANGE                     7:7
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_WOFFSET                   0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG7_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_SHIFT                     _MK_SHIFT_CONST(8)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_RANGE                     8:8
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_WOFFSET                   0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG8_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_SHIFT                     _MK_SHIFT_CONST(9)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_RANGE                     9:9
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_WOFFSET                   0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG9_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_SHIFT                    _MK_SHIFT_CONST(10)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_RANGE                    10:10
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG10_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_SHIFT                    _MK_SHIFT_CONST(11)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_RANGE                    11:11
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG11_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_RANGE                    12:12
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG12_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_SHIFT                    _MK_SHIFT_CONST(13)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_RANGE                    13:13
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG13_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_SHIFT                    _MK_SHIFT_CONST(14)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_RANGE                    14:14
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG14_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_SHIFT                    _MK_SHIFT_CONST(15)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_RANGE                    15:15
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG15_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_SHIFT                    _MK_SHIFT_CONST(16)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_RANGE                    16:16
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG16_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_SHIFT                    _MK_SHIFT_CONST(17)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_RANGE                    17:17
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG17_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_SHIFT                    _MK_SHIFT_CONST(18)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_RANGE                    18:18
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG18_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_SHIFT                    _MK_SHIFT_CONST(19)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_RANGE                    19:19
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG19_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_RANGE                    20:20
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG20_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_SHIFT                    _MK_SHIFT_CONST(21)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_RANGE                    21:21
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG21_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_SHIFT                    _MK_SHIFT_CONST(22)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_RANGE                    22:22
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG22_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_SHIFT                    _MK_SHIFT_CONST(23)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_RANGE                    23:23
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG23_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_SHIFT                    _MK_SHIFT_CONST(24)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_RANGE                    24:24
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG24_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_SHIFT                    _MK_SHIFT_CONST(25)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_RANGE                    25:25
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG25_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_SHIFT                    _MK_SHIFT_CONST(26)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_RANGE                    26:26
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG26_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_SHIFT                    _MK_SHIFT_CONST(27)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_RANGE                    27:27
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG27_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_SHIFT                    _MK_SHIFT_CONST(28)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_RANGE                    28:28
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG28_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_SHIFT                    _MK_SHIFT_CONST(29)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_RANGE                    29:29
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG29_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_SHIFT                    _MK_SHIFT_CONST(30)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_RANGE                    30:30
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG30_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_SHIFT)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_RANGE                    31:31
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_WOFFSET                  0x0
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_OBSDBGEN0_0_CFG2TMC_DEBUG31_ENABLE_ENABLE                   _MK_ENUM_CONST(1)


// Reserved address 2124 [0x84c]

// Reserved address 2128 [0x850]

// Reserved address 2132 [0x854]

// Register APB_MISC_GP_ASDBGREG2_0
#define APB_MISC_GP_ASDBGREG2_0                 _MK_ADDR_CONST(0x858)
#define APB_MISC_GP_ASDBGREG2_0_SECURE                  0x0
#define APB_MISC_GP_ASDBGREG2_0_WORD_COUNT                      0x1
#define APB_MISC_GP_ASDBGREG2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_RESET_MASK                      _MK_MASK_CONST(0xbff80)
#define APB_MISC_GP_ASDBGREG2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_READ_MASK                       _MK_MASK_CONST(0xbff80)
#define APB_MISC_GP_ASDBGREG2_0_WRITE_MASK                      _MK_MASK_CONST(0xbff80)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_SHIFT                       _MK_SHIFT_CONST(7)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_RANGE                       7:7
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_WOFFSET                     0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T8CLK_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_SHIFT                       _MK_SHIFT_CONST(8)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_RANGE                       8:8
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_WOFFSET                     0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T9CLK_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_SHIFT                      _MK_SHIFT_CONST(9)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_RANGE                      9:9
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T10CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_SHIFT                      _MK_SHIFT_CONST(10)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_RANGE                      10:10
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T11CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_SHIFT                      _MK_SHIFT_CONST(11)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_RANGE                      11:11
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T12CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_RANGE                      12:12
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T13CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_SHIFT                      _MK_SHIFT_CONST(13)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_RANGE                      13:13
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T14CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_RANGE                      14:14
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T15CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_SHIFT                      _MK_SHIFT_CONST(15)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_RANGE                      15:15
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T16CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_SHIFT                      _MK_SHIFT_CONST(16)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_RANGE                      16:16
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T17CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_SHIFT                      _MK_SHIFT_CONST(17)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_RANGE                      17:17
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_WOFFSET                    0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_T18CLK_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SERDES4F_CLK_SHIFT                        _MK_SHIFT_CONST(19)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SERDES4F_CLK_FIELD                        _MK_FIELD_CONST(0x1, APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SERDES4F_CLK_SHIFT)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SERDES4F_CLK_RANGE                        19:19
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SERDES4F_CLK_WOFFSET                      0x0
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SERDES4F_CLK_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SERDES4F_CLK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SERDES4F_CLK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SERDES4F_CLK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SERDES4F_CLK_DISABLE                      _MK_ENUM_CONST(0)
#define APB_MISC_GP_ASDBGREG2_0_CFG2TMC_SW_BP_SERDES4F_CLK_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 2140 [0x85c]

// Register APB_MISC_GP_EMU_REVID_0
#define APB_MISC_GP_EMU_REVID_0                 _MK_ADDR_CONST(0x860)
#define APB_MISC_GP_EMU_REVID_0_SECURE                  0x0
#define APB_MISC_GP_EMU_REVID_0_WORD_COUNT                      0x1
#define APB_MISC_GP_EMU_REVID_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_EMU_REVID_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_FIELD                   _MK_FIELD_CONST(0xff, APB_MISC_GP_EMU_REVID_0_NETLIST_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_RANGE                   7:0
#define APB_MISC_GP_EMU_REVID_0_NETLIST_WOFFSET                 0x0
#define APB_MISC_GP_EMU_REVID_0_NETLIST_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_NETLIST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMU_REVID_0_PATCH_SHIFT                     _MK_SHIFT_CONST(8)
#define APB_MISC_GP_EMU_REVID_0_PATCH_FIELD                     _MK_FIELD_CONST(0xff, APB_MISC_GP_EMU_REVID_0_PATCH_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_PATCH_RANGE                     15:8
#define APB_MISC_GP_EMU_REVID_0_PATCH_WOFFSET                   0x0
#define APB_MISC_GP_EMU_REVID_0_PATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_PATCH_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_PATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_PATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMU_REVID_0_CORE_SHIFT                      _MK_SHIFT_CONST(16)
#define APB_MISC_GP_EMU_REVID_0_CORE_FIELD                      _MK_FIELD_CONST(0xff, APB_MISC_GP_EMU_REVID_0_CORE_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_CORE_RANGE                      23:16
#define APB_MISC_GP_EMU_REVID_0_CORE_WOFFSET                    0x0
#define APB_MISC_GP_EMU_REVID_0_CORE_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_CORE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_CORE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_CORE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_EMU_REVID_0_BOARD_SHIFT                     _MK_SHIFT_CONST(24)
#define APB_MISC_GP_EMU_REVID_0_BOARD_FIELD                     _MK_FIELD_CONST(0xff, APB_MISC_GP_EMU_REVID_0_BOARD_SHIFT)
#define APB_MISC_GP_EMU_REVID_0_BOARD_RANGE                     31:24
#define APB_MISC_GP_EMU_REVID_0_BOARD_WOFFSET                   0x0
#define APB_MISC_GP_EMU_REVID_0_BOARD_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_BOARD_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_BOARD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_EMU_REVID_0_BOARD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0                        _MK_ADDR_CONST(0x864)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_SECURE                         0x0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_WORD_COUNT                     0x1
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_FIELD                       _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_RANGE                       31:0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_WOFFSET                     0x0
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_TRANSACTOR_SCRATCH_0_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_AOCFG1PADCTRL_0
#define APB_MISC_GP_AOCFG1PADCTRL_0                     _MK_ADDR_CONST(0x868)
#define APB_MISC_GP_AOCFG1PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_AOCFG1PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09030)
#define APB_MISC_GP_AOCFG1PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG1PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG1PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_RANGE                   5:4
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG1PADCTRL_0_CFG2TMC_AOCFG1_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_AOCFG2PADCTRL_0
#define APB_MISC_GP_AOCFG2PADCTRL_0                     _MK_ADDR_CONST(0x86c)
#define APB_MISC_GP_AOCFG2PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_AOCFG2PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09030)
#define APB_MISC_GP_AOCFG2PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG2PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG2PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_RANGE                   5:4
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG2PADCTRL_0_CFG2TMC_AOCFG2_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2160 [0x870]

// Reserved address 2164 [0x874]

// Reserved address 2168 [0x878]

// Reserved address 2172 [0x87c]

// Reserved address 2176 [0x880]

// Register APB_MISC_GP_CDEV1CFGPADCTRL_0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0                   _MK_ADDR_CONST(0x884)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf0e09030)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_SHIFT                       _MK_SHIFT_CONST(4)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_RANGE                       5:4
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_WOFFSET                     0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_LPMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_RANGE                  16:12
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x9)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_RANGE                  24:20
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0xe)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CDEV1CFGPADCTRL_0_CFG2TMC_CDEV1CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2184 [0x888]

// Reserved address 2188 [0x88c]

// Register APB_MISC_GP_DAP1CFGPADCTRL_0
#define APB_MISC_GP_DAP1CFGPADCTRL_0                    _MK_ADDR_CONST(0x890)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DAP1CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf0e09030)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_RANGE                 5:4
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_WOFFSET                       0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_LPMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x9)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0xe)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP1CFGPADCTRL_0_CFG2TMC_DAP1CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DAP2CFGPADCTRL_0
#define APB_MISC_GP_DAP2CFGPADCTRL_0                    _MK_ADDR_CONST(0x894)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DAP2CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf0e09030)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_RANGE                 5:4
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_WOFFSET                       0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_LPMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x9)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0xe)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP2CFGPADCTRL_0_CFG2TMC_DAP2CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 2200 [0x898]

// Reserved address 2204 [0x89c]

// Register APB_MISC_GP_DBGCFGPADCTRL_0
#define APB_MISC_GP_DBGCFGPADCTRL_0                     _MK_ADDR_CONST(0x8a0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_DBGCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09030)
#define APB_MISC_GP_DBGCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DBGCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DBGCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DBGCFGPADCTRL_0_CFG2TMC_DBGCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2212 [0x8a4]

// Reserved address 2216 [0x8a8]

// Reserved address 2220 [0x8ac]

// Register APB_MISC_GP_SDIO3CFGPADCTRL_0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0                   _MK_ADDR_CONST(0x8b0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0x1318000)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_RANGE                  18:12
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x18)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_RANGE                  26:20
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0x13)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO3CFGPADCTRL_0_CFG2TMC_SDIO3CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2228 [0x8b4]

// Reserved address 2232 [0x8b8]

// Reserved address 2236 [0x8bc]

// Register APB_MISC_GP_UART2CFGPADCTRL_0
#define APB_MISC_GP_UART2CFGPADCTRL_0                   _MK_ADDR_CONST(0x8c0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_UART2CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf0e09030)
#define APB_MISC_GP_UART2CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UART2CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UART2CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_SHIFT                       _MK_SHIFT_CONST(4)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_RANGE                       5:4
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_WOFFSET                     0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_LPMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_RANGE                  16:12
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x9)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_RANGE                  24:20
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0xe)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART2CFGPADCTRL_0_CFG2TMC_UART2CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_UART3CFGPADCTRL_0
#define APB_MISC_GP_UART3CFGPADCTRL_0                   _MK_ADDR_CONST(0x8c4)
#define APB_MISC_GP_UART3CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_UART3CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf0e09030)
#define APB_MISC_GP_UART3CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UART3CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UART3CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_SHIFT                       _MK_SHIFT_CONST(4)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_RANGE                       5:4
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_WOFFSET                     0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_LPMD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_RANGE                  16:12
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x9)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_RANGE                  24:20
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0xe)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART3CFGPADCTRL_0_CFG2TMC_UART3CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2248 [0x8c8]

// Reserved address 2252 [0x8cc]

// Reserved address 2256 [0x8d0]

// Reserved address 2260 [0x8d4]

// Reserved address 2264 [0x8d8]

// Reserved address 2268 [0x8dc]

// Reserved address 2272 [0x8e0]

// Reserved address 2276 [0x8e4]

// Register APB_MISC_GP_PADCTL_DFT_0
#define APB_MISC_GP_PADCTL_DFT_0                        _MK_ADDR_CONST(0x8e8)
#define APB_MISC_GP_PADCTL_DFT_0_SECURE                         0x0
#define APB_MISC_GP_PADCTL_DFT_0_WORD_COUNT                     0x1
#define APB_MISC_GP_PADCTL_DFT_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_PADCTL_DFT_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_READ_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_PADCTL_DFT_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_FIELD                      _MK_FIELD_CONST(0x1, APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SHIFT)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_RANGE                      0:0
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_WOFFSET                    0x0
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_DISABLE                    _MK_ENUM_CONST(0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_EN_ENABLE                     _MK_ENUM_CONST(1)

#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SHIFT                     _MK_SHIFT_CONST(1)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SHIFT)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_RANGE                     1:1
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_WOFFSET                   0x0
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_PADCTL_DFT_0_PINSHORT_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_SDIO1CFGPADCTRL_0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0                   _MK_ADDR_CONST(0x8ec)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0x1318000)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf7f7f00c)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_SHIFT                     _MK_SHIFT_CONST(2)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_RANGE                     2:2
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_WOFFSET                   0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_HSM_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_SHIFT                   _MK_SHIFT_CONST(3)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_RANGE                   3:3
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_WOFFSET                 0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_DISABLE                 _MK_ENUM_CONST(0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_SCHMT_EN_ENABLE                  _MK_ENUM_CONST(1)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_RANGE                  18:12
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x18)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x7f, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_RANGE                  26:20
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0x13)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x7f)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_RANGE                     29:28
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0x3, APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_RANGE                     31:30
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SDIO1CFGPADCTRL_0_CFG2TMC_SDIO1CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2288 [0x8f0]

// Reserved address 2292 [0x8f4]

// Reserved address 2296 [0x8f8]

// Register APB_MISC_GP_DDCCFGPADCTRL_0
#define APB_MISC_GP_DDCCFGPADCTRL_0                     _MK_ADDR_CONST(0x8fc)
#define APB_MISC_GP_DDCCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_DDCCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xc160003c)
#define APB_MISC_GP_DDCCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DDCCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DDCCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DDCCFGPADCTRL_0_CFG2TMC_DDCCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_GMACFGPADCTRL_0
#define APB_MISC_GP_GMACFGPADCTRL_0                     _MK_ADDR_CONST(0x900)
#define APB_MISC_GP_GMACFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMACFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x1360040)
#define APB_MISC_GP_GMACFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f7c0cc)
#define APB_MISC_GP_GMACFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f7c0cc)
#define APB_MISC_GP_GMACFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f7c0cc)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_SHIFT                       _MK_SHIFT_CONST(6)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_RANGE                       7:6
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_WOFFSET                     0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_DRV_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x18)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x13)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMACFGPADCTRL_0_CFG2TMC_GMACFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2308 [0x904]

// Reserved address 2312 [0x908]

// Reserved address 2316 [0x90c]

// Register APB_MISC_GP_GMECFGPADCTRL_0
#define APB_MISC_GP_GMECFGPADCTRL_0                     _MK_ADDR_CONST(0x910)
#define APB_MISC_GP_GMECFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_GMECFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0724030)
#define APB_MISC_GP_GMECFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMECFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMECFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf0ffc03c)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(14)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_RANGE                      18:14
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(19)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_RANGE                      23:19
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_GMECFGPADCTRL_0_CFG2TMC_GMECFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2324 [0x914]

// Reserved address 2328 [0x918]

// Reserved address 2332 [0x91c]

// Register APB_MISC_GP_OWRCFGPADCTRL_0
#define APB_MISC_GP_OWRCFGPADCTRL_0                     _MK_ADDR_CONST(0x920)
#define APB_MISC_GP_OWRCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_OWRCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xc160003c)
#define APB_MISC_GP_OWRCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_OWRCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_OWRCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_OWRCFGPADCTRL_0_CFG2TMC_OWRCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2340 [0x924]

// Reserved address 2344 [0x928]

// Reserved address 2348 [0x92c]

// Reserved address 2352 [0x930]

// Reserved address 2356 [0x934]

// Register APB_MISC_GP_CECCFGPADCTRL_0
#define APB_MISC_GP_CECCFGPADCTRL_0                     _MK_ADDR_CONST(0x938)
#define APB_MISC_GP_CECCFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_CECCFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf1612030)
#define APB_MISC_GP_CECCFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CECCFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CECCFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x12)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x16)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CECCFGPADCTRL_0_CFG2TMC_CECCFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0                    _MK_ADDR_CONST(0x940)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_SECURE                     0x0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_WORD_COUNT                         0x1
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_FIELD                       _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_RANGE                       31:0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_WOFFSET                     0x0
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0_AVP_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x944)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0_CPU0_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x948)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0_CPU1_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x94c)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0_CPU2_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0                   _MK_ADDR_CONST(0x950)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_SECURE                    0x0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_WORD_COUNT                        0x1
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SHIFT)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_RANGE                     31:0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_WOFFSET                   0x0
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0_CPU3_TRANSACTOR_SCRATCH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 2388 [0x954]

// Reserved address 2392 [0x958]

// Reserved address 2396 [0x95c]

// Register APB_MISC_GP_L2EMU_ADDR_0
#define APB_MISC_GP_L2EMU_ADDR_0                        _MK_ADDR_CONST(0x960)
#define APB_MISC_GP_L2EMU_ADDR_0_SECURE                         0x0
#define APB_MISC_GP_L2EMU_ADDR_0_WORD_COUNT                     0x1
#define APB_MISC_GP_L2EMU_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_READ_MASK                      _MK_MASK_CONST(0x7fff)
#define APB_MISC_GP_L2EMU_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x7fff)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_FIELD                       _MK_FIELD_CONST(0x7fff, APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_SHIFT)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_RANGE                       14:0
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_WOFFSET                     0x0
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_ADDR_0_L2EMU_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_BE_0
#define APB_MISC_GP_L2EMU_BE_0                  _MK_ADDR_CONST(0x964)
#define APB_MISC_GP_L2EMU_BE_0_SECURE                   0x0
#define APB_MISC_GP_L2EMU_BE_0_WORD_COUNT                       0x1
#define APB_MISC_GP_L2EMU_BE_0_RESET_VAL                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_BE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_BE_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_SHIFT                   _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_FIELD                   _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_SHIFT)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_RANGE                   31:0
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_WOFFSET                 0x0
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_DEFAULT                 _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_DEFAULT_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_BE_0_L2EMU_BE_INIT_ENUM                       -1


// Register APB_MISC_GP_L2EMU_DATA0_0
#define APB_MISC_GP_L2EMU_DATA0_0                       _MK_ADDR_CONST(0x968)
#define APB_MISC_GP_L2EMU_DATA0_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA0_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_SHIFT)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA0_0_L2EMU_DATA0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA1_0
#define APB_MISC_GP_L2EMU_DATA1_0                       _MK_ADDR_CONST(0x96c)
#define APB_MISC_GP_L2EMU_DATA1_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA1_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_SHIFT)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA1_0_L2EMU_DATA1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA2_0
#define APB_MISC_GP_L2EMU_DATA2_0                       _MK_ADDR_CONST(0x970)
#define APB_MISC_GP_L2EMU_DATA2_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA2_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA2_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_SHIFT)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA2_0_L2EMU_DATA2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA3_0
#define APB_MISC_GP_L2EMU_DATA3_0                       _MK_ADDR_CONST(0x974)
#define APB_MISC_GP_L2EMU_DATA3_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA3_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA3_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_SHIFT)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA3_0_L2EMU_DATA3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA4_0
#define APB_MISC_GP_L2EMU_DATA4_0                       _MK_ADDR_CONST(0x978)
#define APB_MISC_GP_L2EMU_DATA4_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA4_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA4_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_SHIFT)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA4_0_L2EMU_DATA4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA5_0
#define APB_MISC_GP_L2EMU_DATA5_0                       _MK_ADDR_CONST(0x97c)
#define APB_MISC_GP_L2EMU_DATA5_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA5_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA5_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_SHIFT)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA5_0_L2EMU_DATA5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA6_0
#define APB_MISC_GP_L2EMU_DATA6_0                       _MK_ADDR_CONST(0x980)
#define APB_MISC_GP_L2EMU_DATA6_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA6_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA6_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_SHIFT)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA6_0_L2EMU_DATA6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_DATA7_0
#define APB_MISC_GP_L2EMU_DATA7_0                       _MK_ADDR_CONST(0x984)
#define APB_MISC_GP_L2EMU_DATA7_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_DATA7_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_DATA7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA7_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_FIELD                     _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_SHIFT)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_RANGE                     31:0
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_DATA7_0_L2EMU_DATA7_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_READ_0
#define APB_MISC_GP_L2EMU_READ_0                        _MK_ADDR_CONST(0x988)
#define APB_MISC_GP_L2EMU_READ_0_SECURE                         0x0
#define APB_MISC_GP_L2EMU_READ_0_WORD_COUNT                     0x1
#define APB_MISC_GP_L2EMU_READ_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_READ_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_L2EMU_READ_0_WRITE_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_SHIFT)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_RANGE                       0:0
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_WOFFSET                     0x0
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_READ_0_L2EMU_READ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_L2EMU_WRITE_0
#define APB_MISC_GP_L2EMU_WRITE_0                       _MK_ADDR_CONST(0x98c)
#define APB_MISC_GP_L2EMU_WRITE_0_SECURE                        0x0
#define APB_MISC_GP_L2EMU_WRITE_0_WORD_COUNT                    0x1
#define APB_MISC_GP_L2EMU_WRITE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_L2EMU_WRITE_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_SHIFT                     _MK_SHIFT_CONST(0)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_SHIFT)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_RANGE                     0:0
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_WOFFSET                   0x0
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_L2EMU_WRITE_0_L2EMU_WRITE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_ECO_SCRATCH0_0
#define APB_MISC_GP_ECO_SCRATCH0_0                      _MK_ADDR_CONST(0x990)
#define APB_MISC_GP_ECO_SCRATCH0_0_SECURE                       0x0
#define APB_MISC_GP_ECO_SCRATCH0_0_WORD_COUNT                   0x1
#define APB_MISC_GP_ECO_SCRATCH0_0_RESET_VAL                    _MK_MASK_CONST(0xffff0000)
#define APB_MISC_GP_ECO_SCRATCH0_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_FIELD                       _MK_FIELD_CONST(0xffffffff, APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SHIFT)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_RANGE                       31:0
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_WOFFSET                     0x0
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_DEFAULT                     _MK_MASK_CONST(0xffff0000)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_ECO_SCRATCH0_0_ECO_DATA_INIT_ENUM                   -65536


// Reserved address 2452 [0x994]

// Register APB_MISC_GP_DAP5CFGPADCTRL_0
#define APB_MISC_GP_DAP5CFGPADCTRL_0                    _MK_ADDR_CONST(0x998)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_DAP5CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf0503030)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_LPMD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_LPMD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_LPMD_SHIFT)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_LPMD_RANGE                 5:4
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_LPMD_WOFFSET                       0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_LPMD_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_LPMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_LPMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_LPMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0x5)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DAP5CFGPADCTRL_0_CFG2TMC_DAP5CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 2460 [0x99c]

// Register APB_MISC_GP_DMIC0CFGPADCTRL_0
#define APB_MISC_GP_DMIC0CFGPADCTRL_0                   _MK_ADDR_CONST(0x9a0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf0503030)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_HSM_EN_SHIFT                    _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_HSM_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_HSM_EN_RANGE                    2:2
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_HSM_EN_WOFFSET                  0x0
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_HSM_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_HSM_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_HSM_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_HSM_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_HSM_EN_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_HSM_EN_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_SCHMT_EN_SHIFT                  _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_SCHMT_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_SCHMT_EN_RANGE                  3:3
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_SCHMT_EN_WOFFSET                        0x0
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_SCHMT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_SCHMT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_SCHMT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_SCHMT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_SCHMT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_SCHMT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_LPMD_SHIFT                      _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_LPMD_FIELD                      _MK_FIELD_CONST(0x3, APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_LPMD_SHIFT)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_LPMD_RANGE                      5:4
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_LPMD_WOFFSET                    0x0
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_LPMD_DEFAULT                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_LPMD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_LPMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_LPMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_SHIFT                 _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_RANGE                 16:12
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_WOFFSET                       0x0
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_SHIFT                 _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_RANGE                 24:20
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_WOFFSET                       0x0
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_DEFAULT                       _MK_MASK_CONST(0x5)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_SLWR_SHIFT                    _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_SLWR_FIELD                    _MK_FIELD_CONST(0x3, APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_SLWR_RANGE                    29:28
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_SLWR_WOFFSET                  0x0
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_SLWR_DEFAULT                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_SLWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_SLWF_SHIFT                    _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_SLWF_FIELD                    _MK_FIELD_CONST(0x3, APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_SLWF_RANGE                    31:30
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_SLWF_WOFFSET                  0x0
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_SLWF_DEFAULT                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_SLWF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC0CFGPADCTRL_0_CFG2TMC_DMIC0_CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_DMIC1CFGPADCTRL_0
#define APB_MISC_GP_DMIC1CFGPADCTRL_0                   _MK_ADDR_CONST(0x9a4)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xf0503030)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_HSM_EN_SHIFT                    _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_HSM_EN_FIELD                    _MK_FIELD_CONST(0x1, APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_HSM_EN_RANGE                    2:2
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_HSM_EN_WOFFSET                  0x0
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_HSM_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_HSM_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_HSM_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_HSM_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_HSM_EN_DISABLE                  _MK_ENUM_CONST(0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_HSM_EN_ENABLE                   _MK_ENUM_CONST(1)

#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_SCHMT_EN_SHIFT                  _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_SCHMT_EN_FIELD                  _MK_FIELD_CONST(0x1, APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_SCHMT_EN_RANGE                  3:3
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_SCHMT_EN_WOFFSET                        0x0
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_SCHMT_EN_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_SCHMT_EN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_SCHMT_EN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_SCHMT_EN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_SCHMT_EN_DISABLE                        _MK_ENUM_CONST(0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_SCHMT_EN_ENABLE                 _MK_ENUM_CONST(1)

#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_LPMD_SHIFT                      _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_LPMD_FIELD                      _MK_FIELD_CONST(0x3, APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_LPMD_SHIFT)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_LPMD_RANGE                      5:4
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_LPMD_WOFFSET                    0x0
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_LPMD_DEFAULT                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_LPMD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_LPMD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_LPMD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_SHIFT                 _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_RANGE                 16:12
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_WOFFSET                       0x0
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_SHIFT                 _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_FIELD                 _MK_FIELD_CONST(0x1f, APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_RANGE                 24:20
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_WOFFSET                       0x0
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_DEFAULT                       _MK_MASK_CONST(0x5)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_DEFAULT_MASK                  _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_SLWR_SHIFT                    _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_SLWR_FIELD                    _MK_FIELD_CONST(0x3, APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_SLWR_RANGE                    29:28
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_SLWR_WOFFSET                  0x0
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_SLWR_DEFAULT                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_SLWR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_SLWF_SHIFT                    _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_SLWF_FIELD                    _MK_FIELD_CONST(0x3, APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_SLWF_RANGE                    31:30
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_SLWF_WOFFSET                  0x0
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_SLWF_DEFAULT                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_SLWF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DMIC1CFGPADCTRL_0_CFG2TMC_DMIC1_CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_AOCFG3PADCTRL_0
#define APB_MISC_GP_AOCFG3PADCTRL_0                     _MK_ADDR_CONST(0x9a8)
#define APB_MISC_GP_AOCFG3PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_AOCFG3PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_AOCFG3PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0x30009030)
#define APB_MISC_GP_AOCFG3PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0x3001f03c)
#define APB_MISC_GP_AOCFG3PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0x3001f03c)
#define APB_MISC_GP_AOCFG3PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0x3001f03c)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_SHIFT)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_SHIFT)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_LPMD_SHIFT)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_LPMD_RANGE                   5:4
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG3PADCTRL_0_CFG2TMC_AOCFG3_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_SPI2CFGPADCTRL_0
#define APB_MISC_GP_SPI2CFGPADCTRL_0                    _MK_ADDR_CONST(0x9ac)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_SPI2CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_SPI2CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf0e09030)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_LPMD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_LPMD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_LPMD_SHIFT)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_LPMD_RANGE                 5:4
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_LPMD_WOFFSET                       0x0
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_LPMD_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_LPMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_LPMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_LPMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x9)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0xe)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI2CFGPADCTRL_0_CFG2TMC_SPI2CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_AOCFG0PADCTRL_0
#define APB_MISC_GP_AOCFG0PADCTRL_0                     _MK_ADDR_CONST(0x9b0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_AOCFG0PADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0e09030)
#define APB_MISC_GP_AOCFG0PADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG0PADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG0PADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_SHIFT)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_SHIFT)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_LPMD_SHIFT)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_LPMD_RANGE                   5:4
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x9)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0xe)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_AOCFG0PADCTRL_0_CFG2TMC_AOCFG0_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 2484 [0x9b4]

// Register APB_MISC_GP_DCACFGPADCTRL_0
#define APB_MISC_GP_DCACFGPADCTRL_0                     _MK_ADDR_CONST(0x9b8)
#define APB_MISC_GP_DCACFGPADCTRL_0_SECURE                      0x0
#define APB_MISC_GP_DCACFGPADCTRL_0_WORD_COUNT                  0x1
#define APB_MISC_GP_DCACFGPADCTRL_0_RESET_VAL                   _MK_MASK_CONST(0xf0503030)
#define APB_MISC_GP_DCACFGPADCTRL_0_RESET_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DCACFGPADCTRL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DCACFGPADCTRL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DCACFGPADCTRL_0_READ_MASK                   _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DCACFGPADCTRL_0_WRITE_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_HSM_EN_SHIFT                 _MK_SHIFT_CONST(2)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_HSM_EN_FIELD                 _MK_FIELD_CONST(0x1, APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_HSM_EN_SHIFT)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_HSM_EN_RANGE                 2:2
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_HSM_EN_WOFFSET                       0x0
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_HSM_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_HSM_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_HSM_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_HSM_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_HSM_EN_DISABLE                       _MK_ENUM_CONST(0)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_HSM_EN_ENABLE                        _MK_ENUM_CONST(1)

#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_SCHMT_EN_SHIFT                       _MK_SHIFT_CONST(3)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_SCHMT_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_SCHMT_EN_RANGE                       3:3
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_SCHMT_EN_WOFFSET                     0x0
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_SCHMT_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_SCHMT_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_SCHMT_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_SCHMT_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_SCHMT_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_SCHMT_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_LPMD_SHIFT                   _MK_SHIFT_CONST(4)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_LPMD_FIELD                   _MK_FIELD_CONST(0x3, APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_LPMD_SHIFT)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_LPMD_RANGE                   5:4
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_LPMD_WOFFSET                 0x0
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_LPMD_DEFAULT                 _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_LPMD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_LPMD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_LPMD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_SHIFT                      _MK_SHIFT_CONST(12)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_RANGE                      16:12
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_WOFFSET                    0x0
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_DEFAULT                    _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_SHIFT                      _MK_SHIFT_CONST(20)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_FIELD                      _MK_FIELD_CONST(0x1f, APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_RANGE                      24:20
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_WOFFSET                    0x0
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_DEFAULT                    _MK_MASK_CONST(0x5)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_DEFAULT_MASK                       _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_SLWR_SHIFT                 _MK_SHIFT_CONST(28)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_SLWR_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_SLWR_RANGE                 29:28
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_SLWR_WOFFSET                       0x0
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_SLWR_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_SLWR_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_SLWR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_SLWF_SHIFT                 _MK_SHIFT_CONST(30)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_SLWF_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_SLWF_RANGE                 31:30
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_SLWF_WOFFSET                       0x0
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_SLWF_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_SLWF_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_SLWF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_DCACFGPADCTRL_0_CFG2TMC_DCACFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_SPI3CFGPADCTRL_0
#define APB_MISC_GP_SPI3CFGPADCTRL_0                    _MK_ADDR_CONST(0x9bc)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_SECURE                     0x0
#define APB_MISC_GP_SPI3CFGPADCTRL_0_WORD_COUNT                         0x1
#define APB_MISC_GP_SPI3CFGPADCTRL_0_RESET_VAL                  _MK_MASK_CONST(0xf0e09030)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_RESET_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_READ_MASK                  _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_WRITE_MASK                         _MK_MASK_CONST(0xf1f1f03c)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_HSM_EN_SHIFT                       _MK_SHIFT_CONST(2)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_HSM_EN_FIELD                       _MK_FIELD_CONST(0x1, APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_HSM_EN_SHIFT)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_HSM_EN_RANGE                       2:2
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_HSM_EN_WOFFSET                     0x0
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_HSM_EN_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_HSM_EN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_HSM_EN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_HSM_EN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_HSM_EN_DISABLE                     _MK_ENUM_CONST(0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_HSM_EN_ENABLE                      _MK_ENUM_CONST(1)

#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_SCHMT_EN_SHIFT                     _MK_SHIFT_CONST(3)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_SCHMT_EN_FIELD                     _MK_FIELD_CONST(0x1, APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_SCHMT_EN_SHIFT)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_SCHMT_EN_RANGE                     3:3
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_SCHMT_EN_WOFFSET                   0x0
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_SCHMT_EN_DEFAULT                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_SCHMT_EN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_SCHMT_EN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_SCHMT_EN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_SCHMT_EN_DISABLE                   _MK_ENUM_CONST(0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_SCHMT_EN_ENABLE                    _MK_ENUM_CONST(1)

#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_LPMD_SHIFT                 _MK_SHIFT_CONST(4)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_LPMD_FIELD                 _MK_FIELD_CONST(0x3, APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_LPMD_SHIFT)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_LPMD_RANGE                 5:4
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_LPMD_WOFFSET                       0x0
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_LPMD_DEFAULT                       _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_LPMD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_LPMD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_LPMD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_SHIFT                    _MK_SHIFT_CONST(12)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_RANGE                    16:12
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_WOFFSET                  0x0
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_DEFAULT                  _MK_MASK_CONST(0x9)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_SHIFT                    _MK_SHIFT_CONST(20)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_FIELD                    _MK_FIELD_CONST(0x1f, APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_RANGE                    24:20
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_WOFFSET                  0x0
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_DEFAULT                  _MK_MASK_CONST(0xe)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_SLWR_SHIFT                       _MK_SHIFT_CONST(28)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_SLWR_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_SLWR_RANGE                       29:28
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_SLWR_WOFFSET                     0x0
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_SLWR_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_SLWR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_SLWF_SHIFT                       _MK_SHIFT_CONST(30)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_SLWF_FIELD                       _MK_FIELD_CONST(0x3, APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_SLWF_RANGE                       31:30
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_SLWF_WOFFSET                     0x0
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_SLWF_DEFAULT                     _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_SLWF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define APB_MISC_GP_SPI3CFGPADCTRL_0_CFG2TMC_SPI3CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register APB_MISC_GP_UART1CFGPADCTRL_0
#define APB_MISC_GP_UART1CFGPADCTRL_0                   _MK_ADDR_CONST(0x9c0)
#define APB_MISC_GP_UART1CFGPADCTRL_0_SECURE                    0x0
#define APB_MISC_GP_UART1CFGPADCTRL_0_WORD_COUNT                        0x1
#define APB_MISC_GP_UART1CFGPADCTRL_0_RESET_VAL                         _MK_MASK_CONST(0xcdc9)
#define APB_MISC_GP_UART1CFGPADCTRL_0_RESET_MASK                        _MK_MASK_CONST(0x7ffff)
#define APB_MISC_GP_UART1CFGPADCTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART1CFGPADCTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART1CFGPADCTRL_0_READ_MASK                         _MK_MASK_CONST(0x7ffff)
#define APB_MISC_GP_UART1CFGPADCTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x7ffff)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_SHIFT                  _MK_SHIFT_CONST(0)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_SHIFT)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_RANGE                  4:0
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_WOFFSET                        0x0
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_DEFAULT                        _MK_MASK_CONST(0x9)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_SHIFT                  _MK_SHIFT_CONST(5)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_FIELD                  _MK_FIELD_CONST(0x1f, APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_SHIFT)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_RANGE                  9:5
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_WOFFSET                        0x0
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_DEFAULT                        _MK_MASK_CONST(0xe)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_SLWR_SHIFT                     _MK_SHIFT_CONST(10)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_SLWR_FIELD                     _MK_FIELD_CONST(0xf, APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_SLWR_SHIFT)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_SLWR_RANGE                     13:10
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_SLWR_WOFFSET                   0x0
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_SLWR_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_SLWR_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_SLWR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVDN_SLWR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_SLWF_SHIFT                     _MK_SHIFT_CONST(14)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_SLWF_FIELD                     _MK_FIELD_CONST(0xf, APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_SLWF_SHIFT)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_SLWF_RANGE                     17:14
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_SLWF_WOFFSET                   0x0
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_SLWF_DEFAULT                   _MK_MASK_CONST(0x3)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_SLWF_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_SLWF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_CAL_DRVUP_SLWF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_E_PREEMP_SHIFT                   _MK_SHIFT_CONST(18)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_E_PREEMP_FIELD                   _MK_FIELD_CONST(0x1, APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_E_PREEMP_SHIFT)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_E_PREEMP_RANGE                   18:18
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_E_PREEMP_WOFFSET                 0x0
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_E_PREEMP_DEFAULT                 _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_E_PREEMP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_E_PREEMP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define APB_MISC_GP_UART1CFGPADCTRL_0_CFG2TMC_UART1CFG_E_PREEMP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 12288 [0x3000]

// Reserved address 12292 [0x3004]

// Reserved address 12296 [0x3008]

// Reserved address 12300 [0x300c]

// Reserved address 12304 [0x3010]

// Reserved address 12308 [0x3014]

// Reserved address 12312 [0x3018]

// Reserved address 12316 [0x301c]

// Reserved address 12320 [0x3020]

// Reserved address 12324 [0x3024]

// Reserved address 12328 [0x3028]

// Reserved address 12332 [0x302c]

// Reserved address 12336 [0x3030]

// Reserved address 12340 [0x3034]

// Reserved address 12344 [0x3038]

// Reserved address 12348 [0x303c]

// Reserved address 12352 [0x3040]

// Reserved address 12356 [0x3044]

// Register PINMUX_AUX_SDMMC1_CLK_0
#define PINMUX_AUX_SDMMC1_CLK_0                 _MK_ADDR_CONST(0x3048)
#define PINMUX_AUX_SDMMC1_CLK_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC1_CLK_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC1_CLK_0_RESET_VAL                       _MK_MASK_CONST(0x34)
#define PINMUX_AUX_SDMMC1_CLK_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CLK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CLK_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CLK_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC1_CLK_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC1_CLK_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_INIT_ENUM                    SDMMC1
#define PINMUX_AUX_SDMMC1_CLK_0_PM_SDMMC1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_TRACE                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CLK_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CLK_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CLK_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_CMD_0
#define PINMUX_AUX_SDMMC1_CMD_0                 _MK_ADDR_CONST(0x304c)
#define PINMUX_AUX_SDMMC1_CMD_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC1_CMD_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC1_CMD_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_CMD_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CMD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CMD_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CMD_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC1_CMD_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC1_CMD_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_INIT_ENUM                    SDMMC1
#define PINMUX_AUX_SDMMC1_CMD_0_PM_SDMMC1                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_TRACE                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CMD_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_CMD_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_CMD_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_CMD_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_CMD_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_DAT3_0
#define PINMUX_AUX_SDMMC1_DAT3_0                        _MK_ADDR_CONST(0x3050)
#define PINMUX_AUX_SDMMC1_DAT3_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT3_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_DAT3_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT3_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT3_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_INIT_ENUM                   SDMMC1
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_TRACE                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT3_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT3_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_DAT2_0
#define PINMUX_AUX_SDMMC1_DAT2_0                        _MK_ADDR_CONST(0x3054)
#define PINMUX_AUX_SDMMC1_DAT2_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT2_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_DAT2_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT2_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT2_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_INIT_ENUM                   SDMMC1
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_TRACE                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT2_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT2_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_DAT1_0
#define PINMUX_AUX_SDMMC1_DAT1_0                        _MK_ADDR_CONST(0x3058)
#define PINMUX_AUX_SDMMC1_DAT1_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT1_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_DAT1_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT1_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT1_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_INIT_ENUM                   SDMMC1
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_TRACE                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT1_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT1_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC1_DAT0_0
#define PINMUX_AUX_SDMMC1_DAT0_0                        _MK_ADDR_CONST(0x305c)
#define PINMUX_AUX_SDMMC1_DAT0_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC1_DAT0_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC1_DAT0_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT0_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT0_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_INIT_ENUM                   SDMMC1
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_SDMMC1                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_TRACE                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC1_DAT0_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC1_DAT0_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Reserved address 12384 [0x3060]

// Reserved address 12388 [0x3064]

// Reserved address 12392 [0x3068]

// Reserved address 12396 [0x306c]

// Reserved address 12400 [0x3070]

// Reserved address 12404 [0x3074]

// Reserved address 12408 [0x3078]

// Reserved address 12412 [0x307c]

// Reserved address 12416 [0x3080]

// Reserved address 12420 [0x3084]

// Reserved address 12424 [0x3088]

// Reserved address 12428 [0x308c]

// Reserved address 12432 [0x3090]

// Reserved address 12436 [0x3094]

// Reserved address 12440 [0x3098]

// Reserved address 12444 [0x309c]

// Reserved address 12448 [0x30a0]

// Reserved address 12452 [0x30a4]

// Reserved address 12456 [0x30a8]

// Reserved address 12460 [0x30ac]

// Reserved address 12464 [0x30b0]

// Reserved address 12468 [0x30b4]

// Reserved address 12472 [0x30b8]

// Reserved address 12476 [0x30bc]

// Reserved address 12480 [0x30c0]

// Reserved address 12484 [0x30c4]

// Reserved address 12488 [0x30c8]

// Reserved address 12492 [0x30cc]

// Reserved address 12496 [0x30d0]

// Reserved address 12500 [0x30d4]

// Reserved address 12504 [0x30d8]

// Reserved address 12508 [0x30dc]

// Reserved address 12512 [0x30e0]

// Reserved address 12516 [0x30e4]

// Reserved address 12520 [0x30e8]

// Reserved address 12524 [0x30ec]

// Reserved address 12528 [0x30f0]

// Reserved address 12532 [0x30f4]

// Reserved address 12536 [0x30f8]

// Reserved address 12540 [0x30fc]

// Reserved address 12544 [0x3100]

// Reserved address 12548 [0x3104]

// Reserved address 12552 [0x3108]

// Reserved address 12556 [0x310c]

// Reserved address 12560 [0x3110]

// Register PINMUX_AUX_DDC_SCL_0
#define PINMUX_AUX_DDC_SCL_0                    _MK_ADDR_CONST(0x3114)
#define PINMUX_AUX_DDC_SCL_0_SECURE                     0x0
#define PINMUX_AUX_DDC_SCL_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DDC_SCL_0_RESET_VAL                  _MK_MASK_CONST(0x230)
#define PINMUX_AUX_DDC_SCL_0_RESET_MASK                         _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_DDC_SCL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_READ_MASK                  _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_DDC_SCL_0_WRITE_MASK                         _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_DDC_SCL_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DDC_SCL_0_PM_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_PM_RANGE                   1:0
#define PINMUX_AUX_DDC_SCL_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DDC_SCL_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDC_SCL_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PM_INIT_ENUM                       I2C4
#define PINMUX_AUX_DDC_SCL_0_PM_I2C4                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDC_SCL_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDC_SCL_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDC_SCL_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DDC_SCL_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DDC_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DDC_SCL_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DDC_SCL_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDC_SCL_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_DDC_SCL_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDC_SCL_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDC_SCL_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDC_SCL_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SCL_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SCL_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DDC_SCL_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DDC_SCL_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DDC_SCL_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DDC_SCL_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SCL_0_RCV_SEL_SHIFT)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_RANGE                      9:9
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_WOFFSET                    0x0
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SCL_0_RCV_SEL_HIGH                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DDC_SDA_0
#define PINMUX_AUX_DDC_SDA_0                    _MK_ADDR_CONST(0x3118)
#define PINMUX_AUX_DDC_SDA_0_SECURE                     0x0
#define PINMUX_AUX_DDC_SDA_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DDC_SDA_0_RESET_VAL                  _MK_MASK_CONST(0x230)
#define PINMUX_AUX_DDC_SDA_0_RESET_MASK                         _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_DDC_SDA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_READ_MASK                  _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_DDC_SDA_0_WRITE_MASK                         _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_DDC_SDA_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DDC_SDA_0_PM_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_PM_RANGE                   1:0
#define PINMUX_AUX_DDC_SDA_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DDC_SDA_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDC_SDA_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PM_INIT_ENUM                       I2C4
#define PINMUX_AUX_DDC_SDA_0_PM_I2C4                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDC_SDA_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDC_SDA_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDC_SDA_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DDC_SDA_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DDC_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DDC_SDA_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DDC_SDA_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDC_SDA_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_PUPD_INIT_ENUM                     NORMAL
#define PINMUX_AUX_DDC_SDA_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDC_SDA_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDC_SDA_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDC_SDA_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SDA_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SDA_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DDC_SDA_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DDC_SDA_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DDC_SDA_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DDC_SDA_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_SHIFT                      _MK_SHIFT_CONST(9)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDC_SDA_0_RCV_SEL_SHIFT)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_RANGE                      9:9
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_WOFFSET                    0x0
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDC_SDA_0_RCV_SEL_HIGH                       _MK_ENUM_CONST(1)


// Reserved address 12572 [0x311c]

// Reserved address 12576 [0x3120]

// Reserved address 12580 [0x3124]

// Reserved address 12584 [0x3128]

// Reserved address 12588 [0x312c]

// Reserved address 12592 [0x3130]

// Reserved address 12596 [0x3134]

// Reserved address 12600 [0x3138]

// Reserved address 12604 [0x313c]

// Reserved address 12608 [0x3140]

// Reserved address 12612 [0x3144]

// Reserved address 12616 [0x3148]

// Reserved address 12620 [0x314c]

// Reserved address 12624 [0x3150]

// Reserved address 12628 [0x3154]

// Reserved address 12632 [0x3158]

// Reserved address 12636 [0x315c]

// Reserved address 12640 [0x3160]

// Register PINMUX_AUX_UART2_RXD_0
#define PINMUX_AUX_UART2_RXD_0                  _MK_ADDR_CONST(0x3164)
#define PINMUX_AUX_UART2_RXD_0_SECURE                   0x0
#define PINMUX_AUX_UART2_RXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART2_RXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART2_RXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RXD_0_PM_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART2_RXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART2_RXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PM_INIT_ENUM                     UARTB
#define PINMUX_AUX_UART2_RXD_0_PM_UARTB                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_PM_I2S3                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RXD_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RXD_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_RXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART2_RXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART2_RXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART2_RXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART2_RXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_RXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_RXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART2_RXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART2_RXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART2_RXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_TXD_0
#define PINMUX_AUX_UART2_TXD_0                  _MK_ADDR_CONST(0x3168)
#define PINMUX_AUX_UART2_TXD_0_SECURE                   0x0
#define PINMUX_AUX_UART2_TXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART2_TXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART2_TXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_TXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_TXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_TXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_TXD_0_PM_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART2_TXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART2_TXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_TXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PM_INIT_ENUM                     UARTB
#define PINMUX_AUX_UART2_TXD_0_PM_UARTB                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_PM_I2S3                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_TXD_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_TXD_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_TXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_TXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_TXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART2_TXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART2_TXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART2_TXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_TXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART2_TXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_TXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_TXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_TXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_TXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_TXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_TXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_TXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_TXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART2_TXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART2_TXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_TXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_TXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART2_TXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_TXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_RTS_N_0
#define PINMUX_AUX_UART2_RTS_N_0                        _MK_ADDR_CONST(0x316c)
#define PINMUX_AUX_UART2_RTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART2_RTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART2_RTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART2_RTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_RTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART2_RTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART2_RTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_INIT_ENUM                   UARTB
#define PINMUX_AUX_UART2_RTS_N_0_PM_UARTB                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_PM_I2S3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RTS_N_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RTS_N_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_RTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_RTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_RTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_RTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_RTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART2_CTS_N_0
#define PINMUX_AUX_UART2_CTS_N_0                        _MK_ADDR_CONST(0x3170)
#define PINMUX_AUX_UART2_CTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART2_CTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART2_CTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART2_CTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_CTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_CTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART2_CTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_CTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART2_CTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART2_CTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_CTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_INIT_ENUM                   UARTB
#define PINMUX_AUX_UART2_CTS_N_0_PM_UARTB                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_PM_I2S3                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_CTS_N_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_CTS_N_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_CTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART2_CTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART2_CTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART2_CTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART2_CTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART2_CTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_TXD_0
#define PINMUX_AUX_UART3_TXD_0                  _MK_ADDR_CONST(0x3174)
#define PINMUX_AUX_UART3_TXD_0_SECURE                   0x0
#define PINMUX_AUX_UART3_TXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART3_TXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART3_TXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_TXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_TXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_TXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_TXD_0_PM_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART3_TXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART3_TXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_TXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PM_INIT_ENUM                     UARTC
#define PINMUX_AUX_UART3_TXD_0_PM_UARTC                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_PM_SPI2                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_TXD_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_TXD_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_TXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_TXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_TXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART3_TXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART3_TXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART3_TXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_TXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART3_TXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_TXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_TXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_TXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_TXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_TXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_TXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_TXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_TXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART3_TXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART3_TXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_TXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_TXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART3_TXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_TXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_RXD_0
#define PINMUX_AUX_UART3_RXD_0                  _MK_ADDR_CONST(0x3178)
#define PINMUX_AUX_UART3_RXD_0_SECURE                   0x0
#define PINMUX_AUX_UART3_RXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART3_RXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART3_RXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RXD_0_PM_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART3_RXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART3_RXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PM_INIT_ENUM                     UARTC
#define PINMUX_AUX_UART3_RXD_0_PM_UARTC                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_PM_SPI2                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RXD_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RXD_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_RXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART3_RXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART3_RXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART3_RXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART3_RXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_RXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_RXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART3_RXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART3_RXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART3_RXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_CTS_N_0
#define PINMUX_AUX_UART3_CTS_N_0                        _MK_ADDR_CONST(0x317c)
#define PINMUX_AUX_UART3_CTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART3_CTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART3_CTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART3_CTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_CTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_CTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_CTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_CTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART3_CTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART3_CTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_CTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_INIT_ENUM                   UARTC
#define PINMUX_AUX_UART3_CTS_N_0_PM_UARTC                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_PM_SPI2                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_CTS_N_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_CTS_N_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_CTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_CTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_CTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_CTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_CTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_CTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART3_RTS_N_0
#define PINMUX_AUX_UART3_RTS_N_0                        _MK_ADDR_CONST(0x3180)
#define PINMUX_AUX_UART3_RTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART3_RTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART3_RTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART3_RTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART3_RTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART3_RTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART3_RTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_INIT_ENUM                   UARTC
#define PINMUX_AUX_UART3_RTS_N_0_PM_UARTC                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_PM_SPI2                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RTS_N_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RTS_N_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART3_RTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART3_RTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART3_RTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART3_RTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART3_RTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Reserved address 12676 [0x3184]

// Reserved address 12680 [0x3188]

// Reserved address 12684 [0x318c]

// Reserved address 12688 [0x3190]

// Reserved address 12692 [0x3194]

// Reserved address 12696 [0x3198]

// Reserved address 12700 [0x319c]

// Reserved address 12704 [0x31a0]

// Reserved address 12708 [0x31a4]

// Reserved address 12712 [0x31a8]

// Reserved address 12716 [0x31ac]

// Reserved address 12720 [0x31b0]

// Reserved address 12724 [0x31b4]

// Reserved address 12728 [0x31b8]

// Reserved address 12732 [0x31bc]

// Reserved address 12736 [0x31c0]

// Reserved address 12740 [0x31c4]

// Reserved address 12744 [0x31c8]

// Reserved address 12748 [0x31cc]

// Reserved address 12752 [0x31d0]

// Reserved address 12756 [0x31d4]

// Reserved address 12760 [0x31d8]

// Reserved address 12764 [0x31dc]

// Reserved address 12768 [0x31e0]

// Reserved address 12772 [0x31e4]

// Reserved address 12776 [0x31e8]

// Reserved address 12780 [0x31ec]

// Reserved address 12784 [0x31f0]

// Reserved address 12788 [0x31f4]

// Reserved address 12792 [0x31f8]

// Reserved address 12796 [0x31fc]

// Reserved address 12800 [0x3200]

// Reserved address 12804 [0x3204]

// Reserved address 12808 [0x3208]

// Reserved address 12812 [0x320c]

// Reserved address 12816 [0x3210]

// Reserved address 12820 [0x3214]

// Reserved address 12824 [0x3218]

// Reserved address 12828 [0x321c]

// Reserved address 12832 [0x3220]

// Reserved address 12836 [0x3224]

// Reserved address 12840 [0x3228]

// Reserved address 12844 [0x322c]

// Reserved address 12848 [0x3230]

// Reserved address 12852 [0x3234]

// Reserved address 12856 [0x3238]

// Reserved address 12860 [0x323c]

// Reserved address 12864 [0x3240]

// Reserved address 12868 [0x3244]

// Reserved address 12872 [0x3248]

// Reserved address 12876 [0x324c]

// Register PINMUX_AUX_GEN2_I2C_SCL_0
#define PINMUX_AUX_GEN2_I2C_SCL_0                       _MK_ADDR_CONST(0x3250)
#define PINMUX_AUX_GEN2_I2C_SCL_0_SECURE                        0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN2_I2C_SCL_0_RESET_VAL                     _MK_MASK_CONST(0x70)
#define PINMUX_AUX_GEN2_I2C_SCL_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SCL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SCL_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN2_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_INIT_ENUM                  I2C2
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_I2C2                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_UARTD                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SCL_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SCL_0_OD_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_RANGE                      6:6
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_WOFFSET                    0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SCL_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GEN2_I2C_SDA_0
#define PINMUX_AUX_GEN2_I2C_SDA_0                       _MK_ADDR_CONST(0x3254)
#define PINMUX_AUX_GEN2_I2C_SDA_0_SECURE                        0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_WORD_COUNT                    0x1
#define PINMUX_AUX_GEN2_I2C_SDA_0_RESET_VAL                     _MK_MASK_CONST(0x70)
#define PINMUX_AUX_GEN2_I2C_SDA_0_RESET_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SDA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_READ_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SDA_0_WRITE_MASK                    _MK_MASK_CONST(0xff)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN2_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_RANGE                      1:0
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_INIT_ENUM                  I2C2
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_I2C2                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_UARTD                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_INIT_ENUM                        NORMAL
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GEN2_I2C_SDA_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_SHIFT                      _MK_SHIFT_CONST(6)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SDA_0_OD_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_RANGE                      6:6
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_WOFFSET                    0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_INIT_ENUM                  ENABLE
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_OD_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GEN2_I2C_SDA_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_CLK_0
#define PINMUX_AUX_SDMMC4_CLK_0                 _MK_ADDR_CONST(0x3258)
#define PINMUX_AUX_SDMMC4_CLK_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC4_CLK_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC4_CLK_0_RESET_VAL                       _MK_MASK_CONST(0x134)
#define PINMUX_AUX_SDMMC4_CLK_0_RESET_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CLK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_READ_MASK                       _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CLK_0_WRITE_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_CLK_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC4_CLK_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC4_CLK_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_INIT_ENUM                    SDMMC4
#define PINMUX_AUX_SDMMC4_CLK_0_PM_SDMMC4                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_CLK_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_CLK_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_RANGE                  8:8
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_INIT_ENUM                      IORESET
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CLK_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_CMD_0
#define PINMUX_AUX_SDMMC4_CMD_0                 _MK_ADDR_CONST(0x325c)
#define PINMUX_AUX_SDMMC4_CMD_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC4_CMD_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC4_CMD_0_RESET_VAL                       _MK_MASK_CONST(0x138)
#define PINMUX_AUX_SDMMC4_CMD_0_RESET_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CMD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_READ_MASK                       _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CMD_0_WRITE_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_CMD_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC4_CMD_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC4_CMD_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_INIT_ENUM                    SDMMC4
#define PINMUX_AUX_SDMMC4_CMD_0_PM_SDMMC4                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_CMD_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_CMD_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_CMD_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CMD_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_SHIFT                  _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_RANGE                  8:8
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_INIT_ENUM                      IORESET
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_CMD_0_IO_RESET_IORESET                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT0_0
#define PINMUX_AUX_SDMMC4_DAT0_0                        _MK_ADDR_CONST(0x3260)
#define PINMUX_AUX_SDMMC4_DAT0_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT0_0_RESET_VAL                      _MK_MASK_CONST(0x138)
#define PINMUX_AUX_SDMMC4_DAT0_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT0_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT0_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_INIT_ENUM                   SDMMC4
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT0_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT0_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT0_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT0_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT0_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT1_0
#define PINMUX_AUX_SDMMC4_DAT1_0                        _MK_ADDR_CONST(0x3264)
#define PINMUX_AUX_SDMMC4_DAT1_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT1_0_RESET_VAL                      _MK_MASK_CONST(0x138)
#define PINMUX_AUX_SDMMC4_DAT1_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT1_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT1_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_INIT_ENUM                   SDMMC4
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT1_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT1_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT1_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT1_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT1_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT2_0
#define PINMUX_AUX_SDMMC4_DAT2_0                        _MK_ADDR_CONST(0x3268)
#define PINMUX_AUX_SDMMC4_DAT2_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT2_0_RESET_VAL                      _MK_MASK_CONST(0x138)
#define PINMUX_AUX_SDMMC4_DAT2_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT2_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT2_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_INIT_ENUM                   SDMMC4
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT2_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT2_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT2_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT2_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT2_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT3_0
#define PINMUX_AUX_SDMMC4_DAT3_0                        _MK_ADDR_CONST(0x326c)
#define PINMUX_AUX_SDMMC4_DAT3_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT3_0_RESET_VAL                      _MK_MASK_CONST(0x138)
#define PINMUX_AUX_SDMMC4_DAT3_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT3_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT3_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_INIT_ENUM                   SDMMC4
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT3_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT3_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT3_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT3_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT3_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT4_0
#define PINMUX_AUX_SDMMC4_DAT4_0                        _MK_ADDR_CONST(0x3270)
#define PINMUX_AUX_SDMMC4_DAT4_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT4_0_RESET_VAL                      _MK_MASK_CONST(0x138)
#define PINMUX_AUX_SDMMC4_DAT4_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT4_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT4_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT4_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_INIT_ENUM                   SDMMC4
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT4_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT4_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT4_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT4_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT4_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT5_0
#define PINMUX_AUX_SDMMC4_DAT5_0                        _MK_ADDR_CONST(0x3274)
#define PINMUX_AUX_SDMMC4_DAT5_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT5_0_RESET_VAL                      _MK_MASK_CONST(0x138)
#define PINMUX_AUX_SDMMC4_DAT5_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT5_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT5_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT5_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_INIT_ENUM                   SDMMC4
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT5_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT5_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT5_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT5_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT5_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT6_0
#define PINMUX_AUX_SDMMC4_DAT6_0                        _MK_ADDR_CONST(0x3278)
#define PINMUX_AUX_SDMMC4_DAT6_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT6_0_RESET_VAL                      _MK_MASK_CONST(0x138)
#define PINMUX_AUX_SDMMC4_DAT6_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT6_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT6_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT6_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_INIT_ENUM                   SDMMC4
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT6_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT6_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT6_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT6_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT6_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC4_DAT7_0
#define PINMUX_AUX_SDMMC4_DAT7_0                        _MK_ADDR_CONST(0x327c)
#define PINMUX_AUX_SDMMC4_DAT7_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC4_DAT7_0_RESET_VAL                      _MK_MASK_CONST(0x138)
#define PINMUX_AUX_SDMMC4_DAT7_0_RESET_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT7_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_READ_MASK                      _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT7_0_WRITE_MASK                     _MK_MASK_CONST(0x1bf)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT7_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_INIT_ENUM                   SDMMC4
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_SDMMC4                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT7_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC4_DAT7_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC4_DAT7_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT7_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_SHIFT                 _MK_SHIFT_CONST(8)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_SHIFT)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_RANGE                 8:8
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_INIT_ENUM                     IORESET
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC4_DAT7_0_IO_RESET_IORESET                       _MK_ENUM_CONST(1)


// Reserved address 12928 [0x3280]

// Reserved address 12932 [0x3284]

// Reserved address 12936 [0x3288]

// Reserved address 12940 [0x328c]

// Register PINMUX_AUX_CAM_I2C_SCL_0
#define PINMUX_AUX_CAM_I2C_SCL_0                        _MK_ADDR_CONST(0x3290)
#define PINMUX_AUX_CAM_I2C_SCL_0_SECURE                         0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_WORD_COUNT                     0x1
#define PINMUX_AUX_CAM_I2C_SCL_0_RESET_VAL                      _MK_MASK_CONST(0x70)
#define PINMUX_AUX_CAM_I2C_SCL_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SCL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SCL_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_RANGE                       1:0
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_INIT_ENUM                   I2C3
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_I2C3                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SCL_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SCL_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_OD_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_OD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_RANGE                       6:6
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_INIT_ENUM                   ENABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SCL_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CAM_I2C_SDA_0
#define PINMUX_AUX_CAM_I2C_SDA_0                        _MK_ADDR_CONST(0x3294)
#define PINMUX_AUX_CAM_I2C_SDA_0_SECURE                         0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_WORD_COUNT                     0x1
#define PINMUX_AUX_CAM_I2C_SDA_0_RESET_VAL                      _MK_MASK_CONST(0x70)
#define PINMUX_AUX_CAM_I2C_SDA_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SDA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SDA_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_RANGE                       1:0
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_INIT_ENUM                   I2C3
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_I2C3                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SDA_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM_I2C_SDA_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_OD_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_OD_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_RANGE                       6:6
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_WOFFSET                     0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_INIT_ENUM                   ENABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM_I2C_SDA_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Reserved address 12952 [0x3298]

// Reserved address 12956 [0x329c]

// Reserved address 12960 [0x32a0]

// Reserved address 12964 [0x32a4]

// Reserved address 12968 [0x32a8]

// Reserved address 12972 [0x32ac]

// Register PINMUX_AUX_JTAG_RTCK_0
#define PINMUX_AUX_JTAG_RTCK_0                  _MK_ADDR_CONST(0x32b0)
#define PINMUX_AUX_JTAG_RTCK_0_SECURE                   0x0
#define PINMUX_AUX_JTAG_RTCK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_JTAG_RTCK_0_RESET_VAL                        _MK_MASK_CONST(0x28)
#define PINMUX_AUX_JTAG_RTCK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_JTAG_RTCK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_JTAG_RTCK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_JTAG_RTCK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_JTAG_RTCK_0_PM_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_PM_RANGE                 1:0
#define PINMUX_AUX_JTAG_RTCK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_JTAG_RTCK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_JTAG_RTCK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_INIT_ENUM                     RTCK
#define PINMUX_AUX_JTAG_RTCK_0_PM_RTCK                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_JTAG_RTCK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_JTAG_RTCK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_JTAG_RTCK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_JTAG_RTCK_0_PUPD_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_JTAG_RTCK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_JTAG_RTCK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_INIT_ENUM                       NORMAL
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_JTAG_RTCK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_JTAG_RTCK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_JTAG_RTCK_0_LOCK_SHIFT)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_JTAG_RTCK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PWR_I2C_SCL_0
#define PINMUX_AUX_PWR_I2C_SCL_0                        _MK_ADDR_CONST(0x32b4)
#define PINMUX_AUX_PWR_I2C_SCL_0_SECURE                         0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_WORD_COUNT                     0x1
#define PINMUX_AUX_PWR_I2C_SCL_0_RESET_VAL                      _MK_MASK_CONST(0x70)
#define PINMUX_AUX_PWR_I2C_SCL_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SCL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SCL_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SCL_0_PM_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RANGE                       1:0
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_INIT_ENUM                   I2CPWR
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_I2CPWR                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SCL_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SCL_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_OD_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_OD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_RANGE                       6:6
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_INIT_ENUM                   ENABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SCL_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PWR_I2C_SDA_0
#define PINMUX_AUX_PWR_I2C_SDA_0                        _MK_ADDR_CONST(0x32b8)
#define PINMUX_AUX_PWR_I2C_SDA_0_SECURE                         0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_WORD_COUNT                     0x1
#define PINMUX_AUX_PWR_I2C_SDA_0_RESET_VAL                      _MK_MASK_CONST(0x70)
#define PINMUX_AUX_PWR_I2C_SDA_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SDA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SDA_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SDA_0_PM_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RANGE                       1:0
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_INIT_ENUM                   I2CPWR
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_I2CPWR                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SDA_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_I2C_SDA_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_OD_SHIFT                       _MK_SHIFT_CONST(6)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_OD_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_RANGE                       6:6
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_WOFFSET                     0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_INIT_ENUM                   ENABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_OD_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_I2C_SDA_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW0_0
#define PINMUX_AUX_KB_ROW0_0                    _MK_ADDR_CONST(0x32bc)
#define PINMUX_AUX_KB_ROW0_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW0_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW0_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW0_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW0_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW0_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW0_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW0_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW0_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW0_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_ROW0_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW0_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW0_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW0_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW0_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW0_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW0_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW0_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW0_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW0_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW0_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW0_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW0_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW0_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW0_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW0_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW0_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW0_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW0_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW0_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW0_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW0_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW0_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW0_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW1_0
#define PINMUX_AUX_KB_ROW1_0                    _MK_ADDR_CONST(0x32c0)
#define PINMUX_AUX_KB_ROW1_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW1_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW1_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW1_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW1_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW1_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW1_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW1_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW1_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW1_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_ROW1_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW1_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW1_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW1_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW1_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW1_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW1_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW1_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW1_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW1_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW1_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW1_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW1_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW1_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW1_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW1_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW1_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW1_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW1_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW1_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW1_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW1_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW1_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW1_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_ROW2_0
#define PINMUX_AUX_KB_ROW2_0                    _MK_ADDR_CONST(0x32c4)
#define PINMUX_AUX_KB_ROW2_0_SECURE                     0x0
#define PINMUX_AUX_KB_ROW2_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_ROW2_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_KB_ROW2_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW2_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_ROW2_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW2_0_PM_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_ROW2_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_ROW2_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW2_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_ROW2_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW2_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW2_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW2_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_ROW2_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_ROW2_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_ROW2_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW2_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_ROW2_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_KB_ROW2_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_ROW2_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_ROW2_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_ROW2_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW2_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_ROW2_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_ROW2_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_ROW2_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_ROW2_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_ROW2_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_ROW2_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_ROW2_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_ROW2_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_ROW2_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_ROW2_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 13000 [0x32c8]

// Reserved address 13004 [0x32cc]

// Reserved address 13008 [0x32d0]

// Reserved address 13012 [0x32d4]

// Reserved address 13016 [0x32d8]

// Reserved address 13020 [0x32dc]

// Reserved address 13024 [0x32e0]

// Reserved address 13028 [0x32e4]

// Reserved address 13032 [0x32e8]

// Reserved address 13036 [0x32ec]

// Reserved address 13040 [0x32f0]

// Reserved address 13044 [0x32f4]

// Reserved address 13048 [0x32f8]

// Register PINMUX_AUX_KB_COL0_0
#define PINMUX_AUX_KB_COL0_0                    _MK_ADDR_CONST(0x32fc)
#define PINMUX_AUX_KB_COL0_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL0_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL0_0_RESET_VAL                  _MK_MASK_CONST(0x38)
#define PINMUX_AUX_KB_COL0_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL0_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL0_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL0_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL0_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL0_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL0_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL0_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL0_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL0_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_COL0_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL0_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL0_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL0_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL0_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL0_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL0_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL0_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL0_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL0_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL0_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL0_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL0_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL0_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL0_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL0_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL0_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_COL0_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL0_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL0_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL0_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL0_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL0_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL0_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL0_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL0_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL0_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL0_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL0_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL0_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL0_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL0_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL1_0
#define PINMUX_AUX_KB_COL1_0                    _MK_ADDR_CONST(0x3300)
#define PINMUX_AUX_KB_COL1_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL1_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL1_0_RESET_VAL                  _MK_MASK_CONST(0x38)
#define PINMUX_AUX_KB_COL1_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL1_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL1_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL1_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL1_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL1_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL1_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL1_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL1_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL1_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_COL1_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL1_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL1_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL1_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL1_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL1_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL1_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL1_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL1_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL1_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL1_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL1_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL1_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL1_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL1_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL1_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL1_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_COL1_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL1_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL1_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL1_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL1_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL1_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL1_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL1_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL1_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL1_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL1_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL1_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL1_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL1_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL1_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_KB_COL2_0
#define PINMUX_AUX_KB_COL2_0                    _MK_ADDR_CONST(0x3304)
#define PINMUX_AUX_KB_COL2_0_SECURE                     0x0
#define PINMUX_AUX_KB_COL2_0_WORD_COUNT                         0x1
#define PINMUX_AUX_KB_COL2_0_RESET_VAL                  _MK_MASK_CONST(0x38)
#define PINMUX_AUX_KB_COL2_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL2_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_KB_COL2_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_KB_COL2_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL2_0_PM_SHIFT)
#define PINMUX_AUX_KB_COL2_0_PM_RANGE                   1:0
#define PINMUX_AUX_KB_COL2_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_KB_COL2_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL2_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PM_INIT_ENUM                       KBC
#define PINMUX_AUX_KB_COL2_0_PM_KBC                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL2_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL2_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL2_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_KB_COL2_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_KB_COL2_0_PUPD_SHIFT)
#define PINMUX_AUX_KB_COL2_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_KB_COL2_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL2_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x2)
#define PINMUX_AUX_KB_COL2_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_KB_COL2_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_PUPD_INIT_ENUM                     PULL_UP
#define PINMUX_AUX_KB_COL2_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_KB_COL2_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_KB_COL2_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_KB_COL2_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_KB_COL2_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_KB_COL2_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_KB_COL2_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL2_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_KB_COL2_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_KB_COL2_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_KB_COL2_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_KB_COL2_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_KB_COL2_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_KB_COL2_0_LOCK_SHIFT)
#define PINMUX_AUX_KB_COL2_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_KB_COL2_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_KB_COL2_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_KB_COL2_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_KB_COL2_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_KB_COL2_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_KB_COL2_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Reserved address 13064 [0x3308]

// Reserved address 13068 [0x330c]

// Reserved address 13072 [0x3310]

// Reserved address 13076 [0x3314]

// Reserved address 13080 [0x3318]

// Reserved address 13084 [0x331c]

// Register PINMUX_AUX_RF_CLK_REQ_0
#define PINMUX_AUX_RF_CLK_REQ_0                 _MK_ADDR_CONST(0x3320)
#define PINMUX_AUX_RF_CLK_REQ_0_SECURE                  0x0
#define PINMUX_AUX_RF_CLK_REQ_0_WORD_COUNT                      0x1
#define PINMUX_AUX_RF_CLK_REQ_0_RESET_VAL                       _MK_MASK_CONST(0x20)
#define PINMUX_AUX_RF_CLK_REQ_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_RF_CLK_REQ_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_RF_CLK_REQ_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_RF_CLK_REQ_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_RF_CLK_REQ_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_RF_CLK_REQ_0_PM_SHIFT)
#define PINMUX_AUX_RF_CLK_REQ_0_PM_RANGE                        1:0
#define PINMUX_AUX_RF_CLK_REQ_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_RF_CLK_REQ_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_RF_CLK_REQ_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_PM_INIT_ENUM                    SYSCLK
#define PINMUX_AUX_RF_CLK_REQ_0_PM_SYSCLK                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_RF_CLK_REQ_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_RF_CLK_REQ_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_RF_CLK_REQ_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_RF_CLK_REQ_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_RF_CLK_REQ_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_RF_CLK_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_RF_CLK_REQ_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_RF_CLK_REQ_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_RF_CLK_REQ_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_RF_CLK_REQ_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_PUPD_INIT_ENUM                  NORMAL
#define PINMUX_AUX_RF_CLK_REQ_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_RF_CLK_REQ_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_RF_CLK_REQ_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_RF_CLK_REQ_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_RF_CLK_REQ_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_RF_CLK_REQ_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_RF_CLK_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_RF_CLK_REQ_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_RF_CLK_REQ_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_RF_CLK_REQ_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_RF_CLK_REQ_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_TRISTATE_INIT_ENUM                      NORMAL
#define PINMUX_AUX_RF_CLK_REQ_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_RF_CLK_REQ_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_RF_CLK_REQ_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_RF_CLK_REQ_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_RF_CLK_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_RF_CLK_REQ_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_RF_CLK_REQ_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_RF_CLK_REQ_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_RF_CLK_REQ_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_RF_CLK_REQ_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_RF_CLK_REQ_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_RF_CLK_REQ_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_RF_CLK_REQ_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_RF_CLK_REQ_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_RF_CLK_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_RF_CLK_REQ_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_RF_CLK_REQ_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_RF_CLK_REQ_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_RF_CLK_REQ_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RF_CLK_REQ_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_RF_CLK_REQ_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_RF_CLK_REQ_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SOC_PWR_REQ_0
#define PINMUX_AUX_SOC_PWR_REQ_0                        _MK_ADDR_CONST(0x3324)
#define PINMUX_AUX_SOC_PWR_REQ_0_SECURE                         0x0
#define PINMUX_AUX_SOC_PWR_REQ_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SOC_PWR_REQ_0_RESET_VAL                      _MK_MASK_CONST(0x20)
#define PINMUX_AUX_SOC_PWR_REQ_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SOC_PWR_REQ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SOC_PWR_REQ_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SOC_PWR_REQ_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SOC_PWR_REQ_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SOC_PWR_REQ_0_PM_SHIFT)
#define PINMUX_AUX_SOC_PWR_REQ_0_PM_RANGE                       1:0
#define PINMUX_AUX_SOC_PWR_REQ_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SOC_PWR_REQ_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SOC_PWR_REQ_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_PM_INIT_ENUM                   SOC
#define PINMUX_AUX_SOC_PWR_REQ_0_PM_SOC                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SOC_PWR_REQ_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SOC_PWR_REQ_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SOC_PWR_REQ_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SOC_PWR_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SOC_PWR_REQ_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SOC_PWR_REQ_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SOC_PWR_REQ_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SOC_PWR_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SOC_PWR_REQ_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SOC_PWR_REQ_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SOC_PWR_REQ_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SOC_PWR_REQ_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_SOC_PWR_REQ_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SOC_PWR_REQ_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SOC_PWR_REQ_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SOC_PWR_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SOC_PWR_REQ_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CPU_PWR_REQ_0
#define PINMUX_AUX_CPU_PWR_REQ_0                        _MK_ADDR_CONST(0x3328)
#define PINMUX_AUX_CPU_PWR_REQ_0_SECURE                         0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_WORD_COUNT                     0x1
#define PINMUX_AUX_CPU_PWR_REQ_0_RESET_VAL                      _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CPU_PWR_REQ_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CPU_PWR_REQ_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CPU_PWR_REQ_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CPU_PWR_REQ_0_PM_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_RANGE                       1:0
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_INIT_ENUM                   CPU
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_CPU                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CPU_PWR_REQ_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_CPU_PWR_REQ_0_PUPD_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_CPU_PWR_REQ_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CPU_PWR_REQ_0_LOCK_SHIFT)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CPU_PWR_REQ_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PWR_INT_N_0
#define PINMUX_AUX_PWR_INT_N_0                  _MK_ADDR_CONST(0x332c)
#define PINMUX_AUX_PWR_INT_N_0_SECURE                   0x0
#define PINMUX_AUX_PWR_INT_N_0_WORD_COUNT                       0x1
#define PINMUX_AUX_PWR_INT_N_0_RESET_VAL                        _MK_MASK_CONST(0x20)
#define PINMUX_AUX_PWR_INT_N_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PWR_INT_N_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PWR_INT_N_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PWR_INT_N_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_INT_N_0_PM_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_PM_RANGE                 1:0
#define PINMUX_AUX_PWR_INT_N_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_PWR_INT_N_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_INT_N_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PM_INIT_ENUM                     PMI
#define PINMUX_AUX_PWR_INT_N_0_PM_PMI                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_INT_N_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_INT_N_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_INT_N_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_PWR_INT_N_0_PUPD_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_PWR_INT_N_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_PWR_INT_N_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_INIT_ENUM                   NORMAL
#define PINMUX_AUX_PWR_INT_N_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_PWR_INT_N_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_INT_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_INIT_ENUM                       NORMAL
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_INT_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_PWR_INT_N_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PWR_INT_N_0_LOCK_SHIFT)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_PWR_INT_N_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_PWR_INT_N_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_PWR_INT_N_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_PWR_INT_N_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CLK_32K_IN_0
#define PINMUX_AUX_CLK_32K_IN_0                 _MK_ADDR_CONST(0x3330)
#define PINMUX_AUX_CLK_32K_IN_0_SECURE                  0x0
#define PINMUX_AUX_CLK_32K_IN_0_WORD_COUNT                      0x1
#define PINMUX_AUX_CLK_32K_IN_0_RESET_VAL                       _MK_MASK_CONST(0x20)
#define PINMUX_AUX_CLK_32K_IN_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_IN_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_IN_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK_32K_IN_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK_32K_IN_0_PM_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_PM_RANGE                        1:0
#define PINMUX_AUX_CLK_32K_IN_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_CLK_32K_IN_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK_32K_IN_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PM_INIT_ENUM                    CLK
#define PINMUX_AUX_CLK_32K_IN_0_PM_CLK                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK_32K_IN_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK_32K_IN_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK_32K_IN_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK_32K_IN_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_INIT_ENUM                  NORMAL
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK_32K_IN_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_IN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_INIT_ENUM                      NORMAL
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_IN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK_32K_IN_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK_32K_IN_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK_32K_IN_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Reserved address 13108 [0x3334]

// Register PINMUX_AUX_DAP1_FS_0
#define PINMUX_AUX_DAP1_FS_0                    _MK_ADDR_CONST(0x3338)
#define PINMUX_AUX_DAP1_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP1_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP1_FS_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP1_FS_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_FS_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP1_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP1_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PM_INIT_ENUM                       I2S0
#define PINMUX_AUX_DAP1_FS_0_PM_I2S0                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_FS_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_FS_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP1_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DAP1_FS_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP1_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP1_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_DIN_0
#define PINMUX_AUX_DAP1_DIN_0                   _MK_ADDR_CONST(0x333c)
#define PINMUX_AUX_DAP1_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP1_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP1_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP1_DIN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP1_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP1_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PM_INIT_ENUM                      I2S0
#define PINMUX_AUX_DAP1_DIN_0_PM_I2S0                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DIN_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DIN_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP1_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP1_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_DAP1_DIN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP1_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP1_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP1_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_DOUT_0
#define PINMUX_AUX_DAP1_DOUT_0                  _MK_ADDR_CONST(0x3340)
#define PINMUX_AUX_DAP1_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP1_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP1_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP1_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP1_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_INIT_ENUM                     I2S0
#define PINMUX_AUX_DAP1_DOUT_0_PM_I2S0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DOUT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DOUT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP1_SCLK_0
#define PINMUX_AUX_DAP1_SCLK_0                  _MK_ADDR_CONST(0x3344)
#define PINMUX_AUX_DAP1_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP1_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP1_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP1_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP1_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP1_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP1_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_INIT_ENUM                     I2S0
#define PINMUX_AUX_DAP1_SCLK_0_PM_I2S0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_SCLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_SCLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP1_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP1_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP1_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP1_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP1_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Reserved address 13128 [0x3348]

// Register PINMUX_AUX_CLK1_OUT_0
#define PINMUX_AUX_CLK1_OUT_0                   _MK_ADDR_CONST(0x334c)
#define PINMUX_AUX_CLK1_OUT_0_SECURE                    0x0
#define PINMUX_AUX_CLK1_OUT_0_WORD_COUNT                        0x1
#define PINMUX_AUX_CLK1_OUT_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_CLK1_OUT_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK1_OUT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK1_OUT_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CLK1_OUT_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CLK1_OUT_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK1_OUT_0_PM_SHIFT)
#define PINMUX_AUX_CLK1_OUT_0_PM_RANGE                  1:0
#define PINMUX_AUX_CLK1_OUT_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_CLK1_OUT_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK1_OUT_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_PM_INIT_ENUM                      EXTPERIPH1
#define PINMUX_AUX_CLK1_OUT_0_PM_EXTPERIPH1                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_OUT_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK1_OUT_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK1_OUT_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK1_OUT_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_CLK1_OUT_0_PUPD_SHIFT)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_CLK1_OUT_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_CLK1_OUT_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_CLK1_OUT_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_CLK1_OUT_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK1_OUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_OUT_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK1_OUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_OUT_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_CLK1_OUT_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_CLK1_OUT_0_LOCK_SHIFT)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_CLK1_OUT_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_CLK1_OUT_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_CLK1_OUT_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CLK1_OUT_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 13136 [0x3350]

// Reserved address 13140 [0x3354]

// Register PINMUX_AUX_DAP2_FS_0
#define PINMUX_AUX_DAP2_FS_0                    _MK_ADDR_CONST(0x3358)
#define PINMUX_AUX_DAP2_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP2_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP2_FS_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP2_FS_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_FS_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP2_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP2_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PM_INIT_ENUM                       I2S1
#define PINMUX_AUX_DAP2_FS_0_PM_I2S1                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_PM_RSVD1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_FS_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_FS_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP2_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DAP2_FS_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP2_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP2_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_DIN_0
#define PINMUX_AUX_DAP2_DIN_0                   _MK_ADDR_CONST(0x335c)
#define PINMUX_AUX_DAP2_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP2_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP2_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP2_DIN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP2_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP2_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PM_INIT_ENUM                      I2S1
#define PINMUX_AUX_DAP2_DIN_0_PM_I2S1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DIN_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DIN_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP2_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP2_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_DAP2_DIN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP2_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP2_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP2_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_DOUT_0
#define PINMUX_AUX_DAP2_DOUT_0                  _MK_ADDR_CONST(0x3360)
#define PINMUX_AUX_DAP2_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP2_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP2_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP2_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP2_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_INIT_ENUM                     I2S1
#define PINMUX_AUX_DAP2_DOUT_0_PM_I2S1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DOUT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DOUT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP2_SCLK_0
#define PINMUX_AUX_DAP2_SCLK_0                  _MK_ADDR_CONST(0x3364)
#define PINMUX_AUX_DAP2_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP2_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP2_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP2_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP2_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP2_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP2_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_INIT_ENUM                     I2S1
#define PINMUX_AUX_DAP2_SCLK_0_PM_I2S1                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_SCLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_SCLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP2_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP2_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP2_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP2_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP2_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI2_MOSI_0
#define PINMUX_AUX_SPI2_MOSI_0                  _MK_ADDR_CONST(0x3368)
#define PINMUX_AUX_SPI2_MOSI_0_SECURE                   0x0
#define PINMUX_AUX_SPI2_MOSI_0_WORD_COUNT                       0x1
#define PINMUX_AUX_SPI2_MOSI_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_SPI2_MOSI_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_MOSI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_MOSI_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_MOSI_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI2_MOSI_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_MOSI_0_PM_SHIFT)
#define PINMUX_AUX_SPI2_MOSI_0_PM_RANGE                 1:0
#define PINMUX_AUX_SPI2_MOSI_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_SPI2_MOSI_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_MOSI_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_PM_INIT_ENUM                     SPI2
#define PINMUX_AUX_SPI2_MOSI_0_PM_SPI2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MOSI_0_PM_DTV                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_MOSI_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_MOSI_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_MOSI_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_MOSI_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_MOSI_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_MOSI_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MOSI_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_MOSI_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MOSI_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_MOSI_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_MOSI_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MOSI_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI2_MISO_0
#define PINMUX_AUX_SPI2_MISO_0                  _MK_ADDR_CONST(0x336c)
#define PINMUX_AUX_SPI2_MISO_0_SECURE                   0x0
#define PINMUX_AUX_SPI2_MISO_0_WORD_COUNT                       0x1
#define PINMUX_AUX_SPI2_MISO_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_SPI2_MISO_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_MISO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_MISO_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_MISO_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI2_MISO_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_MISO_0_PM_SHIFT)
#define PINMUX_AUX_SPI2_MISO_0_PM_RANGE                 1:0
#define PINMUX_AUX_SPI2_MISO_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_SPI2_MISO_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_MISO_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_PM_INIT_ENUM                     SPI2
#define PINMUX_AUX_SPI2_MISO_0_PM_SPI2                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MISO_0_PM_DTV                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_MISO_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_MISO_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_MISO_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_MISO_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_SPI2_MISO_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_SPI2_MISO_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_SPI2_MISO_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_MISO_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_MISO_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MISO_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_MISO_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MISO_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_MISO_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_MISO_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_SPI2_MISO_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_SPI2_MISO_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_SPI2_MISO_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_MISO_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI2_CS0_N_0
#define PINMUX_AUX_SPI2_CS0_N_0                 _MK_ADDR_CONST(0x3370)
#define PINMUX_AUX_SPI2_CS0_N_0_SECURE                  0x0
#define PINMUX_AUX_SPI2_CS0_N_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SPI2_CS0_N_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SPI2_CS0_N_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS0_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS0_N_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_CS0_N_0_PM_SHIFT)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_RANGE                        1:0
#define PINMUX_AUX_SPI2_CS0_N_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SPI2_CS0_N_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_INIT_ENUM                    SPI2
#define PINMUX_AUX_SPI2_CS0_N_0_PM_SPI2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_DTV                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_CS0_N_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_CS0_N_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_CS0_N_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS0_N_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS0_N_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS0_N_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS0_N_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI2_SCK_0
#define PINMUX_AUX_SPI2_SCK_0                   _MK_ADDR_CONST(0x3374)
#define PINMUX_AUX_SPI2_SCK_0_SECURE                    0x0
#define PINMUX_AUX_SPI2_SCK_0_WORD_COUNT                        0x1
#define PINMUX_AUX_SPI2_SCK_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_SPI2_SCK_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_SCK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_SCK_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_SCK_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI2_SCK_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_SCK_0_PM_SHIFT)
#define PINMUX_AUX_SPI2_SCK_0_PM_RANGE                  1:0
#define PINMUX_AUX_SPI2_SCK_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_SPI2_SCK_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_SCK_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_PM_INIT_ENUM                      SPI2
#define PINMUX_AUX_SPI2_SCK_0_PM_SPI2                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_SCK_0_PM_DTV                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_SCK_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_SCK_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_SCK_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_SCK_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_SPI2_SCK_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_SPI2_SCK_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_SPI2_SCK_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_SCK_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_SCK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_SCK_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_SCK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_SCK_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_SCK_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_SCK_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_SPI2_SCK_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_SPI2_SCK_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_SPI2_SCK_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_SCK_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 13176 [0x3378]

// Reserved address 13180 [0x337c]

// Reserved address 13184 [0x3380]

// Reserved address 13188 [0x3384]

// Register PINMUX_AUX_SPI2_CS1_N_0
#define PINMUX_AUX_SPI2_CS1_N_0                 _MK_ADDR_CONST(0x3388)
#define PINMUX_AUX_SPI2_CS1_N_0_SECURE                  0x0
#define PINMUX_AUX_SPI2_CS1_N_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SPI2_CS1_N_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SPI2_CS1_N_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS1_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS1_N_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_CS1_N_0_PM_SHIFT)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_RANGE                        1:0
#define PINMUX_AUX_SPI2_CS1_N_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SPI2_CS1_N_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_INIT_ENUM                    SPI2
#define PINMUX_AUX_SPI2_CS1_N_0_PM_SPI2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_SPI1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_CS1_N_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_CS1_N_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_CS1_N_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS1_N_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS1_N_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS1_N_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS1_N_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI2_CS2_N_0
#define PINMUX_AUX_SPI2_CS2_N_0                 _MK_ADDR_CONST(0x338c)
#define PINMUX_AUX_SPI2_CS2_N_0_SECURE                  0x0
#define PINMUX_AUX_SPI2_CS2_N_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SPI2_CS2_N_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SPI2_CS2_N_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS2_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS2_N_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_CS2_N_0_PM_SHIFT)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_RANGE                        1:0
#define PINMUX_AUX_SPI2_CS2_N_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SPI2_CS2_N_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_INIT_ENUM                    SPI2
#define PINMUX_AUX_SPI2_CS2_N_0_PM_SPI2                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_SPI1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_CS2_N_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI2_CS2_N_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI2_CS2_N_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS2_N_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS2_N_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI2_CS2_N_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI2_CS2_N_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_CLK_0
#define PINMUX_AUX_SDMMC3_CLK_0                 _MK_ADDR_CONST(0x3390)
#define PINMUX_AUX_SDMMC3_CLK_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC3_CLK_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC3_CLK_0_RESET_VAL                       _MK_MASK_CONST(0x34)
#define PINMUX_AUX_SDMMC3_CLK_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CLK_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC3_CLK_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC3_CLK_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_INIT_ENUM                    SDMMC3
#define PINMUX_AUX_SDMMC3_CLK_0_PM_SDMMC3                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_TRACE                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CLK_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CLK_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_CMD_0
#define PINMUX_AUX_SDMMC3_CMD_0                 _MK_ADDR_CONST(0x3394)
#define PINMUX_AUX_SDMMC3_CMD_0_SECURE                  0x0
#define PINMUX_AUX_SDMMC3_CMD_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SDMMC3_CMD_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC3_CMD_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CMD_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CMD_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CMD_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_RANGE                        1:0
#define PINMUX_AUX_SDMMC3_CMD_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SDMMC3_CMD_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_INIT_ENUM                    SDMMC3
#define PINMUX_AUX_SDMMC3_CMD_0_PM_SDMMC3                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_TRACE                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CMD_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_CMD_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_CMD_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_CMD_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_CMD_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT0_0
#define PINMUX_AUX_SDMMC3_DAT0_0                        _MK_ADDR_CONST(0x3398)
#define PINMUX_AUX_SDMMC3_DAT0_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT0_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC3_DAT0_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT0_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT0_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT0_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_SDMMC3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_TRACE                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT0_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT0_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT1_0
#define PINMUX_AUX_SDMMC3_DAT1_0                        _MK_ADDR_CONST(0x339c)
#define PINMUX_AUX_SDMMC3_DAT1_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT1_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC3_DAT1_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT1_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT1_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_SDMMC3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_TRACE                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT1_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT1_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT2_0
#define PINMUX_AUX_SDMMC3_DAT2_0                        _MK_ADDR_CONST(0x33a0)
#define PINMUX_AUX_SDMMC3_DAT2_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT2_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC3_DAT2_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT2_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT2_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_SDMMC3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_TRACE                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT2_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT2_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SDMMC3_DAT3_0
#define PINMUX_AUX_SDMMC3_DAT3_0                        _MK_ADDR_CONST(0x33a4)
#define PINMUX_AUX_SDMMC3_DAT3_0_SECURE                         0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_WORD_COUNT                     0x1
#define PINMUX_AUX_SDMMC3_DAT3_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SDMMC3_DAT3_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT3_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT3_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT3_0_PM_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_RANGE                       1:0
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_INIT_ENUM                   SDMMC3
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_SDMMC3                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_TRACE                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_SDMMC3_DAT3_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SHIFT)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SDMMC3_DAT3_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Reserved address 13224 [0x33a8]

// Reserved address 13228 [0x33ac]

// Reserved address 13232 [0x33b0]

// Reserved address 13236 [0x33b4]

// Reserved address 13240 [0x33b8]

// Reserved address 13244 [0x33bc]

// Reserved address 13248 [0x33c0]

// Reserved address 13252 [0x33c4]

// Reserved address 13256 [0x33c8]

// Reserved address 13260 [0x33cc]

// Reserved address 13264 [0x33d0]

// Reserved address 13268 [0x33d4]

// Reserved address 13272 [0x33d8]

// Reserved address 13276 [0x33dc]

// Register PINMUX_AUX_HDMI_CEC_0
#define PINMUX_AUX_HDMI_CEC_0                   _MK_ADDR_CONST(0x33e0)
#define PINMUX_AUX_HDMI_CEC_0_SECURE                    0x0
#define PINMUX_AUX_HDMI_CEC_0_WORD_COUNT                        0x1
#define PINMUX_AUX_HDMI_CEC_0_RESET_VAL                         _MK_MASK_CONST(0x70)
#define PINMUX_AUX_HDMI_CEC_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_HDMI_CEC_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define PINMUX_AUX_HDMI_CEC_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_HDMI_CEC_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_HDMI_CEC_0_PM_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_PM_RANGE                  1:0
#define PINMUX_AUX_HDMI_CEC_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_HDMI_CEC_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_HDMI_CEC_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PM_INIT_ENUM                      CEC
#define PINMUX_AUX_HDMI_CEC_0_PM_CEC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_HDMI_CEC_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_HDMI_CEC_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_HDMI_CEC_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_HDMI_CEC_0_PUPD_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_HDMI_CEC_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_CEC_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_HDMI_CEC_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_HDMI_CEC_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_OD_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_HDMI_CEC_0_OD_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_OD_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_OD_RANGE                  6:6
#define PINMUX_AUX_HDMI_CEC_0_OD_WOFFSET                        0x0
#define PINMUX_AUX_HDMI_CEC_0_OD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_OD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_OD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_OD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_OD_INIT_ENUM                      ENABLE
#define PINMUX_AUX_HDMI_CEC_0_OD_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_OD_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_HDMI_CEC_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_HDMI_CEC_0_LOCK_SHIFT)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_HDMI_CEC_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_HDMI_CEC_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_HDMI_CEC_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_HDMI_CEC_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 13284 [0x33e4]

// Reserved address 13288 [0x33e8]

// Reserved address 13292 [0x33ec]

// Reserved address 13296 [0x33f0]

// Reserved address 13300 [0x33f4]

// Reserved address 13304 [0x33f8]

// Reserved address 13308 [0x33fc]

// Reserved address 13312 [0x3400]

// Reserved address 13316 [0x3404]

// Register PINMUX_AUX_RESET_OUT_N_0
#define PINMUX_AUX_RESET_OUT_N_0                        _MK_ADDR_CONST(0x3408)
#define PINMUX_AUX_RESET_OUT_N_0_SECURE                         0x0
#define PINMUX_AUX_RESET_OUT_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_RESET_OUT_N_0_RESET_VAL                      _MK_MASK_CONST(0x20)
#define PINMUX_AUX_RESET_OUT_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_RESET_OUT_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_RESET_OUT_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_RESET_OUT_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_RESET_OUT_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_RESET_OUT_N_0_PM_SHIFT)
#define PINMUX_AUX_RESET_OUT_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_RESET_OUT_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_RESET_OUT_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_RESET_OUT_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_PM_INIT_ENUM                   RESET_OUT_N
#define PINMUX_AUX_RESET_OUT_N_0_PM_RESET_OUT_N                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_RESET_OUT_N_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_RESET_OUT_N_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_RESET_OUT_N_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_RESET_OUT_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_RESET_OUT_N_0_PUPD_SHIFT)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_RESET_OUT_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_RESET_OUT_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_INIT_ENUM                     NORMAL
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_RESET_OUT_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_RESET_OUT_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_RESET_OUT_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_RESET_OUT_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_RESET_OUT_N_0_LOCK_SHIFT)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_RESET_OUT_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_ALS_PROX_INT_L_0
#define PINMUX_AUX_ALS_PROX_INT_L_0                     _MK_ADDR_CONST(0x340c)
#define PINMUX_AUX_ALS_PROX_INT_L_0_SECURE                      0x0
#define PINMUX_AUX_ALS_PROX_INT_L_0_WORD_COUNT                  0x1
#define PINMUX_AUX_ALS_PROX_INT_L_0_RESET_VAL                   _MK_MASK_CONST(0x34)
#define PINMUX_AUX_ALS_PROX_INT_L_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ALS_PROX_INT_L_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ALS_PROX_INT_L_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_ALS_PROX_INT_L_0_PM_SHIFT)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PM_RANGE                    1:0
#define PINMUX_AUX_ALS_PROX_INT_L_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_ALS_PROX_INT_L_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PM_INIT_ENUM                        RSVD0
#define PINMUX_AUX_ALS_PROX_INT_L_0_PM_RSVD0                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_SHIFT)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_ALS_PROX_INT_L_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_ALS_PROX_INT_L_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_ALS_PROX_INT_L_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_ALS_PROX_INT_L_0_TRISTATE_SHIFT)
#define PINMUX_AUX_ALS_PROX_INT_L_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_ALS_PROX_INT_L_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_ALS_PROX_INT_L_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ALS_PROX_INT_L_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ALS_PROX_INT_L_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_ALS_PROX_INT_L_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_ALS_PROX_INT_L_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_ALS_PROX_INT_L_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_ALS_PROX_INT_L_0_E_INPUT_SHIFT)
#define PINMUX_AUX_ALS_PROX_INT_L_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_ALS_PROX_INT_L_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_ALS_PROX_INT_L_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ALS_PROX_INT_L_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ALS_PROX_INT_L_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_ALS_PROX_INT_L_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_ALS_PROX_INT_L_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_ALS_PROX_INT_L_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_ALS_PROX_INT_L_0_LOCK_SHIFT)
#define PINMUX_AUX_ALS_PROX_INT_L_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_ALS_PROX_INT_L_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_ALS_PROX_INT_L_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_ALS_PROX_INT_L_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_ALS_PROX_INT_L_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_ALS_PROX_INT_L_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_AP_GPS_EN_0
#define PINMUX_AUX_AP_GPS_EN_0                  _MK_ADDR_CONST(0x3410)
#define PINMUX_AUX_AP_GPS_EN_0_SECURE                   0x0
#define PINMUX_AUX_AP_GPS_EN_0_WORD_COUNT                       0x1
#define PINMUX_AUX_AP_GPS_EN_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_AP_GPS_EN_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_GPS_EN_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_GPS_EN_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_GPS_EN_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_AP_GPS_EN_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_AP_GPS_EN_0_PM_SHIFT)
#define PINMUX_AUX_AP_GPS_EN_0_PM_RANGE                 1:0
#define PINMUX_AUX_AP_GPS_EN_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_AP_GPS_EN_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AP_GPS_EN_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_AP_GPS_EN_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_GPS_EN_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_AP_GPS_EN_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_AP_GPS_EN_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_AP_GPS_EN_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_AP_GPS_EN_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_AP_GPS_EN_0_PUPD_SHIFT)
#define PINMUX_AUX_AP_GPS_EN_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_AP_GPS_EN_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_AP_GPS_EN_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_GPS_EN_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AP_GPS_EN_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_AP_GPS_EN_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_GPS_EN_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_AP_GPS_EN_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_AP_GPS_EN_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_AP_GPS_EN_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_AP_GPS_EN_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_GPS_EN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_AP_GPS_EN_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_AP_GPS_EN_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_AP_GPS_EN_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_GPS_EN_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_GPS_EN_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_AP_GPS_EN_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_GPS_EN_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_AP_GPS_EN_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_AP_GPS_EN_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_GPS_EN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_AP_GPS_EN_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_AP_GPS_EN_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_AP_GPS_EN_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_GPS_EN_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_GPS_EN_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_AP_GPS_EN_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_GPS_EN_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_AP_GPS_EN_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_AP_GPS_EN_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_GPS_EN_0_LOCK_SHIFT)
#define PINMUX_AUX_AP_GPS_EN_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_AP_GPS_EN_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_AP_GPS_EN_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_GPS_EN_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_EN_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_AP_GPS_EN_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_GPS_EN_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_AP_GPS_RST_0
#define PINMUX_AUX_AP_GPS_RST_0                 _MK_ADDR_CONST(0x3414)
#define PINMUX_AUX_AP_GPS_RST_0_SECURE                  0x0
#define PINMUX_AUX_AP_GPS_RST_0_WORD_COUNT                      0x1
#define PINMUX_AUX_AP_GPS_RST_0_RESET_VAL                       _MK_MASK_CONST(0x34)
#define PINMUX_AUX_AP_GPS_RST_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_GPS_RST_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_GPS_RST_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_GPS_RST_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_AP_GPS_RST_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_AP_GPS_RST_0_PM_SHIFT)
#define PINMUX_AUX_AP_GPS_RST_0_PM_RANGE                        1:0
#define PINMUX_AUX_AP_GPS_RST_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_AP_GPS_RST_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AP_GPS_RST_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_PM_INIT_ENUM                    RSVD0
#define PINMUX_AUX_AP_GPS_RST_0_PM_RSVD0                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_GPS_RST_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_AP_GPS_RST_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_AP_GPS_RST_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_AP_GPS_RST_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_AP_GPS_RST_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_AP_GPS_RST_0_PUPD_SHIFT)
#define PINMUX_AUX_AP_GPS_RST_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_AP_GPS_RST_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_AP_GPS_RST_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_GPS_RST_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AP_GPS_RST_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_AP_GPS_RST_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_GPS_RST_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_AP_GPS_RST_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_AP_GPS_RST_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_AP_GPS_RST_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_AP_GPS_RST_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_GPS_RST_0_TRISTATE_SHIFT)
#define PINMUX_AUX_AP_GPS_RST_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_AP_GPS_RST_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_AP_GPS_RST_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_GPS_RST_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_GPS_RST_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_AP_GPS_RST_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_GPS_RST_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_AP_GPS_RST_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_AP_GPS_RST_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_GPS_RST_0_E_INPUT_SHIFT)
#define PINMUX_AUX_AP_GPS_RST_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_AP_GPS_RST_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_AP_GPS_RST_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_GPS_RST_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_GPS_RST_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_AP_GPS_RST_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_GPS_RST_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_AP_GPS_RST_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_AP_GPS_RST_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_GPS_RST_0_LOCK_SHIFT)
#define PINMUX_AUX_AP_GPS_RST_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_AP_GPS_RST_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_AP_GPS_RST_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_GPS_RST_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_GPS_RST_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_AP_GPS_RST_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_GPS_RST_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_AP_WAKE_BT_0
#define PINMUX_AUX_AP_WAKE_BT_0                 _MK_ADDR_CONST(0x3418)
#define PINMUX_AUX_AP_WAKE_BT_0_SECURE                  0x0
#define PINMUX_AUX_AP_WAKE_BT_0_WORD_COUNT                      0x1
#define PINMUX_AUX_AP_WAKE_BT_0_RESET_VAL                       _MK_MASK_CONST(0x34)
#define PINMUX_AUX_AP_WAKE_BT_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_WAKE_BT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_WAKE_BT_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_WAKE_BT_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_AP_WAKE_BT_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_AP_WAKE_BT_0_PM_SHIFT)
#define PINMUX_AUX_AP_WAKE_BT_0_PM_RANGE                        1:0
#define PINMUX_AUX_AP_WAKE_BT_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_AP_WAKE_BT_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AP_WAKE_BT_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_PM_INIT_ENUM                    RSVD0
#define PINMUX_AUX_AP_WAKE_BT_0_PM_RSVD0                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WAKE_BT_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_AP_WAKE_BT_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_AP_WAKE_BT_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_AP_WAKE_BT_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_AP_WAKE_BT_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_AP_WAKE_BT_0_PUPD_SHIFT)
#define PINMUX_AUX_AP_WAKE_BT_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_AP_WAKE_BT_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_AP_WAKE_BT_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WAKE_BT_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AP_WAKE_BT_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_AP_WAKE_BT_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WAKE_BT_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_AP_WAKE_BT_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_AP_WAKE_BT_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_AP_WAKE_BT_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_AP_WAKE_BT_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_WAKE_BT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_AP_WAKE_BT_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_AP_WAKE_BT_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_AP_WAKE_BT_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WAKE_BT_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WAKE_BT_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_AP_WAKE_BT_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WAKE_BT_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_AP_WAKE_BT_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_AP_WAKE_BT_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_WAKE_BT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_AP_WAKE_BT_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_AP_WAKE_BT_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_AP_WAKE_BT_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WAKE_BT_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WAKE_BT_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_AP_WAKE_BT_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WAKE_BT_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_AP_WAKE_BT_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_AP_WAKE_BT_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_WAKE_BT_0_LOCK_SHIFT)
#define PINMUX_AUX_AP_WAKE_BT_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_AP_WAKE_BT_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_AP_WAKE_BT_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WAKE_BT_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WAKE_BT_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_AP_WAKE_BT_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WAKE_BT_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_AP_WIFI_EN_0
#define PINMUX_AUX_AP_WIFI_EN_0                 _MK_ADDR_CONST(0x341c)
#define PINMUX_AUX_AP_WIFI_EN_0_SECURE                  0x0
#define PINMUX_AUX_AP_WIFI_EN_0_WORD_COUNT                      0x1
#define PINMUX_AUX_AP_WIFI_EN_0_RESET_VAL                       _MK_MASK_CONST(0x34)
#define PINMUX_AUX_AP_WIFI_EN_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_WIFI_EN_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_WIFI_EN_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_WIFI_EN_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_AP_WIFI_EN_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_AP_WIFI_EN_0_PM_SHIFT)
#define PINMUX_AUX_AP_WIFI_EN_0_PM_RANGE                        1:0
#define PINMUX_AUX_AP_WIFI_EN_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_AP_WIFI_EN_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AP_WIFI_EN_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_PM_INIT_ENUM                    RSVD0
#define PINMUX_AUX_AP_WIFI_EN_0_PM_RSVD0                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WIFI_EN_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_AP_WIFI_EN_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_AP_WIFI_EN_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_AP_WIFI_EN_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_AP_WIFI_EN_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_AP_WIFI_EN_0_PUPD_SHIFT)
#define PINMUX_AUX_AP_WIFI_EN_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_AP_WIFI_EN_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_AP_WIFI_EN_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WIFI_EN_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AP_WIFI_EN_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_AP_WIFI_EN_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WIFI_EN_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_AP_WIFI_EN_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_AP_WIFI_EN_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_AP_WIFI_EN_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_AP_WIFI_EN_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_WIFI_EN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_AP_WIFI_EN_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_AP_WIFI_EN_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_AP_WIFI_EN_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WIFI_EN_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WIFI_EN_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_AP_WIFI_EN_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WIFI_EN_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_AP_WIFI_EN_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_AP_WIFI_EN_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_WIFI_EN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_AP_WIFI_EN_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_AP_WIFI_EN_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_AP_WIFI_EN_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WIFI_EN_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WIFI_EN_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_AP_WIFI_EN_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WIFI_EN_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_AP_WIFI_EN_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_AP_WIFI_EN_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_WIFI_EN_0_LOCK_SHIFT)
#define PINMUX_AUX_AP_WIFI_EN_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_AP_WIFI_EN_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_AP_WIFI_EN_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WIFI_EN_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_EN_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_AP_WIFI_EN_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WIFI_EN_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_AP_WIFI_RST_0
#define PINMUX_AUX_AP_WIFI_RST_0                        _MK_ADDR_CONST(0x3420)
#define PINMUX_AUX_AP_WIFI_RST_0_SECURE                         0x0
#define PINMUX_AUX_AP_WIFI_RST_0_WORD_COUNT                     0x1
#define PINMUX_AUX_AP_WIFI_RST_0_RESET_VAL                      _MK_MASK_CONST(0x34)
#define PINMUX_AUX_AP_WIFI_RST_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_WIFI_RST_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_WIFI_RST_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_WIFI_RST_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_AP_WIFI_RST_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_AP_WIFI_RST_0_PM_SHIFT)
#define PINMUX_AUX_AP_WIFI_RST_0_PM_RANGE                       1:0
#define PINMUX_AUX_AP_WIFI_RST_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_AP_WIFI_RST_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AP_WIFI_RST_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_PM_INIT_ENUM                   RSVD0
#define PINMUX_AUX_AP_WIFI_RST_0_PM_RSVD0                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WIFI_RST_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_AP_WIFI_RST_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_AP_WIFI_RST_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_AP_WIFI_RST_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_AP_WIFI_RST_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_AP_WIFI_RST_0_PUPD_SHIFT)
#define PINMUX_AUX_AP_WIFI_RST_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_AP_WIFI_RST_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_AP_WIFI_RST_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WIFI_RST_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AP_WIFI_RST_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_PUPD_INIT_ENUM                 PULL_DOWN
#define PINMUX_AUX_AP_WIFI_RST_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WIFI_RST_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_AP_WIFI_RST_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_AP_WIFI_RST_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_AP_WIFI_RST_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_AP_WIFI_RST_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_WIFI_RST_0_TRISTATE_SHIFT)
#define PINMUX_AUX_AP_WIFI_RST_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_AP_WIFI_RST_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_AP_WIFI_RST_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WIFI_RST_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WIFI_RST_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_AP_WIFI_RST_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WIFI_RST_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_AP_WIFI_RST_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_AP_WIFI_RST_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_WIFI_RST_0_E_INPUT_SHIFT)
#define PINMUX_AUX_AP_WIFI_RST_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_AP_WIFI_RST_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_AP_WIFI_RST_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WIFI_RST_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WIFI_RST_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_AP_WIFI_RST_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WIFI_RST_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_AP_WIFI_RST_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_AP_WIFI_RST_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_WIFI_RST_0_LOCK_SHIFT)
#define PINMUX_AUX_AP_WIFI_RST_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_AP_WIFI_RST_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_AP_WIFI_RST_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_WIFI_RST_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_WIFI_RST_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_AP_WIFI_RST_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_WIFI_RST_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Reserved address 13348 [0x3424]

// Register PINMUX_AUX_BT_RESET_L_0
#define PINMUX_AUX_BT_RESET_L_0                 _MK_ADDR_CONST(0x3428)
#define PINMUX_AUX_BT_RESET_L_0_SECURE                  0x0
#define PINMUX_AUX_BT_RESET_L_0_WORD_COUNT                      0x1
#define PINMUX_AUX_BT_RESET_L_0_RESET_VAL                       _MK_MASK_CONST(0x34)
#define PINMUX_AUX_BT_RESET_L_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_BT_RESET_L_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_BT_RESET_L_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_BT_RESET_L_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_BT_RESET_L_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_BT_RESET_L_0_PM_SHIFT)
#define PINMUX_AUX_BT_RESET_L_0_PM_RANGE                        1:0
#define PINMUX_AUX_BT_RESET_L_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_BT_RESET_L_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_BT_RESET_L_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_PM_INIT_ENUM                    RSVD0
#define PINMUX_AUX_BT_RESET_L_0_PM_RSVD0                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_BT_RESET_L_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_BT_RESET_L_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_BT_RESET_L_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_BT_RESET_L_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_BT_RESET_L_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_BT_RESET_L_0_PUPD_SHIFT)
#define PINMUX_AUX_BT_RESET_L_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_BT_RESET_L_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_BT_RESET_L_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BT_RESET_L_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_BT_RESET_L_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_BT_RESET_L_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_BT_RESET_L_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_BT_RESET_L_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_BT_RESET_L_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_BT_RESET_L_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_BT_RESET_L_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_BT_RESET_L_0_TRISTATE_SHIFT)
#define PINMUX_AUX_BT_RESET_L_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_BT_RESET_L_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_BT_RESET_L_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BT_RESET_L_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BT_RESET_L_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_BT_RESET_L_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_BT_RESET_L_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_BT_RESET_L_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_BT_RESET_L_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_BT_RESET_L_0_E_INPUT_SHIFT)
#define PINMUX_AUX_BT_RESET_L_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_BT_RESET_L_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_BT_RESET_L_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BT_RESET_L_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BT_RESET_L_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_BT_RESET_L_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_BT_RESET_L_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_BT_RESET_L_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_BT_RESET_L_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_BT_RESET_L_0_LOCK_SHIFT)
#define PINMUX_AUX_BT_RESET_L_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_BT_RESET_L_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_BT_RESET_L_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BT_RESET_L_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_RESET_L_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_BT_RESET_L_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_BT_RESET_L_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_BT_WAKE_AP_0
#define PINMUX_AUX_BT_WAKE_AP_0                 _MK_ADDR_CONST(0x342c)
#define PINMUX_AUX_BT_WAKE_AP_0_SECURE                  0x0
#define PINMUX_AUX_BT_WAKE_AP_0_WORD_COUNT                      0x1
#define PINMUX_AUX_BT_WAKE_AP_0_RESET_VAL                       _MK_MASK_CONST(0x34)
#define PINMUX_AUX_BT_WAKE_AP_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_BT_WAKE_AP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_BT_WAKE_AP_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_BT_WAKE_AP_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_BT_WAKE_AP_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_BT_WAKE_AP_0_PM_SHIFT)
#define PINMUX_AUX_BT_WAKE_AP_0_PM_RANGE                        1:0
#define PINMUX_AUX_BT_WAKE_AP_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_BT_WAKE_AP_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_BT_WAKE_AP_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_PM_INIT_ENUM                    RSVD0
#define PINMUX_AUX_BT_WAKE_AP_0_PM_RSVD0                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_BT_WAKE_AP_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_BT_WAKE_AP_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_BT_WAKE_AP_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_BT_WAKE_AP_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_BT_WAKE_AP_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_BT_WAKE_AP_0_PUPD_SHIFT)
#define PINMUX_AUX_BT_WAKE_AP_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_BT_WAKE_AP_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_BT_WAKE_AP_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BT_WAKE_AP_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_BT_WAKE_AP_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_BT_WAKE_AP_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_BT_WAKE_AP_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_BT_WAKE_AP_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_BT_WAKE_AP_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_BT_WAKE_AP_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_BT_WAKE_AP_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_BT_WAKE_AP_0_TRISTATE_SHIFT)
#define PINMUX_AUX_BT_WAKE_AP_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_BT_WAKE_AP_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_BT_WAKE_AP_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BT_WAKE_AP_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BT_WAKE_AP_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_BT_WAKE_AP_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_BT_WAKE_AP_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_BT_WAKE_AP_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_BT_WAKE_AP_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_BT_WAKE_AP_0_E_INPUT_SHIFT)
#define PINMUX_AUX_BT_WAKE_AP_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_BT_WAKE_AP_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_BT_WAKE_AP_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BT_WAKE_AP_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BT_WAKE_AP_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_BT_WAKE_AP_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_BT_WAKE_AP_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_BT_WAKE_AP_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_BT_WAKE_AP_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_BT_WAKE_AP_0_LOCK_SHIFT)
#define PINMUX_AUX_BT_WAKE_AP_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_BT_WAKE_AP_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_BT_WAKE_AP_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BT_WAKE_AP_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BT_WAKE_AP_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_BT_WAKE_AP_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_BT_WAKE_AP_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP5_DIN_0
#define PINMUX_AUX_DAP5_DIN_0                   _MK_ADDR_CONST(0x3430)
#define PINMUX_AUX_DAP5_DIN_0_SECURE                    0x0
#define PINMUX_AUX_DAP5_DIN_0_WORD_COUNT                        0x1
#define PINMUX_AUX_DAP5_DIN_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP5_DIN_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP5_DIN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP5_DIN_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP5_DIN_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP5_DIN_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP5_DIN_0_PM_SHIFT)
#define PINMUX_AUX_DAP5_DIN_0_PM_RANGE                  1:0
#define PINMUX_AUX_DAP5_DIN_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_DAP5_DIN_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP5_DIN_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_PM_INIT_ENUM                      I2S4
#define PINMUX_AUX_DAP5_DIN_0_PM_I2S4                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_DIN_0_PM_SPI1                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP5_DIN_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP5_DIN_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP5_DIN_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP5_DIN_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP5_DIN_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP5_DIN_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_DAP5_DIN_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_DAP5_DIN_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_DIN_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP5_DIN_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_DAP5_DIN_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_DIN_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP5_DIN_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP5_DIN_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP5_DIN_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP5_DIN_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP5_DIN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP5_DIN_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_DAP5_DIN_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_DAP5_DIN_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_DIN_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_DIN_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_DAP5_DIN_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_DIN_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP5_DIN_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP5_DIN_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP5_DIN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP5_DIN_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_DAP5_DIN_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_DAP5_DIN_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_DIN_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_DIN_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_DAP5_DIN_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_DIN_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP5_DIN_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP5_DIN_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP5_DIN_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP5_DIN_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_DAP5_DIN_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_DAP5_DIN_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_DIN_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DIN_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_DAP5_DIN_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_DIN_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP5_DOUT_0
#define PINMUX_AUX_DAP5_DOUT_0                  _MK_ADDR_CONST(0x3434)
#define PINMUX_AUX_DAP5_DOUT_0_SECURE                   0x0
#define PINMUX_AUX_DAP5_DOUT_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP5_DOUT_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP5_DOUT_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP5_DOUT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP5_DOUT_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP5_DOUT_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP5_DOUT_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP5_DOUT_0_PM_SHIFT)
#define PINMUX_AUX_DAP5_DOUT_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP5_DOUT_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP5_DOUT_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP5_DOUT_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_PM_INIT_ENUM                     I2S4
#define PINMUX_AUX_DAP5_DOUT_0_PM_I2S4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_DOUT_0_PM_SPI1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP5_DOUT_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP5_DOUT_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP5_DOUT_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP5_DOUT_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP5_DOUT_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP5_DOUT_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP5_DOUT_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP5_DOUT_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_DOUT_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP5_DOUT_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP5_DOUT_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_DOUT_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP5_DOUT_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP5_DOUT_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP5_DOUT_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP5_DOUT_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP5_DOUT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP5_DOUT_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP5_DOUT_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP5_DOUT_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_DOUT_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_DOUT_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP5_DOUT_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_DOUT_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP5_DOUT_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP5_DOUT_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP5_DOUT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP5_DOUT_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP5_DOUT_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP5_DOUT_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_DOUT_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_DOUT_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP5_DOUT_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_DOUT_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP5_DOUT_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP5_DOUT_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP5_DOUT_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP5_DOUT_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP5_DOUT_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP5_DOUT_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_DOUT_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_DOUT_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP5_DOUT_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_DOUT_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP5_FS_0
#define PINMUX_AUX_DAP5_FS_0                    _MK_ADDR_CONST(0x3438)
#define PINMUX_AUX_DAP5_FS_0_SECURE                     0x0
#define PINMUX_AUX_DAP5_FS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DAP5_FS_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP5_FS_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP5_FS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP5_FS_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP5_FS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP5_FS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP5_FS_0_PM_SHIFT)
#define PINMUX_AUX_DAP5_FS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DAP5_FS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DAP5_FS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP5_FS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_PM_INIT_ENUM                       I2S4
#define PINMUX_AUX_DAP5_FS_0_PM_I2S4                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_FS_0_PM_SPI1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP5_FS_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP5_FS_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP5_FS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP5_FS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP5_FS_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP5_FS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DAP5_FS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DAP5_FS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_FS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP5_FS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DAP5_FS_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_FS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP5_FS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP5_FS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP5_FS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP5_FS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP5_FS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP5_FS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DAP5_FS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DAP5_FS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_FS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_FS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DAP5_FS_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_FS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP5_FS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP5_FS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP5_FS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP5_FS_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DAP5_FS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DAP5_FS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_FS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_FS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DAP5_FS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_FS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP5_FS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP5_FS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP5_FS_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP5_FS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DAP5_FS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DAP5_FS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_FS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_FS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DAP5_FS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_FS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DAP5_SCLK_0
#define PINMUX_AUX_DAP5_SCLK_0                  _MK_ADDR_CONST(0x343c)
#define PINMUX_AUX_DAP5_SCLK_0_SECURE                   0x0
#define PINMUX_AUX_DAP5_SCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DAP5_SCLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DAP5_SCLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP5_SCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP5_SCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DAP5_SCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DAP5_SCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP5_SCLK_0_PM_SHIFT)
#define PINMUX_AUX_DAP5_SCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DAP5_SCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DAP5_SCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP5_SCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_PM_INIT_ENUM                     I2S4
#define PINMUX_AUX_DAP5_SCLK_0_PM_I2S4                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_SCLK_0_PM_SPI1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP5_SCLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP5_SCLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP5_SCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DAP5_SCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DAP5_SCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DAP5_SCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DAP5_SCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DAP5_SCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_SCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DAP5_SCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DAP5_SCLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_SCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DAP5_SCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DAP5_SCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DAP5_SCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DAP5_SCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP5_SCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DAP5_SCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DAP5_SCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DAP5_SCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_SCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_SCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DAP5_SCLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_SCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP5_SCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DAP5_SCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP5_SCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DAP5_SCLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DAP5_SCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DAP5_SCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_SCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_SCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DAP5_SCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_SCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DAP5_SCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DAP5_SCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DAP5_SCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DAP5_SCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DAP5_SCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DAP5_SCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DAP5_SCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DAP5_SCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DAP5_SCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DAP5_SCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DCA_LPM_0
#define PINMUX_AUX_DCA_LPM_0                    _MK_ADDR_CONST(0x3440)
#define PINMUX_AUX_DCA_LPM_0_SECURE                     0x0
#define PINMUX_AUX_DCA_LPM_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DCA_LPM_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DCA_LPM_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DCA_LPM_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DCA_LPM_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DCA_LPM_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DCA_LPM_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DCA_LPM_0_PM_SHIFT)
#define PINMUX_AUX_DCA_LPM_0_PM_RANGE                   1:0
#define PINMUX_AUX_DCA_LPM_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DCA_LPM_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DCA_LPM_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_PM_INIT_ENUM                       DISPLAYA
#define PINMUX_AUX_DCA_LPM_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LPM_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_DCA_LPM_0_PM_PWM0                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DCA_LPM_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DCA_LPM_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DCA_LPM_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DCA_LPM_0_PUPD_SHIFT)
#define PINMUX_AUX_DCA_LPM_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DCA_LPM_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DCA_LPM_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LPM_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DCA_LPM_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DCA_LPM_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LPM_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DCA_LPM_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DCA_LPM_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DCA_LPM_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DCA_LPM_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DCA_LPM_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DCA_LPM_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DCA_LPM_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DCA_LPM_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LPM_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LPM_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DCA_LPM_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LPM_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DCA_LPM_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DCA_LPM_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DCA_LPM_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DCA_LPM_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DCA_LPM_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DCA_LPM_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LPM_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LPM_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DCA_LPM_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LPM_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DCA_LPM_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DCA_LPM_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DCA_LPM_0_LOCK_SHIFT)
#define PINMUX_AUX_DCA_LPM_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DCA_LPM_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DCA_LPM_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LPM_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LPM_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DCA_LPM_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LPM_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DCA_LSC_0
#define PINMUX_AUX_DCA_LSC_0                    _MK_ADDR_CONST(0x3444)
#define PINMUX_AUX_DCA_LSC_0_SECURE                     0x0
#define PINMUX_AUX_DCA_LSC_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DCA_LSC_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DCA_LSC_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DCA_LSC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DCA_LSC_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DCA_LSC_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DCA_LSC_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DCA_LSC_0_PM_SHIFT)
#define PINMUX_AUX_DCA_LSC_0_PM_RANGE                   1:0
#define PINMUX_AUX_DCA_LSC_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DCA_LSC_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DCA_LSC_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_PM_INIT_ENUM                       DISPLAYA
#define PINMUX_AUX_DCA_LSC_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LSC_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_DCA_LSC_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DCA_LSC_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DCA_LSC_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DCA_LSC_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DCA_LSC_0_PUPD_SHIFT)
#define PINMUX_AUX_DCA_LSC_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DCA_LSC_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DCA_LSC_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LSC_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DCA_LSC_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DCA_LSC_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LSC_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DCA_LSC_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DCA_LSC_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DCA_LSC_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DCA_LSC_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DCA_LSC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DCA_LSC_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DCA_LSC_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DCA_LSC_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LSC_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LSC_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DCA_LSC_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LSC_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DCA_LSC_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DCA_LSC_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DCA_LSC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DCA_LSC_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DCA_LSC_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DCA_LSC_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LSC_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LSC_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DCA_LSC_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LSC_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DCA_LSC_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DCA_LSC_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DCA_LSC_0_LOCK_SHIFT)
#define PINMUX_AUX_DCA_LSC_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DCA_LSC_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DCA_LSC_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LSC_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSC_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DCA_LSC_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LSC_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DCA_LSPII_0
#define PINMUX_AUX_DCA_LSPII_0                  _MK_ADDR_CONST(0x3448)
#define PINMUX_AUX_DCA_LSPII_0_SECURE                   0x0
#define PINMUX_AUX_DCA_LSPII_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DCA_LSPII_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DCA_LSPII_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DCA_LSPII_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DCA_LSPII_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DCA_LSPII_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DCA_LSPII_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DCA_LSPII_0_PM_SHIFT)
#define PINMUX_AUX_DCA_LSPII_0_PM_RANGE                 1:0
#define PINMUX_AUX_DCA_LSPII_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DCA_LSPII_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DCA_LSPII_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_PM_INIT_ENUM                     DISPLAYA
#define PINMUX_AUX_DCA_LSPII_0_PM_DISPLAYA                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LSPII_0_PM_DISPLAYB                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DCA_LSPII_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DCA_LSPII_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DCA_LSPII_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DCA_LSPII_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DCA_LSPII_0_PUPD_SHIFT)
#define PINMUX_AUX_DCA_LSPII_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DCA_LSPII_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DCA_LSPII_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LSPII_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DCA_LSPII_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DCA_LSPII_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LSPII_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DCA_LSPII_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DCA_LSPII_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DCA_LSPII_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DCA_LSPII_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DCA_LSPII_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DCA_LSPII_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DCA_LSPII_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DCA_LSPII_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LSPII_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LSPII_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DCA_LSPII_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LSPII_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DCA_LSPII_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DCA_LSPII_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DCA_LSPII_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DCA_LSPII_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DCA_LSPII_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DCA_LSPII_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LSPII_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LSPII_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DCA_LSPII_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LSPII_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DCA_LSPII_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DCA_LSPII_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DCA_LSPII_0_LOCK_SHIFT)
#define PINMUX_AUX_DCA_LSPII_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DCA_LSPII_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DCA_LSPII_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LSPII_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LSPII_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DCA_LSPII_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LSPII_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DCA_LVS_0
#define PINMUX_AUX_DCA_LVS_0                    _MK_ADDR_CONST(0x344c)
#define PINMUX_AUX_DCA_LVS_0_SECURE                     0x0
#define PINMUX_AUX_DCA_LVS_0_WORD_COUNT                         0x1
#define PINMUX_AUX_DCA_LVS_0_RESET_VAL                  _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DCA_LVS_0_RESET_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DCA_LVS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_READ_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DCA_LVS_0_WRITE_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DCA_LVS_0_PM_SHIFT                   _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DCA_LVS_0_PM_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_DCA_LVS_0_PM_SHIFT)
#define PINMUX_AUX_DCA_LVS_0_PM_RANGE                   1:0
#define PINMUX_AUX_DCA_LVS_0_PM_WOFFSET                 0x0
#define PINMUX_AUX_DCA_LVS_0_PM_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_PM_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DCA_LVS_0_PM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_PM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_PM_INIT_ENUM                       DISPLAYA
#define PINMUX_AUX_DCA_LVS_0_PM_DISPLAYA                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LVS_0_PM_DISPLAYB                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_DCA_LVS_0_PM_RSVD2                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_DCA_LVS_0_PM_RSVD3                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DCA_LVS_0_PUPD_SHIFT                 _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DCA_LVS_0_PUPD_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DCA_LVS_0_PUPD_SHIFT)
#define PINMUX_AUX_DCA_LVS_0_PUPD_RANGE                 3:2
#define PINMUX_AUX_DCA_LVS_0_PUPD_WOFFSET                       0x0
#define PINMUX_AUX_DCA_LVS_0_PUPD_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LVS_0_PUPD_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DCA_LVS_0_PUPD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_PUPD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_PUPD_INIT_ENUM                     PULL_DOWN
#define PINMUX_AUX_DCA_LVS_0_PUPD_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LVS_0_PUPD_PULL_DOWN                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_DCA_LVS_0_PUPD_PULL_UP                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_DCA_LVS_0_PUPD_RSVD                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_DCA_LVS_0_TRISTATE_SHIFT                     _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DCA_LVS_0_TRISTATE_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_DCA_LVS_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DCA_LVS_0_TRISTATE_RANGE                     4:4
#define PINMUX_AUX_DCA_LVS_0_TRISTATE_WOFFSET                   0x0
#define PINMUX_AUX_DCA_LVS_0_TRISTATE_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LVS_0_TRISTATE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LVS_0_TRISTATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_TRISTATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_TRISTATE_INIT_ENUM                 TRISTATE
#define PINMUX_AUX_DCA_LVS_0_TRISTATE_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LVS_0_TRISTATE_TRISTATE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DCA_LVS_0_E_INPUT_SHIFT                      _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DCA_LVS_0_E_INPUT_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DCA_LVS_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DCA_LVS_0_E_INPUT_RANGE                      5:5
#define PINMUX_AUX_DCA_LVS_0_E_INPUT_WOFFSET                    0x0
#define PINMUX_AUX_DCA_LVS_0_E_INPUT_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LVS_0_E_INPUT_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LVS_0_E_INPUT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_E_INPUT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_E_INPUT_INIT_ENUM                  ENABLE
#define PINMUX_AUX_DCA_LVS_0_E_INPUT_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LVS_0_E_INPUT_ENABLE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_DCA_LVS_0_LOCK_SHIFT                 _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DCA_LVS_0_LOCK_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_DCA_LVS_0_LOCK_SHIFT)
#define PINMUX_AUX_DCA_LVS_0_LOCK_RANGE                 7:7
#define PINMUX_AUX_DCA_LVS_0_LOCK_WOFFSET                       0x0
#define PINMUX_AUX_DCA_LVS_0_LOCK_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_LOCK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DCA_LVS_0_LOCK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_LOCK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DCA_LVS_0_LOCK_INIT_ENUM                     DISABLE
#define PINMUX_AUX_DCA_LVS_0_LOCK_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_DCA_LVS_0_LOCK_ENABLE                        _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DMIC0_CLK_0
#define PINMUX_AUX_DMIC0_CLK_0                  _MK_ADDR_CONST(0x3450)
#define PINMUX_AUX_DMIC0_CLK_0_SECURE                   0x0
#define PINMUX_AUX_DMIC0_CLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DMIC0_CLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DMIC0_CLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DMIC0_CLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DMIC0_CLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DMIC0_CLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DMIC0_CLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC0_CLK_0_PM_SHIFT)
#define PINMUX_AUX_DMIC0_CLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DMIC0_CLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DMIC0_CLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC0_CLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_PM_INIT_ENUM                     DMIC0
#define PINMUX_AUX_DMIC0_CLK_0_PM_DMIC0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC0_CLK_0_PM_I2S2                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC0_CLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC0_CLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC0_CLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DMIC0_CLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC0_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DMIC0_CLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DMIC0_CLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DMIC0_CLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC0_CLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC0_CLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DMIC0_CLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC0_CLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC0_CLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC0_CLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC0_CLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DMIC0_CLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC0_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DMIC0_CLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DMIC0_CLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC0_CLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC0_CLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC0_CLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DMIC0_CLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC0_CLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC0_CLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DMIC0_CLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC0_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DMIC0_CLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DMIC0_CLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC0_CLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC0_CLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC0_CLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DMIC0_CLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC0_CLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC0_CLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DMIC0_CLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC0_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DMIC0_CLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DMIC0_CLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC0_CLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC0_CLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_CLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DMIC0_CLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC0_CLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DMIC0_DATA_0
#define PINMUX_AUX_DMIC0_DATA_0                 _MK_ADDR_CONST(0x3454)
#define PINMUX_AUX_DMIC0_DATA_0_SECURE                  0x0
#define PINMUX_AUX_DMIC0_DATA_0_WORD_COUNT                      0x1
#define PINMUX_AUX_DMIC0_DATA_0_RESET_VAL                       _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DMIC0_DATA_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DMIC0_DATA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DMIC0_DATA_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DMIC0_DATA_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DMIC0_DATA_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC0_DATA_0_PM_SHIFT)
#define PINMUX_AUX_DMIC0_DATA_0_PM_RANGE                        1:0
#define PINMUX_AUX_DMIC0_DATA_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_DMIC0_DATA_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC0_DATA_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_PM_INIT_ENUM                    DMIC0
#define PINMUX_AUX_DMIC0_DATA_0_PM_DMIC0                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC0_DATA_0_PM_I2S2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC0_DATA_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC0_DATA_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC0_DATA_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DMIC0_DATA_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC0_DATA_0_PUPD_SHIFT)
#define PINMUX_AUX_DMIC0_DATA_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_DMIC0_DATA_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_DMIC0_DATA_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC0_DATA_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC0_DATA_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_DMIC0_DATA_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC0_DATA_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC0_DATA_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC0_DATA_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC0_DATA_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DMIC0_DATA_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC0_DATA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DMIC0_DATA_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_DMIC0_DATA_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_DMIC0_DATA_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC0_DATA_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC0_DATA_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_DMIC0_DATA_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC0_DATA_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC0_DATA_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DMIC0_DATA_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC0_DATA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DMIC0_DATA_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_DMIC0_DATA_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_DMIC0_DATA_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC0_DATA_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC0_DATA_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_DMIC0_DATA_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC0_DATA_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC0_DATA_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DMIC0_DATA_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC0_DATA_0_LOCK_SHIFT)
#define PINMUX_AUX_DMIC0_DATA_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_DMIC0_DATA_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_DMIC0_DATA_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC0_DATA_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC0_DATA_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DMIC0_DATA_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC0_DATA_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DMIC1_CLK_0
#define PINMUX_AUX_DMIC1_CLK_0                  _MK_ADDR_CONST(0x3458)
#define PINMUX_AUX_DMIC1_CLK_0_SECURE                   0x0
#define PINMUX_AUX_DMIC1_CLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_DMIC1_CLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DMIC1_CLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DMIC1_CLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DMIC1_CLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DMIC1_CLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC1_CLK_0_PM_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_DMIC1_CLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_DMIC1_CLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC1_CLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_PM_INIT_ENUM                     DMIC1
#define PINMUX_AUX_DMIC1_CLK_0_PM_DMIC1                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_PM_I2S2                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC1_CLK_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC1_CLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC1_CLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC1_CLK_0_PUPD_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC1_CLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_CLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_CLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_CLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_CLK_0_LOCK_SHIFT)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_CLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DMIC1_DATA_0
#define PINMUX_AUX_DMIC1_DATA_0                 _MK_ADDR_CONST(0x345c)
#define PINMUX_AUX_DMIC1_DATA_0_SECURE                  0x0
#define PINMUX_AUX_DMIC1_DATA_0_WORD_COUNT                      0x1
#define PINMUX_AUX_DMIC1_DATA_0_RESET_VAL                       _MK_MASK_CONST(0x34)
#define PINMUX_AUX_DMIC1_DATA_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DMIC1_DATA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DMIC1_DATA_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DMIC1_DATA_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DMIC1_DATA_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC1_DATA_0_PM_SHIFT)
#define PINMUX_AUX_DMIC1_DATA_0_PM_RANGE                        1:0
#define PINMUX_AUX_DMIC1_DATA_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_DMIC1_DATA_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC1_DATA_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_PM_INIT_ENUM                    DMIC1
#define PINMUX_AUX_DMIC1_DATA_0_PM_DMIC1                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DATA_0_PM_I2S2                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC1_DATA_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC1_DATA_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC1_DATA_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DMIC1_DATA_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_DMIC1_DATA_0_PUPD_SHIFT)
#define PINMUX_AUX_DMIC1_DATA_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_DMIC1_DATA_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_DMIC1_DATA_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DATA_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DMIC1_DATA_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_DMIC1_DATA_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DATA_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_DMIC1_DATA_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DMIC1_DATA_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_DMIC1_DATA_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DMIC1_DATA_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_DATA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DMIC1_DATA_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_DMIC1_DATA_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_DMIC1_DATA_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DATA_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DATA_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_DMIC1_DATA_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DATA_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_DATA_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DMIC1_DATA_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_DATA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DMIC1_DATA_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_DMIC1_DATA_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_DMIC1_DATA_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DATA_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DATA_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_DMIC1_DATA_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DATA_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_DMIC1_DATA_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DMIC1_DATA_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DMIC1_DATA_0_LOCK_SHIFT)
#define PINMUX_AUX_DMIC1_DATA_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_DMIC1_DATA_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_DMIC1_DATA_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DMIC1_DATA_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DMIC1_DATA_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_DMIC1_DATA_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_DMIC1_DATA_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPS_AP_INT_0
#define PINMUX_AUX_GPS_AP_INT_0                 _MK_ADDR_CONST(0x3460)
#define PINMUX_AUX_GPS_AP_INT_0_SECURE                  0x0
#define PINMUX_AUX_GPS_AP_INT_0_WORD_COUNT                      0x1
#define PINMUX_AUX_GPS_AP_INT_0_RESET_VAL                       _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPS_AP_INT_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPS_AP_INT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPS_AP_INT_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPS_AP_INT_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPS_AP_INT_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPS_AP_INT_0_PM_SHIFT)
#define PINMUX_AUX_GPS_AP_INT_0_PM_RANGE                        1:0
#define PINMUX_AUX_GPS_AP_INT_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_GPS_AP_INT_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPS_AP_INT_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_PM_INIT_ENUM                    RSVD0
#define PINMUX_AUX_GPS_AP_INT_0_PM_RSVD0                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPS_AP_INT_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPS_AP_INT_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPS_AP_INT_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPS_AP_INT_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPS_AP_INT_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_GPS_AP_INT_0_PUPD_SHIFT)
#define PINMUX_AUX_GPS_AP_INT_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_GPS_AP_INT_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_GPS_AP_INT_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPS_AP_INT_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPS_AP_INT_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_PUPD_INIT_ENUM                  PULL_DOWN
#define PINMUX_AUX_GPS_AP_INT_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPS_AP_INT_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPS_AP_INT_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPS_AP_INT_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPS_AP_INT_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPS_AP_INT_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_GPS_AP_INT_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPS_AP_INT_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_GPS_AP_INT_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_GPS_AP_INT_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPS_AP_INT_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPS_AP_INT_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_GPS_AP_INT_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPS_AP_INT_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPS_AP_INT_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPS_AP_INT_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_GPS_AP_INT_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPS_AP_INT_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_GPS_AP_INT_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_GPS_AP_INT_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPS_AP_INT_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPS_AP_INT_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_GPS_AP_INT_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPS_AP_INT_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPS_AP_INT_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPS_AP_INT_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_GPS_AP_INT_0_LOCK_SHIFT)
#define PINMUX_AUX_GPS_AP_INT_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_GPS_AP_INT_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_GPS_AP_INT_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPS_AP_INT_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPS_AP_INT_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_GPS_AP_INT_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPS_AP_INT_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_AP_READY_0
#define PINMUX_AUX_AP_READY_0                   _MK_ADDR_CONST(0x3464)
#define PINMUX_AUX_AP_READY_0_SECURE                    0x0
#define PINMUX_AUX_AP_READY_0_WORD_COUNT                        0x1
#define PINMUX_AUX_AP_READY_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_AP_READY_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_READY_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_READY_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_AP_READY_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_AP_READY_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_AP_READY_0_PM_SHIFT)
#define PINMUX_AUX_AP_READY_0_PM_RANGE                  1:0
#define PINMUX_AUX_AP_READY_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_AP_READY_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AP_READY_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_PM_INIT_ENUM                      RSVD0
#define PINMUX_AUX_AP_READY_0_PM_RSVD0                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_READY_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_AP_READY_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_AP_READY_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_AP_READY_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_AP_READY_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_AP_READY_0_PUPD_SHIFT)
#define PINMUX_AUX_AP_READY_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_AP_READY_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_AP_READY_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_READY_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_AP_READY_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_AP_READY_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_READY_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_AP_READY_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_AP_READY_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_AP_READY_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_AP_READY_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_READY_0_TRISTATE_SHIFT)
#define PINMUX_AUX_AP_READY_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_AP_READY_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_AP_READY_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_READY_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_READY_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_AP_READY_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_READY_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_AP_READY_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_AP_READY_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_READY_0_E_INPUT_SHIFT)
#define PINMUX_AUX_AP_READY_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_AP_READY_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_AP_READY_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_READY_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_READY_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_AP_READY_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_READY_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_AP_READY_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_AP_READY_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_AP_READY_0_LOCK_SHIFT)
#define PINMUX_AUX_AP_READY_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_AP_READY_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_AP_READY_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_AP_READY_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_AP_READY_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_AP_READY_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_AP_READY_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_I2C1_SCL_0
#define PINMUX_AUX_I2C1_SCL_0                   _MK_ADDR_CONST(0x3468)
#define PINMUX_AUX_I2C1_SCL_0_SECURE                    0x0
#define PINMUX_AUX_I2C1_SCL_0_WORD_COUNT                        0x1
#define PINMUX_AUX_I2C1_SCL_0_RESET_VAL                         _MK_MASK_CONST(0x70)
#define PINMUX_AUX_I2C1_SCL_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_I2C1_SCL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define PINMUX_AUX_I2C1_SCL_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_I2C1_SCL_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_I2C1_SCL_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_I2C1_SCL_0_PM_SHIFT)
#define PINMUX_AUX_I2C1_SCL_0_PM_RANGE                  1:0
#define PINMUX_AUX_I2C1_SCL_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_I2C1_SCL_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_I2C1_SCL_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_PM_INIT_ENUM                      I2C1
#define PINMUX_AUX_I2C1_SCL_0_PM_I2C1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C1_SCL_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_I2C1_SCL_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_I2C1_SCL_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_I2C1_SCL_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_I2C1_SCL_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_I2C1_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_I2C1_SCL_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_I2C1_SCL_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_I2C1_SCL_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_I2C1_SCL_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_I2C1_SCL_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C1_SCL_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_I2C1_SCL_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_I2C1_SCL_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_I2C1_SCL_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_I2C1_SCL_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C1_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_I2C1_SCL_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_I2C1_SCL_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_I2C1_SCL_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SCL_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SCL_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_I2C1_SCL_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C1_SCL_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_I2C1_SCL_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_I2C1_SCL_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C1_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_I2C1_SCL_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_I2C1_SCL_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_I2C1_SCL_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SCL_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SCL_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_I2C1_SCL_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C1_SCL_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_I2C1_SCL_0_OD_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_I2C1_SCL_0_OD_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C1_SCL_0_OD_SHIFT)
#define PINMUX_AUX_I2C1_SCL_0_OD_RANGE                  6:6
#define PINMUX_AUX_I2C1_SCL_0_OD_WOFFSET                        0x0
#define PINMUX_AUX_I2C1_SCL_0_OD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SCL_0_OD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SCL_0_OD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_OD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_OD_INIT_ENUM                      ENABLE
#define PINMUX_AUX_I2C1_SCL_0_OD_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C1_SCL_0_OD_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_I2C1_SCL_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_I2C1_SCL_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C1_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_I2C1_SCL_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_I2C1_SCL_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_I2C1_SCL_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SCL_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SCL_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_I2C1_SCL_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C1_SCL_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_I2C1_SDA_0
#define PINMUX_AUX_I2C1_SDA_0                   _MK_ADDR_CONST(0x346c)
#define PINMUX_AUX_I2C1_SDA_0_SECURE                    0x0
#define PINMUX_AUX_I2C1_SDA_0_WORD_COUNT                        0x1
#define PINMUX_AUX_I2C1_SDA_0_RESET_VAL                         _MK_MASK_CONST(0x70)
#define PINMUX_AUX_I2C1_SDA_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_I2C1_SDA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define PINMUX_AUX_I2C1_SDA_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_I2C1_SDA_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_I2C1_SDA_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_I2C1_SDA_0_PM_SHIFT)
#define PINMUX_AUX_I2C1_SDA_0_PM_RANGE                  1:0
#define PINMUX_AUX_I2C1_SDA_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_I2C1_SDA_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_I2C1_SDA_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_PM_INIT_ENUM                      I2C1
#define PINMUX_AUX_I2C1_SDA_0_PM_I2C1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C1_SDA_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_I2C1_SDA_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_I2C1_SDA_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_I2C1_SDA_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_I2C1_SDA_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_I2C1_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_I2C1_SDA_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_I2C1_SDA_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_I2C1_SDA_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_I2C1_SDA_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_I2C1_SDA_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C1_SDA_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_I2C1_SDA_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_I2C1_SDA_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_I2C1_SDA_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_I2C1_SDA_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C1_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_I2C1_SDA_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_I2C1_SDA_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_I2C1_SDA_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SDA_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SDA_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_I2C1_SDA_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C1_SDA_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_I2C1_SDA_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_I2C1_SDA_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C1_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_I2C1_SDA_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_I2C1_SDA_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_I2C1_SDA_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SDA_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SDA_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_I2C1_SDA_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C1_SDA_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_I2C1_SDA_0_OD_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_I2C1_SDA_0_OD_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C1_SDA_0_OD_SHIFT)
#define PINMUX_AUX_I2C1_SDA_0_OD_RANGE                  6:6
#define PINMUX_AUX_I2C1_SDA_0_OD_WOFFSET                        0x0
#define PINMUX_AUX_I2C1_SDA_0_OD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SDA_0_OD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SDA_0_OD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_OD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_OD_INIT_ENUM                      ENABLE
#define PINMUX_AUX_I2C1_SDA_0_OD_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C1_SDA_0_OD_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_I2C1_SDA_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_I2C1_SDA_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C1_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_I2C1_SDA_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_I2C1_SDA_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_I2C1_SDA_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C1_SDA_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C1_SDA_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_I2C1_SDA_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C1_SDA_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_I2C6_SCL_0
#define PINMUX_AUX_I2C6_SCL_0                   _MK_ADDR_CONST(0x3470)
#define PINMUX_AUX_I2C6_SCL_0_SECURE                    0x0
#define PINMUX_AUX_I2C6_SCL_0_WORD_COUNT                        0x1
#define PINMUX_AUX_I2C6_SCL_0_RESET_VAL                         _MK_MASK_CONST(0x70)
#define PINMUX_AUX_I2C6_SCL_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_I2C6_SCL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define PINMUX_AUX_I2C6_SCL_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_I2C6_SCL_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_I2C6_SCL_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_I2C6_SCL_0_PM_SHIFT)
#define PINMUX_AUX_I2C6_SCL_0_PM_RANGE                  1:0
#define PINMUX_AUX_I2C6_SCL_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_I2C6_SCL_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_I2C6_SCL_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_PM_INIT_ENUM                      I2C6
#define PINMUX_AUX_I2C6_SCL_0_PM_I2C6                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C6_SCL_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_I2C6_SCL_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_I2C6_SCL_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_I2C6_SCL_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_I2C6_SCL_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_I2C6_SCL_0_PUPD_SHIFT)
#define PINMUX_AUX_I2C6_SCL_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_I2C6_SCL_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_I2C6_SCL_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_I2C6_SCL_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_I2C6_SCL_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C6_SCL_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_I2C6_SCL_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_I2C6_SCL_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_I2C6_SCL_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_I2C6_SCL_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C6_SCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_I2C6_SCL_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_I2C6_SCL_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_I2C6_SCL_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SCL_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SCL_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_I2C6_SCL_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C6_SCL_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_I2C6_SCL_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_I2C6_SCL_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C6_SCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_I2C6_SCL_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_I2C6_SCL_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_I2C6_SCL_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SCL_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SCL_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_I2C6_SCL_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C6_SCL_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_I2C6_SCL_0_OD_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_I2C6_SCL_0_OD_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C6_SCL_0_OD_SHIFT)
#define PINMUX_AUX_I2C6_SCL_0_OD_RANGE                  6:6
#define PINMUX_AUX_I2C6_SCL_0_OD_WOFFSET                        0x0
#define PINMUX_AUX_I2C6_SCL_0_OD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SCL_0_OD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SCL_0_OD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_OD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_OD_INIT_ENUM                      ENABLE
#define PINMUX_AUX_I2C6_SCL_0_OD_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C6_SCL_0_OD_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_I2C6_SCL_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_I2C6_SCL_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C6_SCL_0_LOCK_SHIFT)
#define PINMUX_AUX_I2C6_SCL_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_I2C6_SCL_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_I2C6_SCL_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SCL_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SCL_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_I2C6_SCL_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C6_SCL_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_I2C6_SDA_0
#define PINMUX_AUX_I2C6_SDA_0                   _MK_ADDR_CONST(0x3474)
#define PINMUX_AUX_I2C6_SDA_0_SECURE                    0x0
#define PINMUX_AUX_I2C6_SDA_0_WORD_COUNT                        0x1
#define PINMUX_AUX_I2C6_SDA_0_RESET_VAL                         _MK_MASK_CONST(0x70)
#define PINMUX_AUX_I2C6_SDA_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_I2C6_SDA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define PINMUX_AUX_I2C6_SDA_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define PINMUX_AUX_I2C6_SDA_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_I2C6_SDA_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_I2C6_SDA_0_PM_SHIFT)
#define PINMUX_AUX_I2C6_SDA_0_PM_RANGE                  1:0
#define PINMUX_AUX_I2C6_SDA_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_I2C6_SDA_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_I2C6_SDA_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_PM_INIT_ENUM                      I2C6
#define PINMUX_AUX_I2C6_SDA_0_PM_I2C6                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C6_SDA_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_I2C6_SDA_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_I2C6_SDA_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_I2C6_SDA_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_I2C6_SDA_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_I2C6_SDA_0_PUPD_SHIFT)
#define PINMUX_AUX_I2C6_SDA_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_I2C6_SDA_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_I2C6_SDA_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_I2C6_SDA_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_I2C6_SDA_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C6_SDA_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_I2C6_SDA_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_I2C6_SDA_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_I2C6_SDA_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_I2C6_SDA_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C6_SDA_0_TRISTATE_SHIFT)
#define PINMUX_AUX_I2C6_SDA_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_I2C6_SDA_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_I2C6_SDA_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SDA_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SDA_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_I2C6_SDA_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C6_SDA_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_I2C6_SDA_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_I2C6_SDA_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C6_SDA_0_E_INPUT_SHIFT)
#define PINMUX_AUX_I2C6_SDA_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_I2C6_SDA_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_I2C6_SDA_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SDA_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SDA_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_I2C6_SDA_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C6_SDA_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_I2C6_SDA_0_OD_SHIFT                  _MK_SHIFT_CONST(6)
#define PINMUX_AUX_I2C6_SDA_0_OD_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C6_SDA_0_OD_SHIFT)
#define PINMUX_AUX_I2C6_SDA_0_OD_RANGE                  6:6
#define PINMUX_AUX_I2C6_SDA_0_OD_WOFFSET                        0x0
#define PINMUX_AUX_I2C6_SDA_0_OD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SDA_0_OD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SDA_0_OD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_OD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_OD_INIT_ENUM                      ENABLE
#define PINMUX_AUX_I2C6_SDA_0_OD_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C6_SDA_0_OD_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_I2C6_SDA_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_I2C6_SDA_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_I2C6_SDA_0_LOCK_SHIFT)
#define PINMUX_AUX_I2C6_SDA_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_I2C6_SDA_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_I2C6_SDA_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_I2C6_SDA_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_I2C6_SDA_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_I2C6_SDA_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_I2C6_SDA_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 13432 [0x3478]

// Register PINMUX_AUX_MODEM_WAKE_AP_0
#define PINMUX_AUX_MODEM_WAKE_AP_0                      _MK_ADDR_CONST(0x347c)
#define PINMUX_AUX_MODEM_WAKE_AP_0_SECURE                       0x0
#define PINMUX_AUX_MODEM_WAKE_AP_0_WORD_COUNT                   0x1
#define PINMUX_AUX_MODEM_WAKE_AP_0_RESET_VAL                    _MK_MASK_CONST(0x34)
#define PINMUX_AUX_MODEM_WAKE_AP_0_RESET_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_MODEM_WAKE_AP_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_READ_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_MODEM_WAKE_AP_0_WRITE_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_MODEM_WAKE_AP_0_PM_SHIFT)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PM_RANGE                     1:0
#define PINMUX_AUX_MODEM_WAKE_AP_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_MODEM_WAKE_AP_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PM_INIT_ENUM                 RSVD0
#define PINMUX_AUX_MODEM_WAKE_AP_0_PM_RSVD0                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PM_RSVD1                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PM_RSVD2                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PM_RSVD3                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_SHIFT)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_INIT_ENUM                       PULL_DOWN
#define PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_MODEM_WAKE_AP_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_MODEM_WAKE_AP_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_MODEM_WAKE_AP_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_MODEM_WAKE_AP_0_TRISTATE_SHIFT)
#define PINMUX_AUX_MODEM_WAKE_AP_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_MODEM_WAKE_AP_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_MODEM_WAKE_AP_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_MODEM_WAKE_AP_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_MODEM_WAKE_AP_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_TRISTATE_INIT_ENUM                   TRISTATE
#define PINMUX_AUX_MODEM_WAKE_AP_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_MODEM_WAKE_AP_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_MODEM_WAKE_AP_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_MODEM_WAKE_AP_0_E_INPUT_SHIFT)
#define PINMUX_AUX_MODEM_WAKE_AP_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_MODEM_WAKE_AP_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_MODEM_WAKE_AP_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_MODEM_WAKE_AP_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_MODEM_WAKE_AP_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_MODEM_WAKE_AP_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_MODEM_WAKE_AP_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_MODEM_WAKE_AP_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_MODEM_WAKE_AP_0_LOCK_SHIFT)
#define PINMUX_AUX_MODEM_WAKE_AP_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_MODEM_WAKE_AP_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_MODEM_WAKE_AP_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_MODEM_WAKE_AP_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_MODEM_WAKE_AP_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_MODEM_WAKE_AP_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)


// Register PINMUX_AUX_MOTION_INT_L_0
#define PINMUX_AUX_MOTION_INT_L_0                       _MK_ADDR_CONST(0x3480)
#define PINMUX_AUX_MOTION_INT_L_0_SECURE                        0x0
#define PINMUX_AUX_MOTION_INT_L_0_WORD_COUNT                    0x1
#define PINMUX_AUX_MOTION_INT_L_0_RESET_VAL                     _MK_MASK_CONST(0x34)
#define PINMUX_AUX_MOTION_INT_L_0_RESET_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_MOTION_INT_L_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_READ_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_MOTION_INT_L_0_WRITE_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_MOTION_INT_L_0_PM_SHIFT                      _MK_SHIFT_CONST(0)
#define PINMUX_AUX_MOTION_INT_L_0_PM_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_MOTION_INT_L_0_PM_SHIFT)
#define PINMUX_AUX_MOTION_INT_L_0_PM_RANGE                      1:0
#define PINMUX_AUX_MOTION_INT_L_0_PM_WOFFSET                    0x0
#define PINMUX_AUX_MOTION_INT_L_0_PM_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_PM_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_MOTION_INT_L_0_PM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_PM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_PM_INIT_ENUM                  RSVD0
#define PINMUX_AUX_MOTION_INT_L_0_PM_RSVD0                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_MOTION_INT_L_0_PM_RSVD1                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_MOTION_INT_L_0_PM_RSVD2                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_MOTION_INT_L_0_PM_RSVD3                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_MOTION_INT_L_0_PUPD_SHIFT                    _MK_SHIFT_CONST(2)
#define PINMUX_AUX_MOTION_INT_L_0_PUPD_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_MOTION_INT_L_0_PUPD_SHIFT)
#define PINMUX_AUX_MOTION_INT_L_0_PUPD_RANGE                    3:2
#define PINMUX_AUX_MOTION_INT_L_0_PUPD_WOFFSET                  0x0
#define PINMUX_AUX_MOTION_INT_L_0_PUPD_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_MOTION_INT_L_0_PUPD_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_MOTION_INT_L_0_PUPD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_PUPD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_PUPD_INIT_ENUM                        PULL_DOWN
#define PINMUX_AUX_MOTION_INT_L_0_PUPD_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_MOTION_INT_L_0_PUPD_PULL_DOWN                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_MOTION_INT_L_0_PUPD_PULL_UP                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_MOTION_INT_L_0_PUPD_RSVD                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_MOTION_INT_L_0_TRISTATE_SHIFT                        _MK_SHIFT_CONST(4)
#define PINMUX_AUX_MOTION_INT_L_0_TRISTATE_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_MOTION_INT_L_0_TRISTATE_SHIFT)
#define PINMUX_AUX_MOTION_INT_L_0_TRISTATE_RANGE                        4:4
#define PINMUX_AUX_MOTION_INT_L_0_TRISTATE_WOFFSET                      0x0
#define PINMUX_AUX_MOTION_INT_L_0_TRISTATE_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_MOTION_INT_L_0_TRISTATE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_MOTION_INT_L_0_TRISTATE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_TRISTATE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_TRISTATE_INIT_ENUM                    TRISTATE
#define PINMUX_AUX_MOTION_INT_L_0_TRISTATE_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_MOTION_INT_L_0_TRISTATE_TRISTATE                     _MK_ENUM_CONST(1)

#define PINMUX_AUX_MOTION_INT_L_0_E_INPUT_SHIFT                 _MK_SHIFT_CONST(5)
#define PINMUX_AUX_MOTION_INT_L_0_E_INPUT_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_MOTION_INT_L_0_E_INPUT_SHIFT)
#define PINMUX_AUX_MOTION_INT_L_0_E_INPUT_RANGE                 5:5
#define PINMUX_AUX_MOTION_INT_L_0_E_INPUT_WOFFSET                       0x0
#define PINMUX_AUX_MOTION_INT_L_0_E_INPUT_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_MOTION_INT_L_0_E_INPUT_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_MOTION_INT_L_0_E_INPUT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_E_INPUT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_E_INPUT_INIT_ENUM                     ENABLE
#define PINMUX_AUX_MOTION_INT_L_0_E_INPUT_DISABLE                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_MOTION_INT_L_0_E_INPUT_ENABLE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_MOTION_INT_L_0_LOCK_SHIFT                    _MK_SHIFT_CONST(7)
#define PINMUX_AUX_MOTION_INT_L_0_LOCK_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_MOTION_INT_L_0_LOCK_SHIFT)
#define PINMUX_AUX_MOTION_INT_L_0_LOCK_RANGE                    7:7
#define PINMUX_AUX_MOTION_INT_L_0_LOCK_WOFFSET                  0x0
#define PINMUX_AUX_MOTION_INT_L_0_LOCK_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_LOCK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_MOTION_INT_L_0_LOCK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_LOCK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_MOTION_INT_L_0_LOCK_INIT_ENUM                        DISABLE
#define PINMUX_AUX_MOTION_INT_L_0_LOCK_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_MOTION_INT_L_0_LOCK_ENABLE                   _MK_ENUM_CONST(1)


// Register PINMUX_AUX_NFC_DATA_EN_0
#define PINMUX_AUX_NFC_DATA_EN_0                        _MK_ADDR_CONST(0x3484)
#define PINMUX_AUX_NFC_DATA_EN_0_SECURE                         0x0
#define PINMUX_AUX_NFC_DATA_EN_0_WORD_COUNT                     0x1
#define PINMUX_AUX_NFC_DATA_EN_0_RESET_VAL                      _MK_MASK_CONST(0x34)
#define PINMUX_AUX_NFC_DATA_EN_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_NFC_DATA_EN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_NFC_DATA_EN_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_NFC_DATA_EN_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_NFC_DATA_EN_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_NFC_DATA_EN_0_PM_SHIFT)
#define PINMUX_AUX_NFC_DATA_EN_0_PM_RANGE                       1:0
#define PINMUX_AUX_NFC_DATA_EN_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_NFC_DATA_EN_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_NFC_DATA_EN_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_PM_INIT_ENUM                   RSVD0
#define PINMUX_AUX_NFC_DATA_EN_0_PM_RSVD0                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_DATA_EN_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_NFC_DATA_EN_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_NFC_DATA_EN_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_NFC_DATA_EN_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_NFC_DATA_EN_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_NFC_DATA_EN_0_PUPD_SHIFT)
#define PINMUX_AUX_NFC_DATA_EN_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_NFC_DATA_EN_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_NFC_DATA_EN_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_DATA_EN_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_NFC_DATA_EN_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_PUPD_INIT_ENUM                 PULL_DOWN
#define PINMUX_AUX_NFC_DATA_EN_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_DATA_EN_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_NFC_DATA_EN_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_NFC_DATA_EN_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_NFC_DATA_EN_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_NFC_DATA_EN_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_NFC_DATA_EN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_NFC_DATA_EN_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_NFC_DATA_EN_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_NFC_DATA_EN_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_DATA_EN_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_DATA_EN_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_NFC_DATA_EN_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_DATA_EN_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_NFC_DATA_EN_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_NFC_DATA_EN_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_NFC_DATA_EN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_NFC_DATA_EN_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_NFC_DATA_EN_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_NFC_DATA_EN_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_DATA_EN_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_DATA_EN_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_NFC_DATA_EN_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_DATA_EN_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_NFC_DATA_EN_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_NFC_DATA_EN_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_NFC_DATA_EN_0_LOCK_SHIFT)
#define PINMUX_AUX_NFC_DATA_EN_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_NFC_DATA_EN_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_NFC_DATA_EN_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_DATA_EN_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_DATA_EN_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_NFC_DATA_EN_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_DATA_EN_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_NFC_EN_0
#define PINMUX_AUX_NFC_EN_0                     _MK_ADDR_CONST(0x3488)
#define PINMUX_AUX_NFC_EN_0_SECURE                      0x0
#define PINMUX_AUX_NFC_EN_0_WORD_COUNT                  0x1
#define PINMUX_AUX_NFC_EN_0_RESET_VAL                   _MK_MASK_CONST(0x34)
#define PINMUX_AUX_NFC_EN_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_NFC_EN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_NFC_EN_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_NFC_EN_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_NFC_EN_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_NFC_EN_0_PM_SHIFT)
#define PINMUX_AUX_NFC_EN_0_PM_RANGE                    1:0
#define PINMUX_AUX_NFC_EN_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_NFC_EN_0_PM_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_NFC_EN_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_PM_INIT_ENUM                        RSVD0
#define PINMUX_AUX_NFC_EN_0_PM_RSVD0                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_EN_0_PM_RSVD1                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_NFC_EN_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_NFC_EN_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_NFC_EN_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_NFC_EN_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_NFC_EN_0_PUPD_SHIFT)
#define PINMUX_AUX_NFC_EN_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_NFC_EN_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_NFC_EN_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_EN_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_NFC_EN_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_PUPD_INIT_ENUM                      PULL_DOWN
#define PINMUX_AUX_NFC_EN_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_EN_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_NFC_EN_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_NFC_EN_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_NFC_EN_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_NFC_EN_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_NFC_EN_0_TRISTATE_SHIFT)
#define PINMUX_AUX_NFC_EN_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_NFC_EN_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_NFC_EN_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_EN_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_EN_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_NFC_EN_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_EN_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_NFC_EN_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_NFC_EN_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_NFC_EN_0_E_INPUT_SHIFT)
#define PINMUX_AUX_NFC_EN_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_NFC_EN_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_NFC_EN_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_EN_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_EN_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_NFC_EN_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_EN_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_NFC_EN_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_NFC_EN_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_NFC_EN_0_LOCK_SHIFT)
#define PINMUX_AUX_NFC_EN_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_NFC_EN_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_NFC_EN_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_EN_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_EN_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_NFC_EN_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_EN_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_NFC_INT_L_0
#define PINMUX_AUX_NFC_INT_L_0                  _MK_ADDR_CONST(0x348c)
#define PINMUX_AUX_NFC_INT_L_0_SECURE                   0x0
#define PINMUX_AUX_NFC_INT_L_0_WORD_COUNT                       0x1
#define PINMUX_AUX_NFC_INT_L_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_NFC_INT_L_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_NFC_INT_L_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_NFC_INT_L_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_NFC_INT_L_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_NFC_INT_L_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_NFC_INT_L_0_PM_SHIFT)
#define PINMUX_AUX_NFC_INT_L_0_PM_RANGE                 1:0
#define PINMUX_AUX_NFC_INT_L_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_NFC_INT_L_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_NFC_INT_L_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_PM_INIT_ENUM                     RSVD0
#define PINMUX_AUX_NFC_INT_L_0_PM_RSVD0                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_INT_L_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_NFC_INT_L_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_NFC_INT_L_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_NFC_INT_L_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_NFC_INT_L_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_NFC_INT_L_0_PUPD_SHIFT)
#define PINMUX_AUX_NFC_INT_L_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_NFC_INT_L_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_NFC_INT_L_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_INT_L_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_NFC_INT_L_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_NFC_INT_L_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_INT_L_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_NFC_INT_L_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_NFC_INT_L_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_NFC_INT_L_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_NFC_INT_L_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_NFC_INT_L_0_TRISTATE_SHIFT)
#define PINMUX_AUX_NFC_INT_L_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_NFC_INT_L_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_NFC_INT_L_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_INT_L_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_INT_L_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_NFC_INT_L_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_INT_L_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_NFC_INT_L_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_NFC_INT_L_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_NFC_INT_L_0_E_INPUT_SHIFT)
#define PINMUX_AUX_NFC_INT_L_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_NFC_INT_L_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_NFC_INT_L_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_INT_L_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_INT_L_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_NFC_INT_L_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_INT_L_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_NFC_INT_L_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_NFC_INT_L_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_NFC_INT_L_0_LOCK_SHIFT)
#define PINMUX_AUX_NFC_INT_L_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_NFC_INT_L_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_NFC_INT_L_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_NFC_INT_L_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_NFC_INT_L_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_NFC_INT_L_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_NFC_INT_L_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Reserved address 13456 [0x3490]

// Register PINMUX_AUX_SPI3_CS0_N_0
#define PINMUX_AUX_SPI3_CS0_N_0                 _MK_ADDR_CONST(0x3494)
#define PINMUX_AUX_SPI3_CS0_N_0_SECURE                  0x0
#define PINMUX_AUX_SPI3_CS0_N_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SPI3_CS0_N_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SPI3_CS0_N_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_CS0_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_CS0_N_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_CS0_N_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI3_CS0_N_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI3_CS0_N_0_PM_SHIFT)
#define PINMUX_AUX_SPI3_CS0_N_0_PM_RANGE                        1:0
#define PINMUX_AUX_SPI3_CS0_N_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SPI3_CS0_N_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI3_CS0_N_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_PM_INIT_ENUM                    SPI3
#define PINMUX_AUX_SPI3_CS0_N_0_PM_SPI3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_CS0_N_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI3_CS0_N_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI3_CS0_N_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI3_CS0_N_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI3_CS0_N_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI3_CS0_N_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI3_CS0_N_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SPI3_CS0_N_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SPI3_CS0_N_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI3_CS0_N_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI3_CS0_N_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SPI3_CS0_N_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_CS0_N_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI3_CS0_N_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI3_CS0_N_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI3_CS0_N_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI3_CS0_N_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_CS0_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI3_CS0_N_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SPI3_CS0_N_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SPI3_CS0_N_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_CS0_N_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_CS0_N_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SPI3_CS0_N_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_CS0_N_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI3_CS0_N_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI3_CS0_N_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_CS0_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI3_CS0_N_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SPI3_CS0_N_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SPI3_CS0_N_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_CS0_N_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_CS0_N_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SPI3_CS0_N_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_CS0_N_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI3_CS0_N_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI3_CS0_N_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_CS0_N_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI3_CS0_N_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SPI3_CS0_N_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SPI3_CS0_N_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_CS0_N_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS0_N_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SPI3_CS0_N_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_CS0_N_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI3_CS1_N_0
#define PINMUX_AUX_SPI3_CS1_N_0                 _MK_ADDR_CONST(0x3498)
#define PINMUX_AUX_SPI3_CS1_N_0_SECURE                  0x0
#define PINMUX_AUX_SPI3_CS1_N_0_WORD_COUNT                      0x1
#define PINMUX_AUX_SPI3_CS1_N_0_RESET_VAL                       _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SPI3_CS1_N_0_RESET_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_CS1_N_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_READ_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_CS1_N_0_WRITE_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_CS1_N_0_PM_SHIFT                        _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI3_CS1_N_0_PM_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI3_CS1_N_0_PM_SHIFT)
#define PINMUX_AUX_SPI3_CS1_N_0_PM_RANGE                        1:0
#define PINMUX_AUX_SPI3_CS1_N_0_PM_WOFFSET                      0x0
#define PINMUX_AUX_SPI3_CS1_N_0_PM_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_PM_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI3_CS1_N_0_PM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_PM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_PM_INIT_ENUM                    SPI3
#define PINMUX_AUX_SPI3_CS1_N_0_PM_SPI3                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_CS1_N_0_PM_RSVD1                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI3_CS1_N_0_PM_RSVD2                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI3_CS1_N_0_PM_RSVD3                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI3_CS1_N_0_PUPD_SHIFT                      _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI3_CS1_N_0_PUPD_FIELD                      _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI3_CS1_N_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI3_CS1_N_0_PUPD_RANGE                      3:2
#define PINMUX_AUX_SPI3_CS1_N_0_PUPD_WOFFSET                    0x0
#define PINMUX_AUX_SPI3_CS1_N_0_PUPD_DEFAULT                    _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI3_CS1_N_0_PUPD_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI3_CS1_N_0_PUPD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_PUPD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_PUPD_INIT_ENUM                  PULL_UP
#define PINMUX_AUX_SPI3_CS1_N_0_PUPD_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_CS1_N_0_PUPD_PULL_DOWN                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI3_CS1_N_0_PUPD_PULL_UP                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI3_CS1_N_0_PUPD_RSVD                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI3_CS1_N_0_TRISTATE_SHIFT                  _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI3_CS1_N_0_TRISTATE_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_CS1_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI3_CS1_N_0_TRISTATE_RANGE                  4:4
#define PINMUX_AUX_SPI3_CS1_N_0_TRISTATE_WOFFSET                        0x0
#define PINMUX_AUX_SPI3_CS1_N_0_TRISTATE_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_CS1_N_0_TRISTATE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_CS1_N_0_TRISTATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_TRISTATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_TRISTATE_INIT_ENUM                      TRISTATE
#define PINMUX_AUX_SPI3_CS1_N_0_TRISTATE_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_CS1_N_0_TRISTATE_TRISTATE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI3_CS1_N_0_E_INPUT_SHIFT                   _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI3_CS1_N_0_E_INPUT_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_CS1_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI3_CS1_N_0_E_INPUT_RANGE                   5:5
#define PINMUX_AUX_SPI3_CS1_N_0_E_INPUT_WOFFSET                 0x0
#define PINMUX_AUX_SPI3_CS1_N_0_E_INPUT_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_CS1_N_0_E_INPUT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_CS1_N_0_E_INPUT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_E_INPUT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_E_INPUT_INIT_ENUM                       ENABLE
#define PINMUX_AUX_SPI3_CS1_N_0_E_INPUT_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_CS1_N_0_E_INPUT_ENABLE                  _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI3_CS1_N_0_LOCK_SHIFT                      _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI3_CS1_N_0_LOCK_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_CS1_N_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI3_CS1_N_0_LOCK_RANGE                      7:7
#define PINMUX_AUX_SPI3_CS1_N_0_LOCK_WOFFSET                    0x0
#define PINMUX_AUX_SPI3_CS1_N_0_LOCK_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_LOCK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_CS1_N_0_LOCK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_LOCK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_CS1_N_0_LOCK_INIT_ENUM                  DISABLE
#define PINMUX_AUX_SPI3_CS1_N_0_LOCK_DISABLE                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_CS1_N_0_LOCK_ENABLE                     _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI3_MISO_0
#define PINMUX_AUX_SPI3_MISO_0                  _MK_ADDR_CONST(0x349c)
#define PINMUX_AUX_SPI3_MISO_0_SECURE                   0x0
#define PINMUX_AUX_SPI3_MISO_0_WORD_COUNT                       0x1
#define PINMUX_AUX_SPI3_MISO_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SPI3_MISO_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_MISO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_MISO_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_MISO_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI3_MISO_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI3_MISO_0_PM_SHIFT)
#define PINMUX_AUX_SPI3_MISO_0_PM_RANGE                 1:0
#define PINMUX_AUX_SPI3_MISO_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_SPI3_MISO_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI3_MISO_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_PM_INIT_ENUM                     SPI3
#define PINMUX_AUX_SPI3_MISO_0_PM_SPI3                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_MISO_0_PM_UARTD                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI3_MISO_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI3_MISO_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI3_MISO_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI3_MISO_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI3_MISO_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI3_MISO_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_SPI3_MISO_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_SPI3_MISO_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI3_MISO_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI3_MISO_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_SPI3_MISO_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_MISO_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI3_MISO_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI3_MISO_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI3_MISO_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI3_MISO_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_MISO_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI3_MISO_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_SPI3_MISO_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_SPI3_MISO_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_MISO_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_MISO_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_SPI3_MISO_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_MISO_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI3_MISO_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI3_MISO_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_MISO_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI3_MISO_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_SPI3_MISO_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_SPI3_MISO_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_MISO_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_MISO_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_SPI3_MISO_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_MISO_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI3_MISO_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI3_MISO_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_MISO_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI3_MISO_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_SPI3_MISO_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_SPI3_MISO_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_MISO_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MISO_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_SPI3_MISO_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_MISO_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI3_MOSI_0
#define PINMUX_AUX_SPI3_MOSI_0                  _MK_ADDR_CONST(0x34a0)
#define PINMUX_AUX_SPI3_MOSI_0_SECURE                   0x0
#define PINMUX_AUX_SPI3_MOSI_0_WORD_COUNT                       0x1
#define PINMUX_AUX_SPI3_MOSI_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_SPI3_MOSI_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_MOSI_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_MOSI_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_MOSI_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI3_MOSI_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI3_MOSI_0_PM_SHIFT)
#define PINMUX_AUX_SPI3_MOSI_0_PM_RANGE                 1:0
#define PINMUX_AUX_SPI3_MOSI_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_SPI3_MOSI_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI3_MOSI_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_PM_INIT_ENUM                     SPI3
#define PINMUX_AUX_SPI3_MOSI_0_PM_SPI3                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_MOSI_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI3_MOSI_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI3_MOSI_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI3_MOSI_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI3_MOSI_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI3_MOSI_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI3_MOSI_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_SPI3_MOSI_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_SPI3_MOSI_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_SPI3_MOSI_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI3_MOSI_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_SPI3_MOSI_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_MOSI_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI3_MOSI_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI3_MOSI_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI3_MOSI_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI3_MOSI_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_MOSI_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI3_MOSI_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_SPI3_MOSI_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_SPI3_MOSI_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_MOSI_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_MOSI_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_SPI3_MOSI_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_MOSI_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI3_MOSI_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI3_MOSI_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_MOSI_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI3_MOSI_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_SPI3_MOSI_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_SPI3_MOSI_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_MOSI_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_MOSI_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_SPI3_MOSI_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_MOSI_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI3_MOSI_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI3_MOSI_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_MOSI_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI3_MOSI_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_SPI3_MOSI_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_SPI3_MOSI_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_MOSI_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_MOSI_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_SPI3_MOSI_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_MOSI_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_SPI3_SCK_0
#define PINMUX_AUX_SPI3_SCK_0                   _MK_ADDR_CONST(0x34a4)
#define PINMUX_AUX_SPI3_SCK_0_SECURE                    0x0
#define PINMUX_AUX_SPI3_SCK_0_WORD_COUNT                        0x1
#define PINMUX_AUX_SPI3_SCK_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_SPI3_SCK_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_SCK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_SCK_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_SPI3_SCK_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_SPI3_SCK_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI3_SCK_0_PM_SHIFT)
#define PINMUX_AUX_SPI3_SCK_0_PM_RANGE                  1:0
#define PINMUX_AUX_SPI3_SCK_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_SPI3_SCK_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI3_SCK_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_PM_INIT_ENUM                      SPI3
#define PINMUX_AUX_SPI3_SCK_0_PM_SPI3                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_SCK_0_PM_UARTD                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI3_SCK_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI3_SCK_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI3_SCK_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_SPI3_SCK_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_SPI3_SCK_0_PUPD_SHIFT)
#define PINMUX_AUX_SPI3_SCK_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_SPI3_SCK_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_SPI3_SCK_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_SCK_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_SPI3_SCK_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_SPI3_SCK_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_SCK_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_SPI3_SCK_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_SPI3_SCK_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_SPI3_SCK_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_SPI3_SCK_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_SCK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_SPI3_SCK_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_SPI3_SCK_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_SPI3_SCK_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_SCK_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_SCK_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_SPI3_SCK_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_SCK_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI3_SCK_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_SPI3_SCK_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_SCK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_SPI3_SCK_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_SPI3_SCK_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_SPI3_SCK_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_SCK_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_SCK_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_SPI3_SCK_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_SCK_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_SPI3_SCK_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_SPI3_SCK_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_SPI3_SCK_0_LOCK_SHIFT)
#define PINMUX_AUX_SPI3_SCK_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_SPI3_SCK_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_SPI3_SCK_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_SPI3_SCK_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_SPI3_SCK_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_SPI3_SCK_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_SPI3_SCK_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_TOUCH_INT_L_0
#define PINMUX_AUX_TOUCH_INT_L_0                        _MK_ADDR_CONST(0x34a8)
#define PINMUX_AUX_TOUCH_INT_L_0_SECURE                         0x0
#define PINMUX_AUX_TOUCH_INT_L_0_WORD_COUNT                     0x1
#define PINMUX_AUX_TOUCH_INT_L_0_RESET_VAL                      _MK_MASK_CONST(0x34)
#define PINMUX_AUX_TOUCH_INT_L_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_TOUCH_INT_L_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_TOUCH_INT_L_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_TOUCH_INT_L_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_TOUCH_INT_L_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_TOUCH_INT_L_0_PM_SHIFT)
#define PINMUX_AUX_TOUCH_INT_L_0_PM_RANGE                       1:0
#define PINMUX_AUX_TOUCH_INT_L_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_TOUCH_INT_L_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_TOUCH_INT_L_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_PM_INIT_ENUM                   RSVD0
#define PINMUX_AUX_TOUCH_INT_L_0_PM_RSVD0                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_INT_L_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_TOUCH_INT_L_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_TOUCH_INT_L_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_TOUCH_INT_L_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_TOUCH_INT_L_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_TOUCH_INT_L_0_PUPD_SHIFT)
#define PINMUX_AUX_TOUCH_INT_L_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_TOUCH_INT_L_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_TOUCH_INT_L_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_INT_L_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_TOUCH_INT_L_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_PUPD_INIT_ENUM                 PULL_DOWN
#define PINMUX_AUX_TOUCH_INT_L_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_INT_L_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_TOUCH_INT_L_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_TOUCH_INT_L_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_TOUCH_INT_L_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_TOUCH_INT_L_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_TOUCH_INT_L_0_TRISTATE_SHIFT)
#define PINMUX_AUX_TOUCH_INT_L_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_TOUCH_INT_L_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_TOUCH_INT_L_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_INT_L_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_INT_L_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_TOUCH_INT_L_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_INT_L_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_TOUCH_INT_L_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_TOUCH_INT_L_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_TOUCH_INT_L_0_E_INPUT_SHIFT)
#define PINMUX_AUX_TOUCH_INT_L_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_TOUCH_INT_L_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_TOUCH_INT_L_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_INT_L_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_INT_L_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_TOUCH_INT_L_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_INT_L_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_TOUCH_INT_L_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_TOUCH_INT_L_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_TOUCH_INT_L_0_LOCK_SHIFT)
#define PINMUX_AUX_TOUCH_INT_L_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_TOUCH_INT_L_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_TOUCH_INT_L_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_INT_L_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_INT_L_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_TOUCH_INT_L_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_INT_L_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_TOUCH_RESET_L_0
#define PINMUX_AUX_TOUCH_RESET_L_0                      _MK_ADDR_CONST(0x34ac)
#define PINMUX_AUX_TOUCH_RESET_L_0_SECURE                       0x0
#define PINMUX_AUX_TOUCH_RESET_L_0_WORD_COUNT                   0x1
#define PINMUX_AUX_TOUCH_RESET_L_0_RESET_VAL                    _MK_MASK_CONST(0x34)
#define PINMUX_AUX_TOUCH_RESET_L_0_RESET_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_TOUCH_RESET_L_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_READ_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_TOUCH_RESET_L_0_WRITE_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_TOUCH_RESET_L_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_TOUCH_RESET_L_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_TOUCH_RESET_L_0_PM_SHIFT)
#define PINMUX_AUX_TOUCH_RESET_L_0_PM_RANGE                     1:0
#define PINMUX_AUX_TOUCH_RESET_L_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_TOUCH_RESET_L_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_TOUCH_RESET_L_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_PM_INIT_ENUM                 RSVD0
#define PINMUX_AUX_TOUCH_RESET_L_0_PM_RSVD0                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_RESET_L_0_PM_RSVD1                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_TOUCH_RESET_L_0_PM_RSVD2                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_TOUCH_RESET_L_0_PM_RSVD3                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_TOUCH_RESET_L_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_TOUCH_RESET_L_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_TOUCH_RESET_L_0_PUPD_SHIFT)
#define PINMUX_AUX_TOUCH_RESET_L_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_TOUCH_RESET_L_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_TOUCH_RESET_L_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_RESET_L_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_TOUCH_RESET_L_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_PUPD_INIT_ENUM                       PULL_DOWN
#define PINMUX_AUX_TOUCH_RESET_L_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_RESET_L_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_TOUCH_RESET_L_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_TOUCH_RESET_L_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_TOUCH_RESET_L_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_TOUCH_RESET_L_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_TOUCH_RESET_L_0_TRISTATE_SHIFT)
#define PINMUX_AUX_TOUCH_RESET_L_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_TOUCH_RESET_L_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_TOUCH_RESET_L_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_RESET_L_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_RESET_L_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_TRISTATE_INIT_ENUM                   TRISTATE
#define PINMUX_AUX_TOUCH_RESET_L_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_RESET_L_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_TOUCH_RESET_L_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_TOUCH_RESET_L_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_TOUCH_RESET_L_0_E_INPUT_SHIFT)
#define PINMUX_AUX_TOUCH_RESET_L_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_TOUCH_RESET_L_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_TOUCH_RESET_L_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_RESET_L_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_RESET_L_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_TOUCH_RESET_L_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_RESET_L_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_TOUCH_RESET_L_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_TOUCH_RESET_L_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_TOUCH_RESET_L_0_LOCK_SHIFT)
#define PINMUX_AUX_TOUCH_RESET_L_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_TOUCH_RESET_L_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_TOUCH_RESET_L_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_TOUCH_RESET_L_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_TOUCH_RESET_L_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_TOUCH_RESET_L_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_TOUCH_RESET_L_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PO0_0
#define PINMUX_AUX_GPIO_PO0_0                   _MK_ADDR_CONST(0x34b0)
#define PINMUX_AUX_GPIO_PO0_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PO0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PO0_0_RESET_VAL                         _MK_MASK_CONST(0x38)
#define PINMUX_AUX_GPIO_PO0_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO0_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PO0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PO0_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PO0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PO0_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_PM_INIT_ENUM                      UARTD
#define PINMUX_AUX_GPIO_PO0_0_PM_UARTD                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO0_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO0_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO0_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PO0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PO0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PO0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PO0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PO0_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PO0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PO0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PO0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PO0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PO0_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PO0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PO0_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PO0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PO0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PO0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PO0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PO0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PO0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PO0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PO1_0
#define PINMUX_AUX_GPIO_PO1_0                   _MK_ADDR_CONST(0x34b4)
#define PINMUX_AUX_GPIO_PO1_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PO1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PO1_0_RESET_VAL                         _MK_MASK_CONST(0x38)
#define PINMUX_AUX_GPIO_PO1_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO1_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PO1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PO1_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PO1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PO1_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_PM_INIT_ENUM                      UARTD
#define PINMUX_AUX_GPIO_PO1_0_PM_UARTD                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO1_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO1_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PO1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PO1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PO1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PO1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PO1_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PO1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PO1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PO1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PO1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PO1_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PO1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PO1_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PO1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PO1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PO1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PO1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PO1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PO1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PO1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PO2_0
#define PINMUX_AUX_GPIO_PO2_0                   _MK_ADDR_CONST(0x34b8)
#define PINMUX_AUX_GPIO_PO2_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PO2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PO2_0_RESET_VAL                         _MK_MASK_CONST(0x38)
#define PINMUX_AUX_GPIO_PO2_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO2_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PO2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PO2_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PO2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PO2_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_PM_INIT_ENUM                      UARTD
#define PINMUX_AUX_GPIO_PO2_0_PM_UARTD                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO2_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO2_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO2_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PO2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PO2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PO2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PO2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PO2_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PO2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PO2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PO2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PO2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PO2_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PO2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PO2_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PO2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PO2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PO2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PO2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PO2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PO2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PO2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PO3_0
#define PINMUX_AUX_GPIO_PO3_0                   _MK_ADDR_CONST(0x34bc)
#define PINMUX_AUX_GPIO_PO3_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PO3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PO3_0_RESET_VAL                         _MK_MASK_CONST(0x38)
#define PINMUX_AUX_GPIO_PO3_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO3_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PO3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PO3_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PO3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PO3_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_PM_INIT_ENUM                      UARTD
#define PINMUX_AUX_GPIO_PO3_0_PM_UARTD                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO3_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO3_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO3_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PO3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PO3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PO3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PO3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PO3_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PO3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PO3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PO3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PO3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PO3_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PO3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PO3_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PO3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PO3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PO3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PO3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PO3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PO3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PO3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CAM1_MCLK_0
#define PINMUX_AUX_CAM1_MCLK_0                  _MK_ADDR_CONST(0x34c0)
#define PINMUX_AUX_CAM1_MCLK_0_SECURE                   0x0
#define PINMUX_AUX_CAM1_MCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CAM1_MCLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_CAM1_MCLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CAM1_MCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CAM1_MCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CAM1_MCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAM1_MCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM1_MCLK_0_PM_SHIFT)
#define PINMUX_AUX_CAM1_MCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_CAM1_MCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CAM1_MCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM1_MCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_PM_INIT_ENUM                     VI
#define PINMUX_AUX_CAM1_MCLK_0_PM_VI                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM1_MCLK_0_PM_VI_ALT1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM1_MCLK_0_PM_VI_ALT3                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM1_MCLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM1_MCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAM1_MCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM1_MCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_CAM1_MCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CAM1_MCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CAM1_MCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM1_MCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM1_MCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_CAM1_MCLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM1_MCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM1_MCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM1_MCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM1_MCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAM1_MCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM1_MCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAM1_MCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CAM1_MCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CAM1_MCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM1_MCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM1_MCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_CAM1_MCLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM1_MCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM1_MCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAM1_MCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM1_MCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAM1_MCLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_CAM1_MCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CAM1_MCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM1_MCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM1_MCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CAM1_MCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM1_MCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM1_MCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAM1_MCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM1_MCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_CAM1_MCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CAM1_MCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CAM1_MCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM1_MCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM1_MCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAM1_MCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM1_MCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_CAM2_MCLK_0
#define PINMUX_AUX_CAM2_MCLK_0                  _MK_ADDR_CONST(0x34c4)
#define PINMUX_AUX_CAM2_MCLK_0_SECURE                   0x0
#define PINMUX_AUX_CAM2_MCLK_0_WORD_COUNT                       0x1
#define PINMUX_AUX_CAM2_MCLK_0_RESET_VAL                        _MK_MASK_CONST(0x34)
#define PINMUX_AUX_CAM2_MCLK_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CAM2_MCLK_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CAM2_MCLK_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_CAM2_MCLK_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_CAM2_MCLK_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM2_MCLK_0_PM_SHIFT)
#define PINMUX_AUX_CAM2_MCLK_0_PM_RANGE                 1:0
#define PINMUX_AUX_CAM2_MCLK_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_CAM2_MCLK_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM2_MCLK_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_PM_INIT_ENUM                     VIMCLK2
#define PINMUX_AUX_CAM2_MCLK_0_PM_VIMCLK2                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM2_MCLK_0_PM_VIMCLK2_ALT                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM2_MCLK_0_PM_VIMCLK2_ALT_ALT                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM2_MCLK_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM2_MCLK_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_CAM2_MCLK_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_CAM2_MCLK_0_PUPD_SHIFT)
#define PINMUX_AUX_CAM2_MCLK_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_CAM2_MCLK_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_CAM2_MCLK_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM2_MCLK_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_CAM2_MCLK_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_PUPD_INIT_ENUM                   PULL_DOWN
#define PINMUX_AUX_CAM2_MCLK_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM2_MCLK_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_CAM2_MCLK_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_CAM2_MCLK_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_CAM2_MCLK_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_CAM2_MCLK_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM2_MCLK_0_TRISTATE_SHIFT)
#define PINMUX_AUX_CAM2_MCLK_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_CAM2_MCLK_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_CAM2_MCLK_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM2_MCLK_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM2_MCLK_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_CAM2_MCLK_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM2_MCLK_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM2_MCLK_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_CAM2_MCLK_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM2_MCLK_0_E_INPUT_SHIFT)
#define PINMUX_AUX_CAM2_MCLK_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_CAM2_MCLK_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_CAM2_MCLK_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM2_MCLK_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM2_MCLK_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_CAM2_MCLK_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM2_MCLK_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_CAM2_MCLK_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_CAM2_MCLK_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_CAM2_MCLK_0_LOCK_SHIFT)
#define PINMUX_AUX_CAM2_MCLK_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_CAM2_MCLK_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_CAM2_MCLK_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_CAM2_MCLK_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_CAM2_MCLK_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_CAM2_MCLK_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_CAM2_MCLK_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PS0_0
#define PINMUX_AUX_GPIO_PS0_0                   _MK_ADDR_CONST(0x34c8)
#define PINMUX_AUX_GPIO_PS0_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PS0_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PS0_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPIO_PS0_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS0_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS0_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PS0_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PS0_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PS0_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PS0_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PS0_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PS0_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_PM_INIT_ENUM                      VGP1
#define PINMUX_AUX_GPIO_PS0_0_PM_VGP1                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS0_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PS0_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PS0_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PS0_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PS0_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PS0_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PS0_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PS0_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PS0_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS0_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PS0_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GPIO_PS0_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS0_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PS0_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PS0_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PS0_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PS0_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PS0_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PS0_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PS0_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS0_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS0_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PS0_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS0_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PS0_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PS0_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PS0_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PS0_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PS0_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS0_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS0_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PS0_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS0_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PS0_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PS0_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS0_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PS0_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PS0_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PS0_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS0_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS0_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PS0_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS0_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PS1_0
#define PINMUX_AUX_GPIO_PS1_0                   _MK_ADDR_CONST(0x34cc)
#define PINMUX_AUX_GPIO_PS1_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PS1_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PS1_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPIO_PS1_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS1_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS1_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PS1_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PS1_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PS1_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PS1_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PS1_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PS1_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_PM_INIT_ENUM                      VGP2
#define PINMUX_AUX_GPIO_PS1_0_PM_VGP2                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS1_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PS1_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PS1_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PS1_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PS1_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PS1_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PS1_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PS1_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PS1_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS1_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PS1_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GPIO_PS1_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS1_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PS1_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PS1_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PS1_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PS1_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PS1_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PS1_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PS1_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS1_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS1_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PS1_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS1_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PS1_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PS1_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PS1_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PS1_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PS1_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS1_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS1_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PS1_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS1_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PS1_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PS1_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS1_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PS1_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PS1_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PS1_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS1_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS1_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PS1_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS1_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PS2_0
#define PINMUX_AUX_GPIO_PS2_0                   _MK_ADDR_CONST(0x34d0)
#define PINMUX_AUX_GPIO_PS2_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PS2_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PS2_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPIO_PS2_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS2_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS2_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PS2_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PS2_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PS2_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PS2_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PS2_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PS2_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_PM_INIT_ENUM                      VGP3
#define PINMUX_AUX_GPIO_PS2_0_PM_VGP3                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS2_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PS2_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PS2_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PS2_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PS2_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PS2_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PS2_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PS2_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PS2_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS2_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PS2_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GPIO_PS2_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS2_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PS2_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PS2_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PS2_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PS2_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PS2_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PS2_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PS2_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS2_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS2_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PS2_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS2_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PS2_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PS2_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PS2_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PS2_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PS2_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS2_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS2_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PS2_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS2_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PS2_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PS2_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS2_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PS2_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PS2_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PS2_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS2_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS2_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PS2_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS2_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PS3_0
#define PINMUX_AUX_GPIO_PS3_0                   _MK_ADDR_CONST(0x34d4)
#define PINMUX_AUX_GPIO_PS3_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PS3_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PS3_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPIO_PS3_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS3_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS3_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PS3_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PS3_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PS3_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PS3_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PS3_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PS3_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_PM_INIT_ENUM                      VGP4
#define PINMUX_AUX_GPIO_PS3_0_PM_VGP4                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS3_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PS3_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PS3_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PS3_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PS3_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PS3_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PS3_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PS3_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PS3_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS3_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PS3_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GPIO_PS3_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS3_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PS3_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PS3_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PS3_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PS3_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PS3_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PS3_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PS3_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS3_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS3_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PS3_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS3_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PS3_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PS3_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PS3_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PS3_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PS3_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS3_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS3_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PS3_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS3_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PS3_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PS3_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS3_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PS3_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PS3_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PS3_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS3_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS3_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PS3_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS3_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PS4_0
#define PINMUX_AUX_GPIO_PS4_0                   _MK_ADDR_CONST(0x34d8)
#define PINMUX_AUX_GPIO_PS4_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PS4_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PS4_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPIO_PS4_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS4_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS4_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PS4_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PS4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PS4_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PS4_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PS4_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PS4_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_PM_INIT_ENUM                      VGP5
#define PINMUX_AUX_GPIO_PS4_0_PM_VGP5                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS4_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PS4_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PS4_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PS4_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PS4_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PS4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PS4_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PS4_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PS4_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS4_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PS4_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GPIO_PS4_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS4_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PS4_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PS4_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PS4_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PS4_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PS4_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PS4_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PS4_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS4_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS4_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PS4_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS4_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PS4_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PS4_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PS4_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PS4_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PS4_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS4_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS4_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PS4_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS4_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PS4_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PS4_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PS4_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PS4_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PS4_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS4_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS4_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PS4_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS4_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PS5_0
#define PINMUX_AUX_GPIO_PS5_0                   _MK_ADDR_CONST(0x34dc)
#define PINMUX_AUX_GPIO_PS5_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PS5_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PS5_0_RESET_VAL                         _MK_MASK_CONST(0x34)
#define PINMUX_AUX_GPIO_PS5_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS5_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PS5_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PS5_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PS5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PS5_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PS5_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PS5_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PS5_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_PM_INIT_ENUM                      VGP6
#define PINMUX_AUX_GPIO_PS5_0_PM_VGP6                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS5_0_PM_RSVD1                  _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PS5_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PS5_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PS5_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PS5_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PS5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PS5_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PS5_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PS5_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS5_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PS5_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_PUPD_INIT_ENUM                    PULL_DOWN
#define PINMUX_AUX_GPIO_PS5_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS5_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PS5_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PS5_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PS5_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PS5_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PS5_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PS5_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PS5_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS5_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS5_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PS5_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS5_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PS5_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PS5_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PS5_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PS5_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PS5_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS5_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS5_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PS5_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS5_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PS5_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PS5_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PS5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PS5_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PS5_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PS5_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PS5_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PS5_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PS5_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PS5_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Reserved address 13536 [0x34e0]

// Register PINMUX_AUX_DDR_A0_0
#define PINMUX_AUX_DDR_A0_0                     _MK_ADDR_CONST(0x34e4)
#define PINMUX_AUX_DDR_A0_0_SECURE                      0x0
#define PINMUX_AUX_DDR_A0_0_WORD_COUNT                  0x1
#define PINMUX_AUX_DDR_A0_0_RESET_VAL                   _MK_MASK_CONST(0x39)
#define PINMUX_AUX_DDR_A0_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDR_A0_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A0_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A0_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDR_A0_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDR_A0_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DDR_A0_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_DDR_A0_0_PM_SHIFT)
#define PINMUX_AUX_DDR_A0_0_PM_RANGE                    1:0
#define PINMUX_AUX_DDR_A0_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_DDR_A0_0_PM_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A0_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDR_A0_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A0_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A0_0_PM_INIT_ENUM                        UARTA
#define PINMUX_AUX_DDR_A0_0_PM_DDR0                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A0_0_PM_UARTA                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDR_A0_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDR_A0_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDR_A0_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DDR_A0_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DDR_A0_0_PUPD_SHIFT)
#define PINMUX_AUX_DDR_A0_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_DDR_A0_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_DDR_A0_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_DDR_A0_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDR_A0_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A0_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A0_0_PUPD_INIT_ENUM                      PULL_UP
#define PINMUX_AUX_DDR_A0_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A0_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDR_A0_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDR_A0_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDR_A0_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DDR_A0_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDR_A0_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DDR_A0_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_DDR_A0_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_DDR_A0_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A0_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A0_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A0_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A0_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_DDR_A0_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A0_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDR_A0_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DDR_A0_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DDR_A0_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DDR_A0_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_DDR_A0_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_DDR_A0_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A0_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A0_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A0_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A0_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_DDR_A0_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A0_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDR_A0_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DDR_A0_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DDR_A0_0_LOCK_SHIFT)
#define PINMUX_AUX_DDR_A0_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_DDR_A0_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_DDR_A0_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A0_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A0_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A0_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A0_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DDR_A0_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A0_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DDR_A1_0
#define PINMUX_AUX_DDR_A1_0                     _MK_ADDR_CONST(0x34e8)
#define PINMUX_AUX_DDR_A1_0_SECURE                      0x0
#define PINMUX_AUX_DDR_A1_0_WORD_COUNT                  0x1
#define PINMUX_AUX_DDR_A1_0_RESET_VAL                   _MK_MASK_CONST(0x39)
#define PINMUX_AUX_DDR_A1_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDR_A1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A1_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDR_A1_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDR_A1_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DDR_A1_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_DDR_A1_0_PM_SHIFT)
#define PINMUX_AUX_DDR_A1_0_PM_RANGE                    1:0
#define PINMUX_AUX_DDR_A1_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_DDR_A1_0_PM_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A1_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDR_A1_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A1_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A1_0_PM_INIT_ENUM                        UARTA
#define PINMUX_AUX_DDR_A1_0_PM_DDR0                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A1_0_PM_UARTA                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDR_A1_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDR_A1_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDR_A1_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DDR_A1_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DDR_A1_0_PUPD_SHIFT)
#define PINMUX_AUX_DDR_A1_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_DDR_A1_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_DDR_A1_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_DDR_A1_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDR_A1_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A1_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A1_0_PUPD_INIT_ENUM                      PULL_UP
#define PINMUX_AUX_DDR_A1_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A1_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDR_A1_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDR_A1_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDR_A1_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DDR_A1_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDR_A1_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DDR_A1_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_DDR_A1_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_DDR_A1_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A1_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A1_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A1_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A1_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_DDR_A1_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A1_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDR_A1_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DDR_A1_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DDR_A1_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DDR_A1_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_DDR_A1_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_DDR_A1_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A1_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A1_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A1_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A1_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_DDR_A1_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A1_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDR_A1_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DDR_A1_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DDR_A1_0_LOCK_SHIFT)
#define PINMUX_AUX_DDR_A1_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_DDR_A1_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_DDR_A1_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A1_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A1_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A1_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A1_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DDR_A1_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A1_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DDR_A2_0
#define PINMUX_AUX_DDR_A2_0                     _MK_ADDR_CONST(0x34ec)
#define PINMUX_AUX_DDR_A2_0_SECURE                      0x0
#define PINMUX_AUX_DDR_A2_0_WORD_COUNT                  0x1
#define PINMUX_AUX_DDR_A2_0_RESET_VAL                   _MK_MASK_CONST(0x39)
#define PINMUX_AUX_DDR_A2_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDR_A2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A2_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDR_A2_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDR_A2_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DDR_A2_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_DDR_A2_0_PM_SHIFT)
#define PINMUX_AUX_DDR_A2_0_PM_RANGE                    1:0
#define PINMUX_AUX_DDR_A2_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_DDR_A2_0_PM_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A2_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDR_A2_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A2_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A2_0_PM_INIT_ENUM                        UARTA
#define PINMUX_AUX_DDR_A2_0_PM_DDR0                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A2_0_PM_UARTA                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDR_A2_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDR_A2_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDR_A2_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DDR_A2_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DDR_A2_0_PUPD_SHIFT)
#define PINMUX_AUX_DDR_A2_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_DDR_A2_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_DDR_A2_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_DDR_A2_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDR_A2_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A2_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A2_0_PUPD_INIT_ENUM                      PULL_UP
#define PINMUX_AUX_DDR_A2_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A2_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDR_A2_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDR_A2_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDR_A2_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DDR_A2_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDR_A2_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DDR_A2_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_DDR_A2_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_DDR_A2_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A2_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A2_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A2_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A2_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_DDR_A2_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A2_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDR_A2_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DDR_A2_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DDR_A2_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DDR_A2_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_DDR_A2_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_DDR_A2_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A2_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A2_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A2_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A2_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_DDR_A2_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A2_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDR_A2_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DDR_A2_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DDR_A2_0_LOCK_SHIFT)
#define PINMUX_AUX_DDR_A2_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_DDR_A2_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_DDR_A2_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A2_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A2_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A2_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A2_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DDR_A2_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A2_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_DDR_A3_0
#define PINMUX_AUX_DDR_A3_0                     _MK_ADDR_CONST(0x34f0)
#define PINMUX_AUX_DDR_A3_0_SECURE                      0x0
#define PINMUX_AUX_DDR_A3_0_WORD_COUNT                  0x1
#define PINMUX_AUX_DDR_A3_0_RESET_VAL                   _MK_MASK_CONST(0x39)
#define PINMUX_AUX_DDR_A3_0_RESET_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDR_A3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A3_0_READ_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDR_A3_0_WRITE_MASK                  _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_DDR_A3_0_PM_SHIFT                    _MK_SHIFT_CONST(0)
#define PINMUX_AUX_DDR_A3_0_PM_FIELD                    _MK_FIELD_CONST(0x3, PINMUX_AUX_DDR_A3_0_PM_SHIFT)
#define PINMUX_AUX_DDR_A3_0_PM_RANGE                    1:0
#define PINMUX_AUX_DDR_A3_0_PM_WOFFSET                  0x0
#define PINMUX_AUX_DDR_A3_0_PM_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A3_0_PM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDR_A3_0_PM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A3_0_PM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A3_0_PM_INIT_ENUM                        UARTA
#define PINMUX_AUX_DDR_A3_0_PM_DDR0                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A3_0_PM_UARTA                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDR_A3_0_PM_RSVD2                    _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDR_A3_0_PM_RSVD3                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDR_A3_0_PUPD_SHIFT                  _MK_SHIFT_CONST(2)
#define PINMUX_AUX_DDR_A3_0_PUPD_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_DDR_A3_0_PUPD_SHIFT)
#define PINMUX_AUX_DDR_A3_0_PUPD_RANGE                  3:2
#define PINMUX_AUX_DDR_A3_0_PUPD_WOFFSET                        0x0
#define PINMUX_AUX_DDR_A3_0_PUPD_DEFAULT                        _MK_MASK_CONST(0x2)
#define PINMUX_AUX_DDR_A3_0_PUPD_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_DDR_A3_0_PUPD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A3_0_PUPD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A3_0_PUPD_INIT_ENUM                      PULL_UP
#define PINMUX_AUX_DDR_A3_0_PUPD_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A3_0_PUPD_PULL_DOWN                      _MK_ENUM_CONST(1)
#define PINMUX_AUX_DDR_A3_0_PUPD_PULL_UP                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_DDR_A3_0_PUPD_RSVD                   _MK_ENUM_CONST(3)

#define PINMUX_AUX_DDR_A3_0_TRISTATE_SHIFT                      _MK_SHIFT_CONST(4)
#define PINMUX_AUX_DDR_A3_0_TRISTATE_FIELD                      _MK_FIELD_CONST(0x1, PINMUX_AUX_DDR_A3_0_TRISTATE_SHIFT)
#define PINMUX_AUX_DDR_A3_0_TRISTATE_RANGE                      4:4
#define PINMUX_AUX_DDR_A3_0_TRISTATE_WOFFSET                    0x0
#define PINMUX_AUX_DDR_A3_0_TRISTATE_DEFAULT                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A3_0_TRISTATE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A3_0_TRISTATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A3_0_TRISTATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A3_0_TRISTATE_INIT_ENUM                  TRISTATE
#define PINMUX_AUX_DDR_A3_0_TRISTATE_NORMAL                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A3_0_TRISTATE_TRISTATE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDR_A3_0_E_INPUT_SHIFT                       _MK_SHIFT_CONST(5)
#define PINMUX_AUX_DDR_A3_0_E_INPUT_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_DDR_A3_0_E_INPUT_SHIFT)
#define PINMUX_AUX_DDR_A3_0_E_INPUT_RANGE                       5:5
#define PINMUX_AUX_DDR_A3_0_E_INPUT_WOFFSET                     0x0
#define PINMUX_AUX_DDR_A3_0_E_INPUT_DEFAULT                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A3_0_E_INPUT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A3_0_E_INPUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A3_0_E_INPUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A3_0_E_INPUT_INIT_ENUM                   ENABLE
#define PINMUX_AUX_DDR_A3_0_E_INPUT_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A3_0_E_INPUT_ENABLE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_DDR_A3_0_LOCK_SHIFT                  _MK_SHIFT_CONST(7)
#define PINMUX_AUX_DDR_A3_0_LOCK_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_DDR_A3_0_LOCK_SHIFT)
#define PINMUX_AUX_DDR_A3_0_LOCK_RANGE                  7:7
#define PINMUX_AUX_DDR_A3_0_LOCK_WOFFSET                        0x0
#define PINMUX_AUX_DDR_A3_0_LOCK_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A3_0_LOCK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_DDR_A3_0_LOCK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A3_0_LOCK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_DDR_A3_0_LOCK_INIT_ENUM                      DISABLE
#define PINMUX_AUX_DDR_A3_0_LOCK_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_DDR_A3_0_LOCK_ENABLE                 _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART1_RXD_0
#define PINMUX_AUX_UART1_RXD_0                  _MK_ADDR_CONST(0x34f4)
#define PINMUX_AUX_UART1_RXD_0_SECURE                   0x0
#define PINMUX_AUX_UART1_RXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART1_RXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART1_RXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART1_RXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART1_RXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART1_RXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART1_RXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_RXD_0_PM_SHIFT)
#define PINMUX_AUX_UART1_RXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART1_RXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART1_RXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_RXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_PM_INIT_ENUM                     UARTA
#define PINMUX_AUX_UART1_RXD_0_PM_UARTA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RXD_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_RXD_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_RXD_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_RXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART1_RXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_RXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART1_RXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART1_RXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART1_RXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART1_RXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_RXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART1_RXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_RXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_RXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_RXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART1_RXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART1_RXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART1_RXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART1_RXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART1_RXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART1_RXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART1_RXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART1_RXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART1_RXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART1_RXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART1_RXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART1_RXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART1_RXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART1_RXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART1_RXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART1_TXD_0
#define PINMUX_AUX_UART1_TXD_0                  _MK_ADDR_CONST(0x34f8)
#define PINMUX_AUX_UART1_TXD_0_SECURE                   0x0
#define PINMUX_AUX_UART1_TXD_0_WORD_COUNT                       0x1
#define PINMUX_AUX_UART1_TXD_0_RESET_VAL                        _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART1_TXD_0_RESET_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART1_TXD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_READ_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART1_TXD_0_WRITE_MASK                       _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART1_TXD_0_PM_SHIFT                 _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART1_TXD_0_PM_FIELD                 _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_TXD_0_PM_SHIFT)
#define PINMUX_AUX_UART1_TXD_0_PM_RANGE                 1:0
#define PINMUX_AUX_UART1_TXD_0_PM_WOFFSET                       0x0
#define PINMUX_AUX_UART1_TXD_0_PM_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_PM_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_TXD_0_PM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_PM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_PM_INIT_ENUM                     UARTA
#define PINMUX_AUX_UART1_TXD_0_PM_UARTA                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TXD_0_PM_RSVD1                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_TXD_0_PM_RSVD2                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_TXD_0_PM_RSVD3                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_TXD_0_PUPD_SHIFT                       _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART1_TXD_0_PUPD_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_TXD_0_PUPD_SHIFT)
#define PINMUX_AUX_UART1_TXD_0_PUPD_RANGE                       3:2
#define PINMUX_AUX_UART1_TXD_0_PUPD_WOFFSET                     0x0
#define PINMUX_AUX_UART1_TXD_0_PUPD_DEFAULT                     _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART1_TXD_0_PUPD_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_TXD_0_PUPD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_PUPD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_PUPD_INIT_ENUM                   PULL_UP
#define PINMUX_AUX_UART1_TXD_0_PUPD_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TXD_0_PUPD_PULL_DOWN                   _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_TXD_0_PUPD_PULL_UP                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_TXD_0_PUPD_RSVD                        _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_TXD_0_TRISTATE_SHIFT                   _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART1_TXD_0_TRISTATE_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_TXD_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART1_TXD_0_TRISTATE_RANGE                   4:4
#define PINMUX_AUX_UART1_TXD_0_TRISTATE_WOFFSET                 0x0
#define PINMUX_AUX_UART1_TXD_0_TRISTATE_DEFAULT                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TXD_0_TRISTATE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TXD_0_TRISTATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_TRISTATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_TRISTATE_INIT_ENUM                       TRISTATE
#define PINMUX_AUX_UART1_TXD_0_TRISTATE_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TXD_0_TRISTATE_TRISTATE                        _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_TXD_0_E_INPUT_SHIFT                    _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART1_TXD_0_E_INPUT_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_TXD_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART1_TXD_0_E_INPUT_RANGE                    5:5
#define PINMUX_AUX_UART1_TXD_0_E_INPUT_WOFFSET                  0x0
#define PINMUX_AUX_UART1_TXD_0_E_INPUT_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TXD_0_E_INPUT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TXD_0_E_INPUT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_E_INPUT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_E_INPUT_INIT_ENUM                        ENABLE
#define PINMUX_AUX_UART1_TXD_0_E_INPUT_DISABLE                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TXD_0_E_INPUT_ENABLE                   _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_TXD_0_LOCK_SHIFT                       _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART1_TXD_0_LOCK_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_TXD_0_LOCK_SHIFT)
#define PINMUX_AUX_UART1_TXD_0_LOCK_RANGE                       7:7
#define PINMUX_AUX_UART1_TXD_0_LOCK_WOFFSET                     0x0
#define PINMUX_AUX_UART1_TXD_0_LOCK_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_LOCK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_TXD_0_LOCK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_LOCK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_TXD_0_LOCK_INIT_ENUM                   DISABLE
#define PINMUX_AUX_UART1_TXD_0_LOCK_DISABLE                     _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_TXD_0_LOCK_ENABLE                      _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART1_RTS_N_0
#define PINMUX_AUX_UART1_RTS_N_0                        _MK_ADDR_CONST(0x34fc)
#define PINMUX_AUX_UART1_RTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART1_RTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART1_RTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART1_RTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART1_RTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART1_RTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART1_RTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART1_RTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_RTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART1_RTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART1_RTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART1_RTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_RTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_PM_INIT_ENUM                   UARTA
#define PINMUX_AUX_UART1_RTS_N_0_PM_UARTA                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_N_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_RTS_N_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_RTS_N_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_RTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART1_RTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_RTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART1_RTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART1_RTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART1_RTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART1_RTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_RTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART1_RTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_RTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_RTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_RTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART1_RTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART1_RTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART1_RTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART1_RTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART1_RTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART1_RTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART1_RTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART1_RTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART1_RTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART1_RTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_RTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART1_RTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_RTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART1_RTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART1_RTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART1_RTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_RTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_RTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART1_RTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_RTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_UART1_CTS_N_0
#define PINMUX_AUX_UART1_CTS_N_0                        _MK_ADDR_CONST(0x3500)
#define PINMUX_AUX_UART1_CTS_N_0_SECURE                         0x0
#define PINMUX_AUX_UART1_CTS_N_0_WORD_COUNT                     0x1
#define PINMUX_AUX_UART1_CTS_N_0_RESET_VAL                      _MK_MASK_CONST(0x38)
#define PINMUX_AUX_UART1_CTS_N_0_RESET_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART1_CTS_N_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_READ_MASK                      _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART1_CTS_N_0_WRITE_MASK                     _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_UART1_CTS_N_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_UART1_CTS_N_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_CTS_N_0_PM_SHIFT)
#define PINMUX_AUX_UART1_CTS_N_0_PM_RANGE                       1:0
#define PINMUX_AUX_UART1_CTS_N_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_UART1_CTS_N_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_CTS_N_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_PM_INIT_ENUM                   UARTA
#define PINMUX_AUX_UART1_CTS_N_0_PM_UARTA                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_N_0_PM_RSVD1                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_CTS_N_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_CTS_N_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_CTS_N_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_UART1_CTS_N_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_UART1_CTS_N_0_PUPD_SHIFT)
#define PINMUX_AUX_UART1_CTS_N_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_UART1_CTS_N_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_UART1_CTS_N_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x2)
#define PINMUX_AUX_UART1_CTS_N_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_UART1_CTS_N_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_PUPD_INIT_ENUM                 PULL_UP
#define PINMUX_AUX_UART1_CTS_N_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_N_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_UART1_CTS_N_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_UART1_CTS_N_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_UART1_CTS_N_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_UART1_CTS_N_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_CTS_N_0_TRISTATE_SHIFT)
#define PINMUX_AUX_UART1_CTS_N_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_UART1_CTS_N_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_UART1_CTS_N_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_N_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_N_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_UART1_CTS_N_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_N_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_CTS_N_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_UART1_CTS_N_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_CTS_N_0_E_INPUT_SHIFT)
#define PINMUX_AUX_UART1_CTS_N_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_UART1_CTS_N_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_UART1_CTS_N_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_N_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_N_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_UART1_CTS_N_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_N_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_UART1_CTS_N_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_UART1_CTS_N_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_UART1_CTS_N_0_LOCK_SHIFT)
#define PINMUX_AUX_UART1_CTS_N_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_UART1_CTS_N_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_UART1_CTS_N_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_UART1_CTS_N_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_UART1_CTS_N_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_UART1_CTS_N_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_UART1_CTS_N_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PO4_0
#define PINMUX_AUX_GPIO_PO4_0                   _MK_ADDR_CONST(0x3504)
#define PINMUX_AUX_GPIO_PO4_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PO4_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PO4_0_RESET_VAL                         _MK_MASK_CONST(0x38)
#define PINMUX_AUX_GPIO_PO4_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO4_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO4_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PO4_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO4_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PO4_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PO4_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PO4_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO4_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_PM_INIT_ENUM                      SOC
#define PINMUX_AUX_GPIO_PO4_0_PM_SOC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO4_0_PM_SOC_ALT                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO4_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO4_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO4_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PO4_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO4_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PO4_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PO4_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO4_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PO4_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO4_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PO4_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO4_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO4_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO4_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO4_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PO4_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO4_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PO4_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PO4_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PO4_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO4_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO4_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PO4_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO4_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO4_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PO4_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO4_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PO4_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PO4_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PO4_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO4_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO4_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PO4_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO4_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO4_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PO4_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO4_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PO4_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PO4_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO4_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO4_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO4_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PO4_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO4_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PO5_0
#define PINMUX_AUX_GPIO_PO5_0                   _MK_ADDR_CONST(0x3508)
#define PINMUX_AUX_GPIO_PO5_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PO5_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PO5_0_RESET_VAL                         _MK_MASK_CONST(0x38)
#define PINMUX_AUX_GPIO_PO5_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO5_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO5_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PO5_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO5_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PO5_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PO5_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PO5_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO5_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_PM_INIT_ENUM                      SOC
#define PINMUX_AUX_GPIO_PO5_0_PM_SOC                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO5_0_PM_SOC_ALT                        _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO5_0_PM_RSVD2                  _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO5_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO5_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PO5_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO5_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PO5_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PO5_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO5_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x2)
#define PINMUX_AUX_GPIO_PO5_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO5_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_PUPD_INIT_ENUM                    PULL_UP
#define PINMUX_AUX_GPIO_PO5_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO5_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO5_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO5_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO5_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PO5_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO5_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PO5_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PO5_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PO5_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO5_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO5_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PO5_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO5_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO5_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PO5_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO5_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PO5_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PO5_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PO5_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO5_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO5_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PO5_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO5_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO5_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PO5_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO5_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PO5_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PO5_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO5_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO5_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO5_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PO5_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO5_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_GPIO_PO6_0
#define PINMUX_AUX_GPIO_PO6_0                   _MK_ADDR_CONST(0x350c)
#define PINMUX_AUX_GPIO_PO6_0_SECURE                    0x0
#define PINMUX_AUX_GPIO_PO6_0_WORD_COUNT                        0x1
#define PINMUX_AUX_GPIO_PO6_0_RESET_VAL                         _MK_MASK_CONST(0x30)
#define PINMUX_AUX_GPIO_PO6_0_RESET_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_READ_MASK                         _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO6_0_WRITE_MASK                        _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_GPIO_PO6_0_PM_SHIFT                  _MK_SHIFT_CONST(0)
#define PINMUX_AUX_GPIO_PO6_0_PM_FIELD                  _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO6_0_PM_SHIFT)
#define PINMUX_AUX_GPIO_PO6_0_PM_RANGE                  1:0
#define PINMUX_AUX_GPIO_PO6_0_PM_WOFFSET                        0x0
#define PINMUX_AUX_GPIO_PO6_0_PM_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_PM_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO6_0_PM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_PM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_PM_INIT_ENUM                      OWR
#define PINMUX_AUX_GPIO_PO6_0_PM_OWR                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO6_0_PM_SOC                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO6_0_PM_SOC_ALT                        _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO6_0_PM_RSVD3                  _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO6_0_PUPD_SHIFT                        _MK_SHIFT_CONST(2)
#define PINMUX_AUX_GPIO_PO6_0_PUPD_FIELD                        _MK_FIELD_CONST(0x3, PINMUX_AUX_GPIO_PO6_0_PUPD_SHIFT)
#define PINMUX_AUX_GPIO_PO6_0_PUPD_RANGE                        3:2
#define PINMUX_AUX_GPIO_PO6_0_PUPD_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO6_0_PUPD_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_PUPD_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define PINMUX_AUX_GPIO_PO6_0_PUPD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_PUPD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_PUPD_INIT_ENUM                    NORMAL
#define PINMUX_AUX_GPIO_PO6_0_PUPD_NORMAL                       _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO6_0_PUPD_PULL_DOWN                    _MK_ENUM_CONST(1)
#define PINMUX_AUX_GPIO_PO6_0_PUPD_PULL_UP                      _MK_ENUM_CONST(2)
#define PINMUX_AUX_GPIO_PO6_0_PUPD_RSVD                 _MK_ENUM_CONST(3)

#define PINMUX_AUX_GPIO_PO6_0_TRISTATE_SHIFT                    _MK_SHIFT_CONST(4)
#define PINMUX_AUX_GPIO_PO6_0_TRISTATE_FIELD                    _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO6_0_TRISTATE_SHIFT)
#define PINMUX_AUX_GPIO_PO6_0_TRISTATE_RANGE                    4:4
#define PINMUX_AUX_GPIO_PO6_0_TRISTATE_WOFFSET                  0x0
#define PINMUX_AUX_GPIO_PO6_0_TRISTATE_DEFAULT                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO6_0_TRISTATE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO6_0_TRISTATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_TRISTATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_TRISTATE_INIT_ENUM                        TRISTATE
#define PINMUX_AUX_GPIO_PO6_0_TRISTATE_NORMAL                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO6_0_TRISTATE_TRISTATE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO6_0_E_INPUT_SHIFT                     _MK_SHIFT_CONST(5)
#define PINMUX_AUX_GPIO_PO6_0_E_INPUT_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO6_0_E_INPUT_SHIFT)
#define PINMUX_AUX_GPIO_PO6_0_E_INPUT_RANGE                     5:5
#define PINMUX_AUX_GPIO_PO6_0_E_INPUT_WOFFSET                   0x0
#define PINMUX_AUX_GPIO_PO6_0_E_INPUT_DEFAULT                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO6_0_E_INPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO6_0_E_INPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_E_INPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_E_INPUT_INIT_ENUM                 ENABLE
#define PINMUX_AUX_GPIO_PO6_0_E_INPUT_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO6_0_E_INPUT_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_GPIO_PO6_0_LOCK_SHIFT                        _MK_SHIFT_CONST(7)
#define PINMUX_AUX_GPIO_PO6_0_LOCK_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_GPIO_PO6_0_LOCK_SHIFT)
#define PINMUX_AUX_GPIO_PO6_0_LOCK_RANGE                        7:7
#define PINMUX_AUX_GPIO_PO6_0_LOCK_WOFFSET                      0x0
#define PINMUX_AUX_GPIO_PO6_0_LOCK_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_LOCK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_GPIO_PO6_0_LOCK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_LOCK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_GPIO_PO6_0_LOCK_INIT_ENUM                    DISABLE
#define PINMUX_AUX_GPIO_PO6_0_LOCK_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_GPIO_PO6_0_LOCK_ENABLE                       _MK_ENUM_CONST(1)


// Register PINMUX_AUX_PG_OC_0
#define PINMUX_AUX_PG_OC_0                      _MK_ADDR_CONST(0x3510)
#define PINMUX_AUX_PG_OC_0_SECURE                       0x0
#define PINMUX_AUX_PG_OC_0_WORD_COUNT                   0x1
#define PINMUX_AUX_PG_OC_0_RESET_VAL                    _MK_MASK_CONST(0x20)
#define PINMUX_AUX_PG_OC_0_RESET_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PG_OC_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_READ_MASK                    _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PG_OC_0_WRITE_MASK                   _MK_MASK_CONST(0xbf)
#define PINMUX_AUX_PG_OC_0_PM_SHIFT                     _MK_SHIFT_CONST(0)
#define PINMUX_AUX_PG_OC_0_PM_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_PG_OC_0_PM_SHIFT)
#define PINMUX_AUX_PG_OC_0_PM_RANGE                     1:0
#define PINMUX_AUX_PG_OC_0_PM_WOFFSET                   0x0
#define PINMUX_AUX_PG_OC_0_PM_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_PM_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PG_OC_0_PM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_PM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_PM_INIT_ENUM                 PG
#define PINMUX_AUX_PG_OC_0_PM_PG                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_PG_OC_0_PM_RSVD1                     _MK_ENUM_CONST(1)
#define PINMUX_AUX_PG_OC_0_PM_RSVD2                     _MK_ENUM_CONST(2)
#define PINMUX_AUX_PG_OC_0_PM_RSVD3                     _MK_ENUM_CONST(3)

#define PINMUX_AUX_PG_OC_0_PUPD_SHIFT                   _MK_SHIFT_CONST(2)
#define PINMUX_AUX_PG_OC_0_PUPD_FIELD                   _MK_FIELD_CONST(0x3, PINMUX_AUX_PG_OC_0_PUPD_SHIFT)
#define PINMUX_AUX_PG_OC_0_PUPD_RANGE                   3:2
#define PINMUX_AUX_PG_OC_0_PUPD_WOFFSET                 0x0
#define PINMUX_AUX_PG_OC_0_PUPD_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_PUPD_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define PINMUX_AUX_PG_OC_0_PUPD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_PUPD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_PUPD_INIT_ENUM                       NORMAL
#define PINMUX_AUX_PG_OC_0_PUPD_NORMAL                  _MK_ENUM_CONST(0)
#define PINMUX_AUX_PG_OC_0_PUPD_PULL_DOWN                       _MK_ENUM_CONST(1)
#define PINMUX_AUX_PG_OC_0_PUPD_PULL_UP                 _MK_ENUM_CONST(2)
#define PINMUX_AUX_PG_OC_0_PUPD_RSVD                    _MK_ENUM_CONST(3)

#define PINMUX_AUX_PG_OC_0_TRISTATE_SHIFT                       _MK_SHIFT_CONST(4)
#define PINMUX_AUX_PG_OC_0_TRISTATE_FIELD                       _MK_FIELD_CONST(0x1, PINMUX_AUX_PG_OC_0_TRISTATE_SHIFT)
#define PINMUX_AUX_PG_OC_0_TRISTATE_RANGE                       4:4
#define PINMUX_AUX_PG_OC_0_TRISTATE_WOFFSET                     0x0
#define PINMUX_AUX_PG_OC_0_TRISTATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_TRISTATE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PG_OC_0_TRISTATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_TRISTATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_TRISTATE_INIT_ENUM                   NORMAL
#define PINMUX_AUX_PG_OC_0_TRISTATE_NORMAL                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_PG_OC_0_TRISTATE_TRISTATE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_PG_OC_0_E_INPUT_SHIFT                        _MK_SHIFT_CONST(5)
#define PINMUX_AUX_PG_OC_0_E_INPUT_FIELD                        _MK_FIELD_CONST(0x1, PINMUX_AUX_PG_OC_0_E_INPUT_SHIFT)
#define PINMUX_AUX_PG_OC_0_E_INPUT_RANGE                        5:5
#define PINMUX_AUX_PG_OC_0_E_INPUT_WOFFSET                      0x0
#define PINMUX_AUX_PG_OC_0_E_INPUT_DEFAULT                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PG_OC_0_E_INPUT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PG_OC_0_E_INPUT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_E_INPUT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_E_INPUT_INIT_ENUM                    ENABLE
#define PINMUX_AUX_PG_OC_0_E_INPUT_DISABLE                      _MK_ENUM_CONST(0)
#define PINMUX_AUX_PG_OC_0_E_INPUT_ENABLE                       _MK_ENUM_CONST(1)

#define PINMUX_AUX_PG_OC_0_LOCK_SHIFT                   _MK_SHIFT_CONST(7)
#define PINMUX_AUX_PG_OC_0_LOCK_FIELD                   _MK_FIELD_CONST(0x1, PINMUX_AUX_PG_OC_0_LOCK_SHIFT)
#define PINMUX_AUX_PG_OC_0_LOCK_RANGE                   7:7
#define PINMUX_AUX_PG_OC_0_LOCK_WOFFSET                 0x0
#define PINMUX_AUX_PG_OC_0_LOCK_DEFAULT                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_LOCK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define PINMUX_AUX_PG_OC_0_LOCK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_LOCK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define PINMUX_AUX_PG_OC_0_LOCK_INIT_ENUM                       DISABLE
#define PINMUX_AUX_PG_OC_0_LOCK_DISABLE                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_PG_OC_0_LOCK_ENABLE                  _MK_ENUM_CONST(1)


// Register PINMUX_AUX_BCL_0
#define PINMUX_AUX_BCL_0                        _MK_ADDR_CONST(0x3514)
#define PINMUX_AUX_BCL_0_SECURE                         0x0
#define PINMUX_AUX_BCL_0_WORD_COUNT                     0x1
#define PINMUX_AUX_BCL_0_RESET_VAL                      _MK_MASK_CONST(0x30)
#define PINMUX_AUX_BCL_0_RESET_MASK                     _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_BCL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_READ_MASK                      _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_BCL_0_WRITE_MASK                     _MK_MASK_CONST(0x2bf)
#define PINMUX_AUX_BCL_0_PM_SHIFT                       _MK_SHIFT_CONST(0)
#define PINMUX_AUX_BCL_0_PM_FIELD                       _MK_FIELD_CONST(0x3, PINMUX_AUX_BCL_0_PM_SHIFT)
#define PINMUX_AUX_BCL_0_PM_RANGE                       1:0
#define PINMUX_AUX_BCL_0_PM_WOFFSET                     0x0
#define PINMUX_AUX_BCL_0_PM_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_PM_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define PINMUX_AUX_BCL_0_PM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_PM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_PM_INIT_ENUM                   BCL
#define PINMUX_AUX_BCL_0_PM_BCL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCL_0_PM_OWR                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_BCL_0_PM_RSVD2                       _MK_ENUM_CONST(2)
#define PINMUX_AUX_BCL_0_PM_RSVD3                       _MK_ENUM_CONST(3)

#define PINMUX_AUX_BCL_0_PUPD_SHIFT                     _MK_SHIFT_CONST(2)
#define PINMUX_AUX_BCL_0_PUPD_FIELD                     _MK_FIELD_CONST(0x3, PINMUX_AUX_BCL_0_PUPD_SHIFT)
#define PINMUX_AUX_BCL_0_PUPD_RANGE                     3:2
#define PINMUX_AUX_BCL_0_PUPD_WOFFSET                   0x0
#define PINMUX_AUX_BCL_0_PUPD_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_PUPD_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define PINMUX_AUX_BCL_0_PUPD_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_PUPD_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_PUPD_INIT_ENUM                 NORMAL
#define PINMUX_AUX_BCL_0_PUPD_NORMAL                    _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCL_0_PUPD_PULL_DOWN                 _MK_ENUM_CONST(1)
#define PINMUX_AUX_BCL_0_PUPD_PULL_UP                   _MK_ENUM_CONST(2)
#define PINMUX_AUX_BCL_0_PUPD_RSVD                      _MK_ENUM_CONST(3)

#define PINMUX_AUX_BCL_0_TRISTATE_SHIFT                 _MK_SHIFT_CONST(4)
#define PINMUX_AUX_BCL_0_TRISTATE_FIELD                 _MK_FIELD_CONST(0x1, PINMUX_AUX_BCL_0_TRISTATE_SHIFT)
#define PINMUX_AUX_BCL_0_TRISTATE_RANGE                 4:4
#define PINMUX_AUX_BCL_0_TRISTATE_WOFFSET                       0x0
#define PINMUX_AUX_BCL_0_TRISTATE_DEFAULT                       _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCL_0_TRISTATE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCL_0_TRISTATE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_TRISTATE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_TRISTATE_INIT_ENUM                     TRISTATE
#define PINMUX_AUX_BCL_0_TRISTATE_NORMAL                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCL_0_TRISTATE_TRISTATE                      _MK_ENUM_CONST(1)

#define PINMUX_AUX_BCL_0_E_INPUT_SHIFT                  _MK_SHIFT_CONST(5)
#define PINMUX_AUX_BCL_0_E_INPUT_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_BCL_0_E_INPUT_SHIFT)
#define PINMUX_AUX_BCL_0_E_INPUT_RANGE                  5:5
#define PINMUX_AUX_BCL_0_E_INPUT_WOFFSET                        0x0
#define PINMUX_AUX_BCL_0_E_INPUT_DEFAULT                        _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCL_0_E_INPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCL_0_E_INPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_E_INPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_E_INPUT_INIT_ENUM                      ENABLE
#define PINMUX_AUX_BCL_0_E_INPUT_DISABLE                        _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCL_0_E_INPUT_ENABLE                 _MK_ENUM_CONST(1)

#define PINMUX_AUX_BCL_0_LOCK_SHIFT                     _MK_SHIFT_CONST(7)
#define PINMUX_AUX_BCL_0_LOCK_FIELD                     _MK_FIELD_CONST(0x1, PINMUX_AUX_BCL_0_LOCK_SHIFT)
#define PINMUX_AUX_BCL_0_LOCK_RANGE                     7:7
#define PINMUX_AUX_BCL_0_LOCK_WOFFSET                   0x0
#define PINMUX_AUX_BCL_0_LOCK_DEFAULT                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_LOCK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCL_0_LOCK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_LOCK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_LOCK_INIT_ENUM                 DISABLE
#define PINMUX_AUX_BCL_0_LOCK_DISABLE                   _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCL_0_LOCK_ENABLE                    _MK_ENUM_CONST(1)

#define PINMUX_AUX_BCL_0_RCV_SEL_SHIFT                  _MK_SHIFT_CONST(9)
#define PINMUX_AUX_BCL_0_RCV_SEL_FIELD                  _MK_FIELD_CONST(0x1, PINMUX_AUX_BCL_0_RCV_SEL_SHIFT)
#define PINMUX_AUX_BCL_0_RCV_SEL_RANGE                  9:9
#define PINMUX_AUX_BCL_0_RCV_SEL_WOFFSET                        0x0
#define PINMUX_AUX_BCL_0_RCV_SEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_RCV_SEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define PINMUX_AUX_BCL_0_RCV_SEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_RCV_SEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define PINMUX_AUX_BCL_0_RCV_SEL_NORMAL                 _MK_ENUM_CONST(0)
#define PINMUX_AUX_BCL_0_RCV_SEL_HIGH                   _MK_ENUM_CONST(1)


//
// REGISTER LIST
//
#define LIST_ARAPB_MISC_REGS(_op_) \
_op_(APB_MISC_PP_STRAPPING_OPT_A_0) \
_op_(APB_MISC_PP_CONFIG_CTL_0) \
_op_(APB_MISC_PP_PINMUX_GLOBAL_0_0) \
_op_(APB_MISC_PP_MISC_SAVE_THE_DAY_0) \
_op_(APB_MISC_PP_PULLUPDOWN_REG_C_0) \
_op_(APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0) \
_op_(APB_MISC_SC1X_PADS_TVDAC_CONTROL_0) \
_op_(APB_MISC_SC1X_PADS_TVDAC_STATUS_0) \
_op_(APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0) \
_op_(APB_MISC_GP_HIDREV_0) \
_op_(APB_MISC_GP_ASDBGREG_0) \
_op_(APB_MISC_GP_OBSCTRL0_0) \
_op_(APB_MISC_GP_OBSDATA_0) \
_op_(APB_MISC_GP_OBSCTRL1_0) \
_op_(APB_MISC_GP_OBSCTRL2_0) \
_op_(APB_MISC_GP_OBSCTRL3_0) \
_op_(APB_MISC_GP_OBSCTRL4_0) \
_op_(APB_MISC_GP_OBSCTRL5_0) \
_op_(APB_MISC_GP_OBSCTRL6_0) \
_op_(APB_MISC_GP_OBSCTRL7_0) \
_op_(APB_MISC_GP_OBSCTRL8_0) \
_op_(APB_MISC_GP_OBSCTRL9_0) \
_op_(APB_MISC_GP_OBSDBGEN0_0) \
_op_(APB_MISC_GP_ASDBGREG2_0) \
_op_(APB_MISC_GP_EMU_REVID_0) \
_op_(APB_MISC_GP_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_AOCFG1PADCTRL_0) \
_op_(APB_MISC_GP_AOCFG2PADCTRL_0) \
_op_(APB_MISC_GP_CDEV1CFGPADCTRL_0) \
_op_(APB_MISC_GP_DAP1CFGPADCTRL_0) \
_op_(APB_MISC_GP_DAP2CFGPADCTRL_0) \
_op_(APB_MISC_GP_DBGCFGPADCTRL_0) \
_op_(APB_MISC_GP_SDIO3CFGPADCTRL_0) \
_op_(APB_MISC_GP_UART2CFGPADCTRL_0) \
_op_(APB_MISC_GP_UART3CFGPADCTRL_0) \
_op_(APB_MISC_GP_PADCTL_DFT_0) \
_op_(APB_MISC_GP_SDIO1CFGPADCTRL_0) \
_op_(APB_MISC_GP_DDCCFGPADCTRL_0) \
_op_(APB_MISC_GP_GMACFGPADCTRL_0) \
_op_(APB_MISC_GP_GMECFGPADCTRL_0) \
_op_(APB_MISC_GP_OWRCFGPADCTRL_0) \
_op_(APB_MISC_GP_CECCFGPADCTRL_0) \
_op_(APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU0_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU1_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU2_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0) \
_op_(APB_MISC_GP_L2EMU_ADDR_0) \
_op_(APB_MISC_GP_L2EMU_BE_0) \
_op_(APB_MISC_GP_L2EMU_DATA0_0) \
_op_(APB_MISC_GP_L2EMU_DATA1_0) \
_op_(APB_MISC_GP_L2EMU_DATA2_0) \
_op_(APB_MISC_GP_L2EMU_DATA3_0) \
_op_(APB_MISC_GP_L2EMU_DATA4_0) \
_op_(APB_MISC_GP_L2EMU_DATA5_0) \
_op_(APB_MISC_GP_L2EMU_DATA6_0) \
_op_(APB_MISC_GP_L2EMU_DATA7_0) \
_op_(APB_MISC_GP_L2EMU_READ_0) \
_op_(APB_MISC_GP_L2EMU_WRITE_0) \
_op_(APB_MISC_GP_ECO_SCRATCH0_0) \
_op_(APB_MISC_GP_DAP5CFGPADCTRL_0) \
_op_(APB_MISC_GP_DMIC0CFGPADCTRL_0) \
_op_(APB_MISC_GP_DMIC1CFGPADCTRL_0) \
_op_(APB_MISC_GP_AOCFG3PADCTRL_0) \
_op_(APB_MISC_GP_SPI2CFGPADCTRL_0) \
_op_(APB_MISC_GP_AOCFG0PADCTRL_0) \
_op_(APB_MISC_GP_DCACFGPADCTRL_0) \
_op_(APB_MISC_GP_SPI3CFGPADCTRL_0) \
_op_(APB_MISC_GP_UART1CFGPADCTRL_0) \
_op_(PINMUX_AUX_SDMMC1_CLK_0) \
_op_(PINMUX_AUX_SDMMC1_CMD_0) \
_op_(PINMUX_AUX_SDMMC1_DAT3_0) \
_op_(PINMUX_AUX_SDMMC1_DAT2_0) \
_op_(PINMUX_AUX_SDMMC1_DAT1_0) \
_op_(PINMUX_AUX_SDMMC1_DAT0_0) \
_op_(PINMUX_AUX_DDC_SCL_0) \
_op_(PINMUX_AUX_DDC_SDA_0) \
_op_(PINMUX_AUX_UART2_RXD_0) \
_op_(PINMUX_AUX_UART2_TXD_0) \
_op_(PINMUX_AUX_UART2_RTS_N_0) \
_op_(PINMUX_AUX_UART2_CTS_N_0) \
_op_(PINMUX_AUX_UART3_TXD_0) \
_op_(PINMUX_AUX_UART3_RXD_0) \
_op_(PINMUX_AUX_UART3_CTS_N_0) \
_op_(PINMUX_AUX_UART3_RTS_N_0) \
_op_(PINMUX_AUX_GEN2_I2C_SCL_0) \
_op_(PINMUX_AUX_GEN2_I2C_SDA_0) \
_op_(PINMUX_AUX_SDMMC4_CLK_0) \
_op_(PINMUX_AUX_SDMMC4_CMD_0) \
_op_(PINMUX_AUX_SDMMC4_DAT0_0) \
_op_(PINMUX_AUX_SDMMC4_DAT1_0) \
_op_(PINMUX_AUX_SDMMC4_DAT2_0) \
_op_(PINMUX_AUX_SDMMC4_DAT3_0) \
_op_(PINMUX_AUX_SDMMC4_DAT4_0) \
_op_(PINMUX_AUX_SDMMC4_DAT5_0) \
_op_(PINMUX_AUX_SDMMC4_DAT6_0) \
_op_(PINMUX_AUX_SDMMC4_DAT7_0) \
_op_(PINMUX_AUX_CAM_I2C_SCL_0) \
_op_(PINMUX_AUX_CAM_I2C_SDA_0) \
_op_(PINMUX_AUX_JTAG_RTCK_0) \
_op_(PINMUX_AUX_PWR_I2C_SCL_0) \
_op_(PINMUX_AUX_PWR_I2C_SDA_0) \
_op_(PINMUX_AUX_KB_ROW0_0) \
_op_(PINMUX_AUX_KB_ROW1_0) \
_op_(PINMUX_AUX_KB_ROW2_0) \
_op_(PINMUX_AUX_KB_COL0_0) \
_op_(PINMUX_AUX_KB_COL1_0) \
_op_(PINMUX_AUX_KB_COL2_0) \
_op_(PINMUX_AUX_RF_CLK_REQ_0) \
_op_(PINMUX_AUX_SOC_PWR_REQ_0) \
_op_(PINMUX_AUX_CPU_PWR_REQ_0) \
_op_(PINMUX_AUX_PWR_INT_N_0) \
_op_(PINMUX_AUX_CLK_32K_IN_0) \
_op_(PINMUX_AUX_DAP1_FS_0) \
_op_(PINMUX_AUX_DAP1_DIN_0) \
_op_(PINMUX_AUX_DAP1_DOUT_0) \
_op_(PINMUX_AUX_DAP1_SCLK_0) \
_op_(PINMUX_AUX_CLK1_OUT_0) \
_op_(PINMUX_AUX_DAP2_FS_0) \
_op_(PINMUX_AUX_DAP2_DIN_0) \
_op_(PINMUX_AUX_DAP2_DOUT_0) \
_op_(PINMUX_AUX_DAP2_SCLK_0) \
_op_(PINMUX_AUX_SPI2_MOSI_0) \
_op_(PINMUX_AUX_SPI2_MISO_0) \
_op_(PINMUX_AUX_SPI2_CS0_N_0) \
_op_(PINMUX_AUX_SPI2_SCK_0) \
_op_(PINMUX_AUX_SPI2_CS1_N_0) \
_op_(PINMUX_AUX_SPI2_CS2_N_0) \
_op_(PINMUX_AUX_SDMMC3_CLK_0) \
_op_(PINMUX_AUX_SDMMC3_CMD_0) \
_op_(PINMUX_AUX_SDMMC3_DAT0_0) \
_op_(PINMUX_AUX_SDMMC3_DAT1_0) \
_op_(PINMUX_AUX_SDMMC3_DAT2_0) \
_op_(PINMUX_AUX_SDMMC3_DAT3_0) \
_op_(PINMUX_AUX_HDMI_CEC_0) \
_op_(PINMUX_AUX_RESET_OUT_N_0) \
_op_(PINMUX_AUX_ALS_PROX_INT_L_0) \
_op_(PINMUX_AUX_AP_GPS_EN_0) \
_op_(PINMUX_AUX_AP_GPS_RST_0) \
_op_(PINMUX_AUX_AP_WAKE_BT_0) \
_op_(PINMUX_AUX_AP_WIFI_EN_0) \
_op_(PINMUX_AUX_AP_WIFI_RST_0) \
_op_(PINMUX_AUX_BT_RESET_L_0) \
_op_(PINMUX_AUX_BT_WAKE_AP_0) \
_op_(PINMUX_AUX_DAP5_DIN_0) \
_op_(PINMUX_AUX_DAP5_DOUT_0) \
_op_(PINMUX_AUX_DAP5_FS_0) \
_op_(PINMUX_AUX_DAP5_SCLK_0) \
_op_(PINMUX_AUX_DCA_LPM_0) \
_op_(PINMUX_AUX_DCA_LSC_0) \
_op_(PINMUX_AUX_DCA_LSPII_0) \
_op_(PINMUX_AUX_DCA_LVS_0) \
_op_(PINMUX_AUX_DMIC0_CLK_0) \
_op_(PINMUX_AUX_DMIC0_DATA_0) \
_op_(PINMUX_AUX_DMIC1_CLK_0) \
_op_(PINMUX_AUX_DMIC1_DATA_0) \
_op_(PINMUX_AUX_GPS_AP_INT_0) \
_op_(PINMUX_AUX_AP_READY_0) \
_op_(PINMUX_AUX_I2C1_SCL_0) \
_op_(PINMUX_AUX_I2C1_SDA_0) \
_op_(PINMUX_AUX_I2C6_SCL_0) \
_op_(PINMUX_AUX_I2C6_SDA_0) \
_op_(PINMUX_AUX_MODEM_WAKE_AP_0) \
_op_(PINMUX_AUX_MOTION_INT_L_0) \
_op_(PINMUX_AUX_NFC_DATA_EN_0) \
_op_(PINMUX_AUX_NFC_EN_0) \
_op_(PINMUX_AUX_NFC_INT_L_0) \
_op_(PINMUX_AUX_SPI3_CS0_N_0) \
_op_(PINMUX_AUX_SPI3_CS1_N_0) \
_op_(PINMUX_AUX_SPI3_MISO_0) \
_op_(PINMUX_AUX_SPI3_MOSI_0) \
_op_(PINMUX_AUX_SPI3_SCK_0) \
_op_(PINMUX_AUX_TOUCH_INT_L_0) \
_op_(PINMUX_AUX_TOUCH_RESET_L_0) \
_op_(PINMUX_AUX_GPIO_PO0_0) \
_op_(PINMUX_AUX_GPIO_PO1_0) \
_op_(PINMUX_AUX_GPIO_PO2_0) \
_op_(PINMUX_AUX_GPIO_PO3_0) \
_op_(PINMUX_AUX_CAM1_MCLK_0) \
_op_(PINMUX_AUX_CAM2_MCLK_0) \
_op_(PINMUX_AUX_GPIO_PS0_0) \
_op_(PINMUX_AUX_GPIO_PS1_0) \
_op_(PINMUX_AUX_GPIO_PS2_0) \
_op_(PINMUX_AUX_GPIO_PS3_0) \
_op_(PINMUX_AUX_GPIO_PS4_0) \
_op_(PINMUX_AUX_GPIO_PS5_0) \
_op_(PINMUX_AUX_DDR_A0_0) \
_op_(PINMUX_AUX_DDR_A1_0) \
_op_(PINMUX_AUX_DDR_A2_0) \
_op_(PINMUX_AUX_DDR_A3_0) \
_op_(PINMUX_AUX_UART1_RXD_0) \
_op_(PINMUX_AUX_UART1_TXD_0) \
_op_(PINMUX_AUX_UART1_RTS_N_0) \
_op_(PINMUX_AUX_UART1_CTS_N_0) \
_op_(PINMUX_AUX_GPIO_PO4_0) \
_op_(PINMUX_AUX_GPIO_PO5_0) \
_op_(PINMUX_AUX_GPIO_PO6_0) \
_op_(PINMUX_AUX_PG_OC_0) \
_op_(PINMUX_AUX_BCL_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_APB_MISC   0x00000000
#define BASE_ADDRESS_APB_MISC_PP        0x00000000
#define BASE_ADDRESS_APB_MISC_SC1X_PADS_VIP     0x00000428
#define BASE_ADDRESS_APB_MISC_SC1X_PADS_TVDAC   0x00000430
#define BASE_ADDRESS_APB_MISC_GP        0x00000800
#define BASE_ADDRESS_PINMUX_AUX 0x00003000

//
// ARAPB_MISC REGISTER BANKS
//

#define APB_MISC_PP0_FIRST_REG 0x0008 // APB_MISC_PP_STRAPPING_OPT_A_0
#define APB_MISC_PP0_LAST_REG 0x0008 // APB_MISC_PP_STRAPPING_OPT_A_0
#define APB_MISC_PP1_FIRST_REG 0x0024 // APB_MISC_PP_CONFIG_CTL_0
#define APB_MISC_PP1_LAST_REG 0x0024 // APB_MISC_PP_CONFIG_CTL_0
#define APB_MISC_PP2_FIRST_REG 0x0040 // APB_MISC_PP_PINMUX_GLOBAL_0_0
#define APB_MISC_PP2_LAST_REG 0x0040 // APB_MISC_PP_PINMUX_GLOBAL_0_0
#define APB_MISC_PP3_FIRST_REG 0x007c // APB_MISC_PP_MISC_SAVE_THE_DAY_0
#define APB_MISC_PP3_LAST_REG 0x007c // APB_MISC_PP_MISC_SAVE_THE_DAY_0
#define APB_MISC_PP4_FIRST_REG 0x00a8 // APB_MISC_PP_PULLUPDOWN_REG_C_0
#define APB_MISC_PP4_LAST_REG 0x00a8 // APB_MISC_PP_PULLUPDOWN_REG_C_0
#define APB_MISC_SC1X_PADS_TVDAC0_FIRST_REG 0x0438 // APB_MISC_SC1X_PADS_TVDAC_VHSYNCCTRL_0
#define APB_MISC_SC1X_PADS_TVDAC0_LAST_REG 0x0444 // APB_MISC_SC1X_PADS_TVDAC_DINCONFIG_0
#define APB_MISC_GP0_FIRST_REG 0x0804 // APB_MISC_GP_HIDREV_0
#define APB_MISC_GP0_LAST_REG 0x0804 // APB_MISC_GP_HIDREV_0
#define APB_MISC_GP1_FIRST_REG 0x0810 // APB_MISC_GP_ASDBGREG_0
#define APB_MISC_GP1_LAST_REG 0x0810 // APB_MISC_GP_ASDBGREG_0
#define APB_MISC_GP2_FIRST_REG 0x0818 // APB_MISC_GP_OBSCTRL0_0
#define APB_MISC_GP2_LAST_REG 0x081c // APB_MISC_GP_OBSDATA_0
#define APB_MISC_GP3_FIRST_REG 0x0824 // APB_MISC_GP_OBSCTRL1_0
#define APB_MISC_GP3_LAST_REG 0x0848 // APB_MISC_GP_OBSDBGEN0_0
#define APB_MISC_GP4_FIRST_REG 0x0858 // APB_MISC_GP_ASDBGREG2_0
#define APB_MISC_GP4_LAST_REG 0x0858 // APB_MISC_GP_ASDBGREG2_0
#define APB_MISC_GP5_FIRST_REG 0x0860 // APB_MISC_GP_EMU_REVID_0
#define APB_MISC_GP5_LAST_REG 0x086c // APB_MISC_GP_AOCFG2PADCTRL_0
#define APB_MISC_GP6_FIRST_REG 0x0884 // APB_MISC_GP_CDEV1CFGPADCTRL_0
#define APB_MISC_GP6_LAST_REG 0x0884 // APB_MISC_GP_CDEV1CFGPADCTRL_0
#define APB_MISC_GP7_FIRST_REG 0x0890 // APB_MISC_GP_DAP1CFGPADCTRL_0
#define APB_MISC_GP7_LAST_REG 0x0894 // APB_MISC_GP_DAP2CFGPADCTRL_0
#define APB_MISC_GP8_FIRST_REG 0x08a0 // APB_MISC_GP_DBGCFGPADCTRL_0
#define APB_MISC_GP8_LAST_REG 0x08a0 // APB_MISC_GP_DBGCFGPADCTRL_0
#define APB_MISC_GP9_FIRST_REG 0x08b0 // APB_MISC_GP_SDIO3CFGPADCTRL_0
#define APB_MISC_GP9_LAST_REG 0x08b0 // APB_MISC_GP_SDIO3CFGPADCTRL_0
#define APB_MISC_GP10_FIRST_REG 0x08c0 // APB_MISC_GP_UART2CFGPADCTRL_0
#define APB_MISC_GP10_LAST_REG 0x08c4 // APB_MISC_GP_UART3CFGPADCTRL_0
#define APB_MISC_GP11_FIRST_REG 0x08e8 // APB_MISC_GP_PADCTL_DFT_0
#define APB_MISC_GP11_LAST_REG 0x08ec // APB_MISC_GP_SDIO1CFGPADCTRL_0
#define APB_MISC_GP12_FIRST_REG 0x08fc // APB_MISC_GP_DDCCFGPADCTRL_0
#define APB_MISC_GP12_LAST_REG 0x0900 // APB_MISC_GP_GMACFGPADCTRL_0
#define APB_MISC_GP13_FIRST_REG 0x0910 // APB_MISC_GP_GMECFGPADCTRL_0
#define APB_MISC_GP13_LAST_REG 0x0910 // APB_MISC_GP_GMECFGPADCTRL_0
#define APB_MISC_GP14_FIRST_REG 0x0920 // APB_MISC_GP_OWRCFGPADCTRL_0
#define APB_MISC_GP14_LAST_REG 0x0920 // APB_MISC_GP_OWRCFGPADCTRL_0
#define APB_MISC_GP15_FIRST_REG 0x0938 // APB_MISC_GP_CECCFGPADCTRL_0
#define APB_MISC_GP15_LAST_REG 0x0938 // APB_MISC_GP_CECCFGPADCTRL_0
#define APB_MISC_GP16_FIRST_REG 0x0940 // APB_MISC_GP_AVP_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP16_LAST_REG 0x0950 // APB_MISC_GP_CPU3_TRANSACTOR_SCRATCH_0
#define APB_MISC_GP17_FIRST_REG 0x0960 // APB_MISC_GP_L2EMU_ADDR_0
#define APB_MISC_GP17_LAST_REG 0x0990 // APB_MISC_GP_ECO_SCRATCH0_0
#define APB_MISC_GP18_FIRST_REG 0x0998 // APB_MISC_GP_DAP5CFGPADCTRL_0
#define APB_MISC_GP18_LAST_REG 0x0998 // APB_MISC_GP_DAP5CFGPADCTRL_0
#define APB_MISC_GP19_FIRST_REG 0x09a0 // APB_MISC_GP_DMIC0CFGPADCTRL_0
#define APB_MISC_GP19_LAST_REG 0x09b0 // APB_MISC_GP_AOCFG0PADCTRL_0
#define APB_MISC_GP20_FIRST_REG 0x09b8 // APB_MISC_GP_DCACFGPADCTRL_0
#define APB_MISC_GP20_LAST_REG 0x09c0 // APB_MISC_GP_UART1CFGPADCTRL_0
#define PINMUX_AUX0_FIRST_REG 0x3048 // PINMUX_AUX_SDMMC1_CLK_0
#define PINMUX_AUX0_LAST_REG 0x305c // PINMUX_AUX_SDMMC1_DAT0_0
#define PINMUX_AUX1_FIRST_REG 0x3114 // PINMUX_AUX_DDC_SCL_0
#define PINMUX_AUX1_LAST_REG 0x3118 // PINMUX_AUX_DDC_SDA_0
#define PINMUX_AUX2_FIRST_REG 0x3164 // PINMUX_AUX_UART2_RXD_0
#define PINMUX_AUX2_LAST_REG 0x3180 // PINMUX_AUX_UART3_RTS_N_0
#define PINMUX_AUX3_FIRST_REG 0x3250 // PINMUX_AUX_GEN2_I2C_SCL_0
#define PINMUX_AUX3_LAST_REG 0x327c // PINMUX_AUX_SDMMC4_DAT7_0
#define PINMUX_AUX4_FIRST_REG 0x3290 // PINMUX_AUX_CAM_I2C_SCL_0
#define PINMUX_AUX4_LAST_REG 0x3294 // PINMUX_AUX_CAM_I2C_SDA_0
#define PINMUX_AUX5_FIRST_REG 0x32b0 // PINMUX_AUX_JTAG_RTCK_0
#define PINMUX_AUX5_LAST_REG 0x32c4 // PINMUX_AUX_KB_ROW2_0
#define PINMUX_AUX6_FIRST_REG 0x32fc // PINMUX_AUX_KB_COL0_0
#define PINMUX_AUX6_LAST_REG 0x3304 // PINMUX_AUX_KB_COL2_0
#define PINMUX_AUX7_FIRST_REG 0x3320 // PINMUX_AUX_RF_CLK_REQ_0
#define PINMUX_AUX7_LAST_REG 0x3330 // PINMUX_AUX_CLK_32K_IN_0
#define PINMUX_AUX8_FIRST_REG 0x3338 // PINMUX_AUX_DAP1_FS_0
#define PINMUX_AUX8_LAST_REG 0x3344 // PINMUX_AUX_DAP1_SCLK_0
#define PINMUX_AUX9_FIRST_REG 0x334c // PINMUX_AUX_CLK1_OUT_0
#define PINMUX_AUX9_LAST_REG 0x334c // PINMUX_AUX_CLK1_OUT_0
#define PINMUX_AUX10_FIRST_REG 0x3358 // PINMUX_AUX_DAP2_FS_0
#define PINMUX_AUX10_LAST_REG 0x3374 // PINMUX_AUX_SPI2_SCK_0
#define PINMUX_AUX11_FIRST_REG 0x3388 // PINMUX_AUX_SPI2_CS1_N_0
#define PINMUX_AUX11_LAST_REG 0x33a4 // PINMUX_AUX_SDMMC3_DAT3_0
#define PINMUX_AUX12_FIRST_REG 0x33e0 // PINMUX_AUX_HDMI_CEC_0
#define PINMUX_AUX12_LAST_REG 0x33e0 // PINMUX_AUX_HDMI_CEC_0
#define PINMUX_AUX13_FIRST_REG 0x3408 // PINMUX_AUX_RESET_OUT_N_0
#define PINMUX_AUX13_LAST_REG 0x3420 // PINMUX_AUX_AP_WIFI_RST_0
#define PINMUX_AUX14_FIRST_REG 0x3428 // PINMUX_AUX_BT_RESET_L_0
#define PINMUX_AUX14_LAST_REG 0x3474 // PINMUX_AUX_I2C6_SDA_0
#define PINMUX_AUX15_FIRST_REG 0x347c // PINMUX_AUX_MODEM_WAKE_AP_0
#define PINMUX_AUX15_LAST_REG 0x348c // PINMUX_AUX_NFC_INT_L_0
#define PINMUX_AUX16_FIRST_REG 0x3494 // PINMUX_AUX_SPI3_CS0_N_0
#define PINMUX_AUX16_LAST_REG 0x34dc // PINMUX_AUX_GPIO_PS5_0
#define PINMUX_AUX17_FIRST_REG 0x34e4 // PINMUX_AUX_DDR_A0_0
#define PINMUX_AUX17_LAST_REG 0x3514 // PINMUX_AUX_BCL_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARAPB_MISC_H_INC_
