#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Feb 17 23:28:04 2026
# Process ID         : 4252
# Current directory  : C:/Users/aadya/Desktop/mobilenet_FPGA/mobilenet_FPGA
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent19812 C:\Users\aadya\Desktop\mobilenet_FPGA\mobilenet_FPGA\mobilenet_FPGA.xpr
# Log file           : C:/Users/aadya/Desktop/mobilenet_FPGA/mobilenet_FPGA/vivado.log
# Journal file       : C:/Users/aadya/Desktop/mobilenet_FPGA/mobilenet_FPGA\vivado.jou
# Running On         : epics2-iitgoa
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13450HX
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 16
# Host memory        : 16849 MB
# Swap memory        : 12884 MB
# Total Virtual      : 29734 MB
# Available Virtual  : 14147 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/aadya/Desktop/mobilenet_FPGA/mobilenet_FPGA/mobilenet_FPGA.xpr
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/aadya/Desktop/mobilenet_FPGA/mobilenet_FPGA/codes/tb_priyanshi.v C:/Users/aadya/Desktop/mobilenet_FPGA/mobilenet_FPGA/codes/tb_aadya.v}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_aadya [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source quantizer.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source quantizer.tcl
close_sim
launch_simulation
source quantizer.tcl
close_sim
launch_simulation
source quantizer.tcl
