

================================================================
== Vitis HLS Report for 'generic_fmod_double_Pipeline_1'
================================================================
* Date:           Wed Mar 12 16:04:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        RNG
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.747 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2100|     2100|  21.000 us|  21.000 us|  2099|  2099|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2098|     2098|         2|          1|          1|  2098|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    297|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      82|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      82|    351|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln310_fu_128_p2   |         +|   0|  0|  61|          54|          54|
    |i_1_fu_154_p2         |         +|   0|  0|  14|          13|           2|
    |loop_2_fu_105_p2      |         +|   0|  0|  12|          12|           1|
    |icmp_ln308_fu_99_p2   |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln309_fu_122_p2  |      icmp|   0|  0|  61|          54|          53|
    |icmp_ln311_fu_142_p2  |      icmp|   0|  0|  14|          13|           1|
    |i_2_fu_168_p3         |    select|   0|  0|  13|           1|          13|
    |r_sh_1_fu_134_p3      |    select|   0|  0|  54|           1|          54|
    |r_sh_3_fu_160_p3      |    select|   0|  0|  54|           1|          54|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 297|         162|         246|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_1  |   9|          2|   12|         24|
    |i_fu_46                  |   9|          2|   13|         26|
    |loop_fu_50               |   9|          2|   12|         24|
    |r_sh_fu_42               |   9|          2|   54|        108|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   93|        186|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_46                  |  13|   0|   13|          0|
    |loop_fu_50               |  12|   0|   12|          0|
    |r_sh_fu_42               |  54|   0|   54|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  82|   0|   82|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  generic_fmod<double>_Pipeline_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  generic_fmod<double>_Pipeline_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  generic_fmod<double>_Pipeline_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  generic_fmod<double>_Pipeline_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  generic_fmod<double>_Pipeline_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  generic_fmod<double>_Pipeline_1|  return value|
|zext_ln254         |   in|   10|     ap_none|                       zext_ln254|        scalar|
|zext_ln300         |   in|   53|     ap_none|                       zext_ln300|        scalar|
|r_sh_1_out         |  out|   54|      ap_vld|                       r_sh_1_out|       pointer|
|r_sh_1_out_ap_vld  |  out|    1|      ap_vld|                       r_sh_1_out|       pointer|
+-------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.72>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_sh = alloca i32 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:298]   --->   Operation 5 'alloca' 'r_sh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:299]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loop = alloca i32 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:304]   --->   Operation 7 'alloca' 'loop' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln300_read = read i53 @_ssdm_op_Read.ap_auto.i53, i53 %zext_ln300"   --->   Operation 8 'read' 'zext_ln300_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln254_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %zext_ln254"   --->   Operation 9 'read' 'zext_ln254_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln300_cast = zext i53 %zext_ln300_read"   --->   Operation 10 'zext' 'zext_ln300_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln254_cast = zext i10 %zext_ln254_read"   --->   Operation 11 'zext' 'zext_ln254_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln304 = store i12 0, i12 %loop" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:304]   --->   Operation 12 'store' 'store_ln304' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln299 = store i13 %zext_ln254_cast, i13 %i" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:299]   --->   Operation 13 'store' 'store_ln299' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln298 = store i54 %zext_ln300_cast, i54 %r_sh" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:298]   --->   Operation 14 'store' 'store_ln298' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%loop_1 = load i12 %loop" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:308]   --->   Operation 16 'load' 'loop_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.54ns)   --->   "%icmp_ln308 = icmp_eq  i12 %loop_1, i12 2098" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:308]   --->   Operation 17 'icmp' 'icmp_ln308' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.54ns)   --->   "%loop_2 = add i12 %loop_1, i12 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:308]   --->   Operation 18 'add' 'loop_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln308 = br i1 %icmp_ln308, void %for.body.split, void %for.end.exitStub" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:308]   --->   Operation 19 'br' 'br_ln308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln304 = store i12 %loop_2, i12 %loop" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:304]   --->   Operation 20 'store' 'store_ln304' <Predicate = (!icmp_ln308)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%r_sh_load = load i54 %r_sh"   --->   Operation 36 'load' 'r_sh_load' <Predicate = (icmp_ln308)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i54P0A, i54 %r_sh_1_out, i54 %r_sh_load"   --->   Operation 37 'write' 'write_ln0' <Predicate = (icmp_ln308)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln308)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.74>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_sh_load_1 = load i54 %r_sh" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:310]   --->   Operation 21 'load' 'r_sh_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_load = load i13 %i" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:313]   --->   Operation 22 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln298 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:298]   --->   Operation 23 'specpipeline' 'specpipeline_ln298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln298 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2098, i64 2098, i64 2098" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:298]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (3.26ns)   --->   "%icmp_ln309 = icmp_ugt  i54 %r_sh_load_1, i54 9007199250546687" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:309]   --->   Operation 25 'icmp' 'icmp_ln309' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (3.26ns)   --->   "%add_ln310 = add i54 %r_sh_load_1, i54 9007199258935296" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:310]   --->   Operation 26 'add' 'add_ln310' <Predicate = true> <Delay = 3.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.94ns)   --->   "%r_sh_1 = select i1 %icmp_ln309, i54 %add_ln310, i54 %r_sh_load_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:309]   --->   Operation 27 'select' 'r_sh_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.67ns)   --->   "%icmp_ln311 = icmp_sgt  i13 %i_load, i13 0" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:311]   --->   Operation 28 'icmp' 'icmp_ln311' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node r_sh_3)   --->   "%r_sh_2 = shl i54 %r_sh_1, i54 1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:312]   --->   Operation 29 'shl' 'r_sh_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.67ns)   --->   "%i_1 = add i13 %i_load, i13 8191" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:313]   --->   Operation 30 'add' 'i_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.94ns) (out node of the LUT)   --->   "%r_sh_3 = select i1 %icmp_ln311, i54 %r_sh_2, i54 %r_sh_1" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:311]   --->   Operation 31 'select' 'r_sh_3' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.69ns)   --->   "%i_2 = select i1 %icmp_ln311, i13 %i_1, i13 %i_load" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:311]   --->   Operation 32 'select' 'i_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln299 = store i13 %i_2, i13 %i" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:299]   --->   Operation 33 'store' 'store_ln299' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln298 = store i54 %r_sh_3, i54 %r_sh" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:298]   --->   Operation 34 'store' 'store_ln298' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln308 = br void %for.body" [/wrk/ci/prod/2024.2/hls_product/continuous/495/2024.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmod_rem_quo.h:308]   --->   Operation 35 'br' 'br_ln308' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln254]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln300]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r_sh_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
r_sh                    (alloca           ) [ 011]
i                       (alloca           ) [ 011]
loop                    (alloca           ) [ 010]
zext_ln300_read         (read             ) [ 000]
zext_ln254_read         (read             ) [ 000]
zext_ln300_cast         (zext             ) [ 000]
zext_ln254_cast         (zext             ) [ 000]
store_ln304             (store            ) [ 000]
store_ln299             (store            ) [ 000]
store_ln298             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
loop_1                  (load             ) [ 000]
icmp_ln308              (icmp             ) [ 010]
loop_2                  (add              ) [ 000]
br_ln308                (br               ) [ 000]
store_ln304             (store            ) [ 000]
r_sh_load_1             (load             ) [ 000]
i_load                  (load             ) [ 000]
specpipeline_ln298      (specpipeline     ) [ 000]
speclooptripcount_ln298 (speclooptripcount) [ 000]
icmp_ln309              (icmp             ) [ 000]
add_ln310               (add              ) [ 000]
r_sh_1                  (select           ) [ 000]
icmp_ln311              (icmp             ) [ 000]
r_sh_2                  (shl              ) [ 000]
i_1                     (add              ) [ 000]
r_sh_3                  (select           ) [ 000]
i_2                     (select           ) [ 000]
store_ln299             (store            ) [ 000]
store_ln298             (store            ) [ 000]
br_ln308                (br               ) [ 000]
r_sh_load               (load             ) [ 000]
write_ln0               (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln254">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln300">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="r_sh_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_sh_1_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i53"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i54P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="r_sh_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r_sh/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="loop_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="zext_ln300_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="53" slack="0"/>
<pin id="56" dir="0" index="1" bw="53" slack="0"/>
<pin id="57" dir="1" index="2" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln300_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="zext_ln254_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="10" slack="0"/>
<pin id="63" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln254_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="54" slack="0"/>
<pin id="69" dir="0" index="2" bw="54" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="zext_ln300_cast_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="53" slack="0"/>
<pin id="75" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln300_cast/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="zext_ln254_cast_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254_cast/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln304_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="12" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln304/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln299_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="13" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln298_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="53" slack="0"/>
<pin id="93" dir="0" index="1" bw="54" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="loop_1_load_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="12" slack="0"/>
<pin id="98" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_1/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="icmp_ln308_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="0"/>
<pin id="101" dir="0" index="1" bw="12" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln308/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="loop_2_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_2/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln304_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="12" slack="0"/>
<pin id="113" dir="0" index="1" bw="12" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln304/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="r_sh_load_1_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="54" slack="1"/>
<pin id="118" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_sh_load_1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="13" slack="1"/>
<pin id="121" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln309_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="54" slack="0"/>
<pin id="124" dir="0" index="1" bw="54" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln310_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="54" slack="0"/>
<pin id="130" dir="0" index="1" bw="54" slack="0"/>
<pin id="131" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln310/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_sh_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="54" slack="0"/>
<pin id="137" dir="0" index="2" bw="54" slack="0"/>
<pin id="138" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_sh_1/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln311_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="13" slack="0"/>
<pin id="144" dir="0" index="1" bw="13" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln311/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="r_sh_2_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="54" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_sh_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="r_sh_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="54" slack="0"/>
<pin id="163" dir="0" index="2" bw="54" slack="0"/>
<pin id="164" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_sh_3/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="13" slack="0"/>
<pin id="171" dir="0" index="2" bw="13" slack="0"/>
<pin id="172" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln299_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="13" slack="0"/>
<pin id="178" dir="0" index="1" bw="13" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln299/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln298_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="54" slack="0"/>
<pin id="183" dir="0" index="1" bw="54" slack="1"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln298/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="r_sh_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="54" slack="0"/>
<pin id="188" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_sh_load/1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="r_sh_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="54" slack="0"/>
<pin id="192" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opset="r_sh "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="13" slack="0"/>
<pin id="200" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="205" class="1005" name="loop_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="40" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="54" pin="2"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="60" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="77" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="73" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="96" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="96" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="105" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="126"><net_src comp="116" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="116" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="122" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="128" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="116" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="146"><net_src comp="119" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="134" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="119" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="142" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="148" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="134" pin="3"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="142" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="154" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="119" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="160" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="193"><net_src comp="42" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="201"><net_src comp="46" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="203"><net_src comp="198" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="204"><net_src comp="198" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="208"><net_src comp="50" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="111" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_sh_1_out | {1 }
 - Input state : 
	Port: generic_fmod<double>_Pipeline_1 : zext_ln254 | {1 }
	Port: generic_fmod<double>_Pipeline_1 : zext_ln300 | {1 }
  - Chain level:
	State 1
		store_ln304 : 1
		store_ln299 : 1
		store_ln298 : 1
		loop_1 : 1
		icmp_ln308 : 2
		loop_2 : 2
		br_ln308 : 3
		store_ln304 : 3
		r_sh_load : 1
		write_ln0 : 2
	State 2
		icmp_ln309 : 1
		add_ln310 : 1
		r_sh_1 : 2
		icmp_ln311 : 1
		r_sh_2 : 3
		i_1 : 1
		r_sh_3 : 3
		i_2 : 2
		store_ln299 : 3
		store_ln298 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |        r_sh_1_fu_134       |    0    |    54   |
|  select  |        r_sh_3_fu_160       |    0    |    54   |
|          |         i_2_fu_168         |    0    |    13   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln308_fu_99      |    0    |    12   |
|   icmp   |      icmp_ln309_fu_122     |    0    |    61   |
|          |      icmp_ln311_fu_142     |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |        loop_2_fu_105       |    0    |    12   |
|    add   |      add_ln310_fu_128      |    0    |    61   |
|          |         i_1_fu_154         |    0    |    14   |
|----------|----------------------------|---------|---------|
|   read   | zext_ln300_read_read_fu_54 |    0    |    0    |
|          | zext_ln254_read_read_fu_60 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_66   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |    zext_ln300_cast_fu_73   |    0    |    0    |
|          |    zext_ln254_cast_fu_77   |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |        r_sh_2_fu_148       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   295   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|  i_reg_198 |   13   |
|loop_reg_205|   12   |
|r_sh_reg_190|   54   |
+------------+--------+
|    Total   |   79   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   295  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   79   |    -   |
+-----------+--------+--------+
|   Total   |   79   |   295  |
+-----------+--------+--------+
