Analysis & Synthesis report for uniciclo
Wed Nov  5 21:18:24 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated
 15. Source assignments for mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated
 16. Parameter Settings for User Entity Instance: mem_instruction:inst20|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: mem_dados:inst18|altsyncram:altsyncram_component
 18. altsyncram Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Nov  5 21:18:24 2025           ;
; Quartus Prime Version           ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                   ; uniciclo                                        ;
; Top-level Entity Name           ; uniciclo                                        ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1024                                            ;
; Total pins                      ; 104                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 65,536                                          ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; uniciclo           ; uniciclo           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-10        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+
; uniciclo.bdf                     ; yes             ; User Block Diagram/Schematic File      ; /home/rafa/tudo/materias/oac/uni_sysv/uniciclo.bdf                                ;         ;
; components.sv                    ; yes             ; User SystemVerilog HDL File            ; /home/rafa/tudo/materias/oac/uni_sysv/components.sv                               ;         ;
; mems/mem_dados.v                 ; yes             ; User Wizard-Generated File             ; /home/rafa/tudo/materias/oac/uni_sysv/mems/mem_dados.v                            ;         ;
; mems/mem_instruction.v           ; yes             ; User Wizard-Generated File             ; /home/rafa/tudo/materias/oac/uni_sysv/mems/mem_instruction.v                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/rafa/tudo/bin/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/rafa/tudo/bin/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/rafa/tudo/bin/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/rafa/tudo/bin/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal241.inc                   ; yes             ; Megafunction                           ; /home/rafa/tudo/bin/quartus/quartus/libraries/megafunctions/aglobal241.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/rafa/tudo/bin/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/rafa/tudo/bin/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/rafa/tudo/bin/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/rafa/tudo/bin/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_a1n1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/rafa/tudo/materias/oac/uni_sysv/db/altsyncram_a1n1.tdf                      ;         ;
; de1_text.mif                     ; yes             ; Auto-Found Memory Initialization File  ; /home/rafa/tudo/materias/oac/uni_sysv/de1_text.mif                                ;         ;
; db/altsyncram_krm1.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/rafa/tudo/materias/oac/uni_sysv/db/altsyncram_krm1.tdf                      ;         ;
; de1_data.mif                     ; yes             ; Auto-Found Memory Initialization File  ; /home/rafa/tudo/materias/oac/uni_sysv/de1_data.mif                                ;         ;
+----------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1334      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1449      ;
;     -- 7 input functions                    ; 15        ;
;     -- 6 input functions                    ; 970       ;
;     -- 5 input functions                    ; 274       ;
;     -- 4 input functions                    ; 65        ;
;     -- <=3 input functions                  ; 125       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1024      ;
;                                             ;           ;
; I/O pins                                    ; 104       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 65536     ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1056      ;
; Total fan-out                               ; 12999     ;
; Average fan-out                             ; 4.74      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                   ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                             ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------+-----------------+--------------+
; |uniciclo                                 ; 1449 (10)           ; 1024 (0)                  ; 65536             ; 0          ; 104  ; 0            ; |uniciclo                                                                                       ; uniciclo        ; work         ;
;    |adder:inst5|                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uniciclo|adder:inst5                                                                           ; adder           ; work         ;
;    |control_unit:inst17|                  ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uniciclo|control_unit:inst17                                                                   ; control_unit    ; work         ;
;    |imediato:inst4|                       ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uniciclo|imediato:inst4                                                                        ; imediato        ; work         ;
;    |mem_dados:inst18|                     ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |uniciclo|mem_dados:inst18                                                                      ; mem_dados       ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |uniciclo|mem_dados:inst18|altsyncram:altsyncram_component                                      ; altsyncram      ; work         ;
;          |altsyncram_krm1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |uniciclo|mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated       ; altsyncram_krm1 ; work         ;
;    |mem_instruction:inst20|               ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |uniciclo|mem_instruction:inst20                                                                ; mem_instruction ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |uniciclo|mem_instruction:inst20|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_a1n1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |uniciclo|mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated ; altsyncram_a1n1 ; work         ;
;    |mux32_1:inst15|                       ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uniciclo|mux32_1:inst15                                                                        ; mux32_1         ; work         ;
;    |mux32_1:inst3|                        ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uniciclo|mux32_1:inst3                                                                         ; mux32_1         ; work         ;
;    |plus_four:inst7|                      ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uniciclo|plus_four:inst7                                                                       ; plus_four       ; work         ;
;    |program_counter:inst10|               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |uniciclo|program_counter:inst10                                                                ; program_counter ; work         ;
;    |regfile:inst|                         ; 1112 (1112)         ; 992 (992)                 ; 0                 ; 0          ; 0    ; 0            ; |uniciclo|regfile:inst                                                                          ; regfile         ; work         ;
;    |ula:inst2|                            ; 132 (132)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |uniciclo|ula:inst2                                                                             ; ula             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+
; Name                                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF             ;
+--------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+
; mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated|ALTSYNCRAM       ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; de1_data.mif    ;
; mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; ../de1_text.mif ;
+--------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------+
; Altera ; RAM: 1-PORT  ; 25.1    ; N/A          ; N/A          ; |uniciclo|mem_dados:inst18       ; mems/mem_dados.v       ;
; Altera ; RAM: 1-PORT  ; 25.1    ; N/A          ; N/A          ; |uniciclo|mem_instruction:inst20 ; mems/mem_instruction.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------+------------------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; regfile:inst|regs[0][31]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][30]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][29]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][28]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][27]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][26]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][25]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][24]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][23]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][22]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][21]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][20]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][19]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][18]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][17]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][16]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][15]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][14]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][13]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][12]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][11]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][10]               ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][9]                ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][8]                ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][7]                ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][6]                ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][5]                ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][4]                ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][3]                ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][2]                ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][1]                ; Stuck at GND due to stuck port clock_enable ;
; regfile:inst|regs[0][0]                ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 32 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1024  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 992   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 994   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; regfile:inst|regs[2][28]                ; 3       ;
; regfile:inst|regs[2][16]                ; 3       ;
; regfile:inst|regs[2][9]                 ; 3       ;
; regfile:inst|regs[2][8]                 ; 3       ;
; regfile:inst|regs[2][7]                 ; 3       ;
; regfile:inst|regs[2][6]                 ; 3       ;
; regfile:inst|regs[2][5]                 ; 3       ;
; regfile:inst|regs[2][4]                 ; 3       ;
; regfile:inst|regs[2][3]                 ; 3       ;
; regfile:inst|regs[2][2]                 ; 3       ;
; Total number of inverted registers = 10 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |uniciclo|imediato:inst4|Selector0      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |uniciclo|mux32_1:inst15|o[9]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |uniciclo|control_unit:inst17|alu_op[1] ;
; 8:1                ; 9 bits    ; 45 LEs        ; 27 LEs               ; 18 LEs                 ; No         ; |uniciclo|ula:inst2|Selector28          ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |uniciclo|imediato:inst4|Selector7      ;
; 10:1               ; 22 bits   ; 132 LEs       ; 88 LEs               ; 44 LEs                 ; No         ; |uniciclo|mux32_1:inst15|o[19]          ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |uniciclo|regfile:inst|rdisp[14]        ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |uniciclo|regfile:inst|rd2[19]          ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |uniciclo|regfile:inst|rd1[1]           ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |uniciclo|imediato:inst4|Selector2      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |uniciclo|imediato:inst4|Selector11     ;
; 15:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |uniciclo|imediato:inst4|Selector20     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_instruction:inst20|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ../de1_text.mif      ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_a1n1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mem_dados:inst18|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; de1_data.mif         ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_krm1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 2                                                      ;
; Entity Instance                           ; mem_instruction:inst20|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; mem_dados:inst18|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 32                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1024                        ;
;     ENA               ; 2                           ;
;     ENA CLR           ; 992                         ;
;     SLD               ; 30                          ;
; arriav_lcell_comb     ; 1449                        ;
;     arith             ; 105                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 19                          ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 52                          ;
;     extend            ; 15                          ;
;         7 data inputs ; 15                          ;
;     normal            ; 1329                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 21                          ;
;         3 data inputs ; 43                          ;
;         4 data inputs ; 62                          ;
;         5 data inputs ; 222                         ;
;         6 data inputs ; 970                         ;
; boundary_port         ; 104                         ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 9.50                        ;
; Average LUT depth     ; 6.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Nov  5 21:18:17 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uniciclo -c uniciclo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uniciclo.bdf
    Info (12023): Found entity 1: uniciclo
Info (12021): Found 9 design units, including 9 entities, in source file components.sv
    Info (12023): Found entity 1: mux32_1 File: /home/rafa/tudo/materias/oac/uni_sysv/components.sv Line: 1
    Info (12023): Found entity 2: ula File: /home/rafa/tudo/materias/oac/uni_sysv/components.sv Line: 10
    Info (12023): Found entity 3: adder File: /home/rafa/tudo/materias/oac/uni_sysv/components.sv Line: 36
    Info (12023): Found entity 4: plus_four File: /home/rafa/tudo/materias/oac/uni_sysv/components.sv Line: 44
    Info (12023): Found entity 5: imediato File: /home/rafa/tudo/materias/oac/uni_sysv/components.sv Line: 51
    Info (12023): Found entity 6: regfile File: /home/rafa/tudo/materias/oac/uni_sysv/components.sv Line: 70
    Info (12023): Found entity 7: control_unit File: /home/rafa/tudo/materias/oac/uni_sysv/components.sv Line: 104
    Info (12023): Found entity 8: program_counter File: /home/rafa/tudo/materias/oac/uni_sysv/components.sv Line: 230
    Info (12023): Found entity 9: mem_placeholder File: /home/rafa/tudo/materias/oac/uni_sysv/components.sv Line: 243
Info (12021): Found 1 design units, including 1 entities, in source file teste_mux.bdf
    Info (12023): Found entity 1: teste_mux
Info (12021): Found 1 design units, including 1 entities, in source file teste_ula.bdf
    Info (12023): Found entity 1: teste_ula
Info (12021): Found 1 design units, including 1 entities, in source file mems/mem_dados.v
    Info (12023): Found entity 1: mem_dados File: /home/rafa/tudo/materias/oac/uni_sysv/mems/mem_dados.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file mems/mem_instruction.v
    Info (12023): Found entity 1: mem_instruction File: /home/rafa/tudo/materias/oac/uni_sysv/mems/mem_instruction.v Line: 40
Info (12127): Elaborating entity "uniciclo" for the top level hierarchy
Warning (275083): Bus "rd1[31..0]" found using same base name as "rd", which might lead to a name conflict.
Warning (275083): Bus "rd2[31..0]" found using same base name as "rd", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "rd" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "rd[4..0]" to "rd4..0"
Warning (275080): Converted elements in bus name "rd1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "rd1[31..0]" to "rd131..0"
Warning (275080): Converted elements in bus name "rd2" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "rd2[31..0]" to "rd231..0"
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:inst10"
Info (12128): Elaborating entity "mux32_1" for hierarchy "mux32_1:inst6"
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:inst17"
Info (12128): Elaborating entity "mem_instruction" for hierarchy "mem_instruction:inst20"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_instruction:inst20|altsyncram:altsyncram_component" File: /home/rafa/tudo/materias/oac/uni_sysv/mems/mem_instruction.v Line: 86
Info (12130): Elaborated megafunction instantiation "mem_instruction:inst20|altsyncram:altsyncram_component" File: /home/rafa/tudo/materias/oac/uni_sysv/mems/mem_instruction.v Line: 86
Info (12133): Instantiated megafunction "mem_instruction:inst20|altsyncram:altsyncram_component" with the following parameter: File: /home/rafa/tudo/materias/oac/uni_sysv/mems/mem_instruction.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../de1_text.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a1n1.tdf
    Info (12023): Found entity 1: altsyncram_a1n1 File: /home/rafa/tudo/materias/oac/uni_sysv/db/altsyncram_a1n1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_a1n1" for hierarchy "mem_instruction:inst20|altsyncram:altsyncram_component|altsyncram_a1n1:auto_generated" File: /home/rafa/tudo/bin/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ula" for hierarchy "ula:inst2"
Info (12128): Elaborating entity "regfile" for hierarchy "regfile:inst"
Info (12128): Elaborating entity "mem_dados" for hierarchy "mem_dados:inst18"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mem_dados:inst18|altsyncram:altsyncram_component" File: /home/rafa/tudo/materias/oac/uni_sysv/mems/mem_dados.v Line: 86
Info (12130): Elaborated megafunction instantiation "mem_dados:inst18|altsyncram:altsyncram_component" File: /home/rafa/tudo/materias/oac/uni_sysv/mems/mem_dados.v Line: 86
Info (12133): Instantiated megafunction "mem_dados:inst18|altsyncram:altsyncram_component" with the following parameter: File: /home/rafa/tudo/materias/oac/uni_sysv/mems/mem_dados.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "de1_data.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_krm1.tdf
    Info (12023): Found entity 1: altsyncram_krm1 File: /home/rafa/tudo/materias/oac/uni_sysv/db/altsyncram_krm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_krm1" for hierarchy "mem_dados:inst18|altsyncram:altsyncram_component|altsyncram_krm1:auto_generated" File: /home/rafa/tudo/bin/quartus/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "imediato" for hierarchy "imediato:inst4"
Info (12128): Elaborating entity "plus_four" for hierarchy "plus_four:inst7"
Info (12128): Elaborating entity "adder" for hierarchy "adder:inst5"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2599 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 96 output pins
    Info (21061): Implemented 2431 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 542 megabytes
    Info: Processing ended: Wed Nov  5 21:18:24 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:16


