Analysis & Synthesis report for DE2_CCD
Thu Nov 24 18:29:45 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_CCD|I2C_CCD_Config:u7|mSetup_ST
 11. State Machine - |DE2_CCD|vga_color_out:u1_1|state
 12. State Machine - |DE2_CCD|sram_controller:u16|state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2
 19. Source assignments for Bw_Pixl:u11|altsyncram:altsyncram_component|altsyncram_ein1:auto_generated
 20. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 21. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated
 22. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p
 23. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 24. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram
 25. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp
 26. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp
 27. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 28. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6
 29. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp
 30. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp
 31. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 32. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9
 33. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 34. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated
 35. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p
 36. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 37. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram
 38. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp
 39. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp
 40. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 41. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6
 42. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp
 43. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp
 44. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 45. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9
 46. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component
 47. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated
 48. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p
 49. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 50. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram
 51. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp
 52. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp
 53. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 54. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6
 55. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp
 56. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp
 57. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 58. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9
 59. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component
 60. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated
 61. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p
 62. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p
 63. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram
 64. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp
 65. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp
 66. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp
 67. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6
 68. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp
 69. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp
 70. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp
 71. Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9
 72. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 73. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated
 74. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p
 75. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p
 76. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram
 77. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_brp
 78. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_bwp
 79. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp
 80. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe13
 81. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp
 82. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp
 83. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp
 84. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe16
 85. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 86. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated
 87. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p
 88. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p
 89. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram
 90. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_brp
 91. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_bwp
 92. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp
 93. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe13
 94. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp
 95. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp
 96. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp
 97. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe16
 98. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component
 99. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated
100. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p
101. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p
102. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram
103. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_brp
104. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_bwp
105. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp
106. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe13
107. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp
108. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp
109. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp
110. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe16
111. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component
112. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated
113. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p
114. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p
115. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram
116. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_brp
117. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_bwp
118. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp
119. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe13
120. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp
121. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp
122. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp
123. Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe16
124. Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated
125. Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated
126. Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated
127. Parameter Settings for User Entity Instance: tristate:u14
128. Parameter Settings for User Entity Instance: VGA_Controller:u1
129. Parameter Settings for User Entity Instance: RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component
130. Parameter Settings for User Entity Instance: Bw_Pixl:u11|altsyncram:altsyncram_component
131. Parameter Settings for User Entity Instance: sample_clip:u10
132. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
133. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component
134. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
135. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
136. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
137. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
138. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
139. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component
140. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component
141. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
142. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
143. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component
144. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component
145. Parameter Settings for User Entity Instance: I2C_CCD_Config:u7
146. Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component
147. Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component
148. Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component
149. altshift_taps Parameter Settings by Entity Instance
150. altsyncram Parameter Settings by Entity Instance
151. altpll Parameter Settings by Entity Instance
152. dcfifo Parameter Settings by Entity Instance
153. Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_130"
154. Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_96"
155. Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_62"
156. Port Connectivity Checks: "I2C_CCD_Config:u7|I2C_Controller:u0"
157. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4"
158. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3"
159. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2"
160. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1"
161. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4"
162. Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3"
163. Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
164. Port Connectivity Checks: "Sdram_Control_4Port:u6|command:command1"
165. Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"
166. Port Connectivity Checks: "Sdram_Control_4Port:u6"
167. Port Connectivity Checks: "sample_clip:u10"
168. Port Connectivity Checks: "special_clock:u12"
169. Port Connectivity Checks: "RAW2RGB:u4|my_Line_Buffer:u0"
170. Port Connectivity Checks: "CCD_Capture:u3"
171. Port Connectivity Checks: "vga_color_out:u1_1"
172. Port Connectivity Checks: "VGA_Controller:u1"
173. Port Connectivity Checks: "tristate:u14"
174. Post-Synthesis Netlist Statistics for Top Partition
175. Elapsed Time Per Partition
176. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 24 18:29:45 2016       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; DE2_CCD                                     ;
; Top-level Entity Name              ; DE2_CCD                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,102                                       ;
;     Total combinational functions  ; 1,550                                       ;
;     Dedicated logic registers      ; 1,300                                       ;
; Total registers                    ; 1300                                        ;
; Total pins                         ; 384                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 123,400                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_CCD            ; DE2_CCD            ;
; Family name                                                                ; Cyclone IV E       ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+-------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+-------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; vga_color_out.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/vga_color_out.sv                          ;         ;
; Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User Unspecified File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Params.h        ;         ;
; VGA_Param.h                               ; yes             ; User Unspecified File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Param.h                               ;         ;
; VGA_Controller.v                          ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/VGA_Controller.v                          ;         ;
; DE2_CCD.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/DE2_CCD.v                                 ;         ;
; I2C_CCD_Config.v                          ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_CCD_Config.v                          ;         ;
; I2C_Controller.v                          ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/I2C_Controller.v                          ;         ;
; Reset_Delay.v                             ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/Reset_Delay.v                             ;         ;
; SEG7_LUT.v                                ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/SEG7_LUT.v                                ;         ;
; SEG7_LUT_8.v                              ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/SEG7_LUT_8.v                              ;         ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/command.v             ;         ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/control_interface.v   ;         ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/sdr_data_path.v       ;         ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v ;         ;
; RAW2RGB.v                                 ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/RAW2RGB.v                                 ;         ;
; CCD_Capture.v                             ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/CCD_Capture.v                             ;         ;
; Mirror_Col.v                              ; yes             ; User Verilog HDL File        ; C:/Users/ychu26/ece385-final/DE2_CCD-test/Mirror_Col.v                              ;         ;
; my_Line_Buffer.v                          ; yes             ; User Wizard-Generated File   ; C:/Users/ychu26/ece385-final/DE2_CCD-test/my_Line_Buffer.v                          ;         ;
; my_Stack_RAM.v                            ; yes             ; User Wizard-Generated File   ; C:/Users/ychu26/ece385-final/DE2_CCD-test/my_Stack_RAM.v                            ;         ;
; Sdram_Control_4Port/my_Sdram_RD_FIFO.v    ; yes             ; User Wizard-Generated File   ; C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_RD_FIFO.v    ;         ;
; Sdram_Control_4Port/my_Sdram_WR_FIFO.v    ; yes             ; User Wizard-Generated File   ; C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v    ;         ;
; Sdram_Control_4Port/my_Sdram_PLL.v        ; yes             ; User Wizard-Generated File   ; C:/Users/ychu26/ece385-final/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_PLL.v        ;         ;
; sample_clip.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/sample_clip.sv                            ;         ;
; Bw_Pixl.v                                 ; yes             ; User Wizard-Generated File   ; C:/Users/ychu26/ece385-final/DE2_CCD-test/Bw_Pixl.v                                 ;         ;
; rgb2gray.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/rgb2gray.sv                               ;         ;
; gray2bw.sv                                ; yes             ; User SystemVerilog HDL File  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/gray2bw.sv                                ;         ;
; speck_clock.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/speck_clock.sv                            ;         ;
; rdbw.sv                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/rdbw.sv                                   ;         ;
; tristate.sv                               ; yes             ; User SystemVerilog HDL File  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/tristate.sv                               ;         ;
; sram_controller.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/sram_controller.sv                        ;         ;
; altshift_taps.tdf                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf                    ;         ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; lpm_counter.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                      ;         ;
; lpm_compare.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                      ;         ;
; lpm_constant.inc                          ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                     ;         ;
; db/shift_taps_1uv.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/shift_taps_1uv.tdf                     ;         ;
; db/altsyncram_jma1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_jma1.tdf                    ;         ;
; db/cntr_lvf.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/cntr_lvf.tdf                           ;         ;
; db/cmpr_8ic.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/cmpr_8ic.tdf                           ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; aglobal150.inc                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                       ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                           ;         ;
; db/altsyncram_ein1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_ein1.tdf                    ;         ;
; altpll.tdf                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                           ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                      ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                    ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                    ;         ;
; db/my_sdram_pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/my_sdram_pll_altpll.v                  ;         ;
; dcfifo.tdf                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf                           ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                      ;         ;
; a_graycounter.inc                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_graycounter.inc                    ;         ;
; a_fefifo.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.inc                         ;         ;
; a_gray2bin.inc                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_gray2bin.inc                       ;         ;
; dffpipe.inc                               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                          ;         ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                    ;         ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                  ;         ;
; db/dcfifo_klp1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_klp1.tdf                        ;         ;
; db/a_gray2bin_6ib.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_gray2bin_6ib.tdf                     ;         ;
; db/a_graycounter_577.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_577.tdf                  ;         ;
; db/a_graycounter_1lc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_1lc.tdf                  ;         ;
; db/altsyncram_rf51.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_rf51.tdf                    ;         ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dffpipe_oe9.tdf                        ;         ;
; db/alt_synch_pipe_sld.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/alt_synch_pipe_sld.tdf                 ;         ;
; db/dffpipe_re9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dffpipe_re9.tdf                        ;         ;
; db/alt_synch_pipe_tld.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/alt_synch_pipe_tld.tdf                 ;         ;
; db/dffpipe_se9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dffpipe_se9.tdf                        ;         ;
; db/cmpr_n76.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/cmpr_n76.tdf                           ;         ;
; db/dcfifo_ssp1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dcfifo_ssp1.tdf                        ;         ;
; db/a_gray2bin_7ib.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_gray2bin_7ib.tdf                     ;         ;
; db/a_graycounter_677.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_677.tdf                  ;         ;
; db/a_graycounter_2lc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/a_graycounter_2lc.tdf                  ;         ;
; db/altsyncram_bi51.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_bi51.tdf                    ;         ;
; db/dffpipe_ve9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dffpipe_ve9.tdf                        ;         ;
; db/alt_synch_pipe_0md.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/alt_synch_pipe_0md.tdf                 ;         ;
; db/dffpipe_0f9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dffpipe_0f9.tdf                        ;         ;
; db/alt_synch_pipe_1md.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/alt_synch_pipe_1md.tdf                 ;         ;
; db/dffpipe_1f9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/dffpipe_1f9.tdf                        ;         ;
; db/cmpr_o76.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/cmpr_o76.tdf                           ;         ;
; db/altsyncram_pgp1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/ychu26/ece385-final/DE2_CCD-test/db/altsyncram_pgp1.tdf                    ;         ;
+-------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimated Total logic elements              ; 2,102                 ;
;                                             ;                       ;
; Total combinational functions               ; 1550                  ;
; Logic element usage by number of LUT inputs ;                       ;
;     -- 4 input functions                    ; 656                   ;
;     -- 3 input functions                    ; 392                   ;
;     -- <=2 input functions                  ; 502                   ;
;                                             ;                       ;
; Logic elements by mode                      ;                       ;
;     -- normal mode                          ; 1157                  ;
;     -- arithmetic mode                      ; 393                   ;
;                                             ;                       ;
; Total registers                             ; 1300                  ;
;     -- Dedicated logic registers            ; 1300                  ;
;     -- I/O registers                        ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 384                   ;
; Total memory bits                           ; 123400                ;
;                                             ;                       ;
; Embedded Multiplier 9-bit elements          ; 0                     ;
;                                             ;                       ;
; Total PLLs                                  ; 1                     ;
;     -- PLLs                                 ; 1                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; Reset_Delay:u2|oRST_0 ;
; Maximum fan-out                             ; 842                   ;
; Total fan-out                               ; 13045                 ;
; Average fan-out                             ; 3.34                  ;
+---------------------------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                             ; Library Name ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_CCD                                         ; 1550 (2)          ; 1300 (13)    ; 123400      ; 0            ; 0       ; 0         ; 384  ; 0            ; |DE2_CCD                                                                                                                                                        ; work         ;
;    |Bw_Pixl:u11|                                 ; 0 (0)             ; 0 (0)        ; 784         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Bw_Pixl:u11                                                                                                                                            ; work         ;
;       |altsyncram:altsyncram_component|          ; 0 (0)             ; 0 (0)        ; 784         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Bw_Pixl:u11|altsyncram:altsyncram_component                                                                                                            ; work         ;
;          |altsyncram_ein1:auto_generated|        ; 0 (0)             ; 0 (0)        ; 784         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Bw_Pixl:u11|altsyncram:altsyncram_component|altsyncram_ein1:auto_generated                                                                             ; work         ;
;    |CCD_Capture:u3|                              ; 22 (22)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|CCD_Capture:u3                                                                                                                                         ; work         ;
;    |I2C_CCD_Config:u7|                           ; 118 (72)          ; 67 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|I2C_CCD_Config:u7                                                                                                                                      ; work         ;
;       |I2C_Controller:u0|                        ; 46 (46)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0                                                                                                                    ; work         ;
;    |Mirror_Col:u8|                               ; 20 (20)           ; 11 (11)      ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8                                                                                                                                          ; work         ;
;       |my_Stack_RAM:comb_130|                    ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_130                                                                                                                    ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component                                                                                    ; work         ;
;             |altsyncram_pgp1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated                                                     ; work         ;
;       |my_Stack_RAM:comb_62|                     ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_62                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component                                                                                     ; work         ;
;             |altsyncram_pgp1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated                                                      ; work         ;
;       |my_Stack_RAM:comb_96|                     ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_96                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component                                                                                     ; work         ;
;             |altsyncram_pgp1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated                                                      ; work         ;
;    |RAW2RGB:u4|                                  ; 88 (72)           ; 62 (51)      ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4                                                                                                                                             ; work         ;
;       |my_Line_Buffer:u0|                        ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0                                                                                                                           ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component| ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                     ; work         ;
;             |shift_taps_1uv:auto_generated|      ; 16 (0)            ; 11 (0)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated                                                       ; work         ;
;                |altsyncram_jma1:altsyncram2|     ; 0 (0)             ; 0 (0)        ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2                           ; work         ;
;                |cntr_lvf:cntr1|                  ; 16 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|cntr_lvf:cntr1                                        ; work         ;
;                   |cmpr_8ic:cmpr4|               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr4                         ; work         ;
;    |Reset_Delay:u2|                              ; 34 (34)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Reset_Delay:u2                                                                                                                                         ; work         ;
;    |Sdram_Control_4Port:u6|                      ; 938 (288)         ; 1004 (169)   ; 77856       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6                                                                                                                                 ; work         ;
;       |command:command1|                         ; 60 (60)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1                                                                                                                ; work         ;
;       |control_interface:control1|               ; 64 (64)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1                                                                                                      ; work         ;
;       |my_Sdram_PLL:sdram_pll1|                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1                                                                                                         ; work         ;
;          |altpll:altpll_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                 ; work         ;
;             |my_Sdram_PLL_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component|my_Sdram_PLL_altpll:auto_generated                                              ; work         ;
;       |my_Sdram_RD_FIFO:read_fifo1|              ; 90 (0)            ; 125 (0)      ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|               ; 90 (0)            ; 125 (0)      ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                             ; work         ;
;             |dcfifo_ssp1:auto_generated|         ; 90 (14)           ; 125 (33)     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated                                                  ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                |a_graycounter_677:rdptr_g1p|     ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_0md:rs_dgwp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp                       ; work         ;
;                   |dffpipe_0f9:dffpipe13|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe13 ; work         ;
;                |alt_synch_pipe_1md:ws_dgrp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp                       ; work         ;
;                   |dffpipe_1f9:dffpipe16|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe16 ; work         ;
;                |altsyncram_bi51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram                         ; work         ;
;                |cmpr_o76:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:rdempty_eq_comp                         ; work         ;
;                |cmpr_o76:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:wrfull_eq_comp                          ; work         ;
;                |dffpipe_ve9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp                               ; work         ;
;                |dffpipe_ve9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp                               ; work         ;
;       |my_Sdram_RD_FIFO:read_fifo2|              ; 90 (0)            ; 125 (0)      ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|               ; 90 (0)            ; 125 (0)      ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                             ; work         ;
;             |dcfifo_ssp1:auto_generated|         ; 90 (14)           ; 125 (33)     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated                                                  ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                |a_graycounter_677:rdptr_g1p|     ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_0md:rs_dgwp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp                       ; work         ;
;                   |dffpipe_0f9:dffpipe13|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe13 ; work         ;
;                |alt_synch_pipe_1md:ws_dgrp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp                       ; work         ;
;                   |dffpipe_1f9:dffpipe16|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe16 ; work         ;
;                |altsyncram_bi51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram                         ; work         ;
;                |cmpr_o76:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:rdempty_eq_comp                         ; work         ;
;                |cmpr_o76:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:wrfull_eq_comp                          ; work         ;
;                |dffpipe_ve9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp                               ; work         ;
;                |dffpipe_ve9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp                               ; work         ;
;       |my_Sdram_RD_FIFO:read_fifo3|              ; 90 (0)            ; 125 (0)      ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|               ; 90 (0)            ; 125 (0)      ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component                                                                             ; work         ;
;             |dcfifo_ssp1:auto_generated|         ; 90 (14)           ; 125 (33)     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated                                                  ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                |a_graycounter_677:rdptr_g1p|     ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_0md:rs_dgwp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp                       ; work         ;
;                   |dffpipe_0f9:dffpipe13|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe13 ; work         ;
;                |alt_synch_pipe_1md:ws_dgrp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp                       ; work         ;
;                   |dffpipe_1f9:dffpipe16|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe16 ; work         ;
;                |altsyncram_bi51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram                         ; work         ;
;                |cmpr_o76:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:rdempty_eq_comp                         ; work         ;
;                |cmpr_o76:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:wrfull_eq_comp                          ; work         ;
;                |dffpipe_ve9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp                               ; work         ;
;                |dffpipe_ve9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp                               ; work         ;
;       |my_Sdram_RD_FIFO:read_fifo4|              ; 90 (0)            ; 125 (0)      ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4                                                                                                     ; work         ;
;          |dcfifo:dcfifo_component|               ; 90 (0)            ; 125 (0)      ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component                                                                             ; work         ;
;             |dcfifo_ssp1:auto_generated|         ; 90 (14)           ; 125 (33)     ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated                                                  ; work         ;
;                |a_gray2bin_7ib:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                  ; work         ;
;                |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p                      ; work         ;
;                |a_graycounter_677:rdptr_g1p|     ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_0md:rs_dgwp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp                       ; work         ;
;                   |dffpipe_0f9:dffpipe13|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe13 ; work         ;
;                |alt_synch_pipe_1md:ws_dgrp|      ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp                       ; work         ;
;                   |dffpipe_1f9:dffpipe16|        ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe16 ; work         ;
;                |altsyncram_bi51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram                         ; work         ;
;                |cmpr_o76:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:rdempty_eq_comp                         ; work         ;
;                |cmpr_o76:wrfull_eq_comp|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:wrfull_eq_comp                          ; work         ;
;                |dffpipe_ve9:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp                               ; work         ;
;                |dffpipe_ve9:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp                               ; work         ;
;       |my_Sdram_WR_FIFO:write_fifo1|             ; 83 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1                                                                                                    ; work         ;
;          |dcfifo:dcfifo_component|               ; 83 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                            ; work         ;
;             |dcfifo_klp1:auto_generated|         ; 83 (15)           ; 116 (30)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated                                                 ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                 ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                 ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p                     ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p                     ; work         ;
;                |alt_synch_pipe_sld:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp                      ; work         ;
;                   |dffpipe_re9:dffpipe6|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6 ; work         ;
;                |alt_synch_pipe_tld:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp                      ; work         ;
;                   |dffpipe_se9:dffpipe9|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9 ; work         ;
;                |altsyncram_rf51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram                        ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:rdempty_eq_comp                        ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:wrfull_eq_comp                         ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp                              ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp                              ; work         ;
;       |my_Sdram_WR_FIFO:write_fifo2|             ; 83 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2                                                                                                    ; work         ;
;          |dcfifo:dcfifo_component|               ; 83 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                            ; work         ;
;             |dcfifo_klp1:auto_generated|         ; 83 (15)           ; 116 (30)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated                                                 ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                 ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                 ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p                     ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p                     ; work         ;
;                |alt_synch_pipe_sld:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp                      ; work         ;
;                   |dffpipe_re9:dffpipe6|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6 ; work         ;
;                |alt_synch_pipe_tld:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp                      ; work         ;
;                   |dffpipe_se9:dffpipe9|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9 ; work         ;
;                |altsyncram_rf51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram                        ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:rdempty_eq_comp                        ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:wrfull_eq_comp                         ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp                              ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp                              ; work         ;
;       |my_Sdram_WR_FIFO:write_fifo4|             ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4                                                                                                    ; work         ;
;          |dcfifo:dcfifo_component|               ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component                                                                            ; work         ;
;             |dcfifo_klp1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated                                                 ; work         ;
;                |altsyncram_rf51:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram                        ; work         ;
;    |VGA_Controller:u1|                           ; 72 (72)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|VGA_Controller:u1                                                                                                                                      ; work         ;
;    |rdbw:u13|                                    ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|rdbw:u13                                                                                                                                               ; work         ;
;    |sample_clip:u10|                             ; 140 (103)         ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|sample_clip:u10                                                                                                                                        ; work         ;
;       |gray2bw:u2|                               ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|sample_clip:u10|gray2bw:u2                                                                                                                             ; work         ;
;       |rgb2gray:u1|                              ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|sample_clip:u10|rgb2gray:u1                                                                                                                            ; work         ;
;    |sram_controller:u16|                         ; 3 (3)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|sram_controller:u16                                                                                                                                    ; work         ;
;    |tristate:u14|                                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|tristate:u14                                                                                                                                           ; work         ;
;    |vga_color_out:u1_1|                          ; 101 (65)          ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|vga_color_out:u1_1                                                                                                                                     ; work         ;
;       |gray2bw:u2|                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|vga_color_out:u1_1|gray2bw:u2                                                                                                                          ; work         ;
;       |rgb2gray:u1|                              ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|vga_color_out:u1_1|rgb2gray:u1                                                                                                                         ; work         ;
+--------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Bw_Pixl:u11|altsyncram:altsyncram_component|altsyncram_ein1:auto_generated|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; 784          ; 1            ; 784          ; 1            ; 784   ; None ;
; Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|ALTSYNCRAM                              ; M9K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|ALTSYNCRAM                               ; M9K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated|ALTSYNCRAM                               ; M9K  ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2|ALTSYNCRAM    ; M9K  ; Simple Dual Port ; 1278         ; 20           ; 1278         ; 20           ; 25560 ; None ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|ALTSYNCRAM  ; M9K  ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                               ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                        ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------+
; Altera ; Shift register (RAM-based) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|RAW2RGB:u4|my_Line_Buffer:u0                        ; my_Line_Buffer.v                       ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1  ; Sdram_Control_4Port/my_Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2  ; Sdram_Control_4Port/my_Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3  ; Sdram_Control_4Port/my_Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4  ; Sdram_Control_4Port/my_Sdram_RD_FIFO.v ;
; Altera ; ALTPLL                     ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1      ; Sdram_Control_4Port/my_Sdram_PLL.v     ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1 ; Sdram_Control_4Port/my_Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2 ; Sdram_Control_4Port/my_Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3 ; Sdram_Control_4Port/my_Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4 ; Sdram_Control_4Port/my_Sdram_WR_FIFO.v ;
; Altera ; RAM: 2-PORT                ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_62                  ; my_Stack_RAM.v                         ;
; Altera ; RAM: 2-PORT                ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_96                  ; my_Stack_RAM.v                         ;
; Altera ; RAM: 2-PORT                ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Mirror_Col:u8|my_Stack_RAM:comb_130                 ; my_Stack_RAM.v                         ;
; Altera ; RAM: 2-PORT                ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|Bw_Pixl:u11                                         ; Bw_Pixl.v                              ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_CCD|I2C_CCD_Config:u7|mSetup_ST              ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |DE2_CCD|vga_color_out:u1_1|state        ;
+---------------+------------+---------------+-------------+
; Name          ; state.WAIT ; state.RELEASE ; state.PRESS ;
+---------------+------------+---------------+-------------+
; state.WAIT    ; 0          ; 0             ; 0           ;
; state.PRESS   ; 1          ; 0             ; 1           ;
; state.RELEASE ; 1          ; 1             ; 0           ;
+---------------+------------+---------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |DE2_CCD|sram_controller:u16|state                     ;
+----------------+------------+------------+----------------+------------+
; Name           ; state.WR_1 ; state.WR_0 ; state.GET_DATA ; state.WAIT ;
+----------------+------------+------------+----------------+------------+
; state.WAIT     ; 0          ; 0          ; 0              ; 0          ;
; state.GET_DATA ; 0          ; 0          ; 1              ; 1          ;
; state.WR_0     ; 0          ; 1          ; 0              ; 1          ;
; state.WR_1     ; 1          ; 0          ; 0              ; 1          ;
+----------------+------------+------------+----------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                                                                                                       ; Reason for Removal                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                                                               ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR1_LENGTH[0..7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[8]                                                                                                                               ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[0..7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR3_LENGTH[0..8]                                                                                                                            ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|rWR4_LENGTH[0..8]                                                                                                                            ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[8]                                                                                                                               ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[0..7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[8]                                                                                                                               ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[0..7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD3_LENGTH[8]                                                                                                                               ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD3_LENGTH[0..7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD4_LENGTH[8]                                                                                                                               ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD4_LENGTH[0..7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mDATAOUT[15]                                                                                                                                 ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[0]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[0]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[1]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[1]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[3]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[3]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[5]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[5]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[6]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[6]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[7]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[7]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[8]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[8]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[0..9]                                        ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|wrptr_g[0..9]                                                ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[0..9] ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[0..9] ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]              ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[0]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[0]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[1]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[1]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[3]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[3]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[5]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[5]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[6]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[6]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[7]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[7]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[8]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[8]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9]   ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[0..9]                                        ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|wrptr_g[0..9]                                                ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[0..9] ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[0..9] ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; Stuck at VCC due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0..2]              ; Stuck at GND due to stuck port clock                                   ;
; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                         ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|CKE                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0..8]                             ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0..8]                             ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[23]                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[22]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[19..21]                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[18]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[17]                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[16]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]                                                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[19..21]                                                                                                                      ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]                                                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]                                                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp|dffe12a[9,10]                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp|dffe12a[9,10]                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp|dffe12a[9,10]                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp|dffe12a[9,10]                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp|dffe12a[9,10]                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp|dffe12a[9,10]                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp|dffe12a[9,10]                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp|dffe12a[9,10]                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|rWR1_ADDR[0,5]                                                                                                                               ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rWR1_ADDR[1..4]                                                                                                                              ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[6]                        ;
; Sdram_Control_4Port:u6|rWR2_ADDR[2..6]                                                                                                                              ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rWR2_ADDR[0]                                                                                                                                 ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[1]                        ;
; Sdram_Control_4Port:u6|rWR3_ADDR[0..21]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|rWR3_ADDR[22]                       ;
; Sdram_Control_4Port:u6|rWR4_ADDR[0..21]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|rWR4_ADDR[22]                       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[0..5]                                                                                                                              ; Merged with Sdram_Control_4Port:u6|rRD1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD2_ADDR[1..6]                                                                                                                              ; Merged with Sdram_Control_4Port:u6|rRD2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD3_ADDR[0..6]                                                                                                                              ; Merged with Sdram_Control_4Port:u6|rRD3_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD4_ADDR[0..6]                                                                                                                              ; Merged with Sdram_Control_4Port:u6|rRD4_ADDR[7]                        ;
; Sdram_Control_4Port:u6|mLENGTH[0..6]                                                                                                                                ; Merged with Sdram_Control_4Port:u6|mLENGTH[7]                          ;
; Sdram_Control_4Port:u6|rWR1_ADDR[6]                                                                                                                                 ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rWR2_ADDR[1]                                                                                                                                 ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD1_ADDR[6]                                                                                                                                 ; Merged with Sdram_Control_4Port:u6|rRD1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD2_ADDR[0]                                                                                                                                 ; Merged with Sdram_Control_4Port:u6|rRD2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|mADDR[5]                                                                                                                                     ; Merged with Sdram_Control_4Port:u6|mADDR[7]                            ;
; Sdram_Control_4Port:u6|mADDR[2,3]                                                                                                                                   ; Merged with Sdram_Control_4Port:u6|mADDR[4]                            ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[5]                                                                                                          ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[7] ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[2,3]                                                                                                        ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[4] ;
; Sdram_Control_4Port:u6|mADDR[0,1,4,6]                                                                                                                               ; Merged with Sdram_Control_4Port:u6|mADDR[7]                            ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0,1,4,6]                                                                                                    ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[7] ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[14,15]                                                                                                                       ; Merged with I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]                 ;
; I2C_CCD_Config:u7|mI2C_DATA[14,15]                                                                                                                                  ; Merged with I2C_CCD_Config:u7|mI2C_DATA[12]                            ;
; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_ADDR[7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR3_ADDR[22]                                                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR4_ADDR[22]                                                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_ADDR[7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_ADDR[7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD3_ADDR[7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD4_ADDR[7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|WR_MASK[2,3]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[0..9]                                                ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[0..9]                                                ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0..8]                             ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0..8]                             ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; Stuck at GND due to stuck port clock_enable                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0..2]               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0..2]               ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mLENGTH[8]                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mSetup_ST~9                                                                                                                                       ; Lost fanout                                                            ;
; I2C_CCD_Config:u7|mSetup_ST~10                                                                                                                                      ; Lost fanout                                                            ;
; sram_controller:u16|state~4                                                                                                                                         ; Lost fanout                                                            ;
; sram_controller:u16|state~5                                                                                                                                         ; Lost fanout                                                            ;
; CCD_Capture:u3|Y_Cont[1..10]                                                                                                                                        ; Lost fanout                                                            ;
; Total Number of Removed Registers = 486                                                                                                                             ;                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                     ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[9]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9], ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[9],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[8],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[7],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[6],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[5],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[4],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[3],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[2],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[1],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[0],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                     ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[9]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9], ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[9],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[8],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[7],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[6],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[5],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[4],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[3],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[2],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[1],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|rdptr_g[0],                                                ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                     ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                     ; Stuck at VCC                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1,                    ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                     ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                     ; Stuck at VCC                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1,                    ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                     ;
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                                                             ; Stuck at VCC                   ; Sdram_Control_4Port:u6|mLENGTH[7], Sdram_Control_4Port:u6|mADDR[7],                                                                                               ;
;                                                                                                                                                                   ; due to stuck port data_in      ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7],                                                                                                       ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|WR_MASK[3], Sdram_Control_4Port:u6|WR_MASK[2],                                                                                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6,                       ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|mLENGTH[8]                                                                                                                                 ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[7]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7], ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[7]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7], ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0],                             ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2,                    ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[5]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5], ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2],               ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[5]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5], ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2],               ;
;                                                                                                                                                                   ;                                ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[8]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[6]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[4]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[3]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[2]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[1]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[0]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[0], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[0]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[8]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[6]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[4]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[3]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[2]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[1]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|delayed_wrptr_g[0]                                         ; Stuck at GND                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[0], ;
;                                                                                                                                                                   ; due to stuck port clock        ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[0]  ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[0] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[0] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[1] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[1] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[3] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[3] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[5] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[5] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[6] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[6] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[7] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[7] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[8] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[8] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9] ;
; Sdram_Control_4Port:u6|rWR3_LENGTH[8]                                                                                                                             ; Stuck at GND                   ; Sdram_Control_4Port:u6|rWR3_ADDR[22]                                                                                                                              ;
;                                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                   ;
; Sdram_Control_4Port:u6|rWR4_LENGTH[8]                                                                                                                             ; Stuck at GND                   ; Sdram_Control_4Port:u6|rWR4_ADDR[22]                                                                                                                              ;
;                                                                                                                                                                   ; due to stuck port clock_enable ;                                                                                                                                                                   ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[0] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[0] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[1] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[1] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[3] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[3] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[5] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[5] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[6] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[6] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[7] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[7] ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[8] ; Lost Fanouts                   ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[8] ;
; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                       ; Stuck at VCC                   ; Sdram_Control_4Port:u6|CKE                                                                                                                                        ;
;                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                   ;
; I2C_CCD_Config:u7|mI2C_DATA[23]                                                                                                                                   ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]                                                                                                                        ;
;                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                   ;
; I2C_CCD_Config:u7|mI2C_DATA[22]                                                                                                                                   ; Stuck at GND                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]                                                                                                                        ;
;                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                   ;
; I2C_CCD_Config:u7|mI2C_DATA[21]                                                                                                                                   ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[21]                                                                                                                        ;
;                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                   ;
; I2C_CCD_Config:u7|mI2C_DATA[20]                                                                                                                                   ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[20]                                                                                                                        ;
;                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                   ;
; I2C_CCD_Config:u7|mI2C_DATA[19]                                                                                                                                   ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[19]                                                                                                                        ;
;                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                   ;
; I2C_CCD_Config:u7|mI2C_DATA[18]                                                                                                                                   ; Stuck at GND                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]                                                                                                                        ;
;                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                   ;
; I2C_CCD_Config:u7|mI2C_DATA[17]                                                                                                                                   ; Stuck at VCC                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]                                                                                                                        ;
;                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                   ;
; I2C_CCD_Config:u7|mI2C_DATA[16]                                                                                                                                   ; Stuck at GND                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]                                                                                                                        ;
;                                                                                                                                                                   ; due to stuck port data_in      ;                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1300  ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 141   ;
; Number of registers using Asynchronous Clear ; 960   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 442   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                             ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                                                                                             ; 19      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]                                                                                             ; 16      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]                                                                                             ; 19      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]                                                                                             ; 15      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]                                                                                             ; 12      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                                                                             ; 11      ;
; vga_color_out:u1_1|key_ctr[0]                                                                                                                 ; 38      ;
; vga_color_out:u1_1|key_ctr[1]                                                                                                                 ; 37      ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0  ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|parity6     ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|parity6     ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|parity6     ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p|parity6     ; 4       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                      ; 3       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SDO                                                                                                       ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 7       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 6       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                       ; 5       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 35                                                                                                       ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|SA[1]              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|SA[8]              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1|timer[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|command_delay[6]   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE2_CCD|sample_clip:u10|irow_cont[3]                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2_CCD|sample_clip:u10|srow_cont[4]                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD|CCD_Capture:u3|X_Cont[7]                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD|CCD_Capture:u3|Y_Cont[9]                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rRD4_ADDR[13]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rRD3_ADDR[15]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rRD2_ADDR[11]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rRD1_ADDR[15]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rWR2_ADDR[12]                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rWR1_ADDR[11]                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|rp_shift[0]        ;
; 64:1               ; 8 bits    ; 336 LEs       ; 80 LEs               ; 256 LEs                ; Yes        ; |DE2_CCD|I2C_CCD_Config:u7|mI2C_DATA[7]                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|CMD[0]                              ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|mADDR[17]                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|ST[5]                               ;
; 9:1                ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|RD_MASK[1]                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|WR_MASK[0]                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_CCD|Sdram_Control_4Port:u6|mDATAIN[8]                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_CCD|vga_color_out:u1_1|Selector20                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Bw_Pixl:u11|altsyncram:altsyncram_component|altsyncram_ein1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                ;
+---------------------------------+-------+------+---------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                 ;
+---------------------------------+-------+------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                     ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                      ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                      ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                ;
+---------------------------------------+-------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                        ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                   ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                          ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
+---------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
+---------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
+---------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------------+
; Assignment                      ; Value ; From ; To                                               ;
+---------------------------------+-------+------+--------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                ;
+---------------------------------+-------+------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                    ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                     ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                     ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                     ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                               ;
+---------------------------------------+-------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                       ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                               ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                  ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                             ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                              ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                         ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: tristate:u14 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; N              ; 16    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                                ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                                ;
; WIDTH          ; 10             ; Signed Integer                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_1uv ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Bw_Pixl:u11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 1                    ; Signed Integer               ;
; WIDTHAD_A                          ; 10                   ; Signed Integer               ;
; NUMWORDS_A                         ; 784                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 10                   ; Signed Integer               ;
; NUMWORDS_B                         ; 784                  ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                      ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_ein1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sample_clip:u10 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; iCOL_TOTAL     ; 640   ; Signed Integer                      ;
; iROW_TOTAL     ; 448   ; Signed Integer                      ;
; sCOL_TOTAL     ; 28    ; Signed Integer                      ;
; sROW_TOTAL     ; 28    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+--------------------------------+----------------------------------------------------+
; Parameter Name                ; Value                          ; Type                                               ;
+-------------------------------+--------------------------------+----------------------------------------------------+
; OPERATION_MODE                ; NORMAL                         ; Untyped                                            ;
; PLL_TYPE                      ; AUTO                           ; Untyped                                            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=my_Sdram_PLL ; Untyped                                            ;
; QUALIFY_CONF_DONE             ; OFF                            ; Untyped                                            ;
; COMPENSATE_CLOCK              ; CLK0                           ; Untyped                                            ;
; SCAN_CHAIN                    ; LONG                           ; Untyped                                            ;
; PRIMARY_CLOCK                 ; INCLK0                         ; Untyped                                            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                          ; Signed Integer                                     ;
; INCLK1_INPUT_FREQUENCY        ; 0                              ; Untyped                                            ;
; GATE_LOCK_SIGNAL              ; NO                             ; Untyped                                            ;
; GATE_LOCK_COUNTER             ; 0                              ; Untyped                                            ;
; LOCK_HIGH                     ; 1                              ; Untyped                                            ;
; LOCK_LOW                      ; 1                              ; Untyped                                            ;
; VALID_LOCK_MULTIPLIER         ; 1                              ; Untyped                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                              ; Untyped                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                            ; Untyped                                            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                            ; Untyped                                            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                            ; Untyped                                            ;
; SKIP_VCO                      ; OFF                            ; Untyped                                            ;
; SWITCH_OVER_COUNTER           ; 0                              ; Untyped                                            ;
; SWITCH_OVER_TYPE              ; AUTO                           ; Untyped                                            ;
; FEEDBACK_SOURCE               ; EXTCLK0                        ; Untyped                                            ;
; BANDWIDTH                     ; 0                              ; Untyped                                            ;
; BANDWIDTH_TYPE                ; AUTO                           ; Untyped                                            ;
; SPREAD_FREQUENCY              ; 0                              ; Untyped                                            ;
; DOWN_SPREAD                   ; 0                              ; Untyped                                            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                            ; Untyped                                            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                            ; Untyped                                            ;
; CLK9_MULTIPLY_BY              ; 0                              ; Untyped                                            ;
; CLK8_MULTIPLY_BY              ; 0                              ; Untyped                                            ;
; CLK7_MULTIPLY_BY              ; 0                              ; Untyped                                            ;
; CLK6_MULTIPLY_BY              ; 0                              ; Untyped                                            ;
; CLK5_MULTIPLY_BY              ; 1                              ; Untyped                                            ;
; CLK4_MULTIPLY_BY              ; 1                              ; Untyped                                            ;
; CLK3_MULTIPLY_BY              ; 1                              ; Untyped                                            ;
; CLK2_MULTIPLY_BY              ; 1                              ; Untyped                                            ;
; CLK1_MULTIPLY_BY              ; 3                              ; Signed Integer                                     ;
; CLK0_MULTIPLY_BY              ; 3                              ; Signed Integer                                     ;
; CLK9_DIVIDE_BY                ; 0                              ; Untyped                                            ;
; CLK8_DIVIDE_BY                ; 0                              ; Untyped                                            ;
; CLK7_DIVIDE_BY                ; 0                              ; Untyped                                            ;
; CLK6_DIVIDE_BY                ; 0                              ; Untyped                                            ;
; CLK5_DIVIDE_BY                ; 1                              ; Untyped                                            ;
; CLK4_DIVIDE_BY                ; 1                              ; Untyped                                            ;
; CLK3_DIVIDE_BY                ; 1                              ; Untyped                                            ;
; CLK2_DIVIDE_BY                ; 1                              ; Untyped                                            ;
; CLK1_DIVIDE_BY                ; 1                              ; Signed Integer                                     ;
; CLK0_DIVIDE_BY                ; 1                              ; Signed Integer                                     ;
; CLK9_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK8_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK7_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK6_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK5_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK4_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK3_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK2_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK1_PHASE_SHIFT              ; -6000                          ; Untyped                                            ;
; CLK0_PHASE_SHIFT              ; 0                              ; Untyped                                            ;
; CLK5_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK4_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK3_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK2_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK1_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK0_TIME_DELAY               ; 0                              ; Untyped                                            ;
; CLK9_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK8_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK7_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK6_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK5_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK4_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK3_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK2_DUTY_CYCLE               ; 50                             ; Untyped                                            ;
; CLK1_DUTY_CYCLE               ; 50                             ; Signed Integer                                     ;
; CLK0_DUTY_CYCLE               ; 50                             ; Signed Integer                                     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                            ; Untyped                                            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                            ; Untyped                                            ;
; LOCK_WINDOW_UI                ;  0.05                          ; Untyped                                            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                         ; Untyped                                            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                         ; Untyped                                            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                         ; Untyped                                            ;
; DPA_MULTIPLY_BY               ; 0                              ; Untyped                                            ;
; DPA_DIVIDE_BY                 ; 1                              ; Untyped                                            ;
; DPA_DIVIDER                   ; 0                              ; Untyped                                            ;
; EXTCLK3_MULTIPLY_BY           ; 1                              ; Untyped                                            ;
; EXTCLK2_MULTIPLY_BY           ; 1                              ; Untyped                                            ;
; EXTCLK1_MULTIPLY_BY           ; 1                              ; Untyped                                            ;
; EXTCLK0_MULTIPLY_BY           ; 1                              ; Untyped                                            ;
; EXTCLK3_DIVIDE_BY             ; 1                              ; Untyped                                            ;
; EXTCLK2_DIVIDE_BY             ; 1                              ; Untyped                                            ;
; EXTCLK1_DIVIDE_BY             ; 1                              ; Untyped                                            ;
; EXTCLK0_DIVIDE_BY             ; 1                              ; Untyped                                            ;
; EXTCLK3_PHASE_SHIFT           ; 0                              ; Untyped                                            ;
; EXTCLK2_PHASE_SHIFT           ; 0                              ; Untyped                                            ;
; EXTCLK1_PHASE_SHIFT           ; 0                              ; Untyped                                            ;
; EXTCLK0_PHASE_SHIFT           ; 0                              ; Untyped                                            ;
; EXTCLK3_TIME_DELAY            ; 0                              ; Untyped                                            ;
; EXTCLK2_TIME_DELAY            ; 0                              ; Untyped                                            ;
; EXTCLK1_TIME_DELAY            ; 0                              ; Untyped                                            ;
; EXTCLK0_TIME_DELAY            ; 0                              ; Untyped                                            ;
; EXTCLK3_DUTY_CYCLE            ; 50                             ; Untyped                                            ;
; EXTCLK2_DUTY_CYCLE            ; 50                             ; Untyped                                            ;
; EXTCLK1_DUTY_CYCLE            ; 50                             ; Untyped                                            ;
; EXTCLK0_DUTY_CYCLE            ; 50                             ; Untyped                                            ;
; VCO_MULTIPLY_BY               ; 0                              ; Untyped                                            ;
; VCO_DIVIDE_BY                 ; 0                              ; Untyped                                            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                              ; Untyped                                            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                              ; Untyped                                            ;
; VCO_MIN                       ; 0                              ; Untyped                                            ;
; VCO_MAX                       ; 0                              ; Untyped                                            ;
; VCO_CENTER                    ; 0                              ; Untyped                                            ;
; PFD_MIN                       ; 0                              ; Untyped                                            ;
; PFD_MAX                       ; 0                              ; Untyped                                            ;
; M_INITIAL                     ; 0                              ; Untyped                                            ;
; M                             ; 0                              ; Untyped                                            ;
; N                             ; 1                              ; Untyped                                            ;
; M2                            ; 1                              ; Untyped                                            ;
; N2                            ; 1                              ; Untyped                                            ;
; SS                            ; 1                              ; Untyped                                            ;
; C0_HIGH                       ; 0                              ; Untyped                                            ;
; C1_HIGH                       ; 0                              ; Untyped                                            ;
; C2_HIGH                       ; 0                              ; Untyped                                            ;
; C3_HIGH                       ; 0                              ; Untyped                                            ;
; C4_HIGH                       ; 0                              ; Untyped                                            ;
; C5_HIGH                       ; 0                              ; Untyped                                            ;
; C6_HIGH                       ; 0                              ; Untyped                                            ;
; C7_HIGH                       ; 0                              ; Untyped                                            ;
; C8_HIGH                       ; 0                              ; Untyped                                            ;
; C9_HIGH                       ; 0                              ; Untyped                                            ;
; C0_LOW                        ; 0                              ; Untyped                                            ;
; C1_LOW                        ; 0                              ; Untyped                                            ;
; C2_LOW                        ; 0                              ; Untyped                                            ;
; C3_LOW                        ; 0                              ; Untyped                                            ;
; C4_LOW                        ; 0                              ; Untyped                                            ;
; C5_LOW                        ; 0                              ; Untyped                                            ;
; C6_LOW                        ; 0                              ; Untyped                                            ;
; C7_LOW                        ; 0                              ; Untyped                                            ;
; C8_LOW                        ; 0                              ; Untyped                                            ;
; C9_LOW                        ; 0                              ; Untyped                                            ;
; C0_INITIAL                    ; 0                              ; Untyped                                            ;
; C1_INITIAL                    ; 0                              ; Untyped                                            ;
; C2_INITIAL                    ; 0                              ; Untyped                                            ;
; C3_INITIAL                    ; 0                              ; Untyped                                            ;
; C4_INITIAL                    ; 0                              ; Untyped                                            ;
; C5_INITIAL                    ; 0                              ; Untyped                                            ;
; C6_INITIAL                    ; 0                              ; Untyped                                            ;
; C7_INITIAL                    ; 0                              ; Untyped                                            ;
; C8_INITIAL                    ; 0                              ; Untyped                                            ;
; C9_INITIAL                    ; 0                              ; Untyped                                            ;
; C0_MODE                       ; BYPASS                         ; Untyped                                            ;
; C1_MODE                       ; BYPASS                         ; Untyped                                            ;
; C2_MODE                       ; BYPASS                         ; Untyped                                            ;
; C3_MODE                       ; BYPASS                         ; Untyped                                            ;
; C4_MODE                       ; BYPASS                         ; Untyped                                            ;
; C5_MODE                       ; BYPASS                         ; Untyped                                            ;
; C6_MODE                       ; BYPASS                         ; Untyped                                            ;
; C7_MODE                       ; BYPASS                         ; Untyped                                            ;
; C8_MODE                       ; BYPASS                         ; Untyped                                            ;
; C9_MODE                       ; BYPASS                         ; Untyped                                            ;
; C0_PH                         ; 0                              ; Untyped                                            ;
; C1_PH                         ; 0                              ; Untyped                                            ;
; C2_PH                         ; 0                              ; Untyped                                            ;
; C3_PH                         ; 0                              ; Untyped                                            ;
; C4_PH                         ; 0                              ; Untyped                                            ;
; C5_PH                         ; 0                              ; Untyped                                            ;
; C6_PH                         ; 0                              ; Untyped                                            ;
; C7_PH                         ; 0                              ; Untyped                                            ;
; C8_PH                         ; 0                              ; Untyped                                            ;
; C9_PH                         ; 0                              ; Untyped                                            ;
; L0_HIGH                       ; 1                              ; Untyped                                            ;
; L1_HIGH                       ; 1                              ; Untyped                                            ;
; G0_HIGH                       ; 1                              ; Untyped                                            ;
; G1_HIGH                       ; 1                              ; Untyped                                            ;
; G2_HIGH                       ; 1                              ; Untyped                                            ;
; G3_HIGH                       ; 1                              ; Untyped                                            ;
; E0_HIGH                       ; 1                              ; Untyped                                            ;
; E1_HIGH                       ; 1                              ; Untyped                                            ;
; E2_HIGH                       ; 1                              ; Untyped                                            ;
; E3_HIGH                       ; 1                              ; Untyped                                            ;
; L0_LOW                        ; 1                              ; Untyped                                            ;
; L1_LOW                        ; 1                              ; Untyped                                            ;
; G0_LOW                        ; 1                              ; Untyped                                            ;
; G1_LOW                        ; 1                              ; Untyped                                            ;
; G2_LOW                        ; 1                              ; Untyped                                            ;
; G3_LOW                        ; 1                              ; Untyped                                            ;
; E0_LOW                        ; 1                              ; Untyped                                            ;
; E1_LOW                        ; 1                              ; Untyped                                            ;
; E2_LOW                        ; 1                              ; Untyped                                            ;
; E3_LOW                        ; 1                              ; Untyped                                            ;
; L0_INITIAL                    ; 1                              ; Untyped                                            ;
; L1_INITIAL                    ; 1                              ; Untyped                                            ;
; G0_INITIAL                    ; 1                              ; Untyped                                            ;
; G1_INITIAL                    ; 1                              ; Untyped                                            ;
; G2_INITIAL                    ; 1                              ; Untyped                                            ;
; G3_INITIAL                    ; 1                              ; Untyped                                            ;
; E0_INITIAL                    ; 1                              ; Untyped                                            ;
; E1_INITIAL                    ; 1                              ; Untyped                                            ;
; E2_INITIAL                    ; 1                              ; Untyped                                            ;
; E3_INITIAL                    ; 1                              ; Untyped                                            ;
; L0_MODE                       ; BYPASS                         ; Untyped                                            ;
; L1_MODE                       ; BYPASS                         ; Untyped                                            ;
; G0_MODE                       ; BYPASS                         ; Untyped                                            ;
; G1_MODE                       ; BYPASS                         ; Untyped                                            ;
; G2_MODE                       ; BYPASS                         ; Untyped                                            ;
; G3_MODE                       ; BYPASS                         ; Untyped                                            ;
; E0_MODE                       ; BYPASS                         ; Untyped                                            ;
; E1_MODE                       ; BYPASS                         ; Untyped                                            ;
; E2_MODE                       ; BYPASS                         ; Untyped                                            ;
; E3_MODE                       ; BYPASS                         ; Untyped                                            ;
; L0_PH                         ; 0                              ; Untyped                                            ;
; L1_PH                         ; 0                              ; Untyped                                            ;
; G0_PH                         ; 0                              ; Untyped                                            ;
; G1_PH                         ; 0                              ; Untyped                                            ;
; G2_PH                         ; 0                              ; Untyped                                            ;
; G3_PH                         ; 0                              ; Untyped                                            ;
; E0_PH                         ; 0                              ; Untyped                                            ;
; E1_PH                         ; 0                              ; Untyped                                            ;
; E2_PH                         ; 0                              ; Untyped                                            ;
; E3_PH                         ; 0                              ; Untyped                                            ;
; M_PH                          ; 0                              ; Untyped                                            ;
; C1_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C2_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C3_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C4_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C5_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C6_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C7_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C8_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; C9_USE_CASC_IN                ; OFF                            ; Untyped                                            ;
; CLK0_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK1_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK2_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK3_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK4_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK5_COUNTER                  ; G0                             ; Untyped                                            ;
; CLK6_COUNTER                  ; E0                             ; Untyped                                            ;
; CLK7_COUNTER                  ; E1                             ; Untyped                                            ;
; CLK8_COUNTER                  ; E2                             ; Untyped                                            ;
; CLK9_COUNTER                  ; E3                             ; Untyped                                            ;
; L0_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; L1_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; G0_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; G1_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; G2_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; G3_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; E0_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; E1_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; E2_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; E3_TIME_DELAY                 ; 0                              ; Untyped                                            ;
; M_TIME_DELAY                  ; 0                              ; Untyped                                            ;
; N_TIME_DELAY                  ; 0                              ; Untyped                                            ;
; EXTCLK3_COUNTER               ; E3                             ; Untyped                                            ;
; EXTCLK2_COUNTER               ; E2                             ; Untyped                                            ;
; EXTCLK1_COUNTER               ; E1                             ; Untyped                                            ;
; EXTCLK0_COUNTER               ; E0                             ; Untyped                                            ;
; ENABLE0_COUNTER               ; L0                             ; Untyped                                            ;
; ENABLE1_COUNTER               ; L0                             ; Untyped                                            ;
; CHARGE_PUMP_CURRENT           ; 2                              ; Untyped                                            ;
; LOOP_FILTER_R                 ;  1.000000                      ; Untyped                                            ;
; LOOP_FILTER_C                 ; 5                              ; Untyped                                            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                           ; Untyped                                            ;
; LOOP_FILTER_R_BITS            ; 9999                           ; Untyped                                            ;
; LOOP_FILTER_C_BITS            ; 9999                           ; Untyped                                            ;
; VCO_POST_SCALE                ; 0                              ; Untyped                                            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                              ; Untyped                                            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                   ; Untyped                                            ;
; PORT_CLKENA0                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA1                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA2                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA3                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA4                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKENA5                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK0                     ; PORT_USED                      ; Untyped                                            ;
; PORT_CLK1                     ; PORT_USED                      ; Untyped                                            ;
; PORT_CLK2                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK3                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK4                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK5                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK6                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK7                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK8                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLK9                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANDATA                 ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANDONE                 ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_INCLK1                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_INCLK0                   ; PORT_USED                      ; Untyped                                            ;
; PORT_FBIN                     ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PLLENA                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_ARESET                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PFDENA                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANCLK                  ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANACLR                 ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANREAD                 ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANWRITE                ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_LOCKED                   ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_PHASEDONE                ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PHASESTEP                ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                    ; Untyped                                            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY              ; Untyped                                            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY              ; Untyped                                            ;
; M_TEST_SOURCE                 ; 5                              ; Untyped                                            ;
; C0_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C1_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C2_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C3_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C4_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C5_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C6_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C7_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C8_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; C9_TEST_SOURCE                ; 5                              ; Untyped                                            ;
; CBXI_PARAMETER                ; my_Sdram_PLL_altpll            ; Untyped                                            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                           ; Untyped                                            ;
; VCO_PHASE_SHIFT_STEP          ; 0                              ; Untyped                                            ;
; WIDTH_CLOCK                   ; 5                              ; Signed Integer                                     ;
; WIDTH_PHASECOUNTERSELECT      ; 4                              ; Untyped                                            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                            ; Untyped                                            ;
; DEVICE_FAMILY                 ; Cyclone IV E                   ; Untyped                                            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                         ; Untyped                                            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                            ; Untyped                                            ;
; AUTO_CARRY_CHAINS             ; ON                             ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS          ; OFF                            ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS           ; ON                             ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                            ; IGNORE_CASCADE                                     ;
+-------------------------------+--------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                         ;
; CBXI_PARAMETER          ; dcfifo_klp1  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                         ;
; CBXI_PARAMETER          ; dcfifo_klp1  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                         ;
; CBXI_PARAMETER          ; dcfifo_klp1  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                  ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                  ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                  ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                         ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                         ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                         ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                         ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                         ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                         ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                         ;
; CBXI_PARAMETER          ; dcfifo_klp1  ; Untyped                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                        ;
; CBXI_PARAMETER          ; dcfifo_ssp1  ; Untyped                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                        ;
; CBXI_PARAMETER          ; dcfifo_ssp1  ; Untyped                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                        ;
; CBXI_PARAMETER          ; dcfifo_ssp1  ; Untyped                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                           ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                 ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                 ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                 ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                 ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                        ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                        ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                        ;
; USE_EAB                 ; ON           ; Untyped                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                        ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                        ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                        ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                        ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                        ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                        ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                        ;
; CBXI_PARAMETER          ; dcfifo_ssp1  ; Untyped                                                                        ;
+-------------------------+--------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u7 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                     ;
; I2C_Freq       ; 20000    ; Signed Integer                     ;
; LUT_SIZE       ; 17       ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 10                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 10                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_pgp1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                ;
+------------------------------------+----------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                             ;
; WIDTH_A                            ; 10                   ; Signed Integer                                      ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                             ;
; WIDTH_B                            ; 10                   ; Signed Integer                                      ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                      ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_pgp1      ; Untyped                                             ;
+------------------------------------+----------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                              ;
; WIDTH_A                            ; 10                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 10                   ; Signed Integer                                       ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                       ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_pgp1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                             ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 1                                                                  ;
; Entity Instance            ; RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                  ;
;     -- TAP_DISTANCE        ; 1280                                                               ;
;     -- WIDTH               ; 10                                                                 ;
+----------------------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                   ;
; Entity Instance                           ; Bw_Pixl:u11|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 1                                                                   ;
;     -- NUMWORDS_A                         ; 784                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 784                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 10                                                                  ;
;     -- NUMWORDS_A                         ; 640                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 10                                                                  ;
;     -- NUMWORDS_B                         ; 640                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; Mirror_Col:u8|my_Stack_RAM:comb_96|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 10                                                                  ;
;     -- NUMWORDS_A                         ; 640                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 10                                                                  ;
;     -- NUMWORDS_B                         ; 640                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; Mirror_Col:u8|my_Stack_RAM:comb_130|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                           ;
;     -- WIDTH_A                            ; 10                                                                  ;
;     -- NUMWORDS_A                         ; 640                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 10                                                                  ;
;     -- NUMWORDS_B                         ; 640                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                           ;
+-------------------------------+------------------------------------------------------------------------+
; Name                          ; Value                                                                  ;
+-------------------------------+------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                      ;
; Entity Instance               ; Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                 ;
;     -- PLL_TYPE               ; AUTO                                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                                      ;
+-------------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                             ;
+----------------------------+-----------------------------------------------------------------------------+
; Name                       ; Value                                                                       ;
+----------------------------+-----------------------------------------------------------------------------+
; Number of entity instances ; 8                                                                           ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 512                                                                         ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
; Entity Instance            ; Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                  ;
;     -- LPM_WIDTH           ; 16                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                         ;
;     -- USE_EAB             ; ON                                                                          ;
+----------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_130"                                                                                                                                                    ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_96"                                                                                                                                                     ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|my_Stack_RAM:comb_62"                                                                                                                                                     ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u7|I2C_Controller:u0"                                                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4"                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts                                             ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3"                                                                                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts                                             ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (16 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2"                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1"                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "wrusedw[9..9]" have no fanouts ;
; rdusedw ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (9 bits) it drives; bit(s) "rdusedw[9..9]" have no fanouts ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4"                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3"                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|command:command1"                                                                                  ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                   ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; SA   ; Output ; Warning  ; Output or bidir port (13 bits) is wider than the port expression (12 bits) it drives; bit(s) "SA[12..12]" have no fanouts ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_DATA             ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..15]" will be connected to GND.                               ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[15..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_FULL             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; WR2_DATA             ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR2_DATA[15..15]" will be connected to GND.                               ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[15..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_FULL             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[10..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR[12]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[11]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_EMPTY            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[10..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[12]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[11]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_EMPTY            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD3_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD3_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD3_ADDR[22..15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_ADDR[11..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_ADDR[14]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD3_ADDR[13]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_ADDR[12]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD3_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD3_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD3_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD3_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD3_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD3_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD3_EMPTY            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD4_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD4_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD4_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_ADDR[19..15]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_ADDR[11..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_ADDR[14]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_ADDR[13]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_ADDR[12]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD4_MAX_ADDR[13..12] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_MAX_ADDR[11..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD4_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD4_EMPTY            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR3_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR3_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR3_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR4_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR4_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR4_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD3_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD4_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sample_clip:u10"                                                                                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; pixl_gray   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; d_icol_cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; d_irow_cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; d_srow_cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; d_scol_cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "special_clock:u12"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; slow_clock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|my_Line_Buffer:u0"                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; oFrame_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_color_out:u1_1"                                                                                         ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; key_ctr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                             ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oVGA_CLOCK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tristate:u14"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; OE   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; Out  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 384                         ;
; cycloneiii_ff         ; 1300                        ;
;     CLR               ; 645                         ;
;     CLR SCLR          ; 36                          ;
;     CLR SLD           ; 10                          ;
;     ENA               ; 53                          ;
;     ENA CLR           ; 226                         ;
;     ENA CLR SCLR      ; 32                          ;
;     ENA CLR SLD       ; 11                          ;
;     ENA SCLR          ; 16                          ;
;     ENA SCLR SLD      ; 3                           ;
;     ENA SLD           ; 101                         ;
;     SCLR              ; 10                          ;
;     SLD               ; 16                          ;
;     plain             ; 141                         ;
; cycloneiii_io_obuf    ; 123                         ;
; cycloneiii_lcell_comb ; 1552                        ;
;     arith             ; 393                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 257                         ;
;         3 data inputs ; 135                         ;
;     normal            ; 1159                        ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 57                          ;
;         2 data inputs ; 179                         ;
;         3 data inputs ; 257                         ;
;         4 data inputs ; 656                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 159                         ;
;                       ;                             ;
; Max LUT depth         ; 9.70                        ;
; Average LUT depth     ; 3.35                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu Nov 24 18:29:31 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file vga_color_out.sv
    Info (12023): Found entity 1: vga_color_out
Info (12021): Found 1 design units, including 1 entities, in source file stack_4x_ram.v
    Info (12023): Found entity 1: Stack_4X_RAM
Info (12021): Found 1 design units, including 1 entities, in source file raw2rgb_4x.v
    Info (12023): Found entity 1: RAW2RGB_4X
Info (12021): Found 1 design units, including 1 entities, in source file mirror_col_4x.v
    Info (12023): Found entity 1: Mirror_Col_4X
Info (12021): Found 1 design units, including 1 entities, in source file stack_ram.v
    Info (12023): Found entity 1: Stack_RAM
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Warning (10275): Verilog HDL Module Instantiation warning at DE2_CCD.v(528): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file de2_ccd.v
    Info (12023): Found entity 1: DE2_CCD
Info (12021): Found 1 design units, including 1 entities, in source file i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL
Info (12021): Found 1 design units, including 1 entities, in source file raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file mirror_col.v
    Info (12023): Found entity 1: Mirror_Col
Info (12021): Found 1 design units, including 1 entities, in source file my_line_buffer.v
    Info (12023): Found entity 1: my_Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file my_stack_ram.v
    Info (12023): Found entity 1: my_Stack_RAM
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_rd_fifo.v
    Info (12023): Found entity 1: my_Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_wr_fifo.v
    Info (12023): Found entity 1: my_Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/my_sdram_pll.v
    Info (12023): Found entity 1: my_Sdram_PLL
Info (12021): Found 1 design units, including 1 entities, in source file sample_clip.sv
    Info (12023): Found entity 1: sample_clip
Info (12021): Found 1 design units, including 1 entities, in source file bw_pixl.v
    Info (12023): Found entity 1: Bw_Pixl
Info (12021): Found 1 design units, including 1 entities, in source file rgb2gray.sv
    Info (12023): Found entity 1: rgb2gray
Info (12021): Found 1 design units, including 1 entities, in source file gray2bw.sv
    Info (12023): Found entity 1: gray2bw
Info (12021): Found 1 design units, including 1 entities, in source file speck_clock.sv
    Info (12023): Found entity 1: special_clock
Info (12021): Found 1 design units, including 1 entities, in source file rdbw.sv
    Info (12023): Found entity 1: rdbw
Info (12021): Found 1 design units, including 1 entities, in source file tristate.sv
    Info (12023): Found entity 1: tristate
Info (12021): Found 1 design units, including 1 entities, in source file read_ram.sv
    Info (12023): Found entity 1: read_ram
Info (12021): Found 1 design units, including 1 entities, in source file sram_wraddress.sv
    Info (12023): Found entity 1: sram_wraddress
Info (12021): Found 1 design units, including 1 entities, in source file sram_controller.sv
    Info (12023): Found entity 1: sram_controller
Warning (10236): Verilog HDL Implicit Net warning at testbench.sv(23): created implicit net for "d_icol_con"
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(588): created implicit net for "bw_wren"
Warning (10236): Verilog HDL Implicit Net warning at sample_clip.sv(32): created implicit net for "sample_area"
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col_4X.v(56): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col_4X.v(63): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col_4X.v(70): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(76): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(84): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(92): instance has no name
Info (12127): Elaborating entity "DE2_CCD" for the top level hierarchy
Warning (10034): Output port "LEDG[8..2]" at DE2_CCD.v(193) has no driver
Warning (10034): Output port "LEDR[17..14]" at DE2_CCD.v(194) has no driver
Warning (10034): Output port "LEDR[3..0]" at DE2_CCD.v(194) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_CCD.v(216) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_CCD.v(231) has no driver
Warning (10034): Output port "UART_TXD" at DE2_CCD.v(196) has no driver
Warning (10034): Output port "IRDA_TXD" at DE2_CCD.v(199) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_CCD.v(217) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_CCD.v(218) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_CCD.v(219) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_CCD.v(220) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_CCD.v(232) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_CCD.v(233) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_CCD.v(234) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_CCD.v(235) has no driver
Warning (10034): Output port "OTG_FSPEED" at DE2_CCD.v(236) has no driver
Warning (10034): Output port "OTG_LSPEED" at DE2_CCD.v(237) has no driver
Warning (10034): Output port "OTG_DACK0_N" at DE2_CCD.v(242) has no driver
Warning (10034): Output port "OTG_DACK1_N" at DE2_CCD.v(243) has no driver
Warning (10034): Output port "LCD_RW" at DE2_CCD.v(248) has no driver
Warning (10034): Output port "LCD_EN" at DE2_CCD.v(249) has no driver
Warning (10034): Output port "LCD_RS" at DE2_CCD.v(250) has no driver
Warning (10034): Output port "SD_CLK" at DE2_CCD.v(255) has no driver
Warning (10034): Output port "TDO" at DE2_CCD.v(266) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_CCD.v(258) has no driver
Warning (10034): Output port "ENET_CMD" at DE2_CCD.v(278) has no driver
Warning (10034): Output port "ENET_CS_N" at DE2_CCD.v(279) has no driver
Warning (10034): Output port "ENET_WR_N" at DE2_CCD.v(280) has no driver
Warning (10034): Output port "ENET_RD_N" at DE2_CCD.v(281) has no driver
Warning (10034): Output port "ENET_RST_N" at DE2_CCD.v(282) has no driver
Warning (10034): Output port "ENET_CLK" at DE2_CCD.v(284) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_CCD.v(289) has no driver
Warning (10034): Output port "AUD_XCK" at DE2_CCD.v(291) has no driver
Info (12128): Elaborating entity "sram_controller" for hierarchy "sram_controller:u16"
Info (12128): Elaborating entity "rdbw" for hierarchy "rdbw:u13"
Warning (10230): Verilog HDL assignment warning at rdbw.sv(16): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "tristate" for hierarchy "tristate:u14"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(58): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(61): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(64): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(116): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(142): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "vga_color_out" for hierarchy "vga_color_out:u1_1"
Warning (10230): Verilog HDL assignment warning at vga_color_out.sv(70): truncated value with size 32 to match size of target (2)
Info (10264): Verilog HDL Case Statement information at vga_color_out.sv(80): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "rgb2gray" for hierarchy "vga_color_out:u1_1|rgb2gray:u1"
Warning (10230): Verilog HDL assignment warning at rgb2gray.sv(9): truncated value with size 12 to match size of target (10)
Info (12128): Elaborating entity "gray2bw" for hierarchy "vga_color_out:u1_1|gray2bw:u2"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(79): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(83): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info (12128): Elaborating entity "my_Line_Buffer" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1uv.tdf
    Info (12023): Found entity 1: shift_taps_1uv
Info (12128): Elaborating entity "shift_taps_1uv" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jma1.tdf
    Info (12023): Found entity 1: altsyncram_jma1
Info (12128): Elaborating entity "altsyncram_jma1" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|altsyncram_jma1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf
    Info (12023): Found entity 1: cntr_lvf
Info (12128): Elaborating entity "cntr_lvf" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|cntr_lvf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf
    Info (12023): Found entity 1: cmpr_8ic
Info (12128): Elaborating entity "cmpr_8ic" for hierarchy "RAW2RGB:u4|my_Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_1uv:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr4"
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Info (12128): Elaborating entity "Bw_Pixl" for hierarchy "Bw_Pixl:u11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Bw_Pixl:u11|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Bw_Pixl:u11|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Bw_Pixl:u11|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "784"
    Info (12134): Parameter "numwords_b" = "784"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ein1.tdf
    Info (12023): Found entity 1: altsyncram_ein1
Info (12128): Elaborating entity "altsyncram_ein1" for hierarchy "Bw_Pixl:u11|altsyncram:altsyncram_component|altsyncram_ein1:auto_generated"
Info (12128): Elaborating entity "special_clock" for hierarchy "special_clock:u12"
Warning (10230): Verilog HDL assignment warning at speck_clock.sv(13): truncated value with size 32 to match size of target (21)
Info (12128): Elaborating entity "sample_clip" for hierarchy "sample_clip:u10"
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(32): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(34): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(65): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(76): truncated value with size 10 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(82): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(95): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(111): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at sample_clip.sv(130): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(532): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable "rWR3_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable "rWR4_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable "rRD3_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(570): inferring latch(es) for variable "rRD4_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD4_MAX_ADDR[0]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[1]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[2]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[3]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[4]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[5]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[6]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[7]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[8]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[9]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[10]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[11]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[12]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[13]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[14]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[15]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[16]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[17]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[18]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[19]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[20]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[21]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD4_MAX_ADDR[22]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[0]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[1]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[2]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[3]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[4]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[5]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[6]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[7]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[8]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[9]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[10]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[11]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[12]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[13]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[14]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[15]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[16]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[17]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[18]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[19]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[20]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[21]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD3_MAX_ADDR[22]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[0]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[1]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[2]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[3]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[4]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[5]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[6]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[7]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[8]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[9]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[10]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[11]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[12]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[13]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[14]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[15]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[16]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[17]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[18]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[19]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[20]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[21]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR4_MAX_ADDR[22]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[0]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[1]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[2]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[3]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[4]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[5]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[6]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[7]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[8]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[9]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[10]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[11]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[12]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[13]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[14]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[15]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[16]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[17]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[18]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[19]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[20]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[21]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR3_MAX_ADDR[22]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(570)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(570)
Info (12128): Elaborating entity "my_Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1"
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "-6000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=my_Sdram_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/my_sdram_pll_altpll.v
    Info (12023): Found entity 1: my_Sdram_PLL_altpll
Info (12128): Elaborating entity "my_Sdram_PLL_altpll" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_PLL:sdram_pll1|altpll:altpll_component|my_Sdram_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "my_Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_klp1.tdf
    Info (12023): Found entity 1: dcfifo_klp1
Info (12128): Elaborating entity "dcfifo_klp1" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_577:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rf51.tdf
    Info (12023): Found entity 1: altsyncram_rf51
Info (12128): Elaborating entity "altsyncram_rf51" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_sld:rs_dgwp|dffpipe_re9:dffpipe6"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_se9:dffpipe9"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|cmpr_n76:rdempty_eq_comp"
Info (12128): Elaborating entity "my_Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ssp1.tdf
    Info (12023): Found entity 1: dcfifo_ssp1
Info (12128): Elaborating entity "dcfifo_ssp1" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bi51.tdf
    Info (12023): Found entity 1: altsyncram_bi51
Info (12128): Elaborating entity "altsyncram_bi51" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf
    Info (12023): Found entity 1: dffpipe_ve9
Info (12128): Elaborating entity "dffpipe_ve9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|dffpipe_ve9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0md
Info (12128): Elaborating entity "alt_synch_pipe_0md" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf
    Info (12023): Found entity 1: dffpipe_0f9
Info (12128): Elaborating entity "dffpipe_0f9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_0md:rs_dgwp|dffpipe_0f9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1md.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1md
Info (12128): Elaborating entity "alt_synch_pipe_1md" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf
    Info (12023): Found entity 1: dffpipe_1f9
Info (12128): Elaborating entity "dffpipe_1f9" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_1f9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf
    Info (12023): Found entity 1: cmpr_o76
Info (12128): Elaborating entity "cmpr_o76" for hierarchy "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|cmpr_o76:rdempty_eq_comp"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u7"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(91): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u7|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "Mirror_Col" for hierarchy "Mirror_Col:u8"
Info (12128): Elaborating entity "my_Stack_RAM" for hierarchy "Mirror_Col:u8|my_Stack_RAM:comb_62"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "numwords_b" = "640"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgp1.tdf
    Info (12023): Found entity 1: altsyncram_pgp1
Info (12128): Elaborating entity "altsyncram_pgp1" for hierarchy "Mirror_Col:u8|my_Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_pgp1:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo4|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo3|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ssp1:auto_generated|altsyncram_bi51:fifo_ram|q_b[15]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo3|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]"
Warning (12241): 18 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver
    Warning (13040): bidirectional pin "SD_DAT3" has no driver
    Warning (13040): bidirectional pin "SD_CMD" has no driver
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "tristate:u14|Data[0]~synth"
    Warning (13010): Node "tristate:u14|Data[1]~synth"
    Warning (13010): Node "tristate:u14|Data[2]~synth"
    Warning (13010): Node "tristate:u14|Data[3]~synth"
    Warning (13010): Node "tristate:u14|Data[4]~synth"
    Warning (13010): Node "tristate:u14|Data[5]~synth"
    Warning (13010): Node "tristate:u14|Data[6]~synth"
    Warning (13010): Node "tristate:u14|Data[7]~synth"
    Warning (13010): Node "tristate:u14|Data[8]~synth"
    Warning (13010): Node "tristate:u14|Data[9]~synth"
    Warning (13010): Node "tristate:u14|Data[10]~synth"
    Warning (13010): Node "tristate:u14|Data[11]~synth"
    Warning (13010): Node "tristate:u14|Data[12]~synth"
    Warning (13010): Node "tristate:u14|Data[13]~synth"
    Warning (13010): Node "tristate:u14|Data[14]~synth"
    Warning (13010): Node "tristate:u14|Data[15]~synth"
    Warning (13010): Node "GPIO_1[11]~synth"
    Warning (13010): Node "GPIO_1[14]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at VCC
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at VCC
Info (17049): 80 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a15" has a port clk0 that is stuck at GND
Warning (21074): Design contains 25 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info (21057): Implemented 2685 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 46 input pins
    Info (21059): Implemented 215 output pins
    Info (21060): Implemented 123 bidirectional pins
    Info (21061): Implemented 2141 logic cells
    Info (21064): Implemented 159 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 372 warnings
    Info: Peak virtual memory: 701 megabytes
    Info: Processing ended: Thu Nov 24 18:29:45 2016
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:27


