
---------- Begin Simulation Statistics ----------
final_tick                               1242976914500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 622011                       # Simulator instruction rate (inst/s)
host_mem_usage                                 766760                       # Number of bytes of host memory used
host_op_rate                                   945137                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2904.56                       # Real time elapsed on the host
host_tick_rate                               61747515                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1806665645                       # Number of instructions simulated
sim_ops                                    2745204693                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.179349                       # Number of seconds simulated
sim_ticks                                179349213000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       289917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        579795                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       191707                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     35229921                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     23109399                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     23178083                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        68684                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      35691230                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        237526                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        12195                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1135828592                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      565067231                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       191714                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         34117441                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     87351949                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      9584136                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    706665642                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1070022150                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    357294711                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.994789                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.237448                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    106601294     29.84%     29.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     93196731     26.08%     55.92% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      5149331      1.44%     57.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     32792565      9.18%     66.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     16526890      4.63%     71.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5       946456      0.26%     71.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4612835      1.29%     72.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     10116660      2.83%     75.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     87351949     24.45%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    357294711                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          2806123                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       181465                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1067880488                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           303327417                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       143762      0.01%      0.01% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    656079242     61.31%     61.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       288736      0.03%     61.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.35% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       110020      0.01%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.37% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       252716      0.02%     61.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.39% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       217392      0.02%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       434438      0.04%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       369672      0.03%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp          104      0.00%     61.48% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       551947      0.05%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        72288      0.01%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        37299      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.55% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    302738939     28.29%     89.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    108135284     10.11%     99.94% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       588478      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         1833      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1070022150                       # Class of committed instruction
system.switch_cpus_1.commit.refs            411464534                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         706665642                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1070022150                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.507593                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.507593                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    203162058                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1082928264                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       19589072                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        95368923                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       200961                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     40376800                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         304753578                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                3403                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         108306854                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               32612                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          35691230                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        55327295                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           358402514                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           69                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            717297531                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingQuiesceStallCycles            5                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_1.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        401922                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.099502                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles        94190                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     23346925                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.999723                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    358697827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     3.034323                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.520043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      181861179     50.70%     50.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       13802137      3.85%     54.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        4279437      1.19%     55.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       14503156      4.04%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       24560782      6.85%     66.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        4051534      1.13%     67.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3346666      0.93%     68.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       14389691      4.01%     72.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       97903245     27.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    358697827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         5846302                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        2971794                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       239486                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       34379363                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.999647                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          413152262                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        108306760                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       1275327                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    305104140                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         5804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    108563298                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1079606297                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    304845502                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       430628                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1075968697                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        27128                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     10792246                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       200961                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     10827549                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        30094                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     19612556                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses          626                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         9912                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      1776702                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       426174                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         9912                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       157076                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        82410                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1809886920                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1075564647                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.500109                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       905141193                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.998521                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1075712119                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     2185318027                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     929790758                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.970083                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.970083                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       165743      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    660027898     61.32%     61.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       294459      0.03%     61.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       141908      0.01%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          118      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       303036      0.03%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       228276      0.02%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       460009      0.04%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       582243      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          192      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       665402      0.06%     61.58% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        95066      0.01%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        44201      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.60% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    304176768     28.26%     89.85% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    108327317     10.06%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       883731      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         2961      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1076399328                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       3623984                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      7223214                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      3539327                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      5174497                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           6134344                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005699                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        486000      7.92%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      7.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu          518      0.01%      7.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      7.93% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt         5159      0.08%      8.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            6      0.00%      8.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      8.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      8.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      8.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      8.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      8.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      8.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd          970      0.02%      8.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      8.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      8.03% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        18094      0.29%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            1      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      8.33% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      5614820     91.53%     99.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         7786      0.13%     99.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          990      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1078743945                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2510602849                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1072025320                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1084025650                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1079606288                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1076399328                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      9584079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       195239                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     15200239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    358697827                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     3.000853                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.363894                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     97745522     27.25%     27.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     13918951      3.88%     31.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     36418999     10.15%     41.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     52983920     14.77%     56.05% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     50055682     13.95%     70.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     50712211     14.14%     84.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     30035760      8.37%     92.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     17921980      5.00%     97.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      8904802      2.48%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    358697827                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 3.000848                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          55327304                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  28                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     18057143                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     27131881                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    305104140                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    108563298                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     482530800                       # number of misc regfile reads
system.switch_cpus_1.numCycles              358698426                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      16934403                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1490798829                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2648740                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       34567593                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     62805761                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      6477211                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3829581359                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1081635478                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1506059840                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       120122067                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    105755000                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       200961                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    186872791                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       15260894                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      6957629                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   2194827020                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       209681389                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         1349549048                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2160621193                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    15                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          239                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4571104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        20277                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9139781                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          20277                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      2140701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        35358                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      4281227                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          35358                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5967                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       284500                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5399                       # Transaction distribution
system.membus.trans_dist::ReadExReq            283929                       # Transaction distribution
system.membus.trans_dist::ReadExResp           283929                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5967                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       869691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       869691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 869691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     36761344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     36761344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                36761344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            289896                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  289896    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              289896                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1767146000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1570741000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1242976914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1242976914500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2525688                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5947207                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           58                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          803365                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2427                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2427                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2042989                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2042989                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            58                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2525630                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13710711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13710885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    540888064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              540895488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2181953                       # Total snoops (count)
system.tol2bus.snoopTraffic                 132124800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6753057                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055035                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6732541     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20516      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6753057                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8452705500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6854142000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             87499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      2428020                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2428021                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      2428020                       # number of overall hits
system.l2.overall_hits::total                 2428021                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           57                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      2140599                       # number of demand (read+write) misses
system.l2.demand_misses::total                2140656                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           57                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      2140599                       # number of overall misses
system.l2.overall_misses::total               2140656                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      5588000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  68452603500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      68458191500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      5588000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  68452603500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     68458191500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           58                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      4568619                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4568677                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           58                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      4568619                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4568677                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.982759                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.468544                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.468551                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.982759                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.468544                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.468551                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 98035.087719                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 31978.246977                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31980.005895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 98035.087719                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 31978.246977                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31980.005895                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2064450                       # number of writebacks
system.l2.writebacks::total                   2064450                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           57                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      2140599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2140656                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           57                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      2140599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2140656                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      5303000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  57749608500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  57754911500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      5303000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  57749608500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  57754911500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.982759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.468544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.468551                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.982759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.468544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.468551                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 93035.087719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 26978.246977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 26980.005895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 93035.087719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 26978.246977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 26980.005895                       # average overall mshr miss latency
system.l2.replacements                        2146595                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3882757                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3882757                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3882757                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3882757                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           58                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               58                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           58                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           58                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            26                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2427                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2427                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         2427                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2427                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data        12696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 12696                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2030293                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2030293                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  65621161000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   65621161000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2042989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2042989                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.993786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 32321.030019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 32321.030019                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2030293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2030293                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  55469696000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  55469696000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.993786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 27321.030019                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 27321.030019                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           57                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               57                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      5588000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5588000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           58                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             58                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.982759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.982759                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 98035.087719                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98035.087719                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           57                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           57                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5303000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      5303000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.982759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.982759                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 93035.087719                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93035.087719                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      2415324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2415324                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       110306                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          110306                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data   2831442500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2831442500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      2525630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2525630                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.043675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043675                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 25668.979929                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 25668.979929                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       110306                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       110306                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data   2279912500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2279912500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.043675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 20668.979929                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 20668.979929                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                    10087713                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2150691                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.690452                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     154.929138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        14.829701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    15.306072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.075405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data  3910.859684                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.037824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.003621                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.003737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.954800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2139                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  75262931                       # Number of tag accesses
system.l2.tags.data_accesses                 75262931                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                   9139516                       # Number of cache averse accesses
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                        9139542                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1850759                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1850760                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1850759                       # number of overall hits
system.l3.overall_hits::total                 1850760                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           56                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       289840                       # number of demand (read+write) misses
system.l3.demand_misses::total                 289896                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           56                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       289840                       # number of overall misses
system.l3.overall_misses::total                289896                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      4946500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  25466287500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      25471234000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      4946500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  25466287500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     25471234000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           57                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      2140599                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              2140656                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           57                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      2140599                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             2140656                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.982456                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.135401                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.135424                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.982456                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.135401                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.135424                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 88330.357143                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 87863.260765                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 87863.350995                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 88330.357143                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 87863.260765                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 87863.350995                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              284500                       # number of writebacks
system.l3.writebacks::total                    284500                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           56                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       289840                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            289896                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           56                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       289840                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           289896                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      4386500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  22567887500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  22572274000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      4386500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  22567887500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  22572274000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.982456                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.135401                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.135424                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.982456                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.135401                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.135424                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 78330.357143                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 77863.260765                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 77863.350995                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 78330.357143                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 77863.260765                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 77863.350995                       # average overall mshr miss latency
system.l3.replacements                         322523                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      2064450                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          2064450                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      2064450                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      2064450                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks         2734                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2734                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_hits::.switch_cpus_1.data      1746364                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total               1746364                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       283929                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              283929                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  24946029000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   24946029000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2030293                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2030293                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.139846                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.139846                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87860.095306                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 87860.095306                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       283929                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         283929                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  22106739000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  22106739000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.139846                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.139846                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 77860.095306                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 77860.095306                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus_1.inst            1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_1.data       104395                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            104396                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst           56                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data         5911                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            5967                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst      4946500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data    520258500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    525205000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst           57                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data       110306                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total        110363                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst     0.982456                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.053587                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.054067                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 88330.357143                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 88015.310438                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 88018.267136                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst           56                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data         5911                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         5967                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst      4386500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data    461148500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    465535000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst     0.982456                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.053587                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.054067                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 78330.357143                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 78015.310438                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 78018.267136                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     5916835                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    355291                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     16.653490                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    1998.772708                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      7581.376115                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1532.476680                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     2.314829                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 21653.059668                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.060998                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.231365                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.046767                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000071                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.660799                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         2281                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         2372                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        28067                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  68822155                       # Number of tag accesses
system.l3.tags.data_accesses                 68822155                       # Number of data accesses
system.l3.tags.cache_friendly                 4215093                       # Number of cache friendly accesses
system.l3.tags.cache_averse                     63400                       # Number of cache averse accesses
system.l3.tags.OPT_hits                       4074362                       # Number of OPT hits
system.l3.tags.OPT_misses                       78157                       # Number of OPT misses
system.l3.tags.OPT_nan                         128708                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            110363                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      2348950                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          114144                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2030293                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2030293                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq       110363                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      6421883                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    269126784                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          322523                       # Total snoops (count)
system.tol3bus.snoopTraffic                  18208000                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          2463179                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.014355                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.118948                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                2427821     98.56%     98.56% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  35358      1.44%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            2463179                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         4205063500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        3210984000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     18549760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18553344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18208000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18208000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       289840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              289896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       284500                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             284500                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        19983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    103428165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             103448148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        19983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            19983                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      101522609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101522609                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      101522609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        19983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    103428165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            204970757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    284500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    282891.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012401064500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        16715                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        16715                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              882110                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             268292                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      289896                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     284500                       # Number of write requests accepted
system.mem_ctrls.readBursts                    289896                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   284500                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6949                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             17580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            19610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            17344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18518                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             18545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            15294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17174                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5426527250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1414735000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             10731783500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     19178.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37928.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   152641                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  185978                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.37                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                289896                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               284500                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  281998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  16807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  16887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  16819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  16816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  16743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  16736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  16715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       228812                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    158.713634                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.642483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   159.294805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       129329     56.52%     56.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        48848     21.35%     77.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        24776     10.83%     88.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14186      6.20%     94.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5430      2.37%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2981      1.30%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1664      0.73%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          877      0.38%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          721      0.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       228812                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        16715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.927730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.993523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1             191      1.14%      1.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2-3              61      0.36%      1.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-5              33      0.20%      1.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6-7              43      0.26%      1.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9             108      0.65%      2.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11           408      2.44%      5.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13           877      5.25%     10.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15          1570      9.39%     19.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17          6143     36.75%     56.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          5238     31.34%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21           886      5.30%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23           432      2.58%     95.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25           309      1.85%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27           175      1.05%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29            78      0.47%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31            50      0.30%     99.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33            40      0.24%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35            17      0.10%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37            16      0.10%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             9      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             8      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             7      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             7      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::46-47             3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-49             1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::50-51             1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-53             1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::54-55             1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::58-59             2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         16715                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        16715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.019683                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.986443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.069180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8411     50.32%     50.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              412      2.46%     52.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7162     42.85%     95.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              625      3.74%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               94      0.56%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         16715                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18108608                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  444736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18206976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18553344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18208000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       100.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    103.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  185648586500                       # Total gap between requests
system.mem_ctrls.avgGap                     323206.61                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     18105024                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18206976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 19983.360618370818                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 100948444.083777487278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 101516899.324225082994                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       289840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       284500                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2077500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  10729706000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4279699906250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     37098.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     37019.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15042881.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    59.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            819821940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            435745695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           967305780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          713114640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14157617760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24952748070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47857257120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        89903611005                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.276864                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 123522907500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5988840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49837465500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            813895740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            432595845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1052935800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          771891840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14157617760.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27535596480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      45682226880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        90446760345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.305309                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 117912146000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5988840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  55448227000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1383174457                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    138347952                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     55327220                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1576849629                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1383174457                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    138347952                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     55327220                       # number of overall hits
system.cpu.icache.overall_hits::total      1576849629                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2133                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           73                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2206                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2133                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           73                       # number of overall misses
system.cpu.icache.overall_misses::total          2206                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      6077500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6077500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      6077500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6077500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1383176590                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    138347952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     55327293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1576851835                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1383176590                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    138347952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     55327293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1576851835                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 83253.424658                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  2754.986401                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 83253.424658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  2754.986401                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          208                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1679                       # number of writebacks
system.cpu.icache.writebacks::total              1679                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           58                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           58                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      5655500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5655500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      5655500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5655500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 97508.620690                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 97508.620690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 97508.620690                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 97508.620690                       # average overall mshr miss latency
system.cpu.icache.replacements                   1679                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1383174457                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    138347952                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     55327220                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1576849629                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2133                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           73                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2206                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      6077500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6077500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1383176590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    138347952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     55327293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1576851835                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 83253.424658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  2754.986401                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           58                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      5655500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5655500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 97508.620690                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 97508.620690                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.989266                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1576851820                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2191                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          719695.034231                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.696943                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     7.292323                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.985736                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.014243                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6307409531                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6307409531                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse        1576851820                       # Number of cache averse accesses
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan             1576851835                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    573015007                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     57610600                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    388018977                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1018644584                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    573018905                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     57610600                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    388018977                       # number of overall hits
system.cpu.dcache.overall_hits::total      1018648482                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6553284                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       639322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      5257931                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12450537                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6554742                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       639322                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      5257931                       # number of overall misses
system.cpu.dcache.overall_misses::total      12451995                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12142770500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  93525387738                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 105668158238                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12142770500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  93525387738                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 105668158238                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    579568291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     58249922                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    393276908                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1031095121                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    579573647                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     58249922                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    393276908                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1031100477                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011307                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010975                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.013370                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012075                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010975                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.013370                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012076                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 18993.199827                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 17787.488603                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8487.036201                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 18993.199827                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 17787.488603                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8486.042456                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       262670                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          164                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             38078                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.898209                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          164                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10548900                       # number of writebacks
system.cpu.dcache.writebacks::total          10548900                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       686887                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       686887                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       686887                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       686887                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       639322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      4571044                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5210366                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       639322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      4571044                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5210366                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  11823109500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  87147144650                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  98970254150                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  11823109500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  87147144650                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  98970254150                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010975                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.011623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005053                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010975                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.011623                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005053                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18493.199827                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 19065.041739                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18994.875629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18493.199827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 19065.041739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18994.875629                       # average overall mshr miss latency
system.cpu.dcache.replacements               11761915                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    422800773                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     42592000                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    281930661                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       747323434                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3686920                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       349627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      3209146                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7245693                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2744265500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  24351966500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27096232000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426487693                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     42941627                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    285139807                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    754569127                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008645                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.008142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.011255                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009602                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data  7849.123494                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data  7588.301218                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  3739.632910                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       683515                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       683515                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       349627                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      2525631                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2875258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2569452000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  19016761500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21586213500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008142                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.008858                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003810                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data  7349.123494                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data  7529.509061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7507.574451                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    150214234                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     15018600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    106088316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      271321150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2866364                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       289695                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2048785                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5204844                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9398505000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  69173421238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  78571926238                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    153080598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     15308295                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    108137101                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    276525994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.018924                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018946                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018822                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 32442.758764                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 33763.143150                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15095.923382                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3372                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3372                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       289695                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2045413                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2335108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9253657500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  68130383150                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  77384040650                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.018924                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018915                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 31942.758764                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 33308.863858                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33139.383981                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3898                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3898                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1458                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1458                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         5356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.272218                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.272218                       # miss rate for SoftPFReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994992                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1030413781                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11762427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             87.602140                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   393.012555                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    45.129713                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    73.852724                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.767603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.088144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.144244                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          243                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          237                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4136164335                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4136164335                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse        1030413781                       # Number of cache averse accesses
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan             1031100477                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1242976914500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 953490921500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 289485993000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
