m255
K4
z2
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/sam-admin/git/Training/Scripting/vunit
vadder1
2/home/sam-admin/git/Training/Scripting/vunit/adder1.sv
DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
!s110 1704872292
!i10b 1
!s100 0a1W_8PcU5U?Y05IJFnm82
IVloO5aBN@k7j4=?VI7TTP2
S1
R0
w1696164591
8/home/sam-admin/git/Training/Scripting/vunit/adder1.sv
F/home/sam-admin/git/Training/Scripting/vunit/adder1.sv
!i122 0
L0 3 9
VDg1SIo80bB@j0V0VzS_@n1
OL;L;2023.3;77
r1
!s85 0
31
!s108 1704872291.000000
!s107 /home/sam-admin/git/Training/Scripting/vunit/adder1.sv|
!s90 -quiet|-modelsimini|/home/sam-admin/git/Training/Scripting/vunit/vunit_out/modelsim/modelsim.ini|-sv|-work|design_lib|/home/sam-admin/git/Training/Scripting/vunit/adder1.sv|-L|vunit_lib|-L|design_lib|-L|tb_lib|+incdir+/home/sam-admin/anaconda3/lib/python3.11/site-packages/vunit_hdl-5.0.0.dev0-py3.11.egg/vunit/verilog/include|
!i113 0
o-quiet -sv -work design_lib -L vunit_lib -L design_lib -L tb_lib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -quiet -sv -work design_lib -L vunit_lib -L design_lib -L tb_lib +incdir+/home/sam-admin/anaconda3/lib/python3.11/site-packages/vunit_hdl-5.0.0.dev0-py3.11.egg/vunit/verilog/include -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
tCvgOpt 0
