[05/05 14:27:26      0s] 
[05/05 14:27:26      0s] Cadence Innovus(TM) Implementation System.
[05/05 14:27:26      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/05 14:27:26      0s] 
[05/05 14:27:26      0s] Version:	v20.13-s083_1, built Tue Jan 19 16:51:46 PST 2021
[05/05 14:27:26      0s] Options:	-overwrite -nowin -init START.tcl -log logs/run.log 
[05/05 14:27:26      0s] Date:		Thu May  5 14:27:26 2022
[05/05 14:27:26      0s] Host:		rice-503-20-north (x86_64 w/Linux 5.11.0-41-generic) (20cores*40cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
[05/05 14:27:26      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/05 14:27:26      0s] 
[05/05 14:27:26      0s] License:
[05/05 14:27:26      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[05/05 14:27:26      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/05 14:27:49     14s] @(#)CDS: Innovus v20.13-s083_1 (64bit) 01/19/2021 16:51 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/05 14:27:49     14s] @(#)CDS: NanoRoute 20.13-s083_1 NR201221-0721/20_13-UB (database version 18.20.538) {superthreading v2.13}
[05/05 14:27:49     14s] @(#)CDS: AAE 20.13-s024 (64bit) 01/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/05 14:27:49     14s] @(#)CDS: CTE 20.13-s042_1 () Jan 14 2021 08:49:42 ( )
[05/05 14:27:49     14s] @(#)CDS: SYNTECH 20.13-s015_1 () Jan  6 2021 07:44:41 ( )
[05/05 14:27:49     14s] @(#)CDS: CPE v20.13-s092
[05/05 14:27:49     14s] @(#)CDS: IQuantus/TQuantus 20.1.1-s453 (64bit) Fri Nov 20 21:16:44 PST 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/05 14:27:49     14s] @(#)CDS: OA 22.60-p048 Wed Nov 11 13:31:42 2020
[05/05 14:27:49     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/05 14:27:49     14s] @(#)CDS: RCDB 11.15.0
[05/05 14:27:49     14s] @(#)CDS: STYLUS 20.10-p024_1 (12/01/2020 07:22 PST)
[05/05 14:27:49     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_3651095_rice-503-20-north_xingyuni_lYoMFo.

[05/05 14:27:49     14s] The soft stacksize limit is either up to the hard limit or larger than 0.2% of RAM. No change is needed.
[05/05 14:27:51     15s] 
[05/05 14:27:51     15s] **INFO:  MMMC transition support version v31-84 
[05/05 14:27:51     15s] 
[05/05 14:27:51     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/05 14:27:51     15s] <CMD> suppressMessage ENCEXT-2799
[05/05 14:27:51     15s] Sourcing file "START.tcl" ...
[05/05 14:27:51     15s] <CMD> is_common_ui_mode
[05/05 14:27:51     15s] <CMD> restoreDesign /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat ringosc
[05/05 14:27:51     15s] #% Begin load design ... (date=05/05 14:27:51, mem=668.5M)
[05/05 14:27:51     15s] Set Default Input Pin Transition as 0.1 ps.
[05/05 14:27:51     15s] Loading design 'ringosc' saved by 'Innovus' '20.13-s083_1' on 'Thu May 5 14:27:09 2022'.
[05/05 14:27:51     15s] % Begin Load MMMC data ... (date=05/05 14:27:51, mem=670.1M)
[05/05 14:27:51     15s] % End Load MMMC data ... (date=05/05 14:27:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=671.1M, current mem=671.1M)
[05/05 14:27:51     15s] 
[05/05 14:27:51     15s] Loading LEF file /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/lef/rtk-tech.lef ...
[05/05 14:27:51     15s] 
[05/05 14:27:51     15s] Loading LEF file /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef ...
[05/05 14:27:51     15s] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
[05/05 14:27:51     15s] The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/lef/stdcells.lef at line 2.
[05/05 14:27:51     15s] Set DBUPerIGU to M1 pitch 460.
[05/05 14:27:51     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/05 14:27:51     15s] Type 'man IMPLF-201' for more detail.
[05/05 14:27:51     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/05 14:27:51     15s] Type 'man IMPLF-200' for more detail.
[05/05 14:27:51     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_nfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/05 14:27:51     15s] Type 'man IMPLF-200' for more detail.
[05/05 14:27:51     15s] **WARN: (IMPLF-201):	Pin 'GATE' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/05 14:27:51     15s] Type 'man IMPLF-201' for more detail.
[05/05 14:27:51     15s] **WARN: (IMPLF-200):	Pin 'SOURCE' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/05 14:27:51     15s] Type 'man IMPLF-200' for more detail.
[05/05 14:27:51     15s] **WARN: (IMPLF-200):	Pin 'DRAIN' in macro 'sky130_asc_pfet_01v8_lvt_1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/05 14:27:51     15s] Type 'man IMPLF-200' for more detail.
[05/05 14:27:51     15s] 
[05/05 14:27:51     15s] viaInitial starts at Thu May  5 14:27:51 2022
viaInitial ends at Thu May  5 14:27:51 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/05 14:27:51     15s] Loading view definition file from /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/viewDefinition.tcl
[05/05 14:27:51     15s] Reading libs_typical timing library '/home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/2-skywater-130nm/view-standard/stdcells.lib' ...
[05/05 14:27:51     15s] Read 3 cells in library 'sky130_fd_sc_hd__tt_025C_1v80' 
[05/05 14:27:51     15s] Ending "PreSetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=712.2M, current mem=685.8M)
[05/05 14:27:51     15s] *** End library_loading (cpu=0.00min, real=0.00min, mem=21.0M, fe_cpu=0.27min, fe_real=0.42min, fe_mem=687.3M) ***
[05/05 14:27:51     15s] % Begin Load netlist data ... (date=05/05 14:27:51, mem=685.8M)
[05/05 14:27:51     15s] *** Begin netlist parsing (mem=687.3M) ***
[05/05 14:27:51     15s] Created 3 new cells from 1 timing libraries.
[05/05 14:27:51     15s] Reading netlist ...
[05/05 14:27:51     15s] Backslashed names will retain backslash and a trailing blank character.
[05/05 14:27:51     15s] Reading verilogBinary netlist '/home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/vbin/ringosc.v.bin'
[05/05 14:27:51     15s] Reading binary database version 2 in 1-threaded mode
[05/05 14:27:51     15s] 
[05/05 14:27:51     15s] *** Memory Usage v#2 (Current mem = 699.340M, initial mem = 275.727M) ***
[05/05 14:27:51     15s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=699.3M) ***
[05/05 14:27:52     16s] % End Load netlist data ... (date=05/05 14:27:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=689.3M, current mem=689.3M)
[05/05 14:27:52     16s] Set top cell to ringosc.
[05/05 14:27:52     16s] Hooked 3 DB cells to tlib cells.
[05/05 14:27:52     16s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=690.8M, current mem=690.8M)
[05/05 14:27:52     16s] Starting recursive module instantiation check.
[05/05 14:27:52     16s] No recursion found.
[05/05 14:27:52     16s] Building hierarchical netlist for Cell ringosc ...
[05/05 14:27:52     16s] *** Netlist is unique.
[05/05 14:27:52     16s] Set DBUPerIGU to techSite unitasc width 490.
[05/05 14:27:52     16s] Setting Std. cell height to 9400 DBU (smallest netlist inst).
[05/05 14:27:52     16s] ** info: there are 9 modules.
[05/05 14:27:52     16s] ** info: there are 10 stdCell insts.
[05/05 14:27:52     16s] 
[05/05 14:27:52     16s] *** Memory Usage v#2 (Current mem = 732.754M, initial mem = 275.727M) ***
[05/05 14:27:52     16s] *info: set bottom ioPad orient R0
[05/05 14:27:52     16s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/05 14:27:52     16s] Type 'man IMPFP-3961' for more detail.
[05/05 14:27:52     16s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[05/05 14:27:52     16s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[05/05 14:27:52     16s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[05/05 14:27:52     16s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[05/05 14:27:52     16s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[05/05 14:27:52     16s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[05/05 14:27:52     16s] Set Default Net Delay as 1000 ps.
[05/05 14:27:52     16s] Set Default Net Load as 0.5 pF. 
[05/05 14:27:52     16s] Set Default Input Pin Transition as 0.1 ps.
[05/05 14:27:52     16s] Loading preference file /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[05/05 14:27:52     16s] ##  Process: 130           (User Set)               
[05/05 14:27:52     16s] ##     Node: (not set)                           
[05/05 14:27:52     16s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/05 14:27:52     16s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[05/05 14:27:52     16s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/05 14:27:52     16s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/05 14:27:52     16s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[05/05 14:27:52     16s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[05/05 14:27:52     16s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[05/05 14:27:52     16s] Setting -ignore_DRC to 0. ViaGen will do DRC check while creating vias.
[05/05 14:27:52     16s] Setting -viarule_preference to default order. ViaGen will consider via rule priority based on the order of appearance in the technology file.
[05/05 14:27:52     16s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[05/05 14:27:52     16s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[05/05 14:27:52     16s] Change floorplan default-technical-site to 'unitasc'.
[05/05 14:27:52     16s] Extraction setup Delayed 
[05/05 14:27:52     16s] *Info: initialize multi-corner CTS.
[05/05 14:27:52     16s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=916.0M, current mem=720.4M)
[05/05 14:27:52     16s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/05 14:27:52     16s] 
[05/05 14:27:52     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[05/05 14:27:52     16s] Summary for sequential cells identification: 
[05/05 14:27:52     16s]   Identified SBFF number: 0
[05/05 14:27:52     16s]   Identified MBFF number: 0
[05/05 14:27:52     16s]   Identified SB Latch number: 0
[05/05 14:27:52     16s]   Identified MB Latch number: 0
[05/05 14:27:52     16s]   Not identified SBFF number: 0
[05/05 14:27:52     16s]   Not identified MBFF number: 0
[05/05 14:27:52     16s]   Not identified SB Latch number: 0
[05/05 14:27:52     16s]   Not identified MB Latch number: 0
[05/05 14:27:52     16s]   Number of sequential cells which are not FFs: 0
[05/05 14:27:52     16s] Total number of combinational cells: 3
[05/05 14:27:52     16s] Total number of sequential cells: 0
[05/05 14:27:52     16s] Total number of tristate cells: 0
[05/05 14:27:52     16s] Total number of level shifter cells: 0
[05/05 14:27:52     16s] Total number of power gating cells: 0
[05/05 14:27:52     16s] Total number of isolation cells: 0
[05/05 14:27:52     16s] Total number of power switch cells: 0
[05/05 14:27:52     16s] Total number of pulse generator cells: 0
[05/05 14:27:52     16s] Total number of always on buffers: 0
[05/05 14:27:52     16s] Total number of retention cells: 0
[05/05 14:27:52     16s] List of usable buffers:
[05/05 14:27:52     16s] Total number of usable buffers: 0
[05/05 14:27:52     16s] List of unusable buffers:
[05/05 14:27:52     16s] Total number of unusable buffers: 0
[05/05 14:27:52     16s] List of usable inverters: sky130_fd_sc_hd__inv_2
[05/05 14:27:52     16s] Total number of usable inverters: 1
[05/05 14:27:52     16s] List of unusable inverters:
[05/05 14:27:52     16s] Total number of unusable inverters: 0
[05/05 14:27:52     16s] List of identified usable delay cells:
[05/05 14:27:52     16s] Total number of identified usable delay cells: 0
[05/05 14:27:52     16s] List of identified unusable delay cells:
[05/05 14:27:52     16s] Total number of identified unusable delay cells: 0
[05/05 14:27:52     16s] 
[05/05 14:27:52     16s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[05/05 14:27:52     16s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/05 14:27:52     16s] 
[05/05 14:27:52     16s] TimeStamp Deleting Cell Server Begin ...
[05/05 14:27:52     16s] 
[05/05 14:27:52     16s] TimeStamp Deleting Cell Server End ...
[05/05 14:27:52     16s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=921.3M, current mem=921.3M)
[05/05 14:27:52     16s] 
[05/05 14:27:52     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[05/05 14:27:52     16s] Summary for sequential cells identification: 
[05/05 14:27:52     16s]   Identified SBFF number: 0
[05/05 14:27:52     16s]   Identified MBFF number: 0
[05/05 14:27:52     16s]   Identified SB Latch number: 0
[05/05 14:27:52     16s]   Identified MB Latch number: 0
[05/05 14:27:52     16s]   Not identified SBFF number: 0
[05/05 14:27:52     16s]   Not identified MBFF number: 0
[05/05 14:27:52     16s]   Not identified SB Latch number: 0
[05/05 14:27:52     16s]   Not identified MB Latch number: 0
[05/05 14:27:52     16s]   Number of sequential cells which are not FFs: 0
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:52     16s] **WARN: (IMPOPT-3000):	Buffer footprint is not defined or is an invalid buffer footprint.
[05/05 14:27:52     16s] Type 'man IMPOPT-3000' for more detail.
[05/05 14:27:52     16s]  Visiting view : analysis_default
[05/05 14:27:52     16s]    : PowerDomain = none : Weighted F : unweighted  = 65.20 (1.000) with rcCorner = 0
[05/05 14:27:52     16s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[05/05 14:27:52     16s]  Visiting view : analysis_default
[05/05 14:27:52     16s]    : PowerDomain = none : Weighted F : unweighted  = 65.20 (1.000) with rcCorner = 0
[05/05 14:27:52     16s]    : PowerDomain = none : Weighted F : unweighted  = 31.10 (1.000) with rcCorner = -1
[05/05 14:27:52     16s] 
[05/05 14:27:52     16s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[05/05 14:27:52     16s] Reading floorplan file - /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/ringosc.fp.gz (mem = 940.4M).
[05/05 14:27:52     16s] % Begin Load floorplan data ... (date=05/05 14:27:52, mem=922.3M)
[05/05 14:27:52     16s] *info: reset 22 existing net BottomPreferredLayer and AvoidDetour
[05/05 14:27:52     16s] Deleting old partition specification.
[05/05 14:27:53     16s] Set FPlanBox to (0 0 103960 76160)
[05/05 14:27:53     16s] **WARN: (IMPFP-3961):	The techSite 'unithddbl' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/05 14:27:53     16s] Type 'man IMPFP-3961' for more detail.
[05/05 14:27:53     16s] Adjust met3 preferred direction offset from 0.34 to 0.17.
[05/05 14:27:53     16s] Adjust met4 preferred direction offset from 0.46 to 0.23.
[05/05 14:27:53     16s] Adjust met5 preferred direction offset from 1.7 to 0.17.
[05/05 14:27:53     16s] Generated pitch 3.66 in met5 is different from 3.4 defined in technology file in preferred direction.
[05/05 14:27:53     16s] Generated pitch 0.69 in met4 is different from 0.92 defined in technology file in preferred direction.
[05/05 14:27:53     16s] Generated pitch 0.61 in met3 is different from 0.68 defined in technology file in preferred direction.
[05/05 14:27:53     16s]  ... processed partition successfully.
[05/05 14:27:53     16s] Reading binary special route file /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/ringosc.fp.spr.gz (Created by Innovus v20.13-s083_1 on Thu May  5 14:27:07 2022, version: 1)
[05/05 14:27:53     16s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=923.8M, current mem=923.8M)
[05/05 14:27:53     16s] Extracting standard cell pins and blockage ...... 
[05/05 14:27:53     16s] Pin and blockage extraction finished
[05/05 14:27:53     16s] % End Load floorplan data ... (date=05/05 14:27:53, total cpu=0:00:00.1, real=0:00:01.0, peak res=924.6M, current mem=924.6M)
[05/05 14:27:53     16s] % Begin Load SymbolTable ... (date=05/05 14:27:53, mem=925.0M)
[05/05 14:27:53     16s] Reading congestion map file /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/ringosc.route.congmap.gz ...
[05/05 14:27:53     16s] % End Load SymbolTable ... (date=05/05 14:27:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=925.1M, current mem=925.0M)
[05/05 14:27:53     16s] Loading place ...
[05/05 14:27:53     16s] % Begin Load placement data ... (date=05/05 14:27:53, mem=925.0M)
[05/05 14:27:53     16s] Reading placement file - /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/ringosc.place.gz.
[05/05 14:27:53     16s] ** Reading stdCellPlacement_binary (Created by Innovus v20.13-s083_1 on Thu May  5 14:27:07 2022, version# 2) ...
[05/05 14:27:53     16s] Read Views for adaptive view pruning ...
[05/05 14:27:53     16s] Read 0 views from Binary DB for adaptive view pruning
[05/05 14:27:53     16s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=943.4M) ***
[05/05 14:27:53     16s] Total net length = 2.000e-02 (1.000e-02 1.000e-02) (ext = 0.000e+00)
[05/05 14:27:53     16s] % End Load placement data ... (date=05/05 14:27:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=925.2M, current mem=925.2M)
[05/05 14:27:53     16s] Reading PG file /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/ringosc.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on       Thu May  5 14:27:07 2022)
[05/05 14:27:53     16s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=940.4M) ***
[05/05 14:27:53     16s] % Begin Load routing data ... (date=05/05 14:27:53, mem=925.7M)
[05/05 14:27:53     16s] Reading routing file - /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/ringosc.route.gz.
[05/05 14:27:54     16s] Reading Innovus routing data (Created by Innovus v20.13-s083_1 on Thu May  5 14:27:07 2022 Format: 20.1) ...
[05/05 14:27:54     16s] *** Total 22 nets are successfully restored.
[05/05 14:27:54     16s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=944.4M) ***
[05/05 14:27:54     16s] % End Load routing data ... (date=05/05 14:27:54, total cpu=0:00:00.0, real=0:00:01.0, peak res=930.8M, current mem=929.8M)
[05/05 14:27:54     16s] Loading Drc markers ...
[05/05 14:27:54     16s] ... 7 markers are loaded ...
[05/05 14:27:54     16s] ... 0 geometry drc markers are loaded ...
[05/05 14:27:54     16s] ... 0 antenna drc markers are loaded ...
[05/05 14:27:54     16s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/05 14:27:54     16s] Reading property file /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/ringosc.prop
[05/05 14:27:54     16s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=949.4M) ***
[05/05 14:27:54     16s] Set Default Input Pin Transition as 0.1 ps.
[05/05 14:27:54     17s] eee: readRCCornerMetaData, file read unsuccessful: /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/extraction/extractionMetaData.gz
[05/05 14:27:54     17s] Extraction setup Started 
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[05/05 14:27:54     17s] Reading Capacitance Table File /home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable ...
[05/05 14:27:54     17s] Process name: (null).
[05/05 14:27:54     17s] Allocated an empty WireEdgeEnlargement table in typical [6].
[05/05 14:27:54     17s] Allocated an empty WireEdgeEnlargement table in typical [6].
[05/05 14:27:54     17s] Importing multi-corner RC tables ... 
[05/05 14:27:54     17s] Summary of Active RC-Corners : 
[05/05 14:27:54     17s]  
[05/05 14:27:54     17s]  Analysis View: analysis_default
[05/05 14:27:54     17s]     RC-Corner Name        : typical
[05/05 14:27:54     17s]     RC-Corner Index       : 0
[05/05 14:27:54     17s]     RC-Corner Temperature : 25 Celsius
[05/05 14:27:54     17s]     RC-Corner Cap Table   : '/home/users/xingyuni/ee372/mflowgen_flow/aloe-sky130/ringosc/build/6-cadence-innovus-power/checkpoints/design.checkpoint/save.enc.dat/libs/mmmc/rtk-typical.captable'
[05/05 14:27:54     17s]     RC-Corner PreRoute Res Factor         : 1
[05/05 14:27:54     17s]     RC-Corner PreRoute Cap Factor         : 1
[05/05 14:27:54     17s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/05 14:27:54     17s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/05 14:27:54     17s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/05 14:27:54     17s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/05 14:27:54     17s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/05 14:27:54     17s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/05 14:27:54     17s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] LayerId::1 widthSet size::4
[05/05 14:27:54     17s] LayerId::2 widthSet size::4
[05/05 14:27:54     17s] LayerId::3 widthSet size::5
[05/05 14:27:54     17s] LayerId::4 widthSet size::4
[05/05 14:27:54     17s] LayerId::5 widthSet size::5
[05/05 14:27:54     17s] LayerId::6 widthSet size::2
[05/05 14:27:54     17s] Updating RC grid for preRoute extraction ...
[05/05 14:27:54     17s] Initializing multi-corner capacitance tables ... 
[05/05 14:27:54     17s] Initializing multi-corner resistance tables ...
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] RC grid size has been reduced in this design, max wire length is 16777215.000000.
[05/05 14:27:54     17s] {RT typical 0 6 6 {4 0} {5 0} 2}
[05/05 14:27:54     17s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.276670 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[05/05 14:27:54     17s] Start generating vias ..
[05/05 14:27:54     17s] #create default rule from bind_ndr_rule rule=0x1548fdafe3d0 0x1548ea130fc0
[05/05 14:27:54     17s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[05/05 14:27:54     17s] #Skip building auto via since it is not turned on.
[05/05 14:27:54     17s] Extracting standard cell pins and blockage ...... 
[05/05 14:27:54     17s] Pin and blockage extraction finished
[05/05 14:27:54     17s] Via generation completed.
[05/05 14:27:54     17s] % Begin Load power constraints ... (date=05/05 14:27:54, mem=936.2M)
[05/05 14:27:54     17s] % End Load power constraints ... (date=05/05 14:27:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=936.4M, current mem=936.4M)
[05/05 14:27:54     17s] % Begin load AAE data ... (date=05/05 14:27:54, mem=943.2M)
[05/05 14:27:54     17s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[05/05 14:27:55     17s] AAE DB initialization (MEM=977.848 CPU=0:00:00.0 REAL=0:00:01.0) 
[05/05 14:27:55     17s] % End load AAE data ... (date=05/05 14:27:55, total cpu=0:00:00.3, real=0:00:01.0, peak res=948.9M, current mem=948.9M)
[05/05 14:27:55     17s] 
[05/05 14:27:55     17s] TimeStamp Deleting Cell Server Begin ...
[05/05 14:27:55     17s] 
[05/05 14:27:55     17s] TimeStamp Deleting Cell Server End ...
[05/05 14:27:55     17s] 
[05/05 14:27:55     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[05/05 14:27:55     17s] Summary for sequential cells identification: 
[05/05 14:27:55     17s]   Identified SBFF number: 0
[05/05 14:27:55     17s]   Identified MBFF number: 0
[05/05 14:27:55     17s]   Identified SB Latch number: 0
[05/05 14:27:55     17s]   Identified MB Latch number: 0
[05/05 14:27:55     17s]   Not identified SBFF number: 0
[05/05 14:27:55     17s]   Not identified MBFF number: 0
[05/05 14:27:55     17s]   Not identified SB Latch number: 0
[05/05 14:27:55     17s]   Not identified MB Latch number: 0
[05/05 14:27:55     17s]   Number of sequential cells which are not FFs: 0
[05/05 14:27:55     17s] Total number of combinational cells: 3
[05/05 14:27:55     17s] Total number of sequential cells: 0
[05/05 14:27:55     17s] Total number of tristate cells: 0
[05/05 14:27:55     17s] Total number of level shifter cells: 0
[05/05 14:27:55     17s] Total number of power gating cells: 0
[05/05 14:27:55     17s] Total number of isolation cells: 0
[05/05 14:27:55     17s] Total number of power switch cells: 0
[05/05 14:27:55     17s] Total number of pulse generator cells: 0
[05/05 14:27:55     17s] Total number of always on buffers: 0
[05/05 14:27:55     17s] Total number of retention cells: 0
[05/05 14:27:55     17s] List of usable buffers:
[05/05 14:27:55     17s] Total number of usable buffers: 0
[05/05 14:27:55     17s] List of unusable buffers:
[05/05 14:27:55     17s] Total number of unusable buffers: 0
[05/05 14:27:55     17s] List of usable inverters: sky130_fd_sc_hd__inv_2
[05/05 14:27:55     17s] Total number of usable inverters: 1
[05/05 14:27:55     17s] List of unusable inverters:
[05/05 14:27:55     17s] Total number of unusable inverters: 0
[05/05 14:27:55     17s] List of identified usable delay cells:
[05/05 14:27:55     17s] Total number of identified usable delay cells: 0
[05/05 14:27:55     17s] List of identified unusable delay cells:
[05/05 14:27:55     17s] Total number of identified unusable delay cells: 0
[05/05 14:27:55     17s] 
[05/05 14:27:55     17s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[05/05 14:27:55     17s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[05/05 14:27:55     17s] 
[05/05 14:27:55     17s] TimeStamp Deleting Cell Server Begin ...
[05/05 14:27:55     17s] 
[05/05 14:27:55     17s] TimeStamp Deleting Cell Server End ...
[05/05 14:27:55     17s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.13-s083_1. They will be removed in the next release. 
[05/05 14:27:55     17s] timing_enable_default_delay_arc
[05/05 14:27:55     17s] #% End load design ... (date=05/05 14:27:55, total cpu=0:00:02.0, real=0:00:04.0, peak res=973.7M, current mem=948.9M)
[05/05 14:27:55     17s] 
[05/05 14:27:55     17s] *** Summary of all messages that are not suppressed in this session:
[05/05 14:27:55     17s] Severity  ID               Count  Summary                                  
[05/05 14:27:55     17s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/05 14:27:55     17s] WARNING   IMPLF-201            2  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/05 14:27:55     17s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/05 14:27:55     17s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/05 14:27:55     17s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[05/05 14:27:55     17s] WARNING   IMPOPT-3000          1  Buffer footprint is not defined or is an...
[05/05 14:27:55     17s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[05/05 14:27:55     17s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[05/05 14:27:55     17s] *** Message Summary: 13 warning(s), 0 error(s)
[05/05 14:27:55     17s] 
[05/05 14:27:55     17s] <CMD> setDistributeHost -local
[05/05 14:27:55     17s] The timeout for a remote job to respond is 3600 seconds.
[05/05 14:27:55     17s] Submit command for task runs will be: local
[05/05 14:27:55     17s] <CMD> setMultiCpuUsage -localCpu 16
[05/05 14:27:55     17s] <FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[05/05 14:27:55     17s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[05/05 14:27:55     17s] ### Start verbose source output (echo mode) for 'scripts/setup-optmode.tcl' ...
[05/05 14:27:55     17s] # puts "Info: Useful skew = $::env(useful_skew)"
# if { $::env(useful_skew) } {
  setOptMode -usefulSkew       true
  # setOptMode -usefulSkewPreCTS true
} else {
  setOptMode -usefulSkew      false
}
<CMD> setOptMode -usefulSkew true
[05/05 14:27:55     17s] ### End verbose source output for 'scripts/setup-optmode.tcl'.
[05/05 14:27:55     17s] ### Start verbose source output (echo mode) for 'scripts/setup-cellpad.tcl' ...
[05/05 14:27:55     17s] # if {[info exists ADK_CELLS_TO_BE_PADDED]} {
    specifyCellPad $ADK_CELLS_TO_BE_PADDED $::env(cell_padding)
} else {
    specifyCellPad *DFF* $::env(cell_padding)
}
<CMD> specifyCellPad *DFF* 2
[05/05 14:27:55     17s] **WARN: (IMPSYC-756):	Found no cell matching wildcard "*DFF*".Added padding to 0 cells.
[05/05 14:27:55     17s] # reportCellPad -file $vars(rpt_dir)/$vars(step).cellpad.rpt
<CMD> reportCellPad -file reports/debug.cellpad.rpt
[05/05 14:27:55     17s] Total 0 cells have padding.
[05/05 14:27:55     17s] Generated cell padding report file: reports/debug.cellpad.rpt
[05/05 14:27:55     17s] ### End verbose source output for 'scripts/setup-cellpad.tcl'.
[05/05 14:27:55     17s] ### Start verbose source output (echo mode) for 'scripts/setup-inst-gap.tcl' ...
[05/05 14:27:55     17s] # if {[info exists ADK_MIN_INST_GAP]} {
  setPlaceMode -place_detail_legalization_inst_gap $ADK_MIN_INST_GAP
  # Without this setting, Innovus will still leave width=1 gaps in
  # advanced technology nodes.
  if {[expr $ADK_MIN_INST_GAP > 1]} {
    setPlaceMode -place_detail_use_no_diffusion_one_site_filler false
  }
}
### End verbose source output for 'scripts/setup-inst-gap.tcl'.
[05/05 14:27:55     17s] ### Start verbose source output (echo mode) for 'scripts/main.tcl' ...
[05/05 14:27:55     17s] # source -verbose innovus-foundation-flow/INNOVUS/run_place.tcl
### Start verbose source output (echo mode) for 'innovus-foundation-flow/INNOVUS/run_place.tcl' ...
[05/05 14:27:55     17s] # if {[file exists innovus-foundation-flow/vars.tcl]} {
   source innovus-foundation-flow/vars.tcl
}
# foreach file $vars(config_files) {
   source $file
}
# source innovus-foundation-flow/procs.tcl
# ff_procs::system_info
# setDistributeHost -local
<CMD> setDistributeHost -local
[05/05 14:27:55     17s] The timeout for a remote job to respond is 3600 seconds.
[05/05 14:27:55     17s] Submit command for task runs will be: local
[05/05 14:27:55     17s] # setMultiCpuUsage -localCpu 16
<CMD> setMultiCpuUsage -localCpu 16
[05/05 14:27:55     17s] # if {$vars(restore_design)} { # <BEGIN TAG> place,restore_design

# <begin tag place,restore_design,skip>
#
# restoreDesign checkpoints/init.enc.dat inverter
#
# <end tag place,restore_design,skip> }
# um::enable_metrics -on
# puts "<FF> Plugin -> always_source_tcl"
# ff_procs::source_plug always_source_tcl
<FF> LOADING 'always_source_tcl' PLUG-IN FILE(s) 
[05/05 14:27:55     17s] <FF> -> innovus-foundation-flow/custom-scripts/always-source.tcl
[05/05 14:27:55     17s] # set vars(step) place
# set vars(place,start_time) [clock seconds]
# um::push_snapshot_stack
<CMD> um::push_snapshot_stack
[05/05 14:27:55     17s] # setDesignMode -process 130 -powerEffort high
<CMD> setDesignMode -process 130 -powerEffort high
[05/05 14:27:55     17s] ##  Process: 130           (User Set)               
[05/05 14:27:55     17s] ##     Node: (not set)                           
[05/05 14:27:55     17s] 
##  Check design process and node:  
##  Design tech node is not set.

[05/05 14:27:55     17s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[05/05 14:27:55     17s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/05 14:27:55     17s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[05/05 14:27:55     17s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[05/05 14:27:55     17s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[05/05 14:27:55     17s] # setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -analysisType onChipVariation
[05/05 14:27:55     17s] # setPlaceMode -place_global_cong_effort low \
   -place_global_clock_gate_aware true \
   -place_global_place_io_pins false
<CMD> setPlaceMode -place_global_cong_effort low -place_global_clock_gate_aware true -place_global_place_io_pins false
[05/05 14:27:55     17s] # Puts "<FF> RUNNING PLACEMENT ..."
<FF> RUNNING PLACEMENT ...
[05/05 14:27:55     17s] # puts "<FF> Plugin -> pre_place_tcl"
# saveFPlan aloe_place_debug.fp
<CMD> saveFPlan aloe_place_debug.fp
[05/05 14:27:55     17s] # set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> all_constraint_modes -active
[05/05 14:27:55     17s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[05/05 14:27:55     17s] # setPlaceMode -checkCellDRCFromPreRoute false
<CMD> setPlaceMode -checkCellDRCFromPreRoute false
[05/05 14:27:55     17s] # place_design 
<CMD> place_design
[05/05 14:27:55     17s] ### Time Record (colorize_geometry) is installed.
[05/05 14:27:55     17s] #Start colorize_geometry on Thu May  5 14:27:55 2022
[05/05 14:27:55     17s] #
[05/05 14:27:55     17s] ### Time Record (Pre Callback) is installed.
[05/05 14:27:55     17s] ### Time Record (Pre Callback) is uninstalled.
[05/05 14:27:55     17s] ### Time Record (DB Import) is installed.
[05/05 14:27:55     17s] #create default rule from bind_ndr_rule rule=0x1548fdafe3d0 0x1548e9b00fc0
[05/05 14:27:55     17s] #WARNING (NRDB-976) The TRACK STEP 0.6100 for preferred direction tracks is smaller than the PITCH 0.6800 for LAYER met3. This will cause routability problems for NanoRoute.
[05/05 14:27:55     17s] #WARNING (NRDB-976) The TRACK STEP 0.6900 for preferred direction tracks is smaller than the PITCH 0.9200 for LAYER met4. This will cause routability problems for NanoRoute.
[05/05 14:27:55     17s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1526789512 placement=1458777925 pin_access=1 inst_pattern=1 halo=0
[05/05 14:27:55     17s] ### Time Record (DB Import) is uninstalled.
[05/05 14:27:55     17s] ### Time Record (DB Export) is installed.
[05/05 14:27:55     17s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1526789512 placement=1458777925 pin_access=1 inst_pattern=1 halo=0
[05/05 14:27:55     17s] ### Time Record (DB Export) is uninstalled.
[05/05 14:27:55     17s] ### Time Record (Post Callback) is installed.
[05/05 14:27:55     17s] ### Time Record (Post Callback) is uninstalled.
[05/05 14:27:55     17s] #
[05/05 14:27:55     17s] #colorize_geometry statistics:
[05/05 14:27:55     17s] #Cpu time = 00:00:00
[05/05 14:27:55     17s] #Elapsed time = 00:00:00
[05/05 14:27:55     17s] #Increased memory = 3.91 (MB)
[05/05 14:27:55     17s] #Total memory = 955.05 (MB)
[05/05 14:27:55     17s] #Peak memory = 973.73 (MB)
[05/05 14:27:55     17s] #Number of warnings = 2
[05/05 14:27:55     17s] #Total number of warnings = 3
[05/05 14:27:55     17s] #Number of fails = 0
[05/05 14:27:55     17s] #Total number of fails = 0
[05/05 14:27:55     17s] #Complete colorize_geometry on Thu May  5 14:27:55 2022
[05/05 14:27:55     17s] #
[05/05 14:27:55     17s] ### Time Record (colorize_geometry) is uninstalled.
[05/05 14:27:55     17s] ### 
[05/05 14:27:55     17s] ###   Scalability Statistics
[05/05 14:27:55     17s] ### 
[05/05 14:27:55     17s] ### ------------------------+----------------+----------------+----------------+
[05/05 14:27:55     17s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/05 14:27:55     17s] ### ------------------------+----------------+----------------+----------------+
[05/05 14:27:55     17s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/05 14:27:55     17s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/05 14:27:55     17s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/05 14:27:55     17s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/05 14:27:55     17s] ###   Entire Command        |        00:00:00|        00:00:00|             1.2|
[05/05 14:27:55     17s] ### ------------------------+----------------+----------------+----------------+
[05/05 14:27:55     17s] ### 
[05/05 14:27:55     17s] *** Starting placeDesign default flow ***
[05/05 14:27:55     17s] ### Creating LA Mngr. totSessionCpu=0:00:17.8 mem=966.9M
[05/05 14:27:55     17s] ### Creating LA Mngr, finished. totSessionCpu=0:00:17.8 mem=966.9M
[05/05 14:27:55     17s] *** Start deleteBufferTree ***
[05/05 14:27:55     17s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[05/05 14:27:55     17s] Total CPU(s) requested: 16
[05/05 14:27:55     17s] Total CPU(s) enabled with current License(s): 8
[05/05 14:27:55     17s] Current free CPU(s): 8
[05/05 14:27:55     17s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[05/05 14:27:55     17s] Total CPU(s) now enabled: 16
[05/05 14:27:55     17s] Multithreaded Timing Analysis is initialized with 16 threads
[05/05 14:27:55     17s] 
[05/05 14:27:55     17s] Info: Detect buffers to remove automatically.
[05/05 14:27:55     17s] Analyzing netlist ...
[05/05 14:27:55     17s] Updating netlist
[05/05 14:27:55     17s] 
[05/05 14:27:55     17s] *summary: 0 instances (buffers/inverters) removed
[05/05 14:27:55     17s] *** Finish deleteBufferTree (0:00:00.1) ***
[05/05 14:27:55     18s] **INFO: Enable pre-place timing setting for timing analysis
[05/05 14:27:55     18s] Set Using Default Delay Limit as 101.
[05/05 14:27:55     18s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/05 14:27:55     18s] Set Default Net Delay as 0 ps.
[05/05 14:27:55     18s] Set Default Net Load as 0 pF. 
[05/05 14:27:55     18s] **INFO: Analyzing IO path groups for slack adjustment
[05/05 14:27:55     18s] **INFO: Disable pre-place timing setting for timing analysis
[05/05 14:27:55     18s] Set Using Default Delay Limit as 1000.
[05/05 14:27:55     18s] Set Default Net Delay as 1000 ps.
[05/05 14:27:55     18s] Set Default Net Load as 0.5 pF. 
[05/05 14:27:55     18s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/05 14:27:55     18s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:981.4M
[05/05 14:27:55     18s] Deleted 0 physical inst  (cell - / prefix -).
[05/05 14:27:55     18s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:981.4M
[05/05 14:27:55     18s] INFO: #ExclusiveGroups=0
[05/05 14:27:55     18s] INFO: There are no Exclusive Groups.
[05/05 14:27:55     18s] *** Starting "NanoPlace(TM) placement v#4 (mem=981.4M)" ...
[05/05 14:27:55     18s] **WARN: (IMPTS-146):	Buffer footprint is not specified.
[05/05 14:27:55     18s] *** Virtual Timing Model is not created.
[05/05 14:27:55     18s] No user-set net weight.
[05/05 14:27:55     18s] Net fanout histogram:
[05/05 14:27:55     18s] 2		: 8 (80.0%) nets
[05/05 14:27:55     18s] 3		: 1 (10.0%) nets
[05/05 14:27:55     18s] 4     -	14	: 1 (10.0%) nets
[05/05 14:27:55     18s] 15    -	39	: 0 (0.0%) nets
[05/05 14:27:55     18s] 40    -	79	: 0 (0.0%) nets
[05/05 14:27:55     18s] 80    -	159	: 0 (0.0%) nets
[05/05 14:27:55     18s] 160   -	319	: 0 (0.0%) nets
[05/05 14:27:55     18s] 320   -	639	: 0 (0.0%) nets
[05/05 14:27:55     18s] 640   -	1279	: 0 (0.0%) nets
[05/05 14:27:55     18s] 1280  -	2559	: 0 (0.0%) nets
[05/05 14:27:55     18s] 2560  -	5119	: 0 (0.0%) nets
[05/05 14:27:55     18s] 5120+		: 0 (0.0%) nets
[05/05 14:27:55     18s] no activity file in design. spp won't run.
[05/05 14:27:55     18s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=low gpeffort=medium 
[05/05 14:27:55     18s] Scan chains were not defined.
[05/05 14:27:55     18s] z: 1, totalTracks: 1
[05/05 14:27:55     18s] z: 3, totalTracks: 1
[05/05 14:27:55     18s] z: 5, totalTracks: 1
[05/05 14:27:55     18s] #spOpts: N=130 
[05/05 14:27:55     18s] # Building ringosc llgBox search-tree.
[05/05 14:27:55     18s] #std cell=10 (0 fixed + 10 movable) #buf cell=10 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[05/05 14:27:55     18s] #ioInst=0 #net=10 #term=30 #term/net=3.00, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1
[05/05 14:27:55     18s] stdCell: 10 single + 0 double + 0 multi
[05/05 14:27:55     18s] Total standard cell length = 0.0374 (mm), area = 0.0004 (mm^2)
[05/05 14:27:55     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:981.4M
[05/05 14:27:55     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:981.4M
[05/05 14:27:55     18s] Core basic site is unitasc
[05/05 14:27:55     18s] **Info: (IMPSP-307): Design contains fractional 2 cells.
[05/05 14:27:55     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:981.4M
[05/05 14:27:55     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.007, MEM:1013.4M
[05/05 14:27:55     18s] Use non-trimmed site array because memory saving is not enough.
[05/05 14:27:55     18s] SiteArray: non-trimmed site array dimensions = 3 x 93
[05/05 14:27:55     18s] SiteArray: use 4,096 bytes
[05/05 14:27:55     18s] SiteArray: current memory after site array memory allocation 1013.4M
[05/05 14:27:55     18s] SiteArray: FP blocked sites are writable
[05/05 14:27:55     18s] Estimated cell power/ground rail width = 0.881 um
[05/05 14:27:55     18s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/05 14:27:55     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1013.4M
[05/05 14:27:55     18s] Process 34 wires and vias for routing blockage analysis
[05/05 14:27:55     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.005, MEM:1013.4M
[05/05 14:27:55     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.030, REAL:0.020, MEM:1013.4M
[05/05 14:27:55     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.021, MEM:1013.4M
[05/05 14:27:55     18s] OPERPROF: Starting pre-place ADS at level 1, MEM:1013.4M
[05/05 14:27:55     18s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1013.4M
[05/05 14:27:55     18s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1013.4M
[05/05 14:27:55     18s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1013.4M
[05/05 14:27:55     18s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1013.4M
[05/05 14:27:55     18s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1013.4M
[05/05 14:27:55     18s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1013.4M
[05/05 14:27:55     18s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1013.4M
[05/05 14:27:55     18s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1013.4M
[05/05 14:27:55     18s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1013.4M
[05/05 14:27:55     18s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1013.4M
[05/05 14:27:55     18s] ADSU 0.410 -> 0.410. GS 75.200
[05/05 14:27:55     18s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1013.4M
[05/05 14:27:55     18s] Average module density = 0.410.
[05/05 14:27:55     18s] Density for the design = 0.410.
[05/05 14:27:55     18s]        = stdcell_area 76 sites (352 um^2) / alloc_area 186 sites (857 um^2).
[05/05 14:27:55     18s] Pin Density = 0.1075.
[05/05 14:27:55     18s]             = total # of pins 30 / total area 279.
[05/05 14:27:55     18s] OPERPROF: Starting spMPad at level 1, MEM:996.4M
[05/05 14:27:55     18s] OPERPROF:   Starting spContextMPad at level 2, MEM:996.4M
[05/05 14:27:55     18s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:996.4M
[05/05 14:27:55     18s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:996.4M
[05/05 14:27:55     18s] InitPadU 0.410 -> 0.430 for top
[05/05 14:27:55     18s] Enabling multi-CPU acceleration with 16 CPU(s) for placement
[05/05 14:27:55     18s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:996.4M
[05/05 14:27:55     18s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:996.4M
[05/05 14:27:55     18s] === lastAutoLevel = 3 
[05/05 14:27:55     18s] OPERPROF: Starting spInitNetWt at level 1, MEM:996.4M
[05/05 14:27:55     18s] no activity file in design. spp won't run.
[05/05 14:27:55     18s] [spp] 0
[05/05 14:27:55     18s] [adp] 0:1:1:3
[05/05 14:27:55     18s] **WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
[05/05 14:27:55     18s] **WARN: (IMPSP-1760):	Buffer footprint does not have non-inverting buffers.  Using inverter footprint for Virtual IPO. Verify you have buffers defined in the libraries you have read in and confirm they are usable by running reportDontUseCells. Run 'setDontUse bufferName false' to enable buffers which are currently unusable.  
[05/05 14:27:56     18s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.260, REAL:0.215, MEM:1110.0M
[05/05 14:27:56     18s] Clock gating cells determined by native netlist tracing.
[05/05 14:27:56     18s] no activity file in design. spp won't run.
[05/05 14:27:56     18s] no activity file in design. spp won't run.
[05/05 14:27:56     18s] OPERPROF: Starting npMain at level 1, MEM:1116.0M
[05/05 14:27:57     18s] OPERPROF:   Starting npPlace at level 2, MEM:1148.0M
[05/05 14:27:57     18s] Iteration  1: Total net bbox = 9.241e+01 (5.36e+01 3.88e+01)
[05/05 14:27:57     18s]               Est.  stn bbox = 1.285e+02 (7.45e+01 5.40e+01)
[05/05 14:27:57     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1180.0M
[05/05 14:27:57     18s] Iteration  2: Total net bbox = 9.241e+01 (5.36e+01 3.88e+01)
[05/05 14:27:57     18s]               Est.  stn bbox = 1.285e+02 (7.45e+01 5.40e+01)
[05/05 14:27:57     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1180.0M
[05/05 14:27:57     18s] exp_mt_sequential is set from setPlaceMode option to 1
[05/05 14:27:57     18s] Setting dotProdMode from setPlaceMode option to Single-thread sequential mode
[05/05 14:27:57     18s] place_exp_mt_interval set to default 32
[05/05 14:27:57     18s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/05 14:27:57     18s] Iteration  3: Total net bbox = 7.457e+01 (4.15e+01 3.30e+01)
[05/05 14:27:57     18s]               Est.  stn bbox = 1.040e+02 (5.77e+01 4.63e+01)
[05/05 14:27:57     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1181.4M
[05/05 14:27:57     18s] Total number of setup views is 1.
[05/05 14:27:57     18s] Total number of active setup views is 1.
[05/05 14:27:57     18s] Active setup views:
[05/05 14:27:57     18s]     analysis_default
[05/05 14:27:57     18s] Iteration  4: Total net bbox = 1.091e+02 (4.30e+01 6.61e+01)
[05/05 14:27:57     18s]               Est.  stn bbox = 1.442e+02 (5.98e+01 8.44e+01)
[05/05 14:27:57     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1181.4M
[05/05 14:27:57     18s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.010, REAL:0.000, MEM:1181.4M
[05/05 14:27:57     18s] Iteration  5: Total net bbox = 1.185e+02 (4.09e+01 7.76e+01)
[05/05 14:27:57     18s]               Est.  stn bbox = 1.551e+02 (5.72e+01 9.79e+01)
[05/05 14:27:57     18s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1181.4M
[05/05 14:27:57     18s] OPERPROF:   Finished npPlace at level 2, CPU:0.040, REAL:0.024, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF: Finished npMain at level 1, CPU:0.080, REAL:1.040, MEM:1181.4M
[05/05 14:27:57     18s] [adp] clock
[05/05 14:27:57     18s] [adp] weight, nr nets, wire length
[05/05 14:27:57     18s] [adp]      0        0  0.000000
[05/05 14:27:57     18s] [adp] data
[05/05 14:27:57     18s] [adp] weight, nr nets, wire length
[05/05 14:27:57     18s] [adp]      0       10  152.129000
[05/05 14:27:57     18s] [adp] 0.000000|0.000000|0.000000
[05/05 14:27:57     18s] Iteration  6: Total net bbox = 1.521e+02 (5.51e+01 9.71e+01)
[05/05 14:27:57     18s]               Est.  stn bbox = 1.907e+02 (7.18e+01 1.19e+02)
[05/05 14:27:57     18s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1181.4M
[05/05 14:27:57     18s] *** cost = 1.521e+02 (5.51e+01 9.71e+01) (cpu for global=0:00:00.1) real=0:00:01.0***
[05/05 14:27:57     18s] Placement multithread real runtime: 0:00:01.0 with 16 threads.
[05/05 14:27:57     18s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[05/05 14:27:57     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1181.4M
[05/05 14:27:57     18s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.0
[05/05 14:27:57     18s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[05/05 14:27:57     18s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/05 14:27:57     18s] Type 'man IMPSP-9025' for more detail.
[05/05 14:27:57     18s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1181.4M
[05/05 14:27:57     18s] z: 1, totalTracks: 1
[05/05 14:27:57     18s] z: 3, totalTracks: 1
[05/05 14:27:57     18s] z: 5, totalTracks: 1
[05/05 14:27:57     18s] #spOpts: N=130 mergeVia=F 
[05/05 14:27:57     18s] All LLGs are deleted
[05/05 14:27:57     18s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1181.4M
[05/05 14:27:57     18s] Core basic site is unitasc
[05/05 14:27:57     18s] **Info: (IMPSP-307): Design contains fractional 2 cells.
[05/05 14:27:57     18s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.006, MEM:1181.4M
[05/05 14:27:57     18s] Fast DP-INIT is on for default
[05/05 14:27:57     18s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/05 14:27:57     18s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.008, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF:       Starting CMU at level 4, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.000, REAL:0.009, MEM:1181.4M
[05/05 14:27:57     18s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1181.4MB).
[05/05 14:27:57     18s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.000, REAL:0.010, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.000, REAL:0.010, MEM:1181.4M
[05/05 14:27:57     18s] TDRefine: refinePlace mode is spiral
[05/05 14:27:57     18s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.3651095.1
[05/05 14:27:57     18s] OPERPROF: Starting RefinePlace at level 1, MEM:1181.4M
[05/05 14:27:57     18s] *** Starting refinePlace (0:00:18.5 mem=1181.4M) ***
[05/05 14:27:57     18s] Total net bbox length = 1.521e+02 (5.506e+01 9.707e+01) (ext = 7.769e+01)
[05/05 14:27:57     18s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[05/05 14:27:57     18s] Move report: placeLevelShifters moves 10 insts, mean move: 0.49 um, max move: 0.49 um 
[05/05 14:27:57     18s] 	Max move on inst (inv1/pfet): (61.19, 29.58) --> (61.68, 29.58)
[05/05 14:27:57     18s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.000, MEM:1181.4M
[05/05 14:27:57     18s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1181.4M
[05/05 14:27:57     18s] Starting refinePlace ...
[05/05 14:27:57     18s] ** Cut row section cpu time 0:00:00.0.
[05/05 14:27:57     18s]    Spread Effort: high, standalone mode, useDDP on.
[05/05 14:27:57     18s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1181.4MB) @(0:00:18.5 - 0:00:18.5).
[05/05 14:27:57     18s] Move report: preRPlace moves 10 insts, mean move: 7.26 um, max move: 12.21 um 
[05/05 14:27:57     18s] 	Max move on inst (inv2/pfet): (61.68, 20.40) --> (65.73, 28.56)
[05/05 14:27:57     18s] 	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
[05/05 14:27:57     18s] 	Violation at original loc: Placement Blockage Violation
[05/05 14:27:57     18s] wireLenOptFixPriorityInst 0 inst fixed
[05/05 14:27:57     18s] tweakage running in 16 threads.
[05/05 14:27:57     18s] Placement tweakage begins.
[05/05 14:27:57     18s] wire length = 2.093e+02
[05/05 14:27:57     18s] wire length = 2.018e+02
[05/05 14:27:57     18s] Placement tweakage ends.
[05/05 14:27:57     18s] Move report: tweak moves 3 insts, mean move: 5.35 um, max move: 7.84 um 
[05/05 14:27:57     18s] 	Max move on inst (inv3/pfet): (69.65, 28.56) --> (61.81, 28.56)
[05/05 14:27:57     18s] 
[05/05 14:27:57     18s] Running Spiral MT with 16 threads  fetchWidth=8 
[05/05 14:27:57     18s] Move report: legalization moves 7 insts, mean move: 23.01 um, max move: 44.68 um spiral
[05/05 14:27:57     18s] 	Max move on inst (inv5/pfet): (69.65, 37.96) --> (34.37, 28.56)
[05/05 14:27:57     18s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1186.5MB) @(0:00:18.6 - 0:00:18.6).
[05/05 14:27:57     18s] Move report: Detail placement moves 10 insts, mean move: 17.53 um, max move: 36.22 um 
[05/05 14:27:57     18s] 	Max move on inst (inv5/pfet): (61.19, 37.96) --> (34.37, 28.56)
[05/05 14:27:57     18s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1186.5MB
[05/05 14:27:57     18s] Statistics of distance of Instance movement in refine placement:
[05/05 14:27:57     18s]   maximum (X+Y) =        36.22 um
[05/05 14:27:57     18s]   inst (inv5/pfet) with max move: (61.194, 37.96) -> (34.37, 28.56)
[05/05 14:27:57     18s]   mean    (X+Y) =        17.53 um
[05/05 14:27:57     18s] Summary Report:
[05/05 14:27:57     18s] Instances move: 10 (out of 10 movable)
[05/05 14:27:57     18s] Instances flipped: 0
[05/05 14:27:57     18s] Mean displacement: 17.53 um
[05/05 14:27:57     18s] Max displacement: 36.22 um (Instance: inv5/pfet) (61.194, 37.96) -> (34.37, 28.56)
[05/05 14:27:57     18s] 	Length: 8 sites, height: 1 rows, site name: unitasc, cell type: sky130_asc_pfet_01v8_lvt_1
[05/05 14:27:57     18s] Total instances moved : 10
[05/05 14:27:57     18s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.080, REAL:0.059, MEM:1186.5M
[05/05 14:27:57     18s] Total net bbox length = 3.064e+02 (2.313e+02 7.503e+01) (ext = 7.988e+01)
[05/05 14:27:57     18s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1186.5MB
[05/05 14:27:57     18s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1186.5MB) @(0:00:18.5 - 0:00:18.6).
[05/05 14:27:57     18s] *** Finished refinePlace (0:00:18.6 mem=1186.5M) ***
[05/05 14:27:57     18s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.3651095.1
[05/05 14:27:57     18s] OPERPROF: Finished RefinePlace at level 1, CPU:0.090, REAL:0.067, MEM:1186.5M
[05/05 14:27:57     18s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1186.5M
[05/05 14:27:57     18s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1186.5M
[05/05 14:27:57     18s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1186.5M
[05/05 14:27:57     18s] All LLGs are deleted
[05/05 14:27:57     18s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1186.5M
[05/05 14:27:57     18s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1186.5M
[05/05 14:27:57     18s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1181.5M
[05/05 14:27:57     18s] *** End of Placement (cpu=0:00:00.5, real=0:00:02.0, mem=1181.5M) ***
[05/05 14:27:57     18s] z: 1, totalTracks: 1
[05/05 14:27:57     18s] z: 3, totalTracks: 1
[05/05 14:27:57     18s] z: 5, totalTracks: 1
[05/05 14:27:57     18s] #spOpts: N=130 mergeVia=F 
[05/05 14:27:57     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1181.5M
[05/05 14:27:57     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1181.5M
[05/05 14:27:57     18s] Core basic site is unitasc
[05/05 14:27:57     18s] **Info: (IMPSP-307): Design contains fractional 2 cells.
[05/05 14:27:57     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1181.5M
[05/05 14:27:57     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.008, MEM:1181.5M
[05/05 14:27:57     18s] Fast DP-INIT is on for default
[05/05 14:27:57     18s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/05 14:27:57     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1181.5M
[05/05 14:27:57     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1181.5M
[05/05 14:27:57     18s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1181.5M
[05/05 14:27:57     18s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.001, MEM:1181.5M
[05/05 14:27:57     18s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[05/05 14:27:57     18s] Density distribution unevenness ratio = 0.000%
[05/05 14:27:57     18s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1181.5M
[05/05 14:27:57     18s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1181.5M
[05/05 14:27:57     18s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1181.5M
[05/05 14:27:57     18s] All LLGs are deleted
[05/05 14:27:57     18s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1181.5M
[05/05 14:27:57     18s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1181.5M
[05/05 14:27:57     18s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1181.5M
[05/05 14:27:57     18s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/05 14:27:57     18s] UM:*                                                                   final
[05/05 14:27:57     18s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/05 14:27:57     18s] UM:*                                                                   global_place
[05/05 14:27:57     18s] **INFO: Enable pre-place timing setting for timing analysis
[05/05 14:27:57     18s] Set Using Default Delay Limit as 101.
[05/05 14:27:57     18s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/05 14:27:57     18s] Set Default Net Delay as 0 ps.
[05/05 14:27:57     18s] Set Default Net Load as 0 pF. 
[05/05 14:27:57     18s] **INFO: Analyzing IO path groups for slack adjustment
[05/05 14:27:57     18s] **INFO: Disable pre-place timing setting for timing analysis
[05/05 14:27:57     18s] Set Using Default Delay Limit as 1000.
[05/05 14:27:57     18s] Set Default Net Delay as 1000 ps.
[05/05 14:27:57     18s] Set Default Net Load as 0.5 pF. 
[05/05 14:27:57     18s] Info: Disable timing driven in postCTS congRepair.
[05/05 14:27:57     18s] 
[05/05 14:27:57     18s] Starting congRepair ...
[05/05 14:27:57     18s] User Input Parameters:
[05/05 14:27:57     18s] - Congestion Driven    : On
[05/05 14:27:57     18s] - Timing Driven        : Off
[05/05 14:27:57     18s] - Area-Violation Based : On
[05/05 14:27:57     18s] - Start Rollback Level : -5
[05/05 14:27:57     18s] - Legalized            : On
[05/05 14:27:57     18s] - Window Based         : Off
[05/05 14:27:57     18s] - eDen incr mode       : Off
[05/05 14:27:57     18s] - Small incr mode      : Off
[05/05 14:27:57     18s] 
[05/05 14:27:57     18s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1171.9M
[05/05 14:27:57     18s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.007, MEM:1171.9M
[05/05 14:27:57     18s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1171.9M
[05/05 14:27:57     18s] Starting Early Global Route congestion estimation: mem = 1171.9M
[05/05 14:27:57     18s] (I)       Started Import and model ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Create place DB ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Import place data ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Read instances and placement ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Read nets ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Create route DB ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       == Non-default Options ==
[05/05 14:27:57     18s] (I)       Maximum routing layer                              : 6
[05/05 14:27:57     18s] (I)       Number of threads                                  : 16
[05/05 14:27:57     18s] (I)       Use non-blocking free Dbs wires                    : false
[05/05 14:27:57     18s] (I)       Method to set GCell size                           : row
[05/05 14:27:57     18s] (I)       Counted 59 PG shapes. We will not process PG shapes layer by layer.
[05/05 14:27:57     18s] (I)       Started Import route data (16T) ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Use row-based GCell size
[05/05 14:27:57     18s] (I)       Use row-based GCell align
[05/05 14:27:57     18s] (I)       GCell unit size   : 9400
[05/05 14:27:57     18s] (I)       GCell multiplier  : 1
[05/05 14:27:57     18s] (I)       GCell row height  : 9400
[05/05 14:27:57     18s] (I)       Actual row height : 9400
[05/05 14:27:57     18s] (I)       GCell align ref   : 28980 28560
[05/05 14:27:57     18s] [NR-eGR] Track table information for default rule: 
[05/05 14:27:57     18s] [NR-eGR] li1 has no routable track
[05/05 14:27:57     18s] [NR-eGR] met1 has single uniform track structure
[05/05 14:27:57     18s] [NR-eGR] met2 has single uniform track structure
[05/05 14:27:57     18s] [NR-eGR] met3 has single uniform track structure
[05/05 14:27:57     18s] [NR-eGR] met4 has single uniform track structure
[05/05 14:27:57     18s] [NR-eGR] met5 has single uniform track structure
[05/05 14:27:57     18s] (I)       ===========================================================================
[05/05 14:27:57     18s] (I)       == Report All Rule Vias ==
[05/05 14:27:57     18s] (I)       ===========================================================================
[05/05 14:27:57     18s] (I)        Via Rule : (Default)
[05/05 14:27:57     18s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/05 14:27:57     18s] (I)       ---------------------------------------------------------------------------
[05/05 14:27:57     18s] (I)        1    1 : L1M1_PR                     4 : L1M1_PR_MR               
[05/05 14:27:57     18s] (I)        2    8 : M1M2_PR_M                   8 : M1M2_PR_M                
[05/05 14:27:57     18s] (I)        3   12 : M2M3_PR_R                  14 : M2M3_PR_MR               
[05/05 14:27:57     18s] (I)        4   16 : M3M4_PR                    19 : M3M4_PR_MR               
[05/05 14:27:57     18s] (I)        5   21 : M4M5_PR                    24 : M4M5_PR_MR               
[05/05 14:27:57     18s] (I)       ===========================================================================
[05/05 14:27:57     18s] (I)       Started Read blockages ( Layer 2-6 ) ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Read routing blockages ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Read instance blockages ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Read PG blockages ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] [NR-eGR] Read 101 PG shapes
[05/05 14:27:57     18s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Read boundary cut boxes ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] [NR-eGR] #Routing Blockages  : 0
[05/05 14:27:57     18s] [NR-eGR] #Instance Blockages : 40
[05/05 14:27:57     18s] [NR-eGR] #PG Blockages       : 101
[05/05 14:27:57     18s] [NR-eGR] #Halo Blockages     : 0
[05/05 14:27:57     18s] [NR-eGR] #Boundary Blockages : 0
[05/05 14:27:57     18s] (I)       Finished Read blockages ( Layer 2-6 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Read blackboxes ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/05 14:27:57     18s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Read prerouted ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/05 14:27:57     18s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Read unlegalized nets ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Read nets ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] [NR-eGR] Read numTotalNets=10  numIgnoredNets=0
[05/05 14:27:57     18s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Set up via pillars ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       early_global_route_priority property id does not exist.
[05/05 14:27:57     18s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Model blockages into capacity
[05/05 14:27:57     18s] (I)       Read Num Blocks=141  Num Prerouted Wires=0  Num CS=0
[05/05 14:27:57     18s] (I)       Started Initialize 3D capacity ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Layer 1 (H) : #blockages 49 : #preroutes 0
[05/05 14:27:57     18s] (I)       Layer 2 (V) : #blockages 12 : #preroutes 0
[05/05 14:27:57     18s] (I)       Layer 3 (H) : #blockages 12 : #preroutes 0
[05/05 14:27:57     18s] (I)       Layer 4 (V) : #blockages 38 : #preroutes 0
[05/05 14:27:57     18s] (I)       Layer 5 (H) : #blockages 30 : #preroutes 0
[05/05 14:27:57     18s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       -- layer congestion ratio --
[05/05 14:27:57     18s] (I)       Layer 1 : 0.100000
[05/05 14:27:57     18s] (I)       Layer 2 : 0.700000
[05/05 14:27:57     18s] (I)       Layer 3 : 0.700000
[05/05 14:27:57     18s] (I)       Layer 4 : 0.700000
[05/05 14:27:57     18s] (I)       Layer 5 : 0.700000
[05/05 14:27:57     18s] (I)       Layer 6 : 0.700000
[05/05 14:27:57     18s] (I)       ----------------------------
[05/05 14:27:57     18s] (I)       Number of ignored nets                =      0
[05/05 14:27:57     18s] (I)       Number of connected nets              =      0
[05/05 14:27:57     18s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[05/05 14:27:57     18s] (I)       Number of clock nets                  =      0.  Ignored: No
[05/05 14:27:57     18s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[05/05 14:27:57     18s] (I)       Number of special nets                =      0.  Ignored: Yes
[05/05 14:27:57     18s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[05/05 14:27:57     18s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[05/05 14:27:57     18s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[05/05 14:27:57     18s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[05/05 14:27:57     18s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/05 14:27:57     18s] (I)       Finished Import route data (16T) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Read aux data ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Others data preparation ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Create route kernel ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Ndr track 0 does not exist
[05/05 14:27:57     18s] (I)       ---------------------Grid Graph Info--------------------
[05/05 14:27:57     18s] (I)       Routing area        : (0, 0) - (103960, 76160)
[05/05 14:27:57     18s] (I)       Core area           : (28980, 28560) - (74980, 47360)
[05/05 14:27:57     18s] (I)       Site width          :   490  (dbu)
[05/05 14:27:57     18s] (I)       Row height          :  9400  (dbu)
[05/05 14:27:57     18s] (I)       GCell row height    :  9400  (dbu)
[05/05 14:27:57     18s] (I)       GCell width         :  9400  (dbu)
[05/05 14:27:57     18s] (I)       GCell height        :  9400  (dbu)
[05/05 14:27:57     18s] (I)       Grid                :    11     9     6
[05/05 14:27:57     18s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/05 14:27:57     18s] (I)       Vertical capacity   :     0     0  9400     0  9400     0
[05/05 14:27:57     18s] (I)       Horizontal capacity :     0  9400     0  9400     0  9400
[05/05 14:27:57     18s] (I)       Default wire width  :   170   140   140   300   300  1600
[05/05 14:27:57     18s] (I)       Default wire space  :   170   140   140   300   300  1600
[05/05 14:27:57     18s] (I)       Default wire pitch  :   340   280   280   600   600  3200
[05/05 14:27:57     18s] (I)       Default pitch size  :   340   340   460   610   690  3660
[05/05 14:27:57     18s] (I)       First track coord   :     0   170   230   670   920  3110
[05/05 14:27:57     18s] (I)       Num tracks per GCell: 27.65 27.65 20.43 15.41 13.62  2.57
[05/05 14:27:57     18s] (I)       Total num of tracks :     0   224   226   124   150    20
[05/05 14:27:57     18s] (I)       Num of masks        :     1     1     1     1     1     1
[05/05 14:27:57     18s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/05 14:27:57     18s] (I)       --------------------------------------------------------
[05/05 14:27:57     18s] 
[05/05 14:27:57     18s] [NR-eGR] ============ Routing rule table ============
[05/05 14:27:57     18s] [NR-eGR] Rule id: 0  Nets: 10 
[05/05 14:27:57     18s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/05 14:27:57     18s] (I)       Pitch:  L1=340  L2=340  L3=460  L4=610  L5=690  L6=3660
[05/05 14:27:57     18s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/05 14:27:57     18s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/05 14:27:57     18s] [NR-eGR] ========================================
[05/05 14:27:57     18s] [NR-eGR] 
[05/05 14:27:57     18s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/05 14:27:57     18s] (I)       blocked tracks on layer2 : = 166 / 2464 (6.74%)
[05/05 14:27:57     18s] (I)       blocked tracks on layer3 : = 92 / 2034 (4.52%)
[05/05 14:27:57     18s] (I)       blocked tracks on layer4 : = 20 / 1364 (1.47%)
[05/05 14:27:57     18s] (I)       blocked tracks on layer5 : = 435 / 1350 (32.22%)
[05/05 14:27:57     18s] (I)       blocked tracks on layer6 : = 170 / 220 (77.27%)
[05/05 14:27:57     18s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Reset routing kernel
[05/05 14:27:57     18s] (I)       Started Global Routing ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Initialization ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       totalPins=30  totalGlobalPin=22 (73.33%)
[05/05 14:27:57     18s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Net group 1 ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Generate topology (16T) ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Generate topology (16T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1175.94 MB )
[05/05 14:27:57     18s] (I)       total 2D Cap : 6681 = (3717 H, 2964 V)
[05/05 14:27:57     18s] [NR-eGR] Layer group 1: route 10 net(s) in layer range [2, 6]
[05/05 14:27:57     18s] (I)       
[05/05 14:27:57     18s] (I)       ============  Phase 1a Route ============
[05/05 14:27:57     18s] (I)       Started Phase 1a ( Curr Mem: 1175.94 MB )
[05/05 14:27:57     18s] (I)       Started Pattern routing (16T) ( Curr Mem: 1175.94 MB )
[05/05 14:27:57     18s] (I)       Finished Pattern routing (16T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Usage: 29 = (24 H, 5 V) = (0.65% H, 0.17% V) = (2.256e+02um H, 4.700e+01um V)
[05/05 14:27:57     18s] (I)       Started Add via demand to 2D ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       
[05/05 14:27:57     18s] (I)       ============  Phase 1b Route ============
[05/05 14:27:57     18s] (I)       Started Phase 1b ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Usage: 29 = (24 H, 5 V) = (0.65% H, 0.17% V) = (2.256e+02um H, 4.700e+01um V)
[05/05 14:27:57     18s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.726000e+02um
[05/05 14:27:57     18s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[05/05 14:27:57     18s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/05 14:27:57     18s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       
[05/05 14:27:57     18s] (I)       ============  Phase 1c Route ============
[05/05 14:27:57     18s] (I)       Started Phase 1c ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Usage: 29 = (24 H, 5 V) = (0.65% H, 0.17% V) = (2.256e+02um H, 4.700e+01um V)
[05/05 14:27:57     18s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       
[05/05 14:27:57     18s] (I)       ============  Phase 1d Route ============
[05/05 14:27:57     18s] (I)       Started Phase 1d ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Usage: 29 = (24 H, 5 V) = (0.65% H, 0.17% V) = (2.256e+02um H, 4.700e+01um V)
[05/05 14:27:57     18s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       
[05/05 14:27:57     18s] (I)       ============  Phase 1e Route ============
[05/05 14:27:57     18s] (I)       Started Phase 1e ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Route legalization ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Usage: 29 = (24 H, 5 V) = (0.65% H, 0.17% V) = (2.256e+02um H, 4.700e+01um V)
[05/05 14:27:57     18s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.726000e+02um
[05/05 14:27:57     18s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       
[05/05 14:27:57     18s] (I)       ============  Phase 1l Route ============
[05/05 14:27:57     18s] (I)       Started Phase 1l ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Layer assignment (16T) ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Current Layer assignment (16T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Layer assignment (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Net group 1 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Clean cong LA ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[05/05 14:27:57     18s] (I)       Layer  2:       2100        12         0           0        2488    ( 0.00%) 
[05/05 14:27:57     18s] (I)       Layer  3:       1799         6         0           0        1798    ( 0.00%) 
[05/05 14:27:57     18s] (I)       Layer  4:       1229        10         0           0        1386    ( 0.00%) 
[05/05 14:27:57     18s] (I)       Layer  5:        804         0         0           0        1198    ( 0.00%) 
[05/05 14:27:57     18s] (I)       Layer  6:         45         0         0         120         110    (52.17%) 
[05/05 14:27:57     18s] (I)       Total:          5977        28         0         120        6980    ( 1.69%) 
[05/05 14:27:57     18s] (I)       
[05/05 14:27:57     18s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/05 14:27:57     18s] [NR-eGR]                        OverCon            
[05/05 14:27:57     18s] [NR-eGR]                         #Gcell     %Gcell
[05/05 14:27:57     18s] [NR-eGR]       Layer                (0)    OverCon 
[05/05 14:27:57     18s] [NR-eGR] ----------------------------------------------
[05/05 14:27:57     18s] [NR-eGR]     li1  (1)         0( 0.00%)   ( 0.00%) 
[05/05 14:27:57     18s] [NR-eGR]    met1  (2)         0( 0.00%)   ( 0.00%) 
[05/05 14:27:57     18s] [NR-eGR]    met2  (3)         0( 0.00%)   ( 0.00%) 
[05/05 14:27:57     18s] [NR-eGR]    met3  (4)         0( 0.00%)   ( 0.00%) 
[05/05 14:27:57     18s] [NR-eGR]    met4  (5)         0( 0.00%)   ( 0.00%) 
[05/05 14:27:57     18s] [NR-eGR]    met5  (6)         0( 0.00%)   ( 0.00%) 
[05/05 14:27:57     18s] [NR-eGR] ----------------------------------------------
[05/05 14:27:57     18s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[05/05 14:27:57     18s] [NR-eGR] 
[05/05 14:27:57     18s] (I)       Finished Global Routing ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Export 3D cong map ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       total 2D Cap : 6705 = (3729 H, 2976 V)
[05/05 14:27:57     18s] (I)       Started Export 2D cong map ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/05 14:27:57     18s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/05 14:27:57     18s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] Early Global Route congestion estimation runtime: 0.05 seconds, mem = 1171.9M
[05/05 14:27:57     18s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.047, MEM:1171.9M
[05/05 14:27:57     18s] OPERPROF: Starting HotSpotCal at level 1, MEM:1171.9M
[05/05 14:27:57     18s] [hotspot] +------------+---------------+---------------+
[05/05 14:27:57     18s] [hotspot] |            |   max hotspot | total hotspot |
[05/05 14:27:57     18s] [hotspot] +------------+---------------+---------------+
[05/05 14:27:57     18s] [hotspot] | normalized |          0.00 |          0.00 |
[05/05 14:27:57     18s] [hotspot] +------------+---------------+---------------+
[05/05 14:27:57     18s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/05 14:27:57     18s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/05 14:27:57     18s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.012, MEM:1171.9M
[05/05 14:27:57     18s] Skipped repairing congestion.
[05/05 14:27:57     18s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1171.9M
[05/05 14:27:57     18s] Starting Early Global Route wiring: mem = 1171.9M
[05/05 14:27:57     18s] (I)       Started Free existing wires ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       ============= Track Assignment ============
[05/05 14:27:57     18s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Track Assignment ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/05 14:27:57     18s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Run single-thread track assignment
[05/05 14:27:57     18s] (I)       Finished Track Assignment ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Export ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] [NR-eGR] Started Export DB wires ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] [NR-eGR] Started Export all nets (16T) ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] [NR-eGR] Finished Export all nets (16T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] [NR-eGR] Started Set wire vias (16T) ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] [NR-eGR] Finished Set wire vias (16T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] [NR-eGR] Finished Export DB wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] [NR-eGR] --------------------------------------------------------------------------
[05/05 14:27:57     18s] [NR-eGR]    li1  (1F) length: 0.000000e+00um, number of vias: 10
[05/05 14:27:57     18s] [NR-eGR]   met1  (2H) length: 1.797800e+02um, number of vias: 29
[05/05 14:27:57     18s] [NR-eGR]   met2  (3V) length: 8.267000e+01um, number of vias: 5
[05/05 14:27:57     18s] [NR-eGR]   met3  (4H) length: 6.877000e+01um, number of vias: 0
[05/05 14:27:57     18s] [NR-eGR]   met4  (5V) length: 0.000000e+00um, number of vias: 0
[05/05 14:27:57     18s] [NR-eGR]   met5  (6H) length: 0.000000e+00um, number of vias: 0
[05/05 14:27:57     18s] [NR-eGR] Total length: 3.312200e+02um, number of vias: 44
[05/05 14:27:57     18s] [NR-eGR] --------------------------------------------------------------------------
[05/05 14:27:57     18s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/05 14:27:57     18s] [NR-eGR] --------------------------------------------------------------------------
[05/05 14:27:57     18s] (I)       Started Update net boxes ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Update timing ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Started Postprocess design ( Curr Mem: 1171.94 MB )
[05/05 14:27:57     18s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1158.94 MB )
[05/05 14:27:57     18s] Early Global Route wiring runtime: 0.02 seconds, mem = 1158.9M
[05/05 14:27:57     18s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.015, MEM:1158.9M
[05/05 14:27:57     18s] Tdgp not successfully inited but do clear! skip clearing
[05/05 14:27:57     18s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[05/05 14:27:57     18s] *** Finishing placeDesign default flow ***
[05/05 14:27:57     18s] **placeDesign ... cpu = 0: 0: 1, real = 0: 0: 2, mem = 1158.9M **
[05/05 14:27:57     18s] Tdgp not successfully inited but do clear! skip clearing
[05/05 14:27:57     18s] 
[05/05 14:27:57     18s] *** Summary of all messages that are not suppressed in this session:
[05/05 14:27:57     18s] Severity  ID               Count  Summary                                  
[05/05 14:27:57     18s] WARNING   IMPTS-146            1  Buffer footprint is not specified.       
[05/05 14:27:57     18s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/05 14:27:57     18s] WARNING   IMPSP-1760           1  Buffer footprint does not have non-inver...
[05/05 14:27:57     18s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/05 14:27:57     18s] WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
[05/05 14:27:57     18s] WARNING   TA-112               2  A timing loop was found in the design. T...
[05/05 14:27:57     18s] WARNING   TA-146               2  A combinational timing loop(s) was found...
[05/05 14:27:57     18s] *** Message Summary: 10 warning(s), 0 error(s)
[05/05 14:27:57     18s] 
[05/05 14:27:57     18s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/05 14:27:57     18s] UM:*                                                                   final
[05/05 14:27:57     18s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1158.9M
[05/05 14:27:57     18s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1158.9M
[05/05 14:27:57     18s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1158.9M
[05/05 14:27:57     18s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.009, MEM:1158.9M
[05/05 14:27:57     18s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1158.9M
[05/05 14:27:57     18s] Process 34 wires and vias for routing blockage analysis
[05/05 14:27:57     18s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.006, MEM:1158.9M
[05/05 14:27:57     18s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.017, MEM:1158.9M
[05/05 14:27:57     18s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:1158.9M
[05/05 14:27:57     18s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1158.9M
[05/05 14:27:57     18s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1158.9M
[05/05 14:27:57     18s] ------------------------------------------------------------
[05/05 14:27:57     18s] 	Current design flip-flop statistics
[05/05 14:27:57     18s] 
[05/05 14:27:57     18s] Single-Bit FF Count  :            0
[05/05 14:27:57     18s] Multi-Bit FF Count   :            0
[05/05 14:27:57     18s] Total Bit Count      :            0
[05/05 14:27:57     18s] Total FF Count       :            0
[05/05 14:27:57     18s] Bits Per Flop        :         -nan
[05/05 14:27:57     18s] ------------------------------------------------------------
[05/05 14:27:57     18s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/05 14:27:57     18s] UM:           1.39              2                                      place_design
[05/05 14:27:57     18s] # puts "<FF> Plugin -> post_place_tcl"
# foreach cell {sky130_fd_sc_hd__conb_1} {
   setDontUse $cell false
}
<CMD> setDontUse sky130_fd_sc_hd__conb_1 false
[05/05 14:27:57     18s] **WARN: (IMPOPT-3593):	The cell sky130_fd_sc_hd__conb_1 is not defined in any library file. If you wish to use this cell please ensure a timing library file defining this cell is bound to each timing analysis-view.
[05/05 14:27:57     18s] Type 'man IMPOPT-3593' for more detail.
[05/05 14:27:57     18s] # addTieHiLo
<CMD> addTieHiLo
[05/05 14:27:57     19s] OPERPROF: Starting DPlace-Init at level 1, MEM:1158.9M
[05/05 14:27:57     19s] z: 1, totalTracks: 1
[05/05 14:27:57     19s] z: 3, totalTracks: 1
[05/05 14:27:57     19s] z: 5, totalTracks: 1
[05/05 14:27:57     19s] #spOpts: N=130 
[05/05 14:27:57     19s] All LLGs are deleted
[05/05 14:27:57     19s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1158.9M
[05/05 14:27:57     19s] Core basic site is unitasc
[05/05 14:27:57     19s] **Info: (IMPSP-307): Design contains fractional 2 cells.
[05/05 14:27:57     19s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.007, MEM:1158.9M
[05/05 14:27:57     19s] SiteArray: non-trimmed site array dimensions = 3 x 93
[05/05 14:27:57     19s] SiteArray: use 4,096 bytes
[05/05 14:27:57     19s] SiteArray: current memory after site array memory allocation 1158.9M
[05/05 14:27:57     19s] SiteArray: FP blocked sites are writable
[05/05 14:27:57     19s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/05 14:27:57     19s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1158.9M
[05/05 14:27:57     19s] Process 34 wires and vias for routing blockage analysis
[05/05 14:27:57     19s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.005, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:     Starting CMU at level 3, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.015, MEM:1158.9M
[05/05 14:27:57     19s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1158.9MB).
[05/05 14:27:57     19s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:1158.9M
[05/05 14:27:57     19s] Options: No distance constraint, No Fan-out constraint.
[05/05 14:27:57     19s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1158.9M
[05/05 14:27:57     19s] All LLGs are deleted
[05/05 14:27:57     19s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1158.9M
[05/05 14:27:57     19s] # foreach cell {sky130_fd_sc_hd__conb_1} {
   setDontUse $cell true
}
<CMD> setDontUse sky130_fd_sc_hd__conb_1 true
[05/05 14:27:57     19s] **WARN: (IMPOPT-3593):	The cell sky130_fd_sc_hd__conb_1 is not defined in any library file. If you wish to use this cell please ensure a timing library file defining this cell is bound to each timing analysis-view.
[05/05 14:27:57     19s] Type 'man IMPOPT-3593' for more detail.
[05/05 14:27:57     19s] # um::pop_snapshot_stack
<CMD> um::pop_snapshot_stack
[05/05 14:27:57     19s] # create_snapshot -name place -categories design
OPERPROF: Starting spInitSiteArr at level 1, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.005, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1158.9M
[05/05 14:27:57     19s] Process 34 wires and vias for routing blockage analysis
[05/05 14:27:57     19s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.006, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.013, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1158.9M
[05/05 14:27:57     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1158.9M
[05/05 14:27:57     19s] <CMD> reportMultiBitFFs -statistics
[05/05 14:27:57     19s] ------------------------------------------------------------
[05/05 14:27:57     19s] 	Current design flip-flop statistics
[05/05 14:27:57     19s] 
[05/05 14:27:57     19s] Single-Bit FF Count  :            0
[05/05 14:27:57     19s] Multi-Bit FF Count   :            0
[05/05 14:27:57     19s] Total Bit Count      :            0
[05/05 14:27:57     19s] Total FF Count       :            0
[05/05 14:27:57     19s] Bits Per Flop        :         -nan
[05/05 14:27:57     19s] ------------------------------------------------------------
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid f7a0ae97-15df-4c6b-b799-0638eb45c239 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid f7a0ae97-15df-4c6b-b799-0638eb45c239 clock.PostConditioning.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid f7a0ae97-15df-4c6b-b799-0638eb45c239 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid f7a0ae97-15df-4c6b-b799-0638eb45c239 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid f7a0ae97-15df-4c6b-b799-0638eb45c239 clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid f7a0ae97-15df-4c6b-b799-0638eb45c239 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid f7a0ae97-15df-4c6b-b799-0638eb45c239 clock.Construction.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid f7a0ae97-15df-4c6b-b799-0638eb45c239 clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid ef28552b-700f-4d40-97d5-ba77ea9eb2ff clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid ef28552b-700f-4d40-97d5-ba77ea9eb2ff clock.PostConditioning.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid ef28552b-700f-4d40-97d5-ba77ea9eb2ff clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid ef28552b-700f-4d40-97d5-ba77ea9eb2ff clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid ef28552b-700f-4d40-97d5-ba77ea9eb2ff clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid ef28552b-700f-4d40-97d5-ba77ea9eb2ff clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid ef28552b-700f-4d40-97d5-ba77ea9eb2ff clock.Construction.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid ef28552b-700f-4d40-97d5-ba77ea9eb2ff clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b4ab4717-8c7a-4575-903b-2bbf60a40d16 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b4ab4717-8c7a-4575-903b-2bbf60a40d16 clock.PostConditioning.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b4ab4717-8c7a-4575-903b-2bbf60a40d16 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b4ab4717-8c7a-4575-903b-2bbf60a40d16 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b4ab4717-8c7a-4575-903b-2bbf60a40d16 clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b4ab4717-8c7a-4575-903b-2bbf60a40d16 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b4ab4717-8c7a-4575-903b-2bbf60a40d16 clock.Construction.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b4ab4717-8c7a-4575-903b-2bbf60a40d16 clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid a601bcb1-73ab-49f1-9db0-8079bba997d8 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid a601bcb1-73ab-49f1-9db0-8079bba997d8 clock.PostConditioning.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid a601bcb1-73ab-49f1-9db0-8079bba997d8 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid a601bcb1-73ab-49f1-9db0-8079bba997d8 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid a601bcb1-73ab-49f1-9db0-8079bba997d8 clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid a601bcb1-73ab-49f1-9db0-8079bba997d8 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid a601bcb1-73ab-49f1-9db0-8079bba997d8 clock.Construction.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid a601bcb1-73ab-49f1-9db0-8079bba997d8 clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 1502e601-b196-4eab-a841-23bd878dc734 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 1502e601-b196-4eab-a841-23bd878dc734 clock.PostConditioning.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 1502e601-b196-4eab-a841-23bd878dc734 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 1502e601-b196-4eab-a841-23bd878dc734 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 1502e601-b196-4eab-a841-23bd878dc734 clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 1502e601-b196-4eab-a841-23bd878dc734 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 1502e601-b196-4eab-a841-23bd878dc734 clock.Construction.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 1502e601-b196-4eab-a841-23bd878dc734 clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b269f7c1-1489-47ab-ad08-2ef0de27d7c3 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b269f7c1-1489-47ab-ad08-2ef0de27d7c3 clock.PostConditioning.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b269f7c1-1489-47ab-ad08-2ef0de27d7c3 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b269f7c1-1489-47ab-ad08-2ef0de27d7c3 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b269f7c1-1489-47ab-ad08-2ef0de27d7c3 clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b269f7c1-1489-47ab-ad08-2ef0de27d7c3 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b269f7c1-1489-47ab-ad08-2ef0de27d7c3 clock.Construction.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid b269f7c1-1489-47ab-ad08-2ef0de27d7c3 clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid c9c2c89b-41b8-48d8-ab88-74f26e9e13a2 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid c9c2c89b-41b8-48d8-ab88-74f26e9e13a2 clock.PostConditioning.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid c9c2c89b-41b8-48d8-ab88-74f26e9e13a2 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid c9c2c89b-41b8-48d8-ab88-74f26e9e13a2 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid c9c2c89b-41b8-48d8-ab88-74f26e9e13a2 clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid c9c2c89b-41b8-48d8-ab88-74f26e9e13a2 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid c9c2c89b-41b8-48d8-ab88-74f26e9e13a2 clock.Construction.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid c9c2c89b-41b8-48d8-ab88-74f26e9e13a2 clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 0a31b039-21f6-40c7-b6d2-e4bb3aec5c17 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 0a31b039-21f6-40c7-b6d2-e4bb3aec5c17 clock.PostConditioning.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 0a31b039-21f6-40c7-b6d2-e4bb3aec5c17 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 0a31b039-21f6-40c7-b6d2-e4bb3aec5c17 clock.Routing.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 0a31b039-21f6-40c7-b6d2-e4bb3aec5c17 clock.Implementation.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 0a31b039-21f6-40c7-b6d2-e4bb3aec5c17 clock.eGRPC.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 0a31b039-21f6-40c7-b6d2-e4bb3aec5c17 clock.Construction.area.total
[05/05 14:27:57     19s] <CMD> get_metric -raw -id current -uuid 0a31b039-21f6-40c7-b6d2-e4bb3aec5c17 clock.Implementation.area.total
[05/05 14:27:57     19s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/05 14:27:57     19s] UM:           2.93              5                                      place
[05/05 14:27:57     19s] # report_metric -file reports/metrics.html -format html
<CMD> um::get_metric_definition -name *.drc
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name *.drc.layer:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name *.drc.layer:*.type:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name *.drc.type:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name check.drc
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name check.drc.antenna
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name check.place.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.area.buffer
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.area.clkgate
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.area.inverter
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.area.logic
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.area.nonicg
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.area.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.area_distribution.buffer.base_cell:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.area_distribution.clkgate.base_cell:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.area_distribution.inverter.base_cell:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.area_distribution.logic.base_cell:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.area_distribution.nonicg.base_cell:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.buffer_depth_constraint.skew_group:*.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.capacitance.gate.leaf
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.capacitance.gate.top
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.capacitance.gate.trunk
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.capacitance.sink.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.capacitance.total.leaf
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.capacitance.total.top
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.capacitance.total.trunk
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.capacitance.wire.leaf
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.capacitance.wire.top
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.capacitance.wire.trunk
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.count
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.capacitance.max
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.count
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.fanout.max
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.length.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.length.count
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.length.max
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.remaining
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.count
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.resistance.max
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.drv.nets.unfixable
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.count
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.halo.clock_tree:*.violations
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.instances.buffer
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.instances.buffer.creator.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.instances.clkgate
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.instances.inverter
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.instances.inverter.creator.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.instances.logic
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.instances.nonicg
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.instances.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.instances_distribution.buffer.base_cell:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.instances_distribution.clkgate.base_cell:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.instances_distribution.inverter.base_cell:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.instances_distribution.logic.base_cell:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.instances_distribution.nonicg.base_cell:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.latency.primary_reporting_skew_group.primary_half_corner.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.early.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.latency.skew_group:*.delay_corner:*.late.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.nets.length.leaf
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.nets.length.top
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.nets.length.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.nets.length.trunk
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.gate
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.skew_band.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.target_met
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.early.wire
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.gate
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.skew_band.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.target_met
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.skew.skew_group:*.delay_corner:*.late.wire
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.stage_depth_constraint.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.early.clock_tree:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.auto_target.delay_corner:*.late.clock_tree:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.leaf.*.max
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.top.*.max
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.primary_half_corner.trunk.*.max
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.leaf.clock_tree:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.top.clock_tree:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.early.trunk.clock_tree:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.leaf.clock_tree:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.top.clock_tree:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.target.delay_corner:*.late.trunk.clock_tree:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.leaf.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.top.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name clock.transition.target.primary_half_corner.trunk.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.always_on
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.blackbox
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.buffer
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.combinatorial
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.hinst:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.icg
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.inverter
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.io
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.isolation
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.latch
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.level_shifter
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.logical
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.macro
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.physical
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.power_switch
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.register
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.std_cell
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.vth:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.area.vth:*.ratio
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.blockages.place.area
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.blockages.route.area
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.blockages.route.area.layer:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.congestion.hotspot.max
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.congestion.hotspot.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.density
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.floorplan.image
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.always_on
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.blackbox
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.buffer
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.combinatorial
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.hinst:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.icg
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.inverter
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.io
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.isolation
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.latch
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.level_shifter
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.logical
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.macro
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.physical
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.power_switch
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.register
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.std_cell
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.vth:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.instances.vth:*.ratio
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.multibit.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.name
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name design.route.drc.image
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.cputime
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.cputime.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.last_child_snapshot
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.log
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.machine
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.machine.cpu.frequency
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.machine.cpu.model
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.machine.cpu.number
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.machine.hostname
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.machine.load
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.machine.memory.free
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.machine.memory.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.machine.os
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.machine.swap.free
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.machine.swap.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.memory
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.memory.resident
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.memory.resident.peak
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.realtime
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.realtime.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.root_config
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.run_directory
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.run_tag
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.step.tcl
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.template.feature_enabled
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.template.type
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.tool_list
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flow.user
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name flowtool.status
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name messages
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name name
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name power
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name power.clock
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name power.hinst:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name power.internal
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name power.internal.hinst:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name power.internal.type:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name power.leakage
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name power.leakage.hinst:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name power.leakage.type:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name power.switching
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name power.switching.hinst:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name power.switching.type:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.drc
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.drc.antenna
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.drc.layer:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.map.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.overflow
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.overflow.horizontal
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.overflow.layer:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.overflow.vertical
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.shielding.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.via
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.via.layer:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.via.multicut
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.via.multicut.layer:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.via.multicut.percentage
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.via.singlecut
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.via.singlecut.layer:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.via.singlecut.percentage
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.via.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name route.wirelength
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.drv.max_cap.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.drv.max_cap.worst
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.drv.max_fanout.worst
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.drv.max_length.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.drv.max_length.worst
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.drv.max_tran.total
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.drv.max_tran.worst
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.feps
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.feps.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:*.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.feps.path_group:reg2reg
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.histogram
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.histogram.views
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.tns
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.tns.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:*.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.tns.path_group:reg2reg
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.type
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.wns
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.wns.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:*.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.hold.wns.path_group:reg2reg
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.analysis_view:*.clock:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.feps.clock:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.analysis_view:*.clock:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.tns.clock:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.analysis_view:*.clock:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.clocktree.wns.clock:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.analysis_view:*.clock:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.feps.clock:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.analysis_view:*.clock:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.tns.clock:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.min_pulse_width.endpoints.wns.clock:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.feps
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.feps.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:*.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.feps.path_group:reg2reg
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.histogram
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.histogram.views
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.tns
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.tns.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:*.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.tns.path_group:reg2reg
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.type
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.wns
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.wns.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:*.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.setup.wns.path_group:reg2reg
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.si.double_clocking.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.si.double_clocking.frequency_violations.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.si.double_clocking.report_file.analysis_view:*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.si.glitches
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name timing.si.noise
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name transition.*
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name transition.count
[05/05 14:27:58     19s] <CMD> um::get_metric_definition -name transition.max
[05/05 14:27:58     19s] # return
### End verbose source output for 'innovus-foundation-flow/INNOVUS/run_place.tcl'.
[05/05 14:27:58     19s] ### End verbose source output for 'scripts/main.tcl'.
[05/05 14:27:58     19s] ### Start verbose source output (echo mode) for 'scripts/clean-cellpad.tcl' ...
[05/05 14:27:58     19s] # deleteCellPad *
<CMD> deleteCellPad *
[05/05 14:27:58     19s] No cell matching given name found to have padding.
[05/05 14:27:58     19s] ### End verbose source output for 'scripts/clean-cellpad.tcl'.
[05/05 14:27:58     19s] ### Start verbose source output (echo mode) for 'scripts/reporting.tcl' ...
[05/05 14:27:58     19s] # reportDensityMap > $vars(rpt_dir)/$vars(step).density.rpt
<CMD> reportDensityMap > reports/place.density.rpt
[05/05 14:27:58     19s] z: 1, totalTracks: 1
[05/05 14:27:58     19s] z: 3, totalTracks: 1
[05/05 14:27:58     19s] z: 5, totalTracks: 1
[05/05 14:27:58     19s] #spOpts: N=130 
[05/05 14:27:58     19s] All LLGs are deleted
[05/05 14:27:58     19s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1158.9M
[05/05 14:27:58     19s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1158.9M
[05/05 14:27:58     19s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1158.9M
[05/05 14:27:58     19s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1158.9M
[05/05 14:27:58     19s] Core basic site is unitasc
[05/05 14:27:58     19s] **Info: (IMPSP-307): Design contains fractional 2 cells.
[05/05 14:27:58     19s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1158.9M
[05/05 14:27:58     19s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.014, MEM:1158.9M
[05/05 14:27:58     19s] SiteArray: non-trimmed site array dimensions = 3 x 93
[05/05 14:27:58     19s] SiteArray: use 4,096 bytes
[05/05 14:27:58     19s] SiteArray: current memory after site array memory allocation 1158.9M
[05/05 14:27:58     19s] SiteArray: FP blocked sites are writable
[05/05 14:27:58     19s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/05 14:27:58     19s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1158.9M
[05/05 14:27:58     19s] Process 34 wires and vias for routing blockage analysis
[05/05 14:27:58     19s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.008, MEM:1158.9M
[05/05 14:27:58     19s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.024, MEM:1158.9M
[05/05 14:27:58     19s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.024, MEM:1158.9M
[05/05 14:27:58     19s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1158.9M
[05/05 14:27:58     19s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1158.9M
[05/05 14:27:58     19s] default core: bins with density > 0.750 =  0.00 % ( 0 / 1 )
[05/05 14:27:58     19s] bin size: 192 sites by 10 row(s). total 1 bins ( 1 by 1 )
[05/05 14:27:58     19s]   density range     #bins    %
[05/05 14:27:58     19s]   total                 0   0.00
[05/05 14:27:58     19s] 
[05/05 14:27:58     19s] Density distribution unevenness ratio = 0.000%
[05/05 14:27:58     19s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1158.9M
[05/05 14:27:58     19s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1158.9M
[05/05 14:27:58     19s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1158.9M
[05/05 14:27:58     19s] All LLGs are deleted
[05/05 14:27:58     19s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1158.9M
[05/05 14:27:58     19s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1158.9M
[05/05 14:27:58     19s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1156.9M
[05/05 14:27:58     19s] ### End verbose source output for 'scripts/reporting.tcl'.
[05/05 14:27:58     19s] <CMD> getVersion
[05/05 14:27:58     19s] <CMD> saveDesign checkpoints/design.checkpoint/save.enc -user_path
[05/05 14:27:58     19s] #% Begin save design ... (date=05/05 14:27:58, mem=1029.3M)
[05/05 14:27:58     19s] % Begin Save ccopt configuration ... (date=05/05 14:27:58, mem=1032.4M)
[05/05 14:27:58     19s] % End Save ccopt configuration ... (date=05/05 14:27:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1034.2M, current mem=1034.2M)
[05/05 14:27:58     19s] % Begin Save netlist data ... (date=05/05 14:27:58, mem=1034.2M)
[05/05 14:27:58     19s] Writing Binary DB to checkpoints/design.checkpoint/save.enc.dat/vbin/ringosc.v.bin in multi-threaded mode...
[05/05 14:27:58     19s] % End Save netlist data ... (date=05/05 14:27:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1043.5M, current mem=1043.5M)
[05/05 14:27:58     19s] Saving symbol-table file in separate thread ...
[05/05 14:27:58     19s] Saving congestion map file in separate thread ...
[05/05 14:27:58     19s] % Begin Save AAE data ... (date=05/05 14:27:58, mem=1043.9M)
[05/05 14:27:58     19s] Saving AAE Data ...
[05/05 14:27:58     19s] Saving congestion map file checkpoints/design.checkpoint/save.enc.dat/ringosc.route.congmap.gz ...
[05/05 14:27:58     19s] % End Save AAE data ... (date=05/05 14:27:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1044.0M, current mem=1044.0M)
[05/05 14:27:58     19s] Saving preference file checkpoints/design.checkpoint/save.enc.dat/gui.pref.tcl ...
[05/05 14:27:58     19s] Saving mode setting ...
[05/05 14:27:58     19s] Saving global file ...
[05/05 14:27:58     19s] Saving Drc markers ...
[05/05 14:27:59     19s] ... 7 markers are saved ...
[05/05 14:27:59     19s] ... 0 geometry drc markers are saved ...
[05/05 14:27:59     19s] ... 0 antenna drc markers are saved ...
[05/05 14:27:59     19s] Saving special route data file in separate thread ...
[05/05 14:27:59     19s] Saving PG file in separate thread ...
[05/05 14:27:59     19s] Saving placement file in separate thread ...
[05/05 14:27:59     19s] Saving route file in separate thread ...
[05/05 14:27:59     19s] Saving property file in separate thread ...
[05/05 14:27:59     19s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/05 14:27:59     19s] Save Adaptive View Pruning View Names to Binary file
[05/05 14:27:59     19s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/05 14:27:59     19s] Saving PG file checkpoints/design.checkpoint/save.enc.dat/ringosc.pg.gz, version#2, (Created by Innovus v20.13-s083_1 on Thu May  5 14:27:59 2022)
[05/05 14:27:59     19s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1163.5M) ***
[05/05 14:27:59     19s] Saving property file checkpoints/design.checkpoint/save.enc.dat/ringosc.prop
[05/05 14:27:59     19s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1163.5M) ***
[05/05 14:27:59     19s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1163.5M) ***
[05/05 14:27:59     19s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[05/05 14:27:59     19s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/05 14:27:59     19s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1163.5M) ***
[05/05 14:27:59     19s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[05/05 14:27:59     19s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[05/05 14:27:59     19s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[05/05 14:27:59     19s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[05/05 14:27:59     19s] % Begin Save power constraints data ... (date=05/05 14:27:59, mem=1047.4M)
[05/05 14:27:59     19s] % End Save power constraints data ... (date=05/05 14:27:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.5M, current mem=1047.5M)
[05/05 14:28:00     20s] Generated self-contained design save.enc.dat
[05/05 14:28:00     20s] #% End save design ... (date=05/05 14:28:00, total cpu=0:00:00.7, real=0:00:02.0, peak res=1049.8M, current mem=1049.8M)
[05/05 14:28:00     20s] *** Message Summary: 0 warning(s), 0 error(s)
[05/05 14:28:00     20s] 
[05/05 14:28:00     20s] 
[05/05 14:28:00     20s] *** Memory Usage v#2 (Current mem = 1181.727M, initial mem = 275.727M) ***
[05/05 14:28:00     20s] 
[05/05 14:28:00     20s] *** Summary of all messages that are not suppressed in this session:
[05/05 14:28:00     20s] Severity  ID               Count  Summary                                  
[05/05 14:28:00     20s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/05 14:28:00     20s] WARNING   IMPLF-201            2  Pin '%s' in macro '%s' has no ANTENNADIF...
[05/05 14:28:00     20s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[05/05 14:28:00     20s] WARNING   IMPPTN-867           1  Found use of %s. This will continue to w...
[05/05 14:28:00     20s] WARNING   IMPTS-146            1  Buffer footprint is not specified.       
[05/05 14:28:00     20s] WARNING   IMPSYC-756           1  Found no cell matching wildcard "%s".    
[05/05 14:28:00     20s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/05 14:28:00     20s] WARNING   IMPESI-3505          1  setDelayCalMode -eng_%s (default=%s) wil...
[05/05 14:28:00     20s] WARNING   IMPSP-1760           1  Buffer footprint does not have non-inver...
[05/05 14:28:00     20s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/05 14:28:00     20s] WARNING   IMPSP-2035           1  Cell-to-preRoute spacing and short viola...
[05/05 14:28:00     20s] WARNING   IMPOPT-3593          2  The cell %s is not defined in any librar...
[05/05 14:28:00     20s] WARNING   IMPOPT-3000          1  Buffer footprint is not defined or is an...
[05/05 14:28:00     20s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[05/05 14:28:00     20s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[05/05 14:28:00     20s] WARNING   TA-112               2  A timing loop was found in the design. T...
[05/05 14:28:00     20s] WARNING   TA-146               2  A combinational timing loop(s) was found...
[05/05 14:28:00     20s] *** Message Summary: 26 warning(s), 0 error(s)
[05/05 14:28:00     20s] 
[05/05 14:28:00     20s] --- Ending "Innovus" (totcpu=0:00:20.1, real=0:00:34.0, mem=1181.7M) ---
