# verilog-tutorials

* hello -> A simple hello world in Verilog [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_02.php)
* comparator -> A 1 bit comparator with test bench [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_03.php)
* 2-bit-comparator -> 2 bits comparator with vectors [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_08.php)
* gate_level_modeling -> 1 bit comparator using primitives gates [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_10.php)
* comparator_bitwise -> A 1 bit comparator using the bitwise operators [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_12.php)
* udp -> Using user defined primitives and tables [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_11.php)
* adder -> A 2 bit adder with carry out, carry in and result [Link](http://www.referencedesigner.com/tutorials/verilog/verilog_14.php)

> Thanks for [http://www.referencedesigner.com/](http://www.referencedesigner.com/) for the tutorials
