# ASIC-Back-End-Design-for-MIPS16-Processor
Performed complete ASIC back-end implementation for a MIPS16 processor, including digital synthesis, floorplanning, power planning, placement, clock tree synthesis, routing, and timing closure. Conducted post-layout verification with STA, DRC, and LVS using industry-standard EDA tools.
