
IMU_ComplementaryFilter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009c18  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409c18  00409c18  00011c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000098c  20000000  00409c20  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000300  2000098c  0040a5ac  0001898c  2**2
                  ALLOC
  4 .stack        00000804  20000c8c  0040a8ac  0001898c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0001898c  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000189b5  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000f0c1  00000000  00000000  00018a10  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002a89  00000000  00000000  00027ad1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000075a2  00000000  00000000  0002a55a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000af8  00000000  00000000  00031afc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a50  00000000  00000000  000325f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011f42  00000000  00000000  00033044  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e1c2  00000000  00000000  00044f86  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000430a7  00000000  00000000  00053148  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000284c  00000000  00000000  000961f0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20001490 	.word	0x20001490
  400004:	00401bb1 	.word	0x00401bb1
  400008:	00401bad 	.word	0x00401bad
  40000c:	00401bad 	.word	0x00401bad
  400010:	00401bad 	.word	0x00401bad
  400014:	00401bad 	.word	0x00401bad
  400018:	00401bad 	.word	0x00401bad
	...
  40002c:	00401bad 	.word	0x00401bad
  400030:	00401bad 	.word	0x00401bad
  400034:	00000000 	.word	0x00000000
  400038:	00401bad 	.word	0x00401bad
  40003c:	00401ec5 	.word	0x00401ec5
  400040:	00401bad 	.word	0x00401bad
  400044:	00401bad 	.word	0x00401bad
  400048:	00401bad 	.word	0x00401bad
  40004c:	00401bad 	.word	0x00401bad
  400050:	00401bad 	.word	0x00401bad
  400054:	00401bad 	.word	0x00401bad
  400058:	00401bad 	.word	0x00401bad
  40005c:	00401bad 	.word	0x00401bad
  400060:	00401bad 	.word	0x00401bad
  400064:	00401bad 	.word	0x00401bad
  400068:	00401bad 	.word	0x00401bad
  40006c:	00401a5d 	.word	0x00401a5d
  400070:	00401a71 	.word	0x00401a71
  400074:	00401a85 	.word	0x00401a85
  400078:	00401bad 	.word	0x00401bad
  40007c:	00401bad 	.word	0x00401bad
  400080:	00401bad 	.word	0x00401bad
  400084:	00401bad 	.word	0x00401bad
  400088:	00401bad 	.word	0x00401bad
  40008c:	00401bad 	.word	0x00401bad
  400090:	00401bad 	.word	0x00401bad
  400094:	00401ef5 	.word	0x00401ef5
  400098:	00401bad 	.word	0x00401bad
  40009c:	00401bad 	.word	0x00401bad
  4000a0:	00401bad 	.word	0x00401bad
  4000a4:	00401bad 	.word	0x00401bad
  4000a8:	00401bad 	.word	0x00401bad
  4000ac:	00401bad 	.word	0x00401bad
  4000b0:	00401bad 	.word	0x00401bad
  4000b4:	00401bad 	.word	0x00401bad
  4000b8:	00401bad 	.word	0x00401bad
  4000bc:	00401bad 	.word	0x00401bad
  4000c0:	00401bad 	.word	0x00401bad

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	2000098c 	.word	0x2000098c
  4000e0:	00000000 	.word	0x00000000
  4000e4:	00409c20 	.word	0x00409c20

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	00409c20 	.word	0x00409c20
  40010c:	20000990 	.word	0x20000990
  400110:	00409c20 	.word	0x00409c20
  400114:	00000000 	.word	0x00000000

00400118 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  400118:	b510      	push	{r4, lr}
  40011a:	4604      	mov	r4, r0
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  40011c:	4b10      	ldr	r3, [pc, #64]	; (400160 <spi_master_init+0x48>)
  40011e:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  400120:	2380      	movs	r3, #128	; 0x80
  400122:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  400124:	6863      	ldr	r3, [r4, #4]
  400126:	f043 0301 	orr.w	r3, r3, #1
  40012a:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40012c:	6863      	ldr	r3, [r4, #4]
  40012e:	f043 0310 	orr.w	r3, r3, #16
  400132:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400134:	6863      	ldr	r3, [r4, #4]
  400136:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40013a:	6063      	str	r3, [r4, #4]
#endif
	spi_reset(p_spi);
	spi_set_master_mode(p_spi);
	spi_disable_mode_fault_detect(p_spi);
	spi_disable_loopback(p_spi);
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  40013c:	4620      	mov	r0, r4
  40013e:	2100      	movs	r1, #0
  400140:	4b08      	ldr	r3, [pc, #32]	; (400164 <spi_master_init+0x4c>)
  400142:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400144:	6863      	ldr	r3, [r4, #4]
  400146:	f023 0302 	bic.w	r3, r3, #2
  40014a:	6063      	str	r3, [r4, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  40014c:	6863      	ldr	r3, [r4, #4]
  40014e:	f023 0304 	bic.w	r3, r3, #4
  400152:	6063      	str	r3, [r4, #4]
	spi_set_fixed_peripheral_select(p_spi);
	spi_disable_peripheral_select_decode(p_spi);
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  400154:	4620      	mov	r0, r4
  400156:	2100      	movs	r1, #0
  400158:	4b03      	ldr	r3, [pc, #12]	; (400168 <spi_master_init+0x50>)
  40015a:	4798      	blx	r3
  40015c:	bd10      	pop	{r4, pc}
  40015e:	bf00      	nop
  400160:	00400259 	.word	0x00400259
  400164:	00400269 	.word	0x00400269
  400168:	00400281 	.word	0x00400281

0040016c <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  40016c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40016e:	4605      	mov	r5, r0
  400170:	460c      	mov	r4, r1
  400172:	4616      	mov	r6, r2
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  400174:	4618      	mov	r0, r3
  400176:	4914      	ldr	r1, [pc, #80]	; (4001c8 <spi_master_setup_device+0x5c>)
  400178:	4b14      	ldr	r3, [pc, #80]	; (4001cc <spi_master_setup_device+0x60>)
  40017a:	4798      	blx	r3
  40017c:	4607      	mov	r7, r0
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  40017e:	4628      	mov	r0, r5
  400180:	6821      	ldr	r1, [r4, #0]
  400182:	2200      	movs	r2, #0
  400184:	4613      	mov	r3, r2
  400186:	f8df c05c 	ldr.w	ip, [pc, #92]	; 4001e4 <spi_master_setup_device+0x78>
  40018a:	47e0      	blx	ip
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  40018c:	4628      	mov	r0, r5
  40018e:	6821      	ldr	r1, [r4, #0]
  400190:	2208      	movs	r2, #8
  400192:	4b0f      	ldr	r3, [pc, #60]	; (4001d0 <spi_master_setup_device+0x64>)
  400194:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  400196:	4628      	mov	r0, r5
  400198:	6821      	ldr	r1, [r4, #0]
  40019a:	b2fa      	uxtb	r2, r7
  40019c:	4b0d      	ldr	r3, [pc, #52]	; (4001d4 <spi_master_setup_device+0x68>)
  40019e:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  4001a0:	4628      	mov	r0, r5
  4001a2:	6821      	ldr	r1, [r4, #0]
  4001a4:	2208      	movs	r2, #8
  4001a6:	4b0c      	ldr	r3, [pc, #48]	; (4001d8 <spi_master_setup_device+0x6c>)
  4001a8:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  4001aa:	4628      	mov	r0, r5
  4001ac:	6821      	ldr	r1, [r4, #0]
  4001ae:	0872      	lsrs	r2, r6, #1
  4001b0:	4b0a      	ldr	r3, [pc, #40]	; (4001dc <spi_master_setup_device+0x70>)
  4001b2:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  4001b4:	f086 0201 	eor.w	r2, r6, #1
  4001b8:	4628      	mov	r0, r5
  4001ba:	6821      	ldr	r1, [r4, #0]
  4001bc:	f002 0201 	and.w	r2, r2, #1
  4001c0:	4b07      	ldr	r3, [pc, #28]	; (4001e0 <spi_master_setup_device+0x74>)
  4001c2:	4798      	blx	r3
  4001c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4001c6:	bf00      	nop
  4001c8:	02dc6c00 	.word	0x02dc6c00
  4001cc:	00400365 	.word	0x00400365
  4001d0:	00400351 	.word	0x00400351
  4001d4:	0040037d 	.word	0x0040037d
  4001d8:	0040030d 	.word	0x0040030d
  4001dc:	004002cd 	.word	0x004002cd
  4001e0:	004002ed 	.word	0x004002ed
  4001e4:	00400395 	.word	0x00400395

004001e8 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  4001e8:	b508      	push	{r3, lr}
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  4001ea:	6843      	ldr	r3, [r0, #4]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  4001ec:	f013 0f04 	tst.w	r3, #4
  4001f0:	d005      	beq.n	4001fe <spi_select_device+0x16>
		if (device->id < MAX_NUM_WITH_DECODER) {
  4001f2:	6809      	ldr	r1, [r1, #0]
  4001f4:	290f      	cmp	r1, #15
  4001f6:	d80b      	bhi.n	400210 <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  4001f8:	4b06      	ldr	r3, [pc, #24]	; (400214 <spi_select_device+0x2c>)
  4001fa:	4798      	blx	r3
  4001fc:	bd08      	pop	{r3, pc}
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  4001fe:	680b      	ldr	r3, [r1, #0]
  400200:	2b03      	cmp	r3, #3
  400202:	d805      	bhi.n	400210 <spi_select_device+0x28>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  400204:	2201      	movs	r2, #1
  400206:	fa02 f103 	lsl.w	r1, r2, r3
  40020a:	43c9      	mvns	r1, r1
  40020c:	4b01      	ldr	r3, [pc, #4]	; (400214 <spi_select_device+0x2c>)
  40020e:	4798      	blx	r3
  400210:	bd08      	pop	{r3, pc}
  400212:	bf00      	nop
  400214:	00400269 	.word	0x00400269

00400218 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40021c:	460c      	mov	r4, r1
  40021e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  400220:	b960      	cbnz	r0, 40023c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  400222:	2a00      	cmp	r2, #0
  400224:	dd0e      	ble.n	400244 <_read+0x2c>
  400226:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400228:	4e09      	ldr	r6, [pc, #36]	; (400250 <_read+0x38>)
  40022a:	4d0a      	ldr	r5, [pc, #40]	; (400254 <_read+0x3c>)
  40022c:	6830      	ldr	r0, [r6, #0]
  40022e:	4621      	mov	r1, r4
  400230:	682b      	ldr	r3, [r5, #0]
  400232:	4798      	blx	r3
		ptr++;
  400234:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400236:	42bc      	cmp	r4, r7
  400238:	d1f8      	bne.n	40022c <_read+0x14>
  40023a:	e006      	b.n	40024a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  40023c:	f04f 30ff 	mov.w	r0, #4294967295
  400240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  400244:	2000      	movs	r0, #0
  400246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40024a:	4640      	mov	r0, r8
	}
	return nChars;
}
  40024c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400250:	20000c10 	.word	0x20000c10
  400254:	20000c08 	.word	0x20000c08

00400258 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400258:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40025a:	2015      	movs	r0, #21
  40025c:	4b01      	ldr	r3, [pc, #4]	; (400264 <spi_enable_clock+0xc>)
  40025e:	4798      	blx	r3
  400260:	bd08      	pop	{r3, pc}
  400262:	bf00      	nop
  400264:	00401b81 	.word	0x00401b81

00400268 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400268:	6843      	ldr	r3, [r0, #4]
  40026a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40026e:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400270:	6843      	ldr	r3, [r0, #4]
  400272:	0409      	lsls	r1, r1, #16
  400274:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400278:	430b      	orrs	r3, r1
  40027a:	6043      	str	r3, [r0, #4]
  40027c:	4770      	bx	lr
  40027e:	bf00      	nop

00400280 <spi_set_delay_between_chip_select>:
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  400280:	6843      	ldr	r3, [r0, #4]
  400282:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  400286:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  400288:	6843      	ldr	r3, [r0, #4]
  40028a:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
  40028e:	6041      	str	r1, [r0, #4]
  400290:	4770      	bx	lr
  400292:	bf00      	nop

00400294 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400294:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400296:	f643 2499 	movw	r4, #15001	; 0x3a99
  40029a:	e001      	b.n	4002a0 <spi_write+0xc>
		if (!timeout--) {
  40029c:	3c01      	subs	r4, #1
  40029e:	d011      	beq.n	4002c4 <spi_write+0x30>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4002a0:	6905      	ldr	r5, [r0, #16]
  4002a2:	f015 0f02 	tst.w	r5, #2
  4002a6:	d0f9      	beq.n	40029c <spi_write+0x8>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4002a8:	6844      	ldr	r4, [r0, #4]
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4002aa:	f014 0f02 	tst.w	r4, #2
  4002ae:	d006      	beq.n	4002be <spi_write+0x2a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002b0:	0412      	lsls	r2, r2, #16
  4002b2:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4002b6:	4311      	orrs	r1, r2
		if (uc_last) {
  4002b8:	b10b      	cbz	r3, 4002be <spi_write+0x2a>
			value |= SPI_TDR_LASTXFER;
  4002ba:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4002be:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4002c0:	2000      	movs	r0, #0
  4002c2:	e000      	b.n	4002c6 <spi_write+0x32>
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
  4002c4:	2001      	movs	r0, #1
	}

	p_spi->SPI_TDR = value;

	return SPI_OK;
}
  4002c6:	bc30      	pop	{r4, r5}
  4002c8:	4770      	bx	lr
  4002ca:	bf00      	nop

004002cc <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4002cc:	b132      	cbz	r2, 4002dc <spi_set_clock_polarity+0x10>
  4002ce:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002d2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002d4:	f043 0301 	orr.w	r3, r3, #1
  4002d8:	6303      	str	r3, [r0, #48]	; 0x30
  4002da:	4770      	bx	lr
  4002dc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4002e0:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002e2:	f023 0301 	bic.w	r3, r3, #1
  4002e6:	6303      	str	r3, [r0, #48]	; 0x30
  4002e8:	4770      	bx	lr
  4002ea:	bf00      	nop

004002ec <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002ec:	b132      	cbz	r2, 4002fc <spi_set_clock_phase+0x10>
  4002ee:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002f2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002f4:	f043 0302 	orr.w	r3, r3, #2
  4002f8:	6303      	str	r3, [r0, #48]	; 0x30
  4002fa:	4770      	bx	lr
  4002fc:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400300:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400302:	f023 0302 	bic.w	r3, r3, #2
  400306:	6303      	str	r3, [r0, #48]	; 0x30
  400308:	4770      	bx	lr
  40030a:	bf00      	nop

0040030c <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40030c:	2a04      	cmp	r2, #4
  40030e:	d10a      	bne.n	400326 <spi_configure_cs_behavior+0x1a>
  400310:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400314:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400316:	f023 0308 	bic.w	r3, r3, #8
  40031a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40031c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40031e:	f043 0304 	orr.w	r3, r3, #4
  400322:	6303      	str	r3, [r0, #48]	; 0x30
  400324:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400326:	b952      	cbnz	r2, 40033e <spi_configure_cs_behavior+0x32>
  400328:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40032c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40032e:	f023 0308 	bic.w	r3, r3, #8
  400332:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400334:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400336:	f023 0304 	bic.w	r3, r3, #4
  40033a:	6303      	str	r3, [r0, #48]	; 0x30
  40033c:	4770      	bx	lr
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  40033e:	2a08      	cmp	r2, #8
  400340:	d105      	bne.n	40034e <spi_configure_cs_behavior+0x42>
  400342:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400346:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400348:	f043 0308 	orr.w	r3, r3, #8
  40034c:	6303      	str	r3, [r0, #48]	; 0x30
  40034e:	4770      	bx	lr

00400350 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400350:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400354:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400356:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  40035a:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40035c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40035e:	431a      	orrs	r2, r3
  400360:	630a      	str	r2, [r1, #48]	; 0x30
  400362:	4770      	bx	lr

00400364 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400364:	1e43      	subs	r3, r0, #1
  400366:	4419      	add	r1, r3
  400368:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40036c:	1e43      	subs	r3, r0, #1
  40036e:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  400370:	bf94      	ite	ls
  400372:	b280      	uxthls	r0, r0
{
	int baud_div = div_ceil(mck, baudrate);

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
		return -1;
  400374:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}

	return baud_div;
}
  400378:	b200      	sxth	r0, r0
  40037a:	4770      	bx	lr

0040037c <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  40037c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400380:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400382:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400386:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400388:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40038a:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  40038e:	630a      	str	r2, [r1, #48]	; 0x30
  400390:	4770      	bx	lr
  400392:	bf00      	nop

00400394 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  400394:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  400398:	6b08      	ldr	r0, [r1, #48]	; 0x30
  40039a:	b280      	uxth	r0, r0
  40039c:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  40039e:	6b08      	ldr	r0, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
  4003a0:	ea40 6303 	orr.w	r3, r0, r3, lsl #24
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4003a4:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4003a8:	630a      	str	r2, [r1, #48]	; 0x30
  4003aa:	4770      	bx	lr

004003ac <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  4003ac:	4b0f      	ldr	r3, [pc, #60]	; (4003ec <twi_set_speed+0x40>)
  4003ae:	4299      	cmp	r1, r3
  4003b0:	d819      	bhi.n	4003e6 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4003b2:	0049      	lsls	r1, r1, #1
  4003b4:	fbb2 f2f1 	udiv	r2, r2, r1
  4003b8:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4003ba:	2aff      	cmp	r2, #255	; 0xff
  4003bc:	d907      	bls.n	4003ce <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  4003be:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  4003c0:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  4003c2:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4003c4:	2aff      	cmp	r2, #255	; 0xff
  4003c6:	d903      	bls.n	4003d0 <twi_set_speed+0x24>
  4003c8:	2b07      	cmp	r3, #7
  4003ca:	d1f9      	bne.n	4003c0 <twi_set_speed+0x14>
  4003cc:	e000      	b.n	4003d0 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  4003ce:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4003d0:	0211      	lsls	r1, r2, #8
  4003d2:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  4003d4:	041b      	lsls	r3, r3, #16
  4003d6:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4003da:	430b      	orrs	r3, r1
  4003dc:	b2d2      	uxtb	r2, r2
  4003de:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  4003e0:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  4003e2:	2000      	movs	r0, #0
  4003e4:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  4003e6:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  4003e8:	4770      	bx	lr
  4003ea:	bf00      	nop
  4003ec:	00061a80 	.word	0x00061a80

004003f0 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  4003f0:	b538      	push	{r3, r4, r5, lr}
  4003f2:	4604      	mov	r4, r0
  4003f4:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  4003f6:	f04f 33ff 	mov.w	r3, #4294967295
  4003fa:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  4003fc:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  4003fe:	2380      	movs	r3, #128	; 0x80
  400400:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  400402:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  400404:	2308      	movs	r3, #8
  400406:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  400408:	2320      	movs	r3, #32
  40040a:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  40040c:	2304      	movs	r3, #4
  40040e:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  400410:	6849      	ldr	r1, [r1, #4]
  400412:	682a      	ldr	r2, [r5, #0]
  400414:	4b05      	ldr	r3, [pc, #20]	; (40042c <twi_master_init+0x3c>)
  400416:	4798      	blx	r3
  400418:	2801      	cmp	r0, #1
  40041a:	bf14      	ite	ne
  40041c:	2000      	movne	r0, #0
  40041e:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  400420:	7a6b      	ldrb	r3, [r5, #9]
  400422:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  400424:	bf04      	itt	eq
  400426:	2340      	moveq	r3, #64	; 0x40
  400428:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  40042a:	bd38      	pop	{r3, r4, r5, pc}
  40042c:	004003ad 	.word	0x004003ad

00400430 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  400430:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  400434:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400436:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400438:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  40043a:	2b00      	cmp	r3, #0
  40043c:	d049      	beq.n	4004d2 <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  40043e:	2200      	movs	r2, #0
  400440:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  400442:	6848      	ldr	r0, [r1, #4]
  400444:	0200      	lsls	r0, r0, #8
  400446:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  40044a:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
  40044e:	7c0d      	ldrb	r5, [r1, #16]
  400450:	042d      	lsls	r5, r5, #16
  400452:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  400456:	4328      	orrs	r0, r5
  400458:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  40045a:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40045c:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  40045e:	b15a      	cbz	r2, 400478 <twi_master_read+0x48>
		return 0;

	val = addr[0];
  400460:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
  400462:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
  400464:	bfc4      	itt	gt
  400466:	784d      	ldrbgt	r5, [r1, #1]
  400468:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
  40046c:	2a02      	cmp	r2, #2
  40046e:	dd04      	ble.n	40047a <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
  400470:	788a      	ldrb	r2, [r1, #2]
  400472:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
  400476:	e000      	b.n	40047a <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  400478:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40047a:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
  40047c:	2b01      	cmp	r3, #1
  40047e:	d104      	bne.n	40048a <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  400480:	2203      	movs	r2, #3
  400482:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
  400484:	f04f 0c01 	mov.w	ip, #1
  400488:	e02b      	b.n	4004e2 <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  40048a:	2201      	movs	r2, #1
  40048c:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
  40048e:	f04f 0c00 	mov.w	ip, #0
  400492:	e026      	b.n	4004e2 <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400494:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  400496:	f411 7f80 	tst.w	r1, #256	; 0x100
  40049a:	d11c      	bne.n	4004d6 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  40049c:	1e55      	subs	r5, r2, #1
  40049e:	b1e2      	cbz	r2, 4004da <twi_master_read+0xaa>
  4004a0:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4004a2:	2b01      	cmp	r3, #1
  4004a4:	d105      	bne.n	4004b2 <twi_master_read+0x82>
  4004a6:	f1bc 0f00 	cmp.w	ip, #0
  4004aa:	d102      	bne.n	4004b2 <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
  4004ac:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
  4004b0:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
  4004b2:	f011 0f02 	tst.w	r1, #2
  4004b6:	d004      	beq.n	4004c2 <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4004b8:	6b22      	ldr	r2, [r4, #48]	; 0x30
  4004ba:	7032      	strb	r2, [r6, #0]

		cnt--;
  4004bc:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4004be:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  4004c0:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  4004c2:	2b00      	cmp	r3, #0
  4004c4:	d1e6      	bne.n	400494 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4004c6:	6a23      	ldr	r3, [r4, #32]
  4004c8:	f013 0f01 	tst.w	r3, #1
  4004cc:	d0fb      	beq.n	4004c6 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
  4004ce:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
  4004d0:	e014      	b.n	4004fc <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4004d2:	2001      	movs	r0, #1
  4004d4:	e012      	b.n	4004fc <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4004d6:	2005      	movs	r0, #5
  4004d8:	e010      	b.n	4004fc <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  4004da:	2009      	movs	r0, #9
  4004dc:	e00e      	b.n	4004fc <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4004de:	2005      	movs	r0, #5
  4004e0:	e00c      	b.n	4004fc <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4004e2:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  4004e4:	f411 7080 	ands.w	r0, r1, #256	; 0x100
  4004e8:	d1f9      	bne.n	4004de <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  4004ea:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  4004ee:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
  4004f2:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  4004f6:	f643 2798 	movw	r7, #15000	; 0x3a98
  4004fa:	e7d2      	b.n	4004a2 <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  4004fc:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  400500:	4770      	bx	lr
  400502:	bf00      	nop

00400504 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400504:	b470      	push	{r4, r5, r6}
  400506:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400508:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  40050a:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  40050c:	2a00      	cmp	r2, #0
  40050e:	d03f      	beq.n	400590 <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400510:	2400      	movs	r4, #0
  400512:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400514:	7c0e      	ldrb	r6, [r1, #16]
  400516:	0436      	lsls	r6, r6, #16
  400518:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  40051c:	684d      	ldr	r5, [r1, #4]
  40051e:	022d      	lsls	r5, r5, #8
  400520:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400524:	4335      	orrs	r5, r6
  400526:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400528:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40052a:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  40052c:	b15c      	cbz	r4, 400546 <twi_master_write+0x42>
		return 0;

	val = addr[0];
  40052e:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  400530:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  400532:	bfc4      	itt	gt
  400534:	784e      	ldrbgt	r6, [r1, #1]
  400536:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
  40053a:	2c02      	cmp	r4, #2
  40053c:	dd04      	ble.n	400548 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  40053e:	7889      	ldrb	r1, [r1, #2]
  400540:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
  400544:	e000      	b.n	400548 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  400546:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400548:	60dd      	str	r5, [r3, #12]
  40054a:	e00b      	b.n	400564 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40054c:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  40054e:	f411 7f80 	tst.w	r1, #256	; 0x100
  400552:	d11f      	bne.n	400594 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400554:	f011 0f04 	tst.w	r1, #4
  400558:	d0f8      	beq.n	40054c <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  40055a:	f810 1b01 	ldrb.w	r1, [r0], #1
  40055e:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  400560:	3a01      	subs	r2, #1
  400562:	d007      	beq.n	400574 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  400564:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  400566:	f411 7f80 	tst.w	r1, #256	; 0x100
  40056a:	d115      	bne.n	400598 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  40056c:	f011 0f04 	tst.w	r1, #4
  400570:	d1f3      	bne.n	40055a <twi_master_write+0x56>
  400572:	e7eb      	b.n	40054c <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  400574:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  400576:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  40057a:	d10f      	bne.n	40059c <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  40057c:	f012 0f04 	tst.w	r2, #4
  400580:	d0f8      	beq.n	400574 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  400582:	2202      	movs	r2, #2
  400584:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400586:	6a1a      	ldr	r2, [r3, #32]
  400588:	f012 0f01 	tst.w	r2, #1
  40058c:	d0fb      	beq.n	400586 <twi_master_write+0x82>
  40058e:	e006      	b.n	40059e <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  400590:	2001      	movs	r0, #1
  400592:	e004      	b.n	40059e <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400594:	2005      	movs	r0, #5
  400596:	e002      	b.n	40059e <twi_master_write+0x9a>
  400598:	2005      	movs	r0, #5
  40059a:	e000      	b.n	40059e <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40059c:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  40059e:	bc70      	pop	{r4, r5, r6}
  4005a0:	4770      	bx	lr
  4005a2:	bf00      	nop

004005a4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4005a4:	6943      	ldr	r3, [r0, #20]
  4005a6:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4005aa:	bf1d      	ittte	ne
  4005ac:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4005b0:	61c1      	strne	r1, [r0, #28]
	return 0;
  4005b2:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  4005b4:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  4005b6:	4770      	bx	lr

004005b8 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4005b8:	6943      	ldr	r3, [r0, #20]
  4005ba:	f013 0f01 	tst.w	r3, #1
  4005be:	d005      	beq.n	4005cc <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4005c0:	6983      	ldr	r3, [r0, #24]
  4005c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4005c6:	600b      	str	r3, [r1, #0]

	return 0;
  4005c8:	2000      	movs	r0, #0
  4005ca:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  4005cc:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  4005ce:	4770      	bx	lr

004005d0 <twi_init>:

#include <asf.h>
#include <math.h>
#include "IMU.h"

uint8_t twi_init(void){
  4005d0:	b500      	push	{lr}
  4005d2:	b085      	sub	sp, #20
	twi_options_t opt_twi;
	
	pmc_enable_periph_clk(ID_TWI0);	
  4005d4:	2013      	movs	r0, #19
  4005d6:	4b08      	ldr	r3, [pc, #32]	; (4005f8 <twi_init+0x28>)
  4005d8:	4798      	blx	r3
	
	opt_twi.master_clk = sysclk_get_cpu_hz();
  4005da:	4b08      	ldr	r3, [pc, #32]	; (4005fc <twi_init+0x2c>)
  4005dc:	9301      	str	r3, [sp, #4]
	opt_twi.speed = TWI_SPEED;
  4005de:	4b08      	ldr	r3, [pc, #32]	; (400600 <twi_init+0x30>)
  4005e0:	9302      	str	r3, [sp, #8]
	opt_twi.smbus = 0;
  4005e2:	2300      	movs	r3, #0
  4005e4:	f88d 300d 	strb.w	r3, [sp, #13]
	
	uint8_t twi_status = twi_master_init(TWI0, &opt_twi);
  4005e8:	4806      	ldr	r0, [pc, #24]	; (400604 <twi_init+0x34>)
  4005ea:	a901      	add	r1, sp, #4
  4005ec:	4b06      	ldr	r3, [pc, #24]	; (400608 <twi_init+0x38>)
  4005ee:	4798      	blx	r3
	
	return twi_status;
}
  4005f0:	b2c0      	uxtb	r0, r0
  4005f2:	b005      	add	sp, #20
  4005f4:	f85d fb04 	ldr.w	pc, [sp], #4
  4005f8:	00401b81 	.word	0x00401b81
  4005fc:	02dc6c00 	.word	0x02dc6c00
  400600:	00061a80 	.word	0x00061a80
  400604:	40018000 	.word	0x40018000
  400608:	004003f1 	.word	0x004003f1

0040060c <adxl_write>:
}

uint32_t adxl_write(
				uint8_t index,
				uint8_t  value,
				uint8_t addr){
  40060c:	b500      	push	{lr}
  40060e:	b089      	sub	sp, #36	; 0x24
  400610:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx;
	
	tx.addr[0]		=	index;
  400614:	f88d 000c 	strb.w	r0, [sp, #12]
	tx.addr_length	=	1;
  400618:	2301      	movs	r3, #1
  40061a:	9304      	str	r3, [sp, #16]
	tx.buffer		=	&value;
  40061c:	f10d 0107 	add.w	r1, sp, #7
  400620:	9105      	str	r1, [sp, #20]
	tx.length		=	1;
  400622:	9306      	str	r3, [sp, #24]
	tx.chip			=	addr;
  400624:	f88d 201c 	strb.w	r2, [sp, #28]
	
	return	twi_master_write(TWI0, &tx);
  400628:	4803      	ldr	r0, [pc, #12]	; (400638 <adxl_write+0x2c>)
  40062a:	a903      	add	r1, sp, #12
  40062c:	4b03      	ldr	r3, [pc, #12]	; (40063c <adxl_write+0x30>)
  40062e:	4798      	blx	r3
}
  400630:	b009      	add	sp, #36	; 0x24
  400632:	f85d fb04 	ldr.w	pc, [sp], #4
  400636:	bf00      	nop
  400638:	40018000 	.word	0x40018000
  40063c:	00400505 	.word	0x00400505

00400640 <adxl_init>:
	
	return twi_status;
}

void adxl_init(void) 
{
  400640:	b510      	push	{r4, lr}
	//Low Address:
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B,ADXL_ADDR_LOW);	//16-bit, 13-bit mode
  400642:	2031      	movs	r0, #49	; 0x31
  400644:	210b      	movs	r1, #11
  400646:	2253      	movs	r2, #83	; 0x53
  400648:	4c0b      	ldr	r4, [pc, #44]	; (400678 <adxl_init+0x38>)
  40064a:	47a0      	blx	r4
	//adxl_write(ADXL_ADDR_BW_RATE,0x0F,ADXL_ADDR_LOW);		//Sample rate = 3200Hz = 0,3125ms LPF = 1600Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0D,ADXL_ADDR_LOW);		//Sample rate = 800Hz = 1,25ms LPF = 400Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0C,ADXL_ADDR_LOW);		//Sample rate = 400Hz = 2,5ms LPF = 200Hz
	adxl_write(ADXL_ADDR_BW_RATE,0x0A,ADXL_ADDR_LOW);		//Sample rate = 100Hz = 10ms LPF = 50Hz
  40064c:	202c      	movs	r0, #44	; 0x2c
  40064e:	210a      	movs	r1, #10
  400650:	2253      	movs	r2, #83	; 0x53
  400652:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08,ADXL_ADDR_LOW);		//Start Measurement
  400654:	202d      	movs	r0, #45	; 0x2d
  400656:	2108      	movs	r1, #8
  400658:	2253      	movs	r2, #83	; 0x53
  40065a:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_OFSTX,0x13,ADXL_ADDR_LOW);		// 0x13 * 15,6[mg/LSB] = 296,4 mg
	adxl_write(ADXL_ADDR_OFSTZ,0x81,ADXL_ADDR_LOW);		// 0x81 * 15,6[mg/LSB] = -3962,4 mg
	*/
	
	//High Address:
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B,ADXL_ADDR_HIGH);	//16-bit, 13-bit mode
  40065c:	2031      	movs	r0, #49	; 0x31
  40065e:	210b      	movs	r1, #11
  400660:	221d      	movs	r2, #29
  400662:	47a0      	blx	r4
	//adxl_write(ADXL_ADDR_BW_RATE,0x0F,ADXL_ADDR_HIGH);		//Sample rate = 3200Hz = 0,3125ms
	//adxl_write(ADXL_ADDR_BW_RATE,0x0D,ADXL_ADDR_HIGH);		//Sample rate = 800Hz = 1,25ms
	//adxl_write(ADXL_ADDR_BW_RATE,0x0C,ADXL_ADDR_HIGH);		//Sample rate = 400Hz = 2,5ms LPF = 200Hz
	adxl_write(ADXL_ADDR_BW_RATE,0x0A,ADXL_ADDR_HIGH);		//Sample rate = 100Hz = 10ms LPF = 50Hz
  400664:	202c      	movs	r0, #44	; 0x2c
  400666:	210a      	movs	r1, #10
  400668:	221d      	movs	r2, #29
  40066a:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08,ADXL_ADDR_HIGH);		//Start Measurement
  40066c:	202d      	movs	r0, #45	; 0x2d
  40066e:	2108      	movs	r1, #8
  400670:	221d      	movs	r2, #29
  400672:	47a0      	blx	r4
  400674:	bd10      	pop	{r4, pc}
  400676:	bf00      	nop
  400678:	0040060d 	.word	0x0040060d

0040067c <itg_write>:
}

uint32_t itg_write(
				uint8_t index,
				uint8_t  value,
				uint8_t addr){
  40067c:	b500      	push	{lr}
  40067e:	b089      	sub	sp, #36	; 0x24
  400680:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx = {
  400684:	2300      	movs	r3, #0
  400686:	9303      	str	r3, [sp, #12]
  400688:	9307      	str	r3, [sp, #28]
  40068a:	f88d 000c 	strb.w	r0, [sp, #12]
  40068e:	2301      	movs	r3, #1
  400690:	9304      	str	r3, [sp, #16]
  400692:	f10d 0107 	add.w	r1, sp, #7
  400696:	9105      	str	r1, [sp, #20]
  400698:	9306      	str	r3, [sp, #24]
  40069a:	f88d 201c 	strb.w	r2, [sp, #28]
		.buffer			= &value,
		.length			= 1,
		.chip			= addr
	};
	
	return	twi_master_write(TWI0, &tx);
  40069e:	4803      	ldr	r0, [pc, #12]	; (4006ac <itg_write+0x30>)
  4006a0:	a903      	add	r1, sp, #12
  4006a2:	4b03      	ldr	r3, [pc, #12]	; (4006b0 <itg_write+0x34>)
  4006a4:	4798      	blx	r3
}
  4006a6:	b009      	add	sp, #36	; 0x24
  4006a8:	f85d fb04 	ldr.w	pc, [sp], #4
  4006ac:	40018000 	.word	0x40018000
  4006b0:	00400505 	.word	0x00400505

004006b4 <itg_init>:
	adxl_write(ADXL_ADDR_OFSTZ,0x81,ADXL_ADDR_HIGH);		// 0x81 * 15,6[mg/LSB] = -3962,4 mg
	*/	
}

void itg_init(void)
{
  4006b4:	b510      	push	{r4, lr}
	//Low Address:
	//itg_write(ITG_ADDR_DLPF_FS,0x18,ITG_ADDR_LOW);	//2000/s - Sample Rate: 8KHz - LPF: 256Hz
	itg_write(ITG_ADDR_DLPF_FS,0x1E,ITG_ADDR_LOW);	//2000/s - Sample Rate: 1KHz - LPF: 5Hz
  4006b6:	2016      	movs	r0, #22
  4006b8:	211e      	movs	r1, #30
  4006ba:	2268      	movs	r2, #104	; 0x68
  4006bc:	4c0f      	ldr	r4, [pc, #60]	; (4006fc <itg_init+0x48>)
  4006be:	47a0      	blx	r4
	itg_write(ITG_ADDR_SMPLRT_DIV, 0,ITG_ADDR_LOW);	//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  4006c0:	2015      	movs	r0, #21
  4006c2:	2100      	movs	r1, #0
  4006c4:	2268      	movs	r2, #104	; 0x68
  4006c6:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11,ITG_ADDR_LOW);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  4006c8:	2017      	movs	r0, #23
  4006ca:	2111      	movs	r1, #17
  4006cc:	2268      	movs	r2, #104	; 0x68
  4006ce:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00,ITG_ADDR_LOW);	//Clock Source: Internal Oscillator
  4006d0:	203e      	movs	r0, #62	; 0x3e
  4006d2:	2100      	movs	r1, #0
  4006d4:	2268      	movs	r2, #104	; 0x68
  4006d6:	47a0      	blx	r4
	
	//High Address:
	//itg_write(ITG_ADDR_DLPF_FS,0x18,ITG_ADDR_HIGH);	//2000/s - Sample Rate: 8KHz - LPF: 256Hz
	itg_write(ITG_ADDR_DLPF_FS,0x1E,ITG_ADDR_HIGH);	//2000/s - Sample Rate: 1KHz - LPF: 5Hz
  4006d8:	2016      	movs	r0, #22
  4006da:	211e      	movs	r1, #30
  4006dc:	2269      	movs	r2, #105	; 0x69
  4006de:	47a0      	blx	r4
	itg_write(ITG_ADDR_SMPLRT_DIV, 0,ITG_ADDR_HIGH);//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  4006e0:	2015      	movs	r0, #21
  4006e2:	2100      	movs	r1, #0
  4006e4:	2269      	movs	r2, #105	; 0x69
  4006e6:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11,ITG_ADDR_HIGH);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  4006e8:	2017      	movs	r0, #23
  4006ea:	2111      	movs	r1, #17
  4006ec:	2269      	movs	r2, #105	; 0x69
  4006ee:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00,ITG_ADDR_HIGH);	//Clock Source: Internal Oscillator
  4006f0:	203e      	movs	r0, #62	; 0x3e
  4006f2:	2100      	movs	r1, #0
  4006f4:	2269      	movs	r2, #105	; 0x69
  4006f6:	47a0      	blx	r4
  4006f8:	bd10      	pop	{r4, pc}
  4006fa:	bf00      	nop
  4006fc:	0040067d 	.word	0x0040067d

00400700 <itg_read>:
}

uint32_t itg_read(
				uint8_t index,
				uint8_t *value,
				uint8_t addr){
  400700:	b500      	push	{lr}
  400702:	b087      	sub	sp, #28
	
	twi_packet_t rx = {
  400704:	2300      	movs	r3, #0
  400706:	9301      	str	r3, [sp, #4]
  400708:	9305      	str	r3, [sp, #20]
  40070a:	f88d 0004 	strb.w	r0, [sp, #4]
  40070e:	2301      	movs	r3, #1
  400710:	9302      	str	r3, [sp, #8]
  400712:	9103      	str	r1, [sp, #12]
  400714:	9304      	str	r3, [sp, #16]
  400716:	f88d 2014 	strb.w	r2, [sp, #20]
		.buffer			= value,
		.length			= 1,
		.chip			= addr
	};
	
	return	twi_master_read(TWI0, &rx);
  40071a:	4803      	ldr	r0, [pc, #12]	; (400728 <itg_read+0x28>)
  40071c:	a901      	add	r1, sp, #4
  40071e:	4b03      	ldr	r3, [pc, #12]	; (40072c <itg_read+0x2c>)
  400720:	4798      	blx	r3
}
  400722:	b007      	add	sp, #28
  400724:	f85d fb04 	ldr.w	pc, [sp], #4
  400728:	40018000 	.word	0x40018000
  40072c:	00400431 	.word	0x00400431

00400730 <adxl_multiplereads>:

uint32_t adxl_multiplereads(uint8_t index,
							uint8_t *value, 
							uint8_t length,
							uint8_t addr)
{
  400730:	b500      	push	{lr}
  400732:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  400734:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  400738:	2001      	movs	r0, #1
  40073a:	9002      	str	r0, [sp, #8]
	rx.buffer		=	value;
  40073c:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  40073e:	9204      	str	r2, [sp, #16]
	rx.chip			=	addr;
  400740:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  400744:	4803      	ldr	r0, [pc, #12]	; (400754 <adxl_multiplereads+0x24>)
  400746:	a901      	add	r1, sp, #4
  400748:	4b03      	ldr	r3, [pc, #12]	; (400758 <adxl_multiplereads+0x28>)
  40074a:	4798      	blx	r3
}
  40074c:	b007      	add	sp, #28
  40074e:	f85d fb04 	ldr.w	pc, [sp], #4
  400752:	bf00      	nop
  400754:	40018000 	.word	0x40018000
  400758:	00400431 	.word	0x00400431

0040075c <itg_multiplereads>:

uint32_t itg_multiplereads(	uint8_t index,
							uint8_t *value,
							uint8_t length,
							uint8_t addr)
{
  40075c:	b500      	push	{lr}
  40075e:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  400760:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  400764:	2001      	movs	r0, #1
  400766:	9002      	str	r0, [sp, #8]
	rx.buffer		=	value;
  400768:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  40076a:	9204      	str	r2, [sp, #16]
	rx.chip			=	addr;
  40076c:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  400770:	4803      	ldr	r0, [pc, #12]	; (400780 <itg_multiplereads+0x24>)
  400772:	a901      	add	r1, sp, #4
  400774:	4b03      	ldr	r3, [pc, #12]	; (400784 <itg_multiplereads+0x28>)
  400776:	4798      	blx	r3
}
  400778:	b007      	add	sp, #28
  40077a:	f85d fb04 	ldr.w	pc, [sp], #4
  40077e:	bf00      	nop
  400780:	40018000 	.word	0x40018000
  400784:	00400431 	.word	0x00400431

00400788 <get_all_gyro_value>:

void get_all_gyro_value(float *value, uint8_t addr){
  400788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40078a:	4604      	mov	r4, r0
  40078c:	460d      	mov	r5, r1
	static uint8_t buf[6];
	uint16_t itg = 0;
	
	
	itg_multiplereads(ITG_ADDR_DATAX1, &buf, 6, addr);
  40078e:	4e46      	ldr	r6, [pc, #280]	; (4008a8 <get_all_gyro_value+0x120>)
  400790:	201d      	movs	r0, #29
  400792:	4631      	mov	r1, r6
  400794:	2206      	movs	r2, #6
  400796:	462b      	mov	r3, r5
  400798:	4f44      	ldr	r7, [pc, #272]	; (4008ac <get_all_gyro_value+0x124>)
  40079a:	47b8      	blx	r7
	
	//EIXO X:
	if ( (buf[0] & 0x80) == 0x80 ){
  40079c:	7833      	ldrb	r3, [r6, #0]
  40079e:	f013 0f80 	tst.w	r3, #128	; 0x80
  4007a2:	d00e      	beq.n	4007c2 <get_all_gyro_value+0x3a>
		itg = (buf[0] << 8) | (buf[1]);
  4007a4:	7870      	ldrb	r0, [r6, #1]
  4007a6:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  4007aa:	4258      	negs	r0, r3
		value[0] = -(((float)itg) / 14.375);
  4007ac:	f3c0 000e 	ubfx	r0, r0, #0, #15
  4007b0:	4b3f      	ldr	r3, [pc, #252]	; (4008b0 <get_all_gyro_value+0x128>)
  4007b2:	4798      	blx	r3
  4007b4:	493f      	ldr	r1, [pc, #252]	; (4008b4 <get_all_gyro_value+0x12c>)
  4007b6:	4b40      	ldr	r3, [pc, #256]	; (4008b8 <get_all_gyro_value+0x130>)
  4007b8:	4798      	blx	r3
  4007ba:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4007be:	6020      	str	r0, [r4, #0]
  4007c0:	e009      	b.n	4007d6 <get_all_gyro_value+0x4e>
	}
	else {
		itg = (buf[0] << 8) | (buf[1]);
  4007c2:	4a39      	ldr	r2, [pc, #228]	; (4008a8 <get_all_gyro_value+0x120>)
  4007c4:	7850      	ldrb	r0, [r2, #1]
		value[0] = (((float)itg) / 14.375);
  4007c6:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4007ca:	4b39      	ldr	r3, [pc, #228]	; (4008b0 <get_all_gyro_value+0x128>)
  4007cc:	4798      	blx	r3
  4007ce:	4939      	ldr	r1, [pc, #228]	; (4008b4 <get_all_gyro_value+0x12c>)
  4007d0:	4b39      	ldr	r3, [pc, #228]	; (4008b8 <get_all_gyro_value+0x130>)
  4007d2:	4798      	blx	r3
  4007d4:	6020      	str	r0, [r4, #0]
	}
	
	//EIXO Y:
	if ( (buf[2] & 0x80) == 0x80 ){
  4007d6:	4b34      	ldr	r3, [pc, #208]	; (4008a8 <get_all_gyro_value+0x120>)
  4007d8:	789b      	ldrb	r3, [r3, #2]
  4007da:	f013 0f80 	tst.w	r3, #128	; 0x80
  4007de:	d00f      	beq.n	400800 <get_all_gyro_value+0x78>
		itg = (buf[2] << 8) | (buf[3]);
  4007e0:	4a31      	ldr	r2, [pc, #196]	; (4008a8 <get_all_gyro_value+0x120>)
  4007e2:	78d0      	ldrb	r0, [r2, #3]
  4007e4:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  4007e8:	4258      	negs	r0, r3
		value[1] = -(((float)itg) / 14.375);
  4007ea:	f3c0 000e 	ubfx	r0, r0, #0, #15
  4007ee:	4b30      	ldr	r3, [pc, #192]	; (4008b0 <get_all_gyro_value+0x128>)
  4007f0:	4798      	blx	r3
  4007f2:	4930      	ldr	r1, [pc, #192]	; (4008b4 <get_all_gyro_value+0x12c>)
  4007f4:	4b30      	ldr	r3, [pc, #192]	; (4008b8 <get_all_gyro_value+0x130>)
  4007f6:	4798      	blx	r3
  4007f8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4007fc:	6060      	str	r0, [r4, #4]
  4007fe:	e009      	b.n	400814 <get_all_gyro_value+0x8c>
	}
	else {
		itg = (buf[2] << 8) | (buf[3]);
  400800:	4a29      	ldr	r2, [pc, #164]	; (4008a8 <get_all_gyro_value+0x120>)
  400802:	78d0      	ldrb	r0, [r2, #3]
		value[1] = (((float)itg) / 14.375);
  400804:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400808:	4b29      	ldr	r3, [pc, #164]	; (4008b0 <get_all_gyro_value+0x128>)
  40080a:	4798      	blx	r3
  40080c:	4929      	ldr	r1, [pc, #164]	; (4008b4 <get_all_gyro_value+0x12c>)
  40080e:	4b2a      	ldr	r3, [pc, #168]	; (4008b8 <get_all_gyro_value+0x130>)
  400810:	4798      	blx	r3
  400812:	6060      	str	r0, [r4, #4]
	}
	
	//EIXO Z:
	if ( (buf[4] & 0x80) == 0x80 ){
  400814:	4b24      	ldr	r3, [pc, #144]	; (4008a8 <get_all_gyro_value+0x120>)
  400816:	791b      	ldrb	r3, [r3, #4]
  400818:	f013 0f80 	tst.w	r3, #128	; 0x80
  40081c:	d00f      	beq.n	40083e <get_all_gyro_value+0xb6>
		itg = (buf[4] << 8) | (buf[5]);
  40081e:	4a22      	ldr	r2, [pc, #136]	; (4008a8 <get_all_gyro_value+0x120>)
  400820:	7950      	ldrb	r0, [r2, #5]
  400822:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  400826:	4258      	negs	r0, r3
		value[2] = -(((float)itg) / 14.375);
  400828:	f3c0 000e 	ubfx	r0, r0, #0, #15
  40082c:	4b20      	ldr	r3, [pc, #128]	; (4008b0 <get_all_gyro_value+0x128>)
  40082e:	4798      	blx	r3
  400830:	4920      	ldr	r1, [pc, #128]	; (4008b4 <get_all_gyro_value+0x12c>)
  400832:	4b21      	ldr	r3, [pc, #132]	; (4008b8 <get_all_gyro_value+0x130>)
  400834:	4798      	blx	r3
  400836:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40083a:	60a0      	str	r0, [r4, #8]
  40083c:	e009      	b.n	400852 <get_all_gyro_value+0xca>
	}
	else {
		itg = (buf[4] << 8) | (buf[5]);
  40083e:	4a1a      	ldr	r2, [pc, #104]	; (4008a8 <get_all_gyro_value+0x120>)
  400840:	7950      	ldrb	r0, [r2, #5]
		value[2] = (((float)itg) / 14.375);
  400842:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400846:	4b1a      	ldr	r3, [pc, #104]	; (4008b0 <get_all_gyro_value+0x128>)
  400848:	4798      	blx	r3
  40084a:	491a      	ldr	r1, [pc, #104]	; (4008b4 <get_all_gyro_value+0x12c>)
  40084c:	4b1a      	ldr	r3, [pc, #104]	; (4008b8 <get_all_gyro_value+0x130>)
  40084e:	4798      	blx	r3
  400850:	60a0      	str	r0, [r4, #8]
	}
	
	//Offset de Eixos:
	if (addr == ITG_ADDR_HIGH){
  400852:	2d69      	cmp	r5, #105	; 0x69
  400854:	d10d      	bne.n	400872 <get_all_gyro_value+0xea>
		value[0] += ITG_OFSTX_HIGH;
  400856:	4d19      	ldr	r5, [pc, #100]	; (4008bc <get_all_gyro_value+0x134>)
  400858:	6820      	ldr	r0, [r4, #0]
  40085a:	2100      	movs	r1, #0
  40085c:	47a8      	blx	r5
  40085e:	6020      	str	r0, [r4, #0]
		value[1] += ITG_OFSTY_HIGH;
  400860:	6860      	ldr	r0, [r4, #4]
  400862:	2100      	movs	r1, #0
  400864:	47a8      	blx	r5
  400866:	6060      	str	r0, [r4, #4]
		value[2] += ITG_OFSTZ_HIGH;
  400868:	68a0      	ldr	r0, [r4, #8]
  40086a:	2100      	movs	r1, #0
  40086c:	47a8      	blx	r5
  40086e:	60a0      	str	r0, [r4, #8]
  400870:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if (addr == ITG_ADDR_LOW){
  400872:	2d68      	cmp	r5, #104	; 0x68
  400874:	d113      	bne.n	40089e <get_all_gyro_value+0x116>
		value[0] += ITG_OFSTX_LOW;
  400876:	4d11      	ldr	r5, [pc, #68]	; (4008bc <get_all_gyro_value+0x134>)
  400878:	6820      	ldr	r0, [r4, #0]
  40087a:	2100      	movs	r1, #0
  40087c:	47a8      	blx	r5
  40087e:	6020      	str	r0, [r4, #0]
		value[1] += ITG_OFSTY_LOW;
  400880:	6860      	ldr	r0, [r4, #4]
  400882:	2100      	movs	r1, #0
  400884:	47a8      	blx	r5
  400886:	6060      	str	r0, [r4, #4]
		value[2] += ITG_OFSTZ_LOW;
  400888:	68a0      	ldr	r0, [r4, #8]
  40088a:	4b0d      	ldr	r3, [pc, #52]	; (4008c0 <get_all_gyro_value+0x138>)
  40088c:	4798      	blx	r3
  40088e:	a304      	add	r3, pc, #16	; (adr r3, 4008a0 <get_all_gyro_value+0x118>)
  400890:	e9d3 2300 	ldrd	r2, r3, [r3]
  400894:	4d0b      	ldr	r5, [pc, #44]	; (4008c4 <get_all_gyro_value+0x13c>)
  400896:	47a8      	blx	r5
  400898:	4b0b      	ldr	r3, [pc, #44]	; (4008c8 <get_all_gyro_value+0x140>)
  40089a:	4798      	blx	r3
  40089c:	60a0      	str	r0, [r4, #8]
  40089e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4008a0:	1eb851ec 	.word	0x1eb851ec
  4008a4:	3fe1eb85 	.word	0x3fe1eb85
  4008a8:	200009b4 	.word	0x200009b4
  4008ac:	0040075d 	.word	0x0040075d
  4008b0:	0040306d 	.word	0x0040306d
  4008b4:	41660000 	.word	0x41660000
  4008b8:	00403285 	.word	0x00403285
  4008bc:	00402f0d 	.word	0x00402f0d
  4008c0:	00402995 	.word	0x00402995
  4008c4:	004026d5 	.word	0x004026d5
  4008c8:	00402e61 	.word	0x00402e61
  4008cc:	f3af 8000 	nop.w

004008d0 <angleXY>:
	}
}

uint8_t angleXY (float *value, uint8_t addr){
  4008d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4008d4:	4606      	mov	r6, r0
  4008d6:	460c      	mov	r4, r1
	static uint8_t buf[4];
	uint16_t adxl = 0;
	float value_X,value_Y = 0.0;
	
	uint32_t check = adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 4, addr);
  4008d8:	2032      	movs	r0, #50	; 0x32
  4008da:	494b      	ldr	r1, [pc, #300]	; (400a08 <angleXY+0x138>)
  4008dc:	2204      	movs	r2, #4
  4008de:	4623      	mov	r3, r4
  4008e0:	4d4a      	ldr	r5, [pc, #296]	; (400a0c <angleXY+0x13c>)
  4008e2:	47a8      	blx	r5
	if (check != TWI_SUCCESS)
  4008e4:	b110      	cbz	r0, 4008ec <angleXY+0x1c>
		return check;
  4008e6:	b2c0      	uxtb	r0, r0
  4008e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  4008ec:	4b46      	ldr	r3, [pc, #280]	; (400a08 <angleXY+0x138>)
  4008ee:	785b      	ldrb	r3, [r3, #1]
  4008f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4008f4:	2af0      	cmp	r2, #240	; 0xf0
  4008f6:	d114      	bne.n	400922 <angleXY+0x52>
		adxl = (buf[1] << 8) | (buf[0]);
  4008f8:	4a43      	ldr	r2, [pc, #268]	; (400a08 <angleXY+0x138>)
  4008fa:	7810      	ldrb	r0, [r2, #0]
  4008fc:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400900:	4258      	negs	r0, r3
		value_X = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400902:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400906:	4b42      	ldr	r3, [pc, #264]	; (400a10 <angleXY+0x140>)
  400908:	4798      	blx	r3
  40090a:	4b42      	ldr	r3, [pc, #264]	; (400a14 <angleXY+0x144>)
  40090c:	4798      	blx	r3
  40090e:	a33a      	add	r3, pc, #232	; (adr r3, 4009f8 <angleXY+0x128>)
  400910:	e9d3 2300 	ldrd	r2, r3, [r3]
  400914:	4d40      	ldr	r5, [pc, #256]	; (400a18 <angleXY+0x148>)
  400916:	47a8      	blx	r5
  400918:	4b40      	ldr	r3, [pc, #256]	; (400a1c <angleXY+0x14c>)
  40091a:	4798      	blx	r3
  40091c:	f100 4700 	add.w	r7, r0, #2147483648	; 0x80000000
  400920:	e00f      	b.n	400942 <angleXY+0x72>
	}
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  400922:	4a39      	ldr	r2, [pc, #228]	; (400a08 <angleXY+0x138>)
  400924:	7810      	ldrb	r0, [r2, #0]
		value_X = (ADXL_SCALE_FACTOR * ((float)adxl));
  400926:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  40092a:	4b39      	ldr	r3, [pc, #228]	; (400a10 <angleXY+0x140>)
  40092c:	4798      	blx	r3
  40092e:	4b39      	ldr	r3, [pc, #228]	; (400a14 <angleXY+0x144>)
  400930:	4798      	blx	r3
  400932:	a331      	add	r3, pc, #196	; (adr r3, 4009f8 <angleXY+0x128>)
  400934:	e9d3 2300 	ldrd	r2, r3, [r3]
  400938:	4d37      	ldr	r5, [pc, #220]	; (400a18 <angleXY+0x148>)
  40093a:	47a8      	blx	r5
  40093c:	4b37      	ldr	r3, [pc, #220]	; (400a1c <angleXY+0x14c>)
  40093e:	4798      	blx	r3
  400940:	4607      	mov	r7, r0
	}
	
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  400942:	4b31      	ldr	r3, [pc, #196]	; (400a08 <angleXY+0x138>)
  400944:	78db      	ldrb	r3, [r3, #3]
  400946:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  40094a:	2af0      	cmp	r2, #240	; 0xf0
  40094c:	d114      	bne.n	400978 <angleXY+0xa8>
		adxl = (buf[3] << 8) | (buf[2]);
  40094e:	4a2e      	ldr	r2, [pc, #184]	; (400a08 <angleXY+0x138>)
  400950:	7890      	ldrb	r0, [r2, #2]
  400952:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400956:	4258      	negs	r0, r3
		value_Y = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400958:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40095c:	4b2c      	ldr	r3, [pc, #176]	; (400a10 <angleXY+0x140>)
  40095e:	4798      	blx	r3
  400960:	4b2c      	ldr	r3, [pc, #176]	; (400a14 <angleXY+0x144>)
  400962:	4798      	blx	r3
  400964:	a324      	add	r3, pc, #144	; (adr r3, 4009f8 <angleXY+0x128>)
  400966:	e9d3 2300 	ldrd	r2, r3, [r3]
  40096a:	4d2b      	ldr	r5, [pc, #172]	; (400a18 <angleXY+0x148>)
  40096c:	47a8      	blx	r5
  40096e:	4b2b      	ldr	r3, [pc, #172]	; (400a1c <angleXY+0x14c>)
  400970:	4798      	blx	r3
  400972:	f100 4500 	add.w	r5, r0, #2147483648	; 0x80000000
  400976:	e00f      	b.n	400998 <angleXY+0xc8>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  400978:	4a23      	ldr	r2, [pc, #140]	; (400a08 <angleXY+0x138>)
  40097a:	7890      	ldrb	r0, [r2, #2]
		value_Y = (ADXL_SCALE_FACTOR * ((float)adxl));
  40097c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400980:	4b23      	ldr	r3, [pc, #140]	; (400a10 <angleXY+0x140>)
  400982:	4798      	blx	r3
  400984:	4b23      	ldr	r3, [pc, #140]	; (400a14 <angleXY+0x144>)
  400986:	4798      	blx	r3
  400988:	a31b      	add	r3, pc, #108	; (adr r3, 4009f8 <angleXY+0x128>)
  40098a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40098e:	4d22      	ldr	r5, [pc, #136]	; (400a18 <angleXY+0x148>)
  400990:	47a8      	blx	r5
  400992:	4b22      	ldr	r3, [pc, #136]	; (400a1c <angleXY+0x14c>)
  400994:	4798      	blx	r3
  400996:	4605      	mov	r5, r0
	}
	
	//Offset dos Eixos:
	if (addr == ADXL_ADDR_HIGH){
  400998:	2c1d      	cmp	r4, #29
  40099a:	d10a      	bne.n	4009b2 <angleXY+0xe2>
		value_X = value_X + ADXL_OFSTX_HIGH;
  40099c:	f8df 8094 	ldr.w	r8, [pc, #148]	; 400a34 <angleXY+0x164>
  4009a0:	4638      	mov	r0, r7
  4009a2:	491f      	ldr	r1, [pc, #124]	; (400a20 <angleXY+0x150>)
  4009a4:	47c0      	blx	r8
  4009a6:	4604      	mov	r4, r0
		value_Y = value_Y + ADXL_OFSTY_HIGH;
  4009a8:	4628      	mov	r0, r5
  4009aa:	491e      	ldr	r1, [pc, #120]	; (400a24 <angleXY+0x154>)
  4009ac:	47c0      	blx	r8
  4009ae:	4601      	mov	r1, r0
  4009b0:	e00b      	b.n	4009ca <angleXY+0xfa>
	}
	else if (addr == ADXL_ADDR_LOW){
  4009b2:	2c53      	cmp	r4, #83	; 0x53
  4009b4:	d11c      	bne.n	4009f0 <angleXY+0x120>
		value_X = value_X + ADXL_OFSTX_LOW;
  4009b6:	4638      	mov	r0, r7
  4009b8:	491b      	ldr	r1, [pc, #108]	; (400a28 <angleXY+0x158>)
  4009ba:	4b1c      	ldr	r3, [pc, #112]	; (400a2c <angleXY+0x15c>)
  4009bc:	4798      	blx	r3
  4009be:	4604      	mov	r4, r0
		value_Y = value_Y + ADXL_OFSTY_LOW;
  4009c0:	4628      	mov	r0, r5
  4009c2:	491b      	ldr	r1, [pc, #108]	; (400a30 <angleXY+0x160>)
  4009c4:	4b1b      	ldr	r3, [pc, #108]	; (400a34 <angleXY+0x164>)
  4009c6:	4798      	blx	r3
  4009c8:	4601      	mov	r1, r0
	}
	else {
		return check;
	}
	
	value_X = -value_X;
  4009ca:	f104 4000 	add.w	r0, r4, #2147483648	; 0x80000000
	
	//Calculo Tangente:
	//*value = atanf(value_Y/value_X) * (180.0/PI);
	*value = asinf(value_X/value_Y) * (180.0/PI);
  4009ce:	4b1a      	ldr	r3, [pc, #104]	; (400a38 <angleXY+0x168>)
  4009d0:	4798      	blx	r3
  4009d2:	4b1a      	ldr	r3, [pc, #104]	; (400a3c <angleXY+0x16c>)
  4009d4:	4798      	blx	r3
  4009d6:	4b0f      	ldr	r3, [pc, #60]	; (400a14 <angleXY+0x144>)
  4009d8:	4798      	blx	r3
  4009da:	a309      	add	r3, pc, #36	; (adr r3, 400a00 <angleXY+0x130>)
  4009dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4009e0:	4c0d      	ldr	r4, [pc, #52]	; (400a18 <angleXY+0x148>)
  4009e2:	47a0      	blx	r4
  4009e4:	4b0d      	ldr	r3, [pc, #52]	; (400a1c <angleXY+0x14c>)
  4009e6:	4798      	blx	r3
  4009e8:	6030      	str	r0, [r6, #0]
	
	return TWI_SUCCESS;
  4009ea:	2000      	movs	r0, #0
  4009ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	else if (addr == ADXL_ADDR_LOW){
		value_X = value_X + ADXL_OFSTX_LOW;
		value_Y = value_Y + ADXL_OFSTY_LOW;
	}
	else {
		return check;
  4009f0:	2000      	movs	r0, #0
	//Calculo Tangente:
	//*value = atanf(value_Y/value_X) * (180.0/PI);
	*value = asinf(value_X/value_Y) * (180.0/PI);
	
	return TWI_SUCCESS;
}
  4009f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4009f6:	bf00      	nop
  4009f8:	33333333 	.word	0x33333333
  4009fc:	400f3333 	.word	0x400f3333
  400a00:	1a53b118 	.word	0x1a53b118
  400a04:	404ca5dc 	.word	0x404ca5dc
  400a08:	200009bc 	.word	0x200009bc
  400a0c:	00400731 	.word	0x00400731
  400a10:	0040306d 	.word	0x0040306d
  400a14:	00402995 	.word	0x00402995
  400a18:	00402a3d 	.word	0x00402a3d
  400a1c:	00402e61 	.word	0x00402e61
  400a20:	43340000 	.word	0x43340000
  400a24:	44238000 	.word	0x44238000
  400a28:	43960000 	.word	0x43960000
  400a2c:	00402f09 	.word	0x00402f09
  400a30:	43f50000 	.word	0x43f50000
  400a34:	00402f0d 	.word	0x00402f0d
  400a38:	00403285 	.word	0x00403285
  400a3c:	004022a1 	.word	0x004022a1

00400a40 <get_all_acel_value>:
	*angle_real = (*angle_real + *gyroData*dt)*alpha + beta*angle_measure;
	
	return TWI_SUCCESS;
}

void get_all_acel_value(float *value, uint8_t addr){
  400a40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400a42:	4604      	mov	r4, r0
  400a44:	460d      	mov	r5, r1
	static uint8_t buf[6];
	uint16_t adxl = 0;
	
	adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 6, addr);
  400a46:	4e58      	ldr	r6, [pc, #352]	; (400ba8 <get_all_acel_value+0x168>)
  400a48:	2032      	movs	r0, #50	; 0x32
  400a4a:	4631      	mov	r1, r6
  400a4c:	2206      	movs	r2, #6
  400a4e:	462b      	mov	r3, r5
  400a50:	4f56      	ldr	r7, [pc, #344]	; (400bac <get_all_acel_value+0x16c>)
  400a52:	47b8      	blx	r7
	
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  400a54:	7873      	ldrb	r3, [r6, #1]
  400a56:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400a5a:	2af0      	cmp	r2, #240	; 0xf0
  400a5c:	d114      	bne.n	400a88 <get_all_acel_value+0x48>
		adxl = (buf[1] << 8) | (buf[0]);
  400a5e:	7830      	ldrb	r0, [r6, #0]
  400a60:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400a64:	4258      	negs	r0, r3
		value[0] = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400a66:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400a6a:	4b51      	ldr	r3, [pc, #324]	; (400bb0 <get_all_acel_value+0x170>)
  400a6c:	4798      	blx	r3
  400a6e:	4b51      	ldr	r3, [pc, #324]	; (400bb4 <get_all_acel_value+0x174>)
  400a70:	4798      	blx	r3
  400a72:	a34b      	add	r3, pc, #300	; (adr r3, 400ba0 <get_all_acel_value+0x160>)
  400a74:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a78:	4e4f      	ldr	r6, [pc, #316]	; (400bb8 <get_all_acel_value+0x178>)
  400a7a:	47b0      	blx	r6
  400a7c:	4b4f      	ldr	r3, [pc, #316]	; (400bbc <get_all_acel_value+0x17c>)
  400a7e:	4798      	blx	r3
  400a80:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400a84:	6020      	str	r0, [r4, #0]
  400a86:	e00f      	b.n	400aa8 <get_all_acel_value+0x68>
	} 
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  400a88:	4a47      	ldr	r2, [pc, #284]	; (400ba8 <get_all_acel_value+0x168>)
  400a8a:	7810      	ldrb	r0, [r2, #0]
		value[0] = (ADXL_SCALE_FACTOR * ((float)adxl));
  400a8c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400a90:	4b47      	ldr	r3, [pc, #284]	; (400bb0 <get_all_acel_value+0x170>)
  400a92:	4798      	blx	r3
  400a94:	4b47      	ldr	r3, [pc, #284]	; (400bb4 <get_all_acel_value+0x174>)
  400a96:	4798      	blx	r3
  400a98:	a341      	add	r3, pc, #260	; (adr r3, 400ba0 <get_all_acel_value+0x160>)
  400a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a9e:	4e46      	ldr	r6, [pc, #280]	; (400bb8 <get_all_acel_value+0x178>)
  400aa0:	47b0      	blx	r6
  400aa2:	4b46      	ldr	r3, [pc, #280]	; (400bbc <get_all_acel_value+0x17c>)
  400aa4:	4798      	blx	r3
  400aa6:	6020      	str	r0, [r4, #0]
	}
	
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  400aa8:	4b3f      	ldr	r3, [pc, #252]	; (400ba8 <get_all_acel_value+0x168>)
  400aaa:	78db      	ldrb	r3, [r3, #3]
  400aac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400ab0:	2af0      	cmp	r2, #240	; 0xf0
  400ab2:	d115      	bne.n	400ae0 <get_all_acel_value+0xa0>
		adxl = (buf[3] << 8) | (buf[2]);
  400ab4:	4a3c      	ldr	r2, [pc, #240]	; (400ba8 <get_all_acel_value+0x168>)
  400ab6:	7890      	ldrb	r0, [r2, #2]
  400ab8:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400abc:	4258      	negs	r0, r3
		value[1] = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400abe:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400ac2:	4b3b      	ldr	r3, [pc, #236]	; (400bb0 <get_all_acel_value+0x170>)
  400ac4:	4798      	blx	r3
  400ac6:	4b3b      	ldr	r3, [pc, #236]	; (400bb4 <get_all_acel_value+0x174>)
  400ac8:	4798      	blx	r3
  400aca:	a335      	add	r3, pc, #212	; (adr r3, 400ba0 <get_all_acel_value+0x160>)
  400acc:	e9d3 2300 	ldrd	r2, r3, [r3]
  400ad0:	4e39      	ldr	r6, [pc, #228]	; (400bb8 <get_all_acel_value+0x178>)
  400ad2:	47b0      	blx	r6
  400ad4:	4b39      	ldr	r3, [pc, #228]	; (400bbc <get_all_acel_value+0x17c>)
  400ad6:	4798      	blx	r3
  400ad8:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400adc:	6060      	str	r0, [r4, #4]
  400ade:	e00f      	b.n	400b00 <get_all_acel_value+0xc0>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  400ae0:	4a31      	ldr	r2, [pc, #196]	; (400ba8 <get_all_acel_value+0x168>)
  400ae2:	7890      	ldrb	r0, [r2, #2]
		value[1] = (ADXL_SCALE_FACTOR * ((float)adxl));
  400ae4:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400ae8:	4b31      	ldr	r3, [pc, #196]	; (400bb0 <get_all_acel_value+0x170>)
  400aea:	4798      	blx	r3
  400aec:	4b31      	ldr	r3, [pc, #196]	; (400bb4 <get_all_acel_value+0x174>)
  400aee:	4798      	blx	r3
  400af0:	a32b      	add	r3, pc, #172	; (adr r3, 400ba0 <get_all_acel_value+0x160>)
  400af2:	e9d3 2300 	ldrd	r2, r3, [r3]
  400af6:	4e30      	ldr	r6, [pc, #192]	; (400bb8 <get_all_acel_value+0x178>)
  400af8:	47b0      	blx	r6
  400afa:	4b30      	ldr	r3, [pc, #192]	; (400bbc <get_all_acel_value+0x17c>)
  400afc:	4798      	blx	r3
  400afe:	6060      	str	r0, [r4, #4]
	}
	
	//EIXO Z:
	if ( (buf[5] & 0xF0) == 0xF0 ){
  400b00:	4b29      	ldr	r3, [pc, #164]	; (400ba8 <get_all_acel_value+0x168>)
  400b02:	795b      	ldrb	r3, [r3, #5]
  400b04:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400b08:	2af0      	cmp	r2, #240	; 0xf0
  400b0a:	d115      	bne.n	400b38 <get_all_acel_value+0xf8>
		adxl = (buf[5] << 8) | (buf[4]);
  400b0c:	4a26      	ldr	r2, [pc, #152]	; (400ba8 <get_all_acel_value+0x168>)
  400b0e:	7910      	ldrb	r0, [r2, #4]
  400b10:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400b14:	4258      	negs	r0, r3
		value[2] = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400b16:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400b1a:	4b25      	ldr	r3, [pc, #148]	; (400bb0 <get_all_acel_value+0x170>)
  400b1c:	4798      	blx	r3
  400b1e:	4b25      	ldr	r3, [pc, #148]	; (400bb4 <get_all_acel_value+0x174>)
  400b20:	4798      	blx	r3
  400b22:	a31f      	add	r3, pc, #124	; (adr r3, 400ba0 <get_all_acel_value+0x160>)
  400b24:	e9d3 2300 	ldrd	r2, r3, [r3]
  400b28:	4e23      	ldr	r6, [pc, #140]	; (400bb8 <get_all_acel_value+0x178>)
  400b2a:	47b0      	blx	r6
  400b2c:	4b23      	ldr	r3, [pc, #140]	; (400bbc <get_all_acel_value+0x17c>)
  400b2e:	4798      	blx	r3
  400b30:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400b34:	60a0      	str	r0, [r4, #8]
  400b36:	e00f      	b.n	400b58 <get_all_acel_value+0x118>
	}
	else {
		adxl = (buf[5] << 8) | (buf[4]);
  400b38:	4a1b      	ldr	r2, [pc, #108]	; (400ba8 <get_all_acel_value+0x168>)
  400b3a:	7910      	ldrb	r0, [r2, #4]
		value[2] = (ADXL_SCALE_FACTOR * ((float)adxl));
  400b3c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400b40:	4b1b      	ldr	r3, [pc, #108]	; (400bb0 <get_all_acel_value+0x170>)
  400b42:	4798      	blx	r3
  400b44:	4b1b      	ldr	r3, [pc, #108]	; (400bb4 <get_all_acel_value+0x174>)
  400b46:	4798      	blx	r3
  400b48:	a315      	add	r3, pc, #84	; (adr r3, 400ba0 <get_all_acel_value+0x160>)
  400b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
  400b4e:	4e1a      	ldr	r6, [pc, #104]	; (400bb8 <get_all_acel_value+0x178>)
  400b50:	47b0      	blx	r6
  400b52:	4b1a      	ldr	r3, [pc, #104]	; (400bbc <get_all_acel_value+0x17c>)
  400b54:	4798      	blx	r3
  400b56:	60a0      	str	r0, [r4, #8]
	}
	
	//Offset dos Eixos:
	if (addr == ADXL_ADDR_HIGH){
  400b58:	2d1d      	cmp	r5, #29
  400b5a:	d10e      	bne.n	400b7a <get_all_acel_value+0x13a>
		value[0] += ADXL_OFSTX_HIGH;
  400b5c:	4d18      	ldr	r5, [pc, #96]	; (400bc0 <get_all_acel_value+0x180>)
  400b5e:	6820      	ldr	r0, [r4, #0]
  400b60:	4918      	ldr	r1, [pc, #96]	; (400bc4 <get_all_acel_value+0x184>)
  400b62:	47a8      	blx	r5
  400b64:	6020      	str	r0, [r4, #0]
		value[1] += ADXL_OFSTY_HIGH;
  400b66:	6860      	ldr	r0, [r4, #4]
  400b68:	4917      	ldr	r1, [pc, #92]	; (400bc8 <get_all_acel_value+0x188>)
  400b6a:	47a8      	blx	r5
  400b6c:	6060      	str	r0, [r4, #4]
		value[2] += ADXL_OFSTZ_HIGH;
  400b6e:	68a0      	ldr	r0, [r4, #8]
  400b70:	4916      	ldr	r1, [pc, #88]	; (400bcc <get_all_acel_value+0x18c>)
  400b72:	4b17      	ldr	r3, [pc, #92]	; (400bd0 <get_all_acel_value+0x190>)
  400b74:	4798      	blx	r3
  400b76:	60a0      	str	r0, [r4, #8]
  400b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	}
	else if (addr == ADXL_ADDR_LOW){
  400b7a:	2d53      	cmp	r5, #83	; 0x53
  400b7c:	d10d      	bne.n	400b9a <get_all_acel_value+0x15a>
		value[0] += ADXL_OFSTX_LOW;
  400b7e:	4d14      	ldr	r5, [pc, #80]	; (400bd0 <get_all_acel_value+0x190>)
  400b80:	6820      	ldr	r0, [r4, #0]
  400b82:	4914      	ldr	r1, [pc, #80]	; (400bd4 <get_all_acel_value+0x194>)
  400b84:	47a8      	blx	r5
  400b86:	6020      	str	r0, [r4, #0]
		value[1] += ADXL_OFSTY_LOW;
  400b88:	6860      	ldr	r0, [r4, #4]
  400b8a:	4913      	ldr	r1, [pc, #76]	; (400bd8 <get_all_acel_value+0x198>)
  400b8c:	4b0c      	ldr	r3, [pc, #48]	; (400bc0 <get_all_acel_value+0x180>)
  400b8e:	4798      	blx	r3
  400b90:	6060      	str	r0, [r4, #4]
		value[2] += ADXL_OFSTZ_LOW;
  400b92:	68a0      	ldr	r0, [r4, #8]
  400b94:	4911      	ldr	r1, [pc, #68]	; (400bdc <get_all_acel_value+0x19c>)
  400b96:	47a8      	blx	r5
  400b98:	60a0      	str	r0, [r4, #8]
  400b9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b9c:	f3af 8000 	nop.w
  400ba0:	33333333 	.word	0x33333333
  400ba4:	400f3333 	.word	0x400f3333
  400ba8:	200009a8 	.word	0x200009a8
  400bac:	00400731 	.word	0x00400731
  400bb0:	0040306d 	.word	0x0040306d
  400bb4:	00402995 	.word	0x00402995
  400bb8:	00402a3d 	.word	0x00402a3d
  400bbc:	00402e61 	.word	0x00402e61
  400bc0:	00402f0d 	.word	0x00402f0d
  400bc4:	43340000 	.word	0x43340000
  400bc8:	44238000 	.word	0x44238000
  400bcc:	45a8c000 	.word	0x45a8c000
  400bd0:	00402f09 	.word	0x00402f09
  400bd4:	43960000 	.word	0x43960000
  400bd8:	43f50000 	.word	0x43f50000
  400bdc:	459c4000 	.word	0x459c4000

00400be0 <get_gyro_value>:
	}
}

float get_gyro_value(char eixo, uint8_t addr){
  400be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400be4:	4604      	mov	r4, r0
  400be6:	460d      	mov	r5, r1
	float valor = 0;
	uint16_t itg = 0;
	static uint8_t buf = 0;
	
	switch (eixo){
  400be8:	2859      	cmp	r0, #89	; 0x59
  400bea:	d010      	beq.n	400c0e <get_gyro_value+0x2e>
  400bec:	285a      	cmp	r0, #90	; 0x5a
  400bee:	d01b      	beq.n	400c28 <get_gyro_value+0x48>
  400bf0:	2858      	cmp	r0, #88	; 0x58
  400bf2:	d126      	bne.n	400c42 <get_gyro_value+0x62>
		case 'X':
		itg_read(ITG_ADDR_DATAX0, &buf, addr);
  400bf4:	4f2e      	ldr	r7, [pc, #184]	; (400cb0 <get_gyro_value+0xd0>)
  400bf6:	201e      	movs	r0, #30
  400bf8:	4639      	mov	r1, r7
  400bfa:	462a      	mov	r2, r5
  400bfc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 400cd0 <get_gyro_value+0xf0>
  400c00:	47c0      	blx	r8
		itg |= buf;
  400c02:	783e      	ldrb	r6, [r7, #0]
		itg_read(ITG_ADDR_DATAX1, &buf, addr);
  400c04:	201d      	movs	r0, #29
  400c06:	4639      	mov	r1, r7
  400c08:	462a      	mov	r2, r5
  400c0a:	47c0      	blx	r8
		break;
  400c0c:	e01a      	b.n	400c44 <get_gyro_value+0x64>
		case 'Y':
		itg_read(ITG_ADDR_DATAY0, &buf, addr);
  400c0e:	4f28      	ldr	r7, [pc, #160]	; (400cb0 <get_gyro_value+0xd0>)
  400c10:	2020      	movs	r0, #32
  400c12:	4639      	mov	r1, r7
  400c14:	462a      	mov	r2, r5
  400c16:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 400cd0 <get_gyro_value+0xf0>
  400c1a:	47c0      	blx	r8
		itg |= buf;
  400c1c:	783e      	ldrb	r6, [r7, #0]
		itg_read(ITG_ADDR_DATAY1, &buf, addr);
  400c1e:	201f      	movs	r0, #31
  400c20:	4639      	mov	r1, r7
  400c22:	462a      	mov	r2, r5
  400c24:	47c0      	blx	r8
		break;
  400c26:	e00d      	b.n	400c44 <get_gyro_value+0x64>
		case 'Z':
		itg_read(ITG_ADDR_DATAZ0, &buf, addr);
  400c28:	4f21      	ldr	r7, [pc, #132]	; (400cb0 <get_gyro_value+0xd0>)
  400c2a:	2022      	movs	r0, #34	; 0x22
  400c2c:	4639      	mov	r1, r7
  400c2e:	462a      	mov	r2, r5
  400c30:	f8df 809c 	ldr.w	r8, [pc, #156]	; 400cd0 <get_gyro_value+0xf0>
  400c34:	47c0      	blx	r8
		itg |= buf;
  400c36:	783e      	ldrb	r6, [r7, #0]
		itg_read(ITG_ADDR_DATAZ1, &buf, addr);
  400c38:	2021      	movs	r0, #33	; 0x21
  400c3a:	4639      	mov	r1, r7
  400c3c:	462a      	mov	r2, r5
  400c3e:	47c0      	blx	r8
		break;
  400c40:	e000      	b.n	400c44 <get_gyro_value+0x64>
	}
}

float get_gyro_value(char eixo, uint8_t addr){
	float valor = 0;
	uint16_t itg = 0;
  400c42:	2600      	movs	r6, #0
		itg |= buf;
		itg_read(ITG_ADDR_DATAZ1, &buf, addr);
		break;
	}
	
	if ((buf & 0x80) == 0x80){
  400c44:	4b1a      	ldr	r3, [pc, #104]	; (400cb0 <get_gyro_value+0xd0>)
  400c46:	7818      	ldrb	r0, [r3, #0]
  400c48:	f010 0f80 	tst.w	r0, #128	; 0x80
  400c4c:	d00c      	beq.n	400c68 <get_gyro_value+0x88>
		itg |= (buf << 8);
  400c4e:	ea46 2300 	orr.w	r3, r6, r0, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  400c52:	4258      	negs	r0, r3
		valor = -(((float)itg) / 14.375);
  400c54:	f3c0 000e 	ubfx	r0, r0, #0, #15
  400c58:	4b16      	ldr	r3, [pc, #88]	; (400cb4 <get_gyro_value+0xd4>)
  400c5a:	4798      	blx	r3
  400c5c:	4916      	ldr	r1, [pc, #88]	; (400cb8 <get_gyro_value+0xd8>)
  400c5e:	4b17      	ldr	r3, [pc, #92]	; (400cbc <get_gyro_value+0xdc>)
  400c60:	4798      	blx	r3
  400c62:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400c66:	e006      	b.n	400c76 <get_gyro_value+0x96>
		} else {
		itg |= ( buf << 8);
		valor = ((float)itg) / 14.375;
  400c68:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
  400c6c:	4b11      	ldr	r3, [pc, #68]	; (400cb4 <get_gyro_value+0xd4>)
  400c6e:	4798      	blx	r3
  400c70:	4911      	ldr	r1, [pc, #68]	; (400cb8 <get_gyro_value+0xd8>)
  400c72:	4b12      	ldr	r3, [pc, #72]	; (400cbc <get_gyro_value+0xdc>)
  400c74:	4798      	blx	r3
	}
	
	if (eixo == 'Z'){
  400c76:	2c5a      	cmp	r4, #90	; 0x5a
  400c78:	d111      	bne.n	400c9e <get_gyro_value+0xbe>
		if (addr == ITG_ADDR_LOW){
  400c7a:	2d68      	cmp	r5, #104	; 0x68
  400c7c:	d10a      	bne.n	400c94 <get_gyro_value+0xb4>
			valor += ITG_OFSTZ_LOW;
  400c7e:	4b10      	ldr	r3, [pc, #64]	; (400cc0 <get_gyro_value+0xe0>)
  400c80:	4798      	blx	r3
  400c82:	a309      	add	r3, pc, #36	; (adr r3, 400ca8 <get_gyro_value+0xc8>)
  400c84:	e9d3 2300 	ldrd	r2, r3, [r3]
  400c88:	4c0e      	ldr	r4, [pc, #56]	; (400cc4 <get_gyro_value+0xe4>)
  400c8a:	47a0      	blx	r4
  400c8c:	4b0e      	ldr	r3, [pc, #56]	; (400cc8 <get_gyro_value+0xe8>)
  400c8e:	4798      	blx	r3
  400c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		} 
		else if (addr == ITG_ADDR_HIGH){
  400c94:	2d69      	cmp	r5, #105	; 0x69
  400c96:	d102      	bne.n	400c9e <get_gyro_value+0xbe>
			valor += ITG_OFSTZ_HIGH;
  400c98:	2100      	movs	r1, #0
  400c9a:	4b0c      	ldr	r3, [pc, #48]	; (400ccc <get_gyro_value+0xec>)
  400c9c:	4798      	blx	r3
		}
	}
	
	return valor;
}
  400c9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ca2:	bf00      	nop
  400ca4:	f3af 8000 	nop.w
  400ca8:	1eb851ec 	.word	0x1eb851ec
  400cac:	3fe1eb85 	.word	0x3fe1eb85
  400cb0:	200009b0 	.word	0x200009b0
  400cb4:	0040306d 	.word	0x0040306d
  400cb8:	41660000 	.word	0x41660000
  400cbc:	00403285 	.word	0x00403285
  400cc0:	00402995 	.word	0x00402995
  400cc4:	004026d5 	.word	0x004026d5
  400cc8:	00402e61 	.word	0x00402e61
  400ccc:	00402f0d 	.word	0x00402f0d
  400cd0:	00400701 	.word	0x00400701
  400cd4:	f3af 8000 	nop.w

00400cd8 <angleXY_filter>:
	*value = asinf(value_X/value_Y) * (180.0/PI);
	
	return TWI_SUCCESS;
}

uint8_t angleXY_filter (float *angle_real, float *gyroData, uint8_t acel_addr, uint8_t gyro_addr){
  400cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400cdc:	4606      	mov	r6, r0
  400cde:	460f      	mov	r7, r1
  400ce0:	4614      	mov	r4, r2
  400ce2:	4698      	mov	r8, r3
	AQUISIO DO ANGULO (ACELEROMETRO):
	*/
	uint16_t adxl = 0;
	float value_X,value_Y, angle_measure;
	
	uint32_t check = adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 4, acel_addr);
  400ce4:	2032      	movs	r0, #50	; 0x32
  400ce6:	4958      	ldr	r1, [pc, #352]	; (400e48 <angleXY_filter+0x170>)
  400ce8:	2204      	movs	r2, #4
  400cea:	4623      	mov	r3, r4
  400cec:	4d57      	ldr	r5, [pc, #348]	; (400e4c <angleXY_filter+0x174>)
  400cee:	47a8      	blx	r5
	if (check != TWI_SUCCESS)
  400cf0:	b110      	cbz	r0, 400cf8 <angleXY_filter+0x20>
	return check;
  400cf2:	b2c0      	uxtb	r0, r0
  400cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  400cf8:	4b53      	ldr	r3, [pc, #332]	; (400e48 <angleXY_filter+0x170>)
  400cfa:	785a      	ldrb	r2, [r3, #1]
  400cfc:	f002 03f0 	and.w	r3, r2, #240	; 0xf0
  400d00:	2bf0      	cmp	r3, #240	; 0xf0
  400d02:	d114      	bne.n	400d2e <angleXY_filter+0x56>
		adxl = (buf[1] << 8) | (buf[0]);
  400d04:	4b50      	ldr	r3, [pc, #320]	; (400e48 <angleXY_filter+0x170>)
  400d06:	7818      	ldrb	r0, [r3, #0]
  400d08:	ea40 2202 	orr.w	r2, r0, r2, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400d0c:	4250      	negs	r0, r2
		value_X = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400d0e:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400d12:	4b4f      	ldr	r3, [pc, #316]	; (400e50 <angleXY_filter+0x178>)
  400d14:	4798      	blx	r3
  400d16:	4b4f      	ldr	r3, [pc, #316]	; (400e54 <angleXY_filter+0x17c>)
  400d18:	4798      	blx	r3
  400d1a:	a347      	add	r3, pc, #284	; (adr r3, 400e38 <angleXY_filter+0x160>)
  400d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400d20:	4d4d      	ldr	r5, [pc, #308]	; (400e58 <angleXY_filter+0x180>)
  400d22:	47a8      	blx	r5
  400d24:	4b4d      	ldr	r3, [pc, #308]	; (400e5c <angleXY_filter+0x184>)
  400d26:	4798      	blx	r3
  400d28:	f100 4500 	add.w	r5, r0, #2147483648	; 0x80000000
  400d2c:	e00f      	b.n	400d4e <angleXY_filter+0x76>
	}
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  400d2e:	4b46      	ldr	r3, [pc, #280]	; (400e48 <angleXY_filter+0x170>)
  400d30:	7818      	ldrb	r0, [r3, #0]
		value_X = (ADXL_SCALE_FACTOR * ((float)adxl));
  400d32:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
  400d36:	4b46      	ldr	r3, [pc, #280]	; (400e50 <angleXY_filter+0x178>)
  400d38:	4798      	blx	r3
  400d3a:	4b46      	ldr	r3, [pc, #280]	; (400e54 <angleXY_filter+0x17c>)
  400d3c:	4798      	blx	r3
  400d3e:	a33e      	add	r3, pc, #248	; (adr r3, 400e38 <angleXY_filter+0x160>)
  400d40:	e9d3 2300 	ldrd	r2, r3, [r3]
  400d44:	4d44      	ldr	r5, [pc, #272]	; (400e58 <angleXY_filter+0x180>)
  400d46:	47a8      	blx	r5
  400d48:	4b44      	ldr	r3, [pc, #272]	; (400e5c <angleXY_filter+0x184>)
  400d4a:	4798      	blx	r3
  400d4c:	4605      	mov	r5, r0
	}
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  400d4e:	4b3e      	ldr	r3, [pc, #248]	; (400e48 <angleXY_filter+0x170>)
  400d50:	78da      	ldrb	r2, [r3, #3]
  400d52:	f002 03f0 	and.w	r3, r2, #240	; 0xf0
  400d56:	2bf0      	cmp	r3, #240	; 0xf0
  400d58:	d115      	bne.n	400d86 <angleXY_filter+0xae>
		adxl = (buf[3] << 8) | (buf[2]);
  400d5a:	4b3b      	ldr	r3, [pc, #236]	; (400e48 <angleXY_filter+0x170>)
  400d5c:	7898      	ldrb	r0, [r3, #2]
  400d5e:	ea40 2202 	orr.w	r2, r0, r2, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400d62:	4250      	negs	r0, r2
		value_Y = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400d64:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400d68:	4b39      	ldr	r3, [pc, #228]	; (400e50 <angleXY_filter+0x178>)
  400d6a:	4798      	blx	r3
  400d6c:	4b39      	ldr	r3, [pc, #228]	; (400e54 <angleXY_filter+0x17c>)
  400d6e:	4798      	blx	r3
  400d70:	a331      	add	r3, pc, #196	; (adr r3, 400e38 <angleXY_filter+0x160>)
  400d72:	e9d3 2300 	ldrd	r2, r3, [r3]
  400d76:	f8df c0e0 	ldr.w	ip, [pc, #224]	; 400e58 <angleXY_filter+0x180>
  400d7a:	47e0      	blx	ip
  400d7c:	4b37      	ldr	r3, [pc, #220]	; (400e5c <angleXY_filter+0x184>)
  400d7e:	4798      	blx	r3
  400d80:	f100 4900 	add.w	r9, r0, #2147483648	; 0x80000000
  400d84:	e010      	b.n	400da8 <angleXY_filter+0xd0>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  400d86:	4b30      	ldr	r3, [pc, #192]	; (400e48 <angleXY_filter+0x170>)
  400d88:	7898      	ldrb	r0, [r3, #2]
		value_Y = (ADXL_SCALE_FACTOR * ((float)adxl));
  400d8a:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
  400d8e:	4b30      	ldr	r3, [pc, #192]	; (400e50 <angleXY_filter+0x178>)
  400d90:	4798      	blx	r3
  400d92:	4b30      	ldr	r3, [pc, #192]	; (400e54 <angleXY_filter+0x17c>)
  400d94:	4798      	blx	r3
  400d96:	a328      	add	r3, pc, #160	; (adr r3, 400e38 <angleXY_filter+0x160>)
  400d98:	e9d3 2300 	ldrd	r2, r3, [r3]
  400d9c:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 400e58 <angleXY_filter+0x180>
  400da0:	47e0      	blx	ip
  400da2:	4b2e      	ldr	r3, [pc, #184]	; (400e5c <angleXY_filter+0x184>)
  400da4:	4798      	blx	r3
  400da6:	4681      	mov	r9, r0
	}
	//Offset dos Eixos:
	if (acel_addr == ADXL_ADDR_HIGH){
  400da8:	2c1d      	cmp	r4, #29
  400daa:	d10a      	bne.n	400dc2 <angleXY_filter+0xea>
		value_X = value_X + ADXL_OFSTX_HIGH;
  400dac:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 400e74 <angleXY_filter+0x19c>
  400db0:	4628      	mov	r0, r5
  400db2:	492b      	ldr	r1, [pc, #172]	; (400e60 <angleXY_filter+0x188>)
  400db4:	47d0      	blx	sl
  400db6:	4604      	mov	r4, r0
		value_Y = value_Y + ADXL_OFSTY_HIGH;
  400db8:	4648      	mov	r0, r9
  400dba:	492a      	ldr	r1, [pc, #168]	; (400e64 <angleXY_filter+0x18c>)
  400dbc:	47d0      	blx	sl
  400dbe:	4601      	mov	r1, r0
  400dc0:	e00b      	b.n	400dda <angleXY_filter+0x102>
	}
	else if (acel_addr == ADXL_ADDR_LOW){
  400dc2:	2c53      	cmp	r4, #83	; 0x53
  400dc4:	d132      	bne.n	400e2c <angleXY_filter+0x154>
		value_X = value_X + ADXL_OFSTX_LOW;
  400dc6:	4628      	mov	r0, r5
  400dc8:	4927      	ldr	r1, [pc, #156]	; (400e68 <angleXY_filter+0x190>)
  400dca:	4b28      	ldr	r3, [pc, #160]	; (400e6c <angleXY_filter+0x194>)
  400dcc:	4798      	blx	r3
  400dce:	4604      	mov	r4, r0
		value_Y = value_Y + ADXL_OFSTY_LOW;
  400dd0:	4648      	mov	r0, r9
  400dd2:	4927      	ldr	r1, [pc, #156]	; (400e70 <angleXY_filter+0x198>)
  400dd4:	4b27      	ldr	r3, [pc, #156]	; (400e74 <angleXY_filter+0x19c>)
  400dd6:	4798      	blx	r3
  400dd8:	4601      	mov	r1, r0
	}
	else {
		return check;
	}
	
	value_X = - value_X;
  400dda:	f104 4000 	add.w	r0, r4, #2147483648	; 0x80000000
	//Calculo do Angulo pelos dados do acelerometro:
	//angle_measure = atanf(value_Y/value_X) * (180.0/PI);
	angle_measure = asinf(value_X/value_Y) * (180.0/PI);
  400dde:	4b26      	ldr	r3, [pc, #152]	; (400e78 <angleXY_filter+0x1a0>)
  400de0:	4798      	blx	r3
  400de2:	4b26      	ldr	r3, [pc, #152]	; (400e7c <angleXY_filter+0x1a4>)
  400de4:	4798      	blx	r3
  400de6:	4681      	mov	r9, r0
	
	/*
	AQUISIO VELOCIDADE ANGULAR (GYRO):
	*/
	*gyroData = get_gyro_value('Z', gyro_addr);
  400de8:	205a      	movs	r0, #90	; 0x5a
  400dea:	4641      	mov	r1, r8
  400dec:	4b24      	ldr	r3, [pc, #144]	; (400e80 <angleXY_filter+0x1a8>)
  400dee:	4798      	blx	r3
  400df0:	6038      	str	r0, [r7, #0]
	dt: Sample interval
	angle_measure: Angle calculated from the accelerometer measurements
	alpha: Constant
	beta: (1 - alpha)
	*/
	*angle_real = (*angle_real + *gyroData*dt)*alpha + beta*angle_measure;
  400df2:	4c24      	ldr	r4, [pc, #144]	; (400e84 <angleXY_filter+0x1ac>)
  400df4:	2100      	movs	r1, #0
  400df6:	47a0      	blx	r4
  400df8:	4d1e      	ldr	r5, [pc, #120]	; (400e74 <angleXY_filter+0x19c>)
  400dfa:	6831      	ldr	r1, [r6, #0]
  400dfc:	47a8      	blx	r5
  400dfe:	4922      	ldr	r1, [pc, #136]	; (400e88 <angleXY_filter+0x1b0>)
  400e00:	47a0      	blx	r4
  400e02:	4607      	mov	r7, r0
	}
	
	value_X = - value_X;
	//Calculo do Angulo pelos dados do acelerometro:
	//angle_measure = atanf(value_Y/value_X) * (180.0/PI);
	angle_measure = asinf(value_X/value_Y) * (180.0/PI);
  400e04:	4648      	mov	r0, r9
  400e06:	4b13      	ldr	r3, [pc, #76]	; (400e54 <angleXY_filter+0x17c>)
  400e08:	4798      	blx	r3
  400e0a:	a30d      	add	r3, pc, #52	; (adr r3, 400e40 <angleXY_filter+0x168>)
  400e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400e10:	f8df c044 	ldr.w	ip, [pc, #68]	; 400e58 <angleXY_filter+0x180>
  400e14:	47e0      	blx	ip
  400e16:	4b11      	ldr	r3, [pc, #68]	; (400e5c <angleXY_filter+0x184>)
  400e18:	4798      	blx	r3
	dt: Sample interval
	angle_measure: Angle calculated from the accelerometer measurements
	alpha: Constant
	beta: (1 - alpha)
	*/
	*angle_real = (*angle_real + *gyroData*dt)*alpha + beta*angle_measure;
  400e1a:	491c      	ldr	r1, [pc, #112]	; (400e8c <angleXY_filter+0x1b4>)
  400e1c:	47a0      	blx	r4
  400e1e:	4601      	mov	r1, r0
  400e20:	4638      	mov	r0, r7
  400e22:	47a8      	blx	r5
  400e24:	6030      	str	r0, [r6, #0]
	
	return TWI_SUCCESS;
  400e26:	2000      	movs	r0, #0
  400e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	else if (acel_addr == ADXL_ADDR_LOW){
		value_X = value_X + ADXL_OFSTX_LOW;
		value_Y = value_Y + ADXL_OFSTY_LOW;
	}
	else {
		return check;
  400e2c:	2000      	movs	r0, #0
	beta: (1 - alpha)
	*/
	*angle_real = (*angle_real + *gyroData*dt)*alpha + beta*angle_measure;
	
	return TWI_SUCCESS;
}
  400e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400e32:	bf00      	nop
  400e34:	f3af 8000 	nop.w
  400e38:	33333333 	.word	0x33333333
  400e3c:	400f3333 	.word	0x400f3333
  400e40:	1a53b118 	.word	0x1a53b118
  400e44:	404ca5dc 	.word	0x404ca5dc
  400e48:	200009c0 	.word	0x200009c0
  400e4c:	00400731 	.word	0x00400731
  400e50:	0040306d 	.word	0x0040306d
  400e54:	00402995 	.word	0x00402995
  400e58:	00402a3d 	.word	0x00402a3d
  400e5c:	00402e61 	.word	0x00402e61
  400e60:	43340000 	.word	0x43340000
  400e64:	44238000 	.word	0x44238000
  400e68:	43960000 	.word	0x43960000
  400e6c:	00402f09 	.word	0x00402f09
  400e70:	43f50000 	.word	0x43f50000
  400e74:	00402f0d 	.word	0x00402f0d
  400e78:	00403285 	.word	0x00403285
  400e7c:	004022a1 	.word	0x004022a1
  400e80:	00400be1 	.word	0x00400be1
  400e84:	0040311d 	.word	0x0040311d
  400e88:	3f555326 	.word	0x3f555326
  400e8c:	3e2ab368 	.word	0x3e2ab368

00400e90 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e94:	460e      	mov	r6, r1
  400e96:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400e98:	3801      	subs	r0, #1
  400e9a:	2802      	cmp	r0, #2
  400e9c:	d80f      	bhi.n	400ebe <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  400e9e:	b192      	cbz	r2, 400ec6 <_write+0x36>
  400ea0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400ea2:	f8df 803c 	ldr.w	r8, [pc, #60]	; 400ee0 <_write+0x50>
  400ea6:	4f0d      	ldr	r7, [pc, #52]	; (400edc <_write+0x4c>)
  400ea8:	f8d8 0000 	ldr.w	r0, [r8]
  400eac:	5d31      	ldrb	r1, [r6, r4]
  400eae:	683b      	ldr	r3, [r7, #0]
  400eb0:	4798      	blx	r3
  400eb2:	2800      	cmp	r0, #0
  400eb4:	db0a      	blt.n	400ecc <_write+0x3c>
			return -1;
		}
		++nChars;
  400eb6:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400eb8:	42a5      	cmp	r5, r4
  400eba:	d1f5      	bne.n	400ea8 <_write+0x18>
  400ebc:	e00a      	b.n	400ed4 <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400ebe:	f04f 30ff 	mov.w	r0, #4294967295
  400ec2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  400ec6:	2000      	movs	r0, #0
  400ec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400ecc:	f04f 30ff 	mov.w	r0, #4294967295
  400ed0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  400ed4:	4620      	mov	r0, r4
	}
	return nChars;
}
  400ed6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400eda:	bf00      	nop
  400edc:	20000c0c 	.word	0x20000c0c
  400ee0:	20000c10 	.word	0x20000c10

00400ee4 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400ee4:	b470      	push	{r4, r5, r6}
  400ee6:	b083      	sub	sp, #12
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400ee8:	f1c0 0011 	rsb	r0, r0, #17
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  400eec:	2810      	cmp	r0, #16
  400eee:	bf34      	ite	cc
  400ef0:	4606      	movcc	r6, r0
  400ef2:	2610      	movcs	r6, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400ef4:	2e00      	cmp	r6, #0
  400ef6:	bf08      	it	eq
  400ef8:	2601      	moveq	r6, #1

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400efa:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400efc:	4d0f      	ldr	r5, [pc, #60]	; (400f3c <aat31xx_set_backlight+0x58>)
  400efe:	f44f 5400 	mov.w	r4, #8192	; 0x2000
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400f02:	2018      	movs	r0, #24
  400f04:	636c      	str	r4, [r5, #52]	; 0x34
  400f06:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  400f08:	9b01      	ldr	r3, [sp, #4]
  400f0a:	1e5a      	subs	r2, r3, #1
  400f0c:	9201      	str	r2, [sp, #4]
  400f0e:	2b00      	cmp	r3, #0
  400f10:	d1fa      	bne.n	400f08 <aat31xx_set_backlight+0x24>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f12:	632c      	str	r4, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  400f14:	9001      	str	r0, [sp, #4]
		while (ul_delay--) {
  400f16:	9b01      	ldr	r3, [sp, #4]
  400f18:	1e5a      	subs	r2, r3, #1
  400f1a:	9201      	str	r2, [sp, #4]
  400f1c:	2b00      	cmp	r3, #0
  400f1e:	d1fa      	bne.n	400f16 <aat31xx_set_backlight+0x32>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  400f20:	3101      	adds	r1, #1
  400f22:	428e      	cmp	r6, r1
  400f24:	d8ee      	bhi.n	400f04 <aat31xx_set_backlight+0x20>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  400f26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400f2a:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400f2c:	9b01      	ldr	r3, [sp, #4]
  400f2e:	1e5a      	subs	r2, r3, #1
  400f30:	9201      	str	r2, [sp, #4]
  400f32:	2b00      	cmp	r3, #0
  400f34:	d1fa      	bne.n	400f2c <aat31xx_set_backlight+0x48>
	}
}
  400f36:	b003      	add	sp, #12
  400f38:	bc70      	pop	{r4, r5, r6}
  400f3a:	4770      	bx	lr
  400f3c:	400e1200 	.word	0x400e1200

00400f40 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400f40:	b082      	sub	sp, #8
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400f42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400f46:	4b06      	ldr	r3, [pc, #24]	; (400f60 <aat31xx_disable_backlight+0x20>)
  400f48:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  400f4a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400f4e:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400f50:	9b01      	ldr	r3, [sp, #4]
  400f52:	1e5a      	subs	r2, r3, #1
  400f54:	9201      	str	r2, [sp, #4]
  400f56:	2b00      	cmp	r3, #0
  400f58:	d1fa      	bne.n	400f50 <aat31xx_disable_backlight+0x10>
	}
}
  400f5a:	b002      	add	sp, #8
  400f5c:	4770      	bx	lr
  400f5e:	bf00      	nop
  400f60:	400e1200 	.word	0x400e1200

00400f64 <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  400f64:	b082      	sub	sp, #8
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400f66:	2300      	movs	r3, #0
  400f68:	9301      	str	r3, [sp, #4]
  400f6a:	9b01      	ldr	r3, [sp, #4]
  400f6c:	4298      	cmp	r0, r3
  400f6e:	d911      	bls.n	400f94 <ili9225_delay+0x30>
		for(i = 0; i < 100000; i++) {
  400f70:	2100      	movs	r1, #0
  400f72:	4a09      	ldr	r2, [pc, #36]	; (400f98 <ili9225_delay+0x34>)
  400f74:	9101      	str	r1, [sp, #4]
  400f76:	9b01      	ldr	r3, [sp, #4]
  400f78:	4293      	cmp	r3, r2
  400f7a:	d805      	bhi.n	400f88 <ili9225_delay+0x24>
  400f7c:	9b01      	ldr	r3, [sp, #4]
  400f7e:	3301      	adds	r3, #1
  400f80:	9301      	str	r3, [sp, #4]
  400f82:	9b01      	ldr	r3, [sp, #4]
  400f84:	4293      	cmp	r3, r2
  400f86:	d9f9      	bls.n	400f7c <ili9225_delay+0x18>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  400f88:	9b01      	ldr	r3, [sp, #4]
  400f8a:	3301      	adds	r3, #1
  400f8c:	9301      	str	r3, [sp, #4]
  400f8e:	9b01      	ldr	r3, [sp, #4]
  400f90:	4283      	cmp	r3, r0
  400f92:	d3ef      	bcc.n	400f74 <ili9225_delay+0x10>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  400f94:	b002      	add	sp, #8
  400f96:	4770      	bx	lr
  400f98:	0001869f 	.word	0x0001869f

00400f9c <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400f9c:	b430      	push	{r4, r5}
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  400f9e:	6804      	ldr	r4, [r0, #0]
  400fa0:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  400fa2:	bf84      	itt	hi
  400fa4:	24af      	movhi	r4, #175	; 0xaf
  400fa6:	6004      	strhi	r4, [r0, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  400fa8:	6814      	ldr	r4, [r2, #0]
  400faa:	2caf      	cmp	r4, #175	; 0xaf
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  400fac:	bf84      	itt	hi
  400fae:	24af      	movhi	r4, #175	; 0xaf
  400fb0:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  400fb2:	680c      	ldr	r4, [r1, #0]
  400fb4:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  400fb6:	bf84      	itt	hi
  400fb8:	24db      	movhi	r4, #219	; 0xdb
  400fba:	600c      	strhi	r4, [r1, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  400fbc:	681c      	ldr	r4, [r3, #0]
  400fbe:	2cdb      	cmp	r4, #219	; 0xdb
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  400fc0:	bf84      	itt	hi
  400fc2:	24db      	movhi	r4, #219	; 0xdb
  400fc4:	601c      	strhi	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400fc6:	6804      	ldr	r4, [r0, #0]
  400fc8:	6815      	ldr	r5, [r2, #0]
  400fca:	42ac      	cmp	r4, r5
		ul = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  400fcc:	bf84      	itt	hi
  400fce:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = ul;
  400fd0:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400fd2:	680a      	ldr	r2, [r1, #0]
  400fd4:	6818      	ldr	r0, [r3, #0]
  400fd6:	4282      	cmp	r2, r0
		ul = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400fd8:	bf84      	itt	hi
  400fda:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = ul;
  400fdc:	601a      	strhi	r2, [r3, #0]
	}
}
  400fde:	bc30      	pop	{r4, r5}
  400fe0:	4770      	bx	lr
  400fe2:	bf00      	nop

00400fe4 <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  400fe4:	b570      	push	{r4, r5, r6, lr}
  400fe6:	4606      	mov	r6, r0
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  400fe8:	4c0b      	ldr	r4, [pc, #44]	; (401018 <ili9225_write_cmd+0x34>)
  400fea:	4620      	mov	r0, r4
  400fec:	2102      	movs	r1, #2
  400fee:	2200      	movs	r2, #0
  400ff0:	4d0a      	ldr	r5, [pc, #40]	; (40101c <ili9225_write_cmd+0x38>)
  400ff2:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400ff4:	2301      	movs	r3, #1
  400ff6:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  400ff8:	201c      	movs	r0, #28
  400ffa:	4b09      	ldr	r3, [pc, #36]	; (401020 <ili9225_write_cmd+0x3c>)
  400ffc:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  400ffe:	4620      	mov	r0, r4
  401000:	4631      	mov	r1, r6
  401002:	2202      	movs	r2, #2
  401004:	2300      	movs	r3, #0
  401006:	4e07      	ldr	r6, [pc, #28]	; (401024 <ili9225_write_cmd+0x40>)
  401008:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40100a:	2102      	movs	r1, #2
  40100c:	6021      	str	r1, [r4, #0]

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  40100e:	4620      	mov	r0, r4
  401010:	2280      	movs	r2, #128	; 0x80
  401012:	47a8      	blx	r5
  401014:	bd70      	pop	{r4, r5, r6, pc}
  401016:	bf00      	nop
  401018:	40008000 	.word	0x40008000
  40101c:	00400351 	.word	0x00400351
  401020:	004017c5 	.word	0x004017c5
  401024:	00400295 	.word	0x00400295

00401028 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  401028:	b538      	push	{r3, r4, r5, lr}
  40102a:	4605      	mov	r5, r0
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40102c:	4c07      	ldr	r4, [pc, #28]	; (40104c <ili9225_write_ram+0x24>)
  40102e:	2301      	movs	r3, #1
  401030:	6023      	str	r3, [r4, #0]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  401032:	201c      	movs	r0, #28
  401034:	4b06      	ldr	r3, [pc, #24]	; (401050 <ili9225_write_ram+0x28>)
  401036:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  401038:	4620      	mov	r0, r4
  40103a:	4629      	mov	r1, r5
  40103c:	2202      	movs	r2, #2
  40103e:	2300      	movs	r3, #0
  401040:	4d04      	ldr	r5, [pc, #16]	; (401054 <ili9225_write_ram+0x2c>)
  401042:	47a8      	blx	r5
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  401044:	2302      	movs	r3, #2
  401046:	6023      	str	r3, [r4, #0]
  401048:	bd38      	pop	{r3, r4, r5, pc}
  40104a:	bf00      	nop
  40104c:	40008000 	.word	0x40008000
  401050:	004017a9 	.word	0x004017a9
  401054:	00400295 	.word	0x00400295

00401058 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  401058:	b510      	push	{r4, lr}
  40105a:	460c      	mov	r4, r1
	ili9225_write_cmd(uc_reg);
  40105c:	4b02      	ldr	r3, [pc, #8]	; (401068 <ili9225_write_register+0x10>)
  40105e:	4798      	blx	r3
	ili9225_write_ram(us_data);
  401060:	4620      	mov	r0, r4
  401062:	4b02      	ldr	r3, [pc, #8]	; (40106c <ili9225_write_register+0x14>)
  401064:	4798      	blx	r3
  401066:	bd10      	pop	{r4, pc}
  401068:	00400fe5 	.word	0x00400fe5
  40106c:	00401029 	.word	0x00401029

00401070 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  401070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401074:	b082      	sub	sp, #8
  401076:	4605      	mov	r5, r0
	volatile uint32_t i;
	if (ul_size == 0)
  401078:	460c      	mov	r4, r1
  40107a:	b1f1      	cbz	r1, 4010ba <ili9225_write_ram_buffer+0x4a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40107c:	2201      	movs	r2, #1
  40107e:	4b10      	ldr	r3, [pc, #64]	; (4010c0 <ili9225_write_ram_buffer+0x50>)
  401080:	601a      	str	r2, [r3, #0]

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  401082:	201c      	movs	r0, #28
  401084:	4b0f      	ldr	r3, [pc, #60]	; (4010c4 <ili9225_write_ram_buffer+0x54>)
  401086:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  401088:	2300      	movs	r3, #0
  40108a:	9301      	str	r3, [sp, #4]
  40108c:	9b01      	ldr	r3, [sp, #4]
  40108e:	429c      	cmp	r4, r3
  401090:	d910      	bls.n	4010b4 <ili9225_write_ram_buffer+0x44>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  401092:	f8df 802c 	ldr.w	r8, [pc, #44]	; 4010c0 <ili9225_write_ram_buffer+0x50>
  401096:	2702      	movs	r7, #2
  401098:	4e0b      	ldr	r6, [pc, #44]	; (4010c8 <ili9225_write_ram_buffer+0x58>)
  40109a:	9b01      	ldr	r3, [sp, #4]
  40109c:	4640      	mov	r0, r8
  40109e:	f835 1013 	ldrh.w	r1, [r5, r3, lsl #1]
  4010a2:	463a      	mov	r2, r7
  4010a4:	2300      	movs	r3, #0
  4010a6:	47b0      	blx	r6
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  4010a8:	9b01      	ldr	r3, [sp, #4]
  4010aa:	3301      	adds	r3, #1
  4010ac:	9301      	str	r3, [sp, #4]
  4010ae:	9b01      	ldr	r3, [sp, #4]
  4010b0:	429c      	cmp	r4, r3
  4010b2:	d8f2      	bhi.n	40109a <ili9225_write_ram_buffer+0x2a>
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4010b4:	2202      	movs	r2, #2
  4010b6:	4b02      	ldr	r3, [pc, #8]	; (4010c0 <ili9225_write_ram_buffer+0x50>)
  4010b8:	601a      	str	r2, [r3, #0]
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
}
  4010ba:	b002      	add	sp, #8
  4010bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4010c0:	40008000 	.word	0x40008000
  4010c4:	004017a9 	.word	0x004017a9
  4010c8:	00400295 	.word	0x00400295

004010cc <ili9225_spi_handler>:
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
	return p_spi->SPI_IMR;
  4010cc:	4b03      	ldr	r3, [pc, #12]	; (4010dc <ili9225_spi_handler+0x10>)
  4010ce:	69da      	ldr	r2, [r3, #28]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IDR = ul_sources;
  4010d0:	619a      	str	r2, [r3, #24]
	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  4010d2:	2201      	movs	r2, #1
  4010d4:	4b02      	ldr	r3, [pc, #8]	; (4010e0 <ili9225_spi_handler+0x14>)
  4010d6:	701a      	strb	r2, [r3, #0]
  4010d8:	4770      	bx	lr
  4010da:	bf00      	nop
  4010dc:	40008000 	.word	0x40008000
  4010e0:	20000b24 	.word	0x20000b24

004010e4 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  4010e4:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1,
  4010e6:	2007      	movs	r0, #7
  4010e8:	f241 0117 	movw	r1, #4119	; 0x1017
  4010ec:	4b01      	ldr	r3, [pc, #4]	; (4010f4 <ili9225_display_on+0x10>)
  4010ee:	4798      	blx	r3
  4010f0:	bd08      	pop	{r3, pc}
  4010f2:	bf00      	nop
  4010f4:	00401059 	.word	0x00401059

004010f8 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  4010f8:	b508      	push	{r3, lr}
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  4010fa:	2007      	movs	r0, #7
  4010fc:	2100      	movs	r1, #0
  4010fe:	4b01      	ldr	r3, [pc, #4]	; (401104 <ili9225_display_off+0xc>)
  401100:	4798      	blx	r3
  401102:	bd08      	pop	{r3, pc}
  401104:	00401059 	.word	0x00401059

00401108 <ili9225_set_foreground_color>:
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
  401108:	f400 417c 	and.w	r1, r0, #64512	; 0xfc00
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  40110c:	f400 0378 	and.w	r3, r0, #16252928	; 0xf80000
  401110:	0a1b      	lsrs	r3, r3, #8
  401112:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  401116:	f3c0 00c4 	ubfx	r0, r0, #3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  40111a:	4301      	orrs	r1, r0
  40111c:	4a04      	ldr	r2, [pc, #16]	; (401130 <ili9225_set_foreground_color+0x28>)
  40111e:	1e93      	subs	r3, r2, #2
  401120:	f502 72af 	add.w	r2, r2, #350	; 0x15e
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = w_color;
  401124:	f823 1f02 	strh.w	r1, [r3, #2]!
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  401128:	4293      	cmp	r3, r2
  40112a:	d1fb      	bne.n	401124 <ili9225_set_foreground_color+0x1c>
		g_ul_pixel_cache[i] = w_color;
	}
}
  40112c:	4770      	bx	lr
  40112e:	bf00      	nop
  401130:	200009c4 	.word	0x200009c4

00401134 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  401134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401136:	4606      	mov	r6, r0
  401138:	460d      	mov	r5, r1
  40113a:	461f      	mov	r7, r3
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  40113c:	3a01      	subs	r2, #1
  40113e:	1811      	adds	r1, r2, r0
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  401140:	2036      	movs	r0, #54	; 0x36
  401142:	b2c9      	uxtb	r1, r1
  401144:	4c06      	ldr	r4, [pc, #24]	; (401160 <ili9225_set_window+0x2c>)
  401146:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  401148:	2037      	movs	r0, #55	; 0x37
  40114a:	b2f1      	uxtb	r1, r6
  40114c:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  40114e:	3f01      	subs	r7, #1
  401150:	1979      	adds	r1, r7, r5
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  401152:	2038      	movs	r0, #56	; 0x38
  401154:	b2c9      	uxtb	r1, r1
  401156:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  401158:	2039      	movs	r0, #57	; 0x39
  40115a:	b2e9      	uxtb	r1, r5
  40115c:	47a0      	blx	r4
  40115e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401160:	00401059 	.word	0x00401059

00401164 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  401164:	b538      	push	{r3, r4, r5, lr}
  401166:	460d      	mov	r5, r1
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  401168:	b2c1      	uxtb	r1, r0
  40116a:	2020      	movs	r0, #32
  40116c:	4c02      	ldr	r4, [pc, #8]	; (401178 <ili9225_set_cursor_position+0x14>)
  40116e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  401170:	2021      	movs	r0, #33	; 0x21
  401172:	b2e9      	uxtb	r1, r5
  401174:	47a0      	blx	r4
  401176:	bd38      	pop	{r3, r4, r5, pc}
  401178:	00401059 	.word	0x00401059

0040117c <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  40117c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401180:	b085      	sub	sp, #20
  401182:	4681      	mov	r9, r0
	struct spi_device ILI9225_SPI_DEVICE = {
  401184:	f04f 0802 	mov.w	r8, #2
  401188:	af04      	add	r7, sp, #16
  40118a:	f847 8d04 	str.w	r8, [r7, #-4]!
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  40118e:	201d      	movs	r0, #29
  401190:	4c5e      	ldr	r4, [pc, #376]	; (40130c <ili9225_init+0x190>)
  401192:	47a0      	blx	r4
	ili9225_delay(2); /* wait for at least 2ms */
  401194:	4640      	mov	r0, r8
  401196:	4e5e      	ldr	r6, [pc, #376]	; (401310 <ili9225_init+0x194>)
  401198:	47b0      	blx	r6

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  40119a:	201d      	movs	r0, #29
  40119c:	4b5d      	ldr	r3, [pc, #372]	; (401314 <ili9225_init+0x198>)
  40119e:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  4011a0:	2014      	movs	r0, #20
  4011a2:	47b0      	blx	r6

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  4011a4:	201d      	movs	r0, #29
  4011a6:	47a0      	blx	r4
	ili9225_delay(50); /* wait for at least 50ms */
  4011a8:	2032      	movs	r0, #50	; 0x32
  4011aa:	47b0      	blx	r6
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4011ac:	4c5a      	ldr	r4, [pc, #360]	; (401318 <ili9225_init+0x19c>)
  4011ae:	f8c4 8000 	str.w	r8, [r4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SWRST;
  4011b2:	2380      	movs	r3, #128	; 0x80
  4011b4:	6023      	str	r3, [r4, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  4011b6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  4011ba:	6023      	str	r3, [r4, #0]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4011bc:	4b57      	ldr	r3, [pc, #348]	; (40131c <ili9225_init+0x1a0>)
  4011be:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4011c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4011c6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4011ca:	2500      	movs	r5, #0
  4011cc:	f883 5315 	strb.w	r5, [r3, #789]	; 0x315

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4011d0:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  4011d2:	4620      	mov	r0, r4
  4011d4:	4b52      	ldr	r3, [pc, #328]	; (401320 <ili9225_init+0x1a4>)
  4011d6:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  4011d8:	9500      	str	r5, [sp, #0]
  4011da:	4620      	mov	r0, r4
  4011dc:	4639      	mov	r1, r7
  4011de:	462a      	mov	r2, r5
  4011e0:	4b50      	ldr	r3, [pc, #320]	; (401324 <ili9225_init+0x1a8>)
  4011e2:	f8df c15c 	ldr.w	ip, [pc, #348]	; 401340 <ili9225_init+0x1c4>
  4011e6:	47e0      	blx	ip
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  4011e8:	4620      	mov	r0, r4
  4011ea:	4639      	mov	r1, r7
  4011ec:	4b4e      	ldr	r3, [pc, #312]	; (401328 <ili9225_init+0x1ac>)
  4011ee:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4011f0:	2701      	movs	r7, #1
  4011f2:	6027      	str	r7, [r4, #0]
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  4011f4:	6167      	str	r7, [r4, #20]
	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);

	/* Turn off LCD */
	ili9225_display_off();
  4011f6:	4b4d      	ldr	r3, [pc, #308]	; (40132c <ili9225_init+0x1b0>)
  4011f8:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  4011fa:	4638      	mov	r0, r7
  4011fc:	f44f 718e 	mov.w	r1, #284	; 0x11c
  401200:	4c4b      	ldr	r4, [pc, #300]	; (401330 <ili9225_init+0x1b4>)
  401202:	47a0      	blx	r4
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  401204:	4640      	mov	r0, r8
  401206:	f44f 7180 	mov.w	r1, #256	; 0x100
  40120a:	47a0      	blx	r4
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  40120c:	2003      	movs	r0, #3
  40120e:	f241 0130 	movw	r1, #4144	; 0x1030
  401212:	47a0      	blx	r4
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  401214:	2008      	movs	r0, #8
  401216:	f640 0108 	movw	r1, #2056	; 0x808
  40121a:	47a0      	blx	r4
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  40121c:	200c      	movs	r0, #12
  40121e:	4639      	mov	r1, r7
  401220:	47a0      	blx	r4
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  401222:	200f      	movs	r0, #15
  401224:	f640 2101 	movw	r1, #2561	; 0xa01
  401228:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  40122a:	2020      	movs	r0, #32
  40122c:	21b0      	movs	r1, #176	; 0xb0
  40122e:	47a0      	blx	r4
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  401230:	2021      	movs	r0, #33	; 0x21
  401232:	21dc      	movs	r1, #220	; 0xdc
  401234:	47a0      	blx	r4

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  401236:	2010      	movs	r0, #16
  401238:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  40123c:	47a0      	blx	r4
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  40123e:	2011      	movs	r0, #17
  401240:	f241 0138 	movw	r1, #4152	; 0x1038
  401244:	47a0      	blx	r4
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  401246:	2032      	movs	r0, #50	; 0x32
  401248:	47b0      	blx	r6

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  40124a:	2012      	movs	r0, #18
  40124c:	f241 1121 	movw	r1, #4385	; 0x1121
  401250:	47a0      	blx	r4
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  401252:	2013      	movs	r0, #19
  401254:	214e      	movs	r1, #78	; 0x4e
  401256:	47a0      	blx	r4
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  401258:	2014      	movs	r0, #20
  40125a:	f246 716f 	movw	r1, #26479	; 0x676f
  40125e:	47a0      	blx	r4
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  401260:	2030      	movs	r0, #48	; 0x30
  401262:	4629      	mov	r1, r5
  401264:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  401266:	2031      	movs	r0, #49	; 0x31
  401268:	21db      	movs	r1, #219	; 0xdb
  40126a:	47a0      	blx	r4
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  40126c:	2032      	movs	r0, #50	; 0x32
  40126e:	4629      	mov	r1, r5
  401270:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  401272:	2033      	movs	r0, #51	; 0x33
  401274:	4629      	mov	r1, r5
  401276:	47a0      	blx	r4
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  401278:	2034      	movs	r0, #52	; 0x34
  40127a:	21db      	movs	r1, #219	; 0xdb
  40127c:	47a0      	blx	r4
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  40127e:	2035      	movs	r0, #53	; 0x35
  401280:	4629      	mov	r1, r5
  401282:	47a0      	blx	r4
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  401284:	2036      	movs	r0, #54	; 0x36
  401286:	21b0      	movs	r1, #176	; 0xb0
  401288:	47a0      	blx	r4
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  40128a:	2037      	movs	r0, #55	; 0x37
  40128c:	4629      	mov	r1, r5
  40128e:	47a0      	blx	r4
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  401290:	2038      	movs	r0, #56	; 0x38
  401292:	21dc      	movs	r1, #220	; 0xdc
  401294:	47a0      	blx	r4
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  401296:	2039      	movs	r0, #57	; 0x39
  401298:	4629      	mov	r1, r5
  40129a:	47a0      	blx	r4

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  40129c:	2050      	movs	r0, #80	; 0x50
  40129e:	4629      	mov	r1, r5
  4012a0:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  4012a2:	2051      	movs	r0, #81	; 0x51
  4012a4:	f240 610a 	movw	r1, #1546	; 0x60a
  4012a8:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  4012aa:	2052      	movs	r0, #82	; 0x52
  4012ac:	f640 510a 	movw	r1, #3338	; 0xd0a
  4012b0:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  4012b2:	2053      	movs	r0, #83	; 0x53
  4012b4:	f240 3103 	movw	r1, #771	; 0x303
  4012b8:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  4012ba:	2054      	movs	r0, #84	; 0x54
  4012bc:	f640 210d 	movw	r1, #2573	; 0xa0d
  4012c0:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  4012c2:	2055      	movs	r0, #85	; 0x55
  4012c4:	f640 2106 	movw	r1, #2566	; 0xa06
  4012c8:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  4012ca:	2056      	movs	r0, #86	; 0x56
  4012cc:	4629      	mov	r1, r5
  4012ce:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  4012d0:	2057      	movs	r0, #87	; 0x57
  4012d2:	f240 3103 	movw	r1, #771	; 0x303
  4012d6:	47a0      	blx	r4
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  4012d8:	2058      	movs	r0, #88	; 0x58
  4012da:	4629      	mov	r1, r5
  4012dc:	47a0      	blx	r4
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  4012de:	2059      	movs	r0, #89	; 0x59
  4012e0:	4629      	mov	r1, r5
  4012e2:	47a0      	blx	r4

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4012e4:	4628      	mov	r0, r5
  4012e6:	4629      	mov	r1, r5
  4012e8:	f8d9 2000 	ldr.w	r2, [r9]
  4012ec:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4012f0:	4c10      	ldr	r4, [pc, #64]	; (401334 <ili9225_init+0x1b8>)
  4012f2:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  4012f4:	f8d9 0008 	ldr.w	r0, [r9, #8]
  4012f8:	4b0f      	ldr	r3, [pc, #60]	; (401338 <ili9225_init+0x1bc>)
  4012fa:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  4012fc:	4628      	mov	r0, r5
  4012fe:	4629      	mov	r1, r5
  401300:	4b0e      	ldr	r3, [pc, #56]	; (40133c <ili9225_init+0x1c0>)
  401302:	4798      	blx	r3
	return 0;
}
  401304:	4628      	mov	r0, r5
  401306:	b005      	add	sp, #20
  401308:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40130c:	004017a9 	.word	0x004017a9
  401310:	00400f65 	.word	0x00400f65
  401314:	004017c5 	.word	0x004017c5
  401318:	40008000 	.word	0x40008000
  40131c:	e000e100 	.word	0xe000e100
  401320:	00400119 	.word	0x00400119
  401324:	00bebc20 	.word	0x00bebc20
  401328:	004001e9 	.word	0x004001e9
  40132c:	004010f9 	.word	0x004010f9
  401330:	00401059 	.word	0x00401059
  401334:	00401135 	.word	0x00401135
  401338:	00401109 	.word	0x00401109
  40133c:	00401165 	.word	0x00401165
  401340:	0040016d 	.word	0x0040016d

00401344 <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  401344:	b508      	push	{r3, lr}
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  401346:	28af      	cmp	r0, #175	; 0xaf
  401348:	d80e      	bhi.n	401368 <ili9225_draw_pixel+0x24>
  40134a:	29db      	cmp	r1, #219	; 0xdb
  40134c:	d80e      	bhi.n	40136c <ili9225_draw_pixel+0x28>
		return 1;
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  40134e:	b280      	uxth	r0, r0
  401350:	b289      	uxth	r1, r1
  401352:	4b07      	ldr	r3, [pc, #28]	; (401370 <ili9225_draw_pixel+0x2c>)
  401354:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  401356:	2022      	movs	r0, #34	; 0x22
  401358:	4b06      	ldr	r3, [pc, #24]	; (401374 <ili9225_draw_pixel+0x30>)
  40135a:	4798      	blx	r3
	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
  40135c:	4b06      	ldr	r3, [pc, #24]	; (401378 <ili9225_draw_pixel+0x34>)
  40135e:	8818      	ldrh	r0, [r3, #0]
  401360:	4b06      	ldr	r3, [pc, #24]	; (40137c <ili9225_draw_pixel+0x38>)
  401362:	4798      	blx	r3
	return 0;
  401364:	2000      	movs	r0, #0
  401366:	bd08      	pop	{r3, pc}
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
		return 1;
  401368:	2001      	movs	r0, #1
  40136a:	bd08      	pop	{r3, pc}
  40136c:	2001      	movs	r0, #1

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
	ili9225_write_ram(*g_ul_pixel_cache);
	return 0;
}
  40136e:	bd08      	pop	{r3, pc}
  401370:	00401165 	.word	0x00401165
  401374:	00400fe5 	.word	0x00400fe5
  401378:	200009c4 	.word	0x200009c4
  40137c:	00401029 	.word	0x00401029

00401380 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  401380:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401384:	b084      	sub	sp, #16
  401386:	9003      	str	r0, [sp, #12]
  401388:	9102      	str	r1, [sp, #8]
  40138a:	9201      	str	r2, [sp, #4]
  40138c:	9300      	str	r3, [sp, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40138e:	a803      	add	r0, sp, #12
  401390:	a902      	add	r1, sp, #8
  401392:	aa01      	add	r2, sp, #4
  401394:	466b      	mov	r3, sp
  401396:	4c21      	ldr	r4, [pc, #132]	; (40141c <ili9225_draw_filled_rectangle+0x9c>)
  401398:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  40139a:	9a03      	ldr	r2, [sp, #12]
  40139c:	9b02      	ldr	r3, [sp, #8]
  40139e:	9901      	ldr	r1, [sp, #4]
  4013a0:	1c4d      	adds	r5, r1, #1
  4013a2:	9900      	ldr	r1, [sp, #0]
  4013a4:	1c4c      	adds	r4, r1, #1
  4013a6:	4610      	mov	r0, r2
  4013a8:	4619      	mov	r1, r3
  4013aa:	1aaa      	subs	r2, r5, r2
  4013ac:	1ae3      	subs	r3, r4, r3
  4013ae:	4c1c      	ldr	r4, [pc, #112]	; (401420 <ili9225_draw_filled_rectangle+0xa0>)
  4013b0:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  4013b2:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  4013b6:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4013ba:	4b1a      	ldr	r3, [pc, #104]	; (401424 <ili9225_draw_filled_rectangle+0xa4>)
  4013bc:	4798      	blx	r3
/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  4013be:	2022      	movs	r0, #34	; 0x22
  4013c0:	4b19      	ldr	r3, [pc, #100]	; (401428 <ili9225_draw_filled_rectangle+0xa8>)
  4013c2:	4798      	blx	r3
	ili9225_set_cursor_position(ul_x1, ul_y1);

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4013c4:	9b02      	ldr	r3, [sp, #8]
  4013c6:	9a00      	ldr	r2, [sp, #0]
  4013c8:	1ad2      	subs	r2, r2, r3
  4013ca:	9b01      	ldr	r3, [sp, #4]
  4013cc:	f103 0801 	add.w	r8, r3, #1
  4013d0:	9b03      	ldr	r3, [sp, #12]
  4013d2:	ebc3 0808 	rsb	r8, r3, r8
  4013d6:	fb02 8808 	mla	r8, r2, r8, r8
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4013da:	4c14      	ldr	r4, [pc, #80]	; (40142c <ili9225_draw_filled_rectangle+0xac>)
  4013dc:	fba4 3408 	umull	r3, r4, r4, r8
	while (blocks--) {
  4013e0:	09e4      	lsrs	r4, r4, #7
  4013e2:	d007      	beq.n	4013f4 <ili9225_draw_filled_rectangle+0x74>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  4013e4:	4f12      	ldr	r7, [pc, #72]	; (401430 <ili9225_draw_filled_rectangle+0xb0>)
  4013e6:	26b0      	movs	r6, #176	; 0xb0
  4013e8:	4d12      	ldr	r5, [pc, #72]	; (401434 <ili9225_draw_filled_rectangle+0xb4>)
  4013ea:	4638      	mov	r0, r7
  4013ec:	4631      	mov	r1, r6
  4013ee:	47a8      	blx	r5
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  4013f0:	3c01      	subs	r4, #1
  4013f2:	d1fa      	bne.n	4013ea <ili9225_draw_filled_rectangle+0x6a>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  4013f4:	490d      	ldr	r1, [pc, #52]	; (40142c <ili9225_draw_filled_rectangle+0xac>)
  4013f6:	fba1 3108 	umull	r3, r1, r1, r8
  4013fa:	09c9      	lsrs	r1, r1, #7
  4013fc:	24b0      	movs	r4, #176	; 0xb0
  4013fe:	480c      	ldr	r0, [pc, #48]	; (401430 <ili9225_draw_filled_rectangle+0xb0>)
  401400:	fb04 8111 	mls	r1, r4, r1, r8
  401404:	4b0b      	ldr	r3, [pc, #44]	; (401434 <ili9225_draw_filled_rectangle+0xb4>)
  401406:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  401408:	2000      	movs	r0, #0
  40140a:	4601      	mov	r1, r0
  40140c:	4622      	mov	r2, r4
  40140e:	23dc      	movs	r3, #220	; 0xdc
  401410:	4c03      	ldr	r4, [pc, #12]	; (401420 <ili9225_draw_filled_rectangle+0xa0>)
  401412:	47a0      	blx	r4
}
  401414:	b004      	add	sp, #16
  401416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40141a:	bf00      	nop
  40141c:	00400f9d 	.word	0x00400f9d
  401420:	00401135 	.word	0x00401135
  401424:	00401165 	.word	0x00401165
  401428:	00400fe5 	.word	0x00400fe5
  40142c:	ba2e8ba3 	.word	0xba2e8ba3
  401430:	200009c4 	.word	0x200009c4
  401434:	00401071 	.word	0x00401071

00401438 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  401438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40143c:	b087      	sub	sp, #28
  40143e:	9004      	str	r0, [sp, #16]
  401440:	468b      	mov	fp, r1
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  401442:	7813      	ldrb	r3, [r2, #0]
  401444:	2b00      	cmp	r3, #0
  401446:	d04a      	beq.n	4014de <ili9225_draw_string+0xa6>
  401448:	9203      	str	r2, [sp, #12]
  40144a:	9002      	str	r0, [sp, #8]
  40144c:	4a25      	ldr	r2, [pc, #148]	; (4014e4 <ili9225_draw_string+0xac>)
  40144e:	f2a2 226b 	subw	r2, r2, #619	; 0x26b
  401452:	9205      	str	r2, [sp, #20]
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  401454:	f8df 9090 	ldr.w	r9, [pc, #144]	; 4014e8 <ili9225_draw_string+0xb0>
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  401458:	2b0a      	cmp	r3, #10
  40145a:	d104      	bne.n	401466 <ili9225_draw_string+0x2e>
			ul_y += gfont.height + 2;
  40145c:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  401460:	9b04      	ldr	r3, [sp, #16]
  401462:	9302      	str	r3, [sp, #8]
  401464:	e035      	b.n	4014d2 <ili9225_draw_string+0x9a>
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  401466:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40146a:	009b      	lsls	r3, r3, #2
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  40146c:	f2a3 267f 	subw	r6, r3, #639	; 0x27f
  401470:	4a1c      	ldr	r2, [pc, #112]	; (4014e4 <ili9225_draw_string+0xac>)
  401472:	4416      	add	r6, r2
  401474:	9a05      	ldr	r2, [sp, #20]
  401476:	441a      	add	r2, r3
  401478:	9201      	str	r2, [sp, #4]
  40147a:	f8dd 8008 	ldr.w	r8, [sp, #8]
  40147e:	2407      	movs	r4, #7
  401480:	4637      	mov	r7, r6
  401482:	eb0b 0a04 	add.w	sl, fp, r4
  401486:	463d      	mov	r5, r7
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  401488:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  40148c:	4123      	asrs	r3, r4
  40148e:	f013 0f01 	tst.w	r3, #1
  401492:	d003      	beq.n	40149c <ili9225_draw_string+0x64>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  401494:	4640      	mov	r0, r8
  401496:	ebc4 010a 	rsb	r1, r4, sl
  40149a:	47c8      	blx	r9
  40149c:	3c01      	subs	r4, #1
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  40149e:	f1b4 3fff 	cmp.w	r4, #4294967295
  4014a2:	d1f0      	bne.n	401486 <ili9225_draw_string+0x4e>
  4014a4:	2407      	movs	r4, #7
  4014a6:	f10b 070f 	add.w	r7, fp, #15
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  4014aa:	782b      	ldrb	r3, [r5, #0]
  4014ac:	4123      	asrs	r3, r4
  4014ae:	f013 0f01 	tst.w	r3, #1
  4014b2:	d002      	beq.n	4014ba <ili9225_draw_string+0x82>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  4014b4:	4640      	mov	r0, r8
  4014b6:	1b39      	subs	r1, r7, r4
  4014b8:	47c8      	blx	r9
  4014ba:	3c01      	subs	r4, #1
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  4014bc:	2c01      	cmp	r4, #1
  4014be:	d1f4      	bne.n	4014aa <ili9225_draw_string+0x72>
  4014c0:	3602      	adds	r6, #2
  4014c2:	f108 0801 	add.w	r8, r8, #1

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  4014c6:	9b01      	ldr	r3, [sp, #4]
  4014c8:	429e      	cmp	r6, r3
  4014ca:	d1d8      	bne.n	40147e <ili9225_draw_string+0x46>
			ul_y += gfont.height + 2;
			ul_x = xorg;
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  4014cc:	9a02      	ldr	r2, [sp, #8]
  4014ce:	320c      	adds	r2, #12
  4014d0:	9202      	str	r2, [sp, #8]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4014d2:	9a03      	ldr	r2, [sp, #12]
  4014d4:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4014d8:	9203      	str	r2, [sp, #12]
  4014da:	2b00      	cmp	r3, #0
  4014dc:	d1bc      	bne.n	401458 <ili9225_draw_string+0x20>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  4014de:	b007      	add	sp, #28
  4014e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4014e4:	00409228 	.word	0x00409228
  4014e8:	00401345 	.word	0x00401345

004014ec <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4014ec:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4014ee:	23ac      	movs	r3, #172	; 0xac
  4014f0:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4014f2:	680a      	ldr	r2, [r1, #0]
  4014f4:	684b      	ldr	r3, [r1, #4]
  4014f6:	fbb2 f3f3 	udiv	r3, r2, r3
  4014fa:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  4014fc:	1e5c      	subs	r4, r3, #1
  4014fe:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  401502:	4294      	cmp	r4, r2
  401504:	d80a      	bhi.n	40151c <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  401506:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401508:	688b      	ldr	r3, [r1, #8]
  40150a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40150c:	f240 2302 	movw	r3, #514	; 0x202
  401510:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401514:	2350      	movs	r3, #80	; 0x50
  401516:	6003      	str	r3, [r0, #0]

	return 0;
  401518:	2000      	movs	r0, #0
  40151a:	e000      	b.n	40151e <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  40151c:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  40151e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401522:	4770      	bx	lr

00401524 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401524:	6943      	ldr	r3, [r0, #20]
  401526:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40152a:	bf1a      	itte	ne
  40152c:	61c1      	strne	r1, [r0, #28]
	return 0;
  40152e:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  401530:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  401532:	4770      	bx	lr

00401534 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401534:	6943      	ldr	r3, [r0, #20]
  401536:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40153a:	bf1d      	ittte	ne
  40153c:	6983      	ldrne	r3, [r0, #24]
  40153e:	700b      	strbne	r3, [r1, #0]
	return 0;
  401540:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  401542:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  401544:	4770      	bx	lr
  401546:	bf00      	nop

00401548 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401548:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40154a:	480e      	ldr	r0, [pc, #56]	; (401584 <sysclk_init+0x3c>)
  40154c:	4b0e      	ldr	r3, [pc, #56]	; (401588 <sysclk_init+0x40>)
  40154e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401550:	2000      	movs	r0, #0
  401552:	213e      	movs	r1, #62	; 0x3e
  401554:	4b0d      	ldr	r3, [pc, #52]	; (40158c <sysclk_init+0x44>)
  401556:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401558:	4c0d      	ldr	r4, [pc, #52]	; (401590 <sysclk_init+0x48>)
  40155a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40155c:	2800      	cmp	r0, #0
  40155e:	d0fc      	beq.n	40155a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  401560:	4b0c      	ldr	r3, [pc, #48]	; (401594 <sysclk_init+0x4c>)
  401562:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401564:	4a0c      	ldr	r2, [pc, #48]	; (401598 <sysclk_init+0x50>)
  401566:	4b0d      	ldr	r3, [pc, #52]	; (40159c <sysclk_init+0x54>)
  401568:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40156a:	4c0d      	ldr	r4, [pc, #52]	; (4015a0 <sysclk_init+0x58>)
  40156c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40156e:	2800      	cmp	r0, #0
  401570:	d0fc      	beq.n	40156c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401572:	2010      	movs	r0, #16
  401574:	4b0b      	ldr	r3, [pc, #44]	; (4015a4 <sysclk_init+0x5c>)
  401576:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401578:	4b0b      	ldr	r3, [pc, #44]	; (4015a8 <sysclk_init+0x60>)
  40157a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40157c:	4801      	ldr	r0, [pc, #4]	; (401584 <sysclk_init+0x3c>)
  40157e:	4b02      	ldr	r3, [pc, #8]	; (401588 <sysclk_init+0x40>)
  401580:	4798      	blx	r3
  401582:	bd10      	pop	{r4, pc}
  401584:	02dc6c00 	.word	0x02dc6c00
  401588:	200000a1 	.word	0x200000a1
  40158c:	00401afd 	.word	0x00401afd
  401590:	00401b51 	.word	0x00401b51
  401594:	00401b61 	.word	0x00401b61
  401598:	20073f01 	.word	0x20073f01
  40159c:	400e0400 	.word	0x400e0400
  4015a0:	00401b71 	.word	0x00401b71
  4015a4:	00401a99 	.word	0x00401a99
  4015a8:	00401c61 	.word	0x00401c61

004015ac <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  4015ac:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4015ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4015b2:	4b32      	ldr	r3, [pc, #200]	; (40167c <board_init+0xd0>)
  4015b4:	605a      	str	r2, [r3, #4]
  4015b6:	200b      	movs	r0, #11
  4015b8:	4c31      	ldr	r4, [pc, #196]	; (401680 <board_init+0xd4>)
  4015ba:	47a0      	blx	r4
  4015bc:	200c      	movs	r0, #12
  4015be:	47a0      	blx	r4
  4015c0:	200d      	movs	r0, #13
  4015c2:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4015c4:	2017      	movs	r0, #23
  4015c6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4015ca:	4c2e      	ldr	r4, [pc, #184]	; (401684 <board_init+0xd8>)
  4015cc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4015ce:	202e      	movs	r0, #46	; 0x2e
  4015d0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4015d4:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  4015d6:	2019      	movs	r0, #25
  4015d8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4015dc:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4015de:	200f      	movs	r0, #15
  4015e0:	4929      	ldr	r1, [pc, #164]	; (401688 <board_init+0xdc>)
  4015e2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4015e4:	2010      	movs	r0, #16
  4015e6:	4929      	ldr	r1, [pc, #164]	; (40168c <board_init+0xe0>)
  4015e8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4015ea:	4829      	ldr	r0, [pc, #164]	; (401690 <board_init+0xe4>)
  4015ec:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4015f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4015f4:	4b27      	ldr	r3, [pc, #156]	; (401694 <board_init+0xe8>)
  4015f6:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  4015f8:	2000      	movs	r0, #0
  4015fa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4015fe:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  401600:	2008      	movs	r0, #8
  401602:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401606:	47a0      	blx	r4
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  401608:	2003      	movs	r0, #3
  40160a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40160e:	47a0      	blx	r4
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  401610:	2004      	movs	r0, #4
  401612:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401616:	47a0      	blx	r4
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  401618:	200c      	movs	r0, #12
  40161a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40161e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  401620:	200d      	movs	r0, #13
  401622:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401626:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  401628:	200e      	movs	r0, #14
  40162a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40162e:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  401630:	201f      	movs	r0, #31
  401632:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401636:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  401638:	201e      	movs	r0, #30
  40163a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40163e:	47a0      	blx	r4
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  401640:	200c      	movs	r0, #12
  401642:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401646:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  401648:	200d      	movs	r0, #13
  40164a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40164e:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  401650:	200e      	movs	r0, #14
  401652:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401656:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  401658:	201e      	movs	r0, #30
  40165a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40165e:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  401660:	201c      	movs	r0, #28
  401662:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401666:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  401668:	201d      	movs	r0, #29
  40166a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40166e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  401670:	204d      	movs	r0, #77	; 0x4d
  401672:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401676:	47a0      	blx	r4
  401678:	bd10      	pop	{r4, pc}
  40167a:	bf00      	nop
  40167c:	400e1450 	.word	0x400e1450
  401680:	00401b81 	.word	0x00401b81
  401684:	00401805 	.word	0x00401805
  401688:	28000079 	.word	0x28000079
  40168c:	28000059 	.word	0x28000059
  401690:	400e0e00 	.word	0x400e0e00
  401694:	00401929 	.word	0x00401929

00401698 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401698:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  40169a:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40169c:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4016a0:	d02e      	beq.n	401700 <pio_set_peripheral+0x68>
  4016a2:	d808      	bhi.n	4016b6 <pio_set_peripheral+0x1e>
  4016a4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4016a8:	d014      	beq.n	4016d4 <pio_set_peripheral+0x3c>
  4016aa:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4016ae:	d01d      	beq.n	4016ec <pio_set_peripheral+0x54>
  4016b0:	2900      	cmp	r1, #0
  4016b2:	d135      	bne.n	401720 <pio_set_peripheral+0x88>
  4016b4:	e035      	b.n	401722 <pio_set_peripheral+0x8a>
  4016b6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4016ba:	d032      	beq.n	401722 <pio_set_peripheral+0x8a>
  4016bc:	d803      	bhi.n	4016c6 <pio_set_peripheral+0x2e>
  4016be:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4016c2:	d027      	beq.n	401714 <pio_set_peripheral+0x7c>
  4016c4:	e02c      	b.n	401720 <pio_set_peripheral+0x88>
  4016c6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4016ca:	d02a      	beq.n	401722 <pio_set_peripheral+0x8a>
  4016cc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4016d0:	d027      	beq.n	401722 <pio_set_peripheral+0x8a>
  4016d2:	e025      	b.n	401720 <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4016d4:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4016d6:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4016d8:	43d3      	mvns	r3, r2
  4016da:	4021      	ands	r1, r4
  4016dc:	4019      	ands	r1, r3
  4016de:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4016e0:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4016e2:	6f44      	ldr	r4, [r0, #116]	; 0x74
  4016e4:	4021      	ands	r1, r4
  4016e6:	400b      	ands	r3, r1
  4016e8:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4016ea:	e019      	b.n	401720 <pio_set_peripheral+0x88>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4016ec:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4016ee:	4313      	orrs	r3, r2
  4016f0:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4016f2:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4016f4:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4016f6:	400b      	ands	r3, r1
  4016f8:	ea23 0302 	bic.w	r3, r3, r2
  4016fc:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4016fe:	e00f      	b.n	401720 <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401700:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401702:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401704:	400b      	ands	r3, r1
  401706:	ea23 0302 	bic.w	r3, r3, r2
  40170a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40170c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40170e:	4313      	orrs	r3, r2
  401710:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401712:	e005      	b.n	401720 <pio_set_peripheral+0x88>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401714:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401716:	4313      	orrs	r3, r2
  401718:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40171a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40171c:	4313      	orrs	r3, r2
  40171e:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401720:	6042      	str	r2, [r0, #4]
}
  401722:	f85d 4b04 	ldr.w	r4, [sp], #4
  401726:	4770      	bx	lr

00401728 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401728:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40172a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40172e:	bf14      	ite	ne
  401730:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401732:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401734:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  401738:	bf14      	ite	ne
  40173a:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40173c:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40173e:	f012 0f02 	tst.w	r2, #2
  401742:	d002      	beq.n	40174a <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  401744:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401748:	e004      	b.n	401754 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40174a:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40174e:	bf18      	it	ne
  401750:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401754:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401756:	6001      	str	r1, [r0, #0]
  401758:	4770      	bx	lr
  40175a:	bf00      	nop

0040175c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40175c:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40175e:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401760:	9c01      	ldr	r4, [sp, #4]
  401762:	b10c      	cbz	r4, 401768 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  401764:	6641      	str	r1, [r0, #100]	; 0x64
  401766:	e000      	b.n	40176a <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401768:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40176a:	b10b      	cbz	r3, 401770 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  40176c:	6501      	str	r1, [r0, #80]	; 0x50
  40176e:	e000      	b.n	401772 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401770:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401772:	b10a      	cbz	r2, 401778 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  401774:	6301      	str	r1, [r0, #48]	; 0x30
  401776:	e000      	b.n	40177a <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401778:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  40177a:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  40177c:	6001      	str	r1, [r0, #0]
}
  40177e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401782:	4770      	bx	lr

00401784 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401784:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401786:	4770      	bx	lr

00401788 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401788:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40178a:	4770      	bx	lr

0040178c <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40178c:	0943      	lsrs	r3, r0, #5
  40178e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401792:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401796:	025b      	lsls	r3, r3, #9
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
  401798:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40179a:	f000 001f 	and.w	r0, r0, #31
  40179e:	fa23 f000 	lsr.w	r0, r3, r0
}
  4017a2:	f000 0001 	and.w	r0, r0, #1
  4017a6:	4770      	bx	lr

004017a8 <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4017a8:	0943      	lsrs	r3, r0, #5
  4017aa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4017ae:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4017b2:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4017b4:	f000 001f 	and.w	r0, r0, #31
  4017b8:	2201      	movs	r2, #1
  4017ba:	fa02 f000 	lsl.w	r0, r2, r0
  4017be:	6318      	str	r0, [r3, #48]	; 0x30
  4017c0:	4770      	bx	lr
  4017c2:	bf00      	nop

004017c4 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4017c4:	0943      	lsrs	r3, r0, #5
  4017c6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4017ca:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4017ce:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4017d0:	f000 001f 	and.w	r0, r0, #31
  4017d4:	2201      	movs	r2, #1
  4017d6:	fa02 f000 	lsl.w	r0, r2, r0
  4017da:	6358      	str	r0, [r3, #52]	; 0x34
  4017dc:	4770      	bx	lr
  4017de:	bf00      	nop

004017e0 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4017e0:	0943      	lsrs	r3, r0, #5
  4017e2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4017e6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4017ea:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  4017ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4017ee:	f000 001f 	and.w	r0, r0, #31
  4017f2:	2101      	movs	r1, #1
  4017f4:	fa01 f000 	lsl.w	r0, r1, r0
  4017f8:	4210      	tst	r0, r2
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  4017fa:	bf14      	ite	ne
  4017fc:	6358      	strne	r0, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4017fe:	6318      	streq	r0, [r3, #48]	; 0x30
  401800:	4770      	bx	lr
  401802:	bf00      	nop

00401804 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401804:	b570      	push	{r4, r5, r6, lr}
  401806:	b082      	sub	sp, #8
  401808:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40180a:	0944      	lsrs	r4, r0, #5
  40180c:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  401810:	f204 7407 	addw	r4, r4, #1799	; 0x707
  401814:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401816:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  40181a:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  40181e:	d047      	beq.n	4018b0 <pio_configure_pin+0xac>
  401820:	d809      	bhi.n	401836 <pio_configure_pin+0x32>
  401822:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401826:	d021      	beq.n	40186c <pio_configure_pin+0x68>
  401828:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  40182c:	d02f      	beq.n	40188e <pio_configure_pin+0x8a>
  40182e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  401832:	d16f      	bne.n	401914 <pio_configure_pin+0x110>
  401834:	e009      	b.n	40184a <pio_configure_pin+0x46>
  401836:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  40183a:	d055      	beq.n	4018e8 <pio_configure_pin+0xe4>
  40183c:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401840:	d052      	beq.n	4018e8 <pio_configure_pin+0xe4>
  401842:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401846:	d044      	beq.n	4018d2 <pio_configure_pin+0xce>
  401848:	e064      	b.n	401914 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40184a:	f000 001f 	and.w	r0, r0, #31
  40184e:	2401      	movs	r4, #1
  401850:	4084      	lsls	r4, r0
  401852:	4630      	mov	r0, r6
  401854:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401858:	4622      	mov	r2, r4
  40185a:	4b30      	ldr	r3, [pc, #192]	; (40191c <pio_configure_pin+0x118>)
  40185c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40185e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401862:	bf14      	ite	ne
  401864:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401866:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401868:	2001      	movs	r0, #1
  40186a:	e054      	b.n	401916 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40186c:	f000 001f 	and.w	r0, r0, #31
  401870:	2401      	movs	r4, #1
  401872:	4084      	lsls	r4, r0
  401874:	4630      	mov	r0, r6
  401876:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40187a:	4622      	mov	r2, r4
  40187c:	4b27      	ldr	r3, [pc, #156]	; (40191c <pio_configure_pin+0x118>)
  40187e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401880:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401884:	bf14      	ite	ne
  401886:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401888:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40188a:	2001      	movs	r0, #1
  40188c:	e043      	b.n	401916 <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40188e:	f000 001f 	and.w	r0, r0, #31
  401892:	2401      	movs	r4, #1
  401894:	4084      	lsls	r4, r0
  401896:	4630      	mov	r0, r6
  401898:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40189c:	4622      	mov	r2, r4
  40189e:	4b1f      	ldr	r3, [pc, #124]	; (40191c <pio_configure_pin+0x118>)
  4018a0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4018a2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4018a6:	bf14      	ite	ne
  4018a8:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4018aa:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4018ac:	2001      	movs	r0, #1
  4018ae:	e032      	b.n	401916 <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4018b0:	f000 001f 	and.w	r0, r0, #31
  4018b4:	2401      	movs	r4, #1
  4018b6:	4084      	lsls	r4, r0
  4018b8:	4630      	mov	r0, r6
  4018ba:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4018be:	4622      	mov	r2, r4
  4018c0:	4b16      	ldr	r3, [pc, #88]	; (40191c <pio_configure_pin+0x118>)
  4018c2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4018c4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4018c8:	bf14      	ite	ne
  4018ca:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4018cc:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4018ce:	2001      	movs	r0, #1
  4018d0:	e021      	b.n	401916 <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4018d2:	f000 011f 	and.w	r1, r0, #31
  4018d6:	2401      	movs	r4, #1
  4018d8:	4630      	mov	r0, r6
  4018da:	fa04 f101 	lsl.w	r1, r4, r1
  4018de:	462a      	mov	r2, r5
  4018e0:	4b0f      	ldr	r3, [pc, #60]	; (401920 <pio_configure_pin+0x11c>)
  4018e2:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4018e4:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  4018e6:	e016      	b.n	401916 <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4018e8:	f000 011f 	and.w	r1, r0, #31
  4018ec:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4018ee:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4018f2:	ea05 0304 	and.w	r3, r5, r4
  4018f6:	9300      	str	r3, [sp, #0]
  4018f8:	4630      	mov	r0, r6
  4018fa:	fa04 f101 	lsl.w	r1, r4, r1
  4018fe:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401902:	bf14      	ite	ne
  401904:	2200      	movne	r2, #0
  401906:	2201      	moveq	r2, #1
  401908:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40190c:	4d05      	ldr	r5, [pc, #20]	; (401924 <pio_configure_pin+0x120>)
  40190e:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  401910:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401912:	e000      	b.n	401916 <pio_configure_pin+0x112>

	default:
		return 0;
  401914:	2000      	movs	r0, #0
	}

	return 1;
}
  401916:	b002      	add	sp, #8
  401918:	bd70      	pop	{r4, r5, r6, pc}
  40191a:	bf00      	nop
  40191c:	00401699 	.word	0x00401699
  401920:	00401729 	.word	0x00401729
  401924:	0040175d 	.word	0x0040175d

00401928 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401928:	b5f0      	push	{r4, r5, r6, r7, lr}
  40192a:	b083      	sub	sp, #12
  40192c:	4607      	mov	r7, r0
  40192e:	460e      	mov	r6, r1
  401930:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401932:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  401936:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  40193a:	d038      	beq.n	4019ae <pio_configure_pin_group+0x86>
  40193c:	d809      	bhi.n	401952 <pio_configure_pin_group+0x2a>
  40193e:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  401942:	d01c      	beq.n	40197e <pio_configure_pin_group+0x56>
  401944:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  401948:	d025      	beq.n	401996 <pio_configure_pin_group+0x6e>
  40194a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  40194e:	d150      	bne.n	4019f2 <pio_configure_pin_group+0xca>
  401950:	e009      	b.n	401966 <pio_configure_pin_group+0x3e>
  401952:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  401956:	d03a      	beq.n	4019ce <pio_configure_pin_group+0xa6>
  401958:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  40195c:	d037      	beq.n	4019ce <pio_configure_pin_group+0xa6>
  40195e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401962:	d030      	beq.n	4019c6 <pio_configure_pin_group+0x9e>
  401964:	e045      	b.n	4019f2 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401966:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40196a:	4632      	mov	r2, r6
  40196c:	4b22      	ldr	r3, [pc, #136]	; (4019f8 <pio_configure_pin_group+0xd0>)
  40196e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401970:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401974:	bf14      	ite	ne
  401976:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401978:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40197a:	2001      	movs	r0, #1
  40197c:	e03a      	b.n	4019f4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40197e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401982:	4632      	mov	r2, r6
  401984:	4b1c      	ldr	r3, [pc, #112]	; (4019f8 <pio_configure_pin_group+0xd0>)
  401986:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401988:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40198c:	bf14      	ite	ne
  40198e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401990:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401992:	2001      	movs	r0, #1
  401994:	e02e      	b.n	4019f4 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401996:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40199a:	4632      	mov	r2, r6
  40199c:	4b16      	ldr	r3, [pc, #88]	; (4019f8 <pio_configure_pin_group+0xd0>)
  40199e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4019a0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4019a4:	bf14      	ite	ne
  4019a6:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4019a8:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4019aa:	2001      	movs	r0, #1
  4019ac:	e022      	b.n	4019f4 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4019ae:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4019b2:	4632      	mov	r2, r6
  4019b4:	4b10      	ldr	r3, [pc, #64]	; (4019f8 <pio_configure_pin_group+0xd0>)
  4019b6:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4019b8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4019bc:	bf14      	ite	ne
  4019be:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4019c0:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4019c2:	2001      	movs	r0, #1
  4019c4:	e016      	b.n	4019f4 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  4019c6:	4b0d      	ldr	r3, [pc, #52]	; (4019fc <pio_configure_pin_group+0xd4>)
  4019c8:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  4019ca:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  4019cc:	e012      	b.n	4019f4 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4019ce:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4019d2:	f005 0301 	and.w	r3, r5, #1
  4019d6:	9300      	str	r3, [sp, #0]
  4019d8:	4638      	mov	r0, r7
  4019da:	4631      	mov	r1, r6
  4019dc:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4019e0:	bf14      	ite	ne
  4019e2:	2200      	movne	r2, #0
  4019e4:	2201      	moveq	r2, #1
  4019e6:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4019ea:	4c05      	ldr	r4, [pc, #20]	; (401a00 <pio_configure_pin_group+0xd8>)
  4019ec:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  4019ee:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4019f0:	e000      	b.n	4019f4 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  4019f2:	2000      	movs	r0, #0
	}

	return 1;
}
  4019f4:	b003      	add	sp, #12
  4019f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4019f8:	00401699 	.word	0x00401699
  4019fc:	00401729 	.word	0x00401729
  401a00:	0040175d 	.word	0x0040175d

00401a04 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401a08:	4604      	mov	r4, r0
  401a0a:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401a0c:	4b10      	ldr	r3, [pc, #64]	; (401a50 <pio_handler_process+0x4c>)
  401a0e:	4798      	blx	r3
  401a10:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401a12:	4620      	mov	r0, r4
  401a14:	4b0f      	ldr	r3, [pc, #60]	; (401a54 <pio_handler_process+0x50>)
  401a16:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401a18:	4005      	ands	r5, r0
  401a1a:	d017      	beq.n	401a4c <pio_handler_process+0x48>
  401a1c:	4f0e      	ldr	r7, [pc, #56]	; (401a58 <pio_handler_process+0x54>)
  401a1e:	f107 040c 	add.w	r4, r7, #12
  401a22:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401a24:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  401a28:	42b3      	cmp	r3, r6
  401a2a:	d10a      	bne.n	401a42 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401a2c:	f854 1c08 	ldr.w	r1, [r4, #-8]
  401a30:	4229      	tst	r1, r5
  401a32:	d006      	beq.n	401a42 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401a34:	6823      	ldr	r3, [r4, #0]
  401a36:	4630      	mov	r0, r6
  401a38:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401a3a:	f854 3c08 	ldr.w	r3, [r4, #-8]
  401a3e:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401a42:	42bc      	cmp	r4, r7
  401a44:	d002      	beq.n	401a4c <pio_handler_process+0x48>
  401a46:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401a48:	2d00      	cmp	r5, #0
  401a4a:	d1eb      	bne.n	401a24 <pio_handler_process+0x20>
  401a4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a50:	00401785 	.word	0x00401785
  401a54:	00401789 	.word	0x00401789
  401a58:	20000b28 	.word	0x20000b28

00401a5c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401a5c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401a5e:	4802      	ldr	r0, [pc, #8]	; (401a68 <PIOA_Handler+0xc>)
  401a60:	210b      	movs	r1, #11
  401a62:	4b02      	ldr	r3, [pc, #8]	; (401a6c <PIOA_Handler+0x10>)
  401a64:	4798      	blx	r3
  401a66:	bd08      	pop	{r3, pc}
  401a68:	400e0e00 	.word	0x400e0e00
  401a6c:	00401a05 	.word	0x00401a05

00401a70 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401a70:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401a72:	4802      	ldr	r0, [pc, #8]	; (401a7c <PIOB_Handler+0xc>)
  401a74:	210c      	movs	r1, #12
  401a76:	4b02      	ldr	r3, [pc, #8]	; (401a80 <PIOB_Handler+0x10>)
  401a78:	4798      	blx	r3
  401a7a:	bd08      	pop	{r3, pc}
  401a7c:	400e1000 	.word	0x400e1000
  401a80:	00401a05 	.word	0x00401a05

00401a84 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401a84:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401a86:	4802      	ldr	r0, [pc, #8]	; (401a90 <PIOC_Handler+0xc>)
  401a88:	210d      	movs	r1, #13
  401a8a:	4b02      	ldr	r3, [pc, #8]	; (401a94 <PIOC_Handler+0x10>)
  401a8c:	4798      	blx	r3
  401a8e:	bd08      	pop	{r3, pc}
  401a90:	400e1200 	.word	0x400e1200
  401a94:	00401a05 	.word	0x00401a05

00401a98 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401a98:	4b17      	ldr	r3, [pc, #92]	; (401af8 <pmc_switch_mck_to_pllack+0x60>)
  401a9a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401a9c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  401aa0:	4310      	orrs	r0, r2
  401aa2:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401aa4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401aa6:	f013 0f08 	tst.w	r3, #8
  401aaa:	d109      	bne.n	401ac0 <pmc_switch_mck_to_pllack+0x28>
  401aac:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401ab0:	4911      	ldr	r1, [pc, #68]	; (401af8 <pmc_switch_mck_to_pllack+0x60>)
  401ab2:	e001      	b.n	401ab8 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401ab4:	3b01      	subs	r3, #1
  401ab6:	d019      	beq.n	401aec <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ab8:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401aba:	f012 0f08 	tst.w	r2, #8
  401abe:	d0f9      	beq.n	401ab4 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401ac0:	4b0d      	ldr	r3, [pc, #52]	; (401af8 <pmc_switch_mck_to_pllack+0x60>)
  401ac2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401ac4:	f022 0203 	bic.w	r2, r2, #3
  401ac8:	f042 0202 	orr.w	r2, r2, #2
  401acc:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ace:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401ad0:	f010 0008 	ands.w	r0, r0, #8
  401ad4:	d10c      	bne.n	401af0 <pmc_switch_mck_to_pllack+0x58>
  401ad6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401ada:	4907      	ldr	r1, [pc, #28]	; (401af8 <pmc_switch_mck_to_pllack+0x60>)
  401adc:	e001      	b.n	401ae2 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401ade:	3b01      	subs	r3, #1
  401ae0:	d008      	beq.n	401af4 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ae2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401ae4:	f012 0f08 	tst.w	r2, #8
  401ae8:	d0f9      	beq.n	401ade <pmc_switch_mck_to_pllack+0x46>
  401aea:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401aec:	2001      	movs	r0, #1
  401aee:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401af0:	2000      	movs	r0, #0
  401af2:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401af4:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401af6:	4770      	bx	lr
  401af8:	400e0400 	.word	0x400e0400

00401afc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401afc:	b138      	cbz	r0, 401b0e <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401afe:	4911      	ldr	r1, [pc, #68]	; (401b44 <pmc_switch_mainck_to_xtal+0x48>)
  401b00:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401b02:	4a11      	ldr	r2, [pc, #68]	; (401b48 <pmc_switch_mainck_to_xtal+0x4c>)
  401b04:	401a      	ands	r2, r3
  401b06:	4b11      	ldr	r3, [pc, #68]	; (401b4c <pmc_switch_mainck_to_xtal+0x50>)
  401b08:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401b0a:	620b      	str	r3, [r1, #32]
  401b0c:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401b0e:	4a0d      	ldr	r2, [pc, #52]	; (401b44 <pmc_switch_mainck_to_xtal+0x48>)
  401b10:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401b12:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401b16:	f023 0303 	bic.w	r3, r3, #3
  401b1a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401b1e:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401b22:	0209      	lsls	r1, r1, #8
  401b24:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401b26:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401b28:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401b2a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401b2c:	f013 0f01 	tst.w	r3, #1
  401b30:	d0fb      	beq.n	401b2a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401b32:	4a04      	ldr	r2, [pc, #16]	; (401b44 <pmc_switch_mainck_to_xtal+0x48>)
  401b34:	6a13      	ldr	r3, [r2, #32]
  401b36:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401b3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401b3e:	6213      	str	r3, [r2, #32]
  401b40:	4770      	bx	lr
  401b42:	bf00      	nop
  401b44:	400e0400 	.word	0x400e0400
  401b48:	fec8fffc 	.word	0xfec8fffc
  401b4c:	01370002 	.word	0x01370002

00401b50 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401b50:	4b02      	ldr	r3, [pc, #8]	; (401b5c <pmc_osc_is_ready_mainck+0xc>)
  401b52:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401b54:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401b58:	4770      	bx	lr
  401b5a:	bf00      	nop
  401b5c:	400e0400 	.word	0x400e0400

00401b60 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401b60:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401b64:	4b01      	ldr	r3, [pc, #4]	; (401b6c <pmc_disable_pllack+0xc>)
  401b66:	629a      	str	r2, [r3, #40]	; 0x28
  401b68:	4770      	bx	lr
  401b6a:	bf00      	nop
  401b6c:	400e0400 	.word	0x400e0400

00401b70 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401b70:	4b02      	ldr	r3, [pc, #8]	; (401b7c <pmc_is_locked_pllack+0xc>)
  401b72:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401b74:	f000 0002 	and.w	r0, r0, #2
  401b78:	4770      	bx	lr
  401b7a:	bf00      	nop
  401b7c:	400e0400 	.word	0x400e0400

00401b80 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401b80:	281f      	cmp	r0, #31
  401b82:	d80d      	bhi.n	401ba0 <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401b84:	4b08      	ldr	r3, [pc, #32]	; (401ba8 <pmc_enable_periph_clk+0x28>)
  401b86:	699a      	ldr	r2, [r3, #24]
  401b88:	2301      	movs	r3, #1
  401b8a:	4083      	lsls	r3, r0
  401b8c:	401a      	ands	r2, r3
  401b8e:	4293      	cmp	r3, r2
  401b90:	d008      	beq.n	401ba4 <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  401b92:	2301      	movs	r3, #1
  401b94:	fa03 f000 	lsl.w	r0, r3, r0
  401b98:	4b03      	ldr	r3, [pc, #12]	; (401ba8 <pmc_enable_periph_clk+0x28>)
  401b9a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401b9c:	2000      	movs	r0, #0
  401b9e:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401ba0:	2001      	movs	r0, #1
  401ba2:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401ba4:	2000      	movs	r0, #0
}
  401ba6:	4770      	bx	lr
  401ba8:	400e0400 	.word	0x400e0400

00401bac <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401bac:	e7fe      	b.n	401bac <Dummy_Handler>
  401bae:	bf00      	nop

00401bb0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401bb0:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  401bb2:	4b1e      	ldr	r3, [pc, #120]	; (401c2c <Reset_Handler+0x7c>)
  401bb4:	4a1e      	ldr	r2, [pc, #120]	; (401c30 <Reset_Handler+0x80>)
  401bb6:	429a      	cmp	r2, r3
  401bb8:	d003      	beq.n	401bc2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  401bba:	4b1e      	ldr	r3, [pc, #120]	; (401c34 <Reset_Handler+0x84>)
  401bbc:	4a1b      	ldr	r2, [pc, #108]	; (401c2c <Reset_Handler+0x7c>)
  401bbe:	429a      	cmp	r2, r3
  401bc0:	d304      	bcc.n	401bcc <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401bc2:	4b1d      	ldr	r3, [pc, #116]	; (401c38 <Reset_Handler+0x88>)
  401bc4:	4a1d      	ldr	r2, [pc, #116]	; (401c3c <Reset_Handler+0x8c>)
  401bc6:	429a      	cmp	r2, r3
  401bc8:	d30f      	bcc.n	401bea <Reset_Handler+0x3a>
  401bca:	e01a      	b.n	401c02 <Reset_Handler+0x52>
  401bcc:	4b1c      	ldr	r3, [pc, #112]	; (401c40 <Reset_Handler+0x90>)
  401bce:	4c1d      	ldr	r4, [pc, #116]	; (401c44 <Reset_Handler+0x94>)
  401bd0:	1ae4      	subs	r4, r4, r3
  401bd2:	f024 0403 	bic.w	r4, r4, #3
  401bd6:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401bd8:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  401bda:	4814      	ldr	r0, [pc, #80]	; (401c2c <Reset_Handler+0x7c>)
  401bdc:	4914      	ldr	r1, [pc, #80]	; (401c30 <Reset_Handler+0x80>)
  401bde:	585a      	ldr	r2, [r3, r1]
  401be0:	501a      	str	r2, [r3, r0]
  401be2:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401be4:	42a3      	cmp	r3, r4
  401be6:	d1fa      	bne.n	401bde <Reset_Handler+0x2e>
  401be8:	e7eb      	b.n	401bc2 <Reset_Handler+0x12>
  401bea:	4b17      	ldr	r3, [pc, #92]	; (401c48 <Reset_Handler+0x98>)
  401bec:	4917      	ldr	r1, [pc, #92]	; (401c4c <Reset_Handler+0x9c>)
  401bee:	1ac9      	subs	r1, r1, r3
  401bf0:	f021 0103 	bic.w	r1, r1, #3
  401bf4:	1d1a      	adds	r2, r3, #4
  401bf6:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  401bf8:	2200      	movs	r2, #0
  401bfa:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401bfe:	428b      	cmp	r3, r1
  401c00:	d1fb      	bne.n	401bfa <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401c02:	4a13      	ldr	r2, [pc, #76]	; (401c50 <Reset_Handler+0xa0>)
  401c04:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  401c08:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401c0c:	4911      	ldr	r1, [pc, #68]	; (401c54 <Reset_Handler+0xa4>)
  401c0e:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  401c10:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  401c14:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  401c18:	d203      	bcs.n	401c22 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  401c1a:	688a      	ldr	r2, [r1, #8]
  401c1c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  401c20:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  401c22:	4b0d      	ldr	r3, [pc, #52]	; (401c58 <Reset_Handler+0xa8>)
  401c24:	4798      	blx	r3

	/* Branch to main function */
	main();
  401c26:	4b0d      	ldr	r3, [pc, #52]	; (401c5c <Reset_Handler+0xac>)
  401c28:	4798      	blx	r3
  401c2a:	e7fe      	b.n	401c2a <Reset_Handler+0x7a>
  401c2c:	20000000 	.word	0x20000000
  401c30:	00409c20 	.word	0x00409c20
  401c34:	2000098c 	.word	0x2000098c
  401c38:	20000c8c 	.word	0x20000c8c
  401c3c:	2000098c 	.word	0x2000098c
  401c40:	20000004 	.word	0x20000004
  401c44:	2000098f 	.word	0x2000098f
  401c48:	20000988 	.word	0x20000988
  401c4c:	20000c87 	.word	0x20000c87
  401c50:	00400000 	.word	0x00400000
  401c54:	e000ed00 	.word	0xe000ed00
  401c58:	004034b5 	.word	0x004034b5
  401c5c:	00402001 	.word	0x00402001

00401c60 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  401c60:	4b39      	ldr	r3, [pc, #228]	; (401d48 <SystemCoreClockUpdate+0xe8>)
  401c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c64:	f003 0303 	and.w	r3, r3, #3
  401c68:	2b01      	cmp	r3, #1
  401c6a:	d00f      	beq.n	401c8c <SystemCoreClockUpdate+0x2c>
  401c6c:	b113      	cbz	r3, 401c74 <SystemCoreClockUpdate+0x14>
  401c6e:	2b02      	cmp	r3, #2
  401c70:	d029      	beq.n	401cc6 <SystemCoreClockUpdate+0x66>
  401c72:	e051      	b.n	401d18 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  401c74:	4b35      	ldr	r3, [pc, #212]	; (401d4c <SystemCoreClockUpdate+0xec>)
  401c76:	695b      	ldr	r3, [r3, #20]
  401c78:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401c7c:	bf14      	ite	ne
  401c7e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401c82:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401c86:	4b32      	ldr	r3, [pc, #200]	; (401d50 <SystemCoreClockUpdate+0xf0>)
  401c88:	601a      	str	r2, [r3, #0]
  401c8a:	e045      	b.n	401d18 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401c8c:	4b2e      	ldr	r3, [pc, #184]	; (401d48 <SystemCoreClockUpdate+0xe8>)
  401c8e:	6a1b      	ldr	r3, [r3, #32]
  401c90:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401c94:	d003      	beq.n	401c9e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401c96:	4a2f      	ldr	r2, [pc, #188]	; (401d54 <SystemCoreClockUpdate+0xf4>)
  401c98:	4b2d      	ldr	r3, [pc, #180]	; (401d50 <SystemCoreClockUpdate+0xf0>)
  401c9a:	601a      	str	r2, [r3, #0]
  401c9c:	e03c      	b.n	401d18 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c9e:	4a2e      	ldr	r2, [pc, #184]	; (401d58 <SystemCoreClockUpdate+0xf8>)
  401ca0:	4b2b      	ldr	r3, [pc, #172]	; (401d50 <SystemCoreClockUpdate+0xf0>)
  401ca2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401ca4:	4b28      	ldr	r3, [pc, #160]	; (401d48 <SystemCoreClockUpdate+0xe8>)
  401ca6:	6a1b      	ldr	r3, [r3, #32]
  401ca8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401cac:	2b10      	cmp	r3, #16
  401cae:	d002      	beq.n	401cb6 <SystemCoreClockUpdate+0x56>
  401cb0:	2b20      	cmp	r3, #32
  401cb2:	d004      	beq.n	401cbe <SystemCoreClockUpdate+0x5e>
  401cb4:	e030      	b.n	401d18 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401cb6:	4a29      	ldr	r2, [pc, #164]	; (401d5c <SystemCoreClockUpdate+0xfc>)
  401cb8:	4b25      	ldr	r3, [pc, #148]	; (401d50 <SystemCoreClockUpdate+0xf0>)
  401cba:	601a      	str	r2, [r3, #0]
				break;
  401cbc:	e02c      	b.n	401d18 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401cbe:	4a25      	ldr	r2, [pc, #148]	; (401d54 <SystemCoreClockUpdate+0xf4>)
  401cc0:	4b23      	ldr	r3, [pc, #140]	; (401d50 <SystemCoreClockUpdate+0xf0>)
  401cc2:	601a      	str	r2, [r3, #0]
				break;
  401cc4:	e028      	b.n	401d18 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401cc6:	4b20      	ldr	r3, [pc, #128]	; (401d48 <SystemCoreClockUpdate+0xe8>)
  401cc8:	6a1b      	ldr	r3, [r3, #32]
  401cca:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401cce:	d003      	beq.n	401cd8 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401cd0:	4a20      	ldr	r2, [pc, #128]	; (401d54 <SystemCoreClockUpdate+0xf4>)
  401cd2:	4b1f      	ldr	r3, [pc, #124]	; (401d50 <SystemCoreClockUpdate+0xf0>)
  401cd4:	601a      	str	r2, [r3, #0]
  401cd6:	e012      	b.n	401cfe <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401cd8:	4a1f      	ldr	r2, [pc, #124]	; (401d58 <SystemCoreClockUpdate+0xf8>)
  401cda:	4b1d      	ldr	r3, [pc, #116]	; (401d50 <SystemCoreClockUpdate+0xf0>)
  401cdc:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401cde:	4b1a      	ldr	r3, [pc, #104]	; (401d48 <SystemCoreClockUpdate+0xe8>)
  401ce0:	6a1b      	ldr	r3, [r3, #32]
  401ce2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401ce6:	2b10      	cmp	r3, #16
  401ce8:	d002      	beq.n	401cf0 <SystemCoreClockUpdate+0x90>
  401cea:	2b20      	cmp	r3, #32
  401cec:	d004      	beq.n	401cf8 <SystemCoreClockUpdate+0x98>
  401cee:	e006      	b.n	401cfe <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401cf0:	4a1a      	ldr	r2, [pc, #104]	; (401d5c <SystemCoreClockUpdate+0xfc>)
  401cf2:	4b17      	ldr	r3, [pc, #92]	; (401d50 <SystemCoreClockUpdate+0xf0>)
  401cf4:	601a      	str	r2, [r3, #0]
				break;
  401cf6:	e002      	b.n	401cfe <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401cf8:	4a16      	ldr	r2, [pc, #88]	; (401d54 <SystemCoreClockUpdate+0xf4>)
  401cfa:	4b15      	ldr	r3, [pc, #84]	; (401d50 <SystemCoreClockUpdate+0xf0>)
  401cfc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  401cfe:	4b12      	ldr	r3, [pc, #72]	; (401d48 <SystemCoreClockUpdate+0xe8>)
  401d00:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  401d02:	6a99      	ldr	r1, [r3, #40]	; 0x28
  401d04:	4b12      	ldr	r3, [pc, #72]	; (401d50 <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  401d06:	f3c0 400a 	ubfx	r0, r0, #16, #11
  401d0a:	681a      	ldr	r2, [r3, #0]
  401d0c:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  401d10:	b2c9      	uxtb	r1, r1
  401d12:	fbb2 f2f1 	udiv	r2, r2, r1
  401d16:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  401d18:	4b0b      	ldr	r3, [pc, #44]	; (401d48 <SystemCoreClockUpdate+0xe8>)
  401d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d1c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401d20:	2b70      	cmp	r3, #112	; 0x70
  401d22:	d107      	bne.n	401d34 <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  401d24:	4b0a      	ldr	r3, [pc, #40]	; (401d50 <SystemCoreClockUpdate+0xf0>)
  401d26:	681a      	ldr	r2, [r3, #0]
  401d28:	490d      	ldr	r1, [pc, #52]	; (401d60 <SystemCoreClockUpdate+0x100>)
  401d2a:	fba1 0202 	umull	r0, r2, r1, r2
  401d2e:	0852      	lsrs	r2, r2, #1
  401d30:	601a      	str	r2, [r3, #0]
  401d32:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  401d34:	4b04      	ldr	r3, [pc, #16]	; (401d48 <SystemCoreClockUpdate+0xe8>)
  401d36:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401d38:	4b05      	ldr	r3, [pc, #20]	; (401d50 <SystemCoreClockUpdate+0xf0>)
  401d3a:	f3c1 1102 	ubfx	r1, r1, #4, #3
  401d3e:	681a      	ldr	r2, [r3, #0]
  401d40:	40ca      	lsrs	r2, r1
  401d42:	601a      	str	r2, [r3, #0]
  401d44:	4770      	bx	lr
  401d46:	bf00      	nop
  401d48:	400e0400 	.word	0x400e0400
  401d4c:	400e1410 	.word	0x400e1410
  401d50:	200000e4 	.word	0x200000e4
  401d54:	00b71b00 	.word	0x00b71b00
  401d58:	003d0900 	.word	0x003d0900
  401d5c:	007a1200 	.word	0x007a1200
  401d60:	aaaaaaab 	.word	0xaaaaaaab

00401d64 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401d64:	4b09      	ldr	r3, [pc, #36]	; (401d8c <_sbrk+0x28>)
  401d66:	681b      	ldr	r3, [r3, #0]
  401d68:	b913      	cbnz	r3, 401d70 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401d6a:	4a09      	ldr	r2, [pc, #36]	; (401d90 <_sbrk+0x2c>)
  401d6c:	4b07      	ldr	r3, [pc, #28]	; (401d8c <_sbrk+0x28>)
  401d6e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401d70:	4b06      	ldr	r3, [pc, #24]	; (401d8c <_sbrk+0x28>)
  401d72:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401d74:	181a      	adds	r2, r3, r0
  401d76:	4907      	ldr	r1, [pc, #28]	; (401d94 <_sbrk+0x30>)
  401d78:	4291      	cmp	r1, r2
  401d7a:	db04      	blt.n	401d86 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401d7c:	4610      	mov	r0, r2
  401d7e:	4a03      	ldr	r2, [pc, #12]	; (401d8c <_sbrk+0x28>)
  401d80:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401d82:	4618      	mov	r0, r3
  401d84:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401d86:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401d8a:	4770      	bx	lr
  401d8c:	20000b98 	.word	0x20000b98
  401d90:	20001490 	.word	0x20001490
  401d94:	20005ffc 	.word	0x20005ffc

00401d98 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401d98:	f04f 30ff 	mov.w	r0, #4294967295
  401d9c:	4770      	bx	lr
  401d9e:	bf00      	nop

00401da0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401da0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401da4:	604b      	str	r3, [r1, #4]

	return 0;
}
  401da6:	2000      	movs	r0, #0
  401da8:	4770      	bx	lr
  401daa:	bf00      	nop

00401dac <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401dac:	2001      	movs	r0, #1
  401dae:	4770      	bx	lr

00401db0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401db0:	2000      	movs	r0, #0
  401db2:	4770      	bx	lr

00401db4 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401db4:	b5f0      	push	{r4, r5, r6, r7, lr}
  401db6:	b083      	sub	sp, #12
  401db8:	4605      	mov	r5, r0
  401dba:	460c      	mov	r4, r1
	uint32_t val = 0;
  401dbc:	2300      	movs	r3, #0
  401dbe:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401dc0:	4b18      	ldr	r3, [pc, #96]	; (401e24 <usart_serial_getchar+0x70>)
  401dc2:	4298      	cmp	r0, r3
  401dc4:	d107      	bne.n	401dd6 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  401dc6:	461f      	mov	r7, r3
  401dc8:	4e17      	ldr	r6, [pc, #92]	; (401e28 <usart_serial_getchar+0x74>)
  401dca:	4638      	mov	r0, r7
  401dcc:	4621      	mov	r1, r4
  401dce:	47b0      	blx	r6
  401dd0:	2800      	cmp	r0, #0
  401dd2:	d1fa      	bne.n	401dca <usart_serial_getchar+0x16>
  401dd4:	e017      	b.n	401e06 <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401dd6:	4b15      	ldr	r3, [pc, #84]	; (401e2c <usart_serial_getchar+0x78>)
  401dd8:	4298      	cmp	r0, r3
  401dda:	d107      	bne.n	401dec <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  401ddc:	461e      	mov	r6, r3
  401dde:	4d12      	ldr	r5, [pc, #72]	; (401e28 <usart_serial_getchar+0x74>)
  401de0:	4630      	mov	r0, r6
  401de2:	4621      	mov	r1, r4
  401de4:	47a8      	blx	r5
  401de6:	2800      	cmp	r0, #0
  401de8:	d1fa      	bne.n	401de0 <usart_serial_getchar+0x2c>
  401dea:	e018      	b.n	401e1e <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401dec:	4b10      	ldr	r3, [pc, #64]	; (401e30 <usart_serial_getchar+0x7c>)
  401dee:	4298      	cmp	r0, r3
  401df0:	d109      	bne.n	401e06 <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  401df2:	461e      	mov	r6, r3
  401df4:	4d0f      	ldr	r5, [pc, #60]	; (401e34 <usart_serial_getchar+0x80>)
  401df6:	4630      	mov	r0, r6
  401df8:	a901      	add	r1, sp, #4
  401dfa:	47a8      	blx	r5
  401dfc:	2800      	cmp	r0, #0
  401dfe:	d1fa      	bne.n	401df6 <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  401e00:	9b01      	ldr	r3, [sp, #4]
  401e02:	7023      	strb	r3, [r4, #0]
  401e04:	e00b      	b.n	401e1e <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401e06:	4b0c      	ldr	r3, [pc, #48]	; (401e38 <usart_serial_getchar+0x84>)
  401e08:	429d      	cmp	r5, r3
  401e0a:	d108      	bne.n	401e1e <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  401e0c:	461e      	mov	r6, r3
  401e0e:	4d09      	ldr	r5, [pc, #36]	; (401e34 <usart_serial_getchar+0x80>)
  401e10:	4630      	mov	r0, r6
  401e12:	a901      	add	r1, sp, #4
  401e14:	47a8      	blx	r5
  401e16:	2800      	cmp	r0, #0
  401e18:	d1fa      	bne.n	401e10 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  401e1a:	9b01      	ldr	r3, [sp, #4]
  401e1c:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401e1e:	b003      	add	sp, #12
  401e20:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401e22:	bf00      	nop
  401e24:	400e0600 	.word	0x400e0600
  401e28:	00401535 	.word	0x00401535
  401e2c:	400e0800 	.word	0x400e0800
  401e30:	40024000 	.word	0x40024000
  401e34:	004005b9 	.word	0x004005b9
  401e38:	40028000 	.word	0x40028000

00401e3c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401e3c:	b570      	push	{r4, r5, r6, lr}
  401e3e:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401e40:	4b1a      	ldr	r3, [pc, #104]	; (401eac <usart_serial_putchar+0x70>)
  401e42:	4298      	cmp	r0, r3
  401e44:	d107      	bne.n	401e56 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  401e46:	461e      	mov	r6, r3
  401e48:	4d19      	ldr	r5, [pc, #100]	; (401eb0 <usart_serial_putchar+0x74>)
  401e4a:	4630      	mov	r0, r6
  401e4c:	4621      	mov	r1, r4
  401e4e:	47a8      	blx	r5
  401e50:	2800      	cmp	r0, #0
  401e52:	d1fa      	bne.n	401e4a <usart_serial_putchar+0xe>
  401e54:	e020      	b.n	401e98 <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401e56:	4b17      	ldr	r3, [pc, #92]	; (401eb4 <usart_serial_putchar+0x78>)
  401e58:	4298      	cmp	r0, r3
  401e5a:	d107      	bne.n	401e6c <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  401e5c:	461e      	mov	r6, r3
  401e5e:	4d14      	ldr	r5, [pc, #80]	; (401eb0 <usart_serial_putchar+0x74>)
  401e60:	4630      	mov	r0, r6
  401e62:	4621      	mov	r1, r4
  401e64:	47a8      	blx	r5
  401e66:	2800      	cmp	r0, #0
  401e68:	d1fa      	bne.n	401e60 <usart_serial_putchar+0x24>
  401e6a:	e017      	b.n	401e9c <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401e6c:	4b12      	ldr	r3, [pc, #72]	; (401eb8 <usart_serial_putchar+0x7c>)
  401e6e:	4298      	cmp	r0, r3
  401e70:	d107      	bne.n	401e82 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  401e72:	461e      	mov	r6, r3
  401e74:	4d11      	ldr	r5, [pc, #68]	; (401ebc <usart_serial_putchar+0x80>)
  401e76:	4630      	mov	r0, r6
  401e78:	4621      	mov	r1, r4
  401e7a:	47a8      	blx	r5
  401e7c:	2800      	cmp	r0, #0
  401e7e:	d1fa      	bne.n	401e76 <usart_serial_putchar+0x3a>
  401e80:	e00e      	b.n	401ea0 <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401e82:	4b0f      	ldr	r3, [pc, #60]	; (401ec0 <usart_serial_putchar+0x84>)
  401e84:	4298      	cmp	r0, r3
  401e86:	d10d      	bne.n	401ea4 <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  401e88:	461e      	mov	r6, r3
  401e8a:	4d0c      	ldr	r5, [pc, #48]	; (401ebc <usart_serial_putchar+0x80>)
  401e8c:	4630      	mov	r0, r6
  401e8e:	4621      	mov	r1, r4
  401e90:	47a8      	blx	r5
  401e92:	2800      	cmp	r0, #0
  401e94:	d1fa      	bne.n	401e8c <usart_serial_putchar+0x50>
  401e96:	e007      	b.n	401ea8 <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  401e98:	2001      	movs	r0, #1
  401e9a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  401e9c:	2001      	movs	r0, #1
  401e9e:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  401ea0:	2001      	movs	r0, #1
  401ea2:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401ea4:	2000      	movs	r0, #0
  401ea6:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  401ea8:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  401eaa:	bd70      	pop	{r4, r5, r6, pc}
  401eac:	400e0600 	.word	0x400e0600
  401eb0:	00401525 	.word	0x00401525
  401eb4:	400e0800 	.word	0x400e0800
  401eb8:	40024000 	.word	0x40024000
  401ebc:	004005a5 	.word	0x004005a5
  401ec0:	40028000 	.word	0x40028000

00401ec4 <SysTick_Handler>:
 *
 *  Process System Tick Event
 *  increments the timestamp counter.
 */
void SysTick_Handler(void){
	g_ul_ms_ticks++;
  401ec4:	4b08      	ldr	r3, [pc, #32]	; (401ee8 <SysTick_Handler+0x24>)
  401ec6:	681a      	ldr	r2, [r3, #0]
  401ec8:	3201      	adds	r2, #1
  401eca:	601a      	str	r2, [r3, #0]
	
	if ( (g_ul_ms_ticks - cont_ticks) >= TIMER_SAMPLE)
  401ecc:	681a      	ldr	r2, [r3, #0]
  401ece:	4b07      	ldr	r3, [pc, #28]	; (401eec <SysTick_Handler+0x28>)
  401ed0:	681b      	ldr	r3, [r3, #0]
  401ed2:	1ad3      	subs	r3, r2, r3
  401ed4:	2b13      	cmp	r3, #19
  401ed6:	d906      	bls.n	401ee6 <SysTick_Handler+0x22>
	{
		flag_tick = 1;
  401ed8:	2201      	movs	r2, #1
  401eda:	4b05      	ldr	r3, [pc, #20]	; (401ef0 <SysTick_Handler+0x2c>)
  401edc:	701a      	strb	r2, [r3, #0]
		cont_ticks = g_ul_ms_ticks;
  401ede:	4b02      	ldr	r3, [pc, #8]	; (401ee8 <SysTick_Handler+0x24>)
  401ee0:	681a      	ldr	r2, [r3, #0]
  401ee2:	4b02      	ldr	r3, [pc, #8]	; (401eec <SysTick_Handler+0x28>)
  401ee4:	601a      	str	r2, [r3, #0]
  401ee6:	4770      	bx	lr
  401ee8:	20000bac 	.word	0x20000bac
  401eec:	20000ba8 	.word	0x20000ba8
  401ef0:	20000b9c 	.word	0x20000b9c

00401ef4 <SPI_Handler>:
}

/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void){
  401ef4:	b508      	push	{r3, lr}
	ili9225_spi_handler();
  401ef6:	4b01      	ldr	r3, [pc, #4]	; (401efc <SPI_Handler+0x8>)
  401ef8:	4798      	blx	r3
  401efa:	bd08      	pop	{r3, pc}
  401efc:	004010cd 	.word	0x004010cd

00401f00 <config_lcd>:
}

void config_lcd(void){
  401f00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  401f04:	4c0f      	ldr	r4, [pc, #60]	; (401f44 <config_lcd+0x44>)
  401f06:	27b0      	movs	r7, #176	; 0xb0
  401f08:	6027      	str	r7, [r4, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  401f0a:	26dc      	movs	r6, #220	; 0xdc
  401f0c:	6066      	str	r6, [r4, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  401f0e:	2500      	movs	r5, #0
  401f10:	60a5      	str	r5, [r4, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  401f12:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401f16:	f8c4 800c 	str.w	r8, [r4, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  401f1a:	4b0b      	ldr	r3, [pc, #44]	; (401f48 <config_lcd+0x48>)
  401f1c:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  401f1e:	4620      	mov	r0, r4
  401f20:	4b0a      	ldr	r3, [pc, #40]	; (401f4c <config_lcd+0x4c>)
  401f22:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401f24:	2008      	movs	r0, #8
  401f26:	4b0a      	ldr	r3, [pc, #40]	; (401f50 <config_lcd+0x50>)
  401f28:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  401f2a:	4b0a      	ldr	r3, [pc, #40]	; (401f54 <config_lcd+0x54>)
  401f2c:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_set_foreground_color(COLOR_WHITE);
  401f2e:	4640      	mov	r0, r8
  401f30:	4b09      	ldr	r3, [pc, #36]	; (401f58 <config_lcd+0x58>)
  401f32:	4798      	blx	r3
	ili9225_draw_filled_rectangle(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  401f34:	4628      	mov	r0, r5
  401f36:	4629      	mov	r1, r5
  401f38:	463a      	mov	r2, r7
  401f3a:	4633      	mov	r3, r6
  401f3c:	4c07      	ldr	r4, [pc, #28]	; (401f5c <config_lcd+0x5c>)
  401f3e:	47a0      	blx	r4
  401f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401f44:	20000c78 	.word	0x20000c78
  401f48:	00400f41 	.word	0x00400f41
  401f4c:	0040117d 	.word	0x0040117d
  401f50:	00400ee5 	.word	0x00400ee5
  401f54:	004010e5 	.word	0x004010e5
  401f58:	00401109 	.word	0x00401109
  401f5c:	00401381 	.word	0x00401381

00401f60 <button>:
	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(UART0, &uart_serial_options);
}

void button(void){
  401f60:	b538      	push	{r3, r4, r5, lr}
	if (gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
  401f62:	2010      	movs	r0, #16
  401f64:	4b1d      	ldr	r3, [pc, #116]	; (401fdc <button+0x7c>)
  401f66:	4798      	blx	r3
  401f68:	2800      	cmp	r0, #0
  401f6a:	d135      	bne.n	401fd8 <button+0x78>
 *  \param ul_dly_ticks  Delay to wait for, in milliseconds.
 */
static void mdelay(uint32_t ul_dly_ticks){
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
  401f6c:	4b1c      	ldr	r3, [pc, #112]	; (401fe0 <button+0x80>)
  401f6e:	6819      	ldr	r1, [r3, #0]
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
  401f70:	461a      	mov	r2, r3
  401f72:	6813      	ldr	r3, [r2, #0]
  401f74:	1a5b      	subs	r3, r3, r1
  401f76:	2b31      	cmp	r3, #49	; 0x31
  401f78:	d9fb      	bls.n	401f72 <button+0x12>
}

void button(void){
	if (gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
		mdelay(50);
		if (!gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
  401f7a:	2010      	movs	r0, #16
  401f7c:	4b17      	ldr	r3, [pc, #92]	; (401fdc <button+0x7c>)
  401f7e:	4798      	blx	r3
  401f80:	2800      	cmp	r0, #0
  401f82:	d129      	bne.n	401fd8 <button+0x78>
			return;
		}
		while(gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
  401f84:	4d15      	ldr	r5, [pc, #84]	; (401fdc <button+0x7c>)
 *  \param ul_dly_ticks  Delay to wait for, in milliseconds.
 */
static void mdelay(uint32_t ul_dly_ticks){
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
  401f86:	4c16      	ldr	r4, [pc, #88]	; (401fe0 <button+0x80>)
  401f88:	e004      	b.n	401f94 <button+0x34>
  401f8a:	6822      	ldr	r2, [r4, #0]
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
  401f8c:	6823      	ldr	r3, [r4, #0]
  401f8e:	1a9b      	subs	r3, r3, r2
  401f90:	2b31      	cmp	r3, #49	; 0x31
  401f92:	d9fb      	bls.n	401f8c <button+0x2c>
	if (gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
		mdelay(50);
		if (!gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
			return;
		}
		while(gpio_pin_is_low(GPIO_PUSH_BUTTON_2)){
  401f94:	2010      	movs	r0, #16
  401f96:	47a8      	blx	r5
  401f98:	2800      	cmp	r0, #0
  401f9a:	d0f6      	beq.n	401f8a <button+0x2a>
			mdelay(50);
		}
		
		if (status_transfer == 0){
  401f9c:	4b11      	ldr	r3, [pc, #68]	; (401fe4 <button+0x84>)
  401f9e:	681b      	ldr	r3, [r3, #0]
  401fa0:	b94b      	cbnz	r3, 401fb6 <button+0x56>
			//Start Matlab Receiver:
			/*snprintf(buf, sizeof(buf), "START\r\n");
			printf(buf);*/
			status_transfer = 1;
  401fa2:	2201      	movs	r2, #1
  401fa4:	4b0f      	ldr	r3, [pc, #60]	; (401fe4 <button+0x84>)
  401fa6:	601a      	str	r2, [r3, #0]
			gpio_set_pin_low(LED1_GPIO);
  401fa8:	202e      	movs	r0, #46	; 0x2e
  401faa:	4b0f      	ldr	r3, [pc, #60]	; (401fe8 <button+0x88>)
  401fac:	4798      	blx	r3
			cont_time = 0;
  401fae:	2200      	movs	r2, #0
  401fb0:	4b0e      	ldr	r3, [pc, #56]	; (401fec <button+0x8c>)
  401fb2:	601a      	str	r2, [r3, #0]
  401fb4:	bd38      	pop	{r3, r4, r5, pc}
		}
		else{
			//Stop Matlab Receiver:
			snprintf(buf, sizeof(buf), "STOP\r\n");
  401fb6:	4b0e      	ldr	r3, [pc, #56]	; (401ff0 <button+0x90>)
  401fb8:	4a0e      	ldr	r2, [pc, #56]	; (401ff4 <button+0x94>)
  401fba:	e892 0003 	ldmia.w	r2, {r0, r1}
  401fbe:	6018      	str	r0, [r3, #0]
  401fc0:	8099      	strh	r1, [r3, #4]
  401fc2:	0c09      	lsrs	r1, r1, #16
  401fc4:	7199      	strb	r1, [r3, #6]
			printf(buf);
  401fc6:	4618      	mov	r0, r3
  401fc8:	4b0b      	ldr	r3, [pc, #44]	; (401ff8 <button+0x98>)
  401fca:	4798      	blx	r3
			status_transfer = 0;
  401fcc:	2200      	movs	r2, #0
  401fce:	4b05      	ldr	r3, [pc, #20]	; (401fe4 <button+0x84>)
  401fd0:	601a      	str	r2, [r3, #0]
			gpio_set_pin_high(LED1_GPIO);
  401fd2:	202e      	movs	r0, #46	; 0x2e
  401fd4:	4b09      	ldr	r3, [pc, #36]	; (401ffc <button+0x9c>)
  401fd6:	4798      	blx	r3
  401fd8:	bd38      	pop	{r3, r4, r5, pc}
  401fda:	bf00      	nop
  401fdc:	0040178d 	.word	0x0040178d
  401fe0:	20000bac 	.word	0x20000bac
  401fe4:	20000bb4 	.word	0x20000bb4
  401fe8:	004017c5 	.word	0x004017c5
  401fec:	20000bb0 	.word	0x20000bb0
  401ff0:	20000c14 	.word	0x20000c14
  401ff4:	004099a8 	.word	0x004099a8
  401ff8:	00403505 	.word	0x00403505
  401ffc:	004017a9 	.word	0x004017a9

00402000 <main>:
		
	}
}

int main (void)
{
  402000:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402004:	b095      	sub	sp, #84	; 0x54
	/* Insert system clock initialization code here (sysclk_init()). */

	sysclk_init();
  402006:	4b77      	ldr	r3, [pc, #476]	; (4021e4 <main+0x1e4>)
  402008:	4798      	blx	r3
	board_init();
  40200a:	4b77      	ldr	r3, [pc, #476]	; (4021e8 <main+0x1e8>)
  40200c:	4798      	blx	r3
  40200e:	2008      	movs	r0, #8
  402010:	4d76      	ldr	r5, [pc, #472]	; (4021ec <main+0x1ec>)
  402012:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  402014:	4c76      	ldr	r4, [pc, #472]	; (4021f0 <main+0x1f0>)
  402016:	4b77      	ldr	r3, [pc, #476]	; (4021f4 <main+0x1f4>)
  402018:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40201a:	4a77      	ldr	r2, [pc, #476]	; (4021f8 <main+0x1f8>)
  40201c:	4b77      	ldr	r3, [pc, #476]	; (4021fc <main+0x1fc>)
  40201e:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402020:	4a77      	ldr	r2, [pc, #476]	; (402200 <main+0x200>)
  402022:	4b78      	ldr	r3, [pc, #480]	; (402204 <main+0x204>)
  402024:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  402026:	4b78      	ldr	r3, [pc, #480]	; (402208 <main+0x208>)
  402028:	9311      	str	r3, [sp, #68]	; 0x44
	uart_settings.ul_baudrate = opt->baudrate;
  40202a:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  40202e:	9312      	str	r3, [sp, #72]	; 0x48
	uart_settings.ul_mode = opt->paritytype;
  402030:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402034:	9313      	str	r3, [sp, #76]	; 0x4c
  402036:	2008      	movs	r0, #8
  402038:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  40203a:	4620      	mov	r0, r4
  40203c:	a911      	add	r1, sp, #68	; 0x44
  40203e:	4b73      	ldr	r3, [pc, #460]	; (40220c <main+0x20c>)
  402040:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402042:	4d73      	ldr	r5, [pc, #460]	; (402210 <main+0x210>)
  402044:	682b      	ldr	r3, [r5, #0]
  402046:	6898      	ldr	r0, [r3, #8]
  402048:	2100      	movs	r1, #0
  40204a:	4c72      	ldr	r4, [pc, #456]	; (402214 <main+0x214>)
  40204c:	47a0      	blx	r4
	setbuf(stdin, NULL);
  40204e:	682b      	ldr	r3, [r5, #0]
  402050:	6858      	ldr	r0, [r3, #4]
  402052:	2100      	movs	r1, #0
  402054:	47a0      	blx	r4

	/* Insert application code here, after the board has been initialized. */
	
	configure_console();
	config_lcd();
  402056:	4b70      	ldr	r3, [pc, #448]	; (402218 <main+0x218>)
  402058:	4798      	blx	r3
	ili9225_set_foreground_color(COLOR_BLACK);
  40205a:	2000      	movs	r0, #0
  40205c:	4b6f      	ldr	r3, [pc, #444]	; (40221c <main+0x21c>)
  40205e:	4798      	blx	r3
	ili9225_draw_string(10,10, (uint8_t *)"Filtro Complementar");
  402060:	200a      	movs	r0, #10
  402062:	4601      	mov	r1, r0
  402064:	4a6e      	ldr	r2, [pc, #440]	; (402220 <main+0x220>)
  402066:	4b6f      	ldr	r3, [pc, #444]	; (402224 <main+0x224>)
  402068:	4798      	blx	r3
	/*TWI0:
	- Clock:	PA4 (Laranja)
	- Data:		PA3 (Cinza)
	- Terra:	GND (Preta)
	- VCC:		3V3 (Branco)*/
	uint8_t twi_status = twi_init();
  40206a:	4b6f      	ldr	r3, [pc, #444]	; (402228 <main+0x228>)
  40206c:	4798      	blx	r3
	if (twi_status == TWI_SUCCESS)
  40206e:	b9d8      	cbnz	r0, 4020a8 <main+0xa8>
	{
		adxl_init();
  402070:	4b6e      	ldr	r3, [pc, #440]	; (40222c <main+0x22c>)
  402072:	4798      	blx	r3
		angleXY(&angle,ADXL_TEST);	//Angle initialization		
  402074:	486e      	ldr	r0, [pc, #440]	; (402230 <main+0x230>)
  402076:	211d      	movs	r1, #29
  402078:	4b6e      	ldr	r3, [pc, #440]	; (402234 <main+0x234>)
  40207a:	4798      	blx	r3
		itg_init();
  40207c:	4b6e      	ldr	r3, [pc, #440]	; (402238 <main+0x238>)
  40207e:	4798      	blx	r3
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  402080:	4b6e      	ldr	r3, [pc, #440]	; (40223c <main+0x23c>)
  402082:	f64b 327f 	movw	r2, #47999	; 0xbb7f
  402086:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402088:	21f0      	movs	r1, #240	; 0xf0
  40208a:	4a6d      	ldr	r2, [pc, #436]	; (402240 <main+0x240>)
  40208c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  402090:	2400      	movs	r4, #0
  402092:	609c      	str	r4, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  402094:	2207      	movs	r2, #7
  402096:	601a      	str	r2, [r3, #0]
			gpio_set_pin_low(LED2_GPIO);
		}
	}
	
	uint32_t cont = 0;
	cont_ticks = g_ul_ms_ticks;
  402098:	4b6a      	ldr	r3, [pc, #424]	; (402244 <main+0x244>)
  40209a:	681a      	ldr	r2, [r3, #0]
  40209c:	4b6a      	ldr	r3, [pc, #424]	; (402248 <main+0x248>)
  40209e:	601a      	str	r2, [r3, #0]
	
	while(1){
		
		if ( flag_tick ){
  4020a0:	4e6a      	ldr	r6, [pc, #424]	; (40224c <main+0x24c>)
			flag_tick = 0;
			
			get_all_acel_value(&acel_adxl, ADXL_TEST);
  4020a2:	4d6b      	ldr	r5, [pc, #428]	; (402250 <main+0x250>)
  4020a4:	4f6b      	ldr	r7, [pc, #428]	; (402254 <main+0x254>)
  4020a6:	e007      	b.n	4020b8 <main+0xb8>
	{
		adxl_init();
		angleXY(&angle,ADXL_TEST);	//Angle initialization		
		itg_init();
	} else {
		printf("Erro TWI");
  4020a8:	486b      	ldr	r0, [pc, #428]	; (402258 <main+0x258>)
  4020aa:	4b6c      	ldr	r3, [pc, #432]	; (40225c <main+0x25c>)
  4020ac:	4798      	blx	r3
		while(1){
			gpio_set_pin_low(LED2_GPIO);
  4020ae:	2519      	movs	r5, #25
  4020b0:	4c6b      	ldr	r4, [pc, #428]	; (402260 <main+0x260>)
  4020b2:	4628      	mov	r0, r5
  4020b4:	47a0      	blx	r4
  4020b6:	e7fc      	b.n	4020b2 <main+0xb2>
	uint32_t cont = 0;
	cont_ticks = g_ul_ms_ticks;
	
	while(1){
		
		if ( flag_tick ){
  4020b8:	7833      	ldrb	r3, [r6, #0]
  4020ba:	2b00      	cmp	r3, #0
  4020bc:	d043      	beq.n	402146 <main+0x146>
			flag_tick = 0;
  4020be:	2300      	movs	r3, #0
  4020c0:	7033      	strb	r3, [r6, #0]
			
			get_all_acel_value(&acel_adxl, ADXL_TEST);
  4020c2:	4628      	mov	r0, r5
  4020c4:	211d      	movs	r1, #29
  4020c6:	47b8      	blx	r7
			/*acel_adxl[0] = acel_adxl[0] + ADXL_OFSTX_HIGH;
			acel_adxl[1] = acel_adxl[1] + ADXL_OFSTY_HIGH;
			acel_adxl[2] = acel_adxl[2] ;*/
			
			uint8_t test = angleXY_filter(&angle, &gyroz, ADXL_TEST, ITG_TEST);
  4020c8:	4859      	ldr	r0, [pc, #356]	; (402230 <main+0x230>)
  4020ca:	4966      	ldr	r1, [pc, #408]	; (402264 <main+0x264>)
  4020cc:	221d      	movs	r2, #29
  4020ce:	2369      	movs	r3, #105	; 0x69
  4020d0:	f8df c1c0 	ldr.w	ip, [pc, #448]	; 402294 <main+0x294>
  4020d4:	47e0      	blx	ip
			if (test != TWI_SUCCESS){
  4020d6:	b110      	cbz	r0, 4020de <main+0xde>
				gpio_set_pin_low(LED2_GPIO);
  4020d8:	2019      	movs	r0, #25
  4020da:	4b61      	ldr	r3, [pc, #388]	; (402260 <main+0x260>)
  4020dc:	4798      	blx	r3
			}
			
			test = angleXY(&angle_nofilter,ADXL_TEST);
  4020de:	4862      	ldr	r0, [pc, #392]	; (402268 <main+0x268>)
  4020e0:	211d      	movs	r1, #29
  4020e2:	4b54      	ldr	r3, [pc, #336]	; (402234 <main+0x234>)
  4020e4:	4798      	blx	r3
			
			get_all_gyro_value(&gyro_itg, ITG_TEST);
  4020e6:	4861      	ldr	r0, [pc, #388]	; (40226c <main+0x26c>)
  4020e8:	2169      	movs	r1, #105	; 0x69
  4020ea:	4b61      	ldr	r3, [pc, #388]	; (402270 <main+0x270>)
  4020ec:	4798      	blx	r3
			if (status_transfer)
  4020ee:	4b61      	ldr	r3, [pc, #388]	; (402274 <main+0x274>)
  4020f0:	681b      	ldr	r3, [r3, #0]
  4020f2:	2b00      	cmp	r3, #0
  4020f4:	d026      	beq.n	402144 <main+0x144>
			{
				//snprintf(buf, sizeof(buf),"%.3f %.3f\r\n",angle,gyroz);
				//snprintf(buf, sizeof(buf),"%.3f %.3f %.3f %.3f\r\n",angle,gyroz,acel_adxl[0],acel_adxl[1]);
				snprintf(buf, sizeof(buf),"%.3f %.3f %.3f %.3f %.3f\r\n",angle,gyroz,acel_adxl[0],acel_adxl[1], angle_nofilter);
  4020f6:	f8df 91a0 	ldr.w	r9, [pc, #416]	; 402298 <main+0x298>
  4020fa:	f8df 818c 	ldr.w	r8, [pc, #396]	; 402288 <main+0x288>
  4020fe:	4b4c      	ldr	r3, [pc, #304]	; (402230 <main+0x230>)
  402100:	6818      	ldr	r0, [r3, #0]
  402102:	47c0      	blx	r8
  402104:	e9cd 0100 	strd	r0, r1, [sp]
  402108:	4b56      	ldr	r3, [pc, #344]	; (402264 <main+0x264>)
  40210a:	6818      	ldr	r0, [r3, #0]
  40210c:	47c0      	blx	r8
  40210e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402112:	6828      	ldr	r0, [r5, #0]
  402114:	47c0      	blx	r8
  402116:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40211a:	6868      	ldr	r0, [r5, #4]
  40211c:	47c0      	blx	r8
  40211e:	e9cd 0106 	strd	r0, r1, [sp, #24]
  402122:	4b51      	ldr	r3, [pc, #324]	; (402268 <main+0x268>)
  402124:	6818      	ldr	r0, [r3, #0]
  402126:	47c0      	blx	r8
  402128:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40212c:	4648      	mov	r0, r9
  40212e:	2164      	movs	r1, #100	; 0x64
  402130:	4a51      	ldr	r2, [pc, #324]	; (402278 <main+0x278>)
  402132:	4b52      	ldr	r3, [pc, #328]	; (40227c <main+0x27c>)
  402134:	4798      	blx	r3
				printf(buf);
  402136:	4648      	mov	r0, r9
  402138:	4b48      	ldr	r3, [pc, #288]	; (40225c <main+0x25c>)
  40213a:	4798      	blx	r3
				cont_time++;
  40213c:	4b50      	ldr	r3, [pc, #320]	; (402280 <main+0x280>)
  40213e:	681a      	ldr	r2, [r3, #0]
  402140:	3201      	adds	r2, #1
  402142:	601a      	str	r2, [r3, #0]
			}
			cont++;
  402144:	3401      	adds	r4, #1
		}
		
		if (cont*TIMER_SAMPLE >= 1000){
  402146:	eb04 0384 	add.w	r3, r4, r4, lsl #2
  40214a:	009b      	lsls	r3, r3, #2
  40214c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  402150:	d345      	bcc.n	4021de <main+0x1de>
			gpio_toggle_pin(LED0_GPIO);
  402152:	2017      	movs	r0, #23
  402154:	4b4b      	ldr	r3, [pc, #300]	; (402284 <main+0x284>)
  402156:	4798      	blx	r3
			cont = 0;
			snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\nXY = %.3f\n\nGyro(Graus/s):\nx=%.1f\ny=%.1f\nz=%.1f\nTime = %u ms"
  402158:	f8df 813c 	ldr.w	r8, [pc, #316]	; 402298 <main+0x298>
  40215c:	4c4a      	ldr	r4, [pc, #296]	; (402288 <main+0x288>)
  40215e:	6828      	ldr	r0, [r5, #0]
  402160:	47a0      	blx	r4
  402162:	e9cd 0100 	strd	r0, r1, [sp]
  402166:	6868      	ldr	r0, [r5, #4]
  402168:	47a0      	blx	r4
  40216a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40216e:	68a8      	ldr	r0, [r5, #8]
  402170:	47a0      	blx	r4
  402172:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402176:	4b3c      	ldr	r3, [pc, #240]	; (402268 <main+0x268>)
  402178:	6818      	ldr	r0, [r3, #0]
  40217a:	47a0      	blx	r4
  40217c:	e9cd 0106 	strd	r0, r1, [sp, #24]
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], angle_nofilter, gyro_itg[0], gyro_itg[1], gyroz, (cont_time*20) );
  402180:	f8df 90e8 	ldr.w	r9, [pc, #232]	; 40226c <main+0x26c>
		}
		
		if (cont*TIMER_SAMPLE >= 1000){
			gpio_toggle_pin(LED0_GPIO);
			cont = 0;
			snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\nXY = %.3f\n\nGyro(Graus/s):\nx=%.1f\ny=%.1f\nz=%.1f\nTime = %u ms"
  402184:	f8d9 0000 	ldr.w	r0, [r9]
  402188:	47a0      	blx	r4
  40218a:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40218e:	f8d9 0004 	ldr.w	r0, [r9, #4]
  402192:	47a0      	blx	r4
  402194:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  402198:	4b32      	ldr	r3, [pc, #200]	; (402264 <main+0x264>)
  40219a:	6818      	ldr	r0, [r3, #0]
  40219c:	47a0      	blx	r4
  40219e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  4021a2:	4b37      	ldr	r3, [pc, #220]	; (402280 <main+0x280>)
  4021a4:	681b      	ldr	r3, [r3, #0]
  4021a6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4021aa:	009b      	lsls	r3, r3, #2
  4021ac:	930e      	str	r3, [sp, #56]	; 0x38
  4021ae:	4640      	mov	r0, r8
  4021b0:	2164      	movs	r1, #100	; 0x64
  4021b2:	4a36      	ldr	r2, [pc, #216]	; (40228c <main+0x28c>)
  4021b4:	4b31      	ldr	r3, [pc, #196]	; (40227c <main+0x27c>)
  4021b6:	4798      	blx	r3
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], angle_nofilter, gyro_itg[0], gyro_itg[1], gyroz, (cont_time*20) );
			/*snprintf(buf, sizeof(buf),"Acel(mG):\nx=%.1f\ny=%.1f\nz=%.1f\n\nGyro(/s):\nx=%.1f\ny=%.1f\nz=%.1f\n\nTicks=%1u ms"
			, acel_adxl[0], acel_adxl[1], acel_adxl[2], gyro_itg[0], gyro_itg[1], gyro_itg[2], (g_ul_ms_ticks - cont_ticks));*/
			ili9225_set_foreground_color(COLOR_WHITE);
  4021b8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4021bc:	4c17      	ldr	r4, [pc, #92]	; (40221c <main+0x21c>)
  4021be:	47a0      	blx	r4
			ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  4021c0:	2000      	movs	r0, #0
  4021c2:	211e      	movs	r1, #30
  4021c4:	22b0      	movs	r2, #176	; 0xb0
  4021c6:	23dc      	movs	r3, #220	; 0xdc
  4021c8:	f8df c0d0 	ldr.w	ip, [pc, #208]	; 40229c <main+0x29c>
  4021cc:	47e0      	blx	ip
			ili9225_set_foreground_color(COLOR_BLACK);
  4021ce:	2000      	movs	r0, #0
  4021d0:	47a0      	blx	r4
			ili9225_draw_string(10, 30, (uint8_t*) buf);
  4021d2:	200a      	movs	r0, #10
  4021d4:	211e      	movs	r1, #30
  4021d6:	4642      	mov	r2, r8
  4021d8:	4b12      	ldr	r3, [pc, #72]	; (402224 <main+0x224>)
  4021da:	4798      	blx	r3
			cont++;
		}
		
		if (cont*TIMER_SAMPLE >= 1000){
			gpio_toggle_pin(LED0_GPIO);
			cont = 0;
  4021dc:	2400      	movs	r4, #0
			ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
			ili9225_set_foreground_color(COLOR_BLACK);
			ili9225_draw_string(10, 30, (uint8_t*) buf);
		}
		
		button();
  4021de:	4b2c      	ldr	r3, [pc, #176]	; (402290 <main+0x290>)
  4021e0:	4798      	blx	r3
		
	}
  4021e2:	e769      	b.n	4020b8 <main+0xb8>
  4021e4:	00401549 	.word	0x00401549
  4021e8:	004015ad 	.word	0x004015ad
  4021ec:	00401b81 	.word	0x00401b81
  4021f0:	400e0600 	.word	0x400e0600
  4021f4:	20000c10 	.word	0x20000c10
  4021f8:	00401e3d 	.word	0x00401e3d
  4021fc:	20000c0c 	.word	0x20000c0c
  402200:	00401db5 	.word	0x00401db5
  402204:	20000c08 	.word	0x20000c08
  402208:	02dc6c00 	.word	0x02dc6c00
  40220c:	004014ed 	.word	0x004014ed
  402210:	20000518 	.word	0x20000518
  402214:	004035c1 	.word	0x004035c1
  402218:	00401f01 	.word	0x00401f01
  40221c:	00401109 	.word	0x00401109
  402220:	004099b0 	.word	0x004099b0
  402224:	00401439 	.word	0x00401439
  402228:	004005d1 	.word	0x004005d1
  40222c:	00400641 	.word	0x00400641
  402230:	20000bd0 	.word	0x20000bd0
  402234:	004008d1 	.word	0x004008d1
  402238:	004006b5 	.word	0x004006b5
  40223c:	e000e010 	.word	0xe000e010
  402240:	e000ed00 	.word	0xe000ed00
  402244:	20000bac 	.word	0x20000bac
  402248:	20000ba8 	.word	0x20000ba8
  40224c:	20000b9c 	.word	0x20000b9c
  402250:	20000bb8 	.word	0x20000bb8
  402254:	00400a41 	.word	0x00400a41
  402258:	004099c4 	.word	0x004099c4
  40225c:	00403505 	.word	0x00403505
  402260:	004017c5 	.word	0x004017c5
  402264:	20000ba0 	.word	0x20000ba0
  402268:	20000ba4 	.word	0x20000ba4
  40226c:	20000bc4 	.word	0x20000bc4
  402270:	00400789 	.word	0x00400789
  402274:	20000bb4 	.word	0x20000bb4
  402278:	004099d0 	.word	0x004099d0
  40227c:	004036d1 	.word	0x004036d1
  402280:	20000bb0 	.word	0x20000bb0
  402284:	004017e1 	.word	0x004017e1
  402288:	00402995 	.word	0x00402995
  40228c:	004099ec 	.word	0x004099ec
  402290:	00401f61 	.word	0x00401f61
  402294:	00400cd9 	.word	0x00400cd9
  402298:	20000c14 	.word	0x20000c14
  40229c:	00401381 	.word	0x00401381

004022a0 <asinf>:
  4022a0:	b570      	push	{r4, r5, r6, lr}
  4022a2:	b08a      	sub	sp, #40	; 0x28
  4022a4:	4605      	mov	r5, r0
  4022a6:	f000 f84b 	bl	402340 <__ieee754_asinf>
  4022aa:	4c22      	ldr	r4, [pc, #136]	; (402334 <asinf+0x94>)
  4022ac:	4606      	mov	r6, r0
  4022ae:	f994 3000 	ldrsb.w	r3, [r4]
  4022b2:	3301      	adds	r3, #1
  4022b4:	d003      	beq.n	4022be <asinf+0x1e>
  4022b6:	4628      	mov	r0, r5
  4022b8:	f000 f9ee 	bl	402698 <__fpclassifyf>
  4022bc:	b910      	cbnz	r0, 4022c4 <asinf+0x24>
  4022be:	4630      	mov	r0, r6
  4022c0:	b00a      	add	sp, #40	; 0x28
  4022c2:	bd70      	pop	{r4, r5, r6, pc}
  4022c4:	4628      	mov	r0, r5
  4022c6:	f000 f9e3 	bl	402690 <fabsf>
  4022ca:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4022ce:	f001 f8e1 	bl	403494 <__aeabi_fcmpgt>
  4022d2:	2800      	cmp	r0, #0
  4022d4:	d0f3      	beq.n	4022be <asinf+0x1e>
  4022d6:	4918      	ldr	r1, [pc, #96]	; (402338 <asinf+0x98>)
  4022d8:	2201      	movs	r2, #1
  4022da:	2300      	movs	r3, #0
  4022dc:	4628      	mov	r0, r5
  4022de:	9200      	str	r2, [sp, #0]
  4022e0:	9308      	str	r3, [sp, #32]
  4022e2:	9101      	str	r1, [sp, #4]
  4022e4:	f000 fb56 	bl	402994 <__aeabi_f2d>
  4022e8:	4602      	mov	r2, r0
  4022ea:	460b      	mov	r3, r1
  4022ec:	4813      	ldr	r0, [pc, #76]	; (40233c <asinf+0x9c>)
  4022ee:	e9cd 2304 	strd	r2, r3, [sp, #16]
  4022f2:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4022f6:	f000 f9c5 	bl	402684 <nan>
  4022fa:	f994 3000 	ldrsb.w	r3, [r4]
  4022fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
  402302:	2b02      	cmp	r3, #2
  402304:	d00b      	beq.n	40231e <asinf+0x7e>
  402306:	4668      	mov	r0, sp
  402308:	f000 f9ba 	bl	402680 <matherr>
  40230c:	b138      	cbz	r0, 40231e <asinf+0x7e>
  40230e:	9b08      	ldr	r3, [sp, #32]
  402310:	b953      	cbnz	r3, 402328 <asinf+0x88>
  402312:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  402316:	f000 fda3 	bl	402e60 <__aeabi_d2f>
  40231a:	b00a      	add	sp, #40	; 0x28
  40231c:	bd70      	pop	{r4, r5, r6, pc}
  40231e:	f001 f8c3 	bl	4034a8 <__errno>
  402322:	2321      	movs	r3, #33	; 0x21
  402324:	6003      	str	r3, [r0, #0]
  402326:	e7f2      	b.n	40230e <asinf+0x6e>
  402328:	f001 f8be 	bl	4034a8 <__errno>
  40232c:	9b08      	ldr	r3, [sp, #32]
  40232e:	6003      	str	r3, [r0, #0]
  402330:	e7ef      	b.n	402312 <asinf+0x72>
  402332:	bf00      	nop
  402334:	200000e8 	.word	0x200000e8
  402338:	00409a48 	.word	0x00409a48
  40233c:	00409a88 	.word	0x00409a88

00402340 <__ieee754_asinf>:
  402340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402344:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  402348:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
  40234c:	4604      	mov	r4, r0
  40234e:	4606      	mov	r6, r0
  402350:	f000 80c7 	beq.w	4024e2 <__ieee754_asinf+0x1a2>
  402354:	dc11      	bgt.n	40237a <__ieee754_asinf+0x3a>
  402356:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
  40235a:	da16      	bge.n	40238a <__ieee754_asinf+0x4a>
  40235c:	f1b5 5f48 	cmp.w	r5, #838860800	; 0x32000000
  402360:	f280 80cd 	bge.w	4024fe <__ieee754_asinf+0x1be>
  402364:	498c      	ldr	r1, [pc, #560]	; (402598 <__ieee754_asinf+0x258>)
  402366:	f000 fdd1 	bl	402f0c <__addsf3>
  40236a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40236e:	f001 f891 	bl	403494 <__aeabi_fcmpgt>
  402372:	b150      	cbz	r0, 40238a <__ieee754_asinf+0x4a>
  402374:	4620      	mov	r0, r4
  402376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40237a:	4601      	mov	r1, r0
  40237c:	f000 fdc4 	bl	402f08 <__aeabi_fsub>
  402380:	4601      	mov	r1, r0
  402382:	f000 ff7f 	bl	403284 <__aeabi_fdiv>
  402386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40238a:	4620      	mov	r0, r4
  40238c:	f000 f980 	bl	402690 <fabsf>
  402390:	4601      	mov	r1, r0
  402392:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  402396:	f000 fdb7 	bl	402f08 <__aeabi_fsub>
  40239a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  40239e:	f000 febd 	bl	40311c <__aeabi_fmul>
  4023a2:	497e      	ldr	r1, [pc, #504]	; (40259c <__ieee754_asinf+0x25c>)
  4023a4:	4604      	mov	r4, r0
  4023a6:	f000 feb9 	bl	40311c <__aeabi_fmul>
  4023aa:	497d      	ldr	r1, [pc, #500]	; (4025a0 <__ieee754_asinf+0x260>)
  4023ac:	f000 fdae 	bl	402f0c <__addsf3>
  4023b0:	4621      	mov	r1, r4
  4023b2:	f000 feb3 	bl	40311c <__aeabi_fmul>
  4023b6:	497b      	ldr	r1, [pc, #492]	; (4025a4 <__ieee754_asinf+0x264>)
  4023b8:	f000 fda6 	bl	402f08 <__aeabi_fsub>
  4023bc:	4621      	mov	r1, r4
  4023be:	f000 fead 	bl	40311c <__aeabi_fmul>
  4023c2:	4979      	ldr	r1, [pc, #484]	; (4025a8 <__ieee754_asinf+0x268>)
  4023c4:	f000 fda2 	bl	402f0c <__addsf3>
  4023c8:	4621      	mov	r1, r4
  4023ca:	f000 fea7 	bl	40311c <__aeabi_fmul>
  4023ce:	4977      	ldr	r1, [pc, #476]	; (4025ac <__ieee754_asinf+0x26c>)
  4023d0:	f000 fd9a 	bl	402f08 <__aeabi_fsub>
  4023d4:	4621      	mov	r1, r4
  4023d6:	f000 fea1 	bl	40311c <__aeabi_fmul>
  4023da:	4975      	ldr	r1, [pc, #468]	; (4025b0 <__ieee754_asinf+0x270>)
  4023dc:	f000 fd96 	bl	402f0c <__addsf3>
  4023e0:	4621      	mov	r1, r4
  4023e2:	f000 fe9b 	bl	40311c <__aeabi_fmul>
  4023e6:	4973      	ldr	r1, [pc, #460]	; (4025b4 <__ieee754_asinf+0x274>)
  4023e8:	4681      	mov	r9, r0
  4023ea:	4620      	mov	r0, r4
  4023ec:	f000 fe96 	bl	40311c <__aeabi_fmul>
  4023f0:	4971      	ldr	r1, [pc, #452]	; (4025b8 <__ieee754_asinf+0x278>)
  4023f2:	f000 fd89 	bl	402f08 <__aeabi_fsub>
  4023f6:	4621      	mov	r1, r4
  4023f8:	f000 fe90 	bl	40311c <__aeabi_fmul>
  4023fc:	496f      	ldr	r1, [pc, #444]	; (4025bc <__ieee754_asinf+0x27c>)
  4023fe:	f000 fd85 	bl	402f0c <__addsf3>
  402402:	4621      	mov	r1, r4
  402404:	f000 fe8a 	bl	40311c <__aeabi_fmul>
  402408:	496d      	ldr	r1, [pc, #436]	; (4025c0 <__ieee754_asinf+0x280>)
  40240a:	f000 fd7d 	bl	402f08 <__aeabi_fsub>
  40240e:	4621      	mov	r1, r4
  402410:	f000 fe84 	bl	40311c <__aeabi_fmul>
  402414:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  402418:	f000 fd78 	bl	402f0c <__addsf3>
  40241c:	4680      	mov	r8, r0
  40241e:	4620      	mov	r0, r4
  402420:	f000 f8da 	bl	4025d8 <__ieee754_sqrtf>
  402424:	4b67      	ldr	r3, [pc, #412]	; (4025c4 <__ieee754_asinf+0x284>)
  402426:	4607      	mov	r7, r0
  402428:	429d      	cmp	r5, r3
  40242a:	dc44      	bgt.n	4024b6 <__ieee754_asinf+0x176>
  40242c:	4601      	mov	r1, r0
  40242e:	f000 fd6d 	bl	402f0c <__addsf3>
  402432:	4641      	mov	r1, r8
  402434:	4682      	mov	sl, r0
  402436:	4648      	mov	r0, r9
  402438:	f000 ff24 	bl	403284 <__aeabi_fdiv>
  40243c:	4601      	mov	r1, r0
  40243e:	4650      	mov	r0, sl
  402440:	f000 fe6c 	bl	40311c <__aeabi_fmul>
  402444:	f427 657f 	bic.w	r5, r7, #4080	; 0xff0
  402448:	f025 050f 	bic.w	r5, r5, #15
  40244c:	4680      	mov	r8, r0
  40244e:	4629      	mov	r1, r5
  402450:	4628      	mov	r0, r5
  402452:	f000 fe63 	bl	40311c <__aeabi_fmul>
  402456:	4601      	mov	r1, r0
  402458:	4620      	mov	r0, r4
  40245a:	f000 fd55 	bl	402f08 <__aeabi_fsub>
  40245e:	4629      	mov	r1, r5
  402460:	4604      	mov	r4, r0
  402462:	4638      	mov	r0, r7
  402464:	f000 fd52 	bl	402f0c <__addsf3>
  402468:	4601      	mov	r1, r0
  40246a:	4620      	mov	r0, r4
  40246c:	f000 ff0a 	bl	403284 <__aeabi_fdiv>
  402470:	4601      	mov	r1, r0
  402472:	f000 fd4b 	bl	402f0c <__addsf3>
  402476:	4601      	mov	r1, r0
  402478:	4853      	ldr	r0, [pc, #332]	; (4025c8 <__ieee754_asinf+0x288>)
  40247a:	f000 fd45 	bl	402f08 <__aeabi_fsub>
  40247e:	4601      	mov	r1, r0
  402480:	4640      	mov	r0, r8
  402482:	f000 fd41 	bl	402f08 <__aeabi_fsub>
  402486:	4629      	mov	r1, r5
  402488:	4604      	mov	r4, r0
  40248a:	4628      	mov	r0, r5
  40248c:	f000 fd3e 	bl	402f0c <__addsf3>
  402490:	4601      	mov	r1, r0
  402492:	484e      	ldr	r0, [pc, #312]	; (4025cc <__ieee754_asinf+0x28c>)
  402494:	f000 fd38 	bl	402f08 <__aeabi_fsub>
  402498:	4601      	mov	r1, r0
  40249a:	4620      	mov	r0, r4
  40249c:	f000 fd34 	bl	402f08 <__aeabi_fsub>
  4024a0:	4601      	mov	r1, r0
  4024a2:	484a      	ldr	r0, [pc, #296]	; (4025cc <__ieee754_asinf+0x28c>)
  4024a4:	f000 fd30 	bl	402f08 <__aeabi_fsub>
  4024a8:	2e00      	cmp	r6, #0
  4024aa:	f73f af64 	bgt.w	402376 <__ieee754_asinf+0x36>
  4024ae:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4024b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4024b6:	4641      	mov	r1, r8
  4024b8:	4648      	mov	r0, r9
  4024ba:	f000 fee3 	bl	403284 <__aeabi_fdiv>
  4024be:	4601      	mov	r1, r0
  4024c0:	4638      	mov	r0, r7
  4024c2:	f000 fe2b 	bl	40311c <__aeabi_fmul>
  4024c6:	4639      	mov	r1, r7
  4024c8:	f000 fd20 	bl	402f0c <__addsf3>
  4024cc:	4601      	mov	r1, r0
  4024ce:	f000 fd1d 	bl	402f0c <__addsf3>
  4024d2:	493f      	ldr	r1, [pc, #252]	; (4025d0 <__ieee754_asinf+0x290>)
  4024d4:	f000 fd1a 	bl	402f0c <__addsf3>
  4024d8:	4601      	mov	r1, r0
  4024da:	483e      	ldr	r0, [pc, #248]	; (4025d4 <__ieee754_asinf+0x294>)
  4024dc:	f000 fd14 	bl	402f08 <__aeabi_fsub>
  4024e0:	e7e2      	b.n	4024a8 <__ieee754_asinf+0x168>
  4024e2:	493c      	ldr	r1, [pc, #240]	; (4025d4 <__ieee754_asinf+0x294>)
  4024e4:	f000 fe1a 	bl	40311c <__aeabi_fmul>
  4024e8:	4937      	ldr	r1, [pc, #220]	; (4025c8 <__ieee754_asinf+0x288>)
  4024ea:	4605      	mov	r5, r0
  4024ec:	4620      	mov	r0, r4
  4024ee:	f000 fe15 	bl	40311c <__aeabi_fmul>
  4024f2:	4601      	mov	r1, r0
  4024f4:	4628      	mov	r0, r5
  4024f6:	f000 fd09 	bl	402f0c <__addsf3>
  4024fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4024fe:	4601      	mov	r1, r0
  402500:	f000 fe0c 	bl	40311c <__aeabi_fmul>
  402504:	4925      	ldr	r1, [pc, #148]	; (40259c <__ieee754_asinf+0x25c>)
  402506:	4605      	mov	r5, r0
  402508:	f000 fe08 	bl	40311c <__aeabi_fmul>
  40250c:	4924      	ldr	r1, [pc, #144]	; (4025a0 <__ieee754_asinf+0x260>)
  40250e:	f000 fcfd 	bl	402f0c <__addsf3>
  402512:	4629      	mov	r1, r5
  402514:	f000 fe02 	bl	40311c <__aeabi_fmul>
  402518:	4922      	ldr	r1, [pc, #136]	; (4025a4 <__ieee754_asinf+0x264>)
  40251a:	f000 fcf5 	bl	402f08 <__aeabi_fsub>
  40251e:	4629      	mov	r1, r5
  402520:	f000 fdfc 	bl	40311c <__aeabi_fmul>
  402524:	4920      	ldr	r1, [pc, #128]	; (4025a8 <__ieee754_asinf+0x268>)
  402526:	f000 fcf1 	bl	402f0c <__addsf3>
  40252a:	4629      	mov	r1, r5
  40252c:	f000 fdf6 	bl	40311c <__aeabi_fmul>
  402530:	491e      	ldr	r1, [pc, #120]	; (4025ac <__ieee754_asinf+0x26c>)
  402532:	f000 fce9 	bl	402f08 <__aeabi_fsub>
  402536:	4629      	mov	r1, r5
  402538:	f000 fdf0 	bl	40311c <__aeabi_fmul>
  40253c:	491c      	ldr	r1, [pc, #112]	; (4025b0 <__ieee754_asinf+0x270>)
  40253e:	f000 fce5 	bl	402f0c <__addsf3>
  402542:	4629      	mov	r1, r5
  402544:	f000 fdea 	bl	40311c <__aeabi_fmul>
  402548:	491a      	ldr	r1, [pc, #104]	; (4025b4 <__ieee754_asinf+0x274>)
  40254a:	4606      	mov	r6, r0
  40254c:	4628      	mov	r0, r5
  40254e:	f000 fde5 	bl	40311c <__aeabi_fmul>
  402552:	4919      	ldr	r1, [pc, #100]	; (4025b8 <__ieee754_asinf+0x278>)
  402554:	f000 fcd8 	bl	402f08 <__aeabi_fsub>
  402558:	4629      	mov	r1, r5
  40255a:	f000 fddf 	bl	40311c <__aeabi_fmul>
  40255e:	4917      	ldr	r1, [pc, #92]	; (4025bc <__ieee754_asinf+0x27c>)
  402560:	f000 fcd4 	bl	402f0c <__addsf3>
  402564:	4629      	mov	r1, r5
  402566:	f000 fdd9 	bl	40311c <__aeabi_fmul>
  40256a:	4915      	ldr	r1, [pc, #84]	; (4025c0 <__ieee754_asinf+0x280>)
  40256c:	f000 fccc 	bl	402f08 <__aeabi_fsub>
  402570:	4629      	mov	r1, r5
  402572:	f000 fdd3 	bl	40311c <__aeabi_fmul>
  402576:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40257a:	f000 fcc7 	bl	402f0c <__addsf3>
  40257e:	4601      	mov	r1, r0
  402580:	4630      	mov	r0, r6
  402582:	f000 fe7f 	bl	403284 <__aeabi_fdiv>
  402586:	4601      	mov	r1, r0
  402588:	4620      	mov	r0, r4
  40258a:	f000 fdc7 	bl	40311c <__aeabi_fmul>
  40258e:	4621      	mov	r1, r4
  402590:	f000 fcbc 	bl	402f0c <__addsf3>
  402594:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402598:	7149f2ca 	.word	0x7149f2ca
  40259c:	3811ef08 	.word	0x3811ef08
  4025a0:	3a4f7f04 	.word	0x3a4f7f04
  4025a4:	3d241146 	.word	0x3d241146
  4025a8:	3e4e0aa8 	.word	0x3e4e0aa8
  4025ac:	3ea6b090 	.word	0x3ea6b090
  4025b0:	3e2aaaab 	.word	0x3e2aaaab
  4025b4:	3d9dc62e 	.word	0x3d9dc62e
  4025b8:	3f303361 	.word	0x3f303361
  4025bc:	4001572d 	.word	0x4001572d
  4025c0:	4019d139 	.word	0x4019d139
  4025c4:	3f799999 	.word	0x3f799999
  4025c8:	b33bbd2e 	.word	0xb33bbd2e
  4025cc:	3f490fdb 	.word	0x3f490fdb
  4025d0:	333bbd2e 	.word	0x333bbd2e
  4025d4:	3fc90fdb 	.word	0x3fc90fdb

004025d8 <__ieee754_sqrtf>:
  4025d8:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
  4025dc:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
  4025e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4025e2:	4604      	mov	r4, r0
  4025e4:	4603      	mov	r3, r0
  4025e6:	d22d      	bcs.n	402644 <__ieee754_sqrtf+0x6c>
  4025e8:	b35a      	cbz	r2, 402642 <__ieee754_sqrtf+0x6a>
  4025ea:	2800      	cmp	r0, #0
  4025ec:	db3d      	blt.n	40266a <__ieee754_sqrtf+0x92>
  4025ee:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
  4025f2:	ea4f 50e0 	mov.w	r0, r0, asr #23
  4025f6:	d32c      	bcc.n	402652 <__ieee754_sqrtf+0x7a>
  4025f8:	387f      	subs	r0, #127	; 0x7f
  4025fa:	f3c3 0316 	ubfx	r3, r3, #0, #23
  4025fe:	07c2      	lsls	r2, r0, #31
  402600:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  402604:	bf48      	it	mi
  402606:	005b      	lslmi	r3, r3, #1
  402608:	2700      	movs	r7, #0
  40260a:	1040      	asrs	r0, r0, #1
  40260c:	005b      	lsls	r3, r3, #1
  40260e:	463e      	mov	r6, r7
  402610:	2419      	movs	r4, #25
  402612:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  402616:	18b5      	adds	r5, r6, r2
  402618:	429d      	cmp	r5, r3
  40261a:	dc02      	bgt.n	402622 <__ieee754_sqrtf+0x4a>
  40261c:	1b5b      	subs	r3, r3, r5
  40261e:	18ae      	adds	r6, r5, r2
  402620:	4417      	add	r7, r2
  402622:	3c01      	subs	r4, #1
  402624:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402628:	ea4f 0252 	mov.w	r2, r2, lsr #1
  40262c:	d1f3      	bne.n	402616 <__ieee754_sqrtf+0x3e>
  40262e:	b113      	cbz	r3, 402636 <__ieee754_sqrtf+0x5e>
  402630:	f007 0301 	and.w	r3, r7, #1
  402634:	441f      	add	r7, r3
  402636:	107f      	asrs	r7, r7, #1
  402638:	f107 577c 	add.w	r7, r7, #1056964608	; 0x3f000000
  40263c:	eb07 50c0 	add.w	r0, r7, r0, lsl #23
  402640:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402644:	4601      	mov	r1, r0
  402646:	f000 fd69 	bl	40311c <__aeabi_fmul>
  40264a:	4621      	mov	r1, r4
  40264c:	f000 fc5e 	bl	402f0c <__addsf3>
  402650:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402652:	f414 0200 	ands.w	r2, r4, #8388608	; 0x800000
  402656:	d10f      	bne.n	402678 <__ieee754_sqrtf+0xa0>
  402658:	005b      	lsls	r3, r3, #1
  40265a:	0219      	lsls	r1, r3, #8
  40265c:	f102 0201 	add.w	r2, r2, #1
  402660:	d5fa      	bpl.n	402658 <__ieee754_sqrtf+0x80>
  402662:	f1c2 0201 	rsb	r2, r2, #1
  402666:	4410      	add	r0, r2
  402668:	e7c6      	b.n	4025f8 <__ieee754_sqrtf+0x20>
  40266a:	4601      	mov	r1, r0
  40266c:	f000 fc4c 	bl	402f08 <__aeabi_fsub>
  402670:	4601      	mov	r1, r0
  402672:	f000 fe07 	bl	403284 <__aeabi_fdiv>
  402676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402678:	2201      	movs	r2, #1
  40267a:	4410      	add	r0, r2
  40267c:	e7bc      	b.n	4025f8 <__ieee754_sqrtf+0x20>
  40267e:	bf00      	nop

00402680 <matherr>:
  402680:	2000      	movs	r0, #0
  402682:	4770      	bx	lr

00402684 <nan>:
  402684:	2000      	movs	r0, #0
  402686:	4901      	ldr	r1, [pc, #4]	; (40268c <nan+0x8>)
  402688:	4770      	bx	lr
  40268a:	bf00      	nop
  40268c:	7ff80000 	.word	0x7ff80000

00402690 <fabsf>:
  402690:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  402694:	4770      	bx	lr
  402696:	bf00      	nop

00402698 <__fpclassifyf>:
  402698:	f030 4000 	bics.w	r0, r0, #2147483648	; 0x80000000
  40269c:	d101      	bne.n	4026a2 <__fpclassifyf+0xa>
  40269e:	2002      	movs	r0, #2
  4026a0:	4770      	bx	lr
  4026a2:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
  4026a6:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
  4026aa:	d201      	bcs.n	4026b0 <__fpclassifyf+0x18>
  4026ac:	2004      	movs	r0, #4
  4026ae:	4770      	bx	lr
  4026b0:	4b05      	ldr	r3, [pc, #20]	; (4026c8 <__fpclassifyf+0x30>)
  4026b2:	1e42      	subs	r2, r0, #1
  4026b4:	429a      	cmp	r2, r3
  4026b6:	d801      	bhi.n	4026bc <__fpclassifyf+0x24>
  4026b8:	2003      	movs	r0, #3
  4026ba:	4770      	bx	lr
  4026bc:	f1b0 43ff 	subs.w	r3, r0, #2139095040	; 0x7f800000
  4026c0:	4258      	negs	r0, r3
  4026c2:	4158      	adcs	r0, r3
  4026c4:	4770      	bx	lr
  4026c6:	bf00      	nop
  4026c8:	007ffffe 	.word	0x007ffffe

004026cc <__aeabi_drsub>:
  4026cc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4026d0:	e002      	b.n	4026d8 <__adddf3>
  4026d2:	bf00      	nop

004026d4 <__aeabi_dsub>:
  4026d4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004026d8 <__adddf3>:
  4026d8:	b530      	push	{r4, r5, lr}
  4026da:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4026de:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4026e2:	ea94 0f05 	teq	r4, r5
  4026e6:	bf08      	it	eq
  4026e8:	ea90 0f02 	teqeq	r0, r2
  4026ec:	bf1f      	itttt	ne
  4026ee:	ea54 0c00 	orrsne.w	ip, r4, r0
  4026f2:	ea55 0c02 	orrsne.w	ip, r5, r2
  4026f6:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4026fa:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4026fe:	f000 80e2 	beq.w	4028c6 <__adddf3+0x1ee>
  402702:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402706:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40270a:	bfb8      	it	lt
  40270c:	426d      	neglt	r5, r5
  40270e:	dd0c      	ble.n	40272a <__adddf3+0x52>
  402710:	442c      	add	r4, r5
  402712:	ea80 0202 	eor.w	r2, r0, r2
  402716:	ea81 0303 	eor.w	r3, r1, r3
  40271a:	ea82 0000 	eor.w	r0, r2, r0
  40271e:	ea83 0101 	eor.w	r1, r3, r1
  402722:	ea80 0202 	eor.w	r2, r0, r2
  402726:	ea81 0303 	eor.w	r3, r1, r3
  40272a:	2d36      	cmp	r5, #54	; 0x36
  40272c:	bf88      	it	hi
  40272e:	bd30      	pophi	{r4, r5, pc}
  402730:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402734:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402738:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40273c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402740:	d002      	beq.n	402748 <__adddf3+0x70>
  402742:	4240      	negs	r0, r0
  402744:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402748:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40274c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402750:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402754:	d002      	beq.n	40275c <__adddf3+0x84>
  402756:	4252      	negs	r2, r2
  402758:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40275c:	ea94 0f05 	teq	r4, r5
  402760:	f000 80a7 	beq.w	4028b2 <__adddf3+0x1da>
  402764:	f1a4 0401 	sub.w	r4, r4, #1
  402768:	f1d5 0e20 	rsbs	lr, r5, #32
  40276c:	db0d      	blt.n	40278a <__adddf3+0xb2>
  40276e:	fa02 fc0e 	lsl.w	ip, r2, lr
  402772:	fa22 f205 	lsr.w	r2, r2, r5
  402776:	1880      	adds	r0, r0, r2
  402778:	f141 0100 	adc.w	r1, r1, #0
  40277c:	fa03 f20e 	lsl.w	r2, r3, lr
  402780:	1880      	adds	r0, r0, r2
  402782:	fa43 f305 	asr.w	r3, r3, r5
  402786:	4159      	adcs	r1, r3
  402788:	e00e      	b.n	4027a8 <__adddf3+0xd0>
  40278a:	f1a5 0520 	sub.w	r5, r5, #32
  40278e:	f10e 0e20 	add.w	lr, lr, #32
  402792:	2a01      	cmp	r2, #1
  402794:	fa03 fc0e 	lsl.w	ip, r3, lr
  402798:	bf28      	it	cs
  40279a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40279e:	fa43 f305 	asr.w	r3, r3, r5
  4027a2:	18c0      	adds	r0, r0, r3
  4027a4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4027a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4027ac:	d507      	bpl.n	4027be <__adddf3+0xe6>
  4027ae:	f04f 0e00 	mov.w	lr, #0
  4027b2:	f1dc 0c00 	rsbs	ip, ip, #0
  4027b6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4027ba:	eb6e 0101 	sbc.w	r1, lr, r1
  4027be:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4027c2:	d31b      	bcc.n	4027fc <__adddf3+0x124>
  4027c4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4027c8:	d30c      	bcc.n	4027e4 <__adddf3+0x10c>
  4027ca:	0849      	lsrs	r1, r1, #1
  4027cc:	ea5f 0030 	movs.w	r0, r0, rrx
  4027d0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4027d4:	f104 0401 	add.w	r4, r4, #1
  4027d8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4027dc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4027e0:	f080 809a 	bcs.w	402918 <__adddf3+0x240>
  4027e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4027e8:	bf08      	it	eq
  4027ea:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4027ee:	f150 0000 	adcs.w	r0, r0, #0
  4027f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4027f6:	ea41 0105 	orr.w	r1, r1, r5
  4027fa:	bd30      	pop	{r4, r5, pc}
  4027fc:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402800:	4140      	adcs	r0, r0
  402802:	eb41 0101 	adc.w	r1, r1, r1
  402806:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40280a:	f1a4 0401 	sub.w	r4, r4, #1
  40280e:	d1e9      	bne.n	4027e4 <__adddf3+0x10c>
  402810:	f091 0f00 	teq	r1, #0
  402814:	bf04      	itt	eq
  402816:	4601      	moveq	r1, r0
  402818:	2000      	moveq	r0, #0
  40281a:	fab1 f381 	clz	r3, r1
  40281e:	bf08      	it	eq
  402820:	3320      	addeq	r3, #32
  402822:	f1a3 030b 	sub.w	r3, r3, #11
  402826:	f1b3 0220 	subs.w	r2, r3, #32
  40282a:	da0c      	bge.n	402846 <__adddf3+0x16e>
  40282c:	320c      	adds	r2, #12
  40282e:	dd08      	ble.n	402842 <__adddf3+0x16a>
  402830:	f102 0c14 	add.w	ip, r2, #20
  402834:	f1c2 020c 	rsb	r2, r2, #12
  402838:	fa01 f00c 	lsl.w	r0, r1, ip
  40283c:	fa21 f102 	lsr.w	r1, r1, r2
  402840:	e00c      	b.n	40285c <__adddf3+0x184>
  402842:	f102 0214 	add.w	r2, r2, #20
  402846:	bfd8      	it	le
  402848:	f1c2 0c20 	rsble	ip, r2, #32
  40284c:	fa01 f102 	lsl.w	r1, r1, r2
  402850:	fa20 fc0c 	lsr.w	ip, r0, ip
  402854:	bfdc      	itt	le
  402856:	ea41 010c 	orrle.w	r1, r1, ip
  40285a:	4090      	lslle	r0, r2
  40285c:	1ae4      	subs	r4, r4, r3
  40285e:	bfa2      	ittt	ge
  402860:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402864:	4329      	orrge	r1, r5
  402866:	bd30      	popge	{r4, r5, pc}
  402868:	ea6f 0404 	mvn.w	r4, r4
  40286c:	3c1f      	subs	r4, #31
  40286e:	da1c      	bge.n	4028aa <__adddf3+0x1d2>
  402870:	340c      	adds	r4, #12
  402872:	dc0e      	bgt.n	402892 <__adddf3+0x1ba>
  402874:	f104 0414 	add.w	r4, r4, #20
  402878:	f1c4 0220 	rsb	r2, r4, #32
  40287c:	fa20 f004 	lsr.w	r0, r0, r4
  402880:	fa01 f302 	lsl.w	r3, r1, r2
  402884:	ea40 0003 	orr.w	r0, r0, r3
  402888:	fa21 f304 	lsr.w	r3, r1, r4
  40288c:	ea45 0103 	orr.w	r1, r5, r3
  402890:	bd30      	pop	{r4, r5, pc}
  402892:	f1c4 040c 	rsb	r4, r4, #12
  402896:	f1c4 0220 	rsb	r2, r4, #32
  40289a:	fa20 f002 	lsr.w	r0, r0, r2
  40289e:	fa01 f304 	lsl.w	r3, r1, r4
  4028a2:	ea40 0003 	orr.w	r0, r0, r3
  4028a6:	4629      	mov	r1, r5
  4028a8:	bd30      	pop	{r4, r5, pc}
  4028aa:	fa21 f004 	lsr.w	r0, r1, r4
  4028ae:	4629      	mov	r1, r5
  4028b0:	bd30      	pop	{r4, r5, pc}
  4028b2:	f094 0f00 	teq	r4, #0
  4028b6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4028ba:	bf06      	itte	eq
  4028bc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4028c0:	3401      	addeq	r4, #1
  4028c2:	3d01      	subne	r5, #1
  4028c4:	e74e      	b.n	402764 <__adddf3+0x8c>
  4028c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4028ca:	bf18      	it	ne
  4028cc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4028d0:	d029      	beq.n	402926 <__adddf3+0x24e>
  4028d2:	ea94 0f05 	teq	r4, r5
  4028d6:	bf08      	it	eq
  4028d8:	ea90 0f02 	teqeq	r0, r2
  4028dc:	d005      	beq.n	4028ea <__adddf3+0x212>
  4028de:	ea54 0c00 	orrs.w	ip, r4, r0
  4028e2:	bf04      	itt	eq
  4028e4:	4619      	moveq	r1, r3
  4028e6:	4610      	moveq	r0, r2
  4028e8:	bd30      	pop	{r4, r5, pc}
  4028ea:	ea91 0f03 	teq	r1, r3
  4028ee:	bf1e      	ittt	ne
  4028f0:	2100      	movne	r1, #0
  4028f2:	2000      	movne	r0, #0
  4028f4:	bd30      	popne	{r4, r5, pc}
  4028f6:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4028fa:	d105      	bne.n	402908 <__adddf3+0x230>
  4028fc:	0040      	lsls	r0, r0, #1
  4028fe:	4149      	adcs	r1, r1
  402900:	bf28      	it	cs
  402902:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402906:	bd30      	pop	{r4, r5, pc}
  402908:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40290c:	bf3c      	itt	cc
  40290e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402912:	bd30      	popcc	{r4, r5, pc}
  402914:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402918:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40291c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402920:	f04f 0000 	mov.w	r0, #0
  402924:	bd30      	pop	{r4, r5, pc}
  402926:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40292a:	bf1a      	itte	ne
  40292c:	4619      	movne	r1, r3
  40292e:	4610      	movne	r0, r2
  402930:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402934:	bf1c      	itt	ne
  402936:	460b      	movne	r3, r1
  402938:	4602      	movne	r2, r0
  40293a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40293e:	bf06      	itte	eq
  402940:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402944:	ea91 0f03 	teqeq	r1, r3
  402948:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40294c:	bd30      	pop	{r4, r5, pc}
  40294e:	bf00      	nop

00402950 <__aeabi_ui2d>:
  402950:	f090 0f00 	teq	r0, #0
  402954:	bf04      	itt	eq
  402956:	2100      	moveq	r1, #0
  402958:	4770      	bxeq	lr
  40295a:	b530      	push	{r4, r5, lr}
  40295c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402960:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402964:	f04f 0500 	mov.w	r5, #0
  402968:	f04f 0100 	mov.w	r1, #0
  40296c:	e750      	b.n	402810 <__adddf3+0x138>
  40296e:	bf00      	nop

00402970 <__aeabi_i2d>:
  402970:	f090 0f00 	teq	r0, #0
  402974:	bf04      	itt	eq
  402976:	2100      	moveq	r1, #0
  402978:	4770      	bxeq	lr
  40297a:	b530      	push	{r4, r5, lr}
  40297c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402980:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402984:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402988:	bf48      	it	mi
  40298a:	4240      	negmi	r0, r0
  40298c:	f04f 0100 	mov.w	r1, #0
  402990:	e73e      	b.n	402810 <__adddf3+0x138>
  402992:	bf00      	nop

00402994 <__aeabi_f2d>:
  402994:	0042      	lsls	r2, r0, #1
  402996:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40299a:	ea4f 0131 	mov.w	r1, r1, rrx
  40299e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4029a2:	bf1f      	itttt	ne
  4029a4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4029a8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4029ac:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4029b0:	4770      	bxne	lr
  4029b2:	f092 0f00 	teq	r2, #0
  4029b6:	bf14      	ite	ne
  4029b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4029bc:	4770      	bxeq	lr
  4029be:	b530      	push	{r4, r5, lr}
  4029c0:	f44f 7460 	mov.w	r4, #896	; 0x380
  4029c4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4029c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4029cc:	e720      	b.n	402810 <__adddf3+0x138>
  4029ce:	bf00      	nop

004029d0 <__aeabi_ul2d>:
  4029d0:	ea50 0201 	orrs.w	r2, r0, r1
  4029d4:	bf08      	it	eq
  4029d6:	4770      	bxeq	lr
  4029d8:	b530      	push	{r4, r5, lr}
  4029da:	f04f 0500 	mov.w	r5, #0
  4029de:	e00a      	b.n	4029f6 <__aeabi_l2d+0x16>

004029e0 <__aeabi_l2d>:
  4029e0:	ea50 0201 	orrs.w	r2, r0, r1
  4029e4:	bf08      	it	eq
  4029e6:	4770      	bxeq	lr
  4029e8:	b530      	push	{r4, r5, lr}
  4029ea:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4029ee:	d502      	bpl.n	4029f6 <__aeabi_l2d+0x16>
  4029f0:	4240      	negs	r0, r0
  4029f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4029f6:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4029fa:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4029fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402a02:	f43f aedc 	beq.w	4027be <__adddf3+0xe6>
  402a06:	f04f 0203 	mov.w	r2, #3
  402a0a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402a0e:	bf18      	it	ne
  402a10:	3203      	addne	r2, #3
  402a12:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402a16:	bf18      	it	ne
  402a18:	3203      	addne	r2, #3
  402a1a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  402a1e:	f1c2 0320 	rsb	r3, r2, #32
  402a22:	fa00 fc03 	lsl.w	ip, r0, r3
  402a26:	fa20 f002 	lsr.w	r0, r0, r2
  402a2a:	fa01 fe03 	lsl.w	lr, r1, r3
  402a2e:	ea40 000e 	orr.w	r0, r0, lr
  402a32:	fa21 f102 	lsr.w	r1, r1, r2
  402a36:	4414      	add	r4, r2
  402a38:	e6c1      	b.n	4027be <__adddf3+0xe6>
  402a3a:	bf00      	nop

00402a3c <__aeabi_dmul>:
  402a3c:	b570      	push	{r4, r5, r6, lr}
  402a3e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402a42:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402a46:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402a4a:	bf1d      	ittte	ne
  402a4c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402a50:	ea94 0f0c 	teqne	r4, ip
  402a54:	ea95 0f0c 	teqne	r5, ip
  402a58:	f000 f8de 	bleq	402c18 <__aeabi_dmul+0x1dc>
  402a5c:	442c      	add	r4, r5
  402a5e:	ea81 0603 	eor.w	r6, r1, r3
  402a62:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402a66:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402a6a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  402a6e:	bf18      	it	ne
  402a70:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402a74:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402a78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402a7c:	d038      	beq.n	402af0 <__aeabi_dmul+0xb4>
  402a7e:	fba0 ce02 	umull	ip, lr, r0, r2
  402a82:	f04f 0500 	mov.w	r5, #0
  402a86:	fbe1 e502 	umlal	lr, r5, r1, r2
  402a8a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  402a8e:	fbe0 e503 	umlal	lr, r5, r0, r3
  402a92:	f04f 0600 	mov.w	r6, #0
  402a96:	fbe1 5603 	umlal	r5, r6, r1, r3
  402a9a:	f09c 0f00 	teq	ip, #0
  402a9e:	bf18      	it	ne
  402aa0:	f04e 0e01 	orrne.w	lr, lr, #1
  402aa4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402aa8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402aac:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402ab0:	d204      	bcs.n	402abc <__aeabi_dmul+0x80>
  402ab2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402ab6:	416d      	adcs	r5, r5
  402ab8:	eb46 0606 	adc.w	r6, r6, r6
  402abc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402ac0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402ac4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402ac8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402acc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402ad0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402ad4:	bf88      	it	hi
  402ad6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402ada:	d81e      	bhi.n	402b1a <__aeabi_dmul+0xde>
  402adc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402ae0:	bf08      	it	eq
  402ae2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402ae6:	f150 0000 	adcs.w	r0, r0, #0
  402aea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402aee:	bd70      	pop	{r4, r5, r6, pc}
  402af0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402af4:	ea46 0101 	orr.w	r1, r6, r1
  402af8:	ea40 0002 	orr.w	r0, r0, r2
  402afc:	ea81 0103 	eor.w	r1, r1, r3
  402b00:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402b04:	bfc2      	ittt	gt
  402b06:	ebd4 050c 	rsbsgt	r5, r4, ip
  402b0a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402b0e:	bd70      	popgt	{r4, r5, r6, pc}
  402b10:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402b14:	f04f 0e00 	mov.w	lr, #0
  402b18:	3c01      	subs	r4, #1
  402b1a:	f300 80ab 	bgt.w	402c74 <__aeabi_dmul+0x238>
  402b1e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402b22:	bfde      	ittt	le
  402b24:	2000      	movle	r0, #0
  402b26:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  402b2a:	bd70      	pople	{r4, r5, r6, pc}
  402b2c:	f1c4 0400 	rsb	r4, r4, #0
  402b30:	3c20      	subs	r4, #32
  402b32:	da35      	bge.n	402ba0 <__aeabi_dmul+0x164>
  402b34:	340c      	adds	r4, #12
  402b36:	dc1b      	bgt.n	402b70 <__aeabi_dmul+0x134>
  402b38:	f104 0414 	add.w	r4, r4, #20
  402b3c:	f1c4 0520 	rsb	r5, r4, #32
  402b40:	fa00 f305 	lsl.w	r3, r0, r5
  402b44:	fa20 f004 	lsr.w	r0, r0, r4
  402b48:	fa01 f205 	lsl.w	r2, r1, r5
  402b4c:	ea40 0002 	orr.w	r0, r0, r2
  402b50:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402b54:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402b58:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402b5c:	fa21 f604 	lsr.w	r6, r1, r4
  402b60:	eb42 0106 	adc.w	r1, r2, r6
  402b64:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402b68:	bf08      	it	eq
  402b6a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402b6e:	bd70      	pop	{r4, r5, r6, pc}
  402b70:	f1c4 040c 	rsb	r4, r4, #12
  402b74:	f1c4 0520 	rsb	r5, r4, #32
  402b78:	fa00 f304 	lsl.w	r3, r0, r4
  402b7c:	fa20 f005 	lsr.w	r0, r0, r5
  402b80:	fa01 f204 	lsl.w	r2, r1, r4
  402b84:	ea40 0002 	orr.w	r0, r0, r2
  402b88:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402b8c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402b90:	f141 0100 	adc.w	r1, r1, #0
  402b94:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402b98:	bf08      	it	eq
  402b9a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402b9e:	bd70      	pop	{r4, r5, r6, pc}
  402ba0:	f1c4 0520 	rsb	r5, r4, #32
  402ba4:	fa00 f205 	lsl.w	r2, r0, r5
  402ba8:	ea4e 0e02 	orr.w	lr, lr, r2
  402bac:	fa20 f304 	lsr.w	r3, r0, r4
  402bb0:	fa01 f205 	lsl.w	r2, r1, r5
  402bb4:	ea43 0302 	orr.w	r3, r3, r2
  402bb8:	fa21 f004 	lsr.w	r0, r1, r4
  402bbc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402bc0:	fa21 f204 	lsr.w	r2, r1, r4
  402bc4:	ea20 0002 	bic.w	r0, r0, r2
  402bc8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402bcc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402bd0:	bf08      	it	eq
  402bd2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402bd6:	bd70      	pop	{r4, r5, r6, pc}
  402bd8:	f094 0f00 	teq	r4, #0
  402bdc:	d10f      	bne.n	402bfe <__aeabi_dmul+0x1c2>
  402bde:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402be2:	0040      	lsls	r0, r0, #1
  402be4:	eb41 0101 	adc.w	r1, r1, r1
  402be8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402bec:	bf08      	it	eq
  402bee:	3c01      	subeq	r4, #1
  402bf0:	d0f7      	beq.n	402be2 <__aeabi_dmul+0x1a6>
  402bf2:	ea41 0106 	orr.w	r1, r1, r6
  402bf6:	f095 0f00 	teq	r5, #0
  402bfa:	bf18      	it	ne
  402bfc:	4770      	bxne	lr
  402bfe:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402c02:	0052      	lsls	r2, r2, #1
  402c04:	eb43 0303 	adc.w	r3, r3, r3
  402c08:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402c0c:	bf08      	it	eq
  402c0e:	3d01      	subeq	r5, #1
  402c10:	d0f7      	beq.n	402c02 <__aeabi_dmul+0x1c6>
  402c12:	ea43 0306 	orr.w	r3, r3, r6
  402c16:	4770      	bx	lr
  402c18:	ea94 0f0c 	teq	r4, ip
  402c1c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402c20:	bf18      	it	ne
  402c22:	ea95 0f0c 	teqne	r5, ip
  402c26:	d00c      	beq.n	402c42 <__aeabi_dmul+0x206>
  402c28:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402c2c:	bf18      	it	ne
  402c2e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402c32:	d1d1      	bne.n	402bd8 <__aeabi_dmul+0x19c>
  402c34:	ea81 0103 	eor.w	r1, r1, r3
  402c38:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402c3c:	f04f 0000 	mov.w	r0, #0
  402c40:	bd70      	pop	{r4, r5, r6, pc}
  402c42:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402c46:	bf06      	itte	eq
  402c48:	4610      	moveq	r0, r2
  402c4a:	4619      	moveq	r1, r3
  402c4c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402c50:	d019      	beq.n	402c86 <__aeabi_dmul+0x24a>
  402c52:	ea94 0f0c 	teq	r4, ip
  402c56:	d102      	bne.n	402c5e <__aeabi_dmul+0x222>
  402c58:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402c5c:	d113      	bne.n	402c86 <__aeabi_dmul+0x24a>
  402c5e:	ea95 0f0c 	teq	r5, ip
  402c62:	d105      	bne.n	402c70 <__aeabi_dmul+0x234>
  402c64:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402c68:	bf1c      	itt	ne
  402c6a:	4610      	movne	r0, r2
  402c6c:	4619      	movne	r1, r3
  402c6e:	d10a      	bne.n	402c86 <__aeabi_dmul+0x24a>
  402c70:	ea81 0103 	eor.w	r1, r1, r3
  402c74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402c78:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402c7c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402c80:	f04f 0000 	mov.w	r0, #0
  402c84:	bd70      	pop	{r4, r5, r6, pc}
  402c86:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402c8a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402c8e:	bd70      	pop	{r4, r5, r6, pc}

00402c90 <__aeabi_ddiv>:
  402c90:	b570      	push	{r4, r5, r6, lr}
  402c92:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402c96:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402c9a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402c9e:	bf1d      	ittte	ne
  402ca0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402ca4:	ea94 0f0c 	teqne	r4, ip
  402ca8:	ea95 0f0c 	teqne	r5, ip
  402cac:	f000 f8a7 	bleq	402dfe <__aeabi_ddiv+0x16e>
  402cb0:	eba4 0405 	sub.w	r4, r4, r5
  402cb4:	ea81 0e03 	eor.w	lr, r1, r3
  402cb8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402cbc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402cc0:	f000 8088 	beq.w	402dd4 <__aeabi_ddiv+0x144>
  402cc4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402cc8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402ccc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402cd0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402cd4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402cd8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402cdc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402ce0:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402ce4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402ce8:	429d      	cmp	r5, r3
  402cea:	bf08      	it	eq
  402cec:	4296      	cmpeq	r6, r2
  402cee:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402cf2:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402cf6:	d202      	bcs.n	402cfe <__aeabi_ddiv+0x6e>
  402cf8:	085b      	lsrs	r3, r3, #1
  402cfa:	ea4f 0232 	mov.w	r2, r2, rrx
  402cfe:	1ab6      	subs	r6, r6, r2
  402d00:	eb65 0503 	sbc.w	r5, r5, r3
  402d04:	085b      	lsrs	r3, r3, #1
  402d06:	ea4f 0232 	mov.w	r2, r2, rrx
  402d0a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402d0e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402d12:	ebb6 0e02 	subs.w	lr, r6, r2
  402d16:	eb75 0e03 	sbcs.w	lr, r5, r3
  402d1a:	bf22      	ittt	cs
  402d1c:	1ab6      	subcs	r6, r6, r2
  402d1e:	4675      	movcs	r5, lr
  402d20:	ea40 000c 	orrcs.w	r0, r0, ip
  402d24:	085b      	lsrs	r3, r3, #1
  402d26:	ea4f 0232 	mov.w	r2, r2, rrx
  402d2a:	ebb6 0e02 	subs.w	lr, r6, r2
  402d2e:	eb75 0e03 	sbcs.w	lr, r5, r3
  402d32:	bf22      	ittt	cs
  402d34:	1ab6      	subcs	r6, r6, r2
  402d36:	4675      	movcs	r5, lr
  402d38:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402d3c:	085b      	lsrs	r3, r3, #1
  402d3e:	ea4f 0232 	mov.w	r2, r2, rrx
  402d42:	ebb6 0e02 	subs.w	lr, r6, r2
  402d46:	eb75 0e03 	sbcs.w	lr, r5, r3
  402d4a:	bf22      	ittt	cs
  402d4c:	1ab6      	subcs	r6, r6, r2
  402d4e:	4675      	movcs	r5, lr
  402d50:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402d54:	085b      	lsrs	r3, r3, #1
  402d56:	ea4f 0232 	mov.w	r2, r2, rrx
  402d5a:	ebb6 0e02 	subs.w	lr, r6, r2
  402d5e:	eb75 0e03 	sbcs.w	lr, r5, r3
  402d62:	bf22      	ittt	cs
  402d64:	1ab6      	subcs	r6, r6, r2
  402d66:	4675      	movcs	r5, lr
  402d68:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402d6c:	ea55 0e06 	orrs.w	lr, r5, r6
  402d70:	d018      	beq.n	402da4 <__aeabi_ddiv+0x114>
  402d72:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402d76:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402d7a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402d7e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402d82:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402d86:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402d8a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402d8e:	d1c0      	bne.n	402d12 <__aeabi_ddiv+0x82>
  402d90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402d94:	d10b      	bne.n	402dae <__aeabi_ddiv+0x11e>
  402d96:	ea41 0100 	orr.w	r1, r1, r0
  402d9a:	f04f 0000 	mov.w	r0, #0
  402d9e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402da2:	e7b6      	b.n	402d12 <__aeabi_ddiv+0x82>
  402da4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402da8:	bf04      	itt	eq
  402daa:	4301      	orreq	r1, r0
  402dac:	2000      	moveq	r0, #0
  402dae:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402db2:	bf88      	it	hi
  402db4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402db8:	f63f aeaf 	bhi.w	402b1a <__aeabi_dmul+0xde>
  402dbc:	ebb5 0c03 	subs.w	ip, r5, r3
  402dc0:	bf04      	itt	eq
  402dc2:	ebb6 0c02 	subseq.w	ip, r6, r2
  402dc6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402dca:	f150 0000 	adcs.w	r0, r0, #0
  402dce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402dd2:	bd70      	pop	{r4, r5, r6, pc}
  402dd4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402dd8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402ddc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402de0:	bfc2      	ittt	gt
  402de2:	ebd4 050c 	rsbsgt	r5, r4, ip
  402de6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402dea:	bd70      	popgt	{r4, r5, r6, pc}
  402dec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402df0:	f04f 0e00 	mov.w	lr, #0
  402df4:	3c01      	subs	r4, #1
  402df6:	e690      	b.n	402b1a <__aeabi_dmul+0xde>
  402df8:	ea45 0e06 	orr.w	lr, r5, r6
  402dfc:	e68d      	b.n	402b1a <__aeabi_dmul+0xde>
  402dfe:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402e02:	ea94 0f0c 	teq	r4, ip
  402e06:	bf08      	it	eq
  402e08:	ea95 0f0c 	teqeq	r5, ip
  402e0c:	f43f af3b 	beq.w	402c86 <__aeabi_dmul+0x24a>
  402e10:	ea94 0f0c 	teq	r4, ip
  402e14:	d10a      	bne.n	402e2c <__aeabi_ddiv+0x19c>
  402e16:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402e1a:	f47f af34 	bne.w	402c86 <__aeabi_dmul+0x24a>
  402e1e:	ea95 0f0c 	teq	r5, ip
  402e22:	f47f af25 	bne.w	402c70 <__aeabi_dmul+0x234>
  402e26:	4610      	mov	r0, r2
  402e28:	4619      	mov	r1, r3
  402e2a:	e72c      	b.n	402c86 <__aeabi_dmul+0x24a>
  402e2c:	ea95 0f0c 	teq	r5, ip
  402e30:	d106      	bne.n	402e40 <__aeabi_ddiv+0x1b0>
  402e32:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402e36:	f43f aefd 	beq.w	402c34 <__aeabi_dmul+0x1f8>
  402e3a:	4610      	mov	r0, r2
  402e3c:	4619      	mov	r1, r3
  402e3e:	e722      	b.n	402c86 <__aeabi_dmul+0x24a>
  402e40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402e44:	bf18      	it	ne
  402e46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402e4a:	f47f aec5 	bne.w	402bd8 <__aeabi_dmul+0x19c>
  402e4e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402e52:	f47f af0d 	bne.w	402c70 <__aeabi_dmul+0x234>
  402e56:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402e5a:	f47f aeeb 	bne.w	402c34 <__aeabi_dmul+0x1f8>
  402e5e:	e712      	b.n	402c86 <__aeabi_dmul+0x24a>

00402e60 <__aeabi_d2f>:
  402e60:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402e64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  402e68:	bf24      	itt	cs
  402e6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  402e6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  402e72:	d90d      	bls.n	402e90 <__aeabi_d2f+0x30>
  402e74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402e78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402e7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  402e80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  402e84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  402e88:	bf08      	it	eq
  402e8a:	f020 0001 	biceq.w	r0, r0, #1
  402e8e:	4770      	bx	lr
  402e90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  402e94:	d121      	bne.n	402eda <__aeabi_d2f+0x7a>
  402e96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  402e9a:	bfbc      	itt	lt
  402e9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  402ea0:	4770      	bxlt	lr
  402ea2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402ea6:	ea4f 5252 	mov.w	r2, r2, lsr #21
  402eaa:	f1c2 0218 	rsb	r2, r2, #24
  402eae:	f1c2 0c20 	rsb	ip, r2, #32
  402eb2:	fa10 f30c 	lsls.w	r3, r0, ip
  402eb6:	fa20 f002 	lsr.w	r0, r0, r2
  402eba:	bf18      	it	ne
  402ebc:	f040 0001 	orrne.w	r0, r0, #1
  402ec0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402ec4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402ec8:	fa03 fc0c 	lsl.w	ip, r3, ip
  402ecc:	ea40 000c 	orr.w	r0, r0, ip
  402ed0:	fa23 f302 	lsr.w	r3, r3, r2
  402ed4:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402ed8:	e7cc      	b.n	402e74 <__aeabi_d2f+0x14>
  402eda:	ea7f 5362 	mvns.w	r3, r2, asr #21
  402ede:	d107      	bne.n	402ef0 <__aeabi_d2f+0x90>
  402ee0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  402ee4:	bf1e      	ittt	ne
  402ee6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  402eea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  402eee:	4770      	bxne	lr
  402ef0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  402ef4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402ef8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402efc:	4770      	bx	lr
  402efe:	bf00      	nop

00402f00 <__aeabi_frsub>:
  402f00:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402f04:	e002      	b.n	402f0c <__addsf3>
  402f06:	bf00      	nop

00402f08 <__aeabi_fsub>:
  402f08:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402f0c <__addsf3>:
  402f0c:	0042      	lsls	r2, r0, #1
  402f0e:	bf1f      	itttt	ne
  402f10:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  402f14:	ea92 0f03 	teqne	r2, r3
  402f18:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402f1c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402f20:	d06a      	beq.n	402ff8 <__addsf3+0xec>
  402f22:	ea4f 6212 	mov.w	r2, r2, lsr #24
  402f26:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  402f2a:	bfc1      	itttt	gt
  402f2c:	18d2      	addgt	r2, r2, r3
  402f2e:	4041      	eorgt	r1, r0
  402f30:	4048      	eorgt	r0, r1
  402f32:	4041      	eorgt	r1, r0
  402f34:	bfb8      	it	lt
  402f36:	425b      	neglt	r3, r3
  402f38:	2b19      	cmp	r3, #25
  402f3a:	bf88      	it	hi
  402f3c:	4770      	bxhi	lr
  402f3e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  402f42:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402f46:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  402f4a:	bf18      	it	ne
  402f4c:	4240      	negne	r0, r0
  402f4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402f52:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  402f56:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  402f5a:	bf18      	it	ne
  402f5c:	4249      	negne	r1, r1
  402f5e:	ea92 0f03 	teq	r2, r3
  402f62:	d03f      	beq.n	402fe4 <__addsf3+0xd8>
  402f64:	f1a2 0201 	sub.w	r2, r2, #1
  402f68:	fa41 fc03 	asr.w	ip, r1, r3
  402f6c:	eb10 000c 	adds.w	r0, r0, ip
  402f70:	f1c3 0320 	rsb	r3, r3, #32
  402f74:	fa01 f103 	lsl.w	r1, r1, r3
  402f78:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402f7c:	d502      	bpl.n	402f84 <__addsf3+0x78>
  402f7e:	4249      	negs	r1, r1
  402f80:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  402f84:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  402f88:	d313      	bcc.n	402fb2 <__addsf3+0xa6>
  402f8a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  402f8e:	d306      	bcc.n	402f9e <__addsf3+0x92>
  402f90:	0840      	lsrs	r0, r0, #1
  402f92:	ea4f 0131 	mov.w	r1, r1, rrx
  402f96:	f102 0201 	add.w	r2, r2, #1
  402f9a:	2afe      	cmp	r2, #254	; 0xfe
  402f9c:	d251      	bcs.n	403042 <__addsf3+0x136>
  402f9e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  402fa2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402fa6:	bf08      	it	eq
  402fa8:	f020 0001 	biceq.w	r0, r0, #1
  402fac:	ea40 0003 	orr.w	r0, r0, r3
  402fb0:	4770      	bx	lr
  402fb2:	0049      	lsls	r1, r1, #1
  402fb4:	eb40 0000 	adc.w	r0, r0, r0
  402fb8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  402fbc:	f1a2 0201 	sub.w	r2, r2, #1
  402fc0:	d1ed      	bne.n	402f9e <__addsf3+0x92>
  402fc2:	fab0 fc80 	clz	ip, r0
  402fc6:	f1ac 0c08 	sub.w	ip, ip, #8
  402fca:	ebb2 020c 	subs.w	r2, r2, ip
  402fce:	fa00 f00c 	lsl.w	r0, r0, ip
  402fd2:	bfaa      	itet	ge
  402fd4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402fd8:	4252      	neglt	r2, r2
  402fda:	4318      	orrge	r0, r3
  402fdc:	bfbc      	itt	lt
  402fde:	40d0      	lsrlt	r0, r2
  402fe0:	4318      	orrlt	r0, r3
  402fe2:	4770      	bx	lr
  402fe4:	f092 0f00 	teq	r2, #0
  402fe8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402fec:	bf06      	itte	eq
  402fee:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  402ff2:	3201      	addeq	r2, #1
  402ff4:	3b01      	subne	r3, #1
  402ff6:	e7b5      	b.n	402f64 <__addsf3+0x58>
  402ff8:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402ffc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403000:	bf18      	it	ne
  403002:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  403006:	d021      	beq.n	40304c <__addsf3+0x140>
  403008:	ea92 0f03 	teq	r2, r3
  40300c:	d004      	beq.n	403018 <__addsf3+0x10c>
  40300e:	f092 0f00 	teq	r2, #0
  403012:	bf08      	it	eq
  403014:	4608      	moveq	r0, r1
  403016:	4770      	bx	lr
  403018:	ea90 0f01 	teq	r0, r1
  40301c:	bf1c      	itt	ne
  40301e:	2000      	movne	r0, #0
  403020:	4770      	bxne	lr
  403022:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  403026:	d104      	bne.n	403032 <__addsf3+0x126>
  403028:	0040      	lsls	r0, r0, #1
  40302a:	bf28      	it	cs
  40302c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  403030:	4770      	bx	lr
  403032:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  403036:	bf3c      	itt	cc
  403038:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  40303c:	4770      	bxcc	lr
  40303e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  403042:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  403046:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40304a:	4770      	bx	lr
  40304c:	ea7f 6222 	mvns.w	r2, r2, asr #24
  403050:	bf16      	itet	ne
  403052:	4608      	movne	r0, r1
  403054:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  403058:	4601      	movne	r1, r0
  40305a:	0242      	lsls	r2, r0, #9
  40305c:	bf06      	itte	eq
  40305e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  403062:	ea90 0f01 	teqeq	r0, r1
  403066:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40306a:	4770      	bx	lr

0040306c <__aeabi_ui2f>:
  40306c:	f04f 0300 	mov.w	r3, #0
  403070:	e004      	b.n	40307c <__aeabi_i2f+0x8>
  403072:	bf00      	nop

00403074 <__aeabi_i2f>:
  403074:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  403078:	bf48      	it	mi
  40307a:	4240      	negmi	r0, r0
  40307c:	ea5f 0c00 	movs.w	ip, r0
  403080:	bf08      	it	eq
  403082:	4770      	bxeq	lr
  403084:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  403088:	4601      	mov	r1, r0
  40308a:	f04f 0000 	mov.w	r0, #0
  40308e:	e01c      	b.n	4030ca <__aeabi_l2f+0x2a>

00403090 <__aeabi_ul2f>:
  403090:	ea50 0201 	orrs.w	r2, r0, r1
  403094:	bf08      	it	eq
  403096:	4770      	bxeq	lr
  403098:	f04f 0300 	mov.w	r3, #0
  40309c:	e00a      	b.n	4030b4 <__aeabi_l2f+0x14>
  40309e:	bf00      	nop

004030a0 <__aeabi_l2f>:
  4030a0:	ea50 0201 	orrs.w	r2, r0, r1
  4030a4:	bf08      	it	eq
  4030a6:	4770      	bxeq	lr
  4030a8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  4030ac:	d502      	bpl.n	4030b4 <__aeabi_l2f+0x14>
  4030ae:	4240      	negs	r0, r0
  4030b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4030b4:	ea5f 0c01 	movs.w	ip, r1
  4030b8:	bf02      	ittt	eq
  4030ba:	4684      	moveq	ip, r0
  4030bc:	4601      	moveq	r1, r0
  4030be:	2000      	moveq	r0, #0
  4030c0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  4030c4:	bf08      	it	eq
  4030c6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  4030ca:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  4030ce:	fabc f28c 	clz	r2, ip
  4030d2:	3a08      	subs	r2, #8
  4030d4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  4030d8:	db10      	blt.n	4030fc <__aeabi_l2f+0x5c>
  4030da:	fa01 fc02 	lsl.w	ip, r1, r2
  4030de:	4463      	add	r3, ip
  4030e0:	fa00 fc02 	lsl.w	ip, r0, r2
  4030e4:	f1c2 0220 	rsb	r2, r2, #32
  4030e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4030ec:	fa20 f202 	lsr.w	r2, r0, r2
  4030f0:	eb43 0002 	adc.w	r0, r3, r2
  4030f4:	bf08      	it	eq
  4030f6:	f020 0001 	biceq.w	r0, r0, #1
  4030fa:	4770      	bx	lr
  4030fc:	f102 0220 	add.w	r2, r2, #32
  403100:	fa01 fc02 	lsl.w	ip, r1, r2
  403104:	f1c2 0220 	rsb	r2, r2, #32
  403108:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  40310c:	fa21 f202 	lsr.w	r2, r1, r2
  403110:	eb43 0002 	adc.w	r0, r3, r2
  403114:	bf08      	it	eq
  403116:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40311a:	4770      	bx	lr

0040311c <__aeabi_fmul>:
  40311c:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403120:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  403124:	bf1e      	ittt	ne
  403126:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40312a:	ea92 0f0c 	teqne	r2, ip
  40312e:	ea93 0f0c 	teqne	r3, ip
  403132:	d06f      	beq.n	403214 <__aeabi_fmul+0xf8>
  403134:	441a      	add	r2, r3
  403136:	ea80 0c01 	eor.w	ip, r0, r1
  40313a:	0240      	lsls	r0, r0, #9
  40313c:	bf18      	it	ne
  40313e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  403142:	d01e      	beq.n	403182 <__aeabi_fmul+0x66>
  403144:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  403148:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  40314c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  403150:	fba0 3101 	umull	r3, r1, r0, r1
  403154:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  403158:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  40315c:	bf3e      	ittt	cc
  40315e:	0049      	lslcc	r1, r1, #1
  403160:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  403164:	005b      	lslcc	r3, r3, #1
  403166:	ea40 0001 	orr.w	r0, r0, r1
  40316a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40316e:	2afd      	cmp	r2, #253	; 0xfd
  403170:	d81d      	bhi.n	4031ae <__aeabi_fmul+0x92>
  403172:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  403176:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40317a:	bf08      	it	eq
  40317c:	f020 0001 	biceq.w	r0, r0, #1
  403180:	4770      	bx	lr
  403182:	f090 0f00 	teq	r0, #0
  403186:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40318a:	bf08      	it	eq
  40318c:	0249      	lsleq	r1, r1, #9
  40318e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  403192:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  403196:	3a7f      	subs	r2, #127	; 0x7f
  403198:	bfc2      	ittt	gt
  40319a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40319e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4031a2:	4770      	bxgt	lr
  4031a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4031a8:	f04f 0300 	mov.w	r3, #0
  4031ac:	3a01      	subs	r2, #1
  4031ae:	dc5d      	bgt.n	40326c <__aeabi_fmul+0x150>
  4031b0:	f112 0f19 	cmn.w	r2, #25
  4031b4:	bfdc      	itt	le
  4031b6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  4031ba:	4770      	bxle	lr
  4031bc:	f1c2 0200 	rsb	r2, r2, #0
  4031c0:	0041      	lsls	r1, r0, #1
  4031c2:	fa21 f102 	lsr.w	r1, r1, r2
  4031c6:	f1c2 0220 	rsb	r2, r2, #32
  4031ca:	fa00 fc02 	lsl.w	ip, r0, r2
  4031ce:	ea5f 0031 	movs.w	r0, r1, rrx
  4031d2:	f140 0000 	adc.w	r0, r0, #0
  4031d6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  4031da:	bf08      	it	eq
  4031dc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4031e0:	4770      	bx	lr
  4031e2:	f092 0f00 	teq	r2, #0
  4031e6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4031ea:	bf02      	ittt	eq
  4031ec:	0040      	lsleq	r0, r0, #1
  4031ee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4031f2:	3a01      	subeq	r2, #1
  4031f4:	d0f9      	beq.n	4031ea <__aeabi_fmul+0xce>
  4031f6:	ea40 000c 	orr.w	r0, r0, ip
  4031fa:	f093 0f00 	teq	r3, #0
  4031fe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  403202:	bf02      	ittt	eq
  403204:	0049      	lsleq	r1, r1, #1
  403206:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40320a:	3b01      	subeq	r3, #1
  40320c:	d0f9      	beq.n	403202 <__aeabi_fmul+0xe6>
  40320e:	ea41 010c 	orr.w	r1, r1, ip
  403212:	e78f      	b.n	403134 <__aeabi_fmul+0x18>
  403214:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  403218:	ea92 0f0c 	teq	r2, ip
  40321c:	bf18      	it	ne
  40321e:	ea93 0f0c 	teqne	r3, ip
  403222:	d00a      	beq.n	40323a <__aeabi_fmul+0x11e>
  403224:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  403228:	bf18      	it	ne
  40322a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40322e:	d1d8      	bne.n	4031e2 <__aeabi_fmul+0xc6>
  403230:	ea80 0001 	eor.w	r0, r0, r1
  403234:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  403238:	4770      	bx	lr
  40323a:	f090 0f00 	teq	r0, #0
  40323e:	bf17      	itett	ne
  403240:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  403244:	4608      	moveq	r0, r1
  403246:	f091 0f00 	teqne	r1, #0
  40324a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40324e:	d014      	beq.n	40327a <__aeabi_fmul+0x15e>
  403250:	ea92 0f0c 	teq	r2, ip
  403254:	d101      	bne.n	40325a <__aeabi_fmul+0x13e>
  403256:	0242      	lsls	r2, r0, #9
  403258:	d10f      	bne.n	40327a <__aeabi_fmul+0x15e>
  40325a:	ea93 0f0c 	teq	r3, ip
  40325e:	d103      	bne.n	403268 <__aeabi_fmul+0x14c>
  403260:	024b      	lsls	r3, r1, #9
  403262:	bf18      	it	ne
  403264:	4608      	movne	r0, r1
  403266:	d108      	bne.n	40327a <__aeabi_fmul+0x15e>
  403268:	ea80 0001 	eor.w	r0, r0, r1
  40326c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  403270:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  403274:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403278:	4770      	bx	lr
  40327a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40327e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  403282:	4770      	bx	lr

00403284 <__aeabi_fdiv>:
  403284:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403288:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40328c:	bf1e      	ittt	ne
  40328e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  403292:	ea92 0f0c 	teqne	r2, ip
  403296:	ea93 0f0c 	teqne	r3, ip
  40329a:	d069      	beq.n	403370 <__aeabi_fdiv+0xec>
  40329c:	eba2 0203 	sub.w	r2, r2, r3
  4032a0:	ea80 0c01 	eor.w	ip, r0, r1
  4032a4:	0249      	lsls	r1, r1, #9
  4032a6:	ea4f 2040 	mov.w	r0, r0, lsl #9
  4032aa:	d037      	beq.n	40331c <__aeabi_fdiv+0x98>
  4032ac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4032b0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  4032b4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  4032b8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4032bc:	428b      	cmp	r3, r1
  4032be:	bf38      	it	cc
  4032c0:	005b      	lslcc	r3, r3, #1
  4032c2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  4032c6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  4032ca:	428b      	cmp	r3, r1
  4032cc:	bf24      	itt	cs
  4032ce:	1a5b      	subcs	r3, r3, r1
  4032d0:	ea40 000c 	orrcs.w	r0, r0, ip
  4032d4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  4032d8:	bf24      	itt	cs
  4032da:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  4032de:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4032e2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  4032e6:	bf24      	itt	cs
  4032e8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  4032ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4032f0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  4032f4:	bf24      	itt	cs
  4032f6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  4032fa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4032fe:	011b      	lsls	r3, r3, #4
  403300:	bf18      	it	ne
  403302:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  403306:	d1e0      	bne.n	4032ca <__aeabi_fdiv+0x46>
  403308:	2afd      	cmp	r2, #253	; 0xfd
  40330a:	f63f af50 	bhi.w	4031ae <__aeabi_fmul+0x92>
  40330e:	428b      	cmp	r3, r1
  403310:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  403314:	bf08      	it	eq
  403316:	f020 0001 	biceq.w	r0, r0, #1
  40331a:	4770      	bx	lr
  40331c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  403320:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  403324:	327f      	adds	r2, #127	; 0x7f
  403326:	bfc2      	ittt	gt
  403328:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40332c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  403330:	4770      	bxgt	lr
  403332:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403336:	f04f 0300 	mov.w	r3, #0
  40333a:	3a01      	subs	r2, #1
  40333c:	e737      	b.n	4031ae <__aeabi_fmul+0x92>
  40333e:	f092 0f00 	teq	r2, #0
  403342:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  403346:	bf02      	ittt	eq
  403348:	0040      	lsleq	r0, r0, #1
  40334a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40334e:	3a01      	subeq	r2, #1
  403350:	d0f9      	beq.n	403346 <__aeabi_fdiv+0xc2>
  403352:	ea40 000c 	orr.w	r0, r0, ip
  403356:	f093 0f00 	teq	r3, #0
  40335a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40335e:	bf02      	ittt	eq
  403360:	0049      	lsleq	r1, r1, #1
  403362:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  403366:	3b01      	subeq	r3, #1
  403368:	d0f9      	beq.n	40335e <__aeabi_fdiv+0xda>
  40336a:	ea41 010c 	orr.w	r1, r1, ip
  40336e:	e795      	b.n	40329c <__aeabi_fdiv+0x18>
  403370:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  403374:	ea92 0f0c 	teq	r2, ip
  403378:	d108      	bne.n	40338c <__aeabi_fdiv+0x108>
  40337a:	0242      	lsls	r2, r0, #9
  40337c:	f47f af7d 	bne.w	40327a <__aeabi_fmul+0x15e>
  403380:	ea93 0f0c 	teq	r3, ip
  403384:	f47f af70 	bne.w	403268 <__aeabi_fmul+0x14c>
  403388:	4608      	mov	r0, r1
  40338a:	e776      	b.n	40327a <__aeabi_fmul+0x15e>
  40338c:	ea93 0f0c 	teq	r3, ip
  403390:	d104      	bne.n	40339c <__aeabi_fdiv+0x118>
  403392:	024b      	lsls	r3, r1, #9
  403394:	f43f af4c 	beq.w	403230 <__aeabi_fmul+0x114>
  403398:	4608      	mov	r0, r1
  40339a:	e76e      	b.n	40327a <__aeabi_fmul+0x15e>
  40339c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4033a0:	bf18      	it	ne
  4033a2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4033a6:	d1ca      	bne.n	40333e <__aeabi_fdiv+0xba>
  4033a8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  4033ac:	f47f af5c 	bne.w	403268 <__aeabi_fmul+0x14c>
  4033b0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  4033b4:	f47f af3c 	bne.w	403230 <__aeabi_fmul+0x114>
  4033b8:	e75f      	b.n	40327a <__aeabi_fmul+0x15e>
  4033ba:	bf00      	nop

004033bc <__gesf2>:
  4033bc:	f04f 3cff 	mov.w	ip, #4294967295
  4033c0:	e006      	b.n	4033d0 <__cmpsf2+0x4>
  4033c2:	bf00      	nop

004033c4 <__lesf2>:
  4033c4:	f04f 0c01 	mov.w	ip, #1
  4033c8:	e002      	b.n	4033d0 <__cmpsf2+0x4>
  4033ca:	bf00      	nop

004033cc <__cmpsf2>:
  4033cc:	f04f 0c01 	mov.w	ip, #1
  4033d0:	f84d cd04 	str.w	ip, [sp, #-4]!
  4033d4:	ea4f 0240 	mov.w	r2, r0, lsl #1
  4033d8:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4033dc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4033e0:	bf18      	it	ne
  4033e2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4033e6:	d011      	beq.n	40340c <__cmpsf2+0x40>
  4033e8:	b001      	add	sp, #4
  4033ea:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  4033ee:	bf18      	it	ne
  4033f0:	ea90 0f01 	teqne	r0, r1
  4033f4:	bf58      	it	pl
  4033f6:	ebb2 0003 	subspl.w	r0, r2, r3
  4033fa:	bf88      	it	hi
  4033fc:	17c8      	asrhi	r0, r1, #31
  4033fe:	bf38      	it	cc
  403400:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  403404:	bf18      	it	ne
  403406:	f040 0001 	orrne.w	r0, r0, #1
  40340a:	4770      	bx	lr
  40340c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  403410:	d102      	bne.n	403418 <__cmpsf2+0x4c>
  403412:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  403416:	d105      	bne.n	403424 <__cmpsf2+0x58>
  403418:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  40341c:	d1e4      	bne.n	4033e8 <__cmpsf2+0x1c>
  40341e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  403422:	d0e1      	beq.n	4033e8 <__cmpsf2+0x1c>
  403424:	f85d 0b04 	ldr.w	r0, [sp], #4
  403428:	4770      	bx	lr
  40342a:	bf00      	nop

0040342c <__aeabi_cfrcmple>:
  40342c:	4684      	mov	ip, r0
  40342e:	4608      	mov	r0, r1
  403430:	4661      	mov	r1, ip
  403432:	e7ff      	b.n	403434 <__aeabi_cfcmpeq>

00403434 <__aeabi_cfcmpeq>:
  403434:	b50f      	push	{r0, r1, r2, r3, lr}
  403436:	f7ff ffc9 	bl	4033cc <__cmpsf2>
  40343a:	2800      	cmp	r0, #0
  40343c:	bf48      	it	mi
  40343e:	f110 0f00 	cmnmi.w	r0, #0
  403442:	bd0f      	pop	{r0, r1, r2, r3, pc}

00403444 <__aeabi_fcmpeq>:
  403444:	f84d ed08 	str.w	lr, [sp, #-8]!
  403448:	f7ff fff4 	bl	403434 <__aeabi_cfcmpeq>
  40344c:	bf0c      	ite	eq
  40344e:	2001      	moveq	r0, #1
  403450:	2000      	movne	r0, #0
  403452:	f85d fb08 	ldr.w	pc, [sp], #8
  403456:	bf00      	nop

00403458 <__aeabi_fcmplt>:
  403458:	f84d ed08 	str.w	lr, [sp, #-8]!
  40345c:	f7ff ffea 	bl	403434 <__aeabi_cfcmpeq>
  403460:	bf34      	ite	cc
  403462:	2001      	movcc	r0, #1
  403464:	2000      	movcs	r0, #0
  403466:	f85d fb08 	ldr.w	pc, [sp], #8
  40346a:	bf00      	nop

0040346c <__aeabi_fcmple>:
  40346c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403470:	f7ff ffe0 	bl	403434 <__aeabi_cfcmpeq>
  403474:	bf94      	ite	ls
  403476:	2001      	movls	r0, #1
  403478:	2000      	movhi	r0, #0
  40347a:	f85d fb08 	ldr.w	pc, [sp], #8
  40347e:	bf00      	nop

00403480 <__aeabi_fcmpge>:
  403480:	f84d ed08 	str.w	lr, [sp, #-8]!
  403484:	f7ff ffd2 	bl	40342c <__aeabi_cfrcmple>
  403488:	bf94      	ite	ls
  40348a:	2001      	movls	r0, #1
  40348c:	2000      	movhi	r0, #0
  40348e:	f85d fb08 	ldr.w	pc, [sp], #8
  403492:	bf00      	nop

00403494 <__aeabi_fcmpgt>:
  403494:	f84d ed08 	str.w	lr, [sp, #-8]!
  403498:	f7ff ffc8 	bl	40342c <__aeabi_cfrcmple>
  40349c:	bf34      	ite	cc
  40349e:	2001      	movcc	r0, #1
  4034a0:	2000      	movcs	r0, #0
  4034a2:	f85d fb08 	ldr.w	pc, [sp], #8
  4034a6:	bf00      	nop

004034a8 <__errno>:
  4034a8:	4b01      	ldr	r3, [pc, #4]	; (4034b0 <__errno+0x8>)
  4034aa:	6818      	ldr	r0, [r3, #0]
  4034ac:	4770      	bx	lr
  4034ae:	bf00      	nop
  4034b0:	20000518 	.word	0x20000518

004034b4 <__libc_init_array>:
  4034b4:	b570      	push	{r4, r5, r6, lr}
  4034b6:	4e0f      	ldr	r6, [pc, #60]	; (4034f4 <__libc_init_array+0x40>)
  4034b8:	4d0f      	ldr	r5, [pc, #60]	; (4034f8 <__libc_init_array+0x44>)
  4034ba:	1b76      	subs	r6, r6, r5
  4034bc:	10b6      	asrs	r6, r6, #2
  4034be:	d007      	beq.n	4034d0 <__libc_init_array+0x1c>
  4034c0:	3d04      	subs	r5, #4
  4034c2:	2400      	movs	r4, #0
  4034c4:	3401      	adds	r4, #1
  4034c6:	f855 3f04 	ldr.w	r3, [r5, #4]!
  4034ca:	4798      	blx	r3
  4034cc:	42a6      	cmp	r6, r4
  4034ce:	d1f9      	bne.n	4034c4 <__libc_init_array+0x10>
  4034d0:	4e0a      	ldr	r6, [pc, #40]	; (4034fc <__libc_init_array+0x48>)
  4034d2:	4d0b      	ldr	r5, [pc, #44]	; (403500 <__libc_init_array+0x4c>)
  4034d4:	f006 fb8e 	bl	409bf4 <_init>
  4034d8:	1b76      	subs	r6, r6, r5
  4034da:	10b6      	asrs	r6, r6, #2
  4034dc:	d008      	beq.n	4034f0 <__libc_init_array+0x3c>
  4034de:	3d04      	subs	r5, #4
  4034e0:	2400      	movs	r4, #0
  4034e2:	3401      	adds	r4, #1
  4034e4:	f855 3f04 	ldr.w	r3, [r5, #4]!
  4034e8:	4798      	blx	r3
  4034ea:	42a6      	cmp	r6, r4
  4034ec:	d1f9      	bne.n	4034e2 <__libc_init_array+0x2e>
  4034ee:	bd70      	pop	{r4, r5, r6, pc}
  4034f0:	bd70      	pop	{r4, r5, r6, pc}
  4034f2:	bf00      	nop
  4034f4:	00409c00 	.word	0x00409c00
  4034f8:	00409c00 	.word	0x00409c00
  4034fc:	00409c08 	.word	0x00409c08
  403500:	00409c00 	.word	0x00409c00

00403504 <iprintf>:
  403504:	b40f      	push	{r0, r1, r2, r3}
  403506:	b510      	push	{r4, lr}
  403508:	4b07      	ldr	r3, [pc, #28]	; (403528 <iprintf+0x24>)
  40350a:	b082      	sub	sp, #8
  40350c:	ac04      	add	r4, sp, #16
  40350e:	f854 2b04 	ldr.w	r2, [r4], #4
  403512:	6818      	ldr	r0, [r3, #0]
  403514:	4623      	mov	r3, r4
  403516:	6881      	ldr	r1, [r0, #8]
  403518:	9401      	str	r4, [sp, #4]
  40351a:	f001 fbb9 	bl	404c90 <_vfiprintf_r>
  40351e:	b002      	add	sp, #8
  403520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403524:	b004      	add	sp, #16
  403526:	4770      	bx	lr
  403528:	20000518 	.word	0x20000518

0040352c <memset>:
  40352c:	b4f0      	push	{r4, r5, r6, r7}
  40352e:	0784      	lsls	r4, r0, #30
  403530:	d043      	beq.n	4035ba <memset+0x8e>
  403532:	1e54      	subs	r4, r2, #1
  403534:	2a00      	cmp	r2, #0
  403536:	d03e      	beq.n	4035b6 <memset+0x8a>
  403538:	b2cd      	uxtb	r5, r1
  40353a:	4603      	mov	r3, r0
  40353c:	e003      	b.n	403546 <memset+0x1a>
  40353e:	1e62      	subs	r2, r4, #1
  403540:	2c00      	cmp	r4, #0
  403542:	d038      	beq.n	4035b6 <memset+0x8a>
  403544:	4614      	mov	r4, r2
  403546:	f803 5b01 	strb.w	r5, [r3], #1
  40354a:	079a      	lsls	r2, r3, #30
  40354c:	d1f7      	bne.n	40353e <memset+0x12>
  40354e:	2c03      	cmp	r4, #3
  403550:	d92a      	bls.n	4035a8 <memset+0x7c>
  403552:	b2cd      	uxtb	r5, r1
  403554:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403558:	2c0f      	cmp	r4, #15
  40355a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40355e:	d915      	bls.n	40358c <memset+0x60>
  403560:	f1a4 0710 	sub.w	r7, r4, #16
  403564:	093f      	lsrs	r7, r7, #4
  403566:	f103 0610 	add.w	r6, r3, #16
  40356a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  40356e:	461a      	mov	r2, r3
  403570:	6015      	str	r5, [r2, #0]
  403572:	6055      	str	r5, [r2, #4]
  403574:	6095      	str	r5, [r2, #8]
  403576:	60d5      	str	r5, [r2, #12]
  403578:	3210      	adds	r2, #16
  40357a:	42b2      	cmp	r2, r6
  40357c:	d1f8      	bne.n	403570 <memset+0x44>
  40357e:	f004 040f 	and.w	r4, r4, #15
  403582:	3701      	adds	r7, #1
  403584:	2c03      	cmp	r4, #3
  403586:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  40358a:	d90d      	bls.n	4035a8 <memset+0x7c>
  40358c:	461e      	mov	r6, r3
  40358e:	4622      	mov	r2, r4
  403590:	3a04      	subs	r2, #4
  403592:	2a03      	cmp	r2, #3
  403594:	f846 5b04 	str.w	r5, [r6], #4
  403598:	d8fa      	bhi.n	403590 <memset+0x64>
  40359a:	1f22      	subs	r2, r4, #4
  40359c:	f022 0203 	bic.w	r2, r2, #3
  4035a0:	3204      	adds	r2, #4
  4035a2:	4413      	add	r3, r2
  4035a4:	f004 0403 	and.w	r4, r4, #3
  4035a8:	b12c      	cbz	r4, 4035b6 <memset+0x8a>
  4035aa:	b2c9      	uxtb	r1, r1
  4035ac:	441c      	add	r4, r3
  4035ae:	f803 1b01 	strb.w	r1, [r3], #1
  4035b2:	42a3      	cmp	r3, r4
  4035b4:	d1fb      	bne.n	4035ae <memset+0x82>
  4035b6:	bcf0      	pop	{r4, r5, r6, r7}
  4035b8:	4770      	bx	lr
  4035ba:	4614      	mov	r4, r2
  4035bc:	4603      	mov	r3, r0
  4035be:	e7c6      	b.n	40354e <memset+0x22>

004035c0 <setbuf>:
  4035c0:	2900      	cmp	r1, #0
  4035c2:	bf0c      	ite	eq
  4035c4:	2202      	moveq	r2, #2
  4035c6:	2200      	movne	r2, #0
  4035c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4035cc:	f000 b800 	b.w	4035d0 <setvbuf>

004035d0 <setvbuf>:
  4035d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4035d4:	4d3c      	ldr	r5, [pc, #240]	; (4036c8 <setvbuf+0xf8>)
  4035d6:	4604      	mov	r4, r0
  4035d8:	682d      	ldr	r5, [r5, #0]
  4035da:	4688      	mov	r8, r1
  4035dc:	4616      	mov	r6, r2
  4035de:	461f      	mov	r7, r3
  4035e0:	b115      	cbz	r5, 4035e8 <setvbuf+0x18>
  4035e2:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4035e4:	2b00      	cmp	r3, #0
  4035e6:	d04f      	beq.n	403688 <setvbuf+0xb8>
  4035e8:	2e02      	cmp	r6, #2
  4035ea:	d830      	bhi.n	40364e <setvbuf+0x7e>
  4035ec:	2f00      	cmp	r7, #0
  4035ee:	db2e      	blt.n	40364e <setvbuf+0x7e>
  4035f0:	4628      	mov	r0, r5
  4035f2:	4621      	mov	r1, r4
  4035f4:	f003 fa80 	bl	406af8 <_fflush_r>
  4035f8:	89a3      	ldrh	r3, [r4, #12]
  4035fa:	2200      	movs	r2, #0
  4035fc:	6062      	str	r2, [r4, #4]
  4035fe:	61a2      	str	r2, [r4, #24]
  403600:	061a      	lsls	r2, r3, #24
  403602:	d428      	bmi.n	403656 <setvbuf+0x86>
  403604:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  403608:	b29b      	uxth	r3, r3
  40360a:	2e02      	cmp	r6, #2
  40360c:	81a3      	strh	r3, [r4, #12]
  40360e:	d02d      	beq.n	40366c <setvbuf+0x9c>
  403610:	f1b8 0f00 	cmp.w	r8, #0
  403614:	d03c      	beq.n	403690 <setvbuf+0xc0>
  403616:	2e01      	cmp	r6, #1
  403618:	d013      	beq.n	403642 <setvbuf+0x72>
  40361a:	b29b      	uxth	r3, r3
  40361c:	f003 0008 	and.w	r0, r3, #8
  403620:	4a2a      	ldr	r2, [pc, #168]	; (4036cc <setvbuf+0xfc>)
  403622:	b280      	uxth	r0, r0
  403624:	63ea      	str	r2, [r5, #60]	; 0x3c
  403626:	f8c4 8000 	str.w	r8, [r4]
  40362a:	f8c4 8010 	str.w	r8, [r4, #16]
  40362e:	6167      	str	r7, [r4, #20]
  403630:	b178      	cbz	r0, 403652 <setvbuf+0x82>
  403632:	f013 0f03 	tst.w	r3, #3
  403636:	bf18      	it	ne
  403638:	2700      	movne	r7, #0
  40363a:	60a7      	str	r7, [r4, #8]
  40363c:	2000      	movs	r0, #0
  40363e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403642:	f043 0301 	orr.w	r3, r3, #1
  403646:	427a      	negs	r2, r7
  403648:	81a3      	strh	r3, [r4, #12]
  40364a:	61a2      	str	r2, [r4, #24]
  40364c:	e7e5      	b.n	40361a <setvbuf+0x4a>
  40364e:	f04f 30ff 	mov.w	r0, #4294967295
  403652:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403656:	4628      	mov	r0, r5
  403658:	6921      	ldr	r1, [r4, #16]
  40365a:	f003 fbad 	bl	406db8 <_free_r>
  40365e:	89a3      	ldrh	r3, [r4, #12]
  403660:	2e02      	cmp	r6, #2
  403662:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  403666:	b29b      	uxth	r3, r3
  403668:	81a3      	strh	r3, [r4, #12]
  40366a:	d1d1      	bne.n	403610 <setvbuf+0x40>
  40366c:	2000      	movs	r0, #0
  40366e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403672:	f043 0302 	orr.w	r3, r3, #2
  403676:	2500      	movs	r5, #0
  403678:	2101      	movs	r1, #1
  40367a:	81a3      	strh	r3, [r4, #12]
  40367c:	60a5      	str	r5, [r4, #8]
  40367e:	6022      	str	r2, [r4, #0]
  403680:	6122      	str	r2, [r4, #16]
  403682:	6161      	str	r1, [r4, #20]
  403684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403688:	4628      	mov	r0, r5
  40368a:	f003 fa51 	bl	406b30 <__sinit>
  40368e:	e7ab      	b.n	4035e8 <setvbuf+0x18>
  403690:	2f00      	cmp	r7, #0
  403692:	bf08      	it	eq
  403694:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  403698:	4638      	mov	r0, r7
  40369a:	f003 fe87 	bl	4073ac <malloc>
  40369e:	4680      	mov	r8, r0
  4036a0:	b128      	cbz	r0, 4036ae <setvbuf+0xde>
  4036a2:	89a3      	ldrh	r3, [r4, #12]
  4036a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4036a8:	b29b      	uxth	r3, r3
  4036aa:	81a3      	strh	r3, [r4, #12]
  4036ac:	e7b3      	b.n	403616 <setvbuf+0x46>
  4036ae:	f44f 6080 	mov.w	r0, #1024	; 0x400
  4036b2:	f003 fe7b 	bl	4073ac <malloc>
  4036b6:	4680      	mov	r8, r0
  4036b8:	b918      	cbnz	r0, 4036c2 <setvbuf+0xf2>
  4036ba:	89a3      	ldrh	r3, [r4, #12]
  4036bc:	f04f 30ff 	mov.w	r0, #4294967295
  4036c0:	e7d5      	b.n	40366e <setvbuf+0x9e>
  4036c2:	f44f 6780 	mov.w	r7, #1024	; 0x400
  4036c6:	e7ec      	b.n	4036a2 <setvbuf+0xd2>
  4036c8:	20000518 	.word	0x20000518
  4036cc:	00406b25 	.word	0x00406b25

004036d0 <snprintf>:
  4036d0:	b40c      	push	{r2, r3}
  4036d2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4036d4:	4b17      	ldr	r3, [pc, #92]	; (403734 <snprintf+0x64>)
  4036d6:	1e0c      	subs	r4, r1, #0
  4036d8:	b09d      	sub	sp, #116	; 0x74
  4036da:	681f      	ldr	r7, [r3, #0]
  4036dc:	db24      	blt.n	403728 <snprintf+0x58>
  4036de:	f44f 7302 	mov.w	r3, #520	; 0x208
  4036e2:	ad23      	add	r5, sp, #140	; 0x8c
  4036e4:	bf14      	ite	ne
  4036e6:	f104 36ff 	addne.w	r6, r4, #4294967295
  4036ea:	4626      	moveq	r6, r4
  4036ec:	9002      	str	r0, [sp, #8]
  4036ee:	9006      	str	r0, [sp, #24]
  4036f0:	f8ad 3014 	strh.w	r3, [sp, #20]
  4036f4:	f64f 7eff 	movw	lr, #65535	; 0xffff
  4036f8:	462b      	mov	r3, r5
  4036fa:	4638      	mov	r0, r7
  4036fc:	a902      	add	r1, sp, #8
  4036fe:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403700:	9604      	str	r6, [sp, #16]
  403702:	9607      	str	r6, [sp, #28]
  403704:	9501      	str	r5, [sp, #4]
  403706:	f8ad e016 	strh.w	lr, [sp, #22]
  40370a:	f000 f815 	bl	403738 <_svfprintf_r>
  40370e:	1c43      	adds	r3, r0, #1
  403710:	bfbc      	itt	lt
  403712:	238b      	movlt	r3, #139	; 0x8b
  403714:	603b      	strlt	r3, [r7, #0]
  403716:	b114      	cbz	r4, 40371e <snprintf+0x4e>
  403718:	9b02      	ldr	r3, [sp, #8]
  40371a:	2200      	movs	r2, #0
  40371c:	701a      	strb	r2, [r3, #0]
  40371e:	b01d      	add	sp, #116	; 0x74
  403720:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403724:	b002      	add	sp, #8
  403726:	4770      	bx	lr
  403728:	238b      	movs	r3, #139	; 0x8b
  40372a:	603b      	str	r3, [r7, #0]
  40372c:	f04f 30ff 	mov.w	r0, #4294967295
  403730:	e7f5      	b.n	40371e <snprintf+0x4e>
  403732:	bf00      	nop
  403734:	20000518 	.word	0x20000518

00403738 <_svfprintf_r>:
  403738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40373c:	b0c9      	sub	sp, #292	; 0x124
  40373e:	9310      	str	r3, [sp, #64]	; 0x40
  403740:	910c      	str	r1, [sp, #48]	; 0x30
  403742:	4691      	mov	r9, r2
  403744:	900d      	str	r0, [sp, #52]	; 0x34
  403746:	f003 fdbd 	bl	4072c4 <_localeconv_r>
  40374a:	6800      	ldr	r0, [r0, #0]
  40374c:	9015      	str	r0, [sp, #84]	; 0x54
  40374e:	f004 ff61 	bl	408614 <strlen>
  403752:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403754:	9018      	str	r0, [sp, #96]	; 0x60
  403756:	89a3      	ldrh	r3, [r4, #12]
  403758:	061e      	lsls	r6, r3, #24
  40375a:	d503      	bpl.n	403764 <_svfprintf_r+0x2c>
  40375c:	6923      	ldr	r3, [r4, #16]
  40375e:	2b00      	cmp	r3, #0
  403760:	f001 8081 	beq.w	404866 <_svfprintf_r+0x112e>
  403764:	ac38      	add	r4, sp, #224	; 0xe0
  403766:	46a4      	mov	ip, r4
  403768:	9408      	str	r4, [sp, #32]
  40376a:	942b      	str	r4, [sp, #172]	; 0xac
  40376c:	2500      	movs	r5, #0
  40376e:	2400      	movs	r4, #0
  403770:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  403774:	2300      	movs	r3, #0
  403776:	9311      	str	r3, [sp, #68]	; 0x44
  403778:	932d      	str	r3, [sp, #180]	; 0xb4
  40377a:	932c      	str	r3, [sp, #176]	; 0xb0
  40377c:	931a      	str	r3, [sp, #104]	; 0x68
  40377e:	9319      	str	r3, [sp, #100]	; 0x64
  403780:	930e      	str	r3, [sp, #56]	; 0x38
  403782:	4666      	mov	r6, ip
  403784:	f899 3000 	ldrb.w	r3, [r9]
  403788:	2b00      	cmp	r3, #0
  40378a:	f000 80f8 	beq.w	40397e <_svfprintf_r+0x246>
  40378e:	2b25      	cmp	r3, #37	; 0x25
  403790:	f000 80f5 	beq.w	40397e <_svfprintf_r+0x246>
  403794:	f109 0201 	add.w	r2, r9, #1
  403798:	e001      	b.n	40379e <_svfprintf_r+0x66>
  40379a:	2b25      	cmp	r3, #37	; 0x25
  40379c:	d004      	beq.n	4037a8 <_svfprintf_r+0x70>
  40379e:	7813      	ldrb	r3, [r2, #0]
  4037a0:	4614      	mov	r4, r2
  4037a2:	3201      	adds	r2, #1
  4037a4:	2b00      	cmp	r3, #0
  4037a6:	d1f8      	bne.n	40379a <_svfprintf_r+0x62>
  4037a8:	ebc9 0504 	rsb	r5, r9, r4
  4037ac:	b17d      	cbz	r5, 4037ce <_svfprintf_r+0x96>
  4037ae:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4037b0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4037b2:	3301      	adds	r3, #1
  4037b4:	442a      	add	r2, r5
  4037b6:	2b07      	cmp	r3, #7
  4037b8:	f8c6 9000 	str.w	r9, [r6]
  4037bc:	6075      	str	r5, [r6, #4]
  4037be:	922d      	str	r2, [sp, #180]	; 0xb4
  4037c0:	932c      	str	r3, [sp, #176]	; 0xb0
  4037c2:	f300 80c2 	bgt.w	40394a <_svfprintf_r+0x212>
  4037c6:	3608      	adds	r6, #8
  4037c8:	980e      	ldr	r0, [sp, #56]	; 0x38
  4037ca:	4428      	add	r0, r5
  4037cc:	900e      	str	r0, [sp, #56]	; 0x38
  4037ce:	7823      	ldrb	r3, [r4, #0]
  4037d0:	2b00      	cmp	r3, #0
  4037d2:	f000 80c2 	beq.w	40395a <_svfprintf_r+0x222>
  4037d6:	2300      	movs	r3, #0
  4037d8:	f894 8001 	ldrb.w	r8, [r4, #1]
  4037dc:	461a      	mov	r2, r3
  4037de:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  4037e2:	930f      	str	r3, [sp, #60]	; 0x3c
  4037e4:	9309      	str	r3, [sp, #36]	; 0x24
  4037e6:	f104 0901 	add.w	r9, r4, #1
  4037ea:	f04f 34ff 	mov.w	r4, #4294967295
  4037ee:	940a      	str	r4, [sp, #40]	; 0x28
  4037f0:	f109 0901 	add.w	r9, r9, #1
  4037f4:	f1a8 0320 	sub.w	r3, r8, #32
  4037f8:	2b58      	cmp	r3, #88	; 0x58
  4037fa:	f200 83c5 	bhi.w	403f88 <_svfprintf_r+0x850>
  4037fe:	e8df f013 	tbh	[pc, r3, lsl #1]
  403802:	026a      	.short	0x026a
  403804:	03c303c3 	.word	0x03c303c3
  403808:	03c30271 	.word	0x03c30271
  40380c:	03c303c3 	.word	0x03c303c3
  403810:	03c303c3 	.word	0x03c303c3
  403814:	031403c3 	.word	0x031403c3
  403818:	03c30366 	.word	0x03c30366
  40381c:	00c0009d 	.word	0x00c0009d
  403820:	027803c3 	.word	0x027803c3
  403824:	027f027f 	.word	0x027f027f
  403828:	027f027f 	.word	0x027f027f
  40382c:	027f027f 	.word	0x027f027f
  403830:	027f027f 	.word	0x027f027f
  403834:	03c3027f 	.word	0x03c3027f
  403838:	03c303c3 	.word	0x03c303c3
  40383c:	03c303c3 	.word	0x03c303c3
  403840:	03c303c3 	.word	0x03c303c3
  403844:	03c303c3 	.word	0x03c303c3
  403848:	029003c3 	.word	0x029003c3
  40384c:	03c30371 	.word	0x03c30371
  403850:	03c30371 	.word	0x03c30371
  403854:	03c303c3 	.word	0x03c303c3
  403858:	036a03c3 	.word	0x036a03c3
  40385c:	03c303c3 	.word	0x03c303c3
  403860:	03c30078 	.word	0x03c30078
  403864:	03c303c3 	.word	0x03c303c3
  403868:	03c303c3 	.word	0x03c303c3
  40386c:	03c30059 	.word	0x03c30059
  403870:	02af03c3 	.word	0x02af03c3
  403874:	03c303c3 	.word	0x03c303c3
  403878:	03c303c3 	.word	0x03c303c3
  40387c:	03c303c3 	.word	0x03c303c3
  403880:	03c303c3 	.word	0x03c303c3
  403884:	03c303c3 	.word	0x03c303c3
  403888:	03480337 	.word	0x03480337
  40388c:	03710371 	.word	0x03710371
  403890:	02ff0371 	.word	0x02ff0371
  403894:	03c30348 	.word	0x03c30348
  403898:	030803c3 	.word	0x030803c3
  40389c:	02c503c3 	.word	0x02c503c3
  4038a0:	0320007c 	.word	0x0320007c
  4038a4:	03c303a3 	.word	0x03c303a3
  4038a8:	03c302d9 	.word	0x03c302d9
  4038ac:	03c3005f 	.word	0x03c3005f
  4038b0:	00de03c3 	.word	0x00de03c3
  4038b4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4038b8:	f04c 0c10 	orr.w	ip, ip, #16
  4038bc:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  4038c0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4038c2:	06a2      	lsls	r2, r4, #26
  4038c4:	f100 8354 	bmi.w	403f70 <_svfprintf_r+0x838>
  4038c8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4038ca:	06e3      	lsls	r3, r4, #27
  4038cc:	f100 85bd 	bmi.w	40444a <_svfprintf_r+0xd12>
  4038d0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4038d4:	f01c 0f40 	tst.w	ip, #64	; 0x40
  4038d8:	f000 85b7 	beq.w	40444a <_svfprintf_r+0xd12>
  4038dc:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4038e0:	2500      	movs	r5, #0
  4038e2:	f8bc 4000 	ldrh.w	r4, [ip]
  4038e6:	f10c 0c04 	add.w	ip, ip, #4
  4038ea:	2301      	movs	r3, #1
  4038ec:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4038f0:	e08c      	b.n	403a0c <_svfprintf_r+0x2d4>
  4038f2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4038f4:	f045 0510 	orr.w	r5, r5, #16
  4038f8:	9509      	str	r5, [sp, #36]	; 0x24
  4038fa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4038fe:	f01c 0320 	ands.w	r3, ip, #32
  403902:	f040 832a 	bne.w	403f5a <_svfprintf_r+0x822>
  403906:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40390a:	f01c 0210 	ands.w	r2, ip, #16
  40390e:	f040 85a4 	bne.w	40445a <_svfprintf_r+0xd22>
  403912:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403916:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  40391a:	f000 859e 	beq.w	40445a <_svfprintf_r+0xd22>
  40391e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  403922:	4613      	mov	r3, r2
  403924:	f8bc 4000 	ldrh.w	r4, [ip]
  403928:	f10c 0c04 	add.w	ip, ip, #4
  40392c:	2500      	movs	r5, #0
  40392e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  403932:	e06b      	b.n	403a0c <_svfprintf_r+0x2d4>
  403934:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  403936:	9310      	str	r3, [sp, #64]	; 0x40
  403938:	4264      	negs	r4, r4
  40393a:	940f      	str	r4, [sp, #60]	; 0x3c
  40393c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40393e:	f045 0504 	orr.w	r5, r5, #4
  403942:	9509      	str	r5, [sp, #36]	; 0x24
  403944:	f899 8000 	ldrb.w	r8, [r9]
  403948:	e752      	b.n	4037f0 <_svfprintf_r+0xb8>
  40394a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40394c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40394e:	aa2b      	add	r2, sp, #172	; 0xac
  403950:	f004 fe90 	bl	408674 <__ssprint_r>
  403954:	b940      	cbnz	r0, 403968 <_svfprintf_r+0x230>
  403956:	ae38      	add	r6, sp, #224	; 0xe0
  403958:	e736      	b.n	4037c8 <_svfprintf_r+0x90>
  40395a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40395c:	b123      	cbz	r3, 403968 <_svfprintf_r+0x230>
  40395e:	980d      	ldr	r0, [sp, #52]	; 0x34
  403960:	990c      	ldr	r1, [sp, #48]	; 0x30
  403962:	aa2b      	add	r2, sp, #172	; 0xac
  403964:	f004 fe86 	bl	408674 <__ssprint_r>
  403968:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40396a:	980e      	ldr	r0, [sp, #56]	; 0x38
  40396c:	89a3      	ldrh	r3, [r4, #12]
  40396e:	f013 0f40 	tst.w	r3, #64	; 0x40
  403972:	bf18      	it	ne
  403974:	f04f 30ff 	movne.w	r0, #4294967295
  403978:	b049      	add	sp, #292	; 0x124
  40397a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40397e:	464c      	mov	r4, r9
  403980:	e725      	b.n	4037ce <_svfprintf_r+0x96>
  403982:	f899 8000 	ldrb.w	r8, [r9]
  403986:	f109 0001 	add.w	r0, r9, #1
  40398a:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  40398e:	f001 810c 	beq.w	404baa <_svfprintf_r+0x1472>
  403992:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  403996:	2b09      	cmp	r3, #9
  403998:	bf98      	it	ls
  40399a:	2100      	movls	r1, #0
  40399c:	f201 806b 	bhi.w	404a76 <_svfprintf_r+0x133e>
  4039a0:	f810 8b01 	ldrb.w	r8, [r0], #1
  4039a4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4039a8:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  4039ac:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  4039b0:	2b09      	cmp	r3, #9
  4039b2:	d9f5      	bls.n	4039a0 <_svfprintf_r+0x268>
  4039b4:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  4039b8:	910a      	str	r1, [sp, #40]	; 0x28
  4039ba:	4681      	mov	r9, r0
  4039bc:	e71a      	b.n	4037f4 <_svfprintf_r+0xbc>
  4039be:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4039c0:	4ca1      	ldr	r4, [pc, #644]	; (403c48 <_svfprintf_r+0x510>)
  4039c2:	06af      	lsls	r7, r5, #26
  4039c4:	941a      	str	r4, [sp, #104]	; 0x68
  4039c6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  4039ca:	f140 81d1 	bpl.w	403d70 <_svfprintf_r+0x638>
  4039ce:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4039d2:	f10c 0307 	add.w	r3, ip, #7
  4039d6:	f023 0307 	bic.w	r3, r3, #7
  4039da:	f103 0408 	add.w	r4, r3, #8
  4039de:	9410      	str	r4, [sp, #64]	; 0x40
  4039e0:	e9d3 4500 	ldrd	r4, r5, [r3]
  4039e4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4039e8:	f01c 0f01 	tst.w	ip, #1
  4039ec:	f000 8462 	beq.w	4042b4 <_svfprintf_r+0xb7c>
  4039f0:	ea54 0005 	orrs.w	r0, r4, r5
  4039f4:	f000 845e 	beq.w	4042b4 <_svfprintf_r+0xb7c>
  4039f8:	2330      	movs	r3, #48	; 0x30
  4039fa:	f04c 0c02 	orr.w	ip, ip, #2
  4039fe:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  403a02:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  403a06:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  403a0a:	2302      	movs	r3, #2
  403a0c:	f04f 0a00 	mov.w	sl, #0
  403a10:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  403a14:	990a      	ldr	r1, [sp, #40]	; 0x28
  403a16:	2900      	cmp	r1, #0
  403a18:	db05      	blt.n	403a26 <_svfprintf_r+0x2ee>
  403a1a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403a1e:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  403a22:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  403a26:	ea54 0005 	orrs.w	r0, r4, r5
  403a2a:	f040 82c5 	bne.w	403fb8 <_svfprintf_r+0x880>
  403a2e:	990a      	ldr	r1, [sp, #40]	; 0x28
  403a30:	2900      	cmp	r1, #0
  403a32:	f040 82c1 	bne.w	403fb8 <_svfprintf_r+0x880>
  403a36:	2b00      	cmp	r3, #0
  403a38:	f040 8438 	bne.w	4042ac <_svfprintf_r+0xb74>
  403a3c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403a40:	f01c 0f01 	tst.w	ip, #1
  403a44:	f000 8432 	beq.w	4042ac <_svfprintf_r+0xb74>
  403a48:	af48      	add	r7, sp, #288	; 0x120
  403a4a:	2330      	movs	r3, #48	; 0x30
  403a4c:	9d08      	ldr	r5, [sp, #32]
  403a4e:	f807 3d41 	strb.w	r3, [r7, #-65]!
  403a52:	1bec      	subs	r4, r5, r7
  403a54:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  403a58:	2500      	movs	r5, #0
  403a5a:	4564      	cmp	r4, ip
  403a5c:	bfa8      	it	ge
  403a5e:	46a4      	movge	ip, r4
  403a60:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  403a64:	9514      	str	r5, [sp, #80]	; 0x50
  403a66:	f1ba 0f00 	cmp.w	sl, #0
  403a6a:	d002      	beq.n	403a72 <_svfprintf_r+0x33a>
  403a6c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403a6e:	3501      	adds	r5, #1
  403a70:	950b      	str	r5, [sp, #44]	; 0x2c
  403a72:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403a74:	f013 0302 	ands.w	r3, r3, #2
  403a78:	9312      	str	r3, [sp, #72]	; 0x48
  403a7a:	d002      	beq.n	403a82 <_svfprintf_r+0x34a>
  403a7c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403a7e:	3502      	adds	r5, #2
  403a80:	950b      	str	r5, [sp, #44]	; 0x2c
  403a82:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403a86:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  403a8a:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  403a8e:	f040 8290 	bne.w	403fb2 <_svfprintf_r+0x87a>
  403a92:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403a94:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  403a98:	ebcc 0b05 	rsb	fp, ip, r5
  403a9c:	f1bb 0f00 	cmp.w	fp, #0
  403aa0:	f340 8287 	ble.w	403fb2 <_svfprintf_r+0x87a>
  403aa4:	f1bb 0f10 	cmp.w	fp, #16
  403aa8:	992d      	ldr	r1, [sp, #180]	; 0xb4
  403aaa:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  403aac:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 403c50 <_svfprintf_r+0x518>
  403ab0:	dd2c      	ble.n	403b0c <_svfprintf_r+0x3d4>
  403ab2:	971b      	str	r7, [sp, #108]	; 0x6c
  403ab4:	4630      	mov	r0, r6
  403ab6:	4657      	mov	r7, sl
  403ab8:	2510      	movs	r5, #16
  403aba:	46ca      	mov	sl, r9
  403abc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  403abe:	46a1      	mov	r9, r4
  403ac0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  403ac2:	e006      	b.n	403ad2 <_svfprintf_r+0x39a>
  403ac4:	f1ab 0b10 	sub.w	fp, fp, #16
  403ac8:	f1bb 0f10 	cmp.w	fp, #16
  403acc:	f100 0008 	add.w	r0, r0, #8
  403ad0:	dd17      	ble.n	403b02 <_svfprintf_r+0x3ca>
  403ad2:	3201      	adds	r2, #1
  403ad4:	3110      	adds	r1, #16
  403ad6:	2a07      	cmp	r2, #7
  403ad8:	912d      	str	r1, [sp, #180]	; 0xb4
  403ada:	922c      	str	r2, [sp, #176]	; 0xb0
  403adc:	6007      	str	r7, [r0, #0]
  403ade:	6045      	str	r5, [r0, #4]
  403ae0:	ddf0      	ble.n	403ac4 <_svfprintf_r+0x38c>
  403ae2:	4620      	mov	r0, r4
  403ae4:	4631      	mov	r1, r6
  403ae6:	aa2b      	add	r2, sp, #172	; 0xac
  403ae8:	f004 fdc4 	bl	408674 <__ssprint_r>
  403aec:	2800      	cmp	r0, #0
  403aee:	f47f af3b 	bne.w	403968 <_svfprintf_r+0x230>
  403af2:	f1ab 0b10 	sub.w	fp, fp, #16
  403af6:	f1bb 0f10 	cmp.w	fp, #16
  403afa:	992d      	ldr	r1, [sp, #180]	; 0xb4
  403afc:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  403afe:	a838      	add	r0, sp, #224	; 0xe0
  403b00:	dce7      	bgt.n	403ad2 <_svfprintf_r+0x39a>
  403b02:	464c      	mov	r4, r9
  403b04:	46d1      	mov	r9, sl
  403b06:	46ba      	mov	sl, r7
  403b08:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  403b0a:	4606      	mov	r6, r0
  403b0c:	3201      	adds	r2, #1
  403b0e:	eb0b 0c01 	add.w	ip, fp, r1
  403b12:	2a07      	cmp	r2, #7
  403b14:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403b18:	922c      	str	r2, [sp, #176]	; 0xb0
  403b1a:	e886 0c00 	stmia.w	r6, {sl, fp}
  403b1e:	f300 841a 	bgt.w	404356 <_svfprintf_r+0xc1e>
  403b22:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  403b26:	3608      	adds	r6, #8
  403b28:	f1ba 0f00 	cmp.w	sl, #0
  403b2c:	d00f      	beq.n	403b4e <_svfprintf_r+0x416>
  403b2e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403b30:	f10c 0c01 	add.w	ip, ip, #1
  403b34:	3301      	adds	r3, #1
  403b36:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  403b3a:	2201      	movs	r2, #1
  403b3c:	2b07      	cmp	r3, #7
  403b3e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403b42:	932c      	str	r3, [sp, #176]	; 0xb0
  403b44:	e886 0006 	stmia.w	r6, {r1, r2}
  403b48:	f300 83a4 	bgt.w	404294 <_svfprintf_r+0xb5c>
  403b4c:	3608      	adds	r6, #8
  403b4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403b50:	b173      	cbz	r3, 403b70 <_svfprintf_r+0x438>
  403b52:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403b54:	f10c 0c02 	add.w	ip, ip, #2
  403b58:	3301      	adds	r3, #1
  403b5a:	a924      	add	r1, sp, #144	; 0x90
  403b5c:	2202      	movs	r2, #2
  403b5e:	2b07      	cmp	r3, #7
  403b60:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403b64:	932c      	str	r3, [sp, #176]	; 0xb0
  403b66:	e886 0006 	stmia.w	r6, {r1, r2}
  403b6a:	f300 8387 	bgt.w	40427c <_svfprintf_r+0xb44>
  403b6e:	3608      	adds	r6, #8
  403b70:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  403b72:	2d80      	cmp	r5, #128	; 0x80
  403b74:	f000 82ca 	beq.w	40410c <_svfprintf_r+0x9d4>
  403b78:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403b7a:	ebc4 0a05 	rsb	sl, r4, r5
  403b7e:	f1ba 0f00 	cmp.w	sl, #0
  403b82:	dd3b      	ble.n	403bfc <_svfprintf_r+0x4c4>
  403b84:	f1ba 0f10 	cmp.w	sl, #16
  403b88:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403b8a:	4d30      	ldr	r5, [pc, #192]	; (403c4c <_svfprintf_r+0x514>)
  403b8c:	dd2b      	ble.n	403be6 <_svfprintf_r+0x4ae>
  403b8e:	940a      	str	r4, [sp, #40]	; 0x28
  403b90:	4632      	mov	r2, r6
  403b92:	f04f 0b10 	mov.w	fp, #16
  403b96:	462e      	mov	r6, r5
  403b98:	4661      	mov	r1, ip
  403b9a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  403b9c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  403b9e:	e006      	b.n	403bae <_svfprintf_r+0x476>
  403ba0:	f1aa 0a10 	sub.w	sl, sl, #16
  403ba4:	f1ba 0f10 	cmp.w	sl, #16
  403ba8:	f102 0208 	add.w	r2, r2, #8
  403bac:	dd17      	ble.n	403bde <_svfprintf_r+0x4a6>
  403bae:	3301      	adds	r3, #1
  403bb0:	3110      	adds	r1, #16
  403bb2:	2b07      	cmp	r3, #7
  403bb4:	912d      	str	r1, [sp, #180]	; 0xb4
  403bb6:	932c      	str	r3, [sp, #176]	; 0xb0
  403bb8:	e882 0840 	stmia.w	r2, {r6, fp}
  403bbc:	ddf0      	ble.n	403ba0 <_svfprintf_r+0x468>
  403bbe:	4620      	mov	r0, r4
  403bc0:	4629      	mov	r1, r5
  403bc2:	aa2b      	add	r2, sp, #172	; 0xac
  403bc4:	f004 fd56 	bl	408674 <__ssprint_r>
  403bc8:	2800      	cmp	r0, #0
  403bca:	f47f aecd 	bne.w	403968 <_svfprintf_r+0x230>
  403bce:	f1aa 0a10 	sub.w	sl, sl, #16
  403bd2:	f1ba 0f10 	cmp.w	sl, #16
  403bd6:	992d      	ldr	r1, [sp, #180]	; 0xb4
  403bd8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403bda:	aa38      	add	r2, sp, #224	; 0xe0
  403bdc:	dce7      	bgt.n	403bae <_svfprintf_r+0x476>
  403bde:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403be0:	4635      	mov	r5, r6
  403be2:	468c      	mov	ip, r1
  403be4:	4616      	mov	r6, r2
  403be6:	3301      	adds	r3, #1
  403be8:	44d4      	add	ip, sl
  403bea:	2b07      	cmp	r3, #7
  403bec:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403bf0:	932c      	str	r3, [sp, #176]	; 0xb0
  403bf2:	e886 0420 	stmia.w	r6, {r5, sl}
  403bf6:	f300 8335 	bgt.w	404264 <_svfprintf_r+0xb2c>
  403bfa:	3608      	adds	r6, #8
  403bfc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403bfe:	05ed      	lsls	r5, r5, #23
  403c00:	f100 8224 	bmi.w	40404c <_svfprintf_r+0x914>
  403c04:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403c06:	44a4      	add	ip, r4
  403c08:	3301      	adds	r3, #1
  403c0a:	2b07      	cmp	r3, #7
  403c0c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403c10:	6037      	str	r7, [r6, #0]
  403c12:	6074      	str	r4, [r6, #4]
  403c14:	932c      	str	r3, [sp, #176]	; 0xb0
  403c16:	f300 830f 	bgt.w	404238 <_svfprintf_r+0xb00>
  403c1a:	3608      	adds	r6, #8
  403c1c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403c1e:	0763      	lsls	r3, r4, #29
  403c20:	d549      	bpl.n	403cb6 <_svfprintf_r+0x57e>
  403c22:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403c24:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403c26:	1a2c      	subs	r4, r5, r0
  403c28:	2c00      	cmp	r4, #0
  403c2a:	dd44      	ble.n	403cb6 <_svfprintf_r+0x57e>
  403c2c:	2c10      	cmp	r4, #16
  403c2e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403c30:	f8df a01c 	ldr.w	sl, [pc, #28]	; 403c50 <_svfprintf_r+0x518>
  403c34:	dd2b      	ble.n	403c8e <_svfprintf_r+0x556>
  403c36:	4657      	mov	r7, sl
  403c38:	2510      	movs	r5, #16
  403c3a:	4662      	mov	r2, ip
  403c3c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  403c40:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  403c44:	e00b      	b.n	403c5e <_svfprintf_r+0x526>
  403c46:	bf00      	nop
  403c48:	00409a8c 	.word	0x00409a8c
  403c4c:	00409a58 	.word	0x00409a58
  403c50:	00409aac 	.word	0x00409aac
  403c54:	3c10      	subs	r4, #16
  403c56:	2c10      	cmp	r4, #16
  403c58:	f106 0608 	add.w	r6, r6, #8
  403c5c:	dd15      	ble.n	403c8a <_svfprintf_r+0x552>
  403c5e:	3301      	adds	r3, #1
  403c60:	3210      	adds	r2, #16
  403c62:	2b07      	cmp	r3, #7
  403c64:	922d      	str	r2, [sp, #180]	; 0xb4
  403c66:	932c      	str	r3, [sp, #176]	; 0xb0
  403c68:	6037      	str	r7, [r6, #0]
  403c6a:	6075      	str	r5, [r6, #4]
  403c6c:	ddf2      	ble.n	403c54 <_svfprintf_r+0x51c>
  403c6e:	4650      	mov	r0, sl
  403c70:	4641      	mov	r1, r8
  403c72:	aa2b      	add	r2, sp, #172	; 0xac
  403c74:	f004 fcfe 	bl	408674 <__ssprint_r>
  403c78:	2800      	cmp	r0, #0
  403c7a:	f47f ae75 	bne.w	403968 <_svfprintf_r+0x230>
  403c7e:	3c10      	subs	r4, #16
  403c80:	2c10      	cmp	r4, #16
  403c82:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  403c84:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  403c86:	ae38      	add	r6, sp, #224	; 0xe0
  403c88:	dce9      	bgt.n	403c5e <_svfprintf_r+0x526>
  403c8a:	4694      	mov	ip, r2
  403c8c:	46ba      	mov	sl, r7
  403c8e:	3301      	adds	r3, #1
  403c90:	44a4      	add	ip, r4
  403c92:	2b07      	cmp	r3, #7
  403c94:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  403c98:	932c      	str	r3, [sp, #176]	; 0xb0
  403c9a:	f8c6 a000 	str.w	sl, [r6]
  403c9e:	6074      	str	r4, [r6, #4]
  403ca0:	dd09      	ble.n	403cb6 <_svfprintf_r+0x57e>
  403ca2:	980d      	ldr	r0, [sp, #52]	; 0x34
  403ca4:	990c      	ldr	r1, [sp, #48]	; 0x30
  403ca6:	aa2b      	add	r2, sp, #172	; 0xac
  403ca8:	f004 fce4 	bl	408674 <__ssprint_r>
  403cac:	2800      	cmp	r0, #0
  403cae:	f47f ae5b 	bne.w	403968 <_svfprintf_r+0x230>
  403cb2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  403cb6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403cb8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403cba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403cbc:	42a8      	cmp	r0, r5
  403cbe:	bfac      	ite	ge
  403cc0:	1824      	addge	r4, r4, r0
  403cc2:	1964      	addlt	r4, r4, r5
  403cc4:	940e      	str	r4, [sp, #56]	; 0x38
  403cc6:	f1bc 0f00 	cmp.w	ip, #0
  403cca:	f040 82c1 	bne.w	404250 <_svfprintf_r+0xb18>
  403cce:	2300      	movs	r3, #0
  403cd0:	932c      	str	r3, [sp, #176]	; 0xb0
  403cd2:	ae38      	add	r6, sp, #224	; 0xe0
  403cd4:	e556      	b.n	403784 <_svfprintf_r+0x4c>
  403cd6:	f899 8000 	ldrb.w	r8, [r9]
  403cda:	2a00      	cmp	r2, #0
  403cdc:	f47f ad88 	bne.w	4037f0 <_svfprintf_r+0xb8>
  403ce0:	2220      	movs	r2, #32
  403ce2:	e585      	b.n	4037f0 <_svfprintf_r+0xb8>
  403ce4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403ce6:	f045 0501 	orr.w	r5, r5, #1
  403cea:	9509      	str	r5, [sp, #36]	; 0x24
  403cec:	f899 8000 	ldrb.w	r8, [r9]
  403cf0:	e57e      	b.n	4037f0 <_svfprintf_r+0xb8>
  403cf2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403cf4:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  403cf8:	9509      	str	r5, [sp, #36]	; 0x24
  403cfa:	f899 8000 	ldrb.w	r8, [r9]
  403cfe:	e577      	b.n	4037f0 <_svfprintf_r+0xb8>
  403d00:	2400      	movs	r4, #0
  403d02:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  403d06:	940f      	str	r4, [sp, #60]	; 0x3c
  403d08:	4621      	mov	r1, r4
  403d0a:	f819 8b01 	ldrb.w	r8, [r9], #1
  403d0e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  403d12:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  403d16:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  403d1a:	2b09      	cmp	r3, #9
  403d1c:	d9f5      	bls.n	403d0a <_svfprintf_r+0x5d2>
  403d1e:	910f      	str	r1, [sp, #60]	; 0x3c
  403d20:	e568      	b.n	4037f4 <_svfprintf_r+0xbc>
  403d22:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403d26:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  403d2a:	f04c 0c10 	orr.w	ip, ip, #16
  403d2e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  403d32:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403d34:	06a5      	lsls	r5, r4, #26
  403d36:	f140 80b2 	bpl.w	403e9e <_svfprintf_r+0x766>
  403d3a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403d3c:	1de9      	adds	r1, r5, #7
  403d3e:	f021 0107 	bic.w	r1, r1, #7
  403d42:	e9d1 2300 	ldrd	r2, r3, [r1]
  403d46:	3108      	adds	r1, #8
  403d48:	9110      	str	r1, [sp, #64]	; 0x40
  403d4a:	4614      	mov	r4, r2
  403d4c:	461d      	mov	r5, r3
  403d4e:	2a00      	cmp	r2, #0
  403d50:	f173 0c00 	sbcs.w	ip, r3, #0
  403d54:	f2c0 8394 	blt.w	404480 <_svfprintf_r+0xd48>
  403d58:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  403d5c:	2301      	movs	r3, #1
  403d5e:	e659      	b.n	403a14 <_svfprintf_r+0x2dc>
  403d60:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403d62:	4cb6      	ldr	r4, [pc, #728]	; (40403c <_svfprintf_r+0x904>)
  403d64:	06af      	lsls	r7, r5, #26
  403d66:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  403d6a:	941a      	str	r4, [sp, #104]	; 0x68
  403d6c:	f53f ae2f 	bmi.w	4039ce <_svfprintf_r+0x296>
  403d70:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403d72:	06ed      	lsls	r5, r5, #27
  403d74:	f140 8443 	bpl.w	4045fe <_svfprintf_r+0xec6>
  403d78:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  403d7c:	2500      	movs	r5, #0
  403d7e:	f8dc 4000 	ldr.w	r4, [ip]
  403d82:	f10c 0c04 	add.w	ip, ip, #4
  403d86:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  403d8a:	e62b      	b.n	4039e4 <_svfprintf_r+0x2ac>
  403d8c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403d90:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  403d94:	f01c 0f20 	tst.w	ip, #32
  403d98:	f000 8440 	beq.w	40461c <_svfprintf_r+0xee4>
  403d9c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403d9e:	6821      	ldr	r1, [r4, #0]
  403da0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  403da2:	17e5      	asrs	r5, r4, #31
  403da4:	462b      	mov	r3, r5
  403da6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403da8:	4622      	mov	r2, r4
  403daa:	3504      	adds	r5, #4
  403dac:	9510      	str	r5, [sp, #64]	; 0x40
  403dae:	e9c1 2300 	strd	r2, r3, [r1]
  403db2:	e4e7      	b.n	403784 <_svfprintf_r+0x4c>
  403db4:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403db6:	f04f 0a00 	mov.w	sl, #0
  403dba:	6827      	ldr	r7, [r4, #0]
  403dbc:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  403dc0:	1d25      	adds	r5, r4, #4
  403dc2:	2f00      	cmp	r7, #0
  403dc4:	f000 85e9 	beq.w	40499a <_svfprintf_r+0x1262>
  403dc8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403dca:	4638      	mov	r0, r7
  403dcc:	2c00      	cmp	r4, #0
  403dce:	f2c0 859b 	blt.w	404908 <_svfprintf_r+0x11d0>
  403dd2:	4651      	mov	r1, sl
  403dd4:	4622      	mov	r2, r4
  403dd6:	f003 fd8d 	bl	4078f4 <memchr>
  403dda:	2800      	cmp	r0, #0
  403ddc:	f000 8613 	beq.w	404a06 <_svfprintf_r+0x12ce>
  403de0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403de2:	1bc0      	subs	r0, r0, r7
  403de4:	42a0      	cmp	r0, r4
  403de6:	bfb8      	it	lt
  403de8:	4604      	movlt	r4, r0
  403dea:	9510      	str	r5, [sp, #64]	; 0x40
  403dec:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  403df0:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  403df4:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  403df8:	950b      	str	r5, [sp, #44]	; 0x2c
  403dfa:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  403dfe:	e632      	b.n	403a66 <_svfprintf_r+0x32e>
  403e00:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403e04:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  403e08:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  403e0c:	f899 8000 	ldrb.w	r8, [r9]
  403e10:	e4ee      	b.n	4037f0 <_svfprintf_r+0xb8>
  403e12:	f899 8000 	ldrb.w	r8, [r9]
  403e16:	464b      	mov	r3, r9
  403e18:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  403e1c:	f000 847f 	beq.w	40471e <_svfprintf_r+0xfe6>
  403e20:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403e22:	f045 0510 	orr.w	r5, r5, #16
  403e26:	9509      	str	r5, [sp, #36]	; 0x24
  403e28:	e4e2      	b.n	4037f0 <_svfprintf_r+0xb8>
  403e2a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403e2c:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403e2e:	6824      	ldr	r4, [r4, #0]
  403e30:	1d2b      	adds	r3, r5, #4
  403e32:	2c00      	cmp	r4, #0
  403e34:	940f      	str	r4, [sp, #60]	; 0x3c
  403e36:	f6ff ad7d 	blt.w	403934 <_svfprintf_r+0x1fc>
  403e3a:	9310      	str	r3, [sp, #64]	; 0x40
  403e3c:	f899 8000 	ldrb.w	r8, [r9]
  403e40:	e4d6      	b.n	4037f0 <_svfprintf_r+0xb8>
  403e42:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403e44:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403e48:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403e4a:	487d      	ldr	r0, [pc, #500]	; (404040 <_svfprintf_r+0x908>)
  403e4c:	3504      	adds	r5, #4
  403e4e:	681c      	ldr	r4, [r3, #0]
  403e50:	f04f 0878 	mov.w	r8, #120	; 0x78
  403e54:	2330      	movs	r3, #48	; 0x30
  403e56:	f04c 0c02 	orr.w	ip, ip, #2
  403e5a:	9510      	str	r5, [sp, #64]	; 0x40
  403e5c:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  403e60:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  403e64:	2500      	movs	r5, #0
  403e66:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  403e6a:	901a      	str	r0, [sp, #104]	; 0x68
  403e6c:	2302      	movs	r3, #2
  403e6e:	e5cd      	b.n	403a0c <_svfprintf_r+0x2d4>
  403e70:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403e72:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403e74:	681a      	ldr	r2, [r3, #0]
  403e76:	2401      	movs	r4, #1
  403e78:	2300      	movs	r3, #0
  403e7a:	3504      	adds	r5, #4
  403e7c:	469a      	mov	sl, r3
  403e7e:	940b      	str	r4, [sp, #44]	; 0x2c
  403e80:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  403e84:	9510      	str	r5, [sp, #64]	; 0x40
  403e86:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  403e8a:	930a      	str	r3, [sp, #40]	; 0x28
  403e8c:	9314      	str	r3, [sp, #80]	; 0x50
  403e8e:	af2e      	add	r7, sp, #184	; 0xb8
  403e90:	e5ef      	b.n	403a72 <_svfprintf_r+0x33a>
  403e92:	9c09      	ldr	r4, [sp, #36]	; 0x24
  403e94:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  403e98:	06a5      	lsls	r5, r4, #26
  403e9a:	f53f af4e 	bmi.w	403d3a <_svfprintf_r+0x602>
  403e9e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403ea2:	f01c 0f10 	tst.w	ip, #16
  403ea6:	f040 82df 	bne.w	404468 <_svfprintf_r+0xd30>
  403eaa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403eae:	f01c 0f40 	tst.w	ip, #64	; 0x40
  403eb2:	f000 82d9 	beq.w	404468 <_svfprintf_r+0xd30>
  403eb6:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  403eba:	f9bc 4000 	ldrsh.w	r4, [ip]
  403ebe:	f10c 0c04 	add.w	ip, ip, #4
  403ec2:	17e5      	asrs	r5, r4, #31
  403ec4:	4622      	mov	r2, r4
  403ec6:	462b      	mov	r3, r5
  403ec8:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  403ecc:	e73f      	b.n	403d4e <_svfprintf_r+0x616>
  403ece:	f899 8000 	ldrb.w	r8, [r9]
  403ed2:	222b      	movs	r2, #43	; 0x2b
  403ed4:	e48c      	b.n	4037f0 <_svfprintf_r+0xb8>
  403ed6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403ed8:	f045 0508 	orr.w	r5, r5, #8
  403edc:	9509      	str	r5, [sp, #36]	; 0x24
  403ede:	f899 8000 	ldrb.w	r8, [r9]
  403ee2:	e485      	b.n	4037f0 <_svfprintf_r+0xb8>
  403ee4:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403ee6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  403eea:	1deb      	adds	r3, r5, #7
  403eec:	f023 0307 	bic.w	r3, r3, #7
  403ef0:	f103 0c08 	add.w	ip, r3, #8
  403ef4:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  403ef8:	e9d3 4500 	ldrd	r4, r5, [r3]
  403efc:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  403f00:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403f04:	f004 fb0a 	bl	40851c <__fpclassifyd>
  403f08:	2801      	cmp	r0, #1
  403f0a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  403f0e:	f040 835c 	bne.w	4045ca <_svfprintf_r+0xe92>
  403f12:	2200      	movs	r2, #0
  403f14:	2300      	movs	r3, #0
  403f16:	f004 fe57 	bl	408bc8 <__aeabi_dcmplt>
  403f1a:	2800      	cmp	r0, #0
  403f1c:	f040 8563 	bne.w	4049e6 <_svfprintf_r+0x12ae>
  403f20:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  403f24:	2503      	movs	r5, #3
  403f26:	950b      	str	r5, [sp, #44]	; 0x2c
  403f28:	9d09      	ldr	r5, [sp, #36]	; 0x24
  403f2a:	4f46      	ldr	r7, [pc, #280]	; (404044 <_svfprintf_r+0x90c>)
  403f2c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  403f30:	4b45      	ldr	r3, [pc, #276]	; (404048 <_svfprintf_r+0x910>)
  403f32:	2400      	movs	r4, #0
  403f34:	9509      	str	r5, [sp, #36]	; 0x24
  403f36:	2500      	movs	r5, #0
  403f38:	940a      	str	r4, [sp, #40]	; 0x28
  403f3a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  403f3e:	bfd8      	it	le
  403f40:	461f      	movle	r7, r3
  403f42:	2403      	movs	r4, #3
  403f44:	9514      	str	r5, [sp, #80]	; 0x50
  403f46:	e58e      	b.n	403a66 <_svfprintf_r+0x32e>
  403f48:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  403f4c:	f04c 0c20 	orr.w	ip, ip, #32
  403f50:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  403f54:	f899 8000 	ldrb.w	r8, [r9]
  403f58:	e44a      	b.n	4037f0 <_svfprintf_r+0xb8>
  403f5a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  403f5c:	1de3      	adds	r3, r4, #7
  403f5e:	f023 0307 	bic.w	r3, r3, #7
  403f62:	f103 0508 	add.w	r5, r3, #8
  403f66:	9510      	str	r5, [sp, #64]	; 0x40
  403f68:	e9d3 4500 	ldrd	r4, r5, [r3]
  403f6c:	2300      	movs	r3, #0
  403f6e:	e54d      	b.n	403a0c <_svfprintf_r+0x2d4>
  403f70:	9d10      	ldr	r5, [sp, #64]	; 0x40
  403f72:	1deb      	adds	r3, r5, #7
  403f74:	f023 0307 	bic.w	r3, r3, #7
  403f78:	f103 0c08 	add.w	ip, r3, #8
  403f7c:	e9d3 4500 	ldrd	r4, r5, [r3]
  403f80:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  403f84:	2301      	movs	r3, #1
  403f86:	e541      	b.n	403a0c <_svfprintf_r+0x2d4>
  403f88:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  403f8c:	f1b8 0f00 	cmp.w	r8, #0
  403f90:	f43f ace3 	beq.w	40395a <_svfprintf_r+0x222>
  403f94:	2300      	movs	r3, #0
  403f96:	f04f 0c01 	mov.w	ip, #1
  403f9a:	469a      	mov	sl, r3
  403f9c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  403fa0:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  403fa4:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  403fa8:	930a      	str	r3, [sp, #40]	; 0x28
  403faa:	9314      	str	r3, [sp, #80]	; 0x50
  403fac:	4664      	mov	r4, ip
  403fae:	af2e      	add	r7, sp, #184	; 0xb8
  403fb0:	e55f      	b.n	403a72 <_svfprintf_r+0x33a>
  403fb2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  403fb6:	e5b7      	b.n	403b28 <_svfprintf_r+0x3f0>
  403fb8:	2b01      	cmp	r3, #1
  403fba:	f000 80ec 	beq.w	404196 <_svfprintf_r+0xa5e>
  403fbe:	2b02      	cmp	r3, #2
  403fc0:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  403fc4:	d118      	bne.n	403ff8 <_svfprintf_r+0x8c0>
  403fc6:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  403fca:	4619      	mov	r1, r3
  403fcc:	f004 000f 	and.w	r0, r4, #15
  403fd0:	0922      	lsrs	r2, r4, #4
  403fd2:	f81c 0000 	ldrb.w	r0, [ip, r0]
  403fd6:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  403fda:	092b      	lsrs	r3, r5, #4
  403fdc:	7008      	strb	r0, [r1, #0]
  403fde:	ea52 0003 	orrs.w	r0, r2, r3
  403fe2:	460f      	mov	r7, r1
  403fe4:	4614      	mov	r4, r2
  403fe6:	461d      	mov	r5, r3
  403fe8:	f101 31ff 	add.w	r1, r1, #4294967295
  403fec:	d1ee      	bne.n	403fcc <_svfprintf_r+0x894>
  403fee:	9d08      	ldr	r5, [sp, #32]
  403ff0:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  403ff4:	1bec      	subs	r4, r5, r7
  403ff6:	e52d      	b.n	403a54 <_svfprintf_r+0x31c>
  403ff8:	08e0      	lsrs	r0, r4, #3
  403ffa:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  403ffe:	f004 0207 	and.w	r2, r4, #7
  404002:	08e9      	lsrs	r1, r5, #3
  404004:	3230      	adds	r2, #48	; 0x30
  404006:	ea50 0c01 	orrs.w	ip, r0, r1
  40400a:	461f      	mov	r7, r3
  40400c:	701a      	strb	r2, [r3, #0]
  40400e:	4604      	mov	r4, r0
  404010:	460d      	mov	r5, r1
  404012:	f103 33ff 	add.w	r3, r3, #4294967295
  404016:	d1ef      	bne.n	403ff8 <_svfprintf_r+0x8c0>
  404018:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40401a:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  40401e:	07e0      	lsls	r0, r4, #31
  404020:	4639      	mov	r1, r7
  404022:	f140 80c1 	bpl.w	4041a8 <_svfprintf_r+0xa70>
  404026:	2a30      	cmp	r2, #48	; 0x30
  404028:	f000 80be 	beq.w	4041a8 <_svfprintf_r+0xa70>
  40402c:	9d08      	ldr	r5, [sp, #32]
  40402e:	461f      	mov	r7, r3
  404030:	2330      	movs	r3, #48	; 0x30
  404032:	1bec      	subs	r4, r5, r7
  404034:	f801 3c01 	strb.w	r3, [r1, #-1]
  404038:	e50c      	b.n	403a54 <_svfprintf_r+0x31c>
  40403a:	bf00      	nop
  40403c:	00409a78 	.word	0x00409a78
  404040:	00409a8c 	.word	0x00409a8c
  404044:	00409a6c 	.word	0x00409a6c
  404048:	00409a68 	.word	0x00409a68
  40404c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  404050:	f340 80ad 	ble.w	4041ae <_svfprintf_r+0xa76>
  404054:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404058:	2200      	movs	r2, #0
  40405a:	2300      	movs	r3, #0
  40405c:	f8cd c01c 	str.w	ip, [sp, #28]
  404060:	f004 fda8 	bl	408bb4 <__aeabi_dcmpeq>
  404064:	f8dd c01c 	ldr.w	ip, [sp, #28]
  404068:	2800      	cmp	r0, #0
  40406a:	f000 8126 	beq.w	4042ba <_svfprintf_r+0xb82>
  40406e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404070:	49aa      	ldr	r1, [pc, #680]	; (40431c <_svfprintf_r+0xbe4>)
  404072:	3301      	adds	r3, #1
  404074:	f10c 0c01 	add.w	ip, ip, #1
  404078:	2201      	movs	r2, #1
  40407a:	2b07      	cmp	r3, #7
  40407c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404080:	932c      	str	r3, [sp, #176]	; 0xb0
  404082:	e886 0006 	stmia.w	r6, {r1, r2}
  404086:	f300 82ed 	bgt.w	404664 <_svfprintf_r+0xf2c>
  40408a:	3608      	adds	r6, #8
  40408c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40408e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  404090:	42a3      	cmp	r3, r4
  404092:	db03      	blt.n	40409c <_svfprintf_r+0x964>
  404094:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404096:	07ec      	lsls	r4, r5, #31
  404098:	f57f adc0 	bpl.w	403c1c <_svfprintf_r+0x4e4>
  40409c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40409e:	9c18      	ldr	r4, [sp, #96]	; 0x60
  4040a0:	3301      	adds	r3, #1
  4040a2:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4040a4:	44a4      	add	ip, r4
  4040a6:	2b07      	cmp	r3, #7
  4040a8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4040ac:	6035      	str	r5, [r6, #0]
  4040ae:	6074      	str	r4, [r6, #4]
  4040b0:	932c      	str	r3, [sp, #176]	; 0xb0
  4040b2:	f300 833e 	bgt.w	404732 <_svfprintf_r+0xffa>
  4040b6:	3608      	adds	r6, #8
  4040b8:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4040ba:	1e6c      	subs	r4, r5, #1
  4040bc:	2c00      	cmp	r4, #0
  4040be:	f77f adad 	ble.w	403c1c <_svfprintf_r+0x4e4>
  4040c2:	2c10      	cmp	r4, #16
  4040c4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4040c6:	4d96      	ldr	r5, [pc, #600]	; (404320 <_svfprintf_r+0xbe8>)
  4040c8:	f340 8197 	ble.w	4043fa <_svfprintf_r+0xcc2>
  4040cc:	2710      	movs	r7, #16
  4040ce:	4662      	mov	r2, ip
  4040d0:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4040d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  4040d8:	e004      	b.n	4040e4 <_svfprintf_r+0x9ac>
  4040da:	3608      	adds	r6, #8
  4040dc:	3c10      	subs	r4, #16
  4040de:	2c10      	cmp	r4, #16
  4040e0:	f340 818a 	ble.w	4043f8 <_svfprintf_r+0xcc0>
  4040e4:	3301      	adds	r3, #1
  4040e6:	3210      	adds	r2, #16
  4040e8:	2b07      	cmp	r3, #7
  4040ea:	922d      	str	r2, [sp, #180]	; 0xb4
  4040ec:	932c      	str	r3, [sp, #176]	; 0xb0
  4040ee:	e886 00a0 	stmia.w	r6, {r5, r7}
  4040f2:	ddf2      	ble.n	4040da <_svfprintf_r+0x9a2>
  4040f4:	4640      	mov	r0, r8
  4040f6:	4651      	mov	r1, sl
  4040f8:	aa2b      	add	r2, sp, #172	; 0xac
  4040fa:	f004 fabb 	bl	408674 <__ssprint_r>
  4040fe:	2800      	cmp	r0, #0
  404100:	f47f ac32 	bne.w	403968 <_svfprintf_r+0x230>
  404104:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  404106:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404108:	ae38      	add	r6, sp, #224	; 0xe0
  40410a:	e7e7      	b.n	4040dc <_svfprintf_r+0x9a4>
  40410c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40410e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404110:	ebc0 0a05 	rsb	sl, r0, r5
  404114:	f1ba 0f00 	cmp.w	sl, #0
  404118:	f77f ad2e 	ble.w	403b78 <_svfprintf_r+0x440>
  40411c:	f1ba 0f10 	cmp.w	sl, #16
  404120:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404122:	4d7f      	ldr	r5, [pc, #508]	; (404320 <_svfprintf_r+0xbe8>)
  404124:	dd2b      	ble.n	40417e <_svfprintf_r+0xa46>
  404126:	9412      	str	r4, [sp, #72]	; 0x48
  404128:	4632      	mov	r2, r6
  40412a:	f04f 0b10 	mov.w	fp, #16
  40412e:	462e      	mov	r6, r5
  404130:	4661      	mov	r1, ip
  404132:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  404134:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  404136:	e006      	b.n	404146 <_svfprintf_r+0xa0e>
  404138:	f1aa 0a10 	sub.w	sl, sl, #16
  40413c:	f1ba 0f10 	cmp.w	sl, #16
  404140:	f102 0208 	add.w	r2, r2, #8
  404144:	dd17      	ble.n	404176 <_svfprintf_r+0xa3e>
  404146:	3301      	adds	r3, #1
  404148:	3110      	adds	r1, #16
  40414a:	2b07      	cmp	r3, #7
  40414c:	912d      	str	r1, [sp, #180]	; 0xb4
  40414e:	932c      	str	r3, [sp, #176]	; 0xb0
  404150:	e882 0840 	stmia.w	r2, {r6, fp}
  404154:	ddf0      	ble.n	404138 <_svfprintf_r+0xa00>
  404156:	4620      	mov	r0, r4
  404158:	4629      	mov	r1, r5
  40415a:	aa2b      	add	r2, sp, #172	; 0xac
  40415c:	f004 fa8a 	bl	408674 <__ssprint_r>
  404160:	2800      	cmp	r0, #0
  404162:	f47f ac01 	bne.w	403968 <_svfprintf_r+0x230>
  404166:	f1aa 0a10 	sub.w	sl, sl, #16
  40416a:	f1ba 0f10 	cmp.w	sl, #16
  40416e:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404170:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404172:	aa38      	add	r2, sp, #224	; 0xe0
  404174:	dce7      	bgt.n	404146 <_svfprintf_r+0xa0e>
  404176:	9c12      	ldr	r4, [sp, #72]	; 0x48
  404178:	4635      	mov	r5, r6
  40417a:	468c      	mov	ip, r1
  40417c:	4616      	mov	r6, r2
  40417e:	3301      	adds	r3, #1
  404180:	44d4      	add	ip, sl
  404182:	2b07      	cmp	r3, #7
  404184:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404188:	932c      	str	r3, [sp, #176]	; 0xb0
  40418a:	e886 0420 	stmia.w	r6, {r5, sl}
  40418e:	f300 820f 	bgt.w	4045b0 <_svfprintf_r+0xe78>
  404192:	3608      	adds	r6, #8
  404194:	e4f0      	b.n	403b78 <_svfprintf_r+0x440>
  404196:	2d00      	cmp	r5, #0
  404198:	bf08      	it	eq
  40419a:	2c0a      	cmpeq	r4, #10
  40419c:	f080 8138 	bcs.w	404410 <_svfprintf_r+0xcd8>
  4041a0:	3430      	adds	r4, #48	; 0x30
  4041a2:	af48      	add	r7, sp, #288	; 0x120
  4041a4:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4041a8:	9d08      	ldr	r5, [sp, #32]
  4041aa:	1bec      	subs	r4, r5, r7
  4041ac:	e452      	b.n	403a54 <_svfprintf_r+0x31c>
  4041ae:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4041b0:	2c01      	cmp	r4, #1
  4041b2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4041b4:	f340 81d2 	ble.w	40455c <_svfprintf_r+0xe24>
  4041b8:	3401      	adds	r4, #1
  4041ba:	f10c 0301 	add.w	r3, ip, #1
  4041be:	2201      	movs	r2, #1
  4041c0:	2c07      	cmp	r4, #7
  4041c2:	932d      	str	r3, [sp, #180]	; 0xb4
  4041c4:	6037      	str	r7, [r6, #0]
  4041c6:	942c      	str	r4, [sp, #176]	; 0xb0
  4041c8:	6072      	str	r2, [r6, #4]
  4041ca:	f300 81d8 	bgt.w	40457e <_svfprintf_r+0xe46>
  4041ce:	3608      	adds	r6, #8
  4041d0:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4041d2:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  4041d6:	3401      	adds	r4, #1
  4041d8:	6035      	str	r5, [r6, #0]
  4041da:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4041dc:	4498      	add	r8, r3
  4041de:	2c07      	cmp	r4, #7
  4041e0:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4041e4:	942c      	str	r4, [sp, #176]	; 0xb0
  4041e6:	6075      	str	r5, [r6, #4]
  4041e8:	f300 81d5 	bgt.w	404596 <_svfprintf_r+0xe5e>
  4041ec:	3608      	adds	r6, #8
  4041ee:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4041f2:	2200      	movs	r2, #0
  4041f4:	2300      	movs	r3, #0
  4041f6:	f004 fcdd 	bl	408bb4 <__aeabi_dcmpeq>
  4041fa:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4041fc:	2800      	cmp	r0, #0
  4041fe:	f040 80b9 	bne.w	404374 <_svfprintf_r+0xc3c>
  404202:	1e6b      	subs	r3, r5, #1
  404204:	3401      	adds	r4, #1
  404206:	3701      	adds	r7, #1
  404208:	4498      	add	r8, r3
  40420a:	2c07      	cmp	r4, #7
  40420c:	942c      	str	r4, [sp, #176]	; 0xb0
  40420e:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  404212:	6037      	str	r7, [r6, #0]
  404214:	6073      	str	r3, [r6, #4]
  404216:	f300 80e2 	bgt.w	4043de <_svfprintf_r+0xca6>
  40421a:	3608      	adds	r6, #8
  40421c:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  404220:	3401      	adds	r4, #1
  404222:	9d19      	ldr	r5, [sp, #100]	; 0x64
  404224:	44c4      	add	ip, r8
  404226:	ab27      	add	r3, sp, #156	; 0x9c
  404228:	2c07      	cmp	r4, #7
  40422a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40422e:	942c      	str	r4, [sp, #176]	; 0xb0
  404230:	e886 0028 	stmia.w	r6, {r3, r5}
  404234:	f77f acf1 	ble.w	403c1a <_svfprintf_r+0x4e2>
  404238:	980d      	ldr	r0, [sp, #52]	; 0x34
  40423a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40423c:	aa2b      	add	r2, sp, #172	; 0xac
  40423e:	f004 fa19 	bl	408674 <__ssprint_r>
  404242:	2800      	cmp	r0, #0
  404244:	f47f ab90 	bne.w	403968 <_svfprintf_r+0x230>
  404248:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40424c:	ae38      	add	r6, sp, #224	; 0xe0
  40424e:	e4e5      	b.n	403c1c <_svfprintf_r+0x4e4>
  404250:	980d      	ldr	r0, [sp, #52]	; 0x34
  404252:	990c      	ldr	r1, [sp, #48]	; 0x30
  404254:	aa2b      	add	r2, sp, #172	; 0xac
  404256:	f004 fa0d 	bl	408674 <__ssprint_r>
  40425a:	2800      	cmp	r0, #0
  40425c:	f43f ad37 	beq.w	403cce <_svfprintf_r+0x596>
  404260:	f7ff bb82 	b.w	403968 <_svfprintf_r+0x230>
  404264:	980d      	ldr	r0, [sp, #52]	; 0x34
  404266:	990c      	ldr	r1, [sp, #48]	; 0x30
  404268:	aa2b      	add	r2, sp, #172	; 0xac
  40426a:	f004 fa03 	bl	408674 <__ssprint_r>
  40426e:	2800      	cmp	r0, #0
  404270:	f47f ab7a 	bne.w	403968 <_svfprintf_r+0x230>
  404274:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404278:	ae38      	add	r6, sp, #224	; 0xe0
  40427a:	e4bf      	b.n	403bfc <_svfprintf_r+0x4c4>
  40427c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40427e:	990c      	ldr	r1, [sp, #48]	; 0x30
  404280:	aa2b      	add	r2, sp, #172	; 0xac
  404282:	f004 f9f7 	bl	408674 <__ssprint_r>
  404286:	2800      	cmp	r0, #0
  404288:	f47f ab6e 	bne.w	403968 <_svfprintf_r+0x230>
  40428c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404290:	ae38      	add	r6, sp, #224	; 0xe0
  404292:	e46d      	b.n	403b70 <_svfprintf_r+0x438>
  404294:	980d      	ldr	r0, [sp, #52]	; 0x34
  404296:	990c      	ldr	r1, [sp, #48]	; 0x30
  404298:	aa2b      	add	r2, sp, #172	; 0xac
  40429a:	f004 f9eb 	bl	408674 <__ssprint_r>
  40429e:	2800      	cmp	r0, #0
  4042a0:	f47f ab62 	bne.w	403968 <_svfprintf_r+0x230>
  4042a4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4042a8:	ae38      	add	r6, sp, #224	; 0xe0
  4042aa:	e450      	b.n	403b4e <_svfprintf_r+0x416>
  4042ac:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4042ae:	af38      	add	r7, sp, #224	; 0xe0
  4042b0:	f7ff bbd0 	b.w	403a54 <_svfprintf_r+0x31c>
  4042b4:	2302      	movs	r3, #2
  4042b6:	f7ff bba9 	b.w	403a0c <_svfprintf_r+0x2d4>
  4042ba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4042bc:	2b00      	cmp	r3, #0
  4042be:	f340 81dd 	ble.w	40467c <_svfprintf_r+0xf44>
  4042c2:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4042c4:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4042c6:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  4042ca:	42ac      	cmp	r4, r5
  4042cc:	bfa8      	it	ge
  4042ce:	462c      	movge	r4, r5
  4042d0:	2c00      	cmp	r4, #0
  4042d2:	44ba      	add	sl, r7
  4042d4:	dd0b      	ble.n	4042ee <_svfprintf_r+0xbb6>
  4042d6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4042d8:	44a4      	add	ip, r4
  4042da:	3301      	adds	r3, #1
  4042dc:	2b07      	cmp	r3, #7
  4042de:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4042e2:	6037      	str	r7, [r6, #0]
  4042e4:	6074      	str	r4, [r6, #4]
  4042e6:	932c      	str	r3, [sp, #176]	; 0xb0
  4042e8:	f300 831e 	bgt.w	404928 <_svfprintf_r+0x11f0>
  4042ec:	3608      	adds	r6, #8
  4042ee:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4042f0:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  4042f4:	1b2c      	subs	r4, r5, r4
  4042f6:	2c00      	cmp	r4, #0
  4042f8:	f340 80d7 	ble.w	4044aa <_svfprintf_r+0xd72>
  4042fc:	2c10      	cmp	r4, #16
  4042fe:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404300:	4d07      	ldr	r5, [pc, #28]	; (404320 <_svfprintf_r+0xbe8>)
  404302:	f340 81a3 	ble.w	40464c <_svfprintf_r+0xf14>
  404306:	970a      	str	r7, [sp, #40]	; 0x28
  404308:	f04f 0810 	mov.w	r8, #16
  40430c:	462f      	mov	r7, r5
  40430e:	4662      	mov	r2, ip
  404310:	4625      	mov	r5, r4
  404312:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  404316:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404318:	e009      	b.n	40432e <_svfprintf_r+0xbf6>
  40431a:	bf00      	nop
  40431c:	00409aa8 	.word	0x00409aa8
  404320:	00409a58 	.word	0x00409a58
  404324:	3608      	adds	r6, #8
  404326:	3d10      	subs	r5, #16
  404328:	2d10      	cmp	r5, #16
  40432a:	f340 818b 	ble.w	404644 <_svfprintf_r+0xf0c>
  40432e:	3301      	adds	r3, #1
  404330:	3210      	adds	r2, #16
  404332:	2b07      	cmp	r3, #7
  404334:	922d      	str	r2, [sp, #180]	; 0xb4
  404336:	932c      	str	r3, [sp, #176]	; 0xb0
  404338:	e886 0180 	stmia.w	r6, {r7, r8}
  40433c:	ddf2      	ble.n	404324 <_svfprintf_r+0xbec>
  40433e:	4658      	mov	r0, fp
  404340:	4621      	mov	r1, r4
  404342:	aa2b      	add	r2, sp, #172	; 0xac
  404344:	f004 f996 	bl	408674 <__ssprint_r>
  404348:	2800      	cmp	r0, #0
  40434a:	f47f ab0d 	bne.w	403968 <_svfprintf_r+0x230>
  40434e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  404350:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404352:	ae38      	add	r6, sp, #224	; 0xe0
  404354:	e7e7      	b.n	404326 <_svfprintf_r+0xbee>
  404356:	980d      	ldr	r0, [sp, #52]	; 0x34
  404358:	990c      	ldr	r1, [sp, #48]	; 0x30
  40435a:	aa2b      	add	r2, sp, #172	; 0xac
  40435c:	f004 f98a 	bl	408674 <__ssprint_r>
  404360:	2800      	cmp	r0, #0
  404362:	f47f ab01 	bne.w	403968 <_svfprintf_r+0x230>
  404366:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40436a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40436e:	ae38      	add	r6, sp, #224	; 0xe0
  404370:	f7ff bbda 	b.w	403b28 <_svfprintf_r+0x3f0>
  404374:	1e6f      	subs	r7, r5, #1
  404376:	2f00      	cmp	r7, #0
  404378:	f77f af50 	ble.w	40421c <_svfprintf_r+0xae4>
  40437c:	2f10      	cmp	r7, #16
  40437e:	4dae      	ldr	r5, [pc, #696]	; (404638 <_svfprintf_r+0xf00>)
  404380:	dd23      	ble.n	4043ca <_svfprintf_r+0xc92>
  404382:	4643      	mov	r3, r8
  404384:	f04f 0a10 	mov.w	sl, #16
  404388:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40438c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404390:	e004      	b.n	40439c <_svfprintf_r+0xc64>
  404392:	3f10      	subs	r7, #16
  404394:	2f10      	cmp	r7, #16
  404396:	f106 0608 	add.w	r6, r6, #8
  40439a:	dd15      	ble.n	4043c8 <_svfprintf_r+0xc90>
  40439c:	3401      	adds	r4, #1
  40439e:	3310      	adds	r3, #16
  4043a0:	2c07      	cmp	r4, #7
  4043a2:	932d      	str	r3, [sp, #180]	; 0xb4
  4043a4:	942c      	str	r4, [sp, #176]	; 0xb0
  4043a6:	e886 0420 	stmia.w	r6, {r5, sl}
  4043aa:	ddf2      	ble.n	404392 <_svfprintf_r+0xc5a>
  4043ac:	4640      	mov	r0, r8
  4043ae:	4659      	mov	r1, fp
  4043b0:	aa2b      	add	r2, sp, #172	; 0xac
  4043b2:	f004 f95f 	bl	408674 <__ssprint_r>
  4043b6:	2800      	cmp	r0, #0
  4043b8:	f47f aad6 	bne.w	403968 <_svfprintf_r+0x230>
  4043bc:	3f10      	subs	r7, #16
  4043be:	2f10      	cmp	r7, #16
  4043c0:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4043c2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4043c4:	ae38      	add	r6, sp, #224	; 0xe0
  4043c6:	dce9      	bgt.n	40439c <_svfprintf_r+0xc64>
  4043c8:	4698      	mov	r8, r3
  4043ca:	3401      	adds	r4, #1
  4043cc:	44b8      	add	r8, r7
  4043ce:	2c07      	cmp	r4, #7
  4043d0:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4043d4:	942c      	str	r4, [sp, #176]	; 0xb0
  4043d6:	e886 00a0 	stmia.w	r6, {r5, r7}
  4043da:	f77f af1e 	ble.w	40421a <_svfprintf_r+0xae2>
  4043de:	980d      	ldr	r0, [sp, #52]	; 0x34
  4043e0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4043e2:	aa2b      	add	r2, sp, #172	; 0xac
  4043e4:	f004 f946 	bl	408674 <__ssprint_r>
  4043e8:	2800      	cmp	r0, #0
  4043ea:	f47f aabd 	bne.w	403968 <_svfprintf_r+0x230>
  4043ee:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  4043f2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4043f4:	ae38      	add	r6, sp, #224	; 0xe0
  4043f6:	e711      	b.n	40421c <_svfprintf_r+0xae4>
  4043f8:	4694      	mov	ip, r2
  4043fa:	3301      	adds	r3, #1
  4043fc:	44a4      	add	ip, r4
  4043fe:	2b07      	cmp	r3, #7
  404400:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404404:	932c      	str	r3, [sp, #176]	; 0xb0
  404406:	6035      	str	r5, [r6, #0]
  404408:	6074      	str	r4, [r6, #4]
  40440a:	f77f ac06 	ble.w	403c1a <_svfprintf_r+0x4e2>
  40440e:	e713      	b.n	404238 <_svfprintf_r+0xb00>
  404410:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  404414:	4620      	mov	r0, r4
  404416:	4629      	mov	r1, r5
  404418:	220a      	movs	r2, #10
  40441a:	2300      	movs	r3, #0
  40441c:	f004 fc24 	bl	408c68 <__aeabi_uldivmod>
  404420:	3230      	adds	r2, #48	; 0x30
  404422:	f88b 2000 	strb.w	r2, [fp]
  404426:	4620      	mov	r0, r4
  404428:	4629      	mov	r1, r5
  40442a:	220a      	movs	r2, #10
  40442c:	2300      	movs	r3, #0
  40442e:	f004 fc1b 	bl	408c68 <__aeabi_uldivmod>
  404432:	4604      	mov	r4, r0
  404434:	460d      	mov	r5, r1
  404436:	ea54 0c05 	orrs.w	ip, r4, r5
  40443a:	465f      	mov	r7, fp
  40443c:	f10b 3bff 	add.w	fp, fp, #4294967295
  404440:	d1e8      	bne.n	404414 <_svfprintf_r+0xcdc>
  404442:	9d08      	ldr	r5, [sp, #32]
  404444:	1bec      	subs	r4, r5, r7
  404446:	f7ff bb05 	b.w	403a54 <_svfprintf_r+0x31c>
  40444a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40444c:	2301      	movs	r3, #1
  40444e:	682c      	ldr	r4, [r5, #0]
  404450:	3504      	adds	r5, #4
  404452:	9510      	str	r5, [sp, #64]	; 0x40
  404454:	2500      	movs	r5, #0
  404456:	f7ff bad9 	b.w	403a0c <_svfprintf_r+0x2d4>
  40445a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40445c:	682c      	ldr	r4, [r5, #0]
  40445e:	3504      	adds	r5, #4
  404460:	9510      	str	r5, [sp, #64]	; 0x40
  404462:	2500      	movs	r5, #0
  404464:	f7ff bad2 	b.w	403a0c <_svfprintf_r+0x2d4>
  404468:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40446a:	682c      	ldr	r4, [r5, #0]
  40446c:	3504      	adds	r5, #4
  40446e:	9510      	str	r5, [sp, #64]	; 0x40
  404470:	17e5      	asrs	r5, r4, #31
  404472:	4622      	mov	r2, r4
  404474:	462b      	mov	r3, r5
  404476:	2a00      	cmp	r2, #0
  404478:	f173 0c00 	sbcs.w	ip, r3, #0
  40447c:	f6bf ac6c 	bge.w	403d58 <_svfprintf_r+0x620>
  404480:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  404484:	4264      	negs	r4, r4
  404486:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40448a:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40448e:	2301      	movs	r3, #1
  404490:	f7ff bac0 	b.w	403a14 <_svfprintf_r+0x2dc>
  404494:	980d      	ldr	r0, [sp, #52]	; 0x34
  404496:	990c      	ldr	r1, [sp, #48]	; 0x30
  404498:	aa2b      	add	r2, sp, #172	; 0xac
  40449a:	f004 f8eb 	bl	408674 <__ssprint_r>
  40449e:	2800      	cmp	r0, #0
  4044a0:	f47f aa62 	bne.w	403968 <_svfprintf_r+0x230>
  4044a4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4044a8:	ae38      	add	r6, sp, #224	; 0xe0
  4044aa:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4044ac:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4044ae:	442f      	add	r7, r5
  4044b0:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4044b2:	42ac      	cmp	r4, r5
  4044b4:	db42      	blt.n	40453c <_svfprintf_r+0xe04>
  4044b6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4044b8:	07e9      	lsls	r1, r5, #31
  4044ba:	d43f      	bmi.n	40453c <_svfprintf_r+0xe04>
  4044bc:	9811      	ldr	r0, [sp, #68]	; 0x44
  4044be:	ebc7 050a 	rsb	r5, r7, sl
  4044c2:	1b04      	subs	r4, r0, r4
  4044c4:	42ac      	cmp	r4, r5
  4044c6:	bfb8      	it	lt
  4044c8:	4625      	movlt	r5, r4
  4044ca:	2d00      	cmp	r5, #0
  4044cc:	dd0b      	ble.n	4044e6 <_svfprintf_r+0xdae>
  4044ce:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4044d0:	44ac      	add	ip, r5
  4044d2:	3301      	adds	r3, #1
  4044d4:	2b07      	cmp	r3, #7
  4044d6:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4044da:	6037      	str	r7, [r6, #0]
  4044dc:	6075      	str	r5, [r6, #4]
  4044de:	932c      	str	r3, [sp, #176]	; 0xb0
  4044e0:	f300 824c 	bgt.w	40497c <_svfprintf_r+0x1244>
  4044e4:	3608      	adds	r6, #8
  4044e6:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  4044ea:	1b64      	subs	r4, r4, r5
  4044ec:	2c00      	cmp	r4, #0
  4044ee:	f77f ab95 	ble.w	403c1c <_svfprintf_r+0x4e4>
  4044f2:	2c10      	cmp	r4, #16
  4044f4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4044f6:	4d50      	ldr	r5, [pc, #320]	; (404638 <_svfprintf_r+0xf00>)
  4044f8:	f77f af7f 	ble.w	4043fa <_svfprintf_r+0xcc2>
  4044fc:	2710      	movs	r7, #16
  4044fe:	4662      	mov	r2, ip
  404500:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  404504:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  404508:	e004      	b.n	404514 <_svfprintf_r+0xddc>
  40450a:	3608      	adds	r6, #8
  40450c:	3c10      	subs	r4, #16
  40450e:	2c10      	cmp	r4, #16
  404510:	f77f af72 	ble.w	4043f8 <_svfprintf_r+0xcc0>
  404514:	3301      	adds	r3, #1
  404516:	3210      	adds	r2, #16
  404518:	2b07      	cmp	r3, #7
  40451a:	922d      	str	r2, [sp, #180]	; 0xb4
  40451c:	932c      	str	r3, [sp, #176]	; 0xb0
  40451e:	e886 00a0 	stmia.w	r6, {r5, r7}
  404522:	ddf2      	ble.n	40450a <_svfprintf_r+0xdd2>
  404524:	4640      	mov	r0, r8
  404526:	4651      	mov	r1, sl
  404528:	aa2b      	add	r2, sp, #172	; 0xac
  40452a:	f004 f8a3 	bl	408674 <__ssprint_r>
  40452e:	2800      	cmp	r0, #0
  404530:	f47f aa1a 	bne.w	403968 <_svfprintf_r+0x230>
  404534:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  404536:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404538:	ae38      	add	r6, sp, #224	; 0xe0
  40453a:	e7e7      	b.n	40450c <_svfprintf_r+0xdd4>
  40453c:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40453e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404540:	44ac      	add	ip, r5
  404542:	9d15      	ldr	r5, [sp, #84]	; 0x54
  404544:	3301      	adds	r3, #1
  404546:	6035      	str	r5, [r6, #0]
  404548:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40454a:	2b07      	cmp	r3, #7
  40454c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404550:	6075      	str	r5, [r6, #4]
  404552:	932c      	str	r3, [sp, #176]	; 0xb0
  404554:	f300 81f4 	bgt.w	404940 <_svfprintf_r+0x1208>
  404558:	3608      	adds	r6, #8
  40455a:	e7af      	b.n	4044bc <_svfprintf_r+0xd84>
  40455c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40455e:	07ea      	lsls	r2, r5, #31
  404560:	f53f ae2a 	bmi.w	4041b8 <_svfprintf_r+0xa80>
  404564:	3401      	adds	r4, #1
  404566:	f10c 0801 	add.w	r8, ip, #1
  40456a:	2301      	movs	r3, #1
  40456c:	2c07      	cmp	r4, #7
  40456e:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  404572:	942c      	str	r4, [sp, #176]	; 0xb0
  404574:	6037      	str	r7, [r6, #0]
  404576:	6073      	str	r3, [r6, #4]
  404578:	f77f ae4f 	ble.w	40421a <_svfprintf_r+0xae2>
  40457c:	e72f      	b.n	4043de <_svfprintf_r+0xca6>
  40457e:	980d      	ldr	r0, [sp, #52]	; 0x34
  404580:	990c      	ldr	r1, [sp, #48]	; 0x30
  404582:	aa2b      	add	r2, sp, #172	; 0xac
  404584:	f004 f876 	bl	408674 <__ssprint_r>
  404588:	2800      	cmp	r0, #0
  40458a:	f47f a9ed 	bne.w	403968 <_svfprintf_r+0x230>
  40458e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  404590:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  404592:	ae38      	add	r6, sp, #224	; 0xe0
  404594:	e61c      	b.n	4041d0 <_svfprintf_r+0xa98>
  404596:	980d      	ldr	r0, [sp, #52]	; 0x34
  404598:	990c      	ldr	r1, [sp, #48]	; 0x30
  40459a:	aa2b      	add	r2, sp, #172	; 0xac
  40459c:	f004 f86a 	bl	408674 <__ssprint_r>
  4045a0:	2800      	cmp	r0, #0
  4045a2:	f47f a9e1 	bne.w	403968 <_svfprintf_r+0x230>
  4045a6:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  4045aa:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4045ac:	ae38      	add	r6, sp, #224	; 0xe0
  4045ae:	e61e      	b.n	4041ee <_svfprintf_r+0xab6>
  4045b0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4045b2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4045b4:	aa2b      	add	r2, sp, #172	; 0xac
  4045b6:	f004 f85d 	bl	408674 <__ssprint_r>
  4045ba:	2800      	cmp	r0, #0
  4045bc:	f47f a9d4 	bne.w	403968 <_svfprintf_r+0x230>
  4045c0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4045c4:	ae38      	add	r6, sp, #224	; 0xe0
  4045c6:	f7ff bad7 	b.w	403b78 <_svfprintf_r+0x440>
  4045ca:	f003 ffa7 	bl	40851c <__fpclassifyd>
  4045ce:	2800      	cmp	r0, #0
  4045d0:	f040 80bb 	bne.w	40474a <_svfprintf_r+0x1012>
  4045d4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4045d6:	4f19      	ldr	r7, [pc, #100]	; (40463c <_svfprintf_r+0xf04>)
  4045d8:	4b19      	ldr	r3, [pc, #100]	; (404640 <_svfprintf_r+0xf08>)
  4045da:	f04f 0c03 	mov.w	ip, #3
  4045de:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  4045e2:	9409      	str	r4, [sp, #36]	; 0x24
  4045e4:	900a      	str	r0, [sp, #40]	; 0x28
  4045e6:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4045ea:	9014      	str	r0, [sp, #80]	; 0x50
  4045ec:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  4045f0:	bfd8      	it	le
  4045f2:	461f      	movle	r7, r3
  4045f4:	4664      	mov	r4, ip
  4045f6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4045fa:	f7ff ba34 	b.w	403a66 <_svfprintf_r+0x32e>
  4045fe:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404600:	0664      	lsls	r4, r4, #25
  404602:	f140 8150 	bpl.w	4048a6 <_svfprintf_r+0x116e>
  404606:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40460a:	2500      	movs	r5, #0
  40460c:	f8bc 4000 	ldrh.w	r4, [ip]
  404610:	f10c 0c04 	add.w	ip, ip, #4
  404614:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404618:	f7ff b9e4 	b.w	4039e4 <_svfprintf_r+0x2ac>
  40461c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404620:	f01c 0f10 	tst.w	ip, #16
  404624:	f000 8146 	beq.w	4048b4 <_svfprintf_r+0x117c>
  404628:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40462a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40462c:	6823      	ldr	r3, [r4, #0]
  40462e:	3404      	adds	r4, #4
  404630:	9410      	str	r4, [sp, #64]	; 0x40
  404632:	601d      	str	r5, [r3, #0]
  404634:	f7ff b8a6 	b.w	403784 <_svfprintf_r+0x4c>
  404638:	00409a58 	.word	0x00409a58
  40463c:	00409a74 	.word	0x00409a74
  404640:	00409a70 	.word	0x00409a70
  404644:	462c      	mov	r4, r5
  404646:	463d      	mov	r5, r7
  404648:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40464a:	4694      	mov	ip, r2
  40464c:	3301      	adds	r3, #1
  40464e:	44a4      	add	ip, r4
  404650:	2b07      	cmp	r3, #7
  404652:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404656:	932c      	str	r3, [sp, #176]	; 0xb0
  404658:	6035      	str	r5, [r6, #0]
  40465a:	6074      	str	r4, [r6, #4]
  40465c:	f73f af1a 	bgt.w	404494 <_svfprintf_r+0xd5c>
  404660:	3608      	adds	r6, #8
  404662:	e722      	b.n	4044aa <_svfprintf_r+0xd72>
  404664:	980d      	ldr	r0, [sp, #52]	; 0x34
  404666:	990c      	ldr	r1, [sp, #48]	; 0x30
  404668:	aa2b      	add	r2, sp, #172	; 0xac
  40466a:	f004 f803 	bl	408674 <__ssprint_r>
  40466e:	2800      	cmp	r0, #0
  404670:	f47f a97a 	bne.w	403968 <_svfprintf_r+0x230>
  404674:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404678:	ae38      	add	r6, sp, #224	; 0xe0
  40467a:	e507      	b.n	40408c <_svfprintf_r+0x954>
  40467c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40467e:	49b7      	ldr	r1, [pc, #732]	; (40495c <_svfprintf_r+0x1224>)
  404680:	3201      	adds	r2, #1
  404682:	f10c 0c01 	add.w	ip, ip, #1
  404686:	2001      	movs	r0, #1
  404688:	2a07      	cmp	r2, #7
  40468a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40468e:	922c      	str	r2, [sp, #176]	; 0xb0
  404690:	6031      	str	r1, [r6, #0]
  404692:	6070      	str	r0, [r6, #4]
  404694:	f300 80f7 	bgt.w	404886 <_svfprintf_r+0x114e>
  404698:	3608      	adds	r6, #8
  40469a:	461c      	mov	r4, r3
  40469c:	b92c      	cbnz	r4, 4046aa <_svfprintf_r+0xf72>
  40469e:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4046a0:	b91d      	cbnz	r5, 4046aa <_svfprintf_r+0xf72>
  4046a2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4046a4:	07e8      	lsls	r0, r5, #31
  4046a6:	f57f aab9 	bpl.w	403c1c <_svfprintf_r+0x4e4>
  4046aa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4046ac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4046ae:	9918      	ldr	r1, [sp, #96]	; 0x60
  4046b0:	3301      	adds	r3, #1
  4046b2:	6035      	str	r5, [r6, #0]
  4046b4:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4046b6:	4461      	add	r1, ip
  4046b8:	2b07      	cmp	r3, #7
  4046ba:	912d      	str	r1, [sp, #180]	; 0xb4
  4046bc:	6075      	str	r5, [r6, #4]
  4046be:	932c      	str	r3, [sp, #176]	; 0xb0
  4046c0:	f300 81de 	bgt.w	404a80 <_svfprintf_r+0x1348>
  4046c4:	f106 0208 	add.w	r2, r6, #8
  4046c8:	4264      	negs	r4, r4
  4046ca:	2c00      	cmp	r4, #0
  4046cc:	f340 810b 	ble.w	4048e6 <_svfprintf_r+0x11ae>
  4046d0:	2c10      	cmp	r4, #16
  4046d2:	4da3      	ldr	r5, [pc, #652]	; (404960 <_svfprintf_r+0x1228>)
  4046d4:	f340 8148 	ble.w	404968 <_svfprintf_r+0x1230>
  4046d8:	46a3      	mov	fp, r4
  4046da:	2610      	movs	r6, #16
  4046dc:	460c      	mov	r4, r1
  4046de:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4046e2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  4046e6:	e006      	b.n	4046f6 <_svfprintf_r+0xfbe>
  4046e8:	3208      	adds	r2, #8
  4046ea:	f1ab 0b10 	sub.w	fp, fp, #16
  4046ee:	f1bb 0f10 	cmp.w	fp, #16
  4046f2:	f340 8137 	ble.w	404964 <_svfprintf_r+0x122c>
  4046f6:	3301      	adds	r3, #1
  4046f8:	3410      	adds	r4, #16
  4046fa:	2b07      	cmp	r3, #7
  4046fc:	942d      	str	r4, [sp, #180]	; 0xb4
  4046fe:	932c      	str	r3, [sp, #176]	; 0xb0
  404700:	e882 0060 	stmia.w	r2, {r5, r6}
  404704:	ddf0      	ble.n	4046e8 <_svfprintf_r+0xfb0>
  404706:	4640      	mov	r0, r8
  404708:	4651      	mov	r1, sl
  40470a:	aa2b      	add	r2, sp, #172	; 0xac
  40470c:	f003 ffb2 	bl	408674 <__ssprint_r>
  404710:	2800      	cmp	r0, #0
  404712:	f47f a929 	bne.w	403968 <_svfprintf_r+0x230>
  404716:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  404718:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40471a:	aa38      	add	r2, sp, #224	; 0xe0
  40471c:	e7e5      	b.n	4046ea <_svfprintf_r+0xfb2>
  40471e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404720:	f109 0901 	add.w	r9, r9, #1
  404724:	f044 0420 	orr.w	r4, r4, #32
  404728:	9409      	str	r4, [sp, #36]	; 0x24
  40472a:	f893 8001 	ldrb.w	r8, [r3, #1]
  40472e:	f7ff b85f 	b.w	4037f0 <_svfprintf_r+0xb8>
  404732:	980d      	ldr	r0, [sp, #52]	; 0x34
  404734:	990c      	ldr	r1, [sp, #48]	; 0x30
  404736:	aa2b      	add	r2, sp, #172	; 0xac
  404738:	f003 ff9c 	bl	408674 <__ssprint_r>
  40473c:	2800      	cmp	r0, #0
  40473e:	f47f a913 	bne.w	403968 <_svfprintf_r+0x230>
  404742:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404746:	ae38      	add	r6, sp, #224	; 0xe0
  404748:	e4b6      	b.n	4040b8 <_svfprintf_r+0x980>
  40474a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40474c:	f028 0a20 	bic.w	sl, r8, #32
  404750:	3501      	adds	r5, #1
  404752:	f000 80a5 	beq.w	4048a0 <_svfprintf_r+0x1168>
  404756:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40475a:	d104      	bne.n	404766 <_svfprintf_r+0x102e>
  40475c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40475e:	2d00      	cmp	r5, #0
  404760:	bf08      	it	eq
  404762:	2501      	moveq	r5, #1
  404764:	950a      	str	r5, [sp, #40]	; 0x28
  404766:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40476a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40476e:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  404772:	2b00      	cmp	r3, #0
  404774:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  404778:	f2c0 819c 	blt.w	404ab4 <_svfprintf_r+0x137c>
  40477c:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  404780:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  404784:	f04f 0b00 	mov.w	fp, #0
  404788:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40478c:	f000 819b 	beq.w	404ac6 <_svfprintf_r+0x138e>
  404790:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  404794:	f000 81a9 	beq.w	404aea <_svfprintf_r+0x13b2>
  404798:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40479c:	bf0a      	itet	eq
  40479e:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  4047a0:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4047a2:	1c65      	addeq	r5, r4, #1
  4047a4:	2002      	movs	r0, #2
  4047a6:	a925      	add	r1, sp, #148	; 0x94
  4047a8:	aa26      	add	r2, sp, #152	; 0x98
  4047aa:	ab29      	add	r3, sp, #164	; 0xa4
  4047ac:	e88d 0021 	stmia.w	sp, {r0, r5}
  4047b0:	9203      	str	r2, [sp, #12]
  4047b2:	9304      	str	r3, [sp, #16]
  4047b4:	9102      	str	r1, [sp, #8]
  4047b6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4047b8:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  4047bc:	f001 f9dc 	bl	405b78 <_dtoa_r>
  4047c0:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  4047c4:	4607      	mov	r7, r0
  4047c6:	d002      	beq.n	4047ce <_svfprintf_r+0x1096>
  4047c8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  4047cc:	d105      	bne.n	4047da <_svfprintf_r+0x10a2>
  4047ce:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4047d2:	f01c 0f01 	tst.w	ip, #1
  4047d6:	f000 819c 	beq.w	404b12 <_svfprintf_r+0x13da>
  4047da:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  4047de:	eb07 0405 	add.w	r4, r7, r5
  4047e2:	f000 811c 	beq.w	404a1e <_svfprintf_r+0x12e6>
  4047e6:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  4047ea:	2200      	movs	r2, #0
  4047ec:	2300      	movs	r3, #0
  4047ee:	f004 f9e1 	bl	408bb4 <__aeabi_dcmpeq>
  4047f2:	2800      	cmp	r0, #0
  4047f4:	f040 8105 	bne.w	404a02 <_svfprintf_r+0x12ca>
  4047f8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  4047fa:	429c      	cmp	r4, r3
  4047fc:	d906      	bls.n	40480c <_svfprintf_r+0x10d4>
  4047fe:	2130      	movs	r1, #48	; 0x30
  404800:	1c5a      	adds	r2, r3, #1
  404802:	9229      	str	r2, [sp, #164]	; 0xa4
  404804:	7019      	strb	r1, [r3, #0]
  404806:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  404808:	429c      	cmp	r4, r3
  40480a:	d8f9      	bhi.n	404800 <_svfprintf_r+0x10c8>
  40480c:	1bdb      	subs	r3, r3, r7
  40480e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  404812:	9311      	str	r3, [sp, #68]	; 0x44
  404814:	f000 80ed 	beq.w	4049f2 <_svfprintf_r+0x12ba>
  404818:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40481c:	f340 81f2 	ble.w	404c04 <_svfprintf_r+0x14cc>
  404820:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  404824:	f000 8168 	beq.w	404af8 <_svfprintf_r+0x13c0>
  404828:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40482a:	9414      	str	r4, [sp, #80]	; 0x50
  40482c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40482e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404830:	42ac      	cmp	r4, r5
  404832:	f300 8132 	bgt.w	404a9a <_svfprintf_r+0x1362>
  404836:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40483a:	f01c 0f01 	tst.w	ip, #1
  40483e:	f040 81ad 	bne.w	404b9c <_svfprintf_r+0x1464>
  404842:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  404846:	462c      	mov	r4, r5
  404848:	f04f 0867 	mov.w	r8, #103	; 0x67
  40484c:	f1bb 0f00 	cmp.w	fp, #0
  404850:	f040 80b2 	bne.w	4049b8 <_svfprintf_r+0x1280>
  404854:	9d12      	ldr	r5, [sp, #72]	; 0x48
  404856:	930b      	str	r3, [sp, #44]	; 0x2c
  404858:	9509      	str	r5, [sp, #36]	; 0x24
  40485a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  40485e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404862:	f7ff b900 	b.w	403a66 <_svfprintf_r+0x32e>
  404866:	980d      	ldr	r0, [sp, #52]	; 0x34
  404868:	2140      	movs	r1, #64	; 0x40
  40486a:	f002 fda7 	bl	4073bc <_malloc_r>
  40486e:	6020      	str	r0, [r4, #0]
  404870:	6120      	str	r0, [r4, #16]
  404872:	2800      	cmp	r0, #0
  404874:	f000 81bf 	beq.w	404bf6 <_svfprintf_r+0x14be>
  404878:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  40487c:	2340      	movs	r3, #64	; 0x40
  40487e:	f8cc 3014 	str.w	r3, [ip, #20]
  404882:	f7fe bf6f 	b.w	403764 <_svfprintf_r+0x2c>
  404886:	980d      	ldr	r0, [sp, #52]	; 0x34
  404888:	990c      	ldr	r1, [sp, #48]	; 0x30
  40488a:	aa2b      	add	r2, sp, #172	; 0xac
  40488c:	f003 fef2 	bl	408674 <__ssprint_r>
  404890:	2800      	cmp	r0, #0
  404892:	f47f a869 	bne.w	403968 <_svfprintf_r+0x230>
  404896:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404898:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40489c:	ae38      	add	r6, sp, #224	; 0xe0
  40489e:	e6fd      	b.n	40469c <_svfprintf_r+0xf64>
  4048a0:	2406      	movs	r4, #6
  4048a2:	940a      	str	r4, [sp, #40]	; 0x28
  4048a4:	e75f      	b.n	404766 <_svfprintf_r+0x102e>
  4048a6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4048a8:	682c      	ldr	r4, [r5, #0]
  4048aa:	3504      	adds	r5, #4
  4048ac:	9510      	str	r5, [sp, #64]	; 0x40
  4048ae:	2500      	movs	r5, #0
  4048b0:	f7ff b898 	b.w	4039e4 <_svfprintf_r+0x2ac>
  4048b4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4048b8:	f01c 0f40 	tst.w	ip, #64	; 0x40
  4048bc:	f000 8087 	beq.w	4049ce <_svfprintf_r+0x1296>
  4048c0:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4048c2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4048c4:	6823      	ldr	r3, [r4, #0]
  4048c6:	3404      	adds	r4, #4
  4048c8:	9410      	str	r4, [sp, #64]	; 0x40
  4048ca:	801d      	strh	r5, [r3, #0]
  4048cc:	f7fe bf5a 	b.w	403784 <_svfprintf_r+0x4c>
  4048d0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4048d2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4048d4:	aa2b      	add	r2, sp, #172	; 0xac
  4048d6:	f003 fecd 	bl	408674 <__ssprint_r>
  4048da:	2800      	cmp	r0, #0
  4048dc:	f47f a844 	bne.w	403968 <_svfprintf_r+0x230>
  4048e0:	992d      	ldr	r1, [sp, #180]	; 0xb4
  4048e2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4048e4:	aa38      	add	r2, sp, #224	; 0xe0
  4048e6:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  4048ea:	3301      	adds	r3, #1
  4048ec:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4048ee:	448c      	add	ip, r1
  4048f0:	2b07      	cmp	r3, #7
  4048f2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4048f6:	932c      	str	r3, [sp, #176]	; 0xb0
  4048f8:	6017      	str	r7, [r2, #0]
  4048fa:	6054      	str	r4, [r2, #4]
  4048fc:	f73f ac9c 	bgt.w	404238 <_svfprintf_r+0xb00>
  404900:	f102 0608 	add.w	r6, r2, #8
  404904:	f7ff b98a 	b.w	403c1c <_svfprintf_r+0x4e4>
  404908:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40490c:	f003 fe82 	bl	408614 <strlen>
  404910:	9510      	str	r5, [sp, #64]	; 0x40
  404912:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404914:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  404918:	4604      	mov	r4, r0
  40491a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40491e:	9514      	str	r5, [sp, #80]	; 0x50
  404920:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404924:	f7ff b89f 	b.w	403a66 <_svfprintf_r+0x32e>
  404928:	980d      	ldr	r0, [sp, #52]	; 0x34
  40492a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40492c:	aa2b      	add	r2, sp, #172	; 0xac
  40492e:	f003 fea1 	bl	408674 <__ssprint_r>
  404932:	2800      	cmp	r0, #0
  404934:	f47f a818 	bne.w	403968 <_svfprintf_r+0x230>
  404938:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40493c:	ae38      	add	r6, sp, #224	; 0xe0
  40493e:	e4d6      	b.n	4042ee <_svfprintf_r+0xbb6>
  404940:	980d      	ldr	r0, [sp, #52]	; 0x34
  404942:	990c      	ldr	r1, [sp, #48]	; 0x30
  404944:	aa2b      	add	r2, sp, #172	; 0xac
  404946:	f003 fe95 	bl	408674 <__ssprint_r>
  40494a:	2800      	cmp	r0, #0
  40494c:	f47f a80c 	bne.w	403968 <_svfprintf_r+0x230>
  404950:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404952:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404956:	ae38      	add	r6, sp, #224	; 0xe0
  404958:	e5b0      	b.n	4044bc <_svfprintf_r+0xd84>
  40495a:	bf00      	nop
  40495c:	00409aa8 	.word	0x00409aa8
  404960:	00409a58 	.word	0x00409a58
  404964:	4621      	mov	r1, r4
  404966:	465c      	mov	r4, fp
  404968:	3301      	adds	r3, #1
  40496a:	4421      	add	r1, r4
  40496c:	2b07      	cmp	r3, #7
  40496e:	912d      	str	r1, [sp, #180]	; 0xb4
  404970:	932c      	str	r3, [sp, #176]	; 0xb0
  404972:	6015      	str	r5, [r2, #0]
  404974:	6054      	str	r4, [r2, #4]
  404976:	dcab      	bgt.n	4048d0 <_svfprintf_r+0x1198>
  404978:	3208      	adds	r2, #8
  40497a:	e7b4      	b.n	4048e6 <_svfprintf_r+0x11ae>
  40497c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40497e:	990c      	ldr	r1, [sp, #48]	; 0x30
  404980:	aa2b      	add	r2, sp, #172	; 0xac
  404982:	f003 fe77 	bl	408674 <__ssprint_r>
  404986:	2800      	cmp	r0, #0
  404988:	f47e afee 	bne.w	403968 <_svfprintf_r+0x230>
  40498c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40498e:	9911      	ldr	r1, [sp, #68]	; 0x44
  404990:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404994:	1b0c      	subs	r4, r1, r4
  404996:	ae38      	add	r6, sp, #224	; 0xe0
  404998:	e5a5      	b.n	4044e6 <_svfprintf_r+0xdae>
  40499a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40499c:	46ba      	mov	sl, r7
  40499e:	2c06      	cmp	r4, #6
  4049a0:	bf28      	it	cs
  4049a2:	2406      	movcs	r4, #6
  4049a4:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4049a8:	970a      	str	r7, [sp, #40]	; 0x28
  4049aa:	9714      	str	r7, [sp, #80]	; 0x50
  4049ac:	9510      	str	r5, [sp, #64]	; 0x40
  4049ae:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4049b2:	4f97      	ldr	r7, [pc, #604]	; (404c10 <_svfprintf_r+0x14d8>)
  4049b4:	f7ff b857 	b.w	403a66 <_svfprintf_r+0x32e>
  4049b8:	9d12      	ldr	r5, [sp, #72]	; 0x48
  4049ba:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4049be:	9509      	str	r5, [sp, #36]	; 0x24
  4049c0:	2500      	movs	r5, #0
  4049c2:	930b      	str	r3, [sp, #44]	; 0x2c
  4049c4:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  4049c8:	950a      	str	r5, [sp, #40]	; 0x28
  4049ca:	f7ff b84f 	b.w	403a6c <_svfprintf_r+0x334>
  4049ce:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  4049d2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  4049d4:	f8dc 3000 	ldr.w	r3, [ip]
  4049d8:	f10c 0c04 	add.w	ip, ip, #4
  4049dc:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4049e0:	601c      	str	r4, [r3, #0]
  4049e2:	f7fe becf 	b.w	403784 <_svfprintf_r+0x4c>
  4049e6:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4049ea:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  4049ee:	f7ff ba99 	b.w	403f24 <_svfprintf_r+0x7ec>
  4049f2:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4049f4:	1cdc      	adds	r4, r3, #3
  4049f6:	db19      	blt.n	404a2c <_svfprintf_r+0x12f4>
  4049f8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4049fa:	429c      	cmp	r4, r3
  4049fc:	db16      	blt.n	404a2c <_svfprintf_r+0x12f4>
  4049fe:	9314      	str	r3, [sp, #80]	; 0x50
  404a00:	e714      	b.n	40482c <_svfprintf_r+0x10f4>
  404a02:	4623      	mov	r3, r4
  404a04:	e702      	b.n	40480c <_svfprintf_r+0x10d4>
  404a06:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  404a0a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  404a0e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404a10:	9510      	str	r5, [sp, #64]	; 0x40
  404a12:	900a      	str	r0, [sp, #40]	; 0x28
  404a14:	9014      	str	r0, [sp, #80]	; 0x50
  404a16:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404a1a:	f7ff b824 	b.w	403a66 <_svfprintf_r+0x32e>
  404a1e:	783b      	ldrb	r3, [r7, #0]
  404a20:	2b30      	cmp	r3, #48	; 0x30
  404a22:	f000 80ad 	beq.w	404b80 <_svfprintf_r+0x1448>
  404a26:	9d25      	ldr	r5, [sp, #148]	; 0x94
  404a28:	442c      	add	r4, r5
  404a2a:	e6dc      	b.n	4047e6 <_svfprintf_r+0x10ae>
  404a2c:	f1a8 0802 	sub.w	r8, r8, #2
  404a30:	1e59      	subs	r1, r3, #1
  404a32:	2900      	cmp	r1, #0
  404a34:	9125      	str	r1, [sp, #148]	; 0x94
  404a36:	bfba      	itte	lt
  404a38:	4249      	neglt	r1, r1
  404a3a:	232d      	movlt	r3, #45	; 0x2d
  404a3c:	232b      	movge	r3, #43	; 0x2b
  404a3e:	2909      	cmp	r1, #9
  404a40:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  404a44:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  404a48:	dc65      	bgt.n	404b16 <_svfprintf_r+0x13de>
  404a4a:	2330      	movs	r3, #48	; 0x30
  404a4c:	3130      	adds	r1, #48	; 0x30
  404a4e:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  404a52:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  404a56:	ab28      	add	r3, sp, #160	; 0xa0
  404a58:	9d11      	ldr	r5, [sp, #68]	; 0x44
  404a5a:	aa27      	add	r2, sp, #156	; 0x9c
  404a5c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  404a5e:	1a9a      	subs	r2, r3, r2
  404a60:	2d01      	cmp	r5, #1
  404a62:	9219      	str	r2, [sp, #100]	; 0x64
  404a64:	4414      	add	r4, r2
  404a66:	f340 80b7 	ble.w	404bd8 <_svfprintf_r+0x14a0>
  404a6a:	3401      	adds	r4, #1
  404a6c:	2500      	movs	r5, #0
  404a6e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  404a72:	9514      	str	r5, [sp, #80]	; 0x50
  404a74:	e6ea      	b.n	40484c <_svfprintf_r+0x1114>
  404a76:	2400      	movs	r4, #0
  404a78:	4681      	mov	r9, r0
  404a7a:	940a      	str	r4, [sp, #40]	; 0x28
  404a7c:	f7fe beba 	b.w	4037f4 <_svfprintf_r+0xbc>
  404a80:	980d      	ldr	r0, [sp, #52]	; 0x34
  404a82:	990c      	ldr	r1, [sp, #48]	; 0x30
  404a84:	aa2b      	add	r2, sp, #172	; 0xac
  404a86:	f003 fdf5 	bl	408674 <__ssprint_r>
  404a8a:	2800      	cmp	r0, #0
  404a8c:	f47e af6c 	bne.w	403968 <_svfprintf_r+0x230>
  404a90:	9c25      	ldr	r4, [sp, #148]	; 0x94
  404a92:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404a94:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404a96:	aa38      	add	r2, sp, #224	; 0xe0
  404a98:	e616      	b.n	4046c8 <_svfprintf_r+0xf90>
  404a9a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404a9c:	9d11      	ldr	r5, [sp, #68]	; 0x44
  404a9e:	2c00      	cmp	r4, #0
  404aa0:	bfd4      	ite	le
  404aa2:	f1c4 0402 	rsble	r4, r4, #2
  404aa6:	2401      	movgt	r4, #1
  404aa8:	442c      	add	r4, r5
  404aaa:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  404aae:	f04f 0867 	mov.w	r8, #103	; 0x67
  404ab2:	e6cb      	b.n	40484c <_svfprintf_r+0x1114>
  404ab4:	9917      	ldr	r1, [sp, #92]	; 0x5c
  404ab6:	9816      	ldr	r0, [sp, #88]	; 0x58
  404ab8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  404abc:	9020      	str	r0, [sp, #128]	; 0x80
  404abe:	9121      	str	r1, [sp, #132]	; 0x84
  404ac0:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  404ac4:	e660      	b.n	404788 <_svfprintf_r+0x1050>
  404ac6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404ac8:	2003      	movs	r0, #3
  404aca:	a925      	add	r1, sp, #148	; 0x94
  404acc:	aa26      	add	r2, sp, #152	; 0x98
  404ace:	ab29      	add	r3, sp, #164	; 0xa4
  404ad0:	9501      	str	r5, [sp, #4]
  404ad2:	9000      	str	r0, [sp, #0]
  404ad4:	9203      	str	r2, [sp, #12]
  404ad6:	9304      	str	r3, [sp, #16]
  404ad8:	9102      	str	r1, [sp, #8]
  404ada:	980d      	ldr	r0, [sp, #52]	; 0x34
  404adc:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  404ae0:	f001 f84a 	bl	405b78 <_dtoa_r>
  404ae4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404ae6:	4607      	mov	r7, r0
  404ae8:	e677      	b.n	4047da <_svfprintf_r+0x10a2>
  404aea:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404aec:	2003      	movs	r0, #3
  404aee:	a925      	add	r1, sp, #148	; 0x94
  404af0:	aa26      	add	r2, sp, #152	; 0x98
  404af2:	ab29      	add	r3, sp, #164	; 0xa4
  404af4:	9401      	str	r4, [sp, #4]
  404af6:	e7ec      	b.n	404ad2 <_svfprintf_r+0x139a>
  404af8:	9d25      	ldr	r5, [sp, #148]	; 0x94
  404afa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404afc:	2d00      	cmp	r5, #0
  404afe:	9514      	str	r5, [sp, #80]	; 0x50
  404b00:	dd63      	ble.n	404bca <_svfprintf_r+0x1492>
  404b02:	bbb4      	cbnz	r4, 404b72 <_svfprintf_r+0x143a>
  404b04:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404b06:	07e8      	lsls	r0, r5, #31
  404b08:	d433      	bmi.n	404b72 <_svfprintf_r+0x143a>
  404b0a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404b0c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  404b10:	e69c      	b.n	40484c <_svfprintf_r+0x1114>
  404b12:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  404b14:	e67a      	b.n	40480c <_svfprintf_r+0x10d4>
  404b16:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  404b1a:	4d3e      	ldr	r5, [pc, #248]	; (404c14 <_svfprintf_r+0x14dc>)
  404b1c:	17cb      	asrs	r3, r1, #31
  404b1e:	fb85 5001 	smull	r5, r0, r5, r1
  404b22:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  404b26:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  404b2a:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  404b2e:	2809      	cmp	r0, #9
  404b30:	4613      	mov	r3, r2
  404b32:	f101 0230 	add.w	r2, r1, #48	; 0x30
  404b36:	701a      	strb	r2, [r3, #0]
  404b38:	4601      	mov	r1, r0
  404b3a:	f103 32ff 	add.w	r2, r3, #4294967295
  404b3e:	dcec      	bgt.n	404b1a <_svfprintf_r+0x13e2>
  404b40:	f100 0130 	add.w	r1, r0, #48	; 0x30
  404b44:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  404b48:	b2c9      	uxtb	r1, r1
  404b4a:	4294      	cmp	r4, r2
  404b4c:	f803 1c01 	strb.w	r1, [r3, #-1]
  404b50:	d95a      	bls.n	404c08 <_svfprintf_r+0x14d0>
  404b52:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  404b56:	461a      	mov	r2, r3
  404b58:	e001      	b.n	404b5e <_svfprintf_r+0x1426>
  404b5a:	f812 1b01 	ldrb.w	r1, [r2], #1
  404b5e:	42a2      	cmp	r2, r4
  404b60:	f800 1f01 	strb.w	r1, [r0, #1]!
  404b64:	d1f9      	bne.n	404b5a <_svfprintf_r+0x1422>
  404b66:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  404b6a:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  404b6e:	3bf6      	subs	r3, #246	; 0xf6
  404b70:	e772      	b.n	404a58 <_svfprintf_r+0x1320>
  404b72:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404b74:	1c6c      	adds	r4, r5, #1
  404b76:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404b78:	442c      	add	r4, r5
  404b7a:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  404b7e:	e665      	b.n	40484c <_svfprintf_r+0x1114>
  404b80:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  404b84:	2200      	movs	r2, #0
  404b86:	2300      	movs	r3, #0
  404b88:	f004 f814 	bl	408bb4 <__aeabi_dcmpeq>
  404b8c:	2800      	cmp	r0, #0
  404b8e:	f47f af4a 	bne.w	404a26 <_svfprintf_r+0x12ee>
  404b92:	f1c5 0501 	rsb	r5, r5, #1
  404b96:	9525      	str	r5, [sp, #148]	; 0x94
  404b98:	442c      	add	r4, r5
  404b9a:	e624      	b.n	4047e6 <_svfprintf_r+0x10ae>
  404b9c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  404b9e:	f04f 0867 	mov.w	r8, #103	; 0x67
  404ba2:	1c6c      	adds	r4, r5, #1
  404ba4:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  404ba8:	e650      	b.n	40484c <_svfprintf_r+0x1114>
  404baa:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404bac:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404bb0:	682d      	ldr	r5, [r5, #0]
  404bb2:	f10c 0304 	add.w	r3, ip, #4
  404bb6:	2d00      	cmp	r5, #0
  404bb8:	f899 8001 	ldrb.w	r8, [r9, #1]
  404bbc:	950a      	str	r5, [sp, #40]	; 0x28
  404bbe:	9310      	str	r3, [sp, #64]	; 0x40
  404bc0:	4681      	mov	r9, r0
  404bc2:	f6be ae15 	bge.w	4037f0 <_svfprintf_r+0xb8>
  404bc6:	f7fe be10 	b.w	4037ea <_svfprintf_r+0xb2>
  404bca:	b97c      	cbnz	r4, 404bec <_svfprintf_r+0x14b4>
  404bcc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404bce:	07e9      	lsls	r1, r5, #31
  404bd0:	d40c      	bmi.n	404bec <_svfprintf_r+0x14b4>
  404bd2:	2301      	movs	r3, #1
  404bd4:	461c      	mov	r4, r3
  404bd6:	e639      	b.n	40484c <_svfprintf_r+0x1114>
  404bd8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404bdc:	f01c 0301 	ands.w	r3, ip, #1
  404be0:	f47f af43 	bne.w	404a6a <_svfprintf_r+0x1332>
  404be4:	9314      	str	r3, [sp, #80]	; 0x50
  404be6:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  404bea:	e62f      	b.n	40484c <_svfprintf_r+0x1114>
  404bec:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404bee:	1cac      	adds	r4, r5, #2
  404bf0:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  404bf4:	e62a      	b.n	40484c <_svfprintf_r+0x1114>
  404bf6:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  404bf8:	230c      	movs	r3, #12
  404bfa:	602b      	str	r3, [r5, #0]
  404bfc:	f04f 30ff 	mov.w	r0, #4294967295
  404c00:	f7fe beba 	b.w	403978 <_svfprintf_r+0x240>
  404c04:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404c06:	e713      	b.n	404a30 <_svfprintf_r+0x12f8>
  404c08:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  404c0c:	e724      	b.n	404a58 <_svfprintf_r+0x1320>
  404c0e:	bf00      	nop
  404c10:	00409aa0 	.word	0x00409aa0
  404c14:	66666667 	.word	0x66666667

00404c18 <__sprint_r.part.0>:
  404c18:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404c1a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404c1e:	049c      	lsls	r4, r3, #18
  404c20:	460e      	mov	r6, r1
  404c22:	4680      	mov	r8, r0
  404c24:	4691      	mov	r9, r2
  404c26:	d52a      	bpl.n	404c7e <__sprint_r.part.0+0x66>
  404c28:	6893      	ldr	r3, [r2, #8]
  404c2a:	6812      	ldr	r2, [r2, #0]
  404c2c:	f102 0a08 	add.w	sl, r2, #8
  404c30:	b31b      	cbz	r3, 404c7a <__sprint_r.part.0+0x62>
  404c32:	e91a 00a0 	ldmdb	sl, {r5, r7}
  404c36:	08bf      	lsrs	r7, r7, #2
  404c38:	d017      	beq.n	404c6a <__sprint_r.part.0+0x52>
  404c3a:	3d04      	subs	r5, #4
  404c3c:	2400      	movs	r4, #0
  404c3e:	e001      	b.n	404c44 <__sprint_r.part.0+0x2c>
  404c40:	42a7      	cmp	r7, r4
  404c42:	d010      	beq.n	404c66 <__sprint_r.part.0+0x4e>
  404c44:	4640      	mov	r0, r8
  404c46:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404c4a:	4632      	mov	r2, r6
  404c4c:	f002 f806 	bl	406c5c <_fputwc_r>
  404c50:	1c43      	adds	r3, r0, #1
  404c52:	f104 0401 	add.w	r4, r4, #1
  404c56:	d1f3      	bne.n	404c40 <__sprint_r.part.0+0x28>
  404c58:	2300      	movs	r3, #0
  404c5a:	f8c9 3008 	str.w	r3, [r9, #8]
  404c5e:	f8c9 3004 	str.w	r3, [r9, #4]
  404c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  404c66:	f8d9 3008 	ldr.w	r3, [r9, #8]
  404c6a:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  404c6e:	f8c9 3008 	str.w	r3, [r9, #8]
  404c72:	f10a 0a08 	add.w	sl, sl, #8
  404c76:	2b00      	cmp	r3, #0
  404c78:	d1db      	bne.n	404c32 <__sprint_r.part.0+0x1a>
  404c7a:	2000      	movs	r0, #0
  404c7c:	e7ec      	b.n	404c58 <__sprint_r.part.0+0x40>
  404c7e:	f002 f967 	bl	406f50 <__sfvwrite_r>
  404c82:	2300      	movs	r3, #0
  404c84:	f8c9 3008 	str.w	r3, [r9, #8]
  404c88:	f8c9 3004 	str.w	r3, [r9, #4]
  404c8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00404c90 <_vfiprintf_r>:
  404c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404c94:	b0b1      	sub	sp, #196	; 0xc4
  404c96:	461c      	mov	r4, r3
  404c98:	9102      	str	r1, [sp, #8]
  404c9a:	4690      	mov	r8, r2
  404c9c:	9308      	str	r3, [sp, #32]
  404c9e:	9006      	str	r0, [sp, #24]
  404ca0:	b118      	cbz	r0, 404caa <_vfiprintf_r+0x1a>
  404ca2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404ca4:	2b00      	cmp	r3, #0
  404ca6:	f000 80e8 	beq.w	404e7a <_vfiprintf_r+0x1ea>
  404caa:	9d02      	ldr	r5, [sp, #8]
  404cac:	89ab      	ldrh	r3, [r5, #12]
  404cae:	b29a      	uxth	r2, r3
  404cb0:	0490      	lsls	r0, r2, #18
  404cb2:	d407      	bmi.n	404cc4 <_vfiprintf_r+0x34>
  404cb4:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  404cb6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404cba:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  404cbe:	81ab      	strh	r3, [r5, #12]
  404cc0:	b29a      	uxth	r2, r3
  404cc2:	6669      	str	r1, [r5, #100]	; 0x64
  404cc4:	0711      	lsls	r1, r2, #28
  404cc6:	f140 80b7 	bpl.w	404e38 <_vfiprintf_r+0x1a8>
  404cca:	f8dd b008 	ldr.w	fp, [sp, #8]
  404cce:	f8db 3010 	ldr.w	r3, [fp, #16]
  404cd2:	2b00      	cmp	r3, #0
  404cd4:	f000 80b0 	beq.w	404e38 <_vfiprintf_r+0x1a8>
  404cd8:	f002 021a 	and.w	r2, r2, #26
  404cdc:	2a0a      	cmp	r2, #10
  404cde:	f000 80b7 	beq.w	404e50 <_vfiprintf_r+0x1c0>
  404ce2:	2300      	movs	r3, #0
  404ce4:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  404ce8:	930a      	str	r3, [sp, #40]	; 0x28
  404cea:	9315      	str	r3, [sp, #84]	; 0x54
  404cec:	9314      	str	r3, [sp, #80]	; 0x50
  404cee:	9309      	str	r3, [sp, #36]	; 0x24
  404cf0:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  404cf4:	464e      	mov	r6, r9
  404cf6:	f898 3000 	ldrb.w	r3, [r8]
  404cfa:	2b00      	cmp	r3, #0
  404cfc:	f000 84c8 	beq.w	405690 <_vfiprintf_r+0xa00>
  404d00:	2b25      	cmp	r3, #37	; 0x25
  404d02:	f000 84c5 	beq.w	405690 <_vfiprintf_r+0xa00>
  404d06:	f108 0201 	add.w	r2, r8, #1
  404d0a:	e001      	b.n	404d10 <_vfiprintf_r+0x80>
  404d0c:	2b25      	cmp	r3, #37	; 0x25
  404d0e:	d004      	beq.n	404d1a <_vfiprintf_r+0x8a>
  404d10:	7813      	ldrb	r3, [r2, #0]
  404d12:	4614      	mov	r4, r2
  404d14:	3201      	adds	r2, #1
  404d16:	2b00      	cmp	r3, #0
  404d18:	d1f8      	bne.n	404d0c <_vfiprintf_r+0x7c>
  404d1a:	ebc8 0504 	rsb	r5, r8, r4
  404d1e:	b195      	cbz	r5, 404d46 <_vfiprintf_r+0xb6>
  404d20:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404d22:	9a15      	ldr	r2, [sp, #84]	; 0x54
  404d24:	3301      	adds	r3, #1
  404d26:	442a      	add	r2, r5
  404d28:	2b07      	cmp	r3, #7
  404d2a:	f8c6 8000 	str.w	r8, [r6]
  404d2e:	6075      	str	r5, [r6, #4]
  404d30:	9215      	str	r2, [sp, #84]	; 0x54
  404d32:	9314      	str	r3, [sp, #80]	; 0x50
  404d34:	dd7b      	ble.n	404e2e <_vfiprintf_r+0x19e>
  404d36:	2a00      	cmp	r2, #0
  404d38:	f040 84d5 	bne.w	4056e6 <_vfiprintf_r+0xa56>
  404d3c:	9809      	ldr	r0, [sp, #36]	; 0x24
  404d3e:	9214      	str	r2, [sp, #80]	; 0x50
  404d40:	4428      	add	r0, r5
  404d42:	464e      	mov	r6, r9
  404d44:	9009      	str	r0, [sp, #36]	; 0x24
  404d46:	7823      	ldrb	r3, [r4, #0]
  404d48:	2b00      	cmp	r3, #0
  404d4a:	f000 83ed 	beq.w	405528 <_vfiprintf_r+0x898>
  404d4e:	2100      	movs	r1, #0
  404d50:	f04f 0200 	mov.w	r2, #0
  404d54:	f04f 3cff 	mov.w	ip, #4294967295
  404d58:	7863      	ldrb	r3, [r4, #1]
  404d5a:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  404d5e:	9104      	str	r1, [sp, #16]
  404d60:	468a      	mov	sl, r1
  404d62:	f104 0801 	add.w	r8, r4, #1
  404d66:	4608      	mov	r0, r1
  404d68:	4665      	mov	r5, ip
  404d6a:	f108 0801 	add.w	r8, r8, #1
  404d6e:	f1a3 0220 	sub.w	r2, r3, #32
  404d72:	2a58      	cmp	r2, #88	; 0x58
  404d74:	f200 82d9 	bhi.w	40532a <_vfiprintf_r+0x69a>
  404d78:	e8df f012 	tbh	[pc, r2, lsl #1]
  404d7c:	02d702cb 	.word	0x02d702cb
  404d80:	02d202d7 	.word	0x02d202d7
  404d84:	02d702d7 	.word	0x02d702d7
  404d88:	02d702d7 	.word	0x02d702d7
  404d8c:	02d702d7 	.word	0x02d702d7
  404d90:	028f0282 	.word	0x028f0282
  404d94:	008402d7 	.word	0x008402d7
  404d98:	02d70293 	.word	0x02d70293
  404d9c:	0196012b 	.word	0x0196012b
  404da0:	01960196 	.word	0x01960196
  404da4:	01960196 	.word	0x01960196
  404da8:	01960196 	.word	0x01960196
  404dac:	01960196 	.word	0x01960196
  404db0:	02d702d7 	.word	0x02d702d7
  404db4:	02d702d7 	.word	0x02d702d7
  404db8:	02d702d7 	.word	0x02d702d7
  404dbc:	02d702d7 	.word	0x02d702d7
  404dc0:	02d702d7 	.word	0x02d702d7
  404dc4:	02d70130 	.word	0x02d70130
  404dc8:	02d702d7 	.word	0x02d702d7
  404dcc:	02d702d7 	.word	0x02d702d7
  404dd0:	02d702d7 	.word	0x02d702d7
  404dd4:	02d702d7 	.word	0x02d702d7
  404dd8:	017b02d7 	.word	0x017b02d7
  404ddc:	02d702d7 	.word	0x02d702d7
  404de0:	02d702d7 	.word	0x02d702d7
  404de4:	01a402d7 	.word	0x01a402d7
  404de8:	02d702d7 	.word	0x02d702d7
  404dec:	02d701bf 	.word	0x02d701bf
  404df0:	02d702d7 	.word	0x02d702d7
  404df4:	02d702d7 	.word	0x02d702d7
  404df8:	02d702d7 	.word	0x02d702d7
  404dfc:	02d702d7 	.word	0x02d702d7
  404e00:	01e402d7 	.word	0x01e402d7
  404e04:	02d701fa 	.word	0x02d701fa
  404e08:	02d702d7 	.word	0x02d702d7
  404e0c:	01fa0216 	.word	0x01fa0216
  404e10:	02d702d7 	.word	0x02d702d7
  404e14:	02d7021b 	.word	0x02d7021b
  404e18:	00890228 	.word	0x00890228
  404e1c:	027d0266 	.word	0x027d0266
  404e20:	023a02d7 	.word	0x023a02d7
  404e24:	011902d7 	.word	0x011902d7
  404e28:	02d702d7 	.word	0x02d702d7
  404e2c:	02af      	.short	0x02af
  404e2e:	3608      	adds	r6, #8
  404e30:	9809      	ldr	r0, [sp, #36]	; 0x24
  404e32:	4428      	add	r0, r5
  404e34:	9009      	str	r0, [sp, #36]	; 0x24
  404e36:	e786      	b.n	404d46 <_vfiprintf_r+0xb6>
  404e38:	9806      	ldr	r0, [sp, #24]
  404e3a:	9902      	ldr	r1, [sp, #8]
  404e3c:	f000 fd90 	bl	405960 <__swsetup_r>
  404e40:	b9b0      	cbnz	r0, 404e70 <_vfiprintf_r+0x1e0>
  404e42:	9d02      	ldr	r5, [sp, #8]
  404e44:	89aa      	ldrh	r2, [r5, #12]
  404e46:	f002 021a 	and.w	r2, r2, #26
  404e4a:	2a0a      	cmp	r2, #10
  404e4c:	f47f af49 	bne.w	404ce2 <_vfiprintf_r+0x52>
  404e50:	f8dd b008 	ldr.w	fp, [sp, #8]
  404e54:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  404e58:	2b00      	cmp	r3, #0
  404e5a:	f6ff af42 	blt.w	404ce2 <_vfiprintf_r+0x52>
  404e5e:	9806      	ldr	r0, [sp, #24]
  404e60:	4659      	mov	r1, fp
  404e62:	4642      	mov	r2, r8
  404e64:	4623      	mov	r3, r4
  404e66:	f000 fd3d 	bl	4058e4 <__sbprintf>
  404e6a:	b031      	add	sp, #196	; 0xc4
  404e6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e70:	f04f 30ff 	mov.w	r0, #4294967295
  404e74:	b031      	add	sp, #196	; 0xc4
  404e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404e7a:	f001 fe59 	bl	406b30 <__sinit>
  404e7e:	e714      	b.n	404caa <_vfiprintf_r+0x1a>
  404e80:	4240      	negs	r0, r0
  404e82:	9308      	str	r3, [sp, #32]
  404e84:	f04a 0a04 	orr.w	sl, sl, #4
  404e88:	f898 3000 	ldrb.w	r3, [r8]
  404e8c:	e76d      	b.n	404d6a <_vfiprintf_r+0xda>
  404e8e:	f01a 0320 	ands.w	r3, sl, #32
  404e92:	9004      	str	r0, [sp, #16]
  404e94:	46ac      	mov	ip, r5
  404e96:	f000 80f4 	beq.w	405082 <_vfiprintf_r+0x3f2>
  404e9a:	f8dd b020 	ldr.w	fp, [sp, #32]
  404e9e:	f10b 0307 	add.w	r3, fp, #7
  404ea2:	f023 0307 	bic.w	r3, r3, #7
  404ea6:	f103 0408 	add.w	r4, r3, #8
  404eaa:	9408      	str	r4, [sp, #32]
  404eac:	e9d3 4500 	ldrd	r4, r5, [r3]
  404eb0:	2300      	movs	r3, #0
  404eb2:	f04f 0000 	mov.w	r0, #0
  404eb6:	2100      	movs	r1, #0
  404eb8:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  404ebc:	f8cd c014 	str.w	ip, [sp, #20]
  404ec0:	9107      	str	r1, [sp, #28]
  404ec2:	f1bc 0f00 	cmp.w	ip, #0
  404ec6:	bfa8      	it	ge
  404ec8:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  404ecc:	ea54 0205 	orrs.w	r2, r4, r5
  404ed0:	f040 80ad 	bne.w	40502e <_vfiprintf_r+0x39e>
  404ed4:	f1bc 0f00 	cmp.w	ip, #0
  404ed8:	f040 80a9 	bne.w	40502e <_vfiprintf_r+0x39e>
  404edc:	2b00      	cmp	r3, #0
  404ede:	f040 83c0 	bne.w	405662 <_vfiprintf_r+0x9d2>
  404ee2:	f01a 0f01 	tst.w	sl, #1
  404ee6:	f000 83bc 	beq.w	405662 <_vfiprintf_r+0x9d2>
  404eea:	2330      	movs	r3, #48	; 0x30
  404eec:	af30      	add	r7, sp, #192	; 0xc0
  404eee:	f807 3d41 	strb.w	r3, [r7, #-65]!
  404ef2:	ebc7 0409 	rsb	r4, r7, r9
  404ef6:	9405      	str	r4, [sp, #20]
  404ef8:	f8dd b014 	ldr.w	fp, [sp, #20]
  404efc:	9c07      	ldr	r4, [sp, #28]
  404efe:	45e3      	cmp	fp, ip
  404f00:	bfb8      	it	lt
  404f02:	46e3      	movlt	fp, ip
  404f04:	f8cd b00c 	str.w	fp, [sp, #12]
  404f08:	b11c      	cbz	r4, 404f12 <_vfiprintf_r+0x282>
  404f0a:	f10b 0b01 	add.w	fp, fp, #1
  404f0e:	f8cd b00c 	str.w	fp, [sp, #12]
  404f12:	f01a 0502 	ands.w	r5, sl, #2
  404f16:	9507      	str	r5, [sp, #28]
  404f18:	d005      	beq.n	404f26 <_vfiprintf_r+0x296>
  404f1a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  404f1e:	f10b 0b02 	add.w	fp, fp, #2
  404f22:	f8cd b00c 	str.w	fp, [sp, #12]
  404f26:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  404f2a:	930b      	str	r3, [sp, #44]	; 0x2c
  404f2c:	f040 821b 	bne.w	405366 <_vfiprintf_r+0x6d6>
  404f30:	9d04      	ldr	r5, [sp, #16]
  404f32:	f8dd b00c 	ldr.w	fp, [sp, #12]
  404f36:	ebcb 0405 	rsb	r4, fp, r5
  404f3a:	2c00      	cmp	r4, #0
  404f3c:	f340 8213 	ble.w	405366 <_vfiprintf_r+0x6d6>
  404f40:	2c10      	cmp	r4, #16
  404f42:	f340 8489 	ble.w	405858 <_vfiprintf_r+0xbc8>
  404f46:	4dbe      	ldr	r5, [pc, #760]	; (405240 <_vfiprintf_r+0x5b0>)
  404f48:	9a15      	ldr	r2, [sp, #84]	; 0x54
  404f4a:	462b      	mov	r3, r5
  404f4c:	9814      	ldr	r0, [sp, #80]	; 0x50
  404f4e:	4625      	mov	r5, r4
  404f50:	f04f 0b10 	mov.w	fp, #16
  404f54:	4664      	mov	r4, ip
  404f56:	46b4      	mov	ip, r6
  404f58:	461e      	mov	r6, r3
  404f5a:	e006      	b.n	404f6a <_vfiprintf_r+0x2da>
  404f5c:	1c83      	adds	r3, r0, #2
  404f5e:	f10c 0c08 	add.w	ip, ip, #8
  404f62:	4608      	mov	r0, r1
  404f64:	3d10      	subs	r5, #16
  404f66:	2d10      	cmp	r5, #16
  404f68:	dd11      	ble.n	404f8e <_vfiprintf_r+0x2fe>
  404f6a:	1c41      	adds	r1, r0, #1
  404f6c:	3210      	adds	r2, #16
  404f6e:	2907      	cmp	r1, #7
  404f70:	9215      	str	r2, [sp, #84]	; 0x54
  404f72:	e88c 0840 	stmia.w	ip, {r6, fp}
  404f76:	9114      	str	r1, [sp, #80]	; 0x50
  404f78:	ddf0      	ble.n	404f5c <_vfiprintf_r+0x2cc>
  404f7a:	2a00      	cmp	r2, #0
  404f7c:	f040 81e6 	bne.w	40534c <_vfiprintf_r+0x6bc>
  404f80:	3d10      	subs	r5, #16
  404f82:	2d10      	cmp	r5, #16
  404f84:	f04f 0301 	mov.w	r3, #1
  404f88:	4610      	mov	r0, r2
  404f8a:	46cc      	mov	ip, r9
  404f8c:	dced      	bgt.n	404f6a <_vfiprintf_r+0x2da>
  404f8e:	4631      	mov	r1, r6
  404f90:	4666      	mov	r6, ip
  404f92:	46a4      	mov	ip, r4
  404f94:	462c      	mov	r4, r5
  404f96:	460d      	mov	r5, r1
  404f98:	4422      	add	r2, r4
  404f9a:	2b07      	cmp	r3, #7
  404f9c:	9215      	str	r2, [sp, #84]	; 0x54
  404f9e:	6035      	str	r5, [r6, #0]
  404fa0:	6074      	str	r4, [r6, #4]
  404fa2:	9314      	str	r3, [sp, #80]	; 0x50
  404fa4:	f300 836d 	bgt.w	405682 <_vfiprintf_r+0x9f2>
  404fa8:	3608      	adds	r6, #8
  404faa:	1c59      	adds	r1, r3, #1
  404fac:	e1de      	b.n	40536c <_vfiprintf_r+0x6dc>
  404fae:	f01a 0f20 	tst.w	sl, #32
  404fb2:	9004      	str	r0, [sp, #16]
  404fb4:	46ac      	mov	ip, r5
  404fb6:	f000 808d 	beq.w	4050d4 <_vfiprintf_r+0x444>
  404fba:	9d08      	ldr	r5, [sp, #32]
  404fbc:	1deb      	adds	r3, r5, #7
  404fbe:	f023 0307 	bic.w	r3, r3, #7
  404fc2:	f103 0b08 	add.w	fp, r3, #8
  404fc6:	e9d3 4500 	ldrd	r4, r5, [r3]
  404fca:	f8cd b020 	str.w	fp, [sp, #32]
  404fce:	2301      	movs	r3, #1
  404fd0:	e76f      	b.n	404eb2 <_vfiprintf_r+0x222>
  404fd2:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  404fd6:	f898 3000 	ldrb.w	r3, [r8]
  404fda:	e6c6      	b.n	404d6a <_vfiprintf_r+0xda>
  404fdc:	f04a 0a10 	orr.w	sl, sl, #16
  404fe0:	f01a 0f20 	tst.w	sl, #32
  404fe4:	9004      	str	r0, [sp, #16]
  404fe6:	46ac      	mov	ip, r5
  404fe8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  404fec:	f000 80c8 	beq.w	405180 <_vfiprintf_r+0x4f0>
  404ff0:	9c08      	ldr	r4, [sp, #32]
  404ff2:	1de1      	adds	r1, r4, #7
  404ff4:	f021 0107 	bic.w	r1, r1, #7
  404ff8:	e9d1 2300 	ldrd	r2, r3, [r1]
  404ffc:	3108      	adds	r1, #8
  404ffe:	9108      	str	r1, [sp, #32]
  405000:	4614      	mov	r4, r2
  405002:	461d      	mov	r5, r3
  405004:	2a00      	cmp	r2, #0
  405006:	f173 0b00 	sbcs.w	fp, r3, #0
  40500a:	f2c0 83ce 	blt.w	4057aa <_vfiprintf_r+0xb1a>
  40500e:	f1bc 0f00 	cmp.w	ip, #0
  405012:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  405016:	bfa8      	it	ge
  405018:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40501c:	ea54 0205 	orrs.w	r2, r4, r5
  405020:	9007      	str	r0, [sp, #28]
  405022:	f8cd c014 	str.w	ip, [sp, #20]
  405026:	f04f 0301 	mov.w	r3, #1
  40502a:	f43f af53 	beq.w	404ed4 <_vfiprintf_r+0x244>
  40502e:	2b01      	cmp	r3, #1
  405030:	f000 8319 	beq.w	405666 <_vfiprintf_r+0x9d6>
  405034:	2b02      	cmp	r3, #2
  405036:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  40503a:	f040 824c 	bne.w	4054d6 <_vfiprintf_r+0x846>
  40503e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405042:	4619      	mov	r1, r3
  405044:	f004 000f 	and.w	r0, r4, #15
  405048:	0922      	lsrs	r2, r4, #4
  40504a:	f81b 0000 	ldrb.w	r0, [fp, r0]
  40504e:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  405052:	092b      	lsrs	r3, r5, #4
  405054:	7008      	strb	r0, [r1, #0]
  405056:	ea52 0003 	orrs.w	r0, r2, r3
  40505a:	460f      	mov	r7, r1
  40505c:	4614      	mov	r4, r2
  40505e:	461d      	mov	r5, r3
  405060:	f101 31ff 	add.w	r1, r1, #4294967295
  405064:	d1ee      	bne.n	405044 <_vfiprintf_r+0x3b4>
  405066:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  40506a:	ebc7 0309 	rsb	r3, r7, r9
  40506e:	9305      	str	r3, [sp, #20]
  405070:	e742      	b.n	404ef8 <_vfiprintf_r+0x268>
  405072:	f04a 0a10 	orr.w	sl, sl, #16
  405076:	f01a 0320 	ands.w	r3, sl, #32
  40507a:	9004      	str	r0, [sp, #16]
  40507c:	46ac      	mov	ip, r5
  40507e:	f47f af0c 	bne.w	404e9a <_vfiprintf_r+0x20a>
  405082:	f01a 0210 	ands.w	r2, sl, #16
  405086:	f040 8311 	bne.w	4056ac <_vfiprintf_r+0xa1c>
  40508a:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  40508e:	f000 830d 	beq.w	4056ac <_vfiprintf_r+0xa1c>
  405092:	f8dd b020 	ldr.w	fp, [sp, #32]
  405096:	4613      	mov	r3, r2
  405098:	f8bb 4000 	ldrh.w	r4, [fp]
  40509c:	f10b 0b04 	add.w	fp, fp, #4
  4050a0:	2500      	movs	r5, #0
  4050a2:	f8cd b020 	str.w	fp, [sp, #32]
  4050a6:	e704      	b.n	404eb2 <_vfiprintf_r+0x222>
  4050a8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4050ac:	2000      	movs	r0, #0
  4050ae:	f818 3b01 	ldrb.w	r3, [r8], #1
  4050b2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4050b6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  4050ba:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4050be:	2a09      	cmp	r2, #9
  4050c0:	d9f5      	bls.n	4050ae <_vfiprintf_r+0x41e>
  4050c2:	e654      	b.n	404d6e <_vfiprintf_r+0xde>
  4050c4:	f04a 0a10 	orr.w	sl, sl, #16
  4050c8:	f01a 0f20 	tst.w	sl, #32
  4050cc:	9004      	str	r0, [sp, #16]
  4050ce:	46ac      	mov	ip, r5
  4050d0:	f47f af73 	bne.w	404fba <_vfiprintf_r+0x32a>
  4050d4:	f01a 0f10 	tst.w	sl, #16
  4050d8:	f040 82ef 	bne.w	4056ba <_vfiprintf_r+0xa2a>
  4050dc:	f01a 0f40 	tst.w	sl, #64	; 0x40
  4050e0:	f000 82eb 	beq.w	4056ba <_vfiprintf_r+0xa2a>
  4050e4:	f8dd b020 	ldr.w	fp, [sp, #32]
  4050e8:	2500      	movs	r5, #0
  4050ea:	f8bb 4000 	ldrh.w	r4, [fp]
  4050ee:	f10b 0b04 	add.w	fp, fp, #4
  4050f2:	2301      	movs	r3, #1
  4050f4:	f8cd b020 	str.w	fp, [sp, #32]
  4050f8:	e6db      	b.n	404eb2 <_vfiprintf_r+0x222>
  4050fa:	46ac      	mov	ip, r5
  4050fc:	4d51      	ldr	r5, [pc, #324]	; (405244 <_vfiprintf_r+0x5b4>)
  4050fe:	f01a 0f20 	tst.w	sl, #32
  405102:	9004      	str	r0, [sp, #16]
  405104:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405108:	950a      	str	r5, [sp, #40]	; 0x28
  40510a:	f000 80f0 	beq.w	4052ee <_vfiprintf_r+0x65e>
  40510e:	9d08      	ldr	r5, [sp, #32]
  405110:	1dea      	adds	r2, r5, #7
  405112:	f022 0207 	bic.w	r2, r2, #7
  405116:	f102 0b08 	add.w	fp, r2, #8
  40511a:	f8cd b020 	str.w	fp, [sp, #32]
  40511e:	e9d2 4500 	ldrd	r4, r5, [r2]
  405122:	f01a 0f01 	tst.w	sl, #1
  405126:	f000 82aa 	beq.w	40567e <_vfiprintf_r+0x9ee>
  40512a:	ea54 0b05 	orrs.w	fp, r4, r5
  40512e:	f000 82a6 	beq.w	40567e <_vfiprintf_r+0x9ee>
  405132:	2230      	movs	r2, #48	; 0x30
  405134:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  405138:	f04a 0a02 	orr.w	sl, sl, #2
  40513c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405140:	2302      	movs	r3, #2
  405142:	e6b6      	b.n	404eb2 <_vfiprintf_r+0x222>
  405144:	9b08      	ldr	r3, [sp, #32]
  405146:	f8dd b020 	ldr.w	fp, [sp, #32]
  40514a:	681b      	ldr	r3, [r3, #0]
  40514c:	2401      	movs	r4, #1
  40514e:	f04f 0500 	mov.w	r5, #0
  405152:	f10b 0b04 	add.w	fp, fp, #4
  405156:	9004      	str	r0, [sp, #16]
  405158:	9403      	str	r4, [sp, #12]
  40515a:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40515e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  405162:	f8cd b020 	str.w	fp, [sp, #32]
  405166:	9405      	str	r4, [sp, #20]
  405168:	af16      	add	r7, sp, #88	; 0x58
  40516a:	f04f 0c00 	mov.w	ip, #0
  40516e:	e6d0      	b.n	404f12 <_vfiprintf_r+0x282>
  405170:	f01a 0f20 	tst.w	sl, #32
  405174:	9004      	str	r0, [sp, #16]
  405176:	46ac      	mov	ip, r5
  405178:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40517c:	f47f af38 	bne.w	404ff0 <_vfiprintf_r+0x360>
  405180:	f01a 0f10 	tst.w	sl, #16
  405184:	f040 82a7 	bne.w	4056d6 <_vfiprintf_r+0xa46>
  405188:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40518c:	f000 82a3 	beq.w	4056d6 <_vfiprintf_r+0xa46>
  405190:	f8dd b020 	ldr.w	fp, [sp, #32]
  405194:	f9bb 4000 	ldrsh.w	r4, [fp]
  405198:	f10b 0b04 	add.w	fp, fp, #4
  40519c:	17e5      	asrs	r5, r4, #31
  40519e:	4622      	mov	r2, r4
  4051a0:	462b      	mov	r3, r5
  4051a2:	f8cd b020 	str.w	fp, [sp, #32]
  4051a6:	e72d      	b.n	405004 <_vfiprintf_r+0x374>
  4051a8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  4051ac:	f898 3000 	ldrb.w	r3, [r8]
  4051b0:	e5db      	b.n	404d6a <_vfiprintf_r+0xda>
  4051b2:	f898 3000 	ldrb.w	r3, [r8]
  4051b6:	4642      	mov	r2, r8
  4051b8:	2b6c      	cmp	r3, #108	; 0x6c
  4051ba:	bf03      	ittte	eq
  4051bc:	f108 0801 	addeq.w	r8, r8, #1
  4051c0:	f04a 0a20 	orreq.w	sl, sl, #32
  4051c4:	7853      	ldrbeq	r3, [r2, #1]
  4051c6:	f04a 0a10 	orrne.w	sl, sl, #16
  4051ca:	e5ce      	b.n	404d6a <_vfiprintf_r+0xda>
  4051cc:	f01a 0f20 	tst.w	sl, #32
  4051d0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  4051d4:	f000 82f7 	beq.w	4057c6 <_vfiprintf_r+0xb36>
  4051d8:	9c08      	ldr	r4, [sp, #32]
  4051da:	6821      	ldr	r1, [r4, #0]
  4051dc:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4051de:	17e5      	asrs	r5, r4, #31
  4051e0:	462b      	mov	r3, r5
  4051e2:	9d08      	ldr	r5, [sp, #32]
  4051e4:	4622      	mov	r2, r4
  4051e6:	3504      	adds	r5, #4
  4051e8:	9508      	str	r5, [sp, #32]
  4051ea:	e9c1 2300 	strd	r2, r3, [r1]
  4051ee:	e582      	b.n	404cf6 <_vfiprintf_r+0x66>
  4051f0:	9c08      	ldr	r4, [sp, #32]
  4051f2:	46ac      	mov	ip, r5
  4051f4:	6827      	ldr	r7, [r4, #0]
  4051f6:	f04f 0500 	mov.w	r5, #0
  4051fa:	9004      	str	r0, [sp, #16]
  4051fc:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  405200:	3404      	adds	r4, #4
  405202:	2f00      	cmp	r7, #0
  405204:	f000 8332 	beq.w	40586c <_vfiprintf_r+0xbdc>
  405208:	f1bc 0f00 	cmp.w	ip, #0
  40520c:	4638      	mov	r0, r7
  40520e:	f2c0 8307 	blt.w	405820 <_vfiprintf_r+0xb90>
  405212:	4662      	mov	r2, ip
  405214:	2100      	movs	r1, #0
  405216:	f8cd c004 	str.w	ip, [sp, #4]
  40521a:	f002 fb6b 	bl	4078f4 <memchr>
  40521e:	f8dd c004 	ldr.w	ip, [sp, #4]
  405222:	2800      	cmp	r0, #0
  405224:	f000 833a 	beq.w	40589c <_vfiprintf_r+0xc0c>
  405228:	1bc0      	subs	r0, r0, r7
  40522a:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40522e:	4560      	cmp	r0, ip
  405230:	bfa8      	it	ge
  405232:	4660      	movge	r0, ip
  405234:	9005      	str	r0, [sp, #20]
  405236:	9408      	str	r4, [sp, #32]
  405238:	9507      	str	r5, [sp, #28]
  40523a:	f04f 0c00 	mov.w	ip, #0
  40523e:	e65b      	b.n	404ef8 <_vfiprintf_r+0x268>
  405240:	00409acc 	.word	0x00409acc
  405244:	00409a78 	.word	0x00409a78
  405248:	9b08      	ldr	r3, [sp, #32]
  40524a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40524e:	9004      	str	r0, [sp, #16]
  405250:	48b2      	ldr	r0, [pc, #712]	; (40551c <_vfiprintf_r+0x88c>)
  405252:	681c      	ldr	r4, [r3, #0]
  405254:	2230      	movs	r2, #48	; 0x30
  405256:	2378      	movs	r3, #120	; 0x78
  405258:	f10b 0b04 	add.w	fp, fp, #4
  40525c:	46ac      	mov	ip, r5
  40525e:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  405262:	f04a 0a02 	orr.w	sl, sl, #2
  405266:	f8cd b020 	str.w	fp, [sp, #32]
  40526a:	2500      	movs	r5, #0
  40526c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405270:	900a      	str	r0, [sp, #40]	; 0x28
  405272:	2302      	movs	r3, #2
  405274:	e61d      	b.n	404eb2 <_vfiprintf_r+0x222>
  405276:	f04a 0a20 	orr.w	sl, sl, #32
  40527a:	f898 3000 	ldrb.w	r3, [r8]
  40527e:	e574      	b.n	404d6a <_vfiprintf_r+0xda>
  405280:	f8dd b020 	ldr.w	fp, [sp, #32]
  405284:	f8db 0000 	ldr.w	r0, [fp]
  405288:	f10b 0304 	add.w	r3, fp, #4
  40528c:	2800      	cmp	r0, #0
  40528e:	f6ff adf7 	blt.w	404e80 <_vfiprintf_r+0x1f0>
  405292:	9308      	str	r3, [sp, #32]
  405294:	f898 3000 	ldrb.w	r3, [r8]
  405298:	e567      	b.n	404d6a <_vfiprintf_r+0xda>
  40529a:	f898 3000 	ldrb.w	r3, [r8]
  40529e:	212b      	movs	r1, #43	; 0x2b
  4052a0:	e563      	b.n	404d6a <_vfiprintf_r+0xda>
  4052a2:	f898 3000 	ldrb.w	r3, [r8]
  4052a6:	f108 0401 	add.w	r4, r8, #1
  4052aa:	2b2a      	cmp	r3, #42	; 0x2a
  4052ac:	f000 8305 	beq.w	4058ba <_vfiprintf_r+0xc2a>
  4052b0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4052b4:	2a09      	cmp	r2, #9
  4052b6:	bf98      	it	ls
  4052b8:	2500      	movls	r5, #0
  4052ba:	f200 82fa 	bhi.w	4058b2 <_vfiprintf_r+0xc22>
  4052be:	f814 3b01 	ldrb.w	r3, [r4], #1
  4052c2:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  4052c6:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  4052ca:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4052ce:	2a09      	cmp	r2, #9
  4052d0:	d9f5      	bls.n	4052be <_vfiprintf_r+0x62e>
  4052d2:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  4052d6:	46a0      	mov	r8, r4
  4052d8:	e549      	b.n	404d6e <_vfiprintf_r+0xde>
  4052da:	4c90      	ldr	r4, [pc, #576]	; (40551c <_vfiprintf_r+0x88c>)
  4052dc:	f01a 0f20 	tst.w	sl, #32
  4052e0:	9004      	str	r0, [sp, #16]
  4052e2:	46ac      	mov	ip, r5
  4052e4:	940a      	str	r4, [sp, #40]	; 0x28
  4052e6:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  4052ea:	f47f af10 	bne.w	40510e <_vfiprintf_r+0x47e>
  4052ee:	f01a 0f10 	tst.w	sl, #16
  4052f2:	f040 81ea 	bne.w	4056ca <_vfiprintf_r+0xa3a>
  4052f6:	f01a 0f40 	tst.w	sl, #64	; 0x40
  4052fa:	f000 81e6 	beq.w	4056ca <_vfiprintf_r+0xa3a>
  4052fe:	f8dd b020 	ldr.w	fp, [sp, #32]
  405302:	2500      	movs	r5, #0
  405304:	f8bb 4000 	ldrh.w	r4, [fp]
  405308:	f10b 0b04 	add.w	fp, fp, #4
  40530c:	f8cd b020 	str.w	fp, [sp, #32]
  405310:	e707      	b.n	405122 <_vfiprintf_r+0x492>
  405312:	f898 3000 	ldrb.w	r3, [r8]
  405316:	2900      	cmp	r1, #0
  405318:	f47f ad27 	bne.w	404d6a <_vfiprintf_r+0xda>
  40531c:	2120      	movs	r1, #32
  40531e:	e524      	b.n	404d6a <_vfiprintf_r+0xda>
  405320:	f04a 0a01 	orr.w	sl, sl, #1
  405324:	f898 3000 	ldrb.w	r3, [r8]
  405328:	e51f      	b.n	404d6a <_vfiprintf_r+0xda>
  40532a:	9004      	str	r0, [sp, #16]
  40532c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  405330:	2b00      	cmp	r3, #0
  405332:	f000 80f9 	beq.w	405528 <_vfiprintf_r+0x898>
  405336:	2501      	movs	r5, #1
  405338:	f04f 0b00 	mov.w	fp, #0
  40533c:	9503      	str	r5, [sp, #12]
  40533e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  405342:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  405346:	9505      	str	r5, [sp, #20]
  405348:	af16      	add	r7, sp, #88	; 0x58
  40534a:	e70e      	b.n	40516a <_vfiprintf_r+0x4da>
  40534c:	9806      	ldr	r0, [sp, #24]
  40534e:	9902      	ldr	r1, [sp, #8]
  405350:	aa13      	add	r2, sp, #76	; 0x4c
  405352:	f7ff fc61 	bl	404c18 <__sprint_r.part.0>
  405356:	2800      	cmp	r0, #0
  405358:	f040 80ed 	bne.w	405536 <_vfiprintf_r+0x8a6>
  40535c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40535e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405360:	1c43      	adds	r3, r0, #1
  405362:	46cc      	mov	ip, r9
  405364:	e5fe      	b.n	404f64 <_vfiprintf_r+0x2d4>
  405366:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405368:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40536a:	1c59      	adds	r1, r3, #1
  40536c:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  405370:	b168      	cbz	r0, 40538e <_vfiprintf_r+0x6fe>
  405372:	3201      	adds	r2, #1
  405374:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  405378:	2301      	movs	r3, #1
  40537a:	2907      	cmp	r1, #7
  40537c:	9215      	str	r2, [sp, #84]	; 0x54
  40537e:	9114      	str	r1, [sp, #80]	; 0x50
  405380:	e886 0009 	stmia.w	r6, {r0, r3}
  405384:	f300 8160 	bgt.w	405648 <_vfiprintf_r+0x9b8>
  405388:	460b      	mov	r3, r1
  40538a:	3608      	adds	r6, #8
  40538c:	3101      	adds	r1, #1
  40538e:	9c07      	ldr	r4, [sp, #28]
  405390:	b164      	cbz	r4, 4053ac <_vfiprintf_r+0x71c>
  405392:	3202      	adds	r2, #2
  405394:	a812      	add	r0, sp, #72	; 0x48
  405396:	2302      	movs	r3, #2
  405398:	2907      	cmp	r1, #7
  40539a:	9215      	str	r2, [sp, #84]	; 0x54
  40539c:	9114      	str	r1, [sp, #80]	; 0x50
  40539e:	e886 0009 	stmia.w	r6, {r0, r3}
  4053a2:	f300 8157 	bgt.w	405654 <_vfiprintf_r+0x9c4>
  4053a6:	460b      	mov	r3, r1
  4053a8:	3608      	adds	r6, #8
  4053aa:	3101      	adds	r1, #1
  4053ac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4053ae:	2d80      	cmp	r5, #128	; 0x80
  4053b0:	f000 8101 	beq.w	4055b6 <_vfiprintf_r+0x926>
  4053b4:	9d05      	ldr	r5, [sp, #20]
  4053b6:	ebc5 040c 	rsb	r4, r5, ip
  4053ba:	2c00      	cmp	r4, #0
  4053bc:	dd2f      	ble.n	40541e <_vfiprintf_r+0x78e>
  4053be:	2c10      	cmp	r4, #16
  4053c0:	4d57      	ldr	r5, [pc, #348]	; (405520 <_vfiprintf_r+0x890>)
  4053c2:	dd22      	ble.n	40540a <_vfiprintf_r+0x77a>
  4053c4:	4630      	mov	r0, r6
  4053c6:	f04f 0b10 	mov.w	fp, #16
  4053ca:	462e      	mov	r6, r5
  4053cc:	4625      	mov	r5, r4
  4053ce:	9c06      	ldr	r4, [sp, #24]
  4053d0:	e006      	b.n	4053e0 <_vfiprintf_r+0x750>
  4053d2:	f103 0c02 	add.w	ip, r3, #2
  4053d6:	3008      	adds	r0, #8
  4053d8:	460b      	mov	r3, r1
  4053da:	3d10      	subs	r5, #16
  4053dc:	2d10      	cmp	r5, #16
  4053de:	dd10      	ble.n	405402 <_vfiprintf_r+0x772>
  4053e0:	1c59      	adds	r1, r3, #1
  4053e2:	3210      	adds	r2, #16
  4053e4:	2907      	cmp	r1, #7
  4053e6:	9215      	str	r2, [sp, #84]	; 0x54
  4053e8:	e880 0840 	stmia.w	r0, {r6, fp}
  4053ec:	9114      	str	r1, [sp, #80]	; 0x50
  4053ee:	ddf0      	ble.n	4053d2 <_vfiprintf_r+0x742>
  4053f0:	2a00      	cmp	r2, #0
  4053f2:	d163      	bne.n	4054bc <_vfiprintf_r+0x82c>
  4053f4:	3d10      	subs	r5, #16
  4053f6:	2d10      	cmp	r5, #16
  4053f8:	f04f 0c01 	mov.w	ip, #1
  4053fc:	4613      	mov	r3, r2
  4053fe:	4648      	mov	r0, r9
  405400:	dcee      	bgt.n	4053e0 <_vfiprintf_r+0x750>
  405402:	462c      	mov	r4, r5
  405404:	4661      	mov	r1, ip
  405406:	4635      	mov	r5, r6
  405408:	4606      	mov	r6, r0
  40540a:	4422      	add	r2, r4
  40540c:	2907      	cmp	r1, #7
  40540e:	9215      	str	r2, [sp, #84]	; 0x54
  405410:	6035      	str	r5, [r6, #0]
  405412:	6074      	str	r4, [r6, #4]
  405414:	9114      	str	r1, [sp, #80]	; 0x50
  405416:	f300 80c1 	bgt.w	40559c <_vfiprintf_r+0x90c>
  40541a:	3608      	adds	r6, #8
  40541c:	3101      	adds	r1, #1
  40541e:	9d05      	ldr	r5, [sp, #20]
  405420:	2907      	cmp	r1, #7
  405422:	442a      	add	r2, r5
  405424:	9215      	str	r2, [sp, #84]	; 0x54
  405426:	6037      	str	r7, [r6, #0]
  405428:	6075      	str	r5, [r6, #4]
  40542a:	9114      	str	r1, [sp, #80]	; 0x50
  40542c:	f340 80c1 	ble.w	4055b2 <_vfiprintf_r+0x922>
  405430:	2a00      	cmp	r2, #0
  405432:	f040 8130 	bne.w	405696 <_vfiprintf_r+0xa06>
  405436:	9214      	str	r2, [sp, #80]	; 0x50
  405438:	464e      	mov	r6, r9
  40543a:	f01a 0f04 	tst.w	sl, #4
  40543e:	f000 808b 	beq.w	405558 <_vfiprintf_r+0x8c8>
  405442:	9d04      	ldr	r5, [sp, #16]
  405444:	f8dd b00c 	ldr.w	fp, [sp, #12]
  405448:	ebcb 0405 	rsb	r4, fp, r5
  40544c:	2c00      	cmp	r4, #0
  40544e:	f340 8083 	ble.w	405558 <_vfiprintf_r+0x8c8>
  405452:	2c10      	cmp	r4, #16
  405454:	f340 821e 	ble.w	405894 <_vfiprintf_r+0xc04>
  405458:	9914      	ldr	r1, [sp, #80]	; 0x50
  40545a:	4d32      	ldr	r5, [pc, #200]	; (405524 <_vfiprintf_r+0x894>)
  40545c:	2710      	movs	r7, #16
  40545e:	f8dd a018 	ldr.w	sl, [sp, #24]
  405462:	f8dd b008 	ldr.w	fp, [sp, #8]
  405466:	e005      	b.n	405474 <_vfiprintf_r+0x7e4>
  405468:	1c88      	adds	r0, r1, #2
  40546a:	3608      	adds	r6, #8
  40546c:	4619      	mov	r1, r3
  40546e:	3c10      	subs	r4, #16
  405470:	2c10      	cmp	r4, #16
  405472:	dd10      	ble.n	405496 <_vfiprintf_r+0x806>
  405474:	1c4b      	adds	r3, r1, #1
  405476:	3210      	adds	r2, #16
  405478:	2b07      	cmp	r3, #7
  40547a:	9215      	str	r2, [sp, #84]	; 0x54
  40547c:	e886 00a0 	stmia.w	r6, {r5, r7}
  405480:	9314      	str	r3, [sp, #80]	; 0x50
  405482:	ddf1      	ble.n	405468 <_vfiprintf_r+0x7d8>
  405484:	2a00      	cmp	r2, #0
  405486:	d17d      	bne.n	405584 <_vfiprintf_r+0x8f4>
  405488:	3c10      	subs	r4, #16
  40548a:	2c10      	cmp	r4, #16
  40548c:	f04f 0001 	mov.w	r0, #1
  405490:	4611      	mov	r1, r2
  405492:	464e      	mov	r6, r9
  405494:	dcee      	bgt.n	405474 <_vfiprintf_r+0x7e4>
  405496:	4422      	add	r2, r4
  405498:	2807      	cmp	r0, #7
  40549a:	9215      	str	r2, [sp, #84]	; 0x54
  40549c:	6035      	str	r5, [r6, #0]
  40549e:	6074      	str	r4, [r6, #4]
  4054a0:	9014      	str	r0, [sp, #80]	; 0x50
  4054a2:	dd59      	ble.n	405558 <_vfiprintf_r+0x8c8>
  4054a4:	2a00      	cmp	r2, #0
  4054a6:	d14f      	bne.n	405548 <_vfiprintf_r+0x8b8>
  4054a8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4054aa:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4054ae:	9d04      	ldr	r5, [sp, #16]
  4054b0:	45ab      	cmp	fp, r5
  4054b2:	bfac      	ite	ge
  4054b4:	445c      	addge	r4, fp
  4054b6:	1964      	addlt	r4, r4, r5
  4054b8:	9409      	str	r4, [sp, #36]	; 0x24
  4054ba:	e05e      	b.n	40557a <_vfiprintf_r+0x8ea>
  4054bc:	4620      	mov	r0, r4
  4054be:	9902      	ldr	r1, [sp, #8]
  4054c0:	aa13      	add	r2, sp, #76	; 0x4c
  4054c2:	f7ff fba9 	bl	404c18 <__sprint_r.part.0>
  4054c6:	2800      	cmp	r0, #0
  4054c8:	d135      	bne.n	405536 <_vfiprintf_r+0x8a6>
  4054ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4054cc:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4054ce:	f103 0c01 	add.w	ip, r3, #1
  4054d2:	4648      	mov	r0, r9
  4054d4:	e781      	b.n	4053da <_vfiprintf_r+0x74a>
  4054d6:	08e0      	lsrs	r0, r4, #3
  4054d8:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  4054dc:	f004 0207 	and.w	r2, r4, #7
  4054e0:	08e9      	lsrs	r1, r5, #3
  4054e2:	3230      	adds	r2, #48	; 0x30
  4054e4:	ea50 0b01 	orrs.w	fp, r0, r1
  4054e8:	461f      	mov	r7, r3
  4054ea:	701a      	strb	r2, [r3, #0]
  4054ec:	4604      	mov	r4, r0
  4054ee:	460d      	mov	r5, r1
  4054f0:	f103 33ff 	add.w	r3, r3, #4294967295
  4054f4:	d1ef      	bne.n	4054d6 <_vfiprintf_r+0x846>
  4054f6:	f01a 0f01 	tst.w	sl, #1
  4054fa:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  4054fe:	4639      	mov	r1, r7
  405500:	f000 80b9 	beq.w	405676 <_vfiprintf_r+0x9e6>
  405504:	2a30      	cmp	r2, #48	; 0x30
  405506:	f43f acf4 	beq.w	404ef2 <_vfiprintf_r+0x262>
  40550a:	461f      	mov	r7, r3
  40550c:	ebc7 0509 	rsb	r5, r7, r9
  405510:	2330      	movs	r3, #48	; 0x30
  405512:	9505      	str	r5, [sp, #20]
  405514:	f801 3c01 	strb.w	r3, [r1, #-1]
  405518:	e4ee      	b.n	404ef8 <_vfiprintf_r+0x268>
  40551a:	bf00      	nop
  40551c:	00409a8c 	.word	0x00409a8c
  405520:	00409abc 	.word	0x00409abc
  405524:	00409acc 	.word	0x00409acc
  405528:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40552a:	b123      	cbz	r3, 405536 <_vfiprintf_r+0x8a6>
  40552c:	9806      	ldr	r0, [sp, #24]
  40552e:	9902      	ldr	r1, [sp, #8]
  405530:	aa13      	add	r2, sp, #76	; 0x4c
  405532:	f7ff fb71 	bl	404c18 <__sprint_r.part.0>
  405536:	9c02      	ldr	r4, [sp, #8]
  405538:	89a3      	ldrh	r3, [r4, #12]
  40553a:	065b      	lsls	r3, r3, #25
  40553c:	f53f ac98 	bmi.w	404e70 <_vfiprintf_r+0x1e0>
  405540:	9809      	ldr	r0, [sp, #36]	; 0x24
  405542:	b031      	add	sp, #196	; 0xc4
  405544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405548:	9806      	ldr	r0, [sp, #24]
  40554a:	9902      	ldr	r1, [sp, #8]
  40554c:	aa13      	add	r2, sp, #76	; 0x4c
  40554e:	f7ff fb63 	bl	404c18 <__sprint_r.part.0>
  405552:	2800      	cmp	r0, #0
  405554:	d1ef      	bne.n	405536 <_vfiprintf_r+0x8a6>
  405556:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405558:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40555a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40555e:	9d04      	ldr	r5, [sp, #16]
  405560:	45ab      	cmp	fp, r5
  405562:	bfac      	ite	ge
  405564:	445c      	addge	r4, fp
  405566:	1964      	addlt	r4, r4, r5
  405568:	9409      	str	r4, [sp, #36]	; 0x24
  40556a:	b132      	cbz	r2, 40557a <_vfiprintf_r+0x8ea>
  40556c:	9806      	ldr	r0, [sp, #24]
  40556e:	9902      	ldr	r1, [sp, #8]
  405570:	aa13      	add	r2, sp, #76	; 0x4c
  405572:	f7ff fb51 	bl	404c18 <__sprint_r.part.0>
  405576:	2800      	cmp	r0, #0
  405578:	d1dd      	bne.n	405536 <_vfiprintf_r+0x8a6>
  40557a:	2000      	movs	r0, #0
  40557c:	9014      	str	r0, [sp, #80]	; 0x50
  40557e:	464e      	mov	r6, r9
  405580:	f7ff bbb9 	b.w	404cf6 <_vfiprintf_r+0x66>
  405584:	4650      	mov	r0, sl
  405586:	4659      	mov	r1, fp
  405588:	aa13      	add	r2, sp, #76	; 0x4c
  40558a:	f7ff fb45 	bl	404c18 <__sprint_r.part.0>
  40558e:	2800      	cmp	r0, #0
  405590:	d1d1      	bne.n	405536 <_vfiprintf_r+0x8a6>
  405592:	9914      	ldr	r1, [sp, #80]	; 0x50
  405594:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405596:	1c48      	adds	r0, r1, #1
  405598:	464e      	mov	r6, r9
  40559a:	e768      	b.n	40546e <_vfiprintf_r+0x7de>
  40559c:	2a00      	cmp	r2, #0
  40559e:	f040 80f7 	bne.w	405790 <_vfiprintf_r+0xb00>
  4055a2:	9c05      	ldr	r4, [sp, #20]
  4055a4:	2301      	movs	r3, #1
  4055a6:	9720      	str	r7, [sp, #128]	; 0x80
  4055a8:	9421      	str	r4, [sp, #132]	; 0x84
  4055aa:	9415      	str	r4, [sp, #84]	; 0x54
  4055ac:	4622      	mov	r2, r4
  4055ae:	9314      	str	r3, [sp, #80]	; 0x50
  4055b0:	464e      	mov	r6, r9
  4055b2:	3608      	adds	r6, #8
  4055b4:	e741      	b.n	40543a <_vfiprintf_r+0x7aa>
  4055b6:	9d04      	ldr	r5, [sp, #16]
  4055b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4055bc:	ebcb 0405 	rsb	r4, fp, r5
  4055c0:	2c00      	cmp	r4, #0
  4055c2:	f77f aef7 	ble.w	4053b4 <_vfiprintf_r+0x724>
  4055c6:	2c10      	cmp	r4, #16
  4055c8:	4da6      	ldr	r5, [pc, #664]	; (405864 <_vfiprintf_r+0xbd4>)
  4055ca:	f340 8170 	ble.w	4058ae <_vfiprintf_r+0xc1e>
  4055ce:	4629      	mov	r1, r5
  4055d0:	f04f 0b10 	mov.w	fp, #16
  4055d4:	4625      	mov	r5, r4
  4055d6:	4664      	mov	r4, ip
  4055d8:	46b4      	mov	ip, r6
  4055da:	460e      	mov	r6, r1
  4055dc:	e006      	b.n	4055ec <_vfiprintf_r+0x95c>
  4055de:	1c98      	adds	r0, r3, #2
  4055e0:	f10c 0c08 	add.w	ip, ip, #8
  4055e4:	460b      	mov	r3, r1
  4055e6:	3d10      	subs	r5, #16
  4055e8:	2d10      	cmp	r5, #16
  4055ea:	dd0f      	ble.n	40560c <_vfiprintf_r+0x97c>
  4055ec:	1c59      	adds	r1, r3, #1
  4055ee:	3210      	adds	r2, #16
  4055f0:	2907      	cmp	r1, #7
  4055f2:	9215      	str	r2, [sp, #84]	; 0x54
  4055f4:	e88c 0840 	stmia.w	ip, {r6, fp}
  4055f8:	9114      	str	r1, [sp, #80]	; 0x50
  4055fa:	ddf0      	ble.n	4055de <_vfiprintf_r+0x94e>
  4055fc:	b9ba      	cbnz	r2, 40562e <_vfiprintf_r+0x99e>
  4055fe:	3d10      	subs	r5, #16
  405600:	2d10      	cmp	r5, #16
  405602:	f04f 0001 	mov.w	r0, #1
  405606:	4613      	mov	r3, r2
  405608:	46cc      	mov	ip, r9
  40560a:	dcef      	bgt.n	4055ec <_vfiprintf_r+0x95c>
  40560c:	4633      	mov	r3, r6
  40560e:	4666      	mov	r6, ip
  405610:	46a4      	mov	ip, r4
  405612:	462c      	mov	r4, r5
  405614:	461d      	mov	r5, r3
  405616:	4422      	add	r2, r4
  405618:	2807      	cmp	r0, #7
  40561a:	9215      	str	r2, [sp, #84]	; 0x54
  40561c:	6035      	str	r5, [r6, #0]
  40561e:	6074      	str	r4, [r6, #4]
  405620:	9014      	str	r0, [sp, #80]	; 0x50
  405622:	f300 80af 	bgt.w	405784 <_vfiprintf_r+0xaf4>
  405626:	3608      	adds	r6, #8
  405628:	1c41      	adds	r1, r0, #1
  40562a:	4603      	mov	r3, r0
  40562c:	e6c2      	b.n	4053b4 <_vfiprintf_r+0x724>
  40562e:	9806      	ldr	r0, [sp, #24]
  405630:	9902      	ldr	r1, [sp, #8]
  405632:	aa13      	add	r2, sp, #76	; 0x4c
  405634:	f7ff faf0 	bl	404c18 <__sprint_r.part.0>
  405638:	2800      	cmp	r0, #0
  40563a:	f47f af7c 	bne.w	405536 <_vfiprintf_r+0x8a6>
  40563e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405640:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405642:	1c58      	adds	r0, r3, #1
  405644:	46cc      	mov	ip, r9
  405646:	e7ce      	b.n	4055e6 <_vfiprintf_r+0x956>
  405648:	2a00      	cmp	r2, #0
  40564a:	d179      	bne.n	405740 <_vfiprintf_r+0xab0>
  40564c:	4619      	mov	r1, r3
  40564e:	464e      	mov	r6, r9
  405650:	4613      	mov	r3, r2
  405652:	e69c      	b.n	40538e <_vfiprintf_r+0x6fe>
  405654:	2a00      	cmp	r2, #0
  405656:	f040 8084 	bne.w	405762 <_vfiprintf_r+0xad2>
  40565a:	2101      	movs	r1, #1
  40565c:	4613      	mov	r3, r2
  40565e:	464e      	mov	r6, r9
  405660:	e6a4      	b.n	4053ac <_vfiprintf_r+0x71c>
  405662:	464f      	mov	r7, r9
  405664:	e448      	b.n	404ef8 <_vfiprintf_r+0x268>
  405666:	2d00      	cmp	r5, #0
  405668:	bf08      	it	eq
  40566a:	2c0a      	cmpeq	r4, #10
  40566c:	d246      	bcs.n	4056fc <_vfiprintf_r+0xa6c>
  40566e:	3430      	adds	r4, #48	; 0x30
  405670:	af30      	add	r7, sp, #192	; 0xc0
  405672:	f807 4d41 	strb.w	r4, [r7, #-65]!
  405676:	ebc7 0309 	rsb	r3, r7, r9
  40567a:	9305      	str	r3, [sp, #20]
  40567c:	e43c      	b.n	404ef8 <_vfiprintf_r+0x268>
  40567e:	2302      	movs	r3, #2
  405680:	e417      	b.n	404eb2 <_vfiprintf_r+0x222>
  405682:	2a00      	cmp	r2, #0
  405684:	f040 80af 	bne.w	4057e6 <_vfiprintf_r+0xb56>
  405688:	4613      	mov	r3, r2
  40568a:	2101      	movs	r1, #1
  40568c:	464e      	mov	r6, r9
  40568e:	e66d      	b.n	40536c <_vfiprintf_r+0x6dc>
  405690:	4644      	mov	r4, r8
  405692:	f7ff bb58 	b.w	404d46 <_vfiprintf_r+0xb6>
  405696:	9806      	ldr	r0, [sp, #24]
  405698:	9902      	ldr	r1, [sp, #8]
  40569a:	aa13      	add	r2, sp, #76	; 0x4c
  40569c:	f7ff fabc 	bl	404c18 <__sprint_r.part.0>
  4056a0:	2800      	cmp	r0, #0
  4056a2:	f47f af48 	bne.w	405536 <_vfiprintf_r+0x8a6>
  4056a6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4056a8:	464e      	mov	r6, r9
  4056aa:	e6c6      	b.n	40543a <_vfiprintf_r+0x7aa>
  4056ac:	9d08      	ldr	r5, [sp, #32]
  4056ae:	682c      	ldr	r4, [r5, #0]
  4056b0:	3504      	adds	r5, #4
  4056b2:	9508      	str	r5, [sp, #32]
  4056b4:	2500      	movs	r5, #0
  4056b6:	f7ff bbfc 	b.w	404eb2 <_vfiprintf_r+0x222>
  4056ba:	9d08      	ldr	r5, [sp, #32]
  4056bc:	2301      	movs	r3, #1
  4056be:	682c      	ldr	r4, [r5, #0]
  4056c0:	3504      	adds	r5, #4
  4056c2:	9508      	str	r5, [sp, #32]
  4056c4:	2500      	movs	r5, #0
  4056c6:	f7ff bbf4 	b.w	404eb2 <_vfiprintf_r+0x222>
  4056ca:	9d08      	ldr	r5, [sp, #32]
  4056cc:	682c      	ldr	r4, [r5, #0]
  4056ce:	3504      	adds	r5, #4
  4056d0:	9508      	str	r5, [sp, #32]
  4056d2:	2500      	movs	r5, #0
  4056d4:	e525      	b.n	405122 <_vfiprintf_r+0x492>
  4056d6:	9d08      	ldr	r5, [sp, #32]
  4056d8:	682c      	ldr	r4, [r5, #0]
  4056da:	3504      	adds	r5, #4
  4056dc:	9508      	str	r5, [sp, #32]
  4056de:	17e5      	asrs	r5, r4, #31
  4056e0:	4622      	mov	r2, r4
  4056e2:	462b      	mov	r3, r5
  4056e4:	e48e      	b.n	405004 <_vfiprintf_r+0x374>
  4056e6:	9806      	ldr	r0, [sp, #24]
  4056e8:	9902      	ldr	r1, [sp, #8]
  4056ea:	aa13      	add	r2, sp, #76	; 0x4c
  4056ec:	f7ff fa94 	bl	404c18 <__sprint_r.part.0>
  4056f0:	2800      	cmp	r0, #0
  4056f2:	f47f af20 	bne.w	405536 <_vfiprintf_r+0x8a6>
  4056f6:	464e      	mov	r6, r9
  4056f8:	f7ff bb9a 	b.w	404e30 <_vfiprintf_r+0x1a0>
  4056fc:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  405700:	9603      	str	r6, [sp, #12]
  405702:	465e      	mov	r6, fp
  405704:	46e3      	mov	fp, ip
  405706:	4620      	mov	r0, r4
  405708:	4629      	mov	r1, r5
  40570a:	220a      	movs	r2, #10
  40570c:	2300      	movs	r3, #0
  40570e:	f003 faab 	bl	408c68 <__aeabi_uldivmod>
  405712:	3230      	adds	r2, #48	; 0x30
  405714:	7032      	strb	r2, [r6, #0]
  405716:	4620      	mov	r0, r4
  405718:	4629      	mov	r1, r5
  40571a:	220a      	movs	r2, #10
  40571c:	2300      	movs	r3, #0
  40571e:	f003 faa3 	bl	408c68 <__aeabi_uldivmod>
  405722:	4604      	mov	r4, r0
  405724:	460d      	mov	r5, r1
  405726:	ea54 0005 	orrs.w	r0, r4, r5
  40572a:	4637      	mov	r7, r6
  40572c:	f106 36ff 	add.w	r6, r6, #4294967295
  405730:	d1e9      	bne.n	405706 <_vfiprintf_r+0xa76>
  405732:	ebc7 0309 	rsb	r3, r7, r9
  405736:	46dc      	mov	ip, fp
  405738:	9e03      	ldr	r6, [sp, #12]
  40573a:	9305      	str	r3, [sp, #20]
  40573c:	f7ff bbdc 	b.w	404ef8 <_vfiprintf_r+0x268>
  405740:	9806      	ldr	r0, [sp, #24]
  405742:	9902      	ldr	r1, [sp, #8]
  405744:	aa13      	add	r2, sp, #76	; 0x4c
  405746:	f8cd c004 	str.w	ip, [sp, #4]
  40574a:	f7ff fa65 	bl	404c18 <__sprint_r.part.0>
  40574e:	f8dd c004 	ldr.w	ip, [sp, #4]
  405752:	2800      	cmp	r0, #0
  405754:	f47f aeef 	bne.w	405536 <_vfiprintf_r+0x8a6>
  405758:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40575a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40575c:	1c59      	adds	r1, r3, #1
  40575e:	464e      	mov	r6, r9
  405760:	e615      	b.n	40538e <_vfiprintf_r+0x6fe>
  405762:	9806      	ldr	r0, [sp, #24]
  405764:	9902      	ldr	r1, [sp, #8]
  405766:	aa13      	add	r2, sp, #76	; 0x4c
  405768:	f8cd c004 	str.w	ip, [sp, #4]
  40576c:	f7ff fa54 	bl	404c18 <__sprint_r.part.0>
  405770:	f8dd c004 	ldr.w	ip, [sp, #4]
  405774:	2800      	cmp	r0, #0
  405776:	f47f aede 	bne.w	405536 <_vfiprintf_r+0x8a6>
  40577a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40577c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40577e:	1c59      	adds	r1, r3, #1
  405780:	464e      	mov	r6, r9
  405782:	e613      	b.n	4053ac <_vfiprintf_r+0x71c>
  405784:	2a00      	cmp	r2, #0
  405786:	d156      	bne.n	405836 <_vfiprintf_r+0xba6>
  405788:	2101      	movs	r1, #1
  40578a:	4613      	mov	r3, r2
  40578c:	464e      	mov	r6, r9
  40578e:	e611      	b.n	4053b4 <_vfiprintf_r+0x724>
  405790:	9806      	ldr	r0, [sp, #24]
  405792:	9902      	ldr	r1, [sp, #8]
  405794:	aa13      	add	r2, sp, #76	; 0x4c
  405796:	f7ff fa3f 	bl	404c18 <__sprint_r.part.0>
  40579a:	2800      	cmp	r0, #0
  40579c:	f47f aecb 	bne.w	405536 <_vfiprintf_r+0x8a6>
  4057a0:	9914      	ldr	r1, [sp, #80]	; 0x50
  4057a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4057a4:	3101      	adds	r1, #1
  4057a6:	464e      	mov	r6, r9
  4057a8:	e639      	b.n	40541e <_vfiprintf_r+0x78e>
  4057aa:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  4057ae:	4264      	negs	r4, r4
  4057b0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4057b4:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  4057b8:	f8cd b01c 	str.w	fp, [sp, #28]
  4057bc:	f8cd c014 	str.w	ip, [sp, #20]
  4057c0:	2301      	movs	r3, #1
  4057c2:	f7ff bb7e 	b.w	404ec2 <_vfiprintf_r+0x232>
  4057c6:	f01a 0f10 	tst.w	sl, #16
  4057ca:	d11d      	bne.n	405808 <_vfiprintf_r+0xb78>
  4057cc:	f01a 0f40 	tst.w	sl, #64	; 0x40
  4057d0:	d058      	beq.n	405884 <_vfiprintf_r+0xbf4>
  4057d2:	9d08      	ldr	r5, [sp, #32]
  4057d4:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4057d8:	682b      	ldr	r3, [r5, #0]
  4057da:	3504      	adds	r5, #4
  4057dc:	9508      	str	r5, [sp, #32]
  4057de:	f8a3 b000 	strh.w	fp, [r3]
  4057e2:	f7ff ba88 	b.w	404cf6 <_vfiprintf_r+0x66>
  4057e6:	9806      	ldr	r0, [sp, #24]
  4057e8:	9902      	ldr	r1, [sp, #8]
  4057ea:	aa13      	add	r2, sp, #76	; 0x4c
  4057ec:	f8cd c004 	str.w	ip, [sp, #4]
  4057f0:	f7ff fa12 	bl	404c18 <__sprint_r.part.0>
  4057f4:	f8dd c004 	ldr.w	ip, [sp, #4]
  4057f8:	2800      	cmp	r0, #0
  4057fa:	f47f ae9c 	bne.w	405536 <_vfiprintf_r+0x8a6>
  4057fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405800:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405802:	1c59      	adds	r1, r3, #1
  405804:	464e      	mov	r6, r9
  405806:	e5b1      	b.n	40536c <_vfiprintf_r+0x6dc>
  405808:	f8dd b020 	ldr.w	fp, [sp, #32]
  40580c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40580e:	f8db 3000 	ldr.w	r3, [fp]
  405812:	f10b 0b04 	add.w	fp, fp, #4
  405816:	f8cd b020 	str.w	fp, [sp, #32]
  40581a:	601c      	str	r4, [r3, #0]
  40581c:	f7ff ba6b 	b.w	404cf6 <_vfiprintf_r+0x66>
  405820:	9408      	str	r4, [sp, #32]
  405822:	f002 fef7 	bl	408614 <strlen>
  405826:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  40582a:	9005      	str	r0, [sp, #20]
  40582c:	9407      	str	r4, [sp, #28]
  40582e:	f04f 0c00 	mov.w	ip, #0
  405832:	f7ff bb61 	b.w	404ef8 <_vfiprintf_r+0x268>
  405836:	9806      	ldr	r0, [sp, #24]
  405838:	9902      	ldr	r1, [sp, #8]
  40583a:	aa13      	add	r2, sp, #76	; 0x4c
  40583c:	f8cd c004 	str.w	ip, [sp, #4]
  405840:	f7ff f9ea 	bl	404c18 <__sprint_r.part.0>
  405844:	f8dd c004 	ldr.w	ip, [sp, #4]
  405848:	2800      	cmp	r0, #0
  40584a:	f47f ae74 	bne.w	405536 <_vfiprintf_r+0x8a6>
  40584e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405850:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405852:	1c59      	adds	r1, r3, #1
  405854:	464e      	mov	r6, r9
  405856:	e5ad      	b.n	4053b4 <_vfiprintf_r+0x724>
  405858:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40585a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40585c:	3301      	adds	r3, #1
  40585e:	4d02      	ldr	r5, [pc, #8]	; (405868 <_vfiprintf_r+0xbd8>)
  405860:	f7ff bb9a 	b.w	404f98 <_vfiprintf_r+0x308>
  405864:	00409abc 	.word	0x00409abc
  405868:	00409acc 	.word	0x00409acc
  40586c:	f1bc 0f06 	cmp.w	ip, #6
  405870:	bf34      	ite	cc
  405872:	4663      	movcc	r3, ip
  405874:	2306      	movcs	r3, #6
  405876:	9408      	str	r4, [sp, #32]
  405878:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  40587c:	9305      	str	r3, [sp, #20]
  40587e:	9403      	str	r4, [sp, #12]
  405880:	4f16      	ldr	r7, [pc, #88]	; (4058dc <_vfiprintf_r+0xc4c>)
  405882:	e472      	b.n	40516a <_vfiprintf_r+0x4da>
  405884:	9c08      	ldr	r4, [sp, #32]
  405886:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405888:	6823      	ldr	r3, [r4, #0]
  40588a:	3404      	adds	r4, #4
  40588c:	9408      	str	r4, [sp, #32]
  40588e:	601d      	str	r5, [r3, #0]
  405890:	f7ff ba31 	b.w	404cf6 <_vfiprintf_r+0x66>
  405894:	9814      	ldr	r0, [sp, #80]	; 0x50
  405896:	4d12      	ldr	r5, [pc, #72]	; (4058e0 <_vfiprintf_r+0xc50>)
  405898:	3001      	adds	r0, #1
  40589a:	e5fc      	b.n	405496 <_vfiprintf_r+0x806>
  40589c:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  4058a0:	f8cd c014 	str.w	ip, [sp, #20]
  4058a4:	9507      	str	r5, [sp, #28]
  4058a6:	9408      	str	r4, [sp, #32]
  4058a8:	4684      	mov	ip, r0
  4058aa:	f7ff bb25 	b.w	404ef8 <_vfiprintf_r+0x268>
  4058ae:	4608      	mov	r0, r1
  4058b0:	e6b1      	b.n	405616 <_vfiprintf_r+0x986>
  4058b2:	46a0      	mov	r8, r4
  4058b4:	2500      	movs	r5, #0
  4058b6:	f7ff ba5a 	b.w	404d6e <_vfiprintf_r+0xde>
  4058ba:	f8dd b020 	ldr.w	fp, [sp, #32]
  4058be:	f898 3001 	ldrb.w	r3, [r8, #1]
  4058c2:	f8db 5000 	ldr.w	r5, [fp]
  4058c6:	f10b 0204 	add.w	r2, fp, #4
  4058ca:	2d00      	cmp	r5, #0
  4058cc:	9208      	str	r2, [sp, #32]
  4058ce:	46a0      	mov	r8, r4
  4058d0:	f6bf aa4b 	bge.w	404d6a <_vfiprintf_r+0xda>
  4058d4:	f04f 35ff 	mov.w	r5, #4294967295
  4058d8:	f7ff ba47 	b.w	404d6a <_vfiprintf_r+0xda>
  4058dc:	00409aa0 	.word	0x00409aa0
  4058e0:	00409acc 	.word	0x00409acc

004058e4 <__sbprintf>:
  4058e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4058e8:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  4058ea:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4058ee:	4688      	mov	r8, r1
  4058f0:	9719      	str	r7, [sp, #100]	; 0x64
  4058f2:	f8d8 701c 	ldr.w	r7, [r8, #28]
  4058f6:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  4058fa:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  4058fe:	9707      	str	r7, [sp, #28]
  405900:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  405904:	ac1a      	add	r4, sp, #104	; 0x68
  405906:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40590a:	f02a 0a02 	bic.w	sl, sl, #2
  40590e:	2600      	movs	r6, #0
  405910:	4669      	mov	r1, sp
  405912:	9400      	str	r4, [sp, #0]
  405914:	9404      	str	r4, [sp, #16]
  405916:	9502      	str	r5, [sp, #8]
  405918:	9505      	str	r5, [sp, #20]
  40591a:	f8ad a00c 	strh.w	sl, [sp, #12]
  40591e:	f8ad 900e 	strh.w	r9, [sp, #14]
  405922:	9709      	str	r7, [sp, #36]	; 0x24
  405924:	9606      	str	r6, [sp, #24]
  405926:	4605      	mov	r5, r0
  405928:	f7ff f9b2 	bl	404c90 <_vfiprintf_r>
  40592c:	1e04      	subs	r4, r0, #0
  40592e:	db07      	blt.n	405940 <__sbprintf+0x5c>
  405930:	4628      	mov	r0, r5
  405932:	4669      	mov	r1, sp
  405934:	f001 f8e0 	bl	406af8 <_fflush_r>
  405938:	42b0      	cmp	r0, r6
  40593a:	bf18      	it	ne
  40593c:	f04f 34ff 	movne.w	r4, #4294967295
  405940:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405944:	065b      	lsls	r3, r3, #25
  405946:	d505      	bpl.n	405954 <__sbprintf+0x70>
  405948:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40594c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405950:	f8a8 300c 	strh.w	r3, [r8, #12]
  405954:	4620      	mov	r0, r4
  405956:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40595a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40595e:	bf00      	nop

00405960 <__swsetup_r>:
  405960:	4b2f      	ldr	r3, [pc, #188]	; (405a20 <__swsetup_r+0xc0>)
  405962:	b570      	push	{r4, r5, r6, lr}
  405964:	4606      	mov	r6, r0
  405966:	6818      	ldr	r0, [r3, #0]
  405968:	460c      	mov	r4, r1
  40596a:	b110      	cbz	r0, 405972 <__swsetup_r+0x12>
  40596c:	6b82      	ldr	r2, [r0, #56]	; 0x38
  40596e:	2a00      	cmp	r2, #0
  405970:	d036      	beq.n	4059e0 <__swsetup_r+0x80>
  405972:	89a5      	ldrh	r5, [r4, #12]
  405974:	b2ab      	uxth	r3, r5
  405976:	0719      	lsls	r1, r3, #28
  405978:	d50c      	bpl.n	405994 <__swsetup_r+0x34>
  40597a:	6922      	ldr	r2, [r4, #16]
  40597c:	b1aa      	cbz	r2, 4059aa <__swsetup_r+0x4a>
  40597e:	f013 0101 	ands.w	r1, r3, #1
  405982:	d01e      	beq.n	4059c2 <__swsetup_r+0x62>
  405984:	6963      	ldr	r3, [r4, #20]
  405986:	2100      	movs	r1, #0
  405988:	425b      	negs	r3, r3
  40598a:	61a3      	str	r3, [r4, #24]
  40598c:	60a1      	str	r1, [r4, #8]
  40598e:	b1f2      	cbz	r2, 4059ce <__swsetup_r+0x6e>
  405990:	2000      	movs	r0, #0
  405992:	bd70      	pop	{r4, r5, r6, pc}
  405994:	06da      	lsls	r2, r3, #27
  405996:	d53a      	bpl.n	405a0e <__swsetup_r+0xae>
  405998:	075b      	lsls	r3, r3, #29
  40599a:	d424      	bmi.n	4059e6 <__swsetup_r+0x86>
  40599c:	6922      	ldr	r2, [r4, #16]
  40599e:	f045 0308 	orr.w	r3, r5, #8
  4059a2:	81a3      	strh	r3, [r4, #12]
  4059a4:	b29b      	uxth	r3, r3
  4059a6:	2a00      	cmp	r2, #0
  4059a8:	d1e9      	bne.n	40597e <__swsetup_r+0x1e>
  4059aa:	f403 7120 	and.w	r1, r3, #640	; 0x280
  4059ae:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  4059b2:	d0e4      	beq.n	40597e <__swsetup_r+0x1e>
  4059b4:	4630      	mov	r0, r6
  4059b6:	4621      	mov	r1, r4
  4059b8:	f001 fc88 	bl	4072cc <__smakebuf_r>
  4059bc:	89a3      	ldrh	r3, [r4, #12]
  4059be:	6922      	ldr	r2, [r4, #16]
  4059c0:	e7dd      	b.n	40597e <__swsetup_r+0x1e>
  4059c2:	0798      	lsls	r0, r3, #30
  4059c4:	bf58      	it	pl
  4059c6:	6961      	ldrpl	r1, [r4, #20]
  4059c8:	60a1      	str	r1, [r4, #8]
  4059ca:	2a00      	cmp	r2, #0
  4059cc:	d1e0      	bne.n	405990 <__swsetup_r+0x30>
  4059ce:	89a3      	ldrh	r3, [r4, #12]
  4059d0:	061a      	lsls	r2, r3, #24
  4059d2:	d5dd      	bpl.n	405990 <__swsetup_r+0x30>
  4059d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4059d8:	81a3      	strh	r3, [r4, #12]
  4059da:	f04f 30ff 	mov.w	r0, #4294967295
  4059de:	bd70      	pop	{r4, r5, r6, pc}
  4059e0:	f001 f8a6 	bl	406b30 <__sinit>
  4059e4:	e7c5      	b.n	405972 <__swsetup_r+0x12>
  4059e6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4059e8:	b149      	cbz	r1, 4059fe <__swsetup_r+0x9e>
  4059ea:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4059ee:	4299      	cmp	r1, r3
  4059f0:	d003      	beq.n	4059fa <__swsetup_r+0x9a>
  4059f2:	4630      	mov	r0, r6
  4059f4:	f001 f9e0 	bl	406db8 <_free_r>
  4059f8:	89a5      	ldrh	r5, [r4, #12]
  4059fa:	2300      	movs	r3, #0
  4059fc:	6323      	str	r3, [r4, #48]	; 0x30
  4059fe:	6922      	ldr	r2, [r4, #16]
  405a00:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  405a04:	2100      	movs	r1, #0
  405a06:	b2ad      	uxth	r5, r5
  405a08:	6022      	str	r2, [r4, #0]
  405a0a:	6061      	str	r1, [r4, #4]
  405a0c:	e7c7      	b.n	40599e <__swsetup_r+0x3e>
  405a0e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  405a12:	2309      	movs	r3, #9
  405a14:	6033      	str	r3, [r6, #0]
  405a16:	f04f 30ff 	mov.w	r0, #4294967295
  405a1a:	81a5      	strh	r5, [r4, #12]
  405a1c:	bd70      	pop	{r4, r5, r6, pc}
  405a1e:	bf00      	nop
  405a20:	20000518 	.word	0x20000518

00405a24 <register_fini>:
  405a24:	4b02      	ldr	r3, [pc, #8]	; (405a30 <register_fini+0xc>)
  405a26:	b113      	cbz	r3, 405a2e <register_fini+0xa>
  405a28:	4802      	ldr	r0, [pc, #8]	; (405a34 <register_fini+0x10>)
  405a2a:	f000 b805 	b.w	405a38 <atexit>
  405a2e:	4770      	bx	lr
  405a30:	00000000 	.word	0x00000000
  405a34:	00406c2d 	.word	0x00406c2d

00405a38 <atexit>:
  405a38:	4601      	mov	r1, r0
  405a3a:	2000      	movs	r0, #0
  405a3c:	4602      	mov	r2, r0
  405a3e:	4603      	mov	r3, r0
  405a40:	f002 bf36 	b.w	4088b0 <__register_exitproc>

00405a44 <quorem>:
  405a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405a48:	6903      	ldr	r3, [r0, #16]
  405a4a:	690d      	ldr	r5, [r1, #16]
  405a4c:	b083      	sub	sp, #12
  405a4e:	429d      	cmp	r5, r3
  405a50:	4683      	mov	fp, r0
  405a52:	f300 808c 	bgt.w	405b6e <quorem+0x12a>
  405a56:	3d01      	subs	r5, #1
  405a58:	f101 0414 	add.w	r4, r1, #20
  405a5c:	f100 0a14 	add.w	sl, r0, #20
  405a60:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  405a64:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  405a68:	3201      	adds	r2, #1
  405a6a:	fbb3 f8f2 	udiv	r8, r3, r2
  405a6e:	00aa      	lsls	r2, r5, #2
  405a70:	4691      	mov	r9, r2
  405a72:	9200      	str	r2, [sp, #0]
  405a74:	4452      	add	r2, sl
  405a76:	44a1      	add	r9, r4
  405a78:	9201      	str	r2, [sp, #4]
  405a7a:	f1b8 0f00 	cmp.w	r8, #0
  405a7e:	d03e      	beq.n	405afe <quorem+0xba>
  405a80:	2600      	movs	r6, #0
  405a82:	4630      	mov	r0, r6
  405a84:	4622      	mov	r2, r4
  405a86:	4653      	mov	r3, sl
  405a88:	468c      	mov	ip, r1
  405a8a:	f852 7b04 	ldr.w	r7, [r2], #4
  405a8e:	6819      	ldr	r1, [r3, #0]
  405a90:	fa1f fe87 	uxth.w	lr, r7
  405a94:	0c3f      	lsrs	r7, r7, #16
  405a96:	fb0e 6e08 	mla	lr, lr, r8, r6
  405a9a:	fb07 f608 	mul.w	r6, r7, r8
  405a9e:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  405aa2:	fa1f fe8e 	uxth.w	lr, lr
  405aa6:	ebce 0e00 	rsb	lr, lr, r0
  405aaa:	b28f      	uxth	r7, r1
  405aac:	b2b0      	uxth	r0, r6
  405aae:	4477      	add	r7, lr
  405ab0:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  405ab4:	eb00 4027 	add.w	r0, r0, r7, asr #16
  405ab8:	b2bf      	uxth	r7, r7
  405aba:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  405abe:	4591      	cmp	r9, r2
  405ac0:	f843 7b04 	str.w	r7, [r3], #4
  405ac4:	ea4f 4020 	mov.w	r0, r0, asr #16
  405ac8:	ea4f 4616 	mov.w	r6, r6, lsr #16
  405acc:	d2dd      	bcs.n	405a8a <quorem+0x46>
  405ace:	9a00      	ldr	r2, [sp, #0]
  405ad0:	4661      	mov	r1, ip
  405ad2:	f85a 3002 	ldr.w	r3, [sl, r2]
  405ad6:	b993      	cbnz	r3, 405afe <quorem+0xba>
  405ad8:	9a01      	ldr	r2, [sp, #4]
  405ada:	1f13      	subs	r3, r2, #4
  405adc:	459a      	cmp	sl, r3
  405ade:	d20c      	bcs.n	405afa <quorem+0xb6>
  405ae0:	f852 3c04 	ldr.w	r3, [r2, #-4]
  405ae4:	b94b      	cbnz	r3, 405afa <quorem+0xb6>
  405ae6:	f1a2 0308 	sub.w	r3, r2, #8
  405aea:	e002      	b.n	405af2 <quorem+0xae>
  405aec:	681a      	ldr	r2, [r3, #0]
  405aee:	3b04      	subs	r3, #4
  405af0:	b91a      	cbnz	r2, 405afa <quorem+0xb6>
  405af2:	459a      	cmp	sl, r3
  405af4:	f105 35ff 	add.w	r5, r5, #4294967295
  405af8:	d3f8      	bcc.n	405aec <quorem+0xa8>
  405afa:	f8cb 5010 	str.w	r5, [fp, #16]
  405afe:	4658      	mov	r0, fp
  405b00:	f002 fa3e 	bl	407f80 <__mcmp>
  405b04:	2800      	cmp	r0, #0
  405b06:	db2e      	blt.n	405b66 <quorem+0x122>
  405b08:	f108 0801 	add.w	r8, r8, #1
  405b0c:	4653      	mov	r3, sl
  405b0e:	2200      	movs	r2, #0
  405b10:	f854 6b04 	ldr.w	r6, [r4], #4
  405b14:	6818      	ldr	r0, [r3, #0]
  405b16:	b2b1      	uxth	r1, r6
  405b18:	1a51      	subs	r1, r2, r1
  405b1a:	b287      	uxth	r7, r0
  405b1c:	0c36      	lsrs	r6, r6, #16
  405b1e:	4439      	add	r1, r7
  405b20:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  405b24:	eb00 4221 	add.w	r2, r0, r1, asr #16
  405b28:	b289      	uxth	r1, r1
  405b2a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  405b2e:	45a1      	cmp	r9, r4
  405b30:	f843 1b04 	str.w	r1, [r3], #4
  405b34:	ea4f 4222 	mov.w	r2, r2, asr #16
  405b38:	d2ea      	bcs.n	405b10 <quorem+0xcc>
  405b3a:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  405b3e:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  405b42:	b982      	cbnz	r2, 405b66 <quorem+0x122>
  405b44:	1f1a      	subs	r2, r3, #4
  405b46:	4592      	cmp	sl, r2
  405b48:	d20b      	bcs.n	405b62 <quorem+0x11e>
  405b4a:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405b4e:	b942      	cbnz	r2, 405b62 <quorem+0x11e>
  405b50:	3b08      	subs	r3, #8
  405b52:	e002      	b.n	405b5a <quorem+0x116>
  405b54:	681a      	ldr	r2, [r3, #0]
  405b56:	3b04      	subs	r3, #4
  405b58:	b91a      	cbnz	r2, 405b62 <quorem+0x11e>
  405b5a:	459a      	cmp	sl, r3
  405b5c:	f105 35ff 	add.w	r5, r5, #4294967295
  405b60:	d3f8      	bcc.n	405b54 <quorem+0x110>
  405b62:	f8cb 5010 	str.w	r5, [fp, #16]
  405b66:	4640      	mov	r0, r8
  405b68:	b003      	add	sp, #12
  405b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b6e:	2000      	movs	r0, #0
  405b70:	b003      	add	sp, #12
  405b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b76:	bf00      	nop

00405b78 <_dtoa_r>:
  405b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405b7c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405b7e:	b09b      	sub	sp, #108	; 0x6c
  405b80:	4604      	mov	r4, r0
  405b82:	4692      	mov	sl, r2
  405b84:	469b      	mov	fp, r3
  405b86:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  405b88:	b141      	cbz	r1, 405b9c <_dtoa_r+0x24>
  405b8a:	6c43      	ldr	r3, [r0, #68]	; 0x44
  405b8c:	2201      	movs	r2, #1
  405b8e:	409a      	lsls	r2, r3
  405b90:	604b      	str	r3, [r1, #4]
  405b92:	608a      	str	r2, [r1, #8]
  405b94:	f001 fffe 	bl	407b94 <_Bfree>
  405b98:	2300      	movs	r3, #0
  405b9a:	6423      	str	r3, [r4, #64]	; 0x40
  405b9c:	f1bb 0f00 	cmp.w	fp, #0
  405ba0:	46d9      	mov	r9, fp
  405ba2:	db33      	blt.n	405c0c <_dtoa_r+0x94>
  405ba4:	2300      	movs	r3, #0
  405ba6:	602b      	str	r3, [r5, #0]
  405ba8:	4ba5      	ldr	r3, [pc, #660]	; (405e40 <_dtoa_r+0x2c8>)
  405baa:	461a      	mov	r2, r3
  405bac:	ea09 0303 	and.w	r3, r9, r3
  405bb0:	4293      	cmp	r3, r2
  405bb2:	d014      	beq.n	405bde <_dtoa_r+0x66>
  405bb4:	4650      	mov	r0, sl
  405bb6:	4659      	mov	r1, fp
  405bb8:	2200      	movs	r2, #0
  405bba:	2300      	movs	r3, #0
  405bbc:	f002 fffa 	bl	408bb4 <__aeabi_dcmpeq>
  405bc0:	4680      	mov	r8, r0
  405bc2:	b348      	cbz	r0, 405c18 <_dtoa_r+0xa0>
  405bc4:	9e26      	ldr	r6, [sp, #152]	; 0x98
  405bc6:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  405bc8:	2301      	movs	r3, #1
  405bca:	6033      	str	r3, [r6, #0]
  405bcc:	2d00      	cmp	r5, #0
  405bce:	f000 80ca 	beq.w	405d66 <_dtoa_r+0x1ee>
  405bd2:	489c      	ldr	r0, [pc, #624]	; (405e44 <_dtoa_r+0x2cc>)
  405bd4:	6028      	str	r0, [r5, #0]
  405bd6:	3801      	subs	r0, #1
  405bd8:	b01b      	add	sp, #108	; 0x6c
  405bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405bde:	9d26      	ldr	r5, [sp, #152]	; 0x98
  405be0:	f242 730f 	movw	r3, #9999	; 0x270f
  405be4:	602b      	str	r3, [r5, #0]
  405be6:	f1ba 0f00 	cmp.w	sl, #0
  405bea:	f000 80a5 	beq.w	405d38 <_dtoa_r+0x1c0>
  405bee:	4896      	ldr	r0, [pc, #600]	; (405e48 <_dtoa_r+0x2d0>)
  405bf0:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  405bf2:	2e00      	cmp	r6, #0
  405bf4:	d0f0      	beq.n	405bd8 <_dtoa_r+0x60>
  405bf6:	78c3      	ldrb	r3, [r0, #3]
  405bf8:	2b00      	cmp	r3, #0
  405bfa:	f000 80b6 	beq.w	405d6a <_dtoa_r+0x1f2>
  405bfe:	f100 0308 	add.w	r3, r0, #8
  405c02:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  405c04:	602b      	str	r3, [r5, #0]
  405c06:	b01b      	add	sp, #108	; 0x6c
  405c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405c0c:	2301      	movs	r3, #1
  405c0e:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  405c12:	602b      	str	r3, [r5, #0]
  405c14:	46cb      	mov	fp, r9
  405c16:	e7c7      	b.n	405ba8 <_dtoa_r+0x30>
  405c18:	aa19      	add	r2, sp, #100	; 0x64
  405c1a:	ab18      	add	r3, sp, #96	; 0x60
  405c1c:	e88d 000c 	stmia.w	sp, {r2, r3}
  405c20:	4620      	mov	r0, r4
  405c22:	4652      	mov	r2, sl
  405c24:	465b      	mov	r3, fp
  405c26:	f002 fa3b 	bl	4080a0 <__d2b>
  405c2a:	ea5f 5519 	movs.w	r5, r9, lsr #20
  405c2e:	900a      	str	r0, [sp, #40]	; 0x28
  405c30:	f040 808b 	bne.w	405d4a <_dtoa_r+0x1d2>
  405c34:	9f18      	ldr	r7, [sp, #96]	; 0x60
  405c36:	9d19      	ldr	r5, [sp, #100]	; 0x64
  405c38:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  405c3c:	443d      	add	r5, r7
  405c3e:	429d      	cmp	r5, r3
  405c40:	f2c0 8295 	blt.w	40616e <_dtoa_r+0x5f6>
  405c44:	331f      	adds	r3, #31
  405c46:	f205 4212 	addw	r2, r5, #1042	; 0x412
  405c4a:	1b5b      	subs	r3, r3, r5
  405c4c:	fa09 f303 	lsl.w	r3, r9, r3
  405c50:	fa2a f202 	lsr.w	r2, sl, r2
  405c54:	ea43 0002 	orr.w	r0, r3, r2
  405c58:	f7fc fe7a 	bl	402950 <__aeabi_ui2d>
  405c5c:	2601      	movs	r6, #1
  405c5e:	3d01      	subs	r5, #1
  405c60:	46b8      	mov	r8, r7
  405c62:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  405c66:	9616      	str	r6, [sp, #88]	; 0x58
  405c68:	2200      	movs	r2, #0
  405c6a:	4b78      	ldr	r3, [pc, #480]	; (405e4c <_dtoa_r+0x2d4>)
  405c6c:	f7fc fd32 	bl	4026d4 <__aeabi_dsub>
  405c70:	a36d      	add	r3, pc, #436	; (adr r3, 405e28 <_dtoa_r+0x2b0>)
  405c72:	e9d3 2300 	ldrd	r2, r3, [r3]
  405c76:	f7fc fee1 	bl	402a3c <__aeabi_dmul>
  405c7a:	a36d      	add	r3, pc, #436	; (adr r3, 405e30 <_dtoa_r+0x2b8>)
  405c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405c80:	f7fc fd2a 	bl	4026d8 <__adddf3>
  405c84:	4606      	mov	r6, r0
  405c86:	4628      	mov	r0, r5
  405c88:	460f      	mov	r7, r1
  405c8a:	f7fc fe71 	bl	402970 <__aeabi_i2d>
  405c8e:	a36a      	add	r3, pc, #424	; (adr r3, 405e38 <_dtoa_r+0x2c0>)
  405c90:	e9d3 2300 	ldrd	r2, r3, [r3]
  405c94:	f7fc fed2 	bl	402a3c <__aeabi_dmul>
  405c98:	4602      	mov	r2, r0
  405c9a:	460b      	mov	r3, r1
  405c9c:	4630      	mov	r0, r6
  405c9e:	4639      	mov	r1, r7
  405ca0:	f7fc fd1a 	bl	4026d8 <__adddf3>
  405ca4:	4606      	mov	r6, r0
  405ca6:	460f      	mov	r7, r1
  405ca8:	f002 ffb6 	bl	408c18 <__aeabi_d2iz>
  405cac:	4639      	mov	r1, r7
  405cae:	9007      	str	r0, [sp, #28]
  405cb0:	2200      	movs	r2, #0
  405cb2:	4630      	mov	r0, r6
  405cb4:	2300      	movs	r3, #0
  405cb6:	f002 ff87 	bl	408bc8 <__aeabi_dcmplt>
  405cba:	2800      	cmp	r0, #0
  405cbc:	f040 8229 	bne.w	406112 <_dtoa_r+0x59a>
  405cc0:	9e07      	ldr	r6, [sp, #28]
  405cc2:	2e16      	cmp	r6, #22
  405cc4:	f200 8222 	bhi.w	40610c <_dtoa_r+0x594>
  405cc8:	4961      	ldr	r1, [pc, #388]	; (405e50 <_dtoa_r+0x2d8>)
  405cca:	4652      	mov	r2, sl
  405ccc:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  405cd0:	465b      	mov	r3, fp
  405cd2:	e9d1 0100 	ldrd	r0, r1, [r1]
  405cd6:	f002 ff95 	bl	408c04 <__aeabi_dcmpgt>
  405cda:	2800      	cmp	r0, #0
  405cdc:	f000 824c 	beq.w	406178 <_dtoa_r+0x600>
  405ce0:	3e01      	subs	r6, #1
  405ce2:	9607      	str	r6, [sp, #28]
  405ce4:	2600      	movs	r6, #0
  405ce6:	960e      	str	r6, [sp, #56]	; 0x38
  405ce8:	ebc5 0508 	rsb	r5, r5, r8
  405cec:	3d01      	subs	r5, #1
  405cee:	9506      	str	r5, [sp, #24]
  405cf0:	f100 8226 	bmi.w	406140 <_dtoa_r+0x5c8>
  405cf4:	2500      	movs	r5, #0
  405cf6:	9508      	str	r5, [sp, #32]
  405cf8:	9e07      	ldr	r6, [sp, #28]
  405cfa:	2e00      	cmp	r6, #0
  405cfc:	f2c0 8217 	blt.w	40612e <_dtoa_r+0x5b6>
  405d00:	9d06      	ldr	r5, [sp, #24]
  405d02:	960d      	str	r6, [sp, #52]	; 0x34
  405d04:	4435      	add	r5, r6
  405d06:	2600      	movs	r6, #0
  405d08:	9506      	str	r5, [sp, #24]
  405d0a:	960c      	str	r6, [sp, #48]	; 0x30
  405d0c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  405d0e:	2d09      	cmp	r5, #9
  405d10:	d82d      	bhi.n	405d6e <_dtoa_r+0x1f6>
  405d12:	2d05      	cmp	r5, #5
  405d14:	bfc4      	itt	gt
  405d16:	3d04      	subgt	r5, #4
  405d18:	9524      	strgt	r5, [sp, #144]	; 0x90
  405d1a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  405d1c:	bfc8      	it	gt
  405d1e:	2500      	movgt	r5, #0
  405d20:	f1a6 0302 	sub.w	r3, r6, #2
  405d24:	bfd8      	it	le
  405d26:	2501      	movle	r5, #1
  405d28:	2b03      	cmp	r3, #3
  405d2a:	d822      	bhi.n	405d72 <_dtoa_r+0x1fa>
  405d2c:	e8df f013 	tbh	[pc, r3, lsl #1]
  405d30:	029e03b7 	.word	0x029e03b7
  405d34:	049a03c0 	.word	0x049a03c0
  405d38:	4a46      	ldr	r2, [pc, #280]	; (405e54 <_dtoa_r+0x2dc>)
  405d3a:	4b43      	ldr	r3, [pc, #268]	; (405e48 <_dtoa_r+0x2d0>)
  405d3c:	f3c9 0013 	ubfx	r0, r9, #0, #20
  405d40:	2800      	cmp	r0, #0
  405d42:	bf0c      	ite	eq
  405d44:	4610      	moveq	r0, r2
  405d46:	4618      	movne	r0, r3
  405d48:	e752      	b.n	405bf0 <_dtoa_r+0x78>
  405d4a:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405d4e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  405d52:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  405d56:	4650      	mov	r0, sl
  405d58:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  405d5c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405d60:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  405d64:	e780      	b.n	405c68 <_dtoa_r+0xf0>
  405d66:	483c      	ldr	r0, [pc, #240]	; (405e58 <_dtoa_r+0x2e0>)
  405d68:	e736      	b.n	405bd8 <_dtoa_r+0x60>
  405d6a:	1cc3      	adds	r3, r0, #3
  405d6c:	e749      	b.n	405c02 <_dtoa_r+0x8a>
  405d6e:	2500      	movs	r5, #0
  405d70:	9524      	str	r5, [sp, #144]	; 0x90
  405d72:	2500      	movs	r5, #0
  405d74:	6465      	str	r5, [r4, #68]	; 0x44
  405d76:	4629      	mov	r1, r5
  405d78:	4620      	mov	r0, r4
  405d7a:	f001 fee5 	bl	407b48 <_Balloc>
  405d7e:	f04f 39ff 	mov.w	r9, #4294967295
  405d82:	2601      	movs	r6, #1
  405d84:	9009      	str	r0, [sp, #36]	; 0x24
  405d86:	9525      	str	r5, [sp, #148]	; 0x94
  405d88:	6420      	str	r0, [r4, #64]	; 0x40
  405d8a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  405d8e:	960b      	str	r6, [sp, #44]	; 0x2c
  405d90:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405d92:	2b00      	cmp	r3, #0
  405d94:	f2c0 80d2 	blt.w	405f3c <_dtoa_r+0x3c4>
  405d98:	9e07      	ldr	r6, [sp, #28]
  405d9a:	2e0e      	cmp	r6, #14
  405d9c:	f300 80ce 	bgt.w	405f3c <_dtoa_r+0x3c4>
  405da0:	4b2b      	ldr	r3, [pc, #172]	; (405e50 <_dtoa_r+0x2d8>)
  405da2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  405da6:	e9d3 0100 	ldrd	r0, r1, [r3]
  405daa:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405dae:	9925      	ldr	r1, [sp, #148]	; 0x94
  405db0:	2900      	cmp	r1, #0
  405db2:	f2c0 8380 	blt.w	4064b6 <_dtoa_r+0x93e>
  405db6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  405dba:	4659      	mov	r1, fp
  405dbc:	4650      	mov	r0, sl
  405dbe:	f7fc ff67 	bl	402c90 <__aeabi_ddiv>
  405dc2:	f002 ff29 	bl	408c18 <__aeabi_d2iz>
  405dc6:	4605      	mov	r5, r0
  405dc8:	f7fc fdd2 	bl	402970 <__aeabi_i2d>
  405dcc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  405dd0:	f7fc fe34 	bl	402a3c <__aeabi_dmul>
  405dd4:	4602      	mov	r2, r0
  405dd6:	460b      	mov	r3, r1
  405dd8:	4650      	mov	r0, sl
  405dda:	4659      	mov	r1, fp
  405ddc:	f7fc fc7a 	bl	4026d4 <__aeabi_dsub>
  405de0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405de2:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405de6:	f1b9 0f01 	cmp.w	r9, #1
  405dea:	4606      	mov	r6, r0
  405dec:	460f      	mov	r7, r1
  405dee:	7013      	strb	r3, [r2, #0]
  405df0:	f102 0b01 	add.w	fp, r2, #1
  405df4:	d064      	beq.n	405ec0 <_dtoa_r+0x348>
  405df6:	2200      	movs	r2, #0
  405df8:	4b18      	ldr	r3, [pc, #96]	; (405e5c <_dtoa_r+0x2e4>)
  405dfa:	f7fc fe1f 	bl	402a3c <__aeabi_dmul>
  405dfe:	2200      	movs	r2, #0
  405e00:	2300      	movs	r3, #0
  405e02:	4606      	mov	r6, r0
  405e04:	460f      	mov	r7, r1
  405e06:	f002 fed5 	bl	408bb4 <__aeabi_dcmpeq>
  405e0a:	2800      	cmp	r0, #0
  405e0c:	f040 8081 	bne.w	405f12 <_dtoa_r+0x39a>
  405e10:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  405e14:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405e16:	44c8      	add	r8, r9
  405e18:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  405e1c:	f105 0902 	add.w	r9, r5, #2
  405e20:	9403      	str	r4, [sp, #12]
  405e22:	e028      	b.n	405e76 <_dtoa_r+0x2fe>
  405e24:	f3af 8000 	nop.w
  405e28:	636f4361 	.word	0x636f4361
  405e2c:	3fd287a7 	.word	0x3fd287a7
  405e30:	8b60c8b3 	.word	0x8b60c8b3
  405e34:	3fc68a28 	.word	0x3fc68a28
  405e38:	509f79fb 	.word	0x509f79fb
  405e3c:	3fd34413 	.word	0x3fd34413
  405e40:	7ff00000 	.word	0x7ff00000
  405e44:	00409aa9 	.word	0x00409aa9
  405e48:	00409ae8 	.word	0x00409ae8
  405e4c:	3ff80000 	.word	0x3ff80000
  405e50:	00409af8 	.word	0x00409af8
  405e54:	00409adc 	.word	0x00409adc
  405e58:	00409aa8 	.word	0x00409aa8
  405e5c:	40240000 	.word	0x40240000
  405e60:	f7fc fdec 	bl	402a3c <__aeabi_dmul>
  405e64:	2200      	movs	r2, #0
  405e66:	2300      	movs	r3, #0
  405e68:	4606      	mov	r6, r0
  405e6a:	460f      	mov	r7, r1
  405e6c:	f002 fea2 	bl	408bb4 <__aeabi_dcmpeq>
  405e70:	2800      	cmp	r0, #0
  405e72:	f040 83c1 	bne.w	4065f8 <_dtoa_r+0xa80>
  405e76:	4652      	mov	r2, sl
  405e78:	465b      	mov	r3, fp
  405e7a:	4630      	mov	r0, r6
  405e7c:	4639      	mov	r1, r7
  405e7e:	f7fc ff07 	bl	402c90 <__aeabi_ddiv>
  405e82:	f002 fec9 	bl	408c18 <__aeabi_d2iz>
  405e86:	4605      	mov	r5, r0
  405e88:	f7fc fd72 	bl	402970 <__aeabi_i2d>
  405e8c:	4652      	mov	r2, sl
  405e8e:	465b      	mov	r3, fp
  405e90:	f7fc fdd4 	bl	402a3c <__aeabi_dmul>
  405e94:	4602      	mov	r2, r0
  405e96:	460b      	mov	r3, r1
  405e98:	4630      	mov	r0, r6
  405e9a:	4639      	mov	r1, r7
  405e9c:	f7fc fc1a 	bl	4026d4 <__aeabi_dsub>
  405ea0:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  405ea4:	45c1      	cmp	r9, r8
  405ea6:	f809 ec01 	strb.w	lr, [r9, #-1]
  405eaa:	464c      	mov	r4, r9
  405eac:	4606      	mov	r6, r0
  405eae:	460f      	mov	r7, r1
  405eb0:	f04f 0200 	mov.w	r2, #0
  405eb4:	4ba7      	ldr	r3, [pc, #668]	; (406154 <_dtoa_r+0x5dc>)
  405eb6:	f109 0901 	add.w	r9, r9, #1
  405eba:	d1d1      	bne.n	405e60 <_dtoa_r+0x2e8>
  405ebc:	46a3      	mov	fp, r4
  405ebe:	9c03      	ldr	r4, [sp, #12]
  405ec0:	4632      	mov	r2, r6
  405ec2:	463b      	mov	r3, r7
  405ec4:	4630      	mov	r0, r6
  405ec6:	4639      	mov	r1, r7
  405ec8:	f7fc fc06 	bl	4026d8 <__adddf3>
  405ecc:	4606      	mov	r6, r0
  405ece:	460f      	mov	r7, r1
  405ed0:	4632      	mov	r2, r6
  405ed2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405ed6:	463b      	mov	r3, r7
  405ed8:	f002 fe76 	bl	408bc8 <__aeabi_dcmplt>
  405edc:	b940      	cbnz	r0, 405ef0 <_dtoa_r+0x378>
  405ede:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405ee2:	4632      	mov	r2, r6
  405ee4:	463b      	mov	r3, r7
  405ee6:	f002 fe65 	bl	408bb4 <__aeabi_dcmpeq>
  405eea:	b190      	cbz	r0, 405f12 <_dtoa_r+0x39a>
  405eec:	07eb      	lsls	r3, r5, #31
  405eee:	d510      	bpl.n	405f12 <_dtoa_r+0x39a>
  405ef0:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  405ef4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  405ef6:	e005      	b.n	405f04 <_dtoa_r+0x38c>
  405ef8:	429a      	cmp	r2, r3
  405efa:	f000 8429 	beq.w	406750 <_dtoa_r+0xbd8>
  405efe:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  405f02:	469b      	mov	fp, r3
  405f04:	2d39      	cmp	r5, #57	; 0x39
  405f06:	f10b 33ff 	add.w	r3, fp, #4294967295
  405f0a:	d0f5      	beq.n	405ef8 <_dtoa_r+0x380>
  405f0c:	1c6a      	adds	r2, r5, #1
  405f0e:	b2d2      	uxtb	r2, r2
  405f10:	701a      	strb	r2, [r3, #0]
  405f12:	4620      	mov	r0, r4
  405f14:	990a      	ldr	r1, [sp, #40]	; 0x28
  405f16:	f001 fe3d 	bl	407b94 <_Bfree>
  405f1a:	9e07      	ldr	r6, [sp, #28]
  405f1c:	9d26      	ldr	r5, [sp, #152]	; 0x98
  405f1e:	1c73      	adds	r3, r6, #1
  405f20:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  405f22:	2200      	movs	r2, #0
  405f24:	f88b 2000 	strb.w	r2, [fp]
  405f28:	602b      	str	r3, [r5, #0]
  405f2a:	2e00      	cmp	r6, #0
  405f2c:	f000 8325 	beq.w	40657a <_dtoa_r+0xa02>
  405f30:	9809      	ldr	r0, [sp, #36]	; 0x24
  405f32:	f8c6 b000 	str.w	fp, [r6]
  405f36:	b01b      	add	sp, #108	; 0x6c
  405f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f3c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  405f3e:	2d00      	cmp	r5, #0
  405f40:	f000 8103 	beq.w	40614a <_dtoa_r+0x5d2>
  405f44:	9e24      	ldr	r6, [sp, #144]	; 0x90
  405f46:	2e01      	cmp	r6, #1
  405f48:	f340 82dc 	ble.w	406504 <_dtoa_r+0x98c>
  405f4c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  405f4e:	f109 37ff 	add.w	r7, r9, #4294967295
  405f52:	42be      	cmp	r6, r7
  405f54:	f2c0 8389 	blt.w	40666a <_dtoa_r+0xaf2>
  405f58:	1bf7      	subs	r7, r6, r7
  405f5a:	f1b9 0f00 	cmp.w	r9, #0
  405f5e:	f2c0 8487 	blt.w	406870 <_dtoa_r+0xcf8>
  405f62:	9d08      	ldr	r5, [sp, #32]
  405f64:	464b      	mov	r3, r9
  405f66:	9e08      	ldr	r6, [sp, #32]
  405f68:	4620      	mov	r0, r4
  405f6a:	441e      	add	r6, r3
  405f6c:	9608      	str	r6, [sp, #32]
  405f6e:	9e06      	ldr	r6, [sp, #24]
  405f70:	2101      	movs	r1, #1
  405f72:	441e      	add	r6, r3
  405f74:	9606      	str	r6, [sp, #24]
  405f76:	f001 feaf 	bl	407cd8 <__i2b>
  405f7a:	4606      	mov	r6, r0
  405f7c:	b165      	cbz	r5, 405f98 <_dtoa_r+0x420>
  405f7e:	9806      	ldr	r0, [sp, #24]
  405f80:	2800      	cmp	r0, #0
  405f82:	dd09      	ble.n	405f98 <_dtoa_r+0x420>
  405f84:	4603      	mov	r3, r0
  405f86:	9908      	ldr	r1, [sp, #32]
  405f88:	42ab      	cmp	r3, r5
  405f8a:	bfa8      	it	ge
  405f8c:	462b      	movge	r3, r5
  405f8e:	1ac9      	subs	r1, r1, r3
  405f90:	1ac0      	subs	r0, r0, r3
  405f92:	9108      	str	r1, [sp, #32]
  405f94:	1aed      	subs	r5, r5, r3
  405f96:	9006      	str	r0, [sp, #24]
  405f98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405f9a:	2a00      	cmp	r2, #0
  405f9c:	dd1d      	ble.n	405fda <_dtoa_r+0x462>
  405f9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405fa0:	2b00      	cmp	r3, #0
  405fa2:	f000 8358 	beq.w	406656 <_dtoa_r+0xade>
  405fa6:	2f00      	cmp	r7, #0
  405fa8:	dd11      	ble.n	405fce <_dtoa_r+0x456>
  405faa:	4631      	mov	r1, r6
  405fac:	463a      	mov	r2, r7
  405fae:	4620      	mov	r0, r4
  405fb0:	f001 ff3a 	bl	407e28 <__pow5mult>
  405fb4:	4606      	mov	r6, r0
  405fb6:	4631      	mov	r1, r6
  405fb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405fba:	4620      	mov	r0, r4
  405fbc:	f001 fe96 	bl	407cec <__multiply>
  405fc0:	990a      	ldr	r1, [sp, #40]	; 0x28
  405fc2:	4680      	mov	r8, r0
  405fc4:	4620      	mov	r0, r4
  405fc6:	f001 fde5 	bl	407b94 <_Bfree>
  405fca:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  405fce:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  405fd2:	ebbe 0207 	subs.w	r2, lr, r7
  405fd6:	f040 828f 	bne.w	4064f8 <_dtoa_r+0x980>
  405fda:	4620      	mov	r0, r4
  405fdc:	2101      	movs	r1, #1
  405fde:	f001 fe7b 	bl	407cd8 <__i2b>
  405fe2:	4680      	mov	r8, r0
  405fe4:	980d      	ldr	r0, [sp, #52]	; 0x34
  405fe6:	2800      	cmp	r0, #0
  405fe8:	dd05      	ble.n	405ff6 <_dtoa_r+0x47e>
  405fea:	4641      	mov	r1, r8
  405fec:	4620      	mov	r0, r4
  405fee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405ff0:	f001 ff1a 	bl	407e28 <__pow5mult>
  405ff4:	4680      	mov	r8, r0
  405ff6:	9924      	ldr	r1, [sp, #144]	; 0x90
  405ff8:	2901      	cmp	r1, #1
  405ffa:	f340 82c1 	ble.w	406580 <_dtoa_r+0xa08>
  405ffe:	2700      	movs	r7, #0
  406000:	980d      	ldr	r0, [sp, #52]	; 0x34
  406002:	2800      	cmp	r0, #0
  406004:	f040 82af 	bne.w	406566 <_dtoa_r+0x9ee>
  406008:	2001      	movs	r0, #1
  40600a:	9b06      	ldr	r3, [sp, #24]
  40600c:	4403      	add	r3, r0
  40600e:	f013 031f 	ands.w	r3, r3, #31
  406012:	f000 80a1 	beq.w	406158 <_dtoa_r+0x5e0>
  406016:	f1c3 0220 	rsb	r2, r3, #32
  40601a:	2a04      	cmp	r2, #4
  40601c:	f340 84b7 	ble.w	40698e <_dtoa_r+0xe16>
  406020:	9908      	ldr	r1, [sp, #32]
  406022:	9a06      	ldr	r2, [sp, #24]
  406024:	f1c3 031c 	rsb	r3, r3, #28
  406028:	4419      	add	r1, r3
  40602a:	441a      	add	r2, r3
  40602c:	9108      	str	r1, [sp, #32]
  40602e:	441d      	add	r5, r3
  406030:	9206      	str	r2, [sp, #24]
  406032:	9908      	ldr	r1, [sp, #32]
  406034:	2900      	cmp	r1, #0
  406036:	dd05      	ble.n	406044 <_dtoa_r+0x4cc>
  406038:	990a      	ldr	r1, [sp, #40]	; 0x28
  40603a:	9a08      	ldr	r2, [sp, #32]
  40603c:	4620      	mov	r0, r4
  40603e:	f001 ff41 	bl	407ec4 <__lshift>
  406042:	900a      	str	r0, [sp, #40]	; 0x28
  406044:	9a06      	ldr	r2, [sp, #24]
  406046:	2a00      	cmp	r2, #0
  406048:	dd04      	ble.n	406054 <_dtoa_r+0x4dc>
  40604a:	4641      	mov	r1, r8
  40604c:	4620      	mov	r0, r4
  40604e:	f001 ff39 	bl	407ec4 <__lshift>
  406052:	4680      	mov	r8, r0
  406054:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406056:	2b00      	cmp	r3, #0
  406058:	f040 826a 	bne.w	406530 <_dtoa_r+0x9b8>
  40605c:	f1b9 0f00 	cmp.w	r9, #0
  406060:	f340 82a6 	ble.w	4065b0 <_dtoa_r+0xa38>
  406064:	980b      	ldr	r0, [sp, #44]	; 0x2c
  406066:	2800      	cmp	r0, #0
  406068:	f040 8088 	bne.w	40617c <_dtoa_r+0x604>
  40606c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40606e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406070:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  406074:	e006      	b.n	406084 <_dtoa_r+0x50c>
  406076:	4639      	mov	r1, r7
  406078:	4620      	mov	r0, r4
  40607a:	220a      	movs	r2, #10
  40607c:	2300      	movs	r3, #0
  40607e:	f001 fd93 	bl	407ba8 <__multadd>
  406082:	4607      	mov	r7, r0
  406084:	4638      	mov	r0, r7
  406086:	4641      	mov	r1, r8
  406088:	f7ff fcdc 	bl	405a44 <quorem>
  40608c:	3030      	adds	r0, #48	; 0x30
  40608e:	f80b 0005 	strb.w	r0, [fp, r5]
  406092:	3501      	adds	r5, #1
  406094:	45a9      	cmp	r9, r5
  406096:	dcee      	bgt.n	406076 <_dtoa_r+0x4fe>
  406098:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40609c:	4682      	mov	sl, r0
  40609e:	970a      	str	r7, [sp, #40]	; 0x28
  4060a0:	f1b9 0f01 	cmp.w	r9, #1
  4060a4:	bfac      	ite	ge
  4060a6:	44cb      	addge	fp, r9
  4060a8:	f10b 0b01 	addlt.w	fp, fp, #1
  4060ac:	2500      	movs	r5, #0
  4060ae:	990a      	ldr	r1, [sp, #40]	; 0x28
  4060b0:	2201      	movs	r2, #1
  4060b2:	4620      	mov	r0, r4
  4060b4:	f001 ff06 	bl	407ec4 <__lshift>
  4060b8:	4641      	mov	r1, r8
  4060ba:	900a      	str	r0, [sp, #40]	; 0x28
  4060bc:	f001 ff60 	bl	407f80 <__mcmp>
  4060c0:	2800      	cmp	r0, #0
  4060c2:	f340 8309 	ble.w	4066d8 <_dtoa_r+0xb60>
  4060c6:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  4060ca:	9909      	ldr	r1, [sp, #36]	; 0x24
  4060cc:	e005      	b.n	4060da <_dtoa_r+0x562>
  4060ce:	4299      	cmp	r1, r3
  4060d0:	f000 828b 	beq.w	4065ea <_dtoa_r+0xa72>
  4060d4:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  4060d8:	469b      	mov	fp, r3
  4060da:	2a39      	cmp	r2, #57	; 0x39
  4060dc:	f10b 33ff 	add.w	r3, fp, #4294967295
  4060e0:	d0f5      	beq.n	4060ce <_dtoa_r+0x556>
  4060e2:	3201      	adds	r2, #1
  4060e4:	701a      	strb	r2, [r3, #0]
  4060e6:	4641      	mov	r1, r8
  4060e8:	4620      	mov	r0, r4
  4060ea:	f001 fd53 	bl	407b94 <_Bfree>
  4060ee:	2e00      	cmp	r6, #0
  4060f0:	f43f af0f 	beq.w	405f12 <_dtoa_r+0x39a>
  4060f4:	b12d      	cbz	r5, 406102 <_dtoa_r+0x58a>
  4060f6:	42b5      	cmp	r5, r6
  4060f8:	d003      	beq.n	406102 <_dtoa_r+0x58a>
  4060fa:	4629      	mov	r1, r5
  4060fc:	4620      	mov	r0, r4
  4060fe:	f001 fd49 	bl	407b94 <_Bfree>
  406102:	4631      	mov	r1, r6
  406104:	4620      	mov	r0, r4
  406106:	f001 fd45 	bl	407b94 <_Bfree>
  40610a:	e702      	b.n	405f12 <_dtoa_r+0x39a>
  40610c:	2601      	movs	r6, #1
  40610e:	960e      	str	r6, [sp, #56]	; 0x38
  406110:	e5ea      	b.n	405ce8 <_dtoa_r+0x170>
  406112:	9807      	ldr	r0, [sp, #28]
  406114:	f7fc fc2c 	bl	402970 <__aeabi_i2d>
  406118:	4632      	mov	r2, r6
  40611a:	463b      	mov	r3, r7
  40611c:	f002 fd4a 	bl	408bb4 <__aeabi_dcmpeq>
  406120:	2800      	cmp	r0, #0
  406122:	f47f adcd 	bne.w	405cc0 <_dtoa_r+0x148>
  406126:	9e07      	ldr	r6, [sp, #28]
  406128:	3e01      	subs	r6, #1
  40612a:	9607      	str	r6, [sp, #28]
  40612c:	e5c8      	b.n	405cc0 <_dtoa_r+0x148>
  40612e:	9e07      	ldr	r6, [sp, #28]
  406130:	9d08      	ldr	r5, [sp, #32]
  406132:	1bad      	subs	r5, r5, r6
  406134:	9508      	str	r5, [sp, #32]
  406136:	4275      	negs	r5, r6
  406138:	2600      	movs	r6, #0
  40613a:	950c      	str	r5, [sp, #48]	; 0x30
  40613c:	960d      	str	r6, [sp, #52]	; 0x34
  40613e:	e5e5      	b.n	405d0c <_dtoa_r+0x194>
  406140:	426d      	negs	r5, r5
  406142:	2600      	movs	r6, #0
  406144:	9508      	str	r5, [sp, #32]
  406146:	9606      	str	r6, [sp, #24]
  406148:	e5d6      	b.n	405cf8 <_dtoa_r+0x180>
  40614a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40614c:	9d08      	ldr	r5, [sp, #32]
  40614e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  406150:	e714      	b.n	405f7c <_dtoa_r+0x404>
  406152:	bf00      	nop
  406154:	40240000 	.word	0x40240000
  406158:	231c      	movs	r3, #28
  40615a:	f8dd e020 	ldr.w	lr, [sp, #32]
  40615e:	9806      	ldr	r0, [sp, #24]
  406160:	449e      	add	lr, r3
  406162:	4418      	add	r0, r3
  406164:	f8cd e020 	str.w	lr, [sp, #32]
  406168:	441d      	add	r5, r3
  40616a:	9006      	str	r0, [sp, #24]
  40616c:	e761      	b.n	406032 <_dtoa_r+0x4ba>
  40616e:	48a7      	ldr	r0, [pc, #668]	; (40640c <_dtoa_r+0x894>)
  406170:	1b40      	subs	r0, r0, r5
  406172:	fa0a f000 	lsl.w	r0, sl, r0
  406176:	e56f      	b.n	405c58 <_dtoa_r+0xe0>
  406178:	900e      	str	r0, [sp, #56]	; 0x38
  40617a:	e5b5      	b.n	405ce8 <_dtoa_r+0x170>
  40617c:	2d00      	cmp	r5, #0
  40617e:	dd05      	ble.n	40618c <_dtoa_r+0x614>
  406180:	4631      	mov	r1, r6
  406182:	462a      	mov	r2, r5
  406184:	4620      	mov	r0, r4
  406186:	f001 fe9d 	bl	407ec4 <__lshift>
  40618a:	4606      	mov	r6, r0
  40618c:	2f00      	cmp	r7, #0
  40618e:	f040 82e9 	bne.w	406764 <_dtoa_r+0xbec>
  406192:	4637      	mov	r7, r6
  406194:	9d09      	ldr	r5, [sp, #36]	; 0x24
  406196:	9809      	ldr	r0, [sp, #36]	; 0x24
  406198:	444d      	add	r5, r9
  40619a:	9508      	str	r5, [sp, #32]
  40619c:	f00a 0501 	and.w	r5, sl, #1
  4061a0:	950b      	str	r5, [sp, #44]	; 0x2c
  4061a2:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  4061a6:	1c45      	adds	r5, r0, #1
  4061a8:	e00a      	b.n	4061c0 <_dtoa_r+0x648>
  4061aa:	f001 fcfd 	bl	407ba8 <__multadd>
  4061ae:	4639      	mov	r1, r7
  4061b0:	4606      	mov	r6, r0
  4061b2:	220a      	movs	r2, #10
  4061b4:	4620      	mov	r0, r4
  4061b6:	2300      	movs	r3, #0
  4061b8:	f001 fcf6 	bl	407ba8 <__multadd>
  4061bc:	4607      	mov	r7, r0
  4061be:	3501      	adds	r5, #1
  4061c0:	4641      	mov	r1, r8
  4061c2:	4648      	mov	r0, r9
  4061c4:	f7ff fc3e 	bl	405a44 <quorem>
  4061c8:	4631      	mov	r1, r6
  4061ca:	4683      	mov	fp, r0
  4061cc:	4648      	mov	r0, r9
  4061ce:	f001 fed7 	bl	407f80 <__mcmp>
  4061d2:	4641      	mov	r1, r8
  4061d4:	9003      	str	r0, [sp, #12]
  4061d6:	463a      	mov	r2, r7
  4061d8:	4620      	mov	r0, r4
  4061da:	f001 fef5 	bl	407fc8 <__mdiff>
  4061de:	68c2      	ldr	r2, [r0, #12]
  4061e0:	1e69      	subs	r1, r5, #1
  4061e2:	4603      	mov	r3, r0
  4061e4:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  4061e8:	9106      	str	r1, [sp, #24]
  4061ea:	2a00      	cmp	r2, #0
  4061ec:	f040 8193 	bne.w	406516 <_dtoa_r+0x99e>
  4061f0:	4619      	mov	r1, r3
  4061f2:	4648      	mov	r0, r9
  4061f4:	9302      	str	r3, [sp, #8]
  4061f6:	f001 fec3 	bl	407f80 <__mcmp>
  4061fa:	9b02      	ldr	r3, [sp, #8]
  4061fc:	4602      	mov	r2, r0
  4061fe:	4619      	mov	r1, r3
  406200:	4620      	mov	r0, r4
  406202:	9202      	str	r2, [sp, #8]
  406204:	f001 fcc6 	bl	407b94 <_Bfree>
  406208:	9a02      	ldr	r2, [sp, #8]
  40620a:	b92a      	cbnz	r2, 406218 <_dtoa_r+0x6a0>
  40620c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40620e:	b91b      	cbnz	r3, 406218 <_dtoa_r+0x6a0>
  406210:	980b      	ldr	r0, [sp, #44]	; 0x2c
  406212:	2800      	cmp	r0, #0
  406214:	f000 8393 	beq.w	40693e <_dtoa_r+0xdc6>
  406218:	9b03      	ldr	r3, [sp, #12]
  40621a:	2b00      	cmp	r3, #0
  40621c:	f2c0 8234 	blt.w	406688 <_dtoa_r+0xb10>
  406220:	d105      	bne.n	40622e <_dtoa_r+0x6b6>
  406222:	9824      	ldr	r0, [sp, #144]	; 0x90
  406224:	b918      	cbnz	r0, 40622e <_dtoa_r+0x6b6>
  406226:	990b      	ldr	r1, [sp, #44]	; 0x2c
  406228:	2900      	cmp	r1, #0
  40622a:	f000 822d 	beq.w	406688 <_dtoa_r+0xb10>
  40622e:	2a00      	cmp	r2, #0
  406230:	f300 82ac 	bgt.w	40678c <_dtoa_r+0xc14>
  406234:	f8dd e020 	ldr.w	lr, [sp, #32]
  406238:	f805 ac01 	strb.w	sl, [r5, #-1]
  40623c:	4575      	cmp	r5, lr
  40623e:	46ab      	mov	fp, r5
  406240:	f000 82b4 	beq.w	4067ac <_dtoa_r+0xc34>
  406244:	4649      	mov	r1, r9
  406246:	220a      	movs	r2, #10
  406248:	2300      	movs	r3, #0
  40624a:	4620      	mov	r0, r4
  40624c:	f001 fcac 	bl	407ba8 <__multadd>
  406250:	42be      	cmp	r6, r7
  406252:	4681      	mov	r9, r0
  406254:	4631      	mov	r1, r6
  406256:	4620      	mov	r0, r4
  406258:	f04f 020a 	mov.w	r2, #10
  40625c:	f04f 0300 	mov.w	r3, #0
  406260:	d1a3      	bne.n	4061aa <_dtoa_r+0x632>
  406262:	f001 fca1 	bl	407ba8 <__multadd>
  406266:	4606      	mov	r6, r0
  406268:	4607      	mov	r7, r0
  40626a:	e7a8      	b.n	4061be <_dtoa_r+0x646>
  40626c:	2600      	movs	r6, #0
  40626e:	960b      	str	r6, [sp, #44]	; 0x2c
  406270:	9e07      	ldr	r6, [sp, #28]
  406272:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  406276:	44b6      	add	lr, r6
  406278:	f10e 0901 	add.w	r9, lr, #1
  40627c:	f1b9 0f00 	cmp.w	r9, #0
  406280:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  406284:	464e      	mov	r6, r9
  406286:	f340 8150 	ble.w	40652a <_dtoa_r+0x9b2>
  40628a:	2100      	movs	r1, #0
  40628c:	2e17      	cmp	r6, #23
  40628e:	6461      	str	r1, [r4, #68]	; 0x44
  406290:	d90a      	bls.n	4062a8 <_dtoa_r+0x730>
  406292:	2201      	movs	r2, #1
  406294:	2304      	movs	r3, #4
  406296:	005b      	lsls	r3, r3, #1
  406298:	f103 0014 	add.w	r0, r3, #20
  40629c:	42b0      	cmp	r0, r6
  40629e:	4611      	mov	r1, r2
  4062a0:	f102 0201 	add.w	r2, r2, #1
  4062a4:	d9f7      	bls.n	406296 <_dtoa_r+0x71e>
  4062a6:	6461      	str	r1, [r4, #68]	; 0x44
  4062a8:	4620      	mov	r0, r4
  4062aa:	f001 fc4d 	bl	407b48 <_Balloc>
  4062ae:	2e0e      	cmp	r6, #14
  4062b0:	9009      	str	r0, [sp, #36]	; 0x24
  4062b2:	6420      	str	r0, [r4, #64]	; 0x40
  4062b4:	f63f ad6c 	bhi.w	405d90 <_dtoa_r+0x218>
  4062b8:	2d00      	cmp	r5, #0
  4062ba:	f43f ad69 	beq.w	405d90 <_dtoa_r+0x218>
  4062be:	9d07      	ldr	r5, [sp, #28]
  4062c0:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  4062c4:	2d00      	cmp	r5, #0
  4062c6:	f340 821c 	ble.w	406702 <_dtoa_r+0xb8a>
  4062ca:	4b51      	ldr	r3, [pc, #324]	; (406410 <_dtoa_r+0x898>)
  4062cc:	f005 020f 	and.w	r2, r5, #15
  4062d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4062d4:	112d      	asrs	r5, r5, #4
  4062d6:	e9d3 6700 	ldrd	r6, r7, [r3]
  4062da:	06eb      	lsls	r3, r5, #27
  4062dc:	f140 81cd 	bpl.w	40667a <_dtoa_r+0xb02>
  4062e0:	4b4c      	ldr	r3, [pc, #304]	; (406414 <_dtoa_r+0x89c>)
  4062e2:	4650      	mov	r0, sl
  4062e4:	4659      	mov	r1, fp
  4062e6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4062ea:	f7fc fcd1 	bl	402c90 <__aeabi_ddiv>
  4062ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4062f2:	f005 050f 	and.w	r5, r5, #15
  4062f6:	f04f 0803 	mov.w	r8, #3
  4062fa:	b18d      	cbz	r5, 406320 <_dtoa_r+0x7a8>
  4062fc:	f8df a114 	ldr.w	sl, [pc, #276]	; 406414 <_dtoa_r+0x89c>
  406300:	4630      	mov	r0, r6
  406302:	4639      	mov	r1, r7
  406304:	07ee      	lsls	r6, r5, #31
  406306:	d505      	bpl.n	406314 <_dtoa_r+0x79c>
  406308:	e9da 2300 	ldrd	r2, r3, [sl]
  40630c:	f108 0801 	add.w	r8, r8, #1
  406310:	f7fc fb94 	bl	402a3c <__aeabi_dmul>
  406314:	106d      	asrs	r5, r5, #1
  406316:	f10a 0a08 	add.w	sl, sl, #8
  40631a:	d1f3      	bne.n	406304 <_dtoa_r+0x78c>
  40631c:	4606      	mov	r6, r0
  40631e:	460f      	mov	r7, r1
  406320:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406324:	4632      	mov	r2, r6
  406326:	463b      	mov	r3, r7
  406328:	f7fc fcb2 	bl	402c90 <__aeabi_ddiv>
  40632c:	4682      	mov	sl, r0
  40632e:	468b      	mov	fp, r1
  406330:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  406332:	b145      	cbz	r5, 406346 <_dtoa_r+0x7ce>
  406334:	4650      	mov	r0, sl
  406336:	4659      	mov	r1, fp
  406338:	2200      	movs	r2, #0
  40633a:	4b37      	ldr	r3, [pc, #220]	; (406418 <_dtoa_r+0x8a0>)
  40633c:	f002 fc44 	bl	408bc8 <__aeabi_dcmplt>
  406340:	2800      	cmp	r0, #0
  406342:	f040 82aa 	bne.w	40689a <_dtoa_r+0xd22>
  406346:	4640      	mov	r0, r8
  406348:	f7fc fb12 	bl	402970 <__aeabi_i2d>
  40634c:	4652      	mov	r2, sl
  40634e:	465b      	mov	r3, fp
  406350:	f7fc fb74 	bl	402a3c <__aeabi_dmul>
  406354:	2200      	movs	r2, #0
  406356:	4b31      	ldr	r3, [pc, #196]	; (40641c <_dtoa_r+0x8a4>)
  406358:	f7fc f9be 	bl	4026d8 <__adddf3>
  40635c:	4606      	mov	r6, r0
  40635e:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  406362:	f1b9 0f00 	cmp.w	r9, #0
  406366:	f000 815a 	beq.w	40661e <_dtoa_r+0xaa6>
  40636a:	9d07      	ldr	r5, [sp, #28]
  40636c:	46c8      	mov	r8, r9
  40636e:	9517      	str	r5, [sp, #92]	; 0x5c
  406370:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  406372:	2d00      	cmp	r5, #0
  406374:	f000 8223 	beq.w	4067be <_dtoa_r+0xc46>
  406378:	4b25      	ldr	r3, [pc, #148]	; (406410 <_dtoa_r+0x898>)
  40637a:	2000      	movs	r0, #0
  40637c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  406380:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  406384:	4926      	ldr	r1, [pc, #152]	; (406420 <_dtoa_r+0x8a8>)
  406386:	f7fc fc83 	bl	402c90 <__aeabi_ddiv>
  40638a:	4632      	mov	r2, r6
  40638c:	463b      	mov	r3, r7
  40638e:	f7fc f9a1 	bl	4026d4 <__aeabi_dsub>
  406392:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406396:	4659      	mov	r1, fp
  406398:	4650      	mov	r0, sl
  40639a:	f002 fc3d 	bl	408c18 <__aeabi_d2iz>
  40639e:	4605      	mov	r5, r0
  4063a0:	f7fc fae6 	bl	402970 <__aeabi_i2d>
  4063a4:	4602      	mov	r2, r0
  4063a6:	460b      	mov	r3, r1
  4063a8:	4650      	mov	r0, sl
  4063aa:	4659      	mov	r1, fp
  4063ac:	f7fc f992 	bl	4026d4 <__aeabi_dsub>
  4063b0:	3530      	adds	r5, #48	; 0x30
  4063b2:	9e09      	ldr	r6, [sp, #36]	; 0x24
  4063b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4063b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4063bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4063c0:	b2ed      	uxtb	r5, r5
  4063c2:	7035      	strb	r5, [r6, #0]
  4063c4:	f106 0b01 	add.w	fp, r6, #1
  4063c8:	f002 fc1c 	bl	408c04 <__aeabi_dcmpgt>
  4063cc:	2800      	cmp	r0, #0
  4063ce:	f040 82ab 	bne.w	406928 <_dtoa_r+0xdb0>
  4063d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4063d6:	2000      	movs	r0, #0
  4063d8:	490f      	ldr	r1, [pc, #60]	; (406418 <_dtoa_r+0x8a0>)
  4063da:	f7fc f97b 	bl	4026d4 <__aeabi_dsub>
  4063de:	4602      	mov	r2, r0
  4063e0:	460b      	mov	r3, r1
  4063e2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4063e6:	f002 fc0d 	bl	408c04 <__aeabi_dcmpgt>
  4063ea:	2800      	cmp	r0, #0
  4063ec:	f040 82a2 	bne.w	406934 <_dtoa_r+0xdbc>
  4063f0:	f1b8 0f01 	cmp.w	r8, #1
  4063f4:	f340 8181 	ble.w	4066fa <_dtoa_r+0xb82>
  4063f8:	44b0      	add	r8, r6
  4063fa:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  4063fe:	46a2      	mov	sl, r4
  406400:	46c1      	mov	r9, r8
  406402:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  406406:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40640a:	e019      	b.n	406440 <_dtoa_r+0x8c8>
  40640c:	fffffbee 	.word	0xfffffbee
  406410:	00409af8 	.word	0x00409af8
  406414:	00409bc0 	.word	0x00409bc0
  406418:	3ff00000 	.word	0x3ff00000
  40641c:	401c0000 	.word	0x401c0000
  406420:	3fe00000 	.word	0x3fe00000
  406424:	2000      	movs	r0, #0
  406426:	49a8      	ldr	r1, [pc, #672]	; (4066c8 <_dtoa_r+0xb50>)
  406428:	f7fc f954 	bl	4026d4 <__aeabi_dsub>
  40642c:	4622      	mov	r2, r4
  40642e:	462b      	mov	r3, r5
  406430:	f002 fbca 	bl	408bc8 <__aeabi_dcmplt>
  406434:	2800      	cmp	r0, #0
  406436:	f040 827b 	bne.w	406930 <_dtoa_r+0xdb8>
  40643a:	45cb      	cmp	fp, r9
  40643c:	f000 815a 	beq.w	4066f4 <_dtoa_r+0xb7c>
  406440:	4620      	mov	r0, r4
  406442:	4629      	mov	r1, r5
  406444:	2200      	movs	r2, #0
  406446:	4ba1      	ldr	r3, [pc, #644]	; (4066cc <_dtoa_r+0xb54>)
  406448:	f7fc faf8 	bl	402a3c <__aeabi_dmul>
  40644c:	2200      	movs	r2, #0
  40644e:	4b9f      	ldr	r3, [pc, #636]	; (4066cc <_dtoa_r+0xb54>)
  406450:	4604      	mov	r4, r0
  406452:	460d      	mov	r5, r1
  406454:	4630      	mov	r0, r6
  406456:	4639      	mov	r1, r7
  406458:	f7fc faf0 	bl	402a3c <__aeabi_dmul>
  40645c:	460f      	mov	r7, r1
  40645e:	4606      	mov	r6, r0
  406460:	f002 fbda 	bl	408c18 <__aeabi_d2iz>
  406464:	4680      	mov	r8, r0
  406466:	f7fc fa83 	bl	402970 <__aeabi_i2d>
  40646a:	4602      	mov	r2, r0
  40646c:	460b      	mov	r3, r1
  40646e:	4630      	mov	r0, r6
  406470:	4639      	mov	r1, r7
  406472:	f7fc f92f 	bl	4026d4 <__aeabi_dsub>
  406476:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40647a:	fa5f f888 	uxtb.w	r8, r8
  40647e:	4622      	mov	r2, r4
  406480:	462b      	mov	r3, r5
  406482:	f80b 8b01 	strb.w	r8, [fp], #1
  406486:	4606      	mov	r6, r0
  406488:	460f      	mov	r7, r1
  40648a:	f002 fb9d 	bl	408bc8 <__aeabi_dcmplt>
  40648e:	4632      	mov	r2, r6
  406490:	463b      	mov	r3, r7
  406492:	2800      	cmp	r0, #0
  406494:	d0c6      	beq.n	406424 <_dtoa_r+0x8ac>
  406496:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  406498:	4654      	mov	r4, sl
  40649a:	9607      	str	r6, [sp, #28]
  40649c:	e539      	b.n	405f12 <_dtoa_r+0x39a>
  40649e:	2600      	movs	r6, #0
  4064a0:	960b      	str	r6, [sp, #44]	; 0x2c
  4064a2:	9825      	ldr	r0, [sp, #148]	; 0x94
  4064a4:	2800      	cmp	r0, #0
  4064a6:	dd3c      	ble.n	406522 <_dtoa_r+0x9aa>
  4064a8:	4606      	mov	r6, r0
  4064aa:	900f      	str	r0, [sp, #60]	; 0x3c
  4064ac:	4681      	mov	r9, r0
  4064ae:	e6ec      	b.n	40628a <_dtoa_r+0x712>
  4064b0:	2601      	movs	r6, #1
  4064b2:	960b      	str	r6, [sp, #44]	; 0x2c
  4064b4:	e7f5      	b.n	4064a2 <_dtoa_r+0x92a>
  4064b6:	f1b9 0f00 	cmp.w	r9, #0
  4064ba:	f73f ac7c 	bgt.w	405db6 <_dtoa_r+0x23e>
  4064be:	f040 80c6 	bne.w	40664e <_dtoa_r+0xad6>
  4064c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4064c6:	2200      	movs	r2, #0
  4064c8:	4b81      	ldr	r3, [pc, #516]	; (4066d0 <_dtoa_r+0xb58>)
  4064ca:	f7fc fab7 	bl	402a3c <__aeabi_dmul>
  4064ce:	4652      	mov	r2, sl
  4064d0:	465b      	mov	r3, fp
  4064d2:	f002 fb8d 	bl	408bf0 <__aeabi_dcmpge>
  4064d6:	46c8      	mov	r8, r9
  4064d8:	464e      	mov	r6, r9
  4064da:	2800      	cmp	r0, #0
  4064dc:	d07c      	beq.n	4065d8 <_dtoa_r+0xa60>
  4064de:	9d25      	ldr	r5, [sp, #148]	; 0x94
  4064e0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4064e4:	43ed      	mvns	r5, r5
  4064e6:	9507      	str	r5, [sp, #28]
  4064e8:	4641      	mov	r1, r8
  4064ea:	4620      	mov	r0, r4
  4064ec:	f001 fb52 	bl	407b94 <_Bfree>
  4064f0:	2e00      	cmp	r6, #0
  4064f2:	f47f ae06 	bne.w	406102 <_dtoa_r+0x58a>
  4064f6:	e50c      	b.n	405f12 <_dtoa_r+0x39a>
  4064f8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4064fa:	4620      	mov	r0, r4
  4064fc:	f001 fc94 	bl	407e28 <__pow5mult>
  406500:	900a      	str	r0, [sp, #40]	; 0x28
  406502:	e56a      	b.n	405fda <_dtoa_r+0x462>
  406504:	9d16      	ldr	r5, [sp, #88]	; 0x58
  406506:	2d00      	cmp	r5, #0
  406508:	f000 81b8 	beq.w	40687c <_dtoa_r+0xd04>
  40650c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406510:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406512:	9d08      	ldr	r5, [sp, #32]
  406514:	e527      	b.n	405f66 <_dtoa_r+0x3ee>
  406516:	4601      	mov	r1, r0
  406518:	4620      	mov	r0, r4
  40651a:	f001 fb3b 	bl	407b94 <_Bfree>
  40651e:	2201      	movs	r2, #1
  406520:	e67a      	b.n	406218 <_dtoa_r+0x6a0>
  406522:	2601      	movs	r6, #1
  406524:	9625      	str	r6, [sp, #148]	; 0x94
  406526:	960f      	str	r6, [sp, #60]	; 0x3c
  406528:	46b1      	mov	r9, r6
  40652a:	2100      	movs	r1, #0
  40652c:	6461      	str	r1, [r4, #68]	; 0x44
  40652e:	e6bb      	b.n	4062a8 <_dtoa_r+0x730>
  406530:	980a      	ldr	r0, [sp, #40]	; 0x28
  406532:	4641      	mov	r1, r8
  406534:	f001 fd24 	bl	407f80 <__mcmp>
  406538:	2800      	cmp	r0, #0
  40653a:	f6bf ad8f 	bge.w	40605c <_dtoa_r+0x4e4>
  40653e:	f8dd e01c 	ldr.w	lr, [sp, #28]
  406542:	990a      	ldr	r1, [sp, #40]	; 0x28
  406544:	f10e 3eff 	add.w	lr, lr, #4294967295
  406548:	4620      	mov	r0, r4
  40654a:	220a      	movs	r2, #10
  40654c:	2300      	movs	r3, #0
  40654e:	f8cd e01c 	str.w	lr, [sp, #28]
  406552:	f001 fb29 	bl	407ba8 <__multadd>
  406556:	900a      	str	r0, [sp, #40]	; 0x28
  406558:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40655a:	2800      	cmp	r0, #0
  40655c:	f040 8209 	bne.w	406972 <_dtoa_r+0xdfa>
  406560:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  406564:	e57a      	b.n	40605c <_dtoa_r+0x4e4>
  406566:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40656a:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40656e:	6918      	ldr	r0, [r3, #16]
  406570:	f001 fb64 	bl	407c3c <__hi0bits>
  406574:	f1c0 0020 	rsb	r0, r0, #32
  406578:	e547      	b.n	40600a <_dtoa_r+0x492>
  40657a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40657c:	f7ff bb2c 	b.w	405bd8 <_dtoa_r+0x60>
  406580:	f1ba 0f00 	cmp.w	sl, #0
  406584:	f47f ad3b 	bne.w	405ffe <_dtoa_r+0x486>
  406588:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40658c:	2b00      	cmp	r3, #0
  40658e:	f040 817c 	bne.w	40688a <_dtoa_r+0xd12>
  406592:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406596:	0d3f      	lsrs	r7, r7, #20
  406598:	053f      	lsls	r7, r7, #20
  40659a:	2f00      	cmp	r7, #0
  40659c:	f43f ad30 	beq.w	406000 <_dtoa_r+0x488>
  4065a0:	9a08      	ldr	r2, [sp, #32]
  4065a2:	9b06      	ldr	r3, [sp, #24]
  4065a4:	3201      	adds	r2, #1
  4065a6:	3301      	adds	r3, #1
  4065a8:	9208      	str	r2, [sp, #32]
  4065aa:	9306      	str	r3, [sp, #24]
  4065ac:	2701      	movs	r7, #1
  4065ae:	e527      	b.n	406000 <_dtoa_r+0x488>
  4065b0:	9924      	ldr	r1, [sp, #144]	; 0x90
  4065b2:	2902      	cmp	r1, #2
  4065b4:	f77f ad56 	ble.w	406064 <_dtoa_r+0x4ec>
  4065b8:	f1b9 0f00 	cmp.w	r9, #0
  4065bc:	d18f      	bne.n	4064de <_dtoa_r+0x966>
  4065be:	4641      	mov	r1, r8
  4065c0:	464b      	mov	r3, r9
  4065c2:	2205      	movs	r2, #5
  4065c4:	4620      	mov	r0, r4
  4065c6:	f001 faef 	bl	407ba8 <__multadd>
  4065ca:	4680      	mov	r8, r0
  4065cc:	4641      	mov	r1, r8
  4065ce:	980a      	ldr	r0, [sp, #40]	; 0x28
  4065d0:	f001 fcd6 	bl	407f80 <__mcmp>
  4065d4:	2800      	cmp	r0, #0
  4065d6:	dd82      	ble.n	4064de <_dtoa_r+0x966>
  4065d8:	9d07      	ldr	r5, [sp, #28]
  4065da:	2331      	movs	r3, #49	; 0x31
  4065dc:	3501      	adds	r5, #1
  4065de:	9507      	str	r5, [sp, #28]
  4065e0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4065e2:	702b      	strb	r3, [r5, #0]
  4065e4:	f105 0b01 	add.w	fp, r5, #1
  4065e8:	e77e      	b.n	4064e8 <_dtoa_r+0x970>
  4065ea:	9807      	ldr	r0, [sp, #28]
  4065ec:	9909      	ldr	r1, [sp, #36]	; 0x24
  4065ee:	2331      	movs	r3, #49	; 0x31
  4065f0:	3001      	adds	r0, #1
  4065f2:	9007      	str	r0, [sp, #28]
  4065f4:	700b      	strb	r3, [r1, #0]
  4065f6:	e576      	b.n	4060e6 <_dtoa_r+0x56e>
  4065f8:	46a3      	mov	fp, r4
  4065fa:	9c03      	ldr	r4, [sp, #12]
  4065fc:	e489      	b.n	405f12 <_dtoa_r+0x39a>
  4065fe:	4640      	mov	r0, r8
  406600:	f7fc f9b6 	bl	402970 <__aeabi_i2d>
  406604:	4602      	mov	r2, r0
  406606:	460b      	mov	r3, r1
  406608:	4650      	mov	r0, sl
  40660a:	4659      	mov	r1, fp
  40660c:	f7fc fa16 	bl	402a3c <__aeabi_dmul>
  406610:	2200      	movs	r2, #0
  406612:	4b30      	ldr	r3, [pc, #192]	; (4066d4 <_dtoa_r+0xb5c>)
  406614:	f7fc f860 	bl	4026d8 <__adddf3>
  406618:	4606      	mov	r6, r0
  40661a:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40661e:	4650      	mov	r0, sl
  406620:	4659      	mov	r1, fp
  406622:	2200      	movs	r2, #0
  406624:	4b2a      	ldr	r3, [pc, #168]	; (4066d0 <_dtoa_r+0xb58>)
  406626:	f7fc f855 	bl	4026d4 <__aeabi_dsub>
  40662a:	4632      	mov	r2, r6
  40662c:	463b      	mov	r3, r7
  40662e:	4682      	mov	sl, r0
  406630:	468b      	mov	fp, r1
  406632:	f002 fae7 	bl	408c04 <__aeabi_dcmpgt>
  406636:	2800      	cmp	r0, #0
  406638:	f040 80bd 	bne.w	4067b6 <_dtoa_r+0xc3e>
  40663c:	4632      	mov	r2, r6
  40663e:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  406642:	4650      	mov	r0, sl
  406644:	4659      	mov	r1, fp
  406646:	f002 fabf 	bl	408bc8 <__aeabi_dcmplt>
  40664a:	2800      	cmp	r0, #0
  40664c:	d055      	beq.n	4066fa <_dtoa_r+0xb82>
  40664e:	f04f 0800 	mov.w	r8, #0
  406652:	4646      	mov	r6, r8
  406654:	e743      	b.n	4064de <_dtoa_r+0x966>
  406656:	990a      	ldr	r1, [sp, #40]	; 0x28
  406658:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40665a:	4620      	mov	r0, r4
  40665c:	f001 fbe4 	bl	407e28 <__pow5mult>
  406660:	900a      	str	r0, [sp, #40]	; 0x28
  406662:	e4ba      	b.n	405fda <_dtoa_r+0x462>
  406664:	2601      	movs	r6, #1
  406666:	960b      	str	r6, [sp, #44]	; 0x2c
  406668:	e602      	b.n	406270 <_dtoa_r+0x6f8>
  40666a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40666c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40666e:	1b7b      	subs	r3, r7, r5
  406670:	441e      	add	r6, r3
  406672:	970c      	str	r7, [sp, #48]	; 0x30
  406674:	960d      	str	r6, [sp, #52]	; 0x34
  406676:	2700      	movs	r7, #0
  406678:	e46f      	b.n	405f5a <_dtoa_r+0x3e2>
  40667a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40667e:	f04f 0802 	mov.w	r8, #2
  406682:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406686:	e638      	b.n	4062fa <_dtoa_r+0x782>
  406688:	2a00      	cmp	r2, #0
  40668a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40668e:	46d9      	mov	r9, fp
  406690:	dd11      	ble.n	4066b6 <_dtoa_r+0xb3e>
  406692:	990a      	ldr	r1, [sp, #40]	; 0x28
  406694:	2201      	movs	r2, #1
  406696:	4620      	mov	r0, r4
  406698:	f001 fc14 	bl	407ec4 <__lshift>
  40669c:	4641      	mov	r1, r8
  40669e:	900a      	str	r0, [sp, #40]	; 0x28
  4066a0:	f001 fc6e 	bl	407f80 <__mcmp>
  4066a4:	2800      	cmp	r0, #0
  4066a6:	f340 815d 	ble.w	406964 <_dtoa_r+0xdec>
  4066aa:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4066ae:	f000 811b 	beq.w	4068e8 <_dtoa_r+0xd70>
  4066b2:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  4066b6:	9b06      	ldr	r3, [sp, #24]
  4066b8:	4635      	mov	r5, r6
  4066ba:	f883 a000 	strb.w	sl, [r3]
  4066be:	f103 0b01 	add.w	fp, r3, #1
  4066c2:	463e      	mov	r6, r7
  4066c4:	e50f      	b.n	4060e6 <_dtoa_r+0x56e>
  4066c6:	bf00      	nop
  4066c8:	3ff00000 	.word	0x3ff00000
  4066cc:	40240000 	.word	0x40240000
  4066d0:	40140000 	.word	0x40140000
  4066d4:	401c0000 	.word	0x401c0000
  4066d8:	d103      	bne.n	4066e2 <_dtoa_r+0xb6a>
  4066da:	f01a 0f01 	tst.w	sl, #1
  4066de:	f47f acf2 	bne.w	4060c6 <_dtoa_r+0x54e>
  4066e2:	465b      	mov	r3, fp
  4066e4:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  4066e8:	469b      	mov	fp, r3
  4066ea:	2a30      	cmp	r2, #48	; 0x30
  4066ec:	f103 33ff 	add.w	r3, r3, #4294967295
  4066f0:	d0f8      	beq.n	4066e4 <_dtoa_r+0xb6c>
  4066f2:	e4f8      	b.n	4060e6 <_dtoa_r+0x56e>
  4066f4:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  4066f8:	4654      	mov	r4, sl
  4066fa:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  4066fe:	f7ff bb47 	b.w	405d90 <_dtoa_r+0x218>
  406702:	9e07      	ldr	r6, [sp, #28]
  406704:	4275      	negs	r5, r6
  406706:	2d00      	cmp	r5, #0
  406708:	f000 80c2 	beq.w	406890 <_dtoa_r+0xd18>
  40670c:	4ba3      	ldr	r3, [pc, #652]	; (40699c <_dtoa_r+0xe24>)
  40670e:	f005 020f 	and.w	r2, r5, #15
  406712:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406716:	e9d3 2300 	ldrd	r2, r3, [r3]
  40671a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40671e:	f7fc f98d 	bl	402a3c <__aeabi_dmul>
  406722:	112d      	asrs	r5, r5, #4
  406724:	4682      	mov	sl, r0
  406726:	468b      	mov	fp, r1
  406728:	f000 812e 	beq.w	406988 <_dtoa_r+0xe10>
  40672c:	4e9c      	ldr	r6, [pc, #624]	; (4069a0 <_dtoa_r+0xe28>)
  40672e:	f04f 0802 	mov.w	r8, #2
  406732:	07ea      	lsls	r2, r5, #31
  406734:	d505      	bpl.n	406742 <_dtoa_r+0xbca>
  406736:	e9d6 2300 	ldrd	r2, r3, [r6]
  40673a:	f108 0801 	add.w	r8, r8, #1
  40673e:	f7fc f97d 	bl	402a3c <__aeabi_dmul>
  406742:	106d      	asrs	r5, r5, #1
  406744:	f106 0608 	add.w	r6, r6, #8
  406748:	d1f3      	bne.n	406732 <_dtoa_r+0xbba>
  40674a:	4682      	mov	sl, r0
  40674c:	468b      	mov	fp, r1
  40674e:	e5ef      	b.n	406330 <_dtoa_r+0x7b8>
  406750:	9e07      	ldr	r6, [sp, #28]
  406752:	9d09      	ldr	r5, [sp, #36]	; 0x24
  406754:	2230      	movs	r2, #48	; 0x30
  406756:	702a      	strb	r2, [r5, #0]
  406758:	3601      	adds	r6, #1
  40675a:	2231      	movs	r2, #49	; 0x31
  40675c:	9607      	str	r6, [sp, #28]
  40675e:	701a      	strb	r2, [r3, #0]
  406760:	f7ff bbd7 	b.w	405f12 <_dtoa_r+0x39a>
  406764:	6871      	ldr	r1, [r6, #4]
  406766:	4620      	mov	r0, r4
  406768:	f001 f9ee 	bl	407b48 <_Balloc>
  40676c:	6933      	ldr	r3, [r6, #16]
  40676e:	4605      	mov	r5, r0
  406770:	1c9a      	adds	r2, r3, #2
  406772:	0092      	lsls	r2, r2, #2
  406774:	f106 010c 	add.w	r1, r6, #12
  406778:	300c      	adds	r0, #12
  40677a:	f001 f905 	bl	407988 <memcpy>
  40677e:	4620      	mov	r0, r4
  406780:	4629      	mov	r1, r5
  406782:	2201      	movs	r2, #1
  406784:	f001 fb9e 	bl	407ec4 <__lshift>
  406788:	4607      	mov	r7, r0
  40678a:	e503      	b.n	406194 <_dtoa_r+0x61c>
  40678c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406790:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  406794:	f000 80a8 	beq.w	4068e8 <_dtoa_r+0xd70>
  406798:	9d06      	ldr	r5, [sp, #24]
  40679a:	f10a 0301 	add.w	r3, sl, #1
  40679e:	702b      	strb	r3, [r5, #0]
  4067a0:	4635      	mov	r5, r6
  4067a2:	9e06      	ldr	r6, [sp, #24]
  4067a4:	f106 0b01 	add.w	fp, r6, #1
  4067a8:	463e      	mov	r6, r7
  4067aa:	e49c      	b.n	4060e6 <_dtoa_r+0x56e>
  4067ac:	4635      	mov	r5, r6
  4067ae:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4067b2:	463e      	mov	r6, r7
  4067b4:	e47b      	b.n	4060ae <_dtoa_r+0x536>
  4067b6:	f04f 0800 	mov.w	r8, #0
  4067ba:	4646      	mov	r6, r8
  4067bc:	e70c      	b.n	4065d8 <_dtoa_r+0xa60>
  4067be:	4977      	ldr	r1, [pc, #476]	; (40699c <_dtoa_r+0xe24>)
  4067c0:	f108 35ff 	add.w	r5, r8, #4294967295
  4067c4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  4067c8:	4632      	mov	r2, r6
  4067ca:	463b      	mov	r3, r7
  4067cc:	e9d1 0100 	ldrd	r0, r1, [r1]
  4067d0:	9510      	str	r5, [sp, #64]	; 0x40
  4067d2:	f7fc f933 	bl	402a3c <__aeabi_dmul>
  4067d6:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  4067da:	4659      	mov	r1, fp
  4067dc:	4650      	mov	r0, sl
  4067de:	f002 fa1b 	bl	408c18 <__aeabi_d2iz>
  4067e2:	4605      	mov	r5, r0
  4067e4:	f7fc f8c4 	bl	402970 <__aeabi_i2d>
  4067e8:	4602      	mov	r2, r0
  4067ea:	460b      	mov	r3, r1
  4067ec:	4650      	mov	r0, sl
  4067ee:	4659      	mov	r1, fp
  4067f0:	f7fb ff70 	bl	4026d4 <__aeabi_dsub>
  4067f4:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  4067f8:	3530      	adds	r5, #48	; 0x30
  4067fa:	f1b8 0f01 	cmp.w	r8, #1
  4067fe:	4606      	mov	r6, r0
  406800:	460f      	mov	r7, r1
  406802:	f88e 5000 	strb.w	r5, [lr]
  406806:	f10e 0b01 	add.w	fp, lr, #1
  40680a:	d01e      	beq.n	40684a <_dtoa_r+0xcd2>
  40680c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40680e:	1e6b      	subs	r3, r5, #1
  406810:	eb03 0a08 	add.w	sl, r3, r8
  406814:	2200      	movs	r2, #0
  406816:	4b63      	ldr	r3, [pc, #396]	; (4069a4 <_dtoa_r+0xe2c>)
  406818:	f7fc f910 	bl	402a3c <__aeabi_dmul>
  40681c:	460f      	mov	r7, r1
  40681e:	4606      	mov	r6, r0
  406820:	f002 f9fa 	bl	408c18 <__aeabi_d2iz>
  406824:	4680      	mov	r8, r0
  406826:	f7fc f8a3 	bl	402970 <__aeabi_i2d>
  40682a:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40682e:	4602      	mov	r2, r0
  406830:	460b      	mov	r3, r1
  406832:	4630      	mov	r0, r6
  406834:	4639      	mov	r1, r7
  406836:	f7fb ff4d 	bl	4026d4 <__aeabi_dsub>
  40683a:	f805 8f01 	strb.w	r8, [r5, #1]!
  40683e:	4555      	cmp	r5, sl
  406840:	d1e8      	bne.n	406814 <_dtoa_r+0xc9c>
  406842:	9d10      	ldr	r5, [sp, #64]	; 0x40
  406844:	4606      	mov	r6, r0
  406846:	460f      	mov	r7, r1
  406848:	44ab      	add	fp, r5
  40684a:	2200      	movs	r2, #0
  40684c:	4b56      	ldr	r3, [pc, #344]	; (4069a8 <_dtoa_r+0xe30>)
  40684e:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  406852:	f7fb ff41 	bl	4026d8 <__adddf3>
  406856:	4632      	mov	r2, r6
  406858:	463b      	mov	r3, r7
  40685a:	f002 f9b5 	bl	408bc8 <__aeabi_dcmplt>
  40685e:	2800      	cmp	r0, #0
  406860:	d04d      	beq.n	4068fe <_dtoa_r+0xd86>
  406862:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  406864:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406866:	9607      	str	r6, [sp, #28]
  406868:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40686c:	f7ff bb4a 	b.w	405f04 <_dtoa_r+0x38c>
  406870:	9e08      	ldr	r6, [sp, #32]
  406872:	2300      	movs	r3, #0
  406874:	ebc9 0506 	rsb	r5, r9, r6
  406878:	f7ff bb75 	b.w	405f66 <_dtoa_r+0x3ee>
  40687c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40687e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406880:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406884:	9d08      	ldr	r5, [sp, #32]
  406886:	f7ff bb6e 	b.w	405f66 <_dtoa_r+0x3ee>
  40688a:	4657      	mov	r7, sl
  40688c:	f7ff bbb8 	b.w	406000 <_dtoa_r+0x488>
  406890:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  406894:	f04f 0802 	mov.w	r8, #2
  406898:	e54a      	b.n	406330 <_dtoa_r+0x7b8>
  40689a:	f1b9 0f00 	cmp.w	r9, #0
  40689e:	f43f aeae 	beq.w	4065fe <_dtoa_r+0xa86>
  4068a2:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  4068a4:	2e00      	cmp	r6, #0
  4068a6:	f77f af28 	ble.w	4066fa <_dtoa_r+0xb82>
  4068aa:	2200      	movs	r2, #0
  4068ac:	4b3d      	ldr	r3, [pc, #244]	; (4069a4 <_dtoa_r+0xe2c>)
  4068ae:	4650      	mov	r0, sl
  4068b0:	4659      	mov	r1, fp
  4068b2:	f7fc f8c3 	bl	402a3c <__aeabi_dmul>
  4068b6:	4682      	mov	sl, r0
  4068b8:	f108 0001 	add.w	r0, r8, #1
  4068bc:	468b      	mov	fp, r1
  4068be:	f7fc f857 	bl	402970 <__aeabi_i2d>
  4068c2:	4602      	mov	r2, r0
  4068c4:	460b      	mov	r3, r1
  4068c6:	4650      	mov	r0, sl
  4068c8:	4659      	mov	r1, fp
  4068ca:	f7fc f8b7 	bl	402a3c <__aeabi_dmul>
  4068ce:	2200      	movs	r2, #0
  4068d0:	4b36      	ldr	r3, [pc, #216]	; (4069ac <_dtoa_r+0xe34>)
  4068d2:	f7fb ff01 	bl	4026d8 <__adddf3>
  4068d6:	9d07      	ldr	r5, [sp, #28]
  4068d8:	4606      	mov	r6, r0
  4068da:	3d01      	subs	r5, #1
  4068dc:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4068e0:	9517      	str	r5, [sp, #92]	; 0x5c
  4068e2:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  4068e6:	e543      	b.n	406370 <_dtoa_r+0x7f8>
  4068e8:	4635      	mov	r5, r6
  4068ea:	9b06      	ldr	r3, [sp, #24]
  4068ec:	9e06      	ldr	r6, [sp, #24]
  4068ee:	2239      	movs	r2, #57	; 0x39
  4068f0:	7032      	strb	r2, [r6, #0]
  4068f2:	f103 0b01 	add.w	fp, r3, #1
  4068f6:	463e      	mov	r6, r7
  4068f8:	9909      	ldr	r1, [sp, #36]	; 0x24
  4068fa:	f7ff bbee 	b.w	4060da <_dtoa_r+0x562>
  4068fe:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  406902:	2000      	movs	r0, #0
  406904:	4928      	ldr	r1, [pc, #160]	; (4069a8 <_dtoa_r+0xe30>)
  406906:	f7fb fee5 	bl	4026d4 <__aeabi_dsub>
  40690a:	4632      	mov	r2, r6
  40690c:	463b      	mov	r3, r7
  40690e:	f002 f979 	bl	408c04 <__aeabi_dcmpgt>
  406912:	2800      	cmp	r0, #0
  406914:	f43f aef1 	beq.w	4066fa <_dtoa_r+0xb82>
  406918:	465b      	mov	r3, fp
  40691a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40691e:	469b      	mov	fp, r3
  406920:	2a30      	cmp	r2, #48	; 0x30
  406922:	f103 33ff 	add.w	r3, r3, #4294967295
  406926:	d0f8      	beq.n	40691a <_dtoa_r+0xda2>
  406928:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  40692a:	9507      	str	r5, [sp, #28]
  40692c:	f7ff baf1 	b.w	405f12 <_dtoa_r+0x39a>
  406930:	4645      	mov	r5, r8
  406932:	4654      	mov	r4, sl
  406934:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  406936:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406938:	9607      	str	r6, [sp, #28]
  40693a:	f7ff bae3 	b.w	405f04 <_dtoa_r+0x38c>
  40693e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406942:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  406946:	d0cf      	beq.n	4068e8 <_dtoa_r+0xd70>
  406948:	9b03      	ldr	r3, [sp, #12]
  40694a:	4635      	mov	r5, r6
  40694c:	2b00      	cmp	r3, #0
  40694e:	9e06      	ldr	r6, [sp, #24]
  406950:	bfc8      	it	gt
  406952:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  406956:	f886 a000 	strb.w	sl, [r6]
  40695a:	f106 0b01 	add.w	fp, r6, #1
  40695e:	463e      	mov	r6, r7
  406960:	f7ff bbc1 	b.w	4060e6 <_dtoa_r+0x56e>
  406964:	f47f aea7 	bne.w	4066b6 <_dtoa_r+0xb3e>
  406968:	f01a 0f01 	tst.w	sl, #1
  40696c:	f43f aea3 	beq.w	4066b6 <_dtoa_r+0xb3e>
  406970:	e69b      	b.n	4066aa <_dtoa_r+0xb32>
  406972:	4631      	mov	r1, r6
  406974:	4620      	mov	r0, r4
  406976:	220a      	movs	r2, #10
  406978:	2300      	movs	r3, #0
  40697a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40697e:	f001 f913 	bl	407ba8 <__multadd>
  406982:	4606      	mov	r6, r0
  406984:	f7ff bb6a 	b.w	40605c <_dtoa_r+0x4e4>
  406988:	f04f 0802 	mov.w	r8, #2
  40698c:	e4d0      	b.n	406330 <_dtoa_r+0x7b8>
  40698e:	f43f ab50 	beq.w	406032 <_dtoa_r+0x4ba>
  406992:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  406996:	f7ff bbe0 	b.w	40615a <_dtoa_r+0x5e2>
  40699a:	bf00      	nop
  40699c:	00409af8 	.word	0x00409af8
  4069a0:	00409bc0 	.word	0x00409bc0
  4069a4:	40240000 	.word	0x40240000
  4069a8:	3fe00000 	.word	0x3fe00000
  4069ac:	401c0000 	.word	0x401c0000

004069b0 <__sflush_r>:
  4069b0:	898b      	ldrh	r3, [r1, #12]
  4069b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4069b6:	b29a      	uxth	r2, r3
  4069b8:	460d      	mov	r5, r1
  4069ba:	0711      	lsls	r1, r2, #28
  4069bc:	4680      	mov	r8, r0
  4069be:	d43c      	bmi.n	406a3a <__sflush_r+0x8a>
  4069c0:	686a      	ldr	r2, [r5, #4]
  4069c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4069c6:	2a00      	cmp	r2, #0
  4069c8:	81ab      	strh	r3, [r5, #12]
  4069ca:	dd59      	ble.n	406a80 <__sflush_r+0xd0>
  4069cc:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4069ce:	2c00      	cmp	r4, #0
  4069d0:	d04b      	beq.n	406a6a <__sflush_r+0xba>
  4069d2:	b29b      	uxth	r3, r3
  4069d4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4069d8:	2100      	movs	r1, #0
  4069da:	b292      	uxth	r2, r2
  4069dc:	f8d8 6000 	ldr.w	r6, [r8]
  4069e0:	f8c8 1000 	str.w	r1, [r8]
  4069e4:	2a00      	cmp	r2, #0
  4069e6:	d04f      	beq.n	406a88 <__sflush_r+0xd8>
  4069e8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4069ea:	075f      	lsls	r7, r3, #29
  4069ec:	d505      	bpl.n	4069fa <__sflush_r+0x4a>
  4069ee:	6869      	ldr	r1, [r5, #4]
  4069f0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4069f2:	1a52      	subs	r2, r2, r1
  4069f4:	b10b      	cbz	r3, 4069fa <__sflush_r+0x4a>
  4069f6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4069f8:	1ad2      	subs	r2, r2, r3
  4069fa:	4640      	mov	r0, r8
  4069fc:	69e9      	ldr	r1, [r5, #28]
  4069fe:	2300      	movs	r3, #0
  406a00:	47a0      	blx	r4
  406a02:	1c44      	adds	r4, r0, #1
  406a04:	d04a      	beq.n	406a9c <__sflush_r+0xec>
  406a06:	89ab      	ldrh	r3, [r5, #12]
  406a08:	692a      	ldr	r2, [r5, #16]
  406a0a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  406a0e:	b29b      	uxth	r3, r3
  406a10:	2100      	movs	r1, #0
  406a12:	602a      	str	r2, [r5, #0]
  406a14:	04da      	lsls	r2, r3, #19
  406a16:	81ab      	strh	r3, [r5, #12]
  406a18:	6069      	str	r1, [r5, #4]
  406a1a:	d44c      	bmi.n	406ab6 <__sflush_r+0x106>
  406a1c:	6b29      	ldr	r1, [r5, #48]	; 0x30
  406a1e:	f8c8 6000 	str.w	r6, [r8]
  406a22:	b311      	cbz	r1, 406a6a <__sflush_r+0xba>
  406a24:	f105 0340 	add.w	r3, r5, #64	; 0x40
  406a28:	4299      	cmp	r1, r3
  406a2a:	d002      	beq.n	406a32 <__sflush_r+0x82>
  406a2c:	4640      	mov	r0, r8
  406a2e:	f000 f9c3 	bl	406db8 <_free_r>
  406a32:	2000      	movs	r0, #0
  406a34:	6328      	str	r0, [r5, #48]	; 0x30
  406a36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406a3a:	692e      	ldr	r6, [r5, #16]
  406a3c:	b1ae      	cbz	r6, 406a6a <__sflush_r+0xba>
  406a3e:	0791      	lsls	r1, r2, #30
  406a40:	682c      	ldr	r4, [r5, #0]
  406a42:	bf0c      	ite	eq
  406a44:	696b      	ldreq	r3, [r5, #20]
  406a46:	2300      	movne	r3, #0
  406a48:	602e      	str	r6, [r5, #0]
  406a4a:	1ba4      	subs	r4, r4, r6
  406a4c:	60ab      	str	r3, [r5, #8]
  406a4e:	e00a      	b.n	406a66 <__sflush_r+0xb6>
  406a50:	4632      	mov	r2, r6
  406a52:	4623      	mov	r3, r4
  406a54:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406a56:	4640      	mov	r0, r8
  406a58:	69e9      	ldr	r1, [r5, #28]
  406a5a:	47b8      	blx	r7
  406a5c:	2800      	cmp	r0, #0
  406a5e:	ebc0 0404 	rsb	r4, r0, r4
  406a62:	4406      	add	r6, r0
  406a64:	dd04      	ble.n	406a70 <__sflush_r+0xc0>
  406a66:	2c00      	cmp	r4, #0
  406a68:	dcf2      	bgt.n	406a50 <__sflush_r+0xa0>
  406a6a:	2000      	movs	r0, #0
  406a6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406a70:	89ab      	ldrh	r3, [r5, #12]
  406a72:	f04f 30ff 	mov.w	r0, #4294967295
  406a76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406a7a:	81ab      	strh	r3, [r5, #12]
  406a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406a80:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406a82:	2a00      	cmp	r2, #0
  406a84:	dca2      	bgt.n	4069cc <__sflush_r+0x1c>
  406a86:	e7f0      	b.n	406a6a <__sflush_r+0xba>
  406a88:	2301      	movs	r3, #1
  406a8a:	4640      	mov	r0, r8
  406a8c:	69e9      	ldr	r1, [r5, #28]
  406a8e:	47a0      	blx	r4
  406a90:	1c43      	adds	r3, r0, #1
  406a92:	4602      	mov	r2, r0
  406a94:	d01e      	beq.n	406ad4 <__sflush_r+0x124>
  406a96:	89ab      	ldrh	r3, [r5, #12]
  406a98:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406a9a:	e7a6      	b.n	4069ea <__sflush_r+0x3a>
  406a9c:	f8d8 3000 	ldr.w	r3, [r8]
  406aa0:	b95b      	cbnz	r3, 406aba <__sflush_r+0x10a>
  406aa2:	89aa      	ldrh	r2, [r5, #12]
  406aa4:	6929      	ldr	r1, [r5, #16]
  406aa6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  406aaa:	b292      	uxth	r2, r2
  406aac:	606b      	str	r3, [r5, #4]
  406aae:	04d3      	lsls	r3, r2, #19
  406ab0:	81aa      	strh	r2, [r5, #12]
  406ab2:	6029      	str	r1, [r5, #0]
  406ab4:	d5b2      	bpl.n	406a1c <__sflush_r+0x6c>
  406ab6:	6528      	str	r0, [r5, #80]	; 0x50
  406ab8:	e7b0      	b.n	406a1c <__sflush_r+0x6c>
  406aba:	2b1d      	cmp	r3, #29
  406abc:	d001      	beq.n	406ac2 <__sflush_r+0x112>
  406abe:	2b16      	cmp	r3, #22
  406ac0:	d113      	bne.n	406aea <__sflush_r+0x13a>
  406ac2:	89a9      	ldrh	r1, [r5, #12]
  406ac4:	692b      	ldr	r3, [r5, #16]
  406ac6:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  406aca:	2200      	movs	r2, #0
  406acc:	81a9      	strh	r1, [r5, #12]
  406ace:	602b      	str	r3, [r5, #0]
  406ad0:	606a      	str	r2, [r5, #4]
  406ad2:	e7a3      	b.n	406a1c <__sflush_r+0x6c>
  406ad4:	f8d8 3000 	ldr.w	r3, [r8]
  406ad8:	2b00      	cmp	r3, #0
  406ada:	d0dc      	beq.n	406a96 <__sflush_r+0xe6>
  406adc:	2b1d      	cmp	r3, #29
  406ade:	d001      	beq.n	406ae4 <__sflush_r+0x134>
  406ae0:	2b16      	cmp	r3, #22
  406ae2:	d1c5      	bne.n	406a70 <__sflush_r+0xc0>
  406ae4:	f8c8 6000 	str.w	r6, [r8]
  406ae8:	e7bf      	b.n	406a6a <__sflush_r+0xba>
  406aea:	89ab      	ldrh	r3, [r5, #12]
  406aec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406af0:	81ab      	strh	r3, [r5, #12]
  406af2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406af6:	bf00      	nop

00406af8 <_fflush_r>:
  406af8:	b510      	push	{r4, lr}
  406afa:	4604      	mov	r4, r0
  406afc:	b082      	sub	sp, #8
  406afe:	b108      	cbz	r0, 406b04 <_fflush_r+0xc>
  406b00:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406b02:	b153      	cbz	r3, 406b1a <_fflush_r+0x22>
  406b04:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  406b08:	b908      	cbnz	r0, 406b0e <_fflush_r+0x16>
  406b0a:	b002      	add	sp, #8
  406b0c:	bd10      	pop	{r4, pc}
  406b0e:	4620      	mov	r0, r4
  406b10:	b002      	add	sp, #8
  406b12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406b16:	f7ff bf4b 	b.w	4069b0 <__sflush_r>
  406b1a:	9101      	str	r1, [sp, #4]
  406b1c:	f000 f808 	bl	406b30 <__sinit>
  406b20:	9901      	ldr	r1, [sp, #4]
  406b22:	e7ef      	b.n	406b04 <_fflush_r+0xc>

00406b24 <_cleanup_r>:
  406b24:	4901      	ldr	r1, [pc, #4]	; (406b2c <_cleanup_r+0x8>)
  406b26:	f000 bb9f 	b.w	407268 <_fwalk>
  406b2a:	bf00      	nop
  406b2c:	00408a5d 	.word	0x00408a5d

00406b30 <__sinit>:
  406b30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406b34:	6b84      	ldr	r4, [r0, #56]	; 0x38
  406b36:	b083      	sub	sp, #12
  406b38:	4607      	mov	r7, r0
  406b3a:	2c00      	cmp	r4, #0
  406b3c:	d165      	bne.n	406c0a <__sinit+0xda>
  406b3e:	687d      	ldr	r5, [r7, #4]
  406b40:	4833      	ldr	r0, [pc, #204]	; (406c10 <__sinit+0xe0>)
  406b42:	2304      	movs	r3, #4
  406b44:	2103      	movs	r1, #3
  406b46:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  406b4a:	63f8      	str	r0, [r7, #60]	; 0x3c
  406b4c:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  406b50:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  406b54:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  406b58:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  406b5c:	81ab      	strh	r3, [r5, #12]
  406b5e:	602c      	str	r4, [r5, #0]
  406b60:	606c      	str	r4, [r5, #4]
  406b62:	60ac      	str	r4, [r5, #8]
  406b64:	666c      	str	r4, [r5, #100]	; 0x64
  406b66:	81ec      	strh	r4, [r5, #14]
  406b68:	612c      	str	r4, [r5, #16]
  406b6a:	616c      	str	r4, [r5, #20]
  406b6c:	61ac      	str	r4, [r5, #24]
  406b6e:	4621      	mov	r1, r4
  406b70:	2208      	movs	r2, #8
  406b72:	f7fc fcdb 	bl	40352c <memset>
  406b76:	f8df b09c 	ldr.w	fp, [pc, #156]	; 406c14 <__sinit+0xe4>
  406b7a:	68be      	ldr	r6, [r7, #8]
  406b7c:	f8df a098 	ldr.w	sl, [pc, #152]	; 406c18 <__sinit+0xe8>
  406b80:	f8df 9098 	ldr.w	r9, [pc, #152]	; 406c1c <__sinit+0xec>
  406b84:	f8df 8098 	ldr.w	r8, [pc, #152]	; 406c20 <__sinit+0xf0>
  406b88:	2301      	movs	r3, #1
  406b8a:	2209      	movs	r2, #9
  406b8c:	61ed      	str	r5, [r5, #28]
  406b8e:	f8c5 b020 	str.w	fp, [r5, #32]
  406b92:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  406b96:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  406b9a:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  406b9e:	4621      	mov	r1, r4
  406ba0:	81f3      	strh	r3, [r6, #14]
  406ba2:	81b2      	strh	r2, [r6, #12]
  406ba4:	6034      	str	r4, [r6, #0]
  406ba6:	6074      	str	r4, [r6, #4]
  406ba8:	60b4      	str	r4, [r6, #8]
  406baa:	6674      	str	r4, [r6, #100]	; 0x64
  406bac:	6134      	str	r4, [r6, #16]
  406bae:	6174      	str	r4, [r6, #20]
  406bb0:	61b4      	str	r4, [r6, #24]
  406bb2:	2208      	movs	r2, #8
  406bb4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  406bb8:	9301      	str	r3, [sp, #4]
  406bba:	f7fc fcb7 	bl	40352c <memset>
  406bbe:	68fd      	ldr	r5, [r7, #12]
  406bc0:	2012      	movs	r0, #18
  406bc2:	2202      	movs	r2, #2
  406bc4:	61f6      	str	r6, [r6, #28]
  406bc6:	f8c6 b020 	str.w	fp, [r6, #32]
  406bca:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  406bce:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  406bd2:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  406bd6:	4621      	mov	r1, r4
  406bd8:	81a8      	strh	r0, [r5, #12]
  406bda:	81ea      	strh	r2, [r5, #14]
  406bdc:	602c      	str	r4, [r5, #0]
  406bde:	606c      	str	r4, [r5, #4]
  406be0:	60ac      	str	r4, [r5, #8]
  406be2:	666c      	str	r4, [r5, #100]	; 0x64
  406be4:	612c      	str	r4, [r5, #16]
  406be6:	616c      	str	r4, [r5, #20]
  406be8:	61ac      	str	r4, [r5, #24]
  406bea:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  406bee:	2208      	movs	r2, #8
  406bf0:	f7fc fc9c 	bl	40352c <memset>
  406bf4:	9b01      	ldr	r3, [sp, #4]
  406bf6:	61ed      	str	r5, [r5, #28]
  406bf8:	f8c5 b020 	str.w	fp, [r5, #32]
  406bfc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  406c00:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  406c04:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  406c08:	63bb      	str	r3, [r7, #56]	; 0x38
  406c0a:	b003      	add	sp, #12
  406c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c10:	00406b25 	.word	0x00406b25
  406c14:	00408591 	.word	0x00408591
  406c18:	004085b5 	.word	0x004085b5
  406c1c:	004085ed 	.word	0x004085ed
  406c20:	0040860d 	.word	0x0040860d

00406c24 <__sfp_lock_acquire>:
  406c24:	4770      	bx	lr
  406c26:	bf00      	nop

00406c28 <__sfp_lock_release>:
  406c28:	4770      	bx	lr
  406c2a:	bf00      	nop

00406c2c <__libc_fini_array>:
  406c2c:	b538      	push	{r3, r4, r5, lr}
  406c2e:	4d09      	ldr	r5, [pc, #36]	; (406c54 <__libc_fini_array+0x28>)
  406c30:	4c09      	ldr	r4, [pc, #36]	; (406c58 <__libc_fini_array+0x2c>)
  406c32:	1b64      	subs	r4, r4, r5
  406c34:	10a4      	asrs	r4, r4, #2
  406c36:	bf18      	it	ne
  406c38:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  406c3c:	d005      	beq.n	406c4a <__libc_fini_array+0x1e>
  406c3e:	3c01      	subs	r4, #1
  406c40:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  406c44:	4798      	blx	r3
  406c46:	2c00      	cmp	r4, #0
  406c48:	d1f9      	bne.n	406c3e <__libc_fini_array+0x12>
  406c4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406c4e:	f002 bfdb 	b.w	409c08 <_fini>
  406c52:	bf00      	nop
  406c54:	00409c14 	.word	0x00409c14
  406c58:	00409c18 	.word	0x00409c18

00406c5c <_fputwc_r>:
  406c5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406c60:	8993      	ldrh	r3, [r2, #12]
  406c62:	460f      	mov	r7, r1
  406c64:	0499      	lsls	r1, r3, #18
  406c66:	b082      	sub	sp, #8
  406c68:	4614      	mov	r4, r2
  406c6a:	4680      	mov	r8, r0
  406c6c:	d406      	bmi.n	406c7c <_fputwc_r+0x20>
  406c6e:	6e52      	ldr	r2, [r2, #100]	; 0x64
  406c70:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406c74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406c78:	81a3      	strh	r3, [r4, #12]
  406c7a:	6662      	str	r2, [r4, #100]	; 0x64
  406c7c:	f000 fb1c 	bl	4072b8 <__locale_mb_cur_max>
  406c80:	2801      	cmp	r0, #1
  406c82:	d03e      	beq.n	406d02 <_fputwc_r+0xa6>
  406c84:	463a      	mov	r2, r7
  406c86:	4640      	mov	r0, r8
  406c88:	a901      	add	r1, sp, #4
  406c8a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406c8e:	f001 fdc5 	bl	40881c <_wcrtomb_r>
  406c92:	1c42      	adds	r2, r0, #1
  406c94:	4606      	mov	r6, r0
  406c96:	d02d      	beq.n	406cf4 <_fputwc_r+0x98>
  406c98:	2800      	cmp	r0, #0
  406c9a:	d03a      	beq.n	406d12 <_fputwc_r+0xb6>
  406c9c:	f89d 1004 	ldrb.w	r1, [sp, #4]
  406ca0:	2500      	movs	r5, #0
  406ca2:	e009      	b.n	406cb8 <_fputwc_r+0x5c>
  406ca4:	6823      	ldr	r3, [r4, #0]
  406ca6:	7019      	strb	r1, [r3, #0]
  406ca8:	6823      	ldr	r3, [r4, #0]
  406caa:	3301      	adds	r3, #1
  406cac:	6023      	str	r3, [r4, #0]
  406cae:	3501      	adds	r5, #1
  406cb0:	42b5      	cmp	r5, r6
  406cb2:	d22e      	bcs.n	406d12 <_fputwc_r+0xb6>
  406cb4:	ab01      	add	r3, sp, #4
  406cb6:	5ce9      	ldrb	r1, [r5, r3]
  406cb8:	68a3      	ldr	r3, [r4, #8]
  406cba:	3b01      	subs	r3, #1
  406cbc:	2b00      	cmp	r3, #0
  406cbe:	60a3      	str	r3, [r4, #8]
  406cc0:	daf0      	bge.n	406ca4 <_fputwc_r+0x48>
  406cc2:	69a2      	ldr	r2, [r4, #24]
  406cc4:	4293      	cmp	r3, r2
  406cc6:	db06      	blt.n	406cd6 <_fputwc_r+0x7a>
  406cc8:	6823      	ldr	r3, [r4, #0]
  406cca:	7019      	strb	r1, [r3, #0]
  406ccc:	6823      	ldr	r3, [r4, #0]
  406cce:	7819      	ldrb	r1, [r3, #0]
  406cd0:	3301      	adds	r3, #1
  406cd2:	290a      	cmp	r1, #10
  406cd4:	d1ea      	bne.n	406cac <_fputwc_r+0x50>
  406cd6:	4640      	mov	r0, r8
  406cd8:	4622      	mov	r2, r4
  406cda:	f001 fd4b 	bl	408774 <__swbuf_r>
  406cde:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  406ce2:	4258      	negs	r0, r3
  406ce4:	4158      	adcs	r0, r3
  406ce6:	2800      	cmp	r0, #0
  406ce8:	d0e1      	beq.n	406cae <_fputwc_r+0x52>
  406cea:	f04f 30ff 	mov.w	r0, #4294967295
  406cee:	b002      	add	sp, #8
  406cf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406cf4:	89a3      	ldrh	r3, [r4, #12]
  406cf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406cfa:	81a3      	strh	r3, [r4, #12]
  406cfc:	b002      	add	sp, #8
  406cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406d02:	1e7b      	subs	r3, r7, #1
  406d04:	2bfe      	cmp	r3, #254	; 0xfe
  406d06:	d8bd      	bhi.n	406c84 <_fputwc_r+0x28>
  406d08:	b2f9      	uxtb	r1, r7
  406d0a:	4606      	mov	r6, r0
  406d0c:	f88d 1004 	strb.w	r1, [sp, #4]
  406d10:	e7c6      	b.n	406ca0 <_fputwc_r+0x44>
  406d12:	4638      	mov	r0, r7
  406d14:	b002      	add	sp, #8
  406d16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406d1a:	bf00      	nop

00406d1c <_malloc_trim_r>:
  406d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406d1e:	4d23      	ldr	r5, [pc, #140]	; (406dac <_malloc_trim_r+0x90>)
  406d20:	460f      	mov	r7, r1
  406d22:	4604      	mov	r4, r0
  406d24:	f000 ff0c 	bl	407b40 <__malloc_lock>
  406d28:	68ab      	ldr	r3, [r5, #8]
  406d2a:	685e      	ldr	r6, [r3, #4]
  406d2c:	f026 0603 	bic.w	r6, r6, #3
  406d30:	1bf1      	subs	r1, r6, r7
  406d32:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  406d36:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406d3a:	f021 010f 	bic.w	r1, r1, #15
  406d3e:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  406d42:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  406d46:	db07      	blt.n	406d58 <_malloc_trim_r+0x3c>
  406d48:	4620      	mov	r0, r4
  406d4a:	2100      	movs	r1, #0
  406d4c:	f001 fc0e 	bl	40856c <_sbrk_r>
  406d50:	68ab      	ldr	r3, [r5, #8]
  406d52:	4433      	add	r3, r6
  406d54:	4298      	cmp	r0, r3
  406d56:	d004      	beq.n	406d62 <_malloc_trim_r+0x46>
  406d58:	4620      	mov	r0, r4
  406d5a:	f000 fef3 	bl	407b44 <__malloc_unlock>
  406d5e:	2000      	movs	r0, #0
  406d60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406d62:	4620      	mov	r0, r4
  406d64:	4279      	negs	r1, r7
  406d66:	f001 fc01 	bl	40856c <_sbrk_r>
  406d6a:	3001      	adds	r0, #1
  406d6c:	d00d      	beq.n	406d8a <_malloc_trim_r+0x6e>
  406d6e:	4b10      	ldr	r3, [pc, #64]	; (406db0 <_malloc_trim_r+0x94>)
  406d70:	68aa      	ldr	r2, [r5, #8]
  406d72:	6819      	ldr	r1, [r3, #0]
  406d74:	1bf6      	subs	r6, r6, r7
  406d76:	f046 0601 	orr.w	r6, r6, #1
  406d7a:	4620      	mov	r0, r4
  406d7c:	1bc9      	subs	r1, r1, r7
  406d7e:	6056      	str	r6, [r2, #4]
  406d80:	6019      	str	r1, [r3, #0]
  406d82:	f000 fedf 	bl	407b44 <__malloc_unlock>
  406d86:	2001      	movs	r0, #1
  406d88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406d8a:	4620      	mov	r0, r4
  406d8c:	2100      	movs	r1, #0
  406d8e:	f001 fbed 	bl	40856c <_sbrk_r>
  406d92:	68ab      	ldr	r3, [r5, #8]
  406d94:	1ac2      	subs	r2, r0, r3
  406d96:	2a0f      	cmp	r2, #15
  406d98:	ddde      	ble.n	406d58 <_malloc_trim_r+0x3c>
  406d9a:	4d06      	ldr	r5, [pc, #24]	; (406db4 <_malloc_trim_r+0x98>)
  406d9c:	4904      	ldr	r1, [pc, #16]	; (406db0 <_malloc_trim_r+0x94>)
  406d9e:	682d      	ldr	r5, [r5, #0]
  406da0:	f042 0201 	orr.w	r2, r2, #1
  406da4:	1b40      	subs	r0, r0, r5
  406da6:	605a      	str	r2, [r3, #4]
  406da8:	6008      	str	r0, [r1, #0]
  406daa:	e7d5      	b.n	406d58 <_malloc_trim_r+0x3c>
  406dac:	20000578 	.word	0x20000578
  406db0:	20000be0 	.word	0x20000be0
  406db4:	20000984 	.word	0x20000984

00406db8 <_free_r>:
  406db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406dbc:	460d      	mov	r5, r1
  406dbe:	4606      	mov	r6, r0
  406dc0:	2900      	cmp	r1, #0
  406dc2:	d055      	beq.n	406e70 <_free_r+0xb8>
  406dc4:	f000 febc 	bl	407b40 <__malloc_lock>
  406dc8:	f855 1c04 	ldr.w	r1, [r5, #-4]
  406dcc:	f8df c170 	ldr.w	ip, [pc, #368]	; 406f40 <_free_r+0x188>
  406dd0:	f1a5 0408 	sub.w	r4, r5, #8
  406dd4:	f021 0301 	bic.w	r3, r1, #1
  406dd8:	18e2      	adds	r2, r4, r3
  406dda:	f8dc 0008 	ldr.w	r0, [ip, #8]
  406dde:	6857      	ldr	r7, [r2, #4]
  406de0:	4290      	cmp	r0, r2
  406de2:	f027 0703 	bic.w	r7, r7, #3
  406de6:	d068      	beq.n	406eba <_free_r+0x102>
  406de8:	f011 0101 	ands.w	r1, r1, #1
  406dec:	6057      	str	r7, [r2, #4]
  406dee:	d032      	beq.n	406e56 <_free_r+0x9e>
  406df0:	2100      	movs	r1, #0
  406df2:	19d0      	adds	r0, r2, r7
  406df4:	6840      	ldr	r0, [r0, #4]
  406df6:	07c0      	lsls	r0, r0, #31
  406df8:	d406      	bmi.n	406e08 <_free_r+0x50>
  406dfa:	443b      	add	r3, r7
  406dfc:	6890      	ldr	r0, [r2, #8]
  406dfe:	2900      	cmp	r1, #0
  406e00:	d04d      	beq.n	406e9e <_free_r+0xe6>
  406e02:	68d2      	ldr	r2, [r2, #12]
  406e04:	60c2      	str	r2, [r0, #12]
  406e06:	6090      	str	r0, [r2, #8]
  406e08:	f043 0201 	orr.w	r2, r3, #1
  406e0c:	6062      	str	r2, [r4, #4]
  406e0e:	50e3      	str	r3, [r4, r3]
  406e10:	b9e1      	cbnz	r1, 406e4c <_free_r+0x94>
  406e12:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406e16:	d32d      	bcc.n	406e74 <_free_r+0xbc>
  406e18:	0a5a      	lsrs	r2, r3, #9
  406e1a:	2a04      	cmp	r2, #4
  406e1c:	d869      	bhi.n	406ef2 <_free_r+0x13a>
  406e1e:	0998      	lsrs	r0, r3, #6
  406e20:	3038      	adds	r0, #56	; 0x38
  406e22:	0041      	lsls	r1, r0, #1
  406e24:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  406e28:	f8dc 2008 	ldr.w	r2, [ip, #8]
  406e2c:	4944      	ldr	r1, [pc, #272]	; (406f40 <_free_r+0x188>)
  406e2e:	4562      	cmp	r2, ip
  406e30:	d065      	beq.n	406efe <_free_r+0x146>
  406e32:	6851      	ldr	r1, [r2, #4]
  406e34:	f021 0103 	bic.w	r1, r1, #3
  406e38:	428b      	cmp	r3, r1
  406e3a:	d202      	bcs.n	406e42 <_free_r+0x8a>
  406e3c:	6892      	ldr	r2, [r2, #8]
  406e3e:	4594      	cmp	ip, r2
  406e40:	d1f7      	bne.n	406e32 <_free_r+0x7a>
  406e42:	68d3      	ldr	r3, [r2, #12]
  406e44:	60e3      	str	r3, [r4, #12]
  406e46:	60a2      	str	r2, [r4, #8]
  406e48:	609c      	str	r4, [r3, #8]
  406e4a:	60d4      	str	r4, [r2, #12]
  406e4c:	4630      	mov	r0, r6
  406e4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406e52:	f000 be77 	b.w	407b44 <__malloc_unlock>
  406e56:	f855 5c08 	ldr.w	r5, [r5, #-8]
  406e5a:	f10c 0808 	add.w	r8, ip, #8
  406e5e:	1b64      	subs	r4, r4, r5
  406e60:	68a0      	ldr	r0, [r4, #8]
  406e62:	442b      	add	r3, r5
  406e64:	4540      	cmp	r0, r8
  406e66:	d042      	beq.n	406eee <_free_r+0x136>
  406e68:	68e5      	ldr	r5, [r4, #12]
  406e6a:	60c5      	str	r5, [r0, #12]
  406e6c:	60a8      	str	r0, [r5, #8]
  406e6e:	e7c0      	b.n	406df2 <_free_r+0x3a>
  406e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406e74:	08db      	lsrs	r3, r3, #3
  406e76:	109a      	asrs	r2, r3, #2
  406e78:	2001      	movs	r0, #1
  406e7a:	4090      	lsls	r0, r2
  406e7c:	f8dc 1004 	ldr.w	r1, [ip, #4]
  406e80:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  406e84:	689a      	ldr	r2, [r3, #8]
  406e86:	4301      	orrs	r1, r0
  406e88:	60a2      	str	r2, [r4, #8]
  406e8a:	60e3      	str	r3, [r4, #12]
  406e8c:	f8cc 1004 	str.w	r1, [ip, #4]
  406e90:	4630      	mov	r0, r6
  406e92:	609c      	str	r4, [r3, #8]
  406e94:	60d4      	str	r4, [r2, #12]
  406e96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406e9a:	f000 be53 	b.w	407b44 <__malloc_unlock>
  406e9e:	4d29      	ldr	r5, [pc, #164]	; (406f44 <_free_r+0x18c>)
  406ea0:	42a8      	cmp	r0, r5
  406ea2:	d1ae      	bne.n	406e02 <_free_r+0x4a>
  406ea4:	f043 0201 	orr.w	r2, r3, #1
  406ea8:	f8cc 4014 	str.w	r4, [ip, #20]
  406eac:	f8cc 4010 	str.w	r4, [ip, #16]
  406eb0:	60e0      	str	r0, [r4, #12]
  406eb2:	60a0      	str	r0, [r4, #8]
  406eb4:	6062      	str	r2, [r4, #4]
  406eb6:	50e3      	str	r3, [r4, r3]
  406eb8:	e7c8      	b.n	406e4c <_free_r+0x94>
  406eba:	441f      	add	r7, r3
  406ebc:	07cb      	lsls	r3, r1, #31
  406ebe:	d407      	bmi.n	406ed0 <_free_r+0x118>
  406ec0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406ec4:	1a64      	subs	r4, r4, r1
  406ec6:	68e3      	ldr	r3, [r4, #12]
  406ec8:	68a2      	ldr	r2, [r4, #8]
  406eca:	440f      	add	r7, r1
  406ecc:	60d3      	str	r3, [r2, #12]
  406ece:	609a      	str	r2, [r3, #8]
  406ed0:	4b1d      	ldr	r3, [pc, #116]	; (406f48 <_free_r+0x190>)
  406ed2:	f047 0201 	orr.w	r2, r7, #1
  406ed6:	681b      	ldr	r3, [r3, #0]
  406ed8:	6062      	str	r2, [r4, #4]
  406eda:	429f      	cmp	r7, r3
  406edc:	f8cc 4008 	str.w	r4, [ip, #8]
  406ee0:	d3b4      	bcc.n	406e4c <_free_r+0x94>
  406ee2:	4b1a      	ldr	r3, [pc, #104]	; (406f4c <_free_r+0x194>)
  406ee4:	4630      	mov	r0, r6
  406ee6:	6819      	ldr	r1, [r3, #0]
  406ee8:	f7ff ff18 	bl	406d1c <_malloc_trim_r>
  406eec:	e7ae      	b.n	406e4c <_free_r+0x94>
  406eee:	2101      	movs	r1, #1
  406ef0:	e77f      	b.n	406df2 <_free_r+0x3a>
  406ef2:	2a14      	cmp	r2, #20
  406ef4:	d80b      	bhi.n	406f0e <_free_r+0x156>
  406ef6:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  406efa:	0041      	lsls	r1, r0, #1
  406efc:	e792      	b.n	406e24 <_free_r+0x6c>
  406efe:	1080      	asrs	r0, r0, #2
  406f00:	2501      	movs	r5, #1
  406f02:	4085      	lsls	r5, r0
  406f04:	6848      	ldr	r0, [r1, #4]
  406f06:	4613      	mov	r3, r2
  406f08:	4328      	orrs	r0, r5
  406f0a:	6048      	str	r0, [r1, #4]
  406f0c:	e79a      	b.n	406e44 <_free_r+0x8c>
  406f0e:	2a54      	cmp	r2, #84	; 0x54
  406f10:	d803      	bhi.n	406f1a <_free_r+0x162>
  406f12:	0b18      	lsrs	r0, r3, #12
  406f14:	306e      	adds	r0, #110	; 0x6e
  406f16:	0041      	lsls	r1, r0, #1
  406f18:	e784      	b.n	406e24 <_free_r+0x6c>
  406f1a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406f1e:	d803      	bhi.n	406f28 <_free_r+0x170>
  406f20:	0bd8      	lsrs	r0, r3, #15
  406f22:	3077      	adds	r0, #119	; 0x77
  406f24:	0041      	lsls	r1, r0, #1
  406f26:	e77d      	b.n	406e24 <_free_r+0x6c>
  406f28:	f240 5154 	movw	r1, #1364	; 0x554
  406f2c:	428a      	cmp	r2, r1
  406f2e:	d803      	bhi.n	406f38 <_free_r+0x180>
  406f30:	0c98      	lsrs	r0, r3, #18
  406f32:	307c      	adds	r0, #124	; 0x7c
  406f34:	0041      	lsls	r1, r0, #1
  406f36:	e775      	b.n	406e24 <_free_r+0x6c>
  406f38:	21fc      	movs	r1, #252	; 0xfc
  406f3a:	207e      	movs	r0, #126	; 0x7e
  406f3c:	e772      	b.n	406e24 <_free_r+0x6c>
  406f3e:	bf00      	nop
  406f40:	20000578 	.word	0x20000578
  406f44:	20000580 	.word	0x20000580
  406f48:	20000980 	.word	0x20000980
  406f4c:	20000bdc 	.word	0x20000bdc

00406f50 <__sfvwrite_r>:
  406f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406f54:	6893      	ldr	r3, [r2, #8]
  406f56:	b083      	sub	sp, #12
  406f58:	4616      	mov	r6, r2
  406f5a:	4681      	mov	r9, r0
  406f5c:	460c      	mov	r4, r1
  406f5e:	b32b      	cbz	r3, 406fac <__sfvwrite_r+0x5c>
  406f60:	898b      	ldrh	r3, [r1, #12]
  406f62:	0719      	lsls	r1, r3, #28
  406f64:	d526      	bpl.n	406fb4 <__sfvwrite_r+0x64>
  406f66:	6922      	ldr	r2, [r4, #16]
  406f68:	b322      	cbz	r2, 406fb4 <__sfvwrite_r+0x64>
  406f6a:	f003 0202 	and.w	r2, r3, #2
  406f6e:	b292      	uxth	r2, r2
  406f70:	6835      	ldr	r5, [r6, #0]
  406f72:	2a00      	cmp	r2, #0
  406f74:	d02c      	beq.n	406fd0 <__sfvwrite_r+0x80>
  406f76:	f04f 0a00 	mov.w	sl, #0
  406f7a:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 407264 <__sfvwrite_r+0x314>
  406f7e:	46d0      	mov	r8, sl
  406f80:	45d8      	cmp	r8, fp
  406f82:	bf34      	ite	cc
  406f84:	4643      	movcc	r3, r8
  406f86:	465b      	movcs	r3, fp
  406f88:	4652      	mov	r2, sl
  406f8a:	4648      	mov	r0, r9
  406f8c:	f1b8 0f00 	cmp.w	r8, #0
  406f90:	d04f      	beq.n	407032 <__sfvwrite_r+0xe2>
  406f92:	69e1      	ldr	r1, [r4, #28]
  406f94:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406f96:	47b8      	blx	r7
  406f98:	2800      	cmp	r0, #0
  406f9a:	dd56      	ble.n	40704a <__sfvwrite_r+0xfa>
  406f9c:	68b3      	ldr	r3, [r6, #8]
  406f9e:	4482      	add	sl, r0
  406fa0:	1a1b      	subs	r3, r3, r0
  406fa2:	ebc0 0808 	rsb	r8, r0, r8
  406fa6:	60b3      	str	r3, [r6, #8]
  406fa8:	2b00      	cmp	r3, #0
  406faa:	d1e9      	bne.n	406f80 <__sfvwrite_r+0x30>
  406fac:	2000      	movs	r0, #0
  406fae:	b003      	add	sp, #12
  406fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406fb4:	4648      	mov	r0, r9
  406fb6:	4621      	mov	r1, r4
  406fb8:	f7fe fcd2 	bl	405960 <__swsetup_r>
  406fbc:	2800      	cmp	r0, #0
  406fbe:	f040 8148 	bne.w	407252 <__sfvwrite_r+0x302>
  406fc2:	89a3      	ldrh	r3, [r4, #12]
  406fc4:	6835      	ldr	r5, [r6, #0]
  406fc6:	f003 0202 	and.w	r2, r3, #2
  406fca:	b292      	uxth	r2, r2
  406fcc:	2a00      	cmp	r2, #0
  406fce:	d1d2      	bne.n	406f76 <__sfvwrite_r+0x26>
  406fd0:	f013 0a01 	ands.w	sl, r3, #1
  406fd4:	d142      	bne.n	40705c <__sfvwrite_r+0x10c>
  406fd6:	46d0      	mov	r8, sl
  406fd8:	f1b8 0f00 	cmp.w	r8, #0
  406fdc:	d023      	beq.n	407026 <__sfvwrite_r+0xd6>
  406fde:	059a      	lsls	r2, r3, #22
  406fe0:	68a7      	ldr	r7, [r4, #8]
  406fe2:	d576      	bpl.n	4070d2 <__sfvwrite_r+0x182>
  406fe4:	45b8      	cmp	r8, r7
  406fe6:	f0c0 80a4 	bcc.w	407132 <__sfvwrite_r+0x1e2>
  406fea:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406fee:	f040 80b2 	bne.w	407156 <__sfvwrite_r+0x206>
  406ff2:	6820      	ldr	r0, [r4, #0]
  406ff4:	46bb      	mov	fp, r7
  406ff6:	4651      	mov	r1, sl
  406ff8:	465a      	mov	r2, fp
  406ffa:	f000 fd3b 	bl	407a74 <memmove>
  406ffe:	68a2      	ldr	r2, [r4, #8]
  407000:	6821      	ldr	r1, [r4, #0]
  407002:	1bd2      	subs	r2, r2, r7
  407004:	eb01 030b 	add.w	r3, r1, fp
  407008:	60a2      	str	r2, [r4, #8]
  40700a:	6023      	str	r3, [r4, #0]
  40700c:	4642      	mov	r2, r8
  40700e:	68b3      	ldr	r3, [r6, #8]
  407010:	4492      	add	sl, r2
  407012:	1a9b      	subs	r3, r3, r2
  407014:	ebc2 0808 	rsb	r8, r2, r8
  407018:	60b3      	str	r3, [r6, #8]
  40701a:	2b00      	cmp	r3, #0
  40701c:	d0c6      	beq.n	406fac <__sfvwrite_r+0x5c>
  40701e:	89a3      	ldrh	r3, [r4, #12]
  407020:	f1b8 0f00 	cmp.w	r8, #0
  407024:	d1db      	bne.n	406fde <__sfvwrite_r+0x8e>
  407026:	f8d5 a000 	ldr.w	sl, [r5]
  40702a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40702e:	3508      	adds	r5, #8
  407030:	e7d2      	b.n	406fd8 <__sfvwrite_r+0x88>
  407032:	f8d5 a000 	ldr.w	sl, [r5]
  407036:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40703a:	3508      	adds	r5, #8
  40703c:	e7a0      	b.n	406f80 <__sfvwrite_r+0x30>
  40703e:	4648      	mov	r0, r9
  407040:	4621      	mov	r1, r4
  407042:	f7ff fd59 	bl	406af8 <_fflush_r>
  407046:	2800      	cmp	r0, #0
  407048:	d059      	beq.n	4070fe <__sfvwrite_r+0x1ae>
  40704a:	89a3      	ldrh	r3, [r4, #12]
  40704c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407050:	f04f 30ff 	mov.w	r0, #4294967295
  407054:	81a3      	strh	r3, [r4, #12]
  407056:	b003      	add	sp, #12
  407058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40705c:	4692      	mov	sl, r2
  40705e:	9201      	str	r2, [sp, #4]
  407060:	4693      	mov	fp, r2
  407062:	4690      	mov	r8, r2
  407064:	f1b8 0f00 	cmp.w	r8, #0
  407068:	d02b      	beq.n	4070c2 <__sfvwrite_r+0x172>
  40706a:	9f01      	ldr	r7, [sp, #4]
  40706c:	2f00      	cmp	r7, #0
  40706e:	d064      	beq.n	40713a <__sfvwrite_r+0x1ea>
  407070:	6820      	ldr	r0, [r4, #0]
  407072:	6921      	ldr	r1, [r4, #16]
  407074:	45c2      	cmp	sl, r8
  407076:	bf34      	ite	cc
  407078:	4653      	movcc	r3, sl
  40707a:	4643      	movcs	r3, r8
  40707c:	4288      	cmp	r0, r1
  40707e:	461f      	mov	r7, r3
  407080:	f8d4 c008 	ldr.w	ip, [r4, #8]
  407084:	6962      	ldr	r2, [r4, #20]
  407086:	d903      	bls.n	407090 <__sfvwrite_r+0x140>
  407088:	4494      	add	ip, r2
  40708a:	4563      	cmp	r3, ip
  40708c:	f300 80ae 	bgt.w	4071ec <__sfvwrite_r+0x29c>
  407090:	4293      	cmp	r3, r2
  407092:	db36      	blt.n	407102 <__sfvwrite_r+0x1b2>
  407094:	4613      	mov	r3, r2
  407096:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407098:	4648      	mov	r0, r9
  40709a:	69e1      	ldr	r1, [r4, #28]
  40709c:	465a      	mov	r2, fp
  40709e:	47b8      	blx	r7
  4070a0:	1e07      	subs	r7, r0, #0
  4070a2:	ddd2      	ble.n	40704a <__sfvwrite_r+0xfa>
  4070a4:	ebba 0a07 	subs.w	sl, sl, r7
  4070a8:	d03a      	beq.n	407120 <__sfvwrite_r+0x1d0>
  4070aa:	68b3      	ldr	r3, [r6, #8]
  4070ac:	44bb      	add	fp, r7
  4070ae:	1bdb      	subs	r3, r3, r7
  4070b0:	ebc7 0808 	rsb	r8, r7, r8
  4070b4:	60b3      	str	r3, [r6, #8]
  4070b6:	2b00      	cmp	r3, #0
  4070b8:	f43f af78 	beq.w	406fac <__sfvwrite_r+0x5c>
  4070bc:	f1b8 0f00 	cmp.w	r8, #0
  4070c0:	d1d3      	bne.n	40706a <__sfvwrite_r+0x11a>
  4070c2:	2700      	movs	r7, #0
  4070c4:	f8d5 b000 	ldr.w	fp, [r5]
  4070c8:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4070cc:	9701      	str	r7, [sp, #4]
  4070ce:	3508      	adds	r5, #8
  4070d0:	e7c8      	b.n	407064 <__sfvwrite_r+0x114>
  4070d2:	6820      	ldr	r0, [r4, #0]
  4070d4:	6923      	ldr	r3, [r4, #16]
  4070d6:	4298      	cmp	r0, r3
  4070d8:	d802      	bhi.n	4070e0 <__sfvwrite_r+0x190>
  4070da:	6963      	ldr	r3, [r4, #20]
  4070dc:	4598      	cmp	r8, r3
  4070de:	d272      	bcs.n	4071c6 <__sfvwrite_r+0x276>
  4070e0:	45b8      	cmp	r8, r7
  4070e2:	bf38      	it	cc
  4070e4:	4647      	movcc	r7, r8
  4070e6:	463a      	mov	r2, r7
  4070e8:	4651      	mov	r1, sl
  4070ea:	f000 fcc3 	bl	407a74 <memmove>
  4070ee:	68a3      	ldr	r3, [r4, #8]
  4070f0:	6822      	ldr	r2, [r4, #0]
  4070f2:	1bdb      	subs	r3, r3, r7
  4070f4:	443a      	add	r2, r7
  4070f6:	60a3      	str	r3, [r4, #8]
  4070f8:	6022      	str	r2, [r4, #0]
  4070fa:	2b00      	cmp	r3, #0
  4070fc:	d09f      	beq.n	40703e <__sfvwrite_r+0xee>
  4070fe:	463a      	mov	r2, r7
  407100:	e785      	b.n	40700e <__sfvwrite_r+0xbe>
  407102:	461a      	mov	r2, r3
  407104:	4659      	mov	r1, fp
  407106:	9300      	str	r3, [sp, #0]
  407108:	f000 fcb4 	bl	407a74 <memmove>
  40710c:	9b00      	ldr	r3, [sp, #0]
  40710e:	68a1      	ldr	r1, [r4, #8]
  407110:	6822      	ldr	r2, [r4, #0]
  407112:	1ac9      	subs	r1, r1, r3
  407114:	ebba 0a07 	subs.w	sl, sl, r7
  407118:	4413      	add	r3, r2
  40711a:	60a1      	str	r1, [r4, #8]
  40711c:	6023      	str	r3, [r4, #0]
  40711e:	d1c4      	bne.n	4070aa <__sfvwrite_r+0x15a>
  407120:	4648      	mov	r0, r9
  407122:	4621      	mov	r1, r4
  407124:	f7ff fce8 	bl	406af8 <_fflush_r>
  407128:	2800      	cmp	r0, #0
  40712a:	d18e      	bne.n	40704a <__sfvwrite_r+0xfa>
  40712c:	f8cd a004 	str.w	sl, [sp, #4]
  407130:	e7bb      	b.n	4070aa <__sfvwrite_r+0x15a>
  407132:	6820      	ldr	r0, [r4, #0]
  407134:	4647      	mov	r7, r8
  407136:	46c3      	mov	fp, r8
  407138:	e75d      	b.n	406ff6 <__sfvwrite_r+0xa6>
  40713a:	4658      	mov	r0, fp
  40713c:	210a      	movs	r1, #10
  40713e:	4642      	mov	r2, r8
  407140:	f000 fbd8 	bl	4078f4 <memchr>
  407144:	2800      	cmp	r0, #0
  407146:	d07f      	beq.n	407248 <__sfvwrite_r+0x2f8>
  407148:	f100 0a01 	add.w	sl, r0, #1
  40714c:	2701      	movs	r7, #1
  40714e:	ebcb 0a0a 	rsb	sl, fp, sl
  407152:	9701      	str	r7, [sp, #4]
  407154:	e78c      	b.n	407070 <__sfvwrite_r+0x120>
  407156:	6822      	ldr	r2, [r4, #0]
  407158:	6921      	ldr	r1, [r4, #16]
  40715a:	6967      	ldr	r7, [r4, #20]
  40715c:	ebc1 0c02 	rsb	ip, r1, r2
  407160:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  407164:	f10c 0201 	add.w	r2, ip, #1
  407168:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40716c:	4442      	add	r2, r8
  40716e:	107f      	asrs	r7, r7, #1
  407170:	4297      	cmp	r7, r2
  407172:	bf34      	ite	cc
  407174:	4617      	movcc	r7, r2
  407176:	463a      	movcs	r2, r7
  407178:	055b      	lsls	r3, r3, #21
  40717a:	d54f      	bpl.n	40721c <__sfvwrite_r+0x2cc>
  40717c:	4611      	mov	r1, r2
  40717e:	4648      	mov	r0, r9
  407180:	f8cd c000 	str.w	ip, [sp]
  407184:	f000 f91a 	bl	4073bc <_malloc_r>
  407188:	f8dd c000 	ldr.w	ip, [sp]
  40718c:	4683      	mov	fp, r0
  40718e:	2800      	cmp	r0, #0
  407190:	d062      	beq.n	407258 <__sfvwrite_r+0x308>
  407192:	4662      	mov	r2, ip
  407194:	6921      	ldr	r1, [r4, #16]
  407196:	f8cd c000 	str.w	ip, [sp]
  40719a:	f000 fbf5 	bl	407988 <memcpy>
  40719e:	89a2      	ldrh	r2, [r4, #12]
  4071a0:	f8dd c000 	ldr.w	ip, [sp]
  4071a4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4071a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4071ac:	81a2      	strh	r2, [r4, #12]
  4071ae:	eb0b 000c 	add.w	r0, fp, ip
  4071b2:	ebcc 0207 	rsb	r2, ip, r7
  4071b6:	f8c4 b010 	str.w	fp, [r4, #16]
  4071ba:	6167      	str	r7, [r4, #20]
  4071bc:	6020      	str	r0, [r4, #0]
  4071be:	60a2      	str	r2, [r4, #8]
  4071c0:	4647      	mov	r7, r8
  4071c2:	46c3      	mov	fp, r8
  4071c4:	e717      	b.n	406ff6 <__sfvwrite_r+0xa6>
  4071c6:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  4071ca:	4590      	cmp	r8, r2
  4071cc:	bf38      	it	cc
  4071ce:	4642      	movcc	r2, r8
  4071d0:	fb92 f2f3 	sdiv	r2, r2, r3
  4071d4:	fb02 f303 	mul.w	r3, r2, r3
  4071d8:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4071da:	4648      	mov	r0, r9
  4071dc:	69e1      	ldr	r1, [r4, #28]
  4071de:	4652      	mov	r2, sl
  4071e0:	47b8      	blx	r7
  4071e2:	2800      	cmp	r0, #0
  4071e4:	f77f af31 	ble.w	40704a <__sfvwrite_r+0xfa>
  4071e8:	4602      	mov	r2, r0
  4071ea:	e710      	b.n	40700e <__sfvwrite_r+0xbe>
  4071ec:	4662      	mov	r2, ip
  4071ee:	4659      	mov	r1, fp
  4071f0:	f8cd c000 	str.w	ip, [sp]
  4071f4:	f000 fc3e 	bl	407a74 <memmove>
  4071f8:	f8dd c000 	ldr.w	ip, [sp]
  4071fc:	6823      	ldr	r3, [r4, #0]
  4071fe:	4648      	mov	r0, r9
  407200:	4463      	add	r3, ip
  407202:	6023      	str	r3, [r4, #0]
  407204:	4621      	mov	r1, r4
  407206:	f8cd c000 	str.w	ip, [sp]
  40720a:	f7ff fc75 	bl	406af8 <_fflush_r>
  40720e:	f8dd c000 	ldr.w	ip, [sp]
  407212:	2800      	cmp	r0, #0
  407214:	f47f af19 	bne.w	40704a <__sfvwrite_r+0xfa>
  407218:	4667      	mov	r7, ip
  40721a:	e743      	b.n	4070a4 <__sfvwrite_r+0x154>
  40721c:	4648      	mov	r0, r9
  40721e:	f8cd c000 	str.w	ip, [sp]
  407222:	f000 ff9b 	bl	40815c <_realloc_r>
  407226:	f8dd c000 	ldr.w	ip, [sp]
  40722a:	4683      	mov	fp, r0
  40722c:	2800      	cmp	r0, #0
  40722e:	d1be      	bne.n	4071ae <__sfvwrite_r+0x25e>
  407230:	4648      	mov	r0, r9
  407232:	6921      	ldr	r1, [r4, #16]
  407234:	f7ff fdc0 	bl	406db8 <_free_r>
  407238:	89a3      	ldrh	r3, [r4, #12]
  40723a:	220c      	movs	r2, #12
  40723c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  407240:	b29b      	uxth	r3, r3
  407242:	f8c9 2000 	str.w	r2, [r9]
  407246:	e701      	b.n	40704c <__sfvwrite_r+0xfc>
  407248:	2701      	movs	r7, #1
  40724a:	f108 0a01 	add.w	sl, r8, #1
  40724e:	9701      	str	r7, [sp, #4]
  407250:	e70e      	b.n	407070 <__sfvwrite_r+0x120>
  407252:	f04f 30ff 	mov.w	r0, #4294967295
  407256:	e6aa      	b.n	406fae <__sfvwrite_r+0x5e>
  407258:	230c      	movs	r3, #12
  40725a:	f8c9 3000 	str.w	r3, [r9]
  40725e:	89a3      	ldrh	r3, [r4, #12]
  407260:	e6f4      	b.n	40704c <__sfvwrite_r+0xfc>
  407262:	bf00      	nop
  407264:	7ffffc00 	.word	0x7ffffc00

00407268 <_fwalk>:
  407268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40726c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  407270:	4688      	mov	r8, r1
  407272:	d019      	beq.n	4072a8 <_fwalk+0x40>
  407274:	2600      	movs	r6, #0
  407276:	687d      	ldr	r5, [r7, #4]
  407278:	68bc      	ldr	r4, [r7, #8]
  40727a:	3d01      	subs	r5, #1
  40727c:	d40e      	bmi.n	40729c <_fwalk+0x34>
  40727e:	89a3      	ldrh	r3, [r4, #12]
  407280:	3d01      	subs	r5, #1
  407282:	2b01      	cmp	r3, #1
  407284:	d906      	bls.n	407294 <_fwalk+0x2c>
  407286:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40728a:	4620      	mov	r0, r4
  40728c:	3301      	adds	r3, #1
  40728e:	d001      	beq.n	407294 <_fwalk+0x2c>
  407290:	47c0      	blx	r8
  407292:	4306      	orrs	r6, r0
  407294:	1c6b      	adds	r3, r5, #1
  407296:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40729a:	d1f0      	bne.n	40727e <_fwalk+0x16>
  40729c:	683f      	ldr	r7, [r7, #0]
  40729e:	2f00      	cmp	r7, #0
  4072a0:	d1e9      	bne.n	407276 <_fwalk+0xe>
  4072a2:	4630      	mov	r0, r6
  4072a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4072a8:	463e      	mov	r6, r7
  4072aa:	4630      	mov	r0, r6
  4072ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004072b0 <__locale_charset>:
  4072b0:	4800      	ldr	r0, [pc, #0]	; (4072b4 <__locale_charset+0x4>)
  4072b2:	4770      	bx	lr
  4072b4:	20000554 	.word	0x20000554

004072b8 <__locale_mb_cur_max>:
  4072b8:	4b01      	ldr	r3, [pc, #4]	; (4072c0 <__locale_mb_cur_max+0x8>)
  4072ba:	6818      	ldr	r0, [r3, #0]
  4072bc:	4770      	bx	lr
  4072be:	bf00      	nop
  4072c0:	20000574 	.word	0x20000574

004072c4 <_localeconv_r>:
  4072c4:	4800      	ldr	r0, [pc, #0]	; (4072c8 <_localeconv_r+0x4>)
  4072c6:	4770      	bx	lr
  4072c8:	2000051c 	.word	0x2000051c

004072cc <__smakebuf_r>:
  4072cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4072ce:	898b      	ldrh	r3, [r1, #12]
  4072d0:	b091      	sub	sp, #68	; 0x44
  4072d2:	b29a      	uxth	r2, r3
  4072d4:	0796      	lsls	r6, r2, #30
  4072d6:	460c      	mov	r4, r1
  4072d8:	4605      	mov	r5, r0
  4072da:	d437      	bmi.n	40734c <__smakebuf_r+0x80>
  4072dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4072e0:	2900      	cmp	r1, #0
  4072e2:	db17      	blt.n	407314 <__smakebuf_r+0x48>
  4072e4:	aa01      	add	r2, sp, #4
  4072e6:	f001 fbc1 	bl	408a6c <_fstat_r>
  4072ea:	2800      	cmp	r0, #0
  4072ec:	db10      	blt.n	407310 <__smakebuf_r+0x44>
  4072ee:	9b02      	ldr	r3, [sp, #8]
  4072f0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  4072f4:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  4072f8:	424f      	negs	r7, r1
  4072fa:	414f      	adcs	r7, r1
  4072fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  407300:	d02c      	beq.n	40735c <__smakebuf_r+0x90>
  407302:	89a3      	ldrh	r3, [r4, #12]
  407304:	f44f 6680 	mov.w	r6, #1024	; 0x400
  407308:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40730c:	81a3      	strh	r3, [r4, #12]
  40730e:	e00b      	b.n	407328 <__smakebuf_r+0x5c>
  407310:	89a3      	ldrh	r3, [r4, #12]
  407312:	b29a      	uxth	r2, r3
  407314:	f012 0f80 	tst.w	r2, #128	; 0x80
  407318:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40731c:	81a3      	strh	r3, [r4, #12]
  40731e:	bf14      	ite	ne
  407320:	2640      	movne	r6, #64	; 0x40
  407322:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  407326:	2700      	movs	r7, #0
  407328:	4628      	mov	r0, r5
  40732a:	4631      	mov	r1, r6
  40732c:	f000 f846 	bl	4073bc <_malloc_r>
  407330:	89a3      	ldrh	r3, [r4, #12]
  407332:	2800      	cmp	r0, #0
  407334:	d029      	beq.n	40738a <__smakebuf_r+0xbe>
  407336:	4a1b      	ldr	r2, [pc, #108]	; (4073a4 <__smakebuf_r+0xd8>)
  407338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40733c:	63ea      	str	r2, [r5, #60]	; 0x3c
  40733e:	81a3      	strh	r3, [r4, #12]
  407340:	6020      	str	r0, [r4, #0]
  407342:	6120      	str	r0, [r4, #16]
  407344:	6166      	str	r6, [r4, #20]
  407346:	b9a7      	cbnz	r7, 407372 <__smakebuf_r+0xa6>
  407348:	b011      	add	sp, #68	; 0x44
  40734a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40734c:	f101 0343 	add.w	r3, r1, #67	; 0x43
  407350:	2201      	movs	r2, #1
  407352:	600b      	str	r3, [r1, #0]
  407354:	610b      	str	r3, [r1, #16]
  407356:	614a      	str	r2, [r1, #20]
  407358:	b011      	add	sp, #68	; 0x44
  40735a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40735c:	4a12      	ldr	r2, [pc, #72]	; (4073a8 <__smakebuf_r+0xdc>)
  40735e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  407360:	4293      	cmp	r3, r2
  407362:	d1ce      	bne.n	407302 <__smakebuf_r+0x36>
  407364:	89a3      	ldrh	r3, [r4, #12]
  407366:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40736a:	4333      	orrs	r3, r6
  40736c:	81a3      	strh	r3, [r4, #12]
  40736e:	64e6      	str	r6, [r4, #76]	; 0x4c
  407370:	e7da      	b.n	407328 <__smakebuf_r+0x5c>
  407372:	4628      	mov	r0, r5
  407374:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407378:	f001 fb8c 	bl	408a94 <_isatty_r>
  40737c:	2800      	cmp	r0, #0
  40737e:	d0e3      	beq.n	407348 <__smakebuf_r+0x7c>
  407380:	89a3      	ldrh	r3, [r4, #12]
  407382:	f043 0301 	orr.w	r3, r3, #1
  407386:	81a3      	strh	r3, [r4, #12]
  407388:	e7de      	b.n	407348 <__smakebuf_r+0x7c>
  40738a:	059a      	lsls	r2, r3, #22
  40738c:	d4dc      	bmi.n	407348 <__smakebuf_r+0x7c>
  40738e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  407392:	f043 0302 	orr.w	r3, r3, #2
  407396:	2101      	movs	r1, #1
  407398:	81a3      	strh	r3, [r4, #12]
  40739a:	6022      	str	r2, [r4, #0]
  40739c:	6122      	str	r2, [r4, #16]
  40739e:	6161      	str	r1, [r4, #20]
  4073a0:	e7d2      	b.n	407348 <__smakebuf_r+0x7c>
  4073a2:	bf00      	nop
  4073a4:	00406b25 	.word	0x00406b25
  4073a8:	004085ed 	.word	0x004085ed

004073ac <malloc>:
  4073ac:	4b02      	ldr	r3, [pc, #8]	; (4073b8 <malloc+0xc>)
  4073ae:	4601      	mov	r1, r0
  4073b0:	6818      	ldr	r0, [r3, #0]
  4073b2:	f000 b803 	b.w	4073bc <_malloc_r>
  4073b6:	bf00      	nop
  4073b8:	20000518 	.word	0x20000518

004073bc <_malloc_r>:
  4073bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4073c0:	f101 050b 	add.w	r5, r1, #11
  4073c4:	2d16      	cmp	r5, #22
  4073c6:	b083      	sub	sp, #12
  4073c8:	4606      	mov	r6, r0
  4073ca:	d927      	bls.n	40741c <_malloc_r+0x60>
  4073cc:	f035 0507 	bics.w	r5, r5, #7
  4073d0:	d427      	bmi.n	407422 <_malloc_r+0x66>
  4073d2:	42a9      	cmp	r1, r5
  4073d4:	d825      	bhi.n	407422 <_malloc_r+0x66>
  4073d6:	4630      	mov	r0, r6
  4073d8:	f000 fbb2 	bl	407b40 <__malloc_lock>
  4073dc:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4073e0:	d226      	bcs.n	407430 <_malloc_r+0x74>
  4073e2:	4fc1      	ldr	r7, [pc, #772]	; (4076e8 <_malloc_r+0x32c>)
  4073e4:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  4073e8:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  4073ec:	68dc      	ldr	r4, [r3, #12]
  4073ee:	429c      	cmp	r4, r3
  4073f0:	f000 81d2 	beq.w	407798 <_malloc_r+0x3dc>
  4073f4:	6863      	ldr	r3, [r4, #4]
  4073f6:	68e2      	ldr	r2, [r4, #12]
  4073f8:	f023 0303 	bic.w	r3, r3, #3
  4073fc:	4423      	add	r3, r4
  4073fe:	6858      	ldr	r0, [r3, #4]
  407400:	68a1      	ldr	r1, [r4, #8]
  407402:	f040 0501 	orr.w	r5, r0, #1
  407406:	60ca      	str	r2, [r1, #12]
  407408:	4630      	mov	r0, r6
  40740a:	6091      	str	r1, [r2, #8]
  40740c:	605d      	str	r5, [r3, #4]
  40740e:	f000 fb99 	bl	407b44 <__malloc_unlock>
  407412:	3408      	adds	r4, #8
  407414:	4620      	mov	r0, r4
  407416:	b003      	add	sp, #12
  407418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40741c:	2510      	movs	r5, #16
  40741e:	42a9      	cmp	r1, r5
  407420:	d9d9      	bls.n	4073d6 <_malloc_r+0x1a>
  407422:	2400      	movs	r4, #0
  407424:	230c      	movs	r3, #12
  407426:	4620      	mov	r0, r4
  407428:	6033      	str	r3, [r6, #0]
  40742a:	b003      	add	sp, #12
  40742c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407430:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  407434:	f000 8089 	beq.w	40754a <_malloc_r+0x18e>
  407438:	f1bc 0f04 	cmp.w	ip, #4
  40743c:	f200 8160 	bhi.w	407700 <_malloc_r+0x344>
  407440:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  407444:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  407448:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40744c:	4fa6      	ldr	r7, [pc, #664]	; (4076e8 <_malloc_r+0x32c>)
  40744e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  407452:	68cc      	ldr	r4, [r1, #12]
  407454:	42a1      	cmp	r1, r4
  407456:	d105      	bne.n	407464 <_malloc_r+0xa8>
  407458:	e00c      	b.n	407474 <_malloc_r+0xb8>
  40745a:	2b00      	cmp	r3, #0
  40745c:	da79      	bge.n	407552 <_malloc_r+0x196>
  40745e:	68e4      	ldr	r4, [r4, #12]
  407460:	42a1      	cmp	r1, r4
  407462:	d007      	beq.n	407474 <_malloc_r+0xb8>
  407464:	6862      	ldr	r2, [r4, #4]
  407466:	f022 0203 	bic.w	r2, r2, #3
  40746a:	1b53      	subs	r3, r2, r5
  40746c:	2b0f      	cmp	r3, #15
  40746e:	ddf4      	ble.n	40745a <_malloc_r+0x9e>
  407470:	f10c 3cff 	add.w	ip, ip, #4294967295
  407474:	f10c 0c01 	add.w	ip, ip, #1
  407478:	4b9b      	ldr	r3, [pc, #620]	; (4076e8 <_malloc_r+0x32c>)
  40747a:	693c      	ldr	r4, [r7, #16]
  40747c:	f103 0e08 	add.w	lr, r3, #8
  407480:	4574      	cmp	r4, lr
  407482:	f000 817e 	beq.w	407782 <_malloc_r+0x3c6>
  407486:	6861      	ldr	r1, [r4, #4]
  407488:	f021 0103 	bic.w	r1, r1, #3
  40748c:	1b4a      	subs	r2, r1, r5
  40748e:	2a0f      	cmp	r2, #15
  407490:	f300 8164 	bgt.w	40775c <_malloc_r+0x3a0>
  407494:	2a00      	cmp	r2, #0
  407496:	f8c3 e014 	str.w	lr, [r3, #20]
  40749a:	f8c3 e010 	str.w	lr, [r3, #16]
  40749e:	da69      	bge.n	407574 <_malloc_r+0x1b8>
  4074a0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  4074a4:	f080 813a 	bcs.w	40771c <_malloc_r+0x360>
  4074a8:	08c9      	lsrs	r1, r1, #3
  4074aa:	108a      	asrs	r2, r1, #2
  4074ac:	f04f 0801 	mov.w	r8, #1
  4074b0:	fa08 f802 	lsl.w	r8, r8, r2
  4074b4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  4074b8:	685a      	ldr	r2, [r3, #4]
  4074ba:	6888      	ldr	r0, [r1, #8]
  4074bc:	ea48 0202 	orr.w	r2, r8, r2
  4074c0:	60a0      	str	r0, [r4, #8]
  4074c2:	60e1      	str	r1, [r4, #12]
  4074c4:	605a      	str	r2, [r3, #4]
  4074c6:	608c      	str	r4, [r1, #8]
  4074c8:	60c4      	str	r4, [r0, #12]
  4074ca:	ea4f 03ac 	mov.w	r3, ip, asr #2
  4074ce:	2001      	movs	r0, #1
  4074d0:	4098      	lsls	r0, r3
  4074d2:	4290      	cmp	r0, r2
  4074d4:	d85b      	bhi.n	40758e <_malloc_r+0x1d2>
  4074d6:	4202      	tst	r2, r0
  4074d8:	d106      	bne.n	4074e8 <_malloc_r+0x12c>
  4074da:	f02c 0c03 	bic.w	ip, ip, #3
  4074de:	0040      	lsls	r0, r0, #1
  4074e0:	4202      	tst	r2, r0
  4074e2:	f10c 0c04 	add.w	ip, ip, #4
  4074e6:	d0fa      	beq.n	4074de <_malloc_r+0x122>
  4074e8:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  4074ec:	4644      	mov	r4, r8
  4074ee:	46e1      	mov	r9, ip
  4074f0:	68e3      	ldr	r3, [r4, #12]
  4074f2:	429c      	cmp	r4, r3
  4074f4:	d107      	bne.n	407506 <_malloc_r+0x14a>
  4074f6:	e146      	b.n	407786 <_malloc_r+0x3ca>
  4074f8:	2a00      	cmp	r2, #0
  4074fa:	f280 8157 	bge.w	4077ac <_malloc_r+0x3f0>
  4074fe:	68db      	ldr	r3, [r3, #12]
  407500:	429c      	cmp	r4, r3
  407502:	f000 8140 	beq.w	407786 <_malloc_r+0x3ca>
  407506:	6859      	ldr	r1, [r3, #4]
  407508:	f021 0103 	bic.w	r1, r1, #3
  40750c:	1b4a      	subs	r2, r1, r5
  40750e:	2a0f      	cmp	r2, #15
  407510:	ddf2      	ble.n	4074f8 <_malloc_r+0x13c>
  407512:	461c      	mov	r4, r3
  407514:	f854 cf08 	ldr.w	ip, [r4, #8]!
  407518:	68d9      	ldr	r1, [r3, #12]
  40751a:	f045 0901 	orr.w	r9, r5, #1
  40751e:	f042 0801 	orr.w	r8, r2, #1
  407522:	441d      	add	r5, r3
  407524:	f8c3 9004 	str.w	r9, [r3, #4]
  407528:	4630      	mov	r0, r6
  40752a:	f8cc 100c 	str.w	r1, [ip, #12]
  40752e:	f8c1 c008 	str.w	ip, [r1, #8]
  407532:	617d      	str	r5, [r7, #20]
  407534:	613d      	str	r5, [r7, #16]
  407536:	f8c5 e00c 	str.w	lr, [r5, #12]
  40753a:	f8c5 e008 	str.w	lr, [r5, #8]
  40753e:	f8c5 8004 	str.w	r8, [r5, #4]
  407542:	50aa      	str	r2, [r5, r2]
  407544:	f000 fafe 	bl	407b44 <__malloc_unlock>
  407548:	e764      	b.n	407414 <_malloc_r+0x58>
  40754a:	217e      	movs	r1, #126	; 0x7e
  40754c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  407550:	e77c      	b.n	40744c <_malloc_r+0x90>
  407552:	4422      	add	r2, r4
  407554:	6850      	ldr	r0, [r2, #4]
  407556:	68e3      	ldr	r3, [r4, #12]
  407558:	68a1      	ldr	r1, [r4, #8]
  40755a:	f040 0501 	orr.w	r5, r0, #1
  40755e:	60cb      	str	r3, [r1, #12]
  407560:	4630      	mov	r0, r6
  407562:	6099      	str	r1, [r3, #8]
  407564:	6055      	str	r5, [r2, #4]
  407566:	f000 faed 	bl	407b44 <__malloc_unlock>
  40756a:	3408      	adds	r4, #8
  40756c:	4620      	mov	r0, r4
  40756e:	b003      	add	sp, #12
  407570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407574:	4421      	add	r1, r4
  407576:	684b      	ldr	r3, [r1, #4]
  407578:	4630      	mov	r0, r6
  40757a:	f043 0301 	orr.w	r3, r3, #1
  40757e:	604b      	str	r3, [r1, #4]
  407580:	f000 fae0 	bl	407b44 <__malloc_unlock>
  407584:	3408      	adds	r4, #8
  407586:	4620      	mov	r0, r4
  407588:	b003      	add	sp, #12
  40758a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40758e:	68bc      	ldr	r4, [r7, #8]
  407590:	6863      	ldr	r3, [r4, #4]
  407592:	f023 0903 	bic.w	r9, r3, #3
  407596:	45a9      	cmp	r9, r5
  407598:	d304      	bcc.n	4075a4 <_malloc_r+0x1e8>
  40759a:	ebc5 0309 	rsb	r3, r5, r9
  40759e:	2b0f      	cmp	r3, #15
  4075a0:	f300 8091 	bgt.w	4076c6 <_malloc_r+0x30a>
  4075a4:	4b51      	ldr	r3, [pc, #324]	; (4076ec <_malloc_r+0x330>)
  4075a6:	4a52      	ldr	r2, [pc, #328]	; (4076f0 <_malloc_r+0x334>)
  4075a8:	6819      	ldr	r1, [r3, #0]
  4075aa:	6813      	ldr	r3, [r2, #0]
  4075ac:	eb05 0a01 	add.w	sl, r5, r1
  4075b0:	3301      	adds	r3, #1
  4075b2:	eb04 0b09 	add.w	fp, r4, r9
  4075b6:	f000 8161 	beq.w	40787c <_malloc_r+0x4c0>
  4075ba:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  4075be:	f10a 0a0f 	add.w	sl, sl, #15
  4075c2:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  4075c6:	f02a 0a0f 	bic.w	sl, sl, #15
  4075ca:	4630      	mov	r0, r6
  4075cc:	4651      	mov	r1, sl
  4075ce:	9201      	str	r2, [sp, #4]
  4075d0:	f000 ffcc 	bl	40856c <_sbrk_r>
  4075d4:	f1b0 3fff 	cmp.w	r0, #4294967295
  4075d8:	4680      	mov	r8, r0
  4075da:	9a01      	ldr	r2, [sp, #4]
  4075dc:	f000 8101 	beq.w	4077e2 <_malloc_r+0x426>
  4075e0:	4583      	cmp	fp, r0
  4075e2:	f200 80fb 	bhi.w	4077dc <_malloc_r+0x420>
  4075e6:	f8df c114 	ldr.w	ip, [pc, #276]	; 4076fc <_malloc_r+0x340>
  4075ea:	45c3      	cmp	fp, r8
  4075ec:	f8dc 3000 	ldr.w	r3, [ip]
  4075f0:	4453      	add	r3, sl
  4075f2:	f8cc 3000 	str.w	r3, [ip]
  4075f6:	f000 814a 	beq.w	40788e <_malloc_r+0x4d2>
  4075fa:	6812      	ldr	r2, [r2, #0]
  4075fc:	493c      	ldr	r1, [pc, #240]	; (4076f0 <_malloc_r+0x334>)
  4075fe:	3201      	adds	r2, #1
  407600:	bf1b      	ittet	ne
  407602:	ebcb 0b08 	rsbne	fp, fp, r8
  407606:	445b      	addne	r3, fp
  407608:	f8c1 8000 	streq.w	r8, [r1]
  40760c:	f8cc 3000 	strne.w	r3, [ip]
  407610:	f018 0307 	ands.w	r3, r8, #7
  407614:	f000 8114 	beq.w	407840 <_malloc_r+0x484>
  407618:	f1c3 0208 	rsb	r2, r3, #8
  40761c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  407620:	4490      	add	r8, r2
  407622:	3308      	adds	r3, #8
  407624:	44c2      	add	sl, r8
  407626:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  40762a:	ebca 0a03 	rsb	sl, sl, r3
  40762e:	4651      	mov	r1, sl
  407630:	4630      	mov	r0, r6
  407632:	f8cd c004 	str.w	ip, [sp, #4]
  407636:	f000 ff99 	bl	40856c <_sbrk_r>
  40763a:	1c43      	adds	r3, r0, #1
  40763c:	f8dd c004 	ldr.w	ip, [sp, #4]
  407640:	f000 8135 	beq.w	4078ae <_malloc_r+0x4f2>
  407644:	ebc8 0200 	rsb	r2, r8, r0
  407648:	4452      	add	r2, sl
  40764a:	f042 0201 	orr.w	r2, r2, #1
  40764e:	f8dc 3000 	ldr.w	r3, [ip]
  407652:	42bc      	cmp	r4, r7
  407654:	4453      	add	r3, sl
  407656:	f8c7 8008 	str.w	r8, [r7, #8]
  40765a:	f8cc 3000 	str.w	r3, [ip]
  40765e:	f8c8 2004 	str.w	r2, [r8, #4]
  407662:	f8df a098 	ldr.w	sl, [pc, #152]	; 4076fc <_malloc_r+0x340>
  407666:	d015      	beq.n	407694 <_malloc_r+0x2d8>
  407668:	f1b9 0f0f 	cmp.w	r9, #15
  40766c:	f240 80eb 	bls.w	407846 <_malloc_r+0x48a>
  407670:	6861      	ldr	r1, [r4, #4]
  407672:	f1a9 020c 	sub.w	r2, r9, #12
  407676:	f022 0207 	bic.w	r2, r2, #7
  40767a:	f001 0101 	and.w	r1, r1, #1
  40767e:	ea42 0e01 	orr.w	lr, r2, r1
  407682:	2005      	movs	r0, #5
  407684:	18a1      	adds	r1, r4, r2
  407686:	2a0f      	cmp	r2, #15
  407688:	f8c4 e004 	str.w	lr, [r4, #4]
  40768c:	6048      	str	r0, [r1, #4]
  40768e:	6088      	str	r0, [r1, #8]
  407690:	f200 8111 	bhi.w	4078b6 <_malloc_r+0x4fa>
  407694:	4a17      	ldr	r2, [pc, #92]	; (4076f4 <_malloc_r+0x338>)
  407696:	68bc      	ldr	r4, [r7, #8]
  407698:	6811      	ldr	r1, [r2, #0]
  40769a:	428b      	cmp	r3, r1
  40769c:	bf88      	it	hi
  40769e:	6013      	strhi	r3, [r2, #0]
  4076a0:	4a15      	ldr	r2, [pc, #84]	; (4076f8 <_malloc_r+0x33c>)
  4076a2:	6811      	ldr	r1, [r2, #0]
  4076a4:	428b      	cmp	r3, r1
  4076a6:	bf88      	it	hi
  4076a8:	6013      	strhi	r3, [r2, #0]
  4076aa:	6862      	ldr	r2, [r4, #4]
  4076ac:	f022 0203 	bic.w	r2, r2, #3
  4076b0:	4295      	cmp	r5, r2
  4076b2:	ebc5 0302 	rsb	r3, r5, r2
  4076b6:	d801      	bhi.n	4076bc <_malloc_r+0x300>
  4076b8:	2b0f      	cmp	r3, #15
  4076ba:	dc04      	bgt.n	4076c6 <_malloc_r+0x30a>
  4076bc:	4630      	mov	r0, r6
  4076be:	f000 fa41 	bl	407b44 <__malloc_unlock>
  4076c2:	2400      	movs	r4, #0
  4076c4:	e6a6      	b.n	407414 <_malloc_r+0x58>
  4076c6:	f045 0201 	orr.w	r2, r5, #1
  4076ca:	f043 0301 	orr.w	r3, r3, #1
  4076ce:	4425      	add	r5, r4
  4076d0:	6062      	str	r2, [r4, #4]
  4076d2:	4630      	mov	r0, r6
  4076d4:	60bd      	str	r5, [r7, #8]
  4076d6:	606b      	str	r3, [r5, #4]
  4076d8:	f000 fa34 	bl	407b44 <__malloc_unlock>
  4076dc:	3408      	adds	r4, #8
  4076de:	4620      	mov	r0, r4
  4076e0:	b003      	add	sp, #12
  4076e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4076e6:	bf00      	nop
  4076e8:	20000578 	.word	0x20000578
  4076ec:	20000bdc 	.word	0x20000bdc
  4076f0:	20000984 	.word	0x20000984
  4076f4:	20000bd8 	.word	0x20000bd8
  4076f8:	20000bd4 	.word	0x20000bd4
  4076fc:	20000be0 	.word	0x20000be0
  407700:	f1bc 0f14 	cmp.w	ip, #20
  407704:	d961      	bls.n	4077ca <_malloc_r+0x40e>
  407706:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  40770a:	f200 808f 	bhi.w	40782c <_malloc_r+0x470>
  40770e:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  407712:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  407716:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40771a:	e697      	b.n	40744c <_malloc_r+0x90>
  40771c:	0a4b      	lsrs	r3, r1, #9
  40771e:	2b04      	cmp	r3, #4
  407720:	d958      	bls.n	4077d4 <_malloc_r+0x418>
  407722:	2b14      	cmp	r3, #20
  407724:	f200 80ad 	bhi.w	407882 <_malloc_r+0x4c6>
  407728:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  40772c:	0050      	lsls	r0, r2, #1
  40772e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  407732:	6883      	ldr	r3, [r0, #8]
  407734:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 4078f0 <_malloc_r+0x534>
  407738:	4283      	cmp	r3, r0
  40773a:	f000 808a 	beq.w	407852 <_malloc_r+0x496>
  40773e:	685a      	ldr	r2, [r3, #4]
  407740:	f022 0203 	bic.w	r2, r2, #3
  407744:	4291      	cmp	r1, r2
  407746:	d202      	bcs.n	40774e <_malloc_r+0x392>
  407748:	689b      	ldr	r3, [r3, #8]
  40774a:	4298      	cmp	r0, r3
  40774c:	d1f7      	bne.n	40773e <_malloc_r+0x382>
  40774e:	68d9      	ldr	r1, [r3, #12]
  407750:	687a      	ldr	r2, [r7, #4]
  407752:	60e1      	str	r1, [r4, #12]
  407754:	60a3      	str	r3, [r4, #8]
  407756:	608c      	str	r4, [r1, #8]
  407758:	60dc      	str	r4, [r3, #12]
  40775a:	e6b6      	b.n	4074ca <_malloc_r+0x10e>
  40775c:	f045 0701 	orr.w	r7, r5, #1
  407760:	f042 0101 	orr.w	r1, r2, #1
  407764:	4425      	add	r5, r4
  407766:	6067      	str	r7, [r4, #4]
  407768:	4630      	mov	r0, r6
  40776a:	615d      	str	r5, [r3, #20]
  40776c:	611d      	str	r5, [r3, #16]
  40776e:	f8c5 e00c 	str.w	lr, [r5, #12]
  407772:	f8c5 e008 	str.w	lr, [r5, #8]
  407776:	6069      	str	r1, [r5, #4]
  407778:	50aa      	str	r2, [r5, r2]
  40777a:	3408      	adds	r4, #8
  40777c:	f000 f9e2 	bl	407b44 <__malloc_unlock>
  407780:	e648      	b.n	407414 <_malloc_r+0x58>
  407782:	685a      	ldr	r2, [r3, #4]
  407784:	e6a1      	b.n	4074ca <_malloc_r+0x10e>
  407786:	f109 0901 	add.w	r9, r9, #1
  40778a:	f019 0f03 	tst.w	r9, #3
  40778e:	f104 0408 	add.w	r4, r4, #8
  407792:	f47f aead 	bne.w	4074f0 <_malloc_r+0x134>
  407796:	e02d      	b.n	4077f4 <_malloc_r+0x438>
  407798:	f104 0308 	add.w	r3, r4, #8
  40779c:	6964      	ldr	r4, [r4, #20]
  40779e:	42a3      	cmp	r3, r4
  4077a0:	bf08      	it	eq
  4077a2:	f10c 0c02 	addeq.w	ip, ip, #2
  4077a6:	f43f ae67 	beq.w	407478 <_malloc_r+0xbc>
  4077aa:	e623      	b.n	4073f4 <_malloc_r+0x38>
  4077ac:	4419      	add	r1, r3
  4077ae:	6848      	ldr	r0, [r1, #4]
  4077b0:	461c      	mov	r4, r3
  4077b2:	f854 2f08 	ldr.w	r2, [r4, #8]!
  4077b6:	68db      	ldr	r3, [r3, #12]
  4077b8:	f040 0501 	orr.w	r5, r0, #1
  4077bc:	604d      	str	r5, [r1, #4]
  4077be:	4630      	mov	r0, r6
  4077c0:	60d3      	str	r3, [r2, #12]
  4077c2:	609a      	str	r2, [r3, #8]
  4077c4:	f000 f9be 	bl	407b44 <__malloc_unlock>
  4077c8:	e624      	b.n	407414 <_malloc_r+0x58>
  4077ca:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  4077ce:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4077d2:	e63b      	b.n	40744c <_malloc_r+0x90>
  4077d4:	098a      	lsrs	r2, r1, #6
  4077d6:	3238      	adds	r2, #56	; 0x38
  4077d8:	0050      	lsls	r0, r2, #1
  4077da:	e7a8      	b.n	40772e <_malloc_r+0x372>
  4077dc:	42bc      	cmp	r4, r7
  4077de:	f43f af02 	beq.w	4075e6 <_malloc_r+0x22a>
  4077e2:	68bc      	ldr	r4, [r7, #8]
  4077e4:	6862      	ldr	r2, [r4, #4]
  4077e6:	f022 0203 	bic.w	r2, r2, #3
  4077ea:	e761      	b.n	4076b0 <_malloc_r+0x2f4>
  4077ec:	f8d8 8000 	ldr.w	r8, [r8]
  4077f0:	4598      	cmp	r8, r3
  4077f2:	d17a      	bne.n	4078ea <_malloc_r+0x52e>
  4077f4:	f01c 0f03 	tst.w	ip, #3
  4077f8:	f1a8 0308 	sub.w	r3, r8, #8
  4077fc:	f10c 3cff 	add.w	ip, ip, #4294967295
  407800:	d1f4      	bne.n	4077ec <_malloc_r+0x430>
  407802:	687b      	ldr	r3, [r7, #4]
  407804:	ea23 0300 	bic.w	r3, r3, r0
  407808:	607b      	str	r3, [r7, #4]
  40780a:	0040      	lsls	r0, r0, #1
  40780c:	4298      	cmp	r0, r3
  40780e:	f63f aebe 	bhi.w	40758e <_malloc_r+0x1d2>
  407812:	2800      	cmp	r0, #0
  407814:	f43f aebb 	beq.w	40758e <_malloc_r+0x1d2>
  407818:	4203      	tst	r3, r0
  40781a:	46cc      	mov	ip, r9
  40781c:	f47f ae64 	bne.w	4074e8 <_malloc_r+0x12c>
  407820:	0040      	lsls	r0, r0, #1
  407822:	4203      	tst	r3, r0
  407824:	f10c 0c04 	add.w	ip, ip, #4
  407828:	d0fa      	beq.n	407820 <_malloc_r+0x464>
  40782a:	e65d      	b.n	4074e8 <_malloc_r+0x12c>
  40782c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  407830:	d819      	bhi.n	407866 <_malloc_r+0x4aa>
  407832:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  407836:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  40783a:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40783e:	e605      	b.n	40744c <_malloc_r+0x90>
  407840:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  407844:	e6ee      	b.n	407624 <_malloc_r+0x268>
  407846:	2301      	movs	r3, #1
  407848:	f8c8 3004 	str.w	r3, [r8, #4]
  40784c:	4644      	mov	r4, r8
  40784e:	2200      	movs	r2, #0
  407850:	e72e      	b.n	4076b0 <_malloc_r+0x2f4>
  407852:	1092      	asrs	r2, r2, #2
  407854:	2001      	movs	r0, #1
  407856:	4090      	lsls	r0, r2
  407858:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40785c:	4619      	mov	r1, r3
  40785e:	4302      	orrs	r2, r0
  407860:	f8c8 2004 	str.w	r2, [r8, #4]
  407864:	e775      	b.n	407752 <_malloc_r+0x396>
  407866:	f240 5354 	movw	r3, #1364	; 0x554
  40786a:	459c      	cmp	ip, r3
  40786c:	d81b      	bhi.n	4078a6 <_malloc_r+0x4ea>
  40786e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  407872:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  407876:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40787a:	e5e7      	b.n	40744c <_malloc_r+0x90>
  40787c:	f10a 0a10 	add.w	sl, sl, #16
  407880:	e6a3      	b.n	4075ca <_malloc_r+0x20e>
  407882:	2b54      	cmp	r3, #84	; 0x54
  407884:	d81f      	bhi.n	4078c6 <_malloc_r+0x50a>
  407886:	0b0a      	lsrs	r2, r1, #12
  407888:	326e      	adds	r2, #110	; 0x6e
  40788a:	0050      	lsls	r0, r2, #1
  40788c:	e74f      	b.n	40772e <_malloc_r+0x372>
  40788e:	f3cb 010b 	ubfx	r1, fp, #0, #12
  407892:	2900      	cmp	r1, #0
  407894:	f47f aeb1 	bne.w	4075fa <_malloc_r+0x23e>
  407898:	eb0a 0109 	add.w	r1, sl, r9
  40789c:	68ba      	ldr	r2, [r7, #8]
  40789e:	f041 0101 	orr.w	r1, r1, #1
  4078a2:	6051      	str	r1, [r2, #4]
  4078a4:	e6f6      	b.n	407694 <_malloc_r+0x2d8>
  4078a6:	21fc      	movs	r1, #252	; 0xfc
  4078a8:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  4078ac:	e5ce      	b.n	40744c <_malloc_r+0x90>
  4078ae:	2201      	movs	r2, #1
  4078b0:	f04f 0a00 	mov.w	sl, #0
  4078b4:	e6cb      	b.n	40764e <_malloc_r+0x292>
  4078b6:	f104 0108 	add.w	r1, r4, #8
  4078ba:	4630      	mov	r0, r6
  4078bc:	f7ff fa7c 	bl	406db8 <_free_r>
  4078c0:	f8da 3000 	ldr.w	r3, [sl]
  4078c4:	e6e6      	b.n	407694 <_malloc_r+0x2d8>
  4078c6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4078ca:	d803      	bhi.n	4078d4 <_malloc_r+0x518>
  4078cc:	0bca      	lsrs	r2, r1, #15
  4078ce:	3277      	adds	r2, #119	; 0x77
  4078d0:	0050      	lsls	r0, r2, #1
  4078d2:	e72c      	b.n	40772e <_malloc_r+0x372>
  4078d4:	f240 5254 	movw	r2, #1364	; 0x554
  4078d8:	4293      	cmp	r3, r2
  4078da:	d803      	bhi.n	4078e4 <_malloc_r+0x528>
  4078dc:	0c8a      	lsrs	r2, r1, #18
  4078de:	327c      	adds	r2, #124	; 0x7c
  4078e0:	0050      	lsls	r0, r2, #1
  4078e2:	e724      	b.n	40772e <_malloc_r+0x372>
  4078e4:	20fc      	movs	r0, #252	; 0xfc
  4078e6:	227e      	movs	r2, #126	; 0x7e
  4078e8:	e721      	b.n	40772e <_malloc_r+0x372>
  4078ea:	687b      	ldr	r3, [r7, #4]
  4078ec:	e78d      	b.n	40780a <_malloc_r+0x44e>
  4078ee:	bf00      	nop
  4078f0:	20000578 	.word	0x20000578

004078f4 <memchr>:
  4078f4:	0783      	lsls	r3, r0, #30
  4078f6:	b470      	push	{r4, r5, r6}
  4078f8:	b2c9      	uxtb	r1, r1
  4078fa:	d040      	beq.n	40797e <memchr+0x8a>
  4078fc:	1e54      	subs	r4, r2, #1
  4078fe:	b32a      	cbz	r2, 40794c <memchr+0x58>
  407900:	7803      	ldrb	r3, [r0, #0]
  407902:	428b      	cmp	r3, r1
  407904:	d023      	beq.n	40794e <memchr+0x5a>
  407906:	1c43      	adds	r3, r0, #1
  407908:	e004      	b.n	407914 <memchr+0x20>
  40790a:	b1fc      	cbz	r4, 40794c <memchr+0x58>
  40790c:	7805      	ldrb	r5, [r0, #0]
  40790e:	4614      	mov	r4, r2
  407910:	428d      	cmp	r5, r1
  407912:	d01c      	beq.n	40794e <memchr+0x5a>
  407914:	f013 0f03 	tst.w	r3, #3
  407918:	4618      	mov	r0, r3
  40791a:	f104 32ff 	add.w	r2, r4, #4294967295
  40791e:	f103 0301 	add.w	r3, r3, #1
  407922:	d1f2      	bne.n	40790a <memchr+0x16>
  407924:	2c03      	cmp	r4, #3
  407926:	d814      	bhi.n	407952 <memchr+0x5e>
  407928:	1e65      	subs	r5, r4, #1
  40792a:	b354      	cbz	r4, 407982 <memchr+0x8e>
  40792c:	7803      	ldrb	r3, [r0, #0]
  40792e:	428b      	cmp	r3, r1
  407930:	d00d      	beq.n	40794e <memchr+0x5a>
  407932:	1c42      	adds	r2, r0, #1
  407934:	2300      	movs	r3, #0
  407936:	e002      	b.n	40793e <memchr+0x4a>
  407938:	7804      	ldrb	r4, [r0, #0]
  40793a:	428c      	cmp	r4, r1
  40793c:	d007      	beq.n	40794e <memchr+0x5a>
  40793e:	42ab      	cmp	r3, r5
  407940:	4610      	mov	r0, r2
  407942:	f103 0301 	add.w	r3, r3, #1
  407946:	f102 0201 	add.w	r2, r2, #1
  40794a:	d1f5      	bne.n	407938 <memchr+0x44>
  40794c:	2000      	movs	r0, #0
  40794e:	bc70      	pop	{r4, r5, r6}
  407950:	4770      	bx	lr
  407952:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  407956:	4603      	mov	r3, r0
  407958:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40795c:	681a      	ldr	r2, [r3, #0]
  40795e:	4618      	mov	r0, r3
  407960:	4072      	eors	r2, r6
  407962:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  407966:	ea25 0202 	bic.w	r2, r5, r2
  40796a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40796e:	f103 0304 	add.w	r3, r3, #4
  407972:	d1d9      	bne.n	407928 <memchr+0x34>
  407974:	3c04      	subs	r4, #4
  407976:	2c03      	cmp	r4, #3
  407978:	4618      	mov	r0, r3
  40797a:	d8ef      	bhi.n	40795c <memchr+0x68>
  40797c:	e7d4      	b.n	407928 <memchr+0x34>
  40797e:	4614      	mov	r4, r2
  407980:	e7d0      	b.n	407924 <memchr+0x30>
  407982:	4620      	mov	r0, r4
  407984:	e7e3      	b.n	40794e <memchr+0x5a>
  407986:	bf00      	nop

00407988 <memcpy>:
  407988:	4684      	mov	ip, r0
  40798a:	ea41 0300 	orr.w	r3, r1, r0
  40798e:	f013 0303 	ands.w	r3, r3, #3
  407992:	d149      	bne.n	407a28 <memcpy+0xa0>
  407994:	3a40      	subs	r2, #64	; 0x40
  407996:	d323      	bcc.n	4079e0 <memcpy+0x58>
  407998:	680b      	ldr	r3, [r1, #0]
  40799a:	6003      	str	r3, [r0, #0]
  40799c:	684b      	ldr	r3, [r1, #4]
  40799e:	6043      	str	r3, [r0, #4]
  4079a0:	688b      	ldr	r3, [r1, #8]
  4079a2:	6083      	str	r3, [r0, #8]
  4079a4:	68cb      	ldr	r3, [r1, #12]
  4079a6:	60c3      	str	r3, [r0, #12]
  4079a8:	690b      	ldr	r3, [r1, #16]
  4079aa:	6103      	str	r3, [r0, #16]
  4079ac:	694b      	ldr	r3, [r1, #20]
  4079ae:	6143      	str	r3, [r0, #20]
  4079b0:	698b      	ldr	r3, [r1, #24]
  4079b2:	6183      	str	r3, [r0, #24]
  4079b4:	69cb      	ldr	r3, [r1, #28]
  4079b6:	61c3      	str	r3, [r0, #28]
  4079b8:	6a0b      	ldr	r3, [r1, #32]
  4079ba:	6203      	str	r3, [r0, #32]
  4079bc:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  4079be:	6243      	str	r3, [r0, #36]	; 0x24
  4079c0:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  4079c2:	6283      	str	r3, [r0, #40]	; 0x28
  4079c4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  4079c6:	62c3      	str	r3, [r0, #44]	; 0x2c
  4079c8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4079ca:	6303      	str	r3, [r0, #48]	; 0x30
  4079cc:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  4079ce:	6343      	str	r3, [r0, #52]	; 0x34
  4079d0:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  4079d2:	6383      	str	r3, [r0, #56]	; 0x38
  4079d4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  4079d6:	63c3      	str	r3, [r0, #60]	; 0x3c
  4079d8:	3040      	adds	r0, #64	; 0x40
  4079da:	3140      	adds	r1, #64	; 0x40
  4079dc:	3a40      	subs	r2, #64	; 0x40
  4079de:	d2db      	bcs.n	407998 <memcpy+0x10>
  4079e0:	3230      	adds	r2, #48	; 0x30
  4079e2:	d30b      	bcc.n	4079fc <memcpy+0x74>
  4079e4:	680b      	ldr	r3, [r1, #0]
  4079e6:	6003      	str	r3, [r0, #0]
  4079e8:	684b      	ldr	r3, [r1, #4]
  4079ea:	6043      	str	r3, [r0, #4]
  4079ec:	688b      	ldr	r3, [r1, #8]
  4079ee:	6083      	str	r3, [r0, #8]
  4079f0:	68cb      	ldr	r3, [r1, #12]
  4079f2:	60c3      	str	r3, [r0, #12]
  4079f4:	3010      	adds	r0, #16
  4079f6:	3110      	adds	r1, #16
  4079f8:	3a10      	subs	r2, #16
  4079fa:	d2f3      	bcs.n	4079e4 <memcpy+0x5c>
  4079fc:	320c      	adds	r2, #12
  4079fe:	d305      	bcc.n	407a0c <memcpy+0x84>
  407a00:	f851 3b04 	ldr.w	r3, [r1], #4
  407a04:	f840 3b04 	str.w	r3, [r0], #4
  407a08:	3a04      	subs	r2, #4
  407a0a:	d2f9      	bcs.n	407a00 <memcpy+0x78>
  407a0c:	3204      	adds	r2, #4
  407a0e:	d008      	beq.n	407a22 <memcpy+0x9a>
  407a10:	07d2      	lsls	r2, r2, #31
  407a12:	bf1c      	itt	ne
  407a14:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407a18:	f800 3b01 	strbne.w	r3, [r0], #1
  407a1c:	d301      	bcc.n	407a22 <memcpy+0x9a>
  407a1e:	880b      	ldrh	r3, [r1, #0]
  407a20:	8003      	strh	r3, [r0, #0]
  407a22:	4660      	mov	r0, ip
  407a24:	4770      	bx	lr
  407a26:	bf00      	nop
  407a28:	2a08      	cmp	r2, #8
  407a2a:	d313      	bcc.n	407a54 <memcpy+0xcc>
  407a2c:	078b      	lsls	r3, r1, #30
  407a2e:	d0b1      	beq.n	407994 <memcpy+0xc>
  407a30:	f010 0303 	ands.w	r3, r0, #3
  407a34:	d0ae      	beq.n	407994 <memcpy+0xc>
  407a36:	f1c3 0304 	rsb	r3, r3, #4
  407a3a:	1ad2      	subs	r2, r2, r3
  407a3c:	07db      	lsls	r3, r3, #31
  407a3e:	bf1c      	itt	ne
  407a40:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407a44:	f800 3b01 	strbne.w	r3, [r0], #1
  407a48:	d3a4      	bcc.n	407994 <memcpy+0xc>
  407a4a:	f831 3b02 	ldrh.w	r3, [r1], #2
  407a4e:	f820 3b02 	strh.w	r3, [r0], #2
  407a52:	e79f      	b.n	407994 <memcpy+0xc>
  407a54:	3a04      	subs	r2, #4
  407a56:	d3d9      	bcc.n	407a0c <memcpy+0x84>
  407a58:	3a01      	subs	r2, #1
  407a5a:	f811 3b01 	ldrb.w	r3, [r1], #1
  407a5e:	f800 3b01 	strb.w	r3, [r0], #1
  407a62:	d2f9      	bcs.n	407a58 <memcpy+0xd0>
  407a64:	780b      	ldrb	r3, [r1, #0]
  407a66:	7003      	strb	r3, [r0, #0]
  407a68:	784b      	ldrb	r3, [r1, #1]
  407a6a:	7043      	strb	r3, [r0, #1]
  407a6c:	788b      	ldrb	r3, [r1, #2]
  407a6e:	7083      	strb	r3, [r0, #2]
  407a70:	4660      	mov	r0, ip
  407a72:	4770      	bx	lr

00407a74 <memmove>:
  407a74:	4288      	cmp	r0, r1
  407a76:	b4f0      	push	{r4, r5, r6, r7}
  407a78:	d910      	bls.n	407a9c <memmove+0x28>
  407a7a:	188c      	adds	r4, r1, r2
  407a7c:	42a0      	cmp	r0, r4
  407a7e:	d20d      	bcs.n	407a9c <memmove+0x28>
  407a80:	1885      	adds	r5, r0, r2
  407a82:	1e53      	subs	r3, r2, #1
  407a84:	b142      	cbz	r2, 407a98 <memmove+0x24>
  407a86:	4621      	mov	r1, r4
  407a88:	462a      	mov	r2, r5
  407a8a:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  407a8e:	3b01      	subs	r3, #1
  407a90:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407a94:	1c5c      	adds	r4, r3, #1
  407a96:	d1f8      	bne.n	407a8a <memmove+0x16>
  407a98:	bcf0      	pop	{r4, r5, r6, r7}
  407a9a:	4770      	bx	lr
  407a9c:	2a0f      	cmp	r2, #15
  407a9e:	d944      	bls.n	407b2a <memmove+0xb6>
  407aa0:	ea40 0301 	orr.w	r3, r0, r1
  407aa4:	079b      	lsls	r3, r3, #30
  407aa6:	d144      	bne.n	407b32 <memmove+0xbe>
  407aa8:	f1a2 0710 	sub.w	r7, r2, #16
  407aac:	093f      	lsrs	r7, r7, #4
  407aae:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  407ab2:	3610      	adds	r6, #16
  407ab4:	460c      	mov	r4, r1
  407ab6:	4603      	mov	r3, r0
  407ab8:	6825      	ldr	r5, [r4, #0]
  407aba:	3310      	adds	r3, #16
  407abc:	f843 5c10 	str.w	r5, [r3, #-16]
  407ac0:	6865      	ldr	r5, [r4, #4]
  407ac2:	3410      	adds	r4, #16
  407ac4:	f843 5c0c 	str.w	r5, [r3, #-12]
  407ac8:	f854 5c08 	ldr.w	r5, [r4, #-8]
  407acc:	f843 5c08 	str.w	r5, [r3, #-8]
  407ad0:	f854 5c04 	ldr.w	r5, [r4, #-4]
  407ad4:	f843 5c04 	str.w	r5, [r3, #-4]
  407ad8:	42b3      	cmp	r3, r6
  407ada:	d1ed      	bne.n	407ab8 <memmove+0x44>
  407adc:	1c7b      	adds	r3, r7, #1
  407ade:	f002 0c0f 	and.w	ip, r2, #15
  407ae2:	011b      	lsls	r3, r3, #4
  407ae4:	f1bc 0f03 	cmp.w	ip, #3
  407ae8:	4419      	add	r1, r3
  407aea:	4403      	add	r3, r0
  407aec:	d923      	bls.n	407b36 <memmove+0xc2>
  407aee:	460e      	mov	r6, r1
  407af0:	461d      	mov	r5, r3
  407af2:	4664      	mov	r4, ip
  407af4:	f856 7b04 	ldr.w	r7, [r6], #4
  407af8:	3c04      	subs	r4, #4
  407afa:	2c03      	cmp	r4, #3
  407afc:	f845 7b04 	str.w	r7, [r5], #4
  407b00:	d8f8      	bhi.n	407af4 <memmove+0x80>
  407b02:	f1ac 0404 	sub.w	r4, ip, #4
  407b06:	f024 0403 	bic.w	r4, r4, #3
  407b0a:	3404      	adds	r4, #4
  407b0c:	f002 0203 	and.w	r2, r2, #3
  407b10:	4423      	add	r3, r4
  407b12:	4421      	add	r1, r4
  407b14:	2a00      	cmp	r2, #0
  407b16:	d0bf      	beq.n	407a98 <memmove+0x24>
  407b18:	441a      	add	r2, r3
  407b1a:	f811 4b01 	ldrb.w	r4, [r1], #1
  407b1e:	f803 4b01 	strb.w	r4, [r3], #1
  407b22:	4293      	cmp	r3, r2
  407b24:	d1f9      	bne.n	407b1a <memmove+0xa6>
  407b26:	bcf0      	pop	{r4, r5, r6, r7}
  407b28:	4770      	bx	lr
  407b2a:	4603      	mov	r3, r0
  407b2c:	2a00      	cmp	r2, #0
  407b2e:	d1f3      	bne.n	407b18 <memmove+0xa4>
  407b30:	e7b2      	b.n	407a98 <memmove+0x24>
  407b32:	4603      	mov	r3, r0
  407b34:	e7f0      	b.n	407b18 <memmove+0xa4>
  407b36:	4662      	mov	r2, ip
  407b38:	2a00      	cmp	r2, #0
  407b3a:	d1ed      	bne.n	407b18 <memmove+0xa4>
  407b3c:	e7ac      	b.n	407a98 <memmove+0x24>
  407b3e:	bf00      	nop

00407b40 <__malloc_lock>:
  407b40:	4770      	bx	lr
  407b42:	bf00      	nop

00407b44 <__malloc_unlock>:
  407b44:	4770      	bx	lr
  407b46:	bf00      	nop

00407b48 <_Balloc>:
  407b48:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  407b4a:	b570      	push	{r4, r5, r6, lr}
  407b4c:	4605      	mov	r5, r0
  407b4e:	460c      	mov	r4, r1
  407b50:	b14a      	cbz	r2, 407b66 <_Balloc+0x1e>
  407b52:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  407b56:	b180      	cbz	r0, 407b7a <_Balloc+0x32>
  407b58:	6801      	ldr	r1, [r0, #0]
  407b5a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  407b5e:	2200      	movs	r2, #0
  407b60:	6102      	str	r2, [r0, #16]
  407b62:	60c2      	str	r2, [r0, #12]
  407b64:	bd70      	pop	{r4, r5, r6, pc}
  407b66:	2221      	movs	r2, #33	; 0x21
  407b68:	2104      	movs	r1, #4
  407b6a:	f000 fef5 	bl	408958 <_calloc_r>
  407b6e:	64e8      	str	r0, [r5, #76]	; 0x4c
  407b70:	4602      	mov	r2, r0
  407b72:	2800      	cmp	r0, #0
  407b74:	d1ed      	bne.n	407b52 <_Balloc+0xa>
  407b76:	2000      	movs	r0, #0
  407b78:	bd70      	pop	{r4, r5, r6, pc}
  407b7a:	2101      	movs	r1, #1
  407b7c:	fa01 f604 	lsl.w	r6, r1, r4
  407b80:	1d72      	adds	r2, r6, #5
  407b82:	4628      	mov	r0, r5
  407b84:	0092      	lsls	r2, r2, #2
  407b86:	f000 fee7 	bl	408958 <_calloc_r>
  407b8a:	2800      	cmp	r0, #0
  407b8c:	d0f3      	beq.n	407b76 <_Balloc+0x2e>
  407b8e:	6044      	str	r4, [r0, #4]
  407b90:	6086      	str	r6, [r0, #8]
  407b92:	e7e4      	b.n	407b5e <_Balloc+0x16>

00407b94 <_Bfree>:
  407b94:	b131      	cbz	r1, 407ba4 <_Bfree+0x10>
  407b96:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407b98:	684a      	ldr	r2, [r1, #4]
  407b9a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  407b9e:	6008      	str	r0, [r1, #0]
  407ba0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407ba4:	4770      	bx	lr
  407ba6:	bf00      	nop

00407ba8 <__multadd>:
  407ba8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407bac:	690f      	ldr	r7, [r1, #16]
  407bae:	b083      	sub	sp, #12
  407bb0:	4688      	mov	r8, r1
  407bb2:	4681      	mov	r9, r0
  407bb4:	f101 0514 	add.w	r5, r1, #20
  407bb8:	2400      	movs	r4, #0
  407bba:	682e      	ldr	r6, [r5, #0]
  407bbc:	3401      	adds	r4, #1
  407bbe:	b2b1      	uxth	r1, r6
  407bc0:	0c36      	lsrs	r6, r6, #16
  407bc2:	fb02 3301 	mla	r3, r2, r1, r3
  407bc6:	fb02 f606 	mul.w	r6, r2, r6
  407bca:	b299      	uxth	r1, r3
  407bcc:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  407bd0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  407bd4:	42a7      	cmp	r7, r4
  407bd6:	f845 1b04 	str.w	r1, [r5], #4
  407bda:	ea4f 4313 	mov.w	r3, r3, lsr #16
  407bde:	dcec      	bgt.n	407bba <__multadd+0x12>
  407be0:	b14b      	cbz	r3, 407bf6 <__multadd+0x4e>
  407be2:	f8d8 2008 	ldr.w	r2, [r8, #8]
  407be6:	4297      	cmp	r7, r2
  407be8:	da09      	bge.n	407bfe <__multadd+0x56>
  407bea:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  407bee:	3701      	adds	r7, #1
  407bf0:	6153      	str	r3, [r2, #20]
  407bf2:	f8c8 7010 	str.w	r7, [r8, #16]
  407bf6:	4640      	mov	r0, r8
  407bf8:	b003      	add	sp, #12
  407bfa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407bfe:	f8d8 1004 	ldr.w	r1, [r8, #4]
  407c02:	4648      	mov	r0, r9
  407c04:	3101      	adds	r1, #1
  407c06:	9301      	str	r3, [sp, #4]
  407c08:	f7ff ff9e 	bl	407b48 <_Balloc>
  407c0c:	f8d8 2010 	ldr.w	r2, [r8, #16]
  407c10:	f108 010c 	add.w	r1, r8, #12
  407c14:	3202      	adds	r2, #2
  407c16:	4604      	mov	r4, r0
  407c18:	0092      	lsls	r2, r2, #2
  407c1a:	300c      	adds	r0, #12
  407c1c:	f7ff feb4 	bl	407988 <memcpy>
  407c20:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  407c24:	f8d8 1004 	ldr.w	r1, [r8, #4]
  407c28:	9b01      	ldr	r3, [sp, #4]
  407c2a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  407c2e:	f8c8 0000 	str.w	r0, [r8]
  407c32:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  407c36:	46a0      	mov	r8, r4
  407c38:	e7d7      	b.n	407bea <__multadd+0x42>
  407c3a:	bf00      	nop

00407c3c <__hi0bits>:
  407c3c:	0c03      	lsrs	r3, r0, #16
  407c3e:	041b      	lsls	r3, r3, #16
  407c40:	b9b3      	cbnz	r3, 407c70 <__hi0bits+0x34>
  407c42:	0400      	lsls	r0, r0, #16
  407c44:	2310      	movs	r3, #16
  407c46:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  407c4a:	bf04      	itt	eq
  407c4c:	0200      	lsleq	r0, r0, #8
  407c4e:	3308      	addeq	r3, #8
  407c50:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  407c54:	bf04      	itt	eq
  407c56:	0100      	lsleq	r0, r0, #4
  407c58:	3304      	addeq	r3, #4
  407c5a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  407c5e:	bf04      	itt	eq
  407c60:	0080      	lsleq	r0, r0, #2
  407c62:	3302      	addeq	r3, #2
  407c64:	2800      	cmp	r0, #0
  407c66:	db07      	blt.n	407c78 <__hi0bits+0x3c>
  407c68:	0042      	lsls	r2, r0, #1
  407c6a:	d403      	bmi.n	407c74 <__hi0bits+0x38>
  407c6c:	2020      	movs	r0, #32
  407c6e:	4770      	bx	lr
  407c70:	2300      	movs	r3, #0
  407c72:	e7e8      	b.n	407c46 <__hi0bits+0xa>
  407c74:	1c58      	adds	r0, r3, #1
  407c76:	4770      	bx	lr
  407c78:	4618      	mov	r0, r3
  407c7a:	4770      	bx	lr

00407c7c <__lo0bits>:
  407c7c:	6803      	ldr	r3, [r0, #0]
  407c7e:	f013 0207 	ands.w	r2, r3, #7
  407c82:	d007      	beq.n	407c94 <__lo0bits+0x18>
  407c84:	07d9      	lsls	r1, r3, #31
  407c86:	d420      	bmi.n	407cca <__lo0bits+0x4e>
  407c88:	079a      	lsls	r2, r3, #30
  407c8a:	d420      	bmi.n	407cce <__lo0bits+0x52>
  407c8c:	089b      	lsrs	r3, r3, #2
  407c8e:	6003      	str	r3, [r0, #0]
  407c90:	2002      	movs	r0, #2
  407c92:	4770      	bx	lr
  407c94:	b299      	uxth	r1, r3
  407c96:	b909      	cbnz	r1, 407c9c <__lo0bits+0x20>
  407c98:	0c1b      	lsrs	r3, r3, #16
  407c9a:	2210      	movs	r2, #16
  407c9c:	f013 0fff 	tst.w	r3, #255	; 0xff
  407ca0:	bf04      	itt	eq
  407ca2:	0a1b      	lsreq	r3, r3, #8
  407ca4:	3208      	addeq	r2, #8
  407ca6:	0719      	lsls	r1, r3, #28
  407ca8:	bf04      	itt	eq
  407caa:	091b      	lsreq	r3, r3, #4
  407cac:	3204      	addeq	r2, #4
  407cae:	0799      	lsls	r1, r3, #30
  407cb0:	bf04      	itt	eq
  407cb2:	089b      	lsreq	r3, r3, #2
  407cb4:	3202      	addeq	r2, #2
  407cb6:	07d9      	lsls	r1, r3, #31
  407cb8:	d404      	bmi.n	407cc4 <__lo0bits+0x48>
  407cba:	085b      	lsrs	r3, r3, #1
  407cbc:	d101      	bne.n	407cc2 <__lo0bits+0x46>
  407cbe:	2020      	movs	r0, #32
  407cc0:	4770      	bx	lr
  407cc2:	3201      	adds	r2, #1
  407cc4:	6003      	str	r3, [r0, #0]
  407cc6:	4610      	mov	r0, r2
  407cc8:	4770      	bx	lr
  407cca:	2000      	movs	r0, #0
  407ccc:	4770      	bx	lr
  407cce:	085b      	lsrs	r3, r3, #1
  407cd0:	6003      	str	r3, [r0, #0]
  407cd2:	2001      	movs	r0, #1
  407cd4:	4770      	bx	lr
  407cd6:	bf00      	nop

00407cd8 <__i2b>:
  407cd8:	b510      	push	{r4, lr}
  407cda:	460c      	mov	r4, r1
  407cdc:	2101      	movs	r1, #1
  407cde:	f7ff ff33 	bl	407b48 <_Balloc>
  407ce2:	2201      	movs	r2, #1
  407ce4:	6144      	str	r4, [r0, #20]
  407ce6:	6102      	str	r2, [r0, #16]
  407ce8:	bd10      	pop	{r4, pc}
  407cea:	bf00      	nop

00407cec <__multiply>:
  407cec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407cf0:	690d      	ldr	r5, [r1, #16]
  407cf2:	f8d2 9010 	ldr.w	r9, [r2, #16]
  407cf6:	b085      	sub	sp, #20
  407cf8:	454d      	cmp	r5, r9
  407cfa:	460c      	mov	r4, r1
  407cfc:	4692      	mov	sl, r2
  407cfe:	da04      	bge.n	407d0a <__multiply+0x1e>
  407d00:	462a      	mov	r2, r5
  407d02:	4654      	mov	r4, sl
  407d04:	464d      	mov	r5, r9
  407d06:	468a      	mov	sl, r1
  407d08:	4691      	mov	r9, r2
  407d0a:	68a3      	ldr	r3, [r4, #8]
  407d0c:	eb05 0709 	add.w	r7, r5, r9
  407d10:	6861      	ldr	r1, [r4, #4]
  407d12:	429f      	cmp	r7, r3
  407d14:	bfc8      	it	gt
  407d16:	3101      	addgt	r1, #1
  407d18:	f7ff ff16 	bl	407b48 <_Balloc>
  407d1c:	f100 0614 	add.w	r6, r0, #20
  407d20:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  407d24:	4546      	cmp	r6, r8
  407d26:	9001      	str	r0, [sp, #4]
  407d28:	d205      	bcs.n	407d36 <__multiply+0x4a>
  407d2a:	4633      	mov	r3, r6
  407d2c:	2000      	movs	r0, #0
  407d2e:	f843 0b04 	str.w	r0, [r3], #4
  407d32:	4598      	cmp	r8, r3
  407d34:	d8fb      	bhi.n	407d2e <__multiply+0x42>
  407d36:	f10a 0c14 	add.w	ip, sl, #20
  407d3a:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  407d3e:	3414      	adds	r4, #20
  407d40:	45cc      	cmp	ip, r9
  407d42:	9400      	str	r4, [sp, #0]
  407d44:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  407d48:	d25b      	bcs.n	407e02 <__multiply+0x116>
  407d4a:	f8cd 8008 	str.w	r8, [sp, #8]
  407d4e:	9703      	str	r7, [sp, #12]
  407d50:	46c8      	mov	r8, r9
  407d52:	f85c 3b04 	ldr.w	r3, [ip], #4
  407d56:	b29c      	uxth	r4, r3
  407d58:	b324      	cbz	r4, 407da4 <__multiply+0xb8>
  407d5a:	9a00      	ldr	r2, [sp, #0]
  407d5c:	4633      	mov	r3, r6
  407d5e:	f04f 0900 	mov.w	r9, #0
  407d62:	e000      	b.n	407d66 <__multiply+0x7a>
  407d64:	460b      	mov	r3, r1
  407d66:	f852 7b04 	ldr.w	r7, [r2], #4
  407d6a:	6819      	ldr	r1, [r3, #0]
  407d6c:	fa1f fb87 	uxth.w	fp, r7
  407d70:	fa1f fa81 	uxth.w	sl, r1
  407d74:	0c38      	lsrs	r0, r7, #16
  407d76:	0c09      	lsrs	r1, r1, #16
  407d78:	fb04 aa0b 	mla	sl, r4, fp, sl
  407d7c:	fb04 1000 	mla	r0, r4, r0, r1
  407d80:	44d1      	add	r9, sl
  407d82:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  407d86:	fa1f f989 	uxth.w	r9, r9
  407d8a:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  407d8e:	4619      	mov	r1, r3
  407d90:	4295      	cmp	r5, r2
  407d92:	ea4f 4910 	mov.w	r9, r0, lsr #16
  407d96:	f841 7b04 	str.w	r7, [r1], #4
  407d9a:	d8e3      	bhi.n	407d64 <__multiply+0x78>
  407d9c:	f8c3 9004 	str.w	r9, [r3, #4]
  407da0:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  407da4:	ea5f 4913 	movs.w	r9, r3, lsr #16
  407da8:	d024      	beq.n	407df4 <__multiply+0x108>
  407daa:	f8d6 a000 	ldr.w	sl, [r6]
  407dae:	9b00      	ldr	r3, [sp, #0]
  407db0:	4650      	mov	r0, sl
  407db2:	4631      	mov	r1, r6
  407db4:	f04f 0b00 	mov.w	fp, #0
  407db8:	e000      	b.n	407dbc <__multiply+0xd0>
  407dba:	4611      	mov	r1, r2
  407dbc:	881a      	ldrh	r2, [r3, #0]
  407dbe:	0c00      	lsrs	r0, r0, #16
  407dc0:	fb09 0002 	mla	r0, r9, r2, r0
  407dc4:	fa1f fa8a 	uxth.w	sl, sl
  407dc8:	4483      	add	fp, r0
  407dca:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  407dce:	460a      	mov	r2, r1
  407dd0:	f842 0b04 	str.w	r0, [r2], #4
  407dd4:	f853 7b04 	ldr.w	r7, [r3], #4
  407dd8:	6848      	ldr	r0, [r1, #4]
  407dda:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  407dde:	b284      	uxth	r4, r0
  407de0:	fb09 4a0a 	mla	sl, r9, sl, r4
  407de4:	429d      	cmp	r5, r3
  407de6:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  407dea:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  407dee:	d8e4      	bhi.n	407dba <__multiply+0xce>
  407df0:	f8c1 a004 	str.w	sl, [r1, #4]
  407df4:	45e0      	cmp	r8, ip
  407df6:	f106 0604 	add.w	r6, r6, #4
  407dfa:	d8aa      	bhi.n	407d52 <__multiply+0x66>
  407dfc:	f8dd 8008 	ldr.w	r8, [sp, #8]
  407e00:	9f03      	ldr	r7, [sp, #12]
  407e02:	2f00      	cmp	r7, #0
  407e04:	dd0a      	ble.n	407e1c <__multiply+0x130>
  407e06:	f858 3c04 	ldr.w	r3, [r8, #-4]
  407e0a:	f1a8 0804 	sub.w	r8, r8, #4
  407e0e:	b11b      	cbz	r3, 407e18 <__multiply+0x12c>
  407e10:	e004      	b.n	407e1c <__multiply+0x130>
  407e12:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  407e16:	b90b      	cbnz	r3, 407e1c <__multiply+0x130>
  407e18:	3f01      	subs	r7, #1
  407e1a:	d1fa      	bne.n	407e12 <__multiply+0x126>
  407e1c:	9b01      	ldr	r3, [sp, #4]
  407e1e:	4618      	mov	r0, r3
  407e20:	611f      	str	r7, [r3, #16]
  407e22:	b005      	add	sp, #20
  407e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407e28 <__pow5mult>:
  407e28:	f012 0303 	ands.w	r3, r2, #3
  407e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407e30:	4614      	mov	r4, r2
  407e32:	4607      	mov	r7, r0
  407e34:	460e      	mov	r6, r1
  407e36:	d12c      	bne.n	407e92 <__pow5mult+0x6a>
  407e38:	10a4      	asrs	r4, r4, #2
  407e3a:	d01c      	beq.n	407e76 <__pow5mult+0x4e>
  407e3c:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  407e3e:	2d00      	cmp	r5, #0
  407e40:	d030      	beq.n	407ea4 <__pow5mult+0x7c>
  407e42:	f04f 0800 	mov.w	r8, #0
  407e46:	e004      	b.n	407e52 <__pow5mult+0x2a>
  407e48:	1064      	asrs	r4, r4, #1
  407e4a:	d014      	beq.n	407e76 <__pow5mult+0x4e>
  407e4c:	6828      	ldr	r0, [r5, #0]
  407e4e:	b1a8      	cbz	r0, 407e7c <__pow5mult+0x54>
  407e50:	4605      	mov	r5, r0
  407e52:	07e3      	lsls	r3, r4, #31
  407e54:	d5f8      	bpl.n	407e48 <__pow5mult+0x20>
  407e56:	4638      	mov	r0, r7
  407e58:	4631      	mov	r1, r6
  407e5a:	462a      	mov	r2, r5
  407e5c:	f7ff ff46 	bl	407cec <__multiply>
  407e60:	b1ae      	cbz	r6, 407e8e <__pow5mult+0x66>
  407e62:	6872      	ldr	r2, [r6, #4]
  407e64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407e66:	1064      	asrs	r4, r4, #1
  407e68:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407e6c:	6031      	str	r1, [r6, #0]
  407e6e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407e72:	4606      	mov	r6, r0
  407e74:	d1ea      	bne.n	407e4c <__pow5mult+0x24>
  407e76:	4630      	mov	r0, r6
  407e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407e7c:	4638      	mov	r0, r7
  407e7e:	4629      	mov	r1, r5
  407e80:	462a      	mov	r2, r5
  407e82:	f7ff ff33 	bl	407cec <__multiply>
  407e86:	6028      	str	r0, [r5, #0]
  407e88:	f8c0 8000 	str.w	r8, [r0]
  407e8c:	e7e0      	b.n	407e50 <__pow5mult+0x28>
  407e8e:	4606      	mov	r6, r0
  407e90:	e7da      	b.n	407e48 <__pow5mult+0x20>
  407e92:	4a0b      	ldr	r2, [pc, #44]	; (407ec0 <__pow5mult+0x98>)
  407e94:	3b01      	subs	r3, #1
  407e96:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  407e9a:	2300      	movs	r3, #0
  407e9c:	f7ff fe84 	bl	407ba8 <__multadd>
  407ea0:	4606      	mov	r6, r0
  407ea2:	e7c9      	b.n	407e38 <__pow5mult+0x10>
  407ea4:	2101      	movs	r1, #1
  407ea6:	4638      	mov	r0, r7
  407ea8:	f7ff fe4e 	bl	407b48 <_Balloc>
  407eac:	f240 2171 	movw	r1, #625	; 0x271
  407eb0:	2201      	movs	r2, #1
  407eb2:	2300      	movs	r3, #0
  407eb4:	6141      	str	r1, [r0, #20]
  407eb6:	6102      	str	r2, [r0, #16]
  407eb8:	4605      	mov	r5, r0
  407eba:	64b8      	str	r0, [r7, #72]	; 0x48
  407ebc:	6003      	str	r3, [r0, #0]
  407ebe:	e7c0      	b.n	407e42 <__pow5mult+0x1a>
  407ec0:	00409be8 	.word	0x00409be8

00407ec4 <__lshift>:
  407ec4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407ec8:	690b      	ldr	r3, [r1, #16]
  407eca:	ea4f 1a62 	mov.w	sl, r2, asr #5
  407ece:	eb0a 0903 	add.w	r9, sl, r3
  407ed2:	688b      	ldr	r3, [r1, #8]
  407ed4:	f109 0601 	add.w	r6, r9, #1
  407ed8:	429e      	cmp	r6, r3
  407eda:	460f      	mov	r7, r1
  407edc:	4693      	mov	fp, r2
  407ede:	4680      	mov	r8, r0
  407ee0:	6849      	ldr	r1, [r1, #4]
  407ee2:	dd04      	ble.n	407eee <__lshift+0x2a>
  407ee4:	005b      	lsls	r3, r3, #1
  407ee6:	429e      	cmp	r6, r3
  407ee8:	f101 0101 	add.w	r1, r1, #1
  407eec:	dcfa      	bgt.n	407ee4 <__lshift+0x20>
  407eee:	4640      	mov	r0, r8
  407ef0:	f7ff fe2a 	bl	407b48 <_Balloc>
  407ef4:	f1ba 0f00 	cmp.w	sl, #0
  407ef8:	f100 0414 	add.w	r4, r0, #20
  407efc:	dd09      	ble.n	407f12 <__lshift+0x4e>
  407efe:	2300      	movs	r3, #0
  407f00:	461a      	mov	r2, r3
  407f02:	4625      	mov	r5, r4
  407f04:	3301      	adds	r3, #1
  407f06:	4553      	cmp	r3, sl
  407f08:	f845 2b04 	str.w	r2, [r5], #4
  407f0c:	d1fa      	bne.n	407f04 <__lshift+0x40>
  407f0e:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  407f12:	693a      	ldr	r2, [r7, #16]
  407f14:	f107 0314 	add.w	r3, r7, #20
  407f18:	f01b 0b1f 	ands.w	fp, fp, #31
  407f1c:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  407f20:	d021      	beq.n	407f66 <__lshift+0xa2>
  407f22:	f1cb 0a20 	rsb	sl, fp, #32
  407f26:	2200      	movs	r2, #0
  407f28:	e000      	b.n	407f2c <__lshift+0x68>
  407f2a:	462c      	mov	r4, r5
  407f2c:	6819      	ldr	r1, [r3, #0]
  407f2e:	4625      	mov	r5, r4
  407f30:	fa01 f10b 	lsl.w	r1, r1, fp
  407f34:	430a      	orrs	r2, r1
  407f36:	f845 2b04 	str.w	r2, [r5], #4
  407f3a:	f853 2b04 	ldr.w	r2, [r3], #4
  407f3e:	4563      	cmp	r3, ip
  407f40:	fa22 f20a 	lsr.w	r2, r2, sl
  407f44:	d3f1      	bcc.n	407f2a <__lshift+0x66>
  407f46:	6062      	str	r2, [r4, #4]
  407f48:	b10a      	cbz	r2, 407f4e <__lshift+0x8a>
  407f4a:	f109 0602 	add.w	r6, r9, #2
  407f4e:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  407f52:	687a      	ldr	r2, [r7, #4]
  407f54:	3e01      	subs	r6, #1
  407f56:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407f5a:	6106      	str	r6, [r0, #16]
  407f5c:	6039      	str	r1, [r7, #0]
  407f5e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  407f62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407f66:	f853 2b04 	ldr.w	r2, [r3], #4
  407f6a:	459c      	cmp	ip, r3
  407f6c:	f844 2b04 	str.w	r2, [r4], #4
  407f70:	d9ed      	bls.n	407f4e <__lshift+0x8a>
  407f72:	f853 2b04 	ldr.w	r2, [r3], #4
  407f76:	459c      	cmp	ip, r3
  407f78:	f844 2b04 	str.w	r2, [r4], #4
  407f7c:	d8f3      	bhi.n	407f66 <__lshift+0xa2>
  407f7e:	e7e6      	b.n	407f4e <__lshift+0x8a>

00407f80 <__mcmp>:
  407f80:	6902      	ldr	r2, [r0, #16]
  407f82:	690b      	ldr	r3, [r1, #16]
  407f84:	b410      	push	{r4}
  407f86:	1ad2      	subs	r2, r2, r3
  407f88:	d115      	bne.n	407fb6 <__mcmp+0x36>
  407f8a:	009b      	lsls	r3, r3, #2
  407f8c:	3014      	adds	r0, #20
  407f8e:	3114      	adds	r1, #20
  407f90:	4419      	add	r1, r3
  407f92:	4403      	add	r3, r0
  407f94:	e001      	b.n	407f9a <__mcmp+0x1a>
  407f96:	4298      	cmp	r0, r3
  407f98:	d211      	bcs.n	407fbe <__mcmp+0x3e>
  407f9a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407f9e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407fa2:	42a2      	cmp	r2, r4
  407fa4:	d0f7      	beq.n	407f96 <__mcmp+0x16>
  407fa6:	4294      	cmp	r4, r2
  407fa8:	bf94      	ite	ls
  407faa:	2001      	movls	r0, #1
  407fac:	f04f 30ff 	movhi.w	r0, #4294967295
  407fb0:	f85d 4b04 	ldr.w	r4, [sp], #4
  407fb4:	4770      	bx	lr
  407fb6:	4610      	mov	r0, r2
  407fb8:	f85d 4b04 	ldr.w	r4, [sp], #4
  407fbc:	4770      	bx	lr
  407fbe:	2000      	movs	r0, #0
  407fc0:	f85d 4b04 	ldr.w	r4, [sp], #4
  407fc4:	4770      	bx	lr
  407fc6:	bf00      	nop

00407fc8 <__mdiff>:
  407fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407fcc:	460d      	mov	r5, r1
  407fce:	4604      	mov	r4, r0
  407fd0:	4611      	mov	r1, r2
  407fd2:	4628      	mov	r0, r5
  407fd4:	4616      	mov	r6, r2
  407fd6:	f7ff ffd3 	bl	407f80 <__mcmp>
  407fda:	1e07      	subs	r7, r0, #0
  407fdc:	d056      	beq.n	40808c <__mdiff+0xc4>
  407fde:	db4f      	blt.n	408080 <__mdiff+0xb8>
  407fe0:	f04f 0900 	mov.w	r9, #0
  407fe4:	6869      	ldr	r1, [r5, #4]
  407fe6:	4620      	mov	r0, r4
  407fe8:	f7ff fdae 	bl	407b48 <_Balloc>
  407fec:	692f      	ldr	r7, [r5, #16]
  407fee:	6932      	ldr	r2, [r6, #16]
  407ff0:	3514      	adds	r5, #20
  407ff2:	3614      	adds	r6, #20
  407ff4:	f8c0 900c 	str.w	r9, [r0, #12]
  407ff8:	f100 0314 	add.w	r3, r0, #20
  407ffc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  408000:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  408004:	2100      	movs	r1, #0
  408006:	f855 4b04 	ldr.w	r4, [r5], #4
  40800a:	f856 2b04 	ldr.w	r2, [r6], #4
  40800e:	fa1f fa84 	uxth.w	sl, r4
  408012:	448a      	add	sl, r1
  408014:	fa1f f982 	uxth.w	r9, r2
  408018:	0c11      	lsrs	r1, r2, #16
  40801a:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  40801e:	ebc9 020a 	rsb	r2, r9, sl
  408022:	eb01 4122 	add.w	r1, r1, r2, asr #16
  408026:	b292      	uxth	r2, r2
  408028:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40802c:	45b0      	cmp	r8, r6
  40802e:	f843 2b04 	str.w	r2, [r3], #4
  408032:	ea4f 4121 	mov.w	r1, r1, asr #16
  408036:	462c      	mov	r4, r5
  408038:	d8e5      	bhi.n	408006 <__mdiff+0x3e>
  40803a:	45ac      	cmp	ip, r5
  40803c:	4698      	mov	r8, r3
  40803e:	d915      	bls.n	40806c <__mdiff+0xa4>
  408040:	f854 6b04 	ldr.w	r6, [r4], #4
  408044:	b2b2      	uxth	r2, r6
  408046:	4411      	add	r1, r2
  408048:	0c36      	lsrs	r6, r6, #16
  40804a:	eb06 4621 	add.w	r6, r6, r1, asr #16
  40804e:	b289      	uxth	r1, r1
  408050:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  408054:	45a4      	cmp	ip, r4
  408056:	f843 2b04 	str.w	r2, [r3], #4
  40805a:	ea4f 4126 	mov.w	r1, r6, asr #16
  40805e:	d8ef      	bhi.n	408040 <__mdiff+0x78>
  408060:	43eb      	mvns	r3, r5
  408062:	4463      	add	r3, ip
  408064:	f023 0303 	bic.w	r3, r3, #3
  408068:	3304      	adds	r3, #4
  40806a:	4443      	add	r3, r8
  40806c:	3b04      	subs	r3, #4
  40806e:	b922      	cbnz	r2, 40807a <__mdiff+0xb2>
  408070:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  408074:	3f01      	subs	r7, #1
  408076:	2a00      	cmp	r2, #0
  408078:	d0fa      	beq.n	408070 <__mdiff+0xa8>
  40807a:	6107      	str	r7, [r0, #16]
  40807c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408080:	462b      	mov	r3, r5
  408082:	f04f 0901 	mov.w	r9, #1
  408086:	4635      	mov	r5, r6
  408088:	461e      	mov	r6, r3
  40808a:	e7ab      	b.n	407fe4 <__mdiff+0x1c>
  40808c:	4620      	mov	r0, r4
  40808e:	4639      	mov	r1, r7
  408090:	f7ff fd5a 	bl	407b48 <_Balloc>
  408094:	2301      	movs	r3, #1
  408096:	6147      	str	r7, [r0, #20]
  408098:	6103      	str	r3, [r0, #16]
  40809a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40809e:	bf00      	nop

004080a0 <__d2b>:
  4080a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4080a4:	2101      	movs	r1, #1
  4080a6:	b083      	sub	sp, #12
  4080a8:	461d      	mov	r5, r3
  4080aa:	f3c3 560a 	ubfx	r6, r3, #20, #11
  4080ae:	4614      	mov	r4, r2
  4080b0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4080b2:	f7ff fd49 	bl	407b48 <_Balloc>
  4080b6:	f3c5 0313 	ubfx	r3, r5, #0, #20
  4080ba:	4680      	mov	r8, r0
  4080bc:	b10e      	cbz	r6, 4080c2 <__d2b+0x22>
  4080be:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4080c2:	9301      	str	r3, [sp, #4]
  4080c4:	b324      	cbz	r4, 408110 <__d2b+0x70>
  4080c6:	a802      	add	r0, sp, #8
  4080c8:	f840 4d08 	str.w	r4, [r0, #-8]!
  4080cc:	4668      	mov	r0, sp
  4080ce:	f7ff fdd5 	bl	407c7c <__lo0bits>
  4080d2:	2800      	cmp	r0, #0
  4080d4:	d135      	bne.n	408142 <__d2b+0xa2>
  4080d6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4080da:	f8c8 2014 	str.w	r2, [r8, #20]
  4080de:	2b00      	cmp	r3, #0
  4080e0:	bf0c      	ite	eq
  4080e2:	2401      	moveq	r4, #1
  4080e4:	2402      	movne	r4, #2
  4080e6:	f8c8 3018 	str.w	r3, [r8, #24]
  4080ea:	f8c8 4010 	str.w	r4, [r8, #16]
  4080ee:	b9de      	cbnz	r6, 408128 <__d2b+0x88>
  4080f0:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  4080f4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4080f8:	6038      	str	r0, [r7, #0]
  4080fa:	6918      	ldr	r0, [r3, #16]
  4080fc:	f7ff fd9e 	bl	407c3c <__hi0bits>
  408100:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408102:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  408106:	6018      	str	r0, [r3, #0]
  408108:	4640      	mov	r0, r8
  40810a:	b003      	add	sp, #12
  40810c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  408110:	a801      	add	r0, sp, #4
  408112:	f7ff fdb3 	bl	407c7c <__lo0bits>
  408116:	9b01      	ldr	r3, [sp, #4]
  408118:	2401      	movs	r4, #1
  40811a:	3020      	adds	r0, #32
  40811c:	f8c8 3014 	str.w	r3, [r8, #20]
  408120:	f8c8 4010 	str.w	r4, [r8, #16]
  408124:	2e00      	cmp	r6, #0
  408126:	d0e3      	beq.n	4080f0 <__d2b+0x50>
  408128:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  40812c:	eb09 0300 	add.w	r3, r9, r0
  408130:	603b      	str	r3, [r7, #0]
  408132:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408134:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  408138:	6018      	str	r0, [r3, #0]
  40813a:	4640      	mov	r0, r8
  40813c:	b003      	add	sp, #12
  40813e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  408142:	9b01      	ldr	r3, [sp, #4]
  408144:	f1c0 0120 	rsb	r1, r0, #32
  408148:	fa03 f101 	lsl.w	r1, r3, r1
  40814c:	40c3      	lsrs	r3, r0
  40814e:	9a00      	ldr	r2, [sp, #0]
  408150:	9301      	str	r3, [sp, #4]
  408152:	430a      	orrs	r2, r1
  408154:	f8c8 2014 	str.w	r2, [r8, #20]
  408158:	e7c1      	b.n	4080de <__d2b+0x3e>
  40815a:	bf00      	nop

0040815c <_realloc_r>:
  40815c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408160:	460c      	mov	r4, r1
  408162:	b083      	sub	sp, #12
  408164:	4690      	mov	r8, r2
  408166:	4681      	mov	r9, r0
  408168:	2900      	cmp	r1, #0
  40816a:	f000 80ba 	beq.w	4082e2 <_realloc_r+0x186>
  40816e:	f7ff fce7 	bl	407b40 <__malloc_lock>
  408172:	f108 060b 	add.w	r6, r8, #11
  408176:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40817a:	2e16      	cmp	r6, #22
  40817c:	f023 0503 	bic.w	r5, r3, #3
  408180:	f1a4 0708 	sub.w	r7, r4, #8
  408184:	d84b      	bhi.n	40821e <_realloc_r+0xc2>
  408186:	2110      	movs	r1, #16
  408188:	460e      	mov	r6, r1
  40818a:	45b0      	cmp	r8, r6
  40818c:	d84c      	bhi.n	408228 <_realloc_r+0xcc>
  40818e:	428d      	cmp	r5, r1
  408190:	da51      	bge.n	408236 <_realloc_r+0xda>
  408192:	f8df b384 	ldr.w	fp, [pc, #900]	; 408518 <_realloc_r+0x3bc>
  408196:	1978      	adds	r0, r7, r5
  408198:	f8db e008 	ldr.w	lr, [fp, #8]
  40819c:	4586      	cmp	lr, r0
  40819e:	f000 80a6 	beq.w	4082ee <_realloc_r+0x192>
  4081a2:	6842      	ldr	r2, [r0, #4]
  4081a4:	f022 0c01 	bic.w	ip, r2, #1
  4081a8:	4484      	add	ip, r0
  4081aa:	f8dc c004 	ldr.w	ip, [ip, #4]
  4081ae:	f01c 0f01 	tst.w	ip, #1
  4081b2:	d054      	beq.n	40825e <_realloc_r+0x102>
  4081b4:	2200      	movs	r2, #0
  4081b6:	4610      	mov	r0, r2
  4081b8:	07db      	lsls	r3, r3, #31
  4081ba:	d46f      	bmi.n	40829c <_realloc_r+0x140>
  4081bc:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4081c0:	ebc3 0a07 	rsb	sl, r3, r7
  4081c4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4081c8:	f023 0303 	bic.w	r3, r3, #3
  4081cc:	442b      	add	r3, r5
  4081ce:	2800      	cmp	r0, #0
  4081d0:	d062      	beq.n	408298 <_realloc_r+0x13c>
  4081d2:	4570      	cmp	r0, lr
  4081d4:	f000 80e9 	beq.w	4083aa <_realloc_r+0x24e>
  4081d8:	eb02 0e03 	add.w	lr, r2, r3
  4081dc:	458e      	cmp	lr, r1
  4081de:	db5b      	blt.n	408298 <_realloc_r+0x13c>
  4081e0:	68c3      	ldr	r3, [r0, #12]
  4081e2:	6882      	ldr	r2, [r0, #8]
  4081e4:	46d0      	mov	r8, sl
  4081e6:	60d3      	str	r3, [r2, #12]
  4081e8:	609a      	str	r2, [r3, #8]
  4081ea:	f858 1f08 	ldr.w	r1, [r8, #8]!
  4081ee:	f8da 300c 	ldr.w	r3, [sl, #12]
  4081f2:	1f2a      	subs	r2, r5, #4
  4081f4:	2a24      	cmp	r2, #36	; 0x24
  4081f6:	60cb      	str	r3, [r1, #12]
  4081f8:	6099      	str	r1, [r3, #8]
  4081fa:	f200 8123 	bhi.w	408444 <_realloc_r+0x2e8>
  4081fe:	2a13      	cmp	r2, #19
  408200:	f240 80b0 	bls.w	408364 <_realloc_r+0x208>
  408204:	6823      	ldr	r3, [r4, #0]
  408206:	2a1b      	cmp	r2, #27
  408208:	f8ca 3008 	str.w	r3, [sl, #8]
  40820c:	6863      	ldr	r3, [r4, #4]
  40820e:	f8ca 300c 	str.w	r3, [sl, #12]
  408212:	f200 812b 	bhi.w	40846c <_realloc_r+0x310>
  408216:	3408      	adds	r4, #8
  408218:	f10a 0310 	add.w	r3, sl, #16
  40821c:	e0a3      	b.n	408366 <_realloc_r+0x20a>
  40821e:	f026 0607 	bic.w	r6, r6, #7
  408222:	2e00      	cmp	r6, #0
  408224:	4631      	mov	r1, r6
  408226:	dab0      	bge.n	40818a <_realloc_r+0x2e>
  408228:	230c      	movs	r3, #12
  40822a:	2000      	movs	r0, #0
  40822c:	f8c9 3000 	str.w	r3, [r9]
  408230:	b003      	add	sp, #12
  408232:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408236:	46a0      	mov	r8, r4
  408238:	1baa      	subs	r2, r5, r6
  40823a:	2a0f      	cmp	r2, #15
  40823c:	f003 0301 	and.w	r3, r3, #1
  408240:	d81a      	bhi.n	408278 <_realloc_r+0x11c>
  408242:	432b      	orrs	r3, r5
  408244:	607b      	str	r3, [r7, #4]
  408246:	443d      	add	r5, r7
  408248:	686b      	ldr	r3, [r5, #4]
  40824a:	f043 0301 	orr.w	r3, r3, #1
  40824e:	606b      	str	r3, [r5, #4]
  408250:	4648      	mov	r0, r9
  408252:	f7ff fc77 	bl	407b44 <__malloc_unlock>
  408256:	4640      	mov	r0, r8
  408258:	b003      	add	sp, #12
  40825a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40825e:	f022 0203 	bic.w	r2, r2, #3
  408262:	eb02 0c05 	add.w	ip, r2, r5
  408266:	458c      	cmp	ip, r1
  408268:	dba6      	blt.n	4081b8 <_realloc_r+0x5c>
  40826a:	68c2      	ldr	r2, [r0, #12]
  40826c:	6881      	ldr	r1, [r0, #8]
  40826e:	46a0      	mov	r8, r4
  408270:	60ca      	str	r2, [r1, #12]
  408272:	4665      	mov	r5, ip
  408274:	6091      	str	r1, [r2, #8]
  408276:	e7df      	b.n	408238 <_realloc_r+0xdc>
  408278:	19b9      	adds	r1, r7, r6
  40827a:	4333      	orrs	r3, r6
  40827c:	f042 0001 	orr.w	r0, r2, #1
  408280:	607b      	str	r3, [r7, #4]
  408282:	440a      	add	r2, r1
  408284:	6048      	str	r0, [r1, #4]
  408286:	6853      	ldr	r3, [r2, #4]
  408288:	3108      	adds	r1, #8
  40828a:	f043 0301 	orr.w	r3, r3, #1
  40828e:	6053      	str	r3, [r2, #4]
  408290:	4648      	mov	r0, r9
  408292:	f7fe fd91 	bl	406db8 <_free_r>
  408296:	e7db      	b.n	408250 <_realloc_r+0xf4>
  408298:	428b      	cmp	r3, r1
  40829a:	da33      	bge.n	408304 <_realloc_r+0x1a8>
  40829c:	4641      	mov	r1, r8
  40829e:	4648      	mov	r0, r9
  4082a0:	f7ff f88c 	bl	4073bc <_malloc_r>
  4082a4:	4680      	mov	r8, r0
  4082a6:	2800      	cmp	r0, #0
  4082a8:	d0d2      	beq.n	408250 <_realloc_r+0xf4>
  4082aa:	f854 3c04 	ldr.w	r3, [r4, #-4]
  4082ae:	f1a0 0108 	sub.w	r1, r0, #8
  4082b2:	f023 0201 	bic.w	r2, r3, #1
  4082b6:	443a      	add	r2, r7
  4082b8:	4291      	cmp	r1, r2
  4082ba:	f000 80bc 	beq.w	408436 <_realloc_r+0x2da>
  4082be:	1f2a      	subs	r2, r5, #4
  4082c0:	2a24      	cmp	r2, #36	; 0x24
  4082c2:	d86e      	bhi.n	4083a2 <_realloc_r+0x246>
  4082c4:	2a13      	cmp	r2, #19
  4082c6:	d842      	bhi.n	40834e <_realloc_r+0x1f2>
  4082c8:	4603      	mov	r3, r0
  4082ca:	4622      	mov	r2, r4
  4082cc:	6811      	ldr	r1, [r2, #0]
  4082ce:	6019      	str	r1, [r3, #0]
  4082d0:	6851      	ldr	r1, [r2, #4]
  4082d2:	6059      	str	r1, [r3, #4]
  4082d4:	6892      	ldr	r2, [r2, #8]
  4082d6:	609a      	str	r2, [r3, #8]
  4082d8:	4621      	mov	r1, r4
  4082da:	4648      	mov	r0, r9
  4082dc:	f7fe fd6c 	bl	406db8 <_free_r>
  4082e0:	e7b6      	b.n	408250 <_realloc_r+0xf4>
  4082e2:	4611      	mov	r1, r2
  4082e4:	b003      	add	sp, #12
  4082e6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4082ea:	f7ff b867 	b.w	4073bc <_malloc_r>
  4082ee:	f8de 2004 	ldr.w	r2, [lr, #4]
  4082f2:	f106 0c10 	add.w	ip, r6, #16
  4082f6:	f022 0203 	bic.w	r2, r2, #3
  4082fa:	1950      	adds	r0, r2, r5
  4082fc:	4560      	cmp	r0, ip
  4082fe:	da3d      	bge.n	40837c <_realloc_r+0x220>
  408300:	4670      	mov	r0, lr
  408302:	e759      	b.n	4081b8 <_realloc_r+0x5c>
  408304:	46d0      	mov	r8, sl
  408306:	f858 0f08 	ldr.w	r0, [r8, #8]!
  40830a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40830e:	1f2a      	subs	r2, r5, #4
  408310:	2a24      	cmp	r2, #36	; 0x24
  408312:	60c1      	str	r1, [r0, #12]
  408314:	6088      	str	r0, [r1, #8]
  408316:	f200 80a0 	bhi.w	40845a <_realloc_r+0x2fe>
  40831a:	2a13      	cmp	r2, #19
  40831c:	f240 809b 	bls.w	408456 <_realloc_r+0x2fa>
  408320:	6821      	ldr	r1, [r4, #0]
  408322:	2a1b      	cmp	r2, #27
  408324:	f8ca 1008 	str.w	r1, [sl, #8]
  408328:	6861      	ldr	r1, [r4, #4]
  40832a:	f8ca 100c 	str.w	r1, [sl, #12]
  40832e:	f200 80b2 	bhi.w	408496 <_realloc_r+0x33a>
  408332:	3408      	adds	r4, #8
  408334:	f10a 0210 	add.w	r2, sl, #16
  408338:	6821      	ldr	r1, [r4, #0]
  40833a:	461d      	mov	r5, r3
  40833c:	6011      	str	r1, [r2, #0]
  40833e:	6861      	ldr	r1, [r4, #4]
  408340:	4657      	mov	r7, sl
  408342:	6051      	str	r1, [r2, #4]
  408344:	68a3      	ldr	r3, [r4, #8]
  408346:	6093      	str	r3, [r2, #8]
  408348:	f8da 3004 	ldr.w	r3, [sl, #4]
  40834c:	e774      	b.n	408238 <_realloc_r+0xdc>
  40834e:	6823      	ldr	r3, [r4, #0]
  408350:	2a1b      	cmp	r2, #27
  408352:	6003      	str	r3, [r0, #0]
  408354:	6863      	ldr	r3, [r4, #4]
  408356:	6043      	str	r3, [r0, #4]
  408358:	d862      	bhi.n	408420 <_realloc_r+0x2c4>
  40835a:	f100 0308 	add.w	r3, r0, #8
  40835e:	f104 0208 	add.w	r2, r4, #8
  408362:	e7b3      	b.n	4082cc <_realloc_r+0x170>
  408364:	4643      	mov	r3, r8
  408366:	6822      	ldr	r2, [r4, #0]
  408368:	4675      	mov	r5, lr
  40836a:	601a      	str	r2, [r3, #0]
  40836c:	6862      	ldr	r2, [r4, #4]
  40836e:	4657      	mov	r7, sl
  408370:	605a      	str	r2, [r3, #4]
  408372:	68a2      	ldr	r2, [r4, #8]
  408374:	609a      	str	r2, [r3, #8]
  408376:	f8da 3004 	ldr.w	r3, [sl, #4]
  40837a:	e75d      	b.n	408238 <_realloc_r+0xdc>
  40837c:	1b83      	subs	r3, r0, r6
  40837e:	4437      	add	r7, r6
  408380:	f043 0301 	orr.w	r3, r3, #1
  408384:	f8cb 7008 	str.w	r7, [fp, #8]
  408388:	607b      	str	r3, [r7, #4]
  40838a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40838e:	4648      	mov	r0, r9
  408390:	f003 0301 	and.w	r3, r3, #1
  408394:	431e      	orrs	r6, r3
  408396:	f844 6c04 	str.w	r6, [r4, #-4]
  40839a:	f7ff fbd3 	bl	407b44 <__malloc_unlock>
  40839e:	4620      	mov	r0, r4
  4083a0:	e75a      	b.n	408258 <_realloc_r+0xfc>
  4083a2:	4621      	mov	r1, r4
  4083a4:	f7ff fb66 	bl	407a74 <memmove>
  4083a8:	e796      	b.n	4082d8 <_realloc_r+0x17c>
  4083aa:	eb02 0c03 	add.w	ip, r2, r3
  4083ae:	f106 0210 	add.w	r2, r6, #16
  4083b2:	4594      	cmp	ip, r2
  4083b4:	f6ff af70 	blt.w	408298 <_realloc_r+0x13c>
  4083b8:	4657      	mov	r7, sl
  4083ba:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4083be:	f8da 300c 	ldr.w	r3, [sl, #12]
  4083c2:	1f2a      	subs	r2, r5, #4
  4083c4:	2a24      	cmp	r2, #36	; 0x24
  4083c6:	60cb      	str	r3, [r1, #12]
  4083c8:	6099      	str	r1, [r3, #8]
  4083ca:	f200 8086 	bhi.w	4084da <_realloc_r+0x37e>
  4083ce:	2a13      	cmp	r2, #19
  4083d0:	d977      	bls.n	4084c2 <_realloc_r+0x366>
  4083d2:	6823      	ldr	r3, [r4, #0]
  4083d4:	2a1b      	cmp	r2, #27
  4083d6:	f8ca 3008 	str.w	r3, [sl, #8]
  4083da:	6863      	ldr	r3, [r4, #4]
  4083dc:	f8ca 300c 	str.w	r3, [sl, #12]
  4083e0:	f200 8084 	bhi.w	4084ec <_realloc_r+0x390>
  4083e4:	3408      	adds	r4, #8
  4083e6:	f10a 0310 	add.w	r3, sl, #16
  4083ea:	6822      	ldr	r2, [r4, #0]
  4083ec:	601a      	str	r2, [r3, #0]
  4083ee:	6862      	ldr	r2, [r4, #4]
  4083f0:	605a      	str	r2, [r3, #4]
  4083f2:	68a2      	ldr	r2, [r4, #8]
  4083f4:	609a      	str	r2, [r3, #8]
  4083f6:	ebc6 020c 	rsb	r2, r6, ip
  4083fa:	eb0a 0306 	add.w	r3, sl, r6
  4083fe:	f042 0201 	orr.w	r2, r2, #1
  408402:	f8cb 3008 	str.w	r3, [fp, #8]
  408406:	605a      	str	r2, [r3, #4]
  408408:	f8da 3004 	ldr.w	r3, [sl, #4]
  40840c:	4648      	mov	r0, r9
  40840e:	f003 0301 	and.w	r3, r3, #1
  408412:	431e      	orrs	r6, r3
  408414:	f8ca 6004 	str.w	r6, [sl, #4]
  408418:	f7ff fb94 	bl	407b44 <__malloc_unlock>
  40841c:	4638      	mov	r0, r7
  40841e:	e71b      	b.n	408258 <_realloc_r+0xfc>
  408420:	68a3      	ldr	r3, [r4, #8]
  408422:	2a24      	cmp	r2, #36	; 0x24
  408424:	6083      	str	r3, [r0, #8]
  408426:	68e3      	ldr	r3, [r4, #12]
  408428:	60c3      	str	r3, [r0, #12]
  40842a:	d02b      	beq.n	408484 <_realloc_r+0x328>
  40842c:	f100 0310 	add.w	r3, r0, #16
  408430:	f104 0210 	add.w	r2, r4, #16
  408434:	e74a      	b.n	4082cc <_realloc_r+0x170>
  408436:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40843a:	46a0      	mov	r8, r4
  40843c:	f022 0203 	bic.w	r2, r2, #3
  408440:	4415      	add	r5, r2
  408442:	e6f9      	b.n	408238 <_realloc_r+0xdc>
  408444:	4621      	mov	r1, r4
  408446:	4640      	mov	r0, r8
  408448:	4675      	mov	r5, lr
  40844a:	4657      	mov	r7, sl
  40844c:	f7ff fb12 	bl	407a74 <memmove>
  408450:	f8da 3004 	ldr.w	r3, [sl, #4]
  408454:	e6f0      	b.n	408238 <_realloc_r+0xdc>
  408456:	4642      	mov	r2, r8
  408458:	e76e      	b.n	408338 <_realloc_r+0x1dc>
  40845a:	4621      	mov	r1, r4
  40845c:	4640      	mov	r0, r8
  40845e:	461d      	mov	r5, r3
  408460:	4657      	mov	r7, sl
  408462:	f7ff fb07 	bl	407a74 <memmove>
  408466:	f8da 3004 	ldr.w	r3, [sl, #4]
  40846a:	e6e5      	b.n	408238 <_realloc_r+0xdc>
  40846c:	68a3      	ldr	r3, [r4, #8]
  40846e:	2a24      	cmp	r2, #36	; 0x24
  408470:	f8ca 3010 	str.w	r3, [sl, #16]
  408474:	68e3      	ldr	r3, [r4, #12]
  408476:	f8ca 3014 	str.w	r3, [sl, #20]
  40847a:	d018      	beq.n	4084ae <_realloc_r+0x352>
  40847c:	3410      	adds	r4, #16
  40847e:	f10a 0318 	add.w	r3, sl, #24
  408482:	e770      	b.n	408366 <_realloc_r+0x20a>
  408484:	6922      	ldr	r2, [r4, #16]
  408486:	f100 0318 	add.w	r3, r0, #24
  40848a:	6102      	str	r2, [r0, #16]
  40848c:	6961      	ldr	r1, [r4, #20]
  40848e:	f104 0218 	add.w	r2, r4, #24
  408492:	6141      	str	r1, [r0, #20]
  408494:	e71a      	b.n	4082cc <_realloc_r+0x170>
  408496:	68a1      	ldr	r1, [r4, #8]
  408498:	2a24      	cmp	r2, #36	; 0x24
  40849a:	f8ca 1010 	str.w	r1, [sl, #16]
  40849e:	68e1      	ldr	r1, [r4, #12]
  4084a0:	f8ca 1014 	str.w	r1, [sl, #20]
  4084a4:	d00f      	beq.n	4084c6 <_realloc_r+0x36a>
  4084a6:	3410      	adds	r4, #16
  4084a8:	f10a 0218 	add.w	r2, sl, #24
  4084ac:	e744      	b.n	408338 <_realloc_r+0x1dc>
  4084ae:	6922      	ldr	r2, [r4, #16]
  4084b0:	f10a 0320 	add.w	r3, sl, #32
  4084b4:	f8ca 2018 	str.w	r2, [sl, #24]
  4084b8:	6962      	ldr	r2, [r4, #20]
  4084ba:	3418      	adds	r4, #24
  4084bc:	f8ca 201c 	str.w	r2, [sl, #28]
  4084c0:	e751      	b.n	408366 <_realloc_r+0x20a>
  4084c2:	463b      	mov	r3, r7
  4084c4:	e791      	b.n	4083ea <_realloc_r+0x28e>
  4084c6:	6921      	ldr	r1, [r4, #16]
  4084c8:	f10a 0220 	add.w	r2, sl, #32
  4084cc:	f8ca 1018 	str.w	r1, [sl, #24]
  4084d0:	6961      	ldr	r1, [r4, #20]
  4084d2:	3418      	adds	r4, #24
  4084d4:	f8ca 101c 	str.w	r1, [sl, #28]
  4084d8:	e72e      	b.n	408338 <_realloc_r+0x1dc>
  4084da:	4621      	mov	r1, r4
  4084dc:	4638      	mov	r0, r7
  4084de:	f8cd c004 	str.w	ip, [sp, #4]
  4084e2:	f7ff fac7 	bl	407a74 <memmove>
  4084e6:	f8dd c004 	ldr.w	ip, [sp, #4]
  4084ea:	e784      	b.n	4083f6 <_realloc_r+0x29a>
  4084ec:	68a3      	ldr	r3, [r4, #8]
  4084ee:	2a24      	cmp	r2, #36	; 0x24
  4084f0:	f8ca 3010 	str.w	r3, [sl, #16]
  4084f4:	68e3      	ldr	r3, [r4, #12]
  4084f6:	f8ca 3014 	str.w	r3, [sl, #20]
  4084fa:	d003      	beq.n	408504 <_realloc_r+0x3a8>
  4084fc:	3410      	adds	r4, #16
  4084fe:	f10a 0318 	add.w	r3, sl, #24
  408502:	e772      	b.n	4083ea <_realloc_r+0x28e>
  408504:	6922      	ldr	r2, [r4, #16]
  408506:	f10a 0320 	add.w	r3, sl, #32
  40850a:	f8ca 2018 	str.w	r2, [sl, #24]
  40850e:	6962      	ldr	r2, [r4, #20]
  408510:	3418      	adds	r4, #24
  408512:	f8ca 201c 	str.w	r2, [sl, #28]
  408516:	e768      	b.n	4083ea <_realloc_r+0x28e>
  408518:	20000578 	.word	0x20000578

0040851c <__fpclassifyd>:
  40851c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  408520:	b410      	push	{r4}
  408522:	d008      	beq.n	408536 <__fpclassifyd+0x1a>
  408524:	4a0f      	ldr	r2, [pc, #60]	; (408564 <__fpclassifyd+0x48>)
  408526:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  40852a:	4294      	cmp	r4, r2
  40852c:	d80a      	bhi.n	408544 <__fpclassifyd+0x28>
  40852e:	2004      	movs	r0, #4
  408530:	f85d 4b04 	ldr.w	r4, [sp], #4
  408534:	4770      	bx	lr
  408536:	2800      	cmp	r0, #0
  408538:	bf0c      	ite	eq
  40853a:	2002      	moveq	r0, #2
  40853c:	2003      	movne	r0, #3
  40853e:	f85d 4b04 	ldr.w	r4, [sp], #4
  408542:	4770      	bx	lr
  408544:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  408548:	d201      	bcs.n	40854e <__fpclassifyd+0x32>
  40854a:	2003      	movs	r0, #3
  40854c:	e7f7      	b.n	40853e <__fpclassifyd+0x22>
  40854e:	4a06      	ldr	r2, [pc, #24]	; (408568 <__fpclassifyd+0x4c>)
  408550:	4293      	cmp	r3, r2
  408552:	d001      	beq.n	408558 <__fpclassifyd+0x3c>
  408554:	2000      	movs	r0, #0
  408556:	e7f2      	b.n	40853e <__fpclassifyd+0x22>
  408558:	f1d0 0001 	rsbs	r0, r0, #1
  40855c:	bf38      	it	cc
  40855e:	2000      	movcc	r0, #0
  408560:	e7ed      	b.n	40853e <__fpclassifyd+0x22>
  408562:	bf00      	nop
  408564:	7fdfffff 	.word	0x7fdfffff
  408568:	7ff00000 	.word	0x7ff00000

0040856c <_sbrk_r>:
  40856c:	b538      	push	{r3, r4, r5, lr}
  40856e:	4c07      	ldr	r4, [pc, #28]	; (40858c <_sbrk_r+0x20>)
  408570:	2300      	movs	r3, #0
  408572:	4605      	mov	r5, r0
  408574:	4608      	mov	r0, r1
  408576:	6023      	str	r3, [r4, #0]
  408578:	f7f9 fbf4 	bl	401d64 <_sbrk>
  40857c:	1c43      	adds	r3, r0, #1
  40857e:	d000      	beq.n	408582 <_sbrk_r+0x16>
  408580:	bd38      	pop	{r3, r4, r5, pc}
  408582:	6823      	ldr	r3, [r4, #0]
  408584:	2b00      	cmp	r3, #0
  408586:	d0fb      	beq.n	408580 <_sbrk_r+0x14>
  408588:	602b      	str	r3, [r5, #0]
  40858a:	bd38      	pop	{r3, r4, r5, pc}
  40858c:	20000c88 	.word	0x20000c88

00408590 <__sread>:
  408590:	b510      	push	{r4, lr}
  408592:	460c      	mov	r4, r1
  408594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408598:	f000 faa2 	bl	408ae0 <_read_r>
  40859c:	2800      	cmp	r0, #0
  40859e:	db03      	blt.n	4085a8 <__sread+0x18>
  4085a0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4085a2:	4403      	add	r3, r0
  4085a4:	6523      	str	r3, [r4, #80]	; 0x50
  4085a6:	bd10      	pop	{r4, pc}
  4085a8:	89a3      	ldrh	r3, [r4, #12]
  4085aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4085ae:	81a3      	strh	r3, [r4, #12]
  4085b0:	bd10      	pop	{r4, pc}
  4085b2:	bf00      	nop

004085b4 <__swrite>:
  4085b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4085b8:	460c      	mov	r4, r1
  4085ba:	8989      	ldrh	r1, [r1, #12]
  4085bc:	461d      	mov	r5, r3
  4085be:	05cb      	lsls	r3, r1, #23
  4085c0:	4616      	mov	r6, r2
  4085c2:	4607      	mov	r7, r0
  4085c4:	d506      	bpl.n	4085d4 <__swrite+0x20>
  4085c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4085ca:	2200      	movs	r2, #0
  4085cc:	2302      	movs	r3, #2
  4085ce:	f000 fa73 	bl	408ab8 <_lseek_r>
  4085d2:	89a1      	ldrh	r1, [r4, #12]
  4085d4:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  4085d8:	81a1      	strh	r1, [r4, #12]
  4085da:	4638      	mov	r0, r7
  4085dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4085e0:	4632      	mov	r2, r6
  4085e2:	462b      	mov	r3, r5
  4085e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4085e8:	f000 b94e 	b.w	408888 <_write_r>

004085ec <__sseek>:
  4085ec:	b510      	push	{r4, lr}
  4085ee:	460c      	mov	r4, r1
  4085f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4085f4:	f000 fa60 	bl	408ab8 <_lseek_r>
  4085f8:	89a3      	ldrh	r3, [r4, #12]
  4085fa:	1c42      	adds	r2, r0, #1
  4085fc:	bf0e      	itee	eq
  4085fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  408602:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  408606:	6520      	strne	r0, [r4, #80]	; 0x50
  408608:	81a3      	strh	r3, [r4, #12]
  40860a:	bd10      	pop	{r4, pc}

0040860c <__sclose>:
  40860c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408610:	f000 b9d2 	b.w	4089b8 <_close_r>

00408614 <strlen>:
  408614:	f020 0103 	bic.w	r1, r0, #3
  408618:	f010 0003 	ands.w	r0, r0, #3
  40861c:	f1c0 0000 	rsb	r0, r0, #0
  408620:	f851 3b04 	ldr.w	r3, [r1], #4
  408624:	f100 0c04 	add.w	ip, r0, #4
  408628:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40862c:	f06f 0200 	mvn.w	r2, #0
  408630:	bf1c      	itt	ne
  408632:	fa22 f20c 	lsrne.w	r2, r2, ip
  408636:	4313      	orrne	r3, r2
  408638:	f04f 0c01 	mov.w	ip, #1
  40863c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  408640:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  408644:	eba3 020c 	sub.w	r2, r3, ip
  408648:	ea22 0203 	bic.w	r2, r2, r3
  40864c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  408650:	bf04      	itt	eq
  408652:	f851 3b04 	ldreq.w	r3, [r1], #4
  408656:	3004      	addeq	r0, #4
  408658:	d0f4      	beq.n	408644 <strlen+0x30>
  40865a:	f013 0fff 	tst.w	r3, #255	; 0xff
  40865e:	bf1f      	itttt	ne
  408660:	3001      	addne	r0, #1
  408662:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  408666:	3001      	addne	r0, #1
  408668:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  40866c:	bf18      	it	ne
  40866e:	3001      	addne	r0, #1
  408670:	4770      	bx	lr
  408672:	bf00      	nop

00408674 <__ssprint_r>:
  408674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408678:	6894      	ldr	r4, [r2, #8]
  40867a:	b083      	sub	sp, #12
  40867c:	4692      	mov	sl, r2
  40867e:	4680      	mov	r8, r0
  408680:	460d      	mov	r5, r1
  408682:	6816      	ldr	r6, [r2, #0]
  408684:	2c00      	cmp	r4, #0
  408686:	d06f      	beq.n	408768 <__ssprint_r+0xf4>
  408688:	f04f 0b00 	mov.w	fp, #0
  40868c:	6808      	ldr	r0, [r1, #0]
  40868e:	688b      	ldr	r3, [r1, #8]
  408690:	465c      	mov	r4, fp
  408692:	2c00      	cmp	r4, #0
  408694:	d043      	beq.n	40871e <__ssprint_r+0xaa>
  408696:	429c      	cmp	r4, r3
  408698:	461f      	mov	r7, r3
  40869a:	d345      	bcc.n	408728 <__ssprint_r+0xb4>
  40869c:	89ab      	ldrh	r3, [r5, #12]
  40869e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4086a2:	d044      	beq.n	40872e <__ssprint_r+0xba>
  4086a4:	696f      	ldr	r7, [r5, #20]
  4086a6:	6929      	ldr	r1, [r5, #16]
  4086a8:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  4086ac:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  4086b0:	ebc1 0900 	rsb	r9, r1, r0
  4086b4:	1c62      	adds	r2, r4, #1
  4086b6:	107f      	asrs	r7, r7, #1
  4086b8:	444a      	add	r2, r9
  4086ba:	4297      	cmp	r7, r2
  4086bc:	bf34      	ite	cc
  4086be:	4617      	movcc	r7, r2
  4086c0:	463a      	movcs	r2, r7
  4086c2:	055b      	lsls	r3, r3, #21
  4086c4:	d535      	bpl.n	408732 <__ssprint_r+0xbe>
  4086c6:	4611      	mov	r1, r2
  4086c8:	4640      	mov	r0, r8
  4086ca:	f7fe fe77 	bl	4073bc <_malloc_r>
  4086ce:	2800      	cmp	r0, #0
  4086d0:	d039      	beq.n	408746 <__ssprint_r+0xd2>
  4086d2:	6929      	ldr	r1, [r5, #16]
  4086d4:	464a      	mov	r2, r9
  4086d6:	9001      	str	r0, [sp, #4]
  4086d8:	f7ff f956 	bl	407988 <memcpy>
  4086dc:	89aa      	ldrh	r2, [r5, #12]
  4086de:	9b01      	ldr	r3, [sp, #4]
  4086e0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4086e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4086e8:	81aa      	strh	r2, [r5, #12]
  4086ea:	ebc9 0207 	rsb	r2, r9, r7
  4086ee:	eb03 0009 	add.w	r0, r3, r9
  4086f2:	616f      	str	r7, [r5, #20]
  4086f4:	612b      	str	r3, [r5, #16]
  4086f6:	6028      	str	r0, [r5, #0]
  4086f8:	60aa      	str	r2, [r5, #8]
  4086fa:	4627      	mov	r7, r4
  4086fc:	46a1      	mov	r9, r4
  4086fe:	464a      	mov	r2, r9
  408700:	4659      	mov	r1, fp
  408702:	f7ff f9b7 	bl	407a74 <memmove>
  408706:	f8da 2008 	ldr.w	r2, [sl, #8]
  40870a:	68ab      	ldr	r3, [r5, #8]
  40870c:	6828      	ldr	r0, [r5, #0]
  40870e:	1bdb      	subs	r3, r3, r7
  408710:	4448      	add	r0, r9
  408712:	1b14      	subs	r4, r2, r4
  408714:	60ab      	str	r3, [r5, #8]
  408716:	6028      	str	r0, [r5, #0]
  408718:	f8ca 4008 	str.w	r4, [sl, #8]
  40871c:	b324      	cbz	r4, 408768 <__ssprint_r+0xf4>
  40871e:	f8d6 b000 	ldr.w	fp, [r6]
  408722:	6874      	ldr	r4, [r6, #4]
  408724:	3608      	adds	r6, #8
  408726:	e7b4      	b.n	408692 <__ssprint_r+0x1e>
  408728:	4627      	mov	r7, r4
  40872a:	46a1      	mov	r9, r4
  40872c:	e7e7      	b.n	4086fe <__ssprint_r+0x8a>
  40872e:	46b9      	mov	r9, r7
  408730:	e7e5      	b.n	4086fe <__ssprint_r+0x8a>
  408732:	4640      	mov	r0, r8
  408734:	f7ff fd12 	bl	40815c <_realloc_r>
  408738:	4603      	mov	r3, r0
  40873a:	2800      	cmp	r0, #0
  40873c:	d1d5      	bne.n	4086ea <__ssprint_r+0x76>
  40873e:	4640      	mov	r0, r8
  408740:	6929      	ldr	r1, [r5, #16]
  408742:	f7fe fb39 	bl	406db8 <_free_r>
  408746:	89aa      	ldrh	r2, [r5, #12]
  408748:	230c      	movs	r3, #12
  40874a:	f8c8 3000 	str.w	r3, [r8]
  40874e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  408752:	2300      	movs	r3, #0
  408754:	f04f 30ff 	mov.w	r0, #4294967295
  408758:	81aa      	strh	r2, [r5, #12]
  40875a:	f8ca 3008 	str.w	r3, [sl, #8]
  40875e:	f8ca 3004 	str.w	r3, [sl, #4]
  408762:	b003      	add	sp, #12
  408764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408768:	4620      	mov	r0, r4
  40876a:	f8ca 4004 	str.w	r4, [sl, #4]
  40876e:	b003      	add	sp, #12
  408770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408774 <__swbuf_r>:
  408774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408776:	460d      	mov	r5, r1
  408778:	4614      	mov	r4, r2
  40877a:	4607      	mov	r7, r0
  40877c:	b110      	cbz	r0, 408784 <__swbuf_r+0x10>
  40877e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408780:	2b00      	cmp	r3, #0
  408782:	d048      	beq.n	408816 <__swbuf_r+0xa2>
  408784:	89a2      	ldrh	r2, [r4, #12]
  408786:	69a0      	ldr	r0, [r4, #24]
  408788:	b293      	uxth	r3, r2
  40878a:	60a0      	str	r0, [r4, #8]
  40878c:	0718      	lsls	r0, r3, #28
  40878e:	d538      	bpl.n	408802 <__swbuf_r+0x8e>
  408790:	6926      	ldr	r6, [r4, #16]
  408792:	2e00      	cmp	r6, #0
  408794:	d035      	beq.n	408802 <__swbuf_r+0x8e>
  408796:	0499      	lsls	r1, r3, #18
  408798:	b2ed      	uxtb	r5, r5
  40879a:	d515      	bpl.n	4087c8 <__swbuf_r+0x54>
  40879c:	6823      	ldr	r3, [r4, #0]
  40879e:	6962      	ldr	r2, [r4, #20]
  4087a0:	1b9e      	subs	r6, r3, r6
  4087a2:	4296      	cmp	r6, r2
  4087a4:	da1c      	bge.n	4087e0 <__swbuf_r+0x6c>
  4087a6:	3601      	adds	r6, #1
  4087a8:	68a2      	ldr	r2, [r4, #8]
  4087aa:	1c59      	adds	r1, r3, #1
  4087ac:	3a01      	subs	r2, #1
  4087ae:	60a2      	str	r2, [r4, #8]
  4087b0:	6021      	str	r1, [r4, #0]
  4087b2:	701d      	strb	r5, [r3, #0]
  4087b4:	6963      	ldr	r3, [r4, #20]
  4087b6:	42b3      	cmp	r3, r6
  4087b8:	d01a      	beq.n	4087f0 <__swbuf_r+0x7c>
  4087ba:	89a3      	ldrh	r3, [r4, #12]
  4087bc:	07db      	lsls	r3, r3, #31
  4087be:	d501      	bpl.n	4087c4 <__swbuf_r+0x50>
  4087c0:	2d0a      	cmp	r5, #10
  4087c2:	d015      	beq.n	4087f0 <__swbuf_r+0x7c>
  4087c4:	4628      	mov	r0, r5
  4087c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4087c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4087ca:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4087ce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4087d2:	6663      	str	r3, [r4, #100]	; 0x64
  4087d4:	6823      	ldr	r3, [r4, #0]
  4087d6:	81a2      	strh	r2, [r4, #12]
  4087d8:	6962      	ldr	r2, [r4, #20]
  4087da:	1b9e      	subs	r6, r3, r6
  4087dc:	4296      	cmp	r6, r2
  4087de:	dbe2      	blt.n	4087a6 <__swbuf_r+0x32>
  4087e0:	4638      	mov	r0, r7
  4087e2:	4621      	mov	r1, r4
  4087e4:	f7fe f988 	bl	406af8 <_fflush_r>
  4087e8:	b940      	cbnz	r0, 4087fc <__swbuf_r+0x88>
  4087ea:	6823      	ldr	r3, [r4, #0]
  4087ec:	2601      	movs	r6, #1
  4087ee:	e7db      	b.n	4087a8 <__swbuf_r+0x34>
  4087f0:	4638      	mov	r0, r7
  4087f2:	4621      	mov	r1, r4
  4087f4:	f7fe f980 	bl	406af8 <_fflush_r>
  4087f8:	2800      	cmp	r0, #0
  4087fa:	d0e3      	beq.n	4087c4 <__swbuf_r+0x50>
  4087fc:	f04f 30ff 	mov.w	r0, #4294967295
  408800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408802:	4638      	mov	r0, r7
  408804:	4621      	mov	r1, r4
  408806:	f7fd f8ab 	bl	405960 <__swsetup_r>
  40880a:	2800      	cmp	r0, #0
  40880c:	d1f6      	bne.n	4087fc <__swbuf_r+0x88>
  40880e:	89a2      	ldrh	r2, [r4, #12]
  408810:	6926      	ldr	r6, [r4, #16]
  408812:	b293      	uxth	r3, r2
  408814:	e7bf      	b.n	408796 <__swbuf_r+0x22>
  408816:	f7fe f98b 	bl	406b30 <__sinit>
  40881a:	e7b3      	b.n	408784 <__swbuf_r+0x10>

0040881c <_wcrtomb_r>:
  40881c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408820:	461e      	mov	r6, r3
  408822:	b086      	sub	sp, #24
  408824:	460c      	mov	r4, r1
  408826:	4605      	mov	r5, r0
  408828:	4617      	mov	r7, r2
  40882a:	4b0f      	ldr	r3, [pc, #60]	; (408868 <_wcrtomb_r+0x4c>)
  40882c:	b191      	cbz	r1, 408854 <_wcrtomb_r+0x38>
  40882e:	f8d3 8000 	ldr.w	r8, [r3]
  408832:	f7fe fd3d 	bl	4072b0 <__locale_charset>
  408836:	9600      	str	r6, [sp, #0]
  408838:	4603      	mov	r3, r0
  40883a:	4621      	mov	r1, r4
  40883c:	463a      	mov	r2, r7
  40883e:	4628      	mov	r0, r5
  408840:	47c0      	blx	r8
  408842:	1c43      	adds	r3, r0, #1
  408844:	d103      	bne.n	40884e <_wcrtomb_r+0x32>
  408846:	2200      	movs	r2, #0
  408848:	238a      	movs	r3, #138	; 0x8a
  40884a:	6032      	str	r2, [r6, #0]
  40884c:	602b      	str	r3, [r5, #0]
  40884e:	b006      	add	sp, #24
  408850:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408854:	681f      	ldr	r7, [r3, #0]
  408856:	f7fe fd2b 	bl	4072b0 <__locale_charset>
  40885a:	9600      	str	r6, [sp, #0]
  40885c:	4603      	mov	r3, r0
  40885e:	4622      	mov	r2, r4
  408860:	4628      	mov	r0, r5
  408862:	a903      	add	r1, sp, #12
  408864:	47b8      	blx	r7
  408866:	e7ec      	b.n	408842 <_wcrtomb_r+0x26>
  408868:	20000988 	.word	0x20000988

0040886c <__ascii_wctomb>:
  40886c:	b121      	cbz	r1, 408878 <__ascii_wctomb+0xc>
  40886e:	2aff      	cmp	r2, #255	; 0xff
  408870:	d804      	bhi.n	40887c <__ascii_wctomb+0x10>
  408872:	700a      	strb	r2, [r1, #0]
  408874:	2001      	movs	r0, #1
  408876:	4770      	bx	lr
  408878:	4608      	mov	r0, r1
  40887a:	4770      	bx	lr
  40887c:	238a      	movs	r3, #138	; 0x8a
  40887e:	6003      	str	r3, [r0, #0]
  408880:	f04f 30ff 	mov.w	r0, #4294967295
  408884:	4770      	bx	lr
  408886:	bf00      	nop

00408888 <_write_r>:
  408888:	b570      	push	{r4, r5, r6, lr}
  40888a:	4c08      	ldr	r4, [pc, #32]	; (4088ac <_write_r+0x24>)
  40888c:	4606      	mov	r6, r0
  40888e:	2500      	movs	r5, #0
  408890:	4608      	mov	r0, r1
  408892:	4611      	mov	r1, r2
  408894:	461a      	mov	r2, r3
  408896:	6025      	str	r5, [r4, #0]
  408898:	f7f8 fafa 	bl	400e90 <_write>
  40889c:	1c43      	adds	r3, r0, #1
  40889e:	d000      	beq.n	4088a2 <_write_r+0x1a>
  4088a0:	bd70      	pop	{r4, r5, r6, pc}
  4088a2:	6823      	ldr	r3, [r4, #0]
  4088a4:	2b00      	cmp	r3, #0
  4088a6:	d0fb      	beq.n	4088a0 <_write_r+0x18>
  4088a8:	6033      	str	r3, [r6, #0]
  4088aa:	bd70      	pop	{r4, r5, r6, pc}
  4088ac:	20000c88 	.word	0x20000c88

004088b0 <__register_exitproc>:
  4088b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4088b2:	4c27      	ldr	r4, [pc, #156]	; (408950 <__register_exitproc+0xa0>)
  4088b4:	b085      	sub	sp, #20
  4088b6:	6826      	ldr	r6, [r4, #0]
  4088b8:	4607      	mov	r7, r0
  4088ba:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  4088be:	2c00      	cmp	r4, #0
  4088c0:	d040      	beq.n	408944 <__register_exitproc+0x94>
  4088c2:	6865      	ldr	r5, [r4, #4]
  4088c4:	2d1f      	cmp	r5, #31
  4088c6:	dd1e      	ble.n	408906 <__register_exitproc+0x56>
  4088c8:	4822      	ldr	r0, [pc, #136]	; (408954 <__register_exitproc+0xa4>)
  4088ca:	b918      	cbnz	r0, 4088d4 <__register_exitproc+0x24>
  4088cc:	f04f 30ff 	mov.w	r0, #4294967295
  4088d0:	b005      	add	sp, #20
  4088d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4088d4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4088d8:	9103      	str	r1, [sp, #12]
  4088da:	9202      	str	r2, [sp, #8]
  4088dc:	9301      	str	r3, [sp, #4]
  4088de:	f7fe fd65 	bl	4073ac <malloc>
  4088e2:	9903      	ldr	r1, [sp, #12]
  4088e4:	4604      	mov	r4, r0
  4088e6:	9a02      	ldr	r2, [sp, #8]
  4088e8:	9b01      	ldr	r3, [sp, #4]
  4088ea:	2800      	cmp	r0, #0
  4088ec:	d0ee      	beq.n	4088cc <__register_exitproc+0x1c>
  4088ee:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  4088f2:	2000      	movs	r0, #0
  4088f4:	6025      	str	r5, [r4, #0]
  4088f6:	6060      	str	r0, [r4, #4]
  4088f8:	4605      	mov	r5, r0
  4088fa:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  4088fe:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  408902:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  408906:	b93f      	cbnz	r7, 408918 <__register_exitproc+0x68>
  408908:	1c6b      	adds	r3, r5, #1
  40890a:	2000      	movs	r0, #0
  40890c:	3502      	adds	r5, #2
  40890e:	6063      	str	r3, [r4, #4]
  408910:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  408914:	b005      	add	sp, #20
  408916:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408918:	2601      	movs	r6, #1
  40891a:	40ae      	lsls	r6, r5
  40891c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  408920:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  408924:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  408928:	2f02      	cmp	r7, #2
  40892a:	ea42 0206 	orr.w	r2, r2, r6
  40892e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  408932:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  408936:	d1e7      	bne.n	408908 <__register_exitproc+0x58>
  408938:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40893c:	431e      	orrs	r6, r3
  40893e:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  408942:	e7e1      	b.n	408908 <__register_exitproc+0x58>
  408944:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  408948:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40894c:	e7b9      	b.n	4088c2 <__register_exitproc+0x12>
  40894e:	bf00      	nop
  408950:	00409a54 	.word	0x00409a54
  408954:	004073ad 	.word	0x004073ad

00408958 <_calloc_r>:
  408958:	b510      	push	{r4, lr}
  40895a:	fb02 f101 	mul.w	r1, r2, r1
  40895e:	f7fe fd2d 	bl	4073bc <_malloc_r>
  408962:	4604      	mov	r4, r0
  408964:	b168      	cbz	r0, 408982 <_calloc_r+0x2a>
  408966:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40896a:	f022 0203 	bic.w	r2, r2, #3
  40896e:	3a04      	subs	r2, #4
  408970:	2a24      	cmp	r2, #36	; 0x24
  408972:	d818      	bhi.n	4089a6 <_calloc_r+0x4e>
  408974:	2a13      	cmp	r2, #19
  408976:	d806      	bhi.n	408986 <_calloc_r+0x2e>
  408978:	4603      	mov	r3, r0
  40897a:	2200      	movs	r2, #0
  40897c:	601a      	str	r2, [r3, #0]
  40897e:	605a      	str	r2, [r3, #4]
  408980:	609a      	str	r2, [r3, #8]
  408982:	4620      	mov	r0, r4
  408984:	bd10      	pop	{r4, pc}
  408986:	2300      	movs	r3, #0
  408988:	2a1b      	cmp	r2, #27
  40898a:	6003      	str	r3, [r0, #0]
  40898c:	6043      	str	r3, [r0, #4]
  40898e:	d90f      	bls.n	4089b0 <_calloc_r+0x58>
  408990:	2a24      	cmp	r2, #36	; 0x24
  408992:	6083      	str	r3, [r0, #8]
  408994:	60c3      	str	r3, [r0, #12]
  408996:	bf05      	ittet	eq
  408998:	6103      	streq	r3, [r0, #16]
  40899a:	6143      	streq	r3, [r0, #20]
  40899c:	f100 0310 	addne.w	r3, r0, #16
  4089a0:	f100 0318 	addeq.w	r3, r0, #24
  4089a4:	e7e9      	b.n	40897a <_calloc_r+0x22>
  4089a6:	2100      	movs	r1, #0
  4089a8:	f7fa fdc0 	bl	40352c <memset>
  4089ac:	4620      	mov	r0, r4
  4089ae:	bd10      	pop	{r4, pc}
  4089b0:	f100 0308 	add.w	r3, r0, #8
  4089b4:	e7e1      	b.n	40897a <_calloc_r+0x22>
  4089b6:	bf00      	nop

004089b8 <_close_r>:
  4089b8:	b538      	push	{r3, r4, r5, lr}
  4089ba:	4c07      	ldr	r4, [pc, #28]	; (4089d8 <_close_r+0x20>)
  4089bc:	2300      	movs	r3, #0
  4089be:	4605      	mov	r5, r0
  4089c0:	4608      	mov	r0, r1
  4089c2:	6023      	str	r3, [r4, #0]
  4089c4:	f7f9 f9e8 	bl	401d98 <_close>
  4089c8:	1c43      	adds	r3, r0, #1
  4089ca:	d000      	beq.n	4089ce <_close_r+0x16>
  4089cc:	bd38      	pop	{r3, r4, r5, pc}
  4089ce:	6823      	ldr	r3, [r4, #0]
  4089d0:	2b00      	cmp	r3, #0
  4089d2:	d0fb      	beq.n	4089cc <_close_r+0x14>
  4089d4:	602b      	str	r3, [r5, #0]
  4089d6:	bd38      	pop	{r3, r4, r5, pc}
  4089d8:	20000c88 	.word	0x20000c88

004089dc <_fclose_r>:
  4089dc:	b570      	push	{r4, r5, r6, lr}
  4089de:	460c      	mov	r4, r1
  4089e0:	4605      	mov	r5, r0
  4089e2:	b131      	cbz	r1, 4089f2 <_fclose_r+0x16>
  4089e4:	b110      	cbz	r0, 4089ec <_fclose_r+0x10>
  4089e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4089e8:	2b00      	cmp	r3, #0
  4089ea:	d02f      	beq.n	408a4c <_fclose_r+0x70>
  4089ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4089f0:	b90b      	cbnz	r3, 4089f6 <_fclose_r+0x1a>
  4089f2:	2000      	movs	r0, #0
  4089f4:	bd70      	pop	{r4, r5, r6, pc}
  4089f6:	4628      	mov	r0, r5
  4089f8:	4621      	mov	r1, r4
  4089fa:	f7fe f87d 	bl	406af8 <_fflush_r>
  4089fe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  408a00:	4606      	mov	r6, r0
  408a02:	b133      	cbz	r3, 408a12 <_fclose_r+0x36>
  408a04:	4628      	mov	r0, r5
  408a06:	69e1      	ldr	r1, [r4, #28]
  408a08:	4798      	blx	r3
  408a0a:	2800      	cmp	r0, #0
  408a0c:	bfb8      	it	lt
  408a0e:	f04f 36ff 	movlt.w	r6, #4294967295
  408a12:	89a3      	ldrh	r3, [r4, #12]
  408a14:	061b      	lsls	r3, r3, #24
  408a16:	d41c      	bmi.n	408a52 <_fclose_r+0x76>
  408a18:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408a1a:	b141      	cbz	r1, 408a2e <_fclose_r+0x52>
  408a1c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408a20:	4299      	cmp	r1, r3
  408a22:	d002      	beq.n	408a2a <_fclose_r+0x4e>
  408a24:	4628      	mov	r0, r5
  408a26:	f7fe f9c7 	bl	406db8 <_free_r>
  408a2a:	2300      	movs	r3, #0
  408a2c:	6323      	str	r3, [r4, #48]	; 0x30
  408a2e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  408a30:	b121      	cbz	r1, 408a3c <_fclose_r+0x60>
  408a32:	4628      	mov	r0, r5
  408a34:	f7fe f9c0 	bl	406db8 <_free_r>
  408a38:	2300      	movs	r3, #0
  408a3a:	6463      	str	r3, [r4, #68]	; 0x44
  408a3c:	f7fe f8f2 	bl	406c24 <__sfp_lock_acquire>
  408a40:	2300      	movs	r3, #0
  408a42:	81a3      	strh	r3, [r4, #12]
  408a44:	f7fe f8f0 	bl	406c28 <__sfp_lock_release>
  408a48:	4630      	mov	r0, r6
  408a4a:	bd70      	pop	{r4, r5, r6, pc}
  408a4c:	f7fe f870 	bl	406b30 <__sinit>
  408a50:	e7cc      	b.n	4089ec <_fclose_r+0x10>
  408a52:	4628      	mov	r0, r5
  408a54:	6921      	ldr	r1, [r4, #16]
  408a56:	f7fe f9af 	bl	406db8 <_free_r>
  408a5a:	e7dd      	b.n	408a18 <_fclose_r+0x3c>

00408a5c <fclose>:
  408a5c:	4b02      	ldr	r3, [pc, #8]	; (408a68 <fclose+0xc>)
  408a5e:	4601      	mov	r1, r0
  408a60:	6818      	ldr	r0, [r3, #0]
  408a62:	f7ff bfbb 	b.w	4089dc <_fclose_r>
  408a66:	bf00      	nop
  408a68:	20000518 	.word	0x20000518

00408a6c <_fstat_r>:
  408a6c:	b538      	push	{r3, r4, r5, lr}
  408a6e:	4c08      	ldr	r4, [pc, #32]	; (408a90 <_fstat_r+0x24>)
  408a70:	2300      	movs	r3, #0
  408a72:	4605      	mov	r5, r0
  408a74:	4608      	mov	r0, r1
  408a76:	4611      	mov	r1, r2
  408a78:	6023      	str	r3, [r4, #0]
  408a7a:	f7f9 f991 	bl	401da0 <_fstat>
  408a7e:	1c43      	adds	r3, r0, #1
  408a80:	d000      	beq.n	408a84 <_fstat_r+0x18>
  408a82:	bd38      	pop	{r3, r4, r5, pc}
  408a84:	6823      	ldr	r3, [r4, #0]
  408a86:	2b00      	cmp	r3, #0
  408a88:	d0fb      	beq.n	408a82 <_fstat_r+0x16>
  408a8a:	602b      	str	r3, [r5, #0]
  408a8c:	bd38      	pop	{r3, r4, r5, pc}
  408a8e:	bf00      	nop
  408a90:	20000c88 	.word	0x20000c88

00408a94 <_isatty_r>:
  408a94:	b538      	push	{r3, r4, r5, lr}
  408a96:	4c07      	ldr	r4, [pc, #28]	; (408ab4 <_isatty_r+0x20>)
  408a98:	2300      	movs	r3, #0
  408a9a:	4605      	mov	r5, r0
  408a9c:	4608      	mov	r0, r1
  408a9e:	6023      	str	r3, [r4, #0]
  408aa0:	f7f9 f984 	bl	401dac <_isatty>
  408aa4:	1c43      	adds	r3, r0, #1
  408aa6:	d000      	beq.n	408aaa <_isatty_r+0x16>
  408aa8:	bd38      	pop	{r3, r4, r5, pc}
  408aaa:	6823      	ldr	r3, [r4, #0]
  408aac:	2b00      	cmp	r3, #0
  408aae:	d0fb      	beq.n	408aa8 <_isatty_r+0x14>
  408ab0:	602b      	str	r3, [r5, #0]
  408ab2:	bd38      	pop	{r3, r4, r5, pc}
  408ab4:	20000c88 	.word	0x20000c88

00408ab8 <_lseek_r>:
  408ab8:	b570      	push	{r4, r5, r6, lr}
  408aba:	4c08      	ldr	r4, [pc, #32]	; (408adc <_lseek_r+0x24>)
  408abc:	4606      	mov	r6, r0
  408abe:	2500      	movs	r5, #0
  408ac0:	4608      	mov	r0, r1
  408ac2:	4611      	mov	r1, r2
  408ac4:	461a      	mov	r2, r3
  408ac6:	6025      	str	r5, [r4, #0]
  408ac8:	f7f9 f972 	bl	401db0 <_lseek>
  408acc:	1c43      	adds	r3, r0, #1
  408ace:	d000      	beq.n	408ad2 <_lseek_r+0x1a>
  408ad0:	bd70      	pop	{r4, r5, r6, pc}
  408ad2:	6823      	ldr	r3, [r4, #0]
  408ad4:	2b00      	cmp	r3, #0
  408ad6:	d0fb      	beq.n	408ad0 <_lseek_r+0x18>
  408ad8:	6033      	str	r3, [r6, #0]
  408ada:	bd70      	pop	{r4, r5, r6, pc}
  408adc:	20000c88 	.word	0x20000c88

00408ae0 <_read_r>:
  408ae0:	b570      	push	{r4, r5, r6, lr}
  408ae2:	4c08      	ldr	r4, [pc, #32]	; (408b04 <_read_r+0x24>)
  408ae4:	4606      	mov	r6, r0
  408ae6:	2500      	movs	r5, #0
  408ae8:	4608      	mov	r0, r1
  408aea:	4611      	mov	r1, r2
  408aec:	461a      	mov	r2, r3
  408aee:	6025      	str	r5, [r4, #0]
  408af0:	f7f7 fb92 	bl	400218 <_read>
  408af4:	1c43      	adds	r3, r0, #1
  408af6:	d000      	beq.n	408afa <_read_r+0x1a>
  408af8:	bd70      	pop	{r4, r5, r6, pc}
  408afa:	6823      	ldr	r3, [r4, #0]
  408afc:	2b00      	cmp	r3, #0
  408afe:	d0fb      	beq.n	408af8 <_read_r+0x18>
  408b00:	6033      	str	r3, [r6, #0]
  408b02:	bd70      	pop	{r4, r5, r6, pc}
  408b04:	20000c88 	.word	0x20000c88

00408b08 <__gedf2>:
  408b08:	f04f 3cff 	mov.w	ip, #4294967295
  408b0c:	e006      	b.n	408b1c <__cmpdf2+0x4>
  408b0e:	bf00      	nop

00408b10 <__ledf2>:
  408b10:	f04f 0c01 	mov.w	ip, #1
  408b14:	e002      	b.n	408b1c <__cmpdf2+0x4>
  408b16:	bf00      	nop

00408b18 <__cmpdf2>:
  408b18:	f04f 0c01 	mov.w	ip, #1
  408b1c:	f84d cd04 	str.w	ip, [sp, #-4]!
  408b20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408b24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408b28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408b2c:	bf18      	it	ne
  408b2e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408b32:	d01b      	beq.n	408b6c <__cmpdf2+0x54>
  408b34:	b001      	add	sp, #4
  408b36:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  408b3a:	bf0c      	ite	eq
  408b3c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408b40:	ea91 0f03 	teqne	r1, r3
  408b44:	bf02      	ittt	eq
  408b46:	ea90 0f02 	teqeq	r0, r2
  408b4a:	2000      	moveq	r0, #0
  408b4c:	4770      	bxeq	lr
  408b4e:	f110 0f00 	cmn.w	r0, #0
  408b52:	ea91 0f03 	teq	r1, r3
  408b56:	bf58      	it	pl
  408b58:	4299      	cmppl	r1, r3
  408b5a:	bf08      	it	eq
  408b5c:	4290      	cmpeq	r0, r2
  408b5e:	bf2c      	ite	cs
  408b60:	17d8      	asrcs	r0, r3, #31
  408b62:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408b66:	f040 0001 	orr.w	r0, r0, #1
  408b6a:	4770      	bx	lr
  408b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408b74:	d102      	bne.n	408b7c <__cmpdf2+0x64>
  408b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408b7a:	d107      	bne.n	408b8c <__cmpdf2+0x74>
  408b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408b84:	d1d6      	bne.n	408b34 <__cmpdf2+0x1c>
  408b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408b8a:	d0d3      	beq.n	408b34 <__cmpdf2+0x1c>
  408b8c:	f85d 0b04 	ldr.w	r0, [sp], #4
  408b90:	4770      	bx	lr
  408b92:	bf00      	nop

00408b94 <__aeabi_cdrcmple>:
  408b94:	4684      	mov	ip, r0
  408b96:	4610      	mov	r0, r2
  408b98:	4662      	mov	r2, ip
  408b9a:	468c      	mov	ip, r1
  408b9c:	4619      	mov	r1, r3
  408b9e:	4663      	mov	r3, ip
  408ba0:	e000      	b.n	408ba4 <__aeabi_cdcmpeq>
  408ba2:	bf00      	nop

00408ba4 <__aeabi_cdcmpeq>:
  408ba4:	b501      	push	{r0, lr}
  408ba6:	f7ff ffb7 	bl	408b18 <__cmpdf2>
  408baa:	2800      	cmp	r0, #0
  408bac:	bf48      	it	mi
  408bae:	f110 0f00 	cmnmi.w	r0, #0
  408bb2:	bd01      	pop	{r0, pc}

00408bb4 <__aeabi_dcmpeq>:
  408bb4:	f84d ed08 	str.w	lr, [sp, #-8]!
  408bb8:	f7ff fff4 	bl	408ba4 <__aeabi_cdcmpeq>
  408bbc:	bf0c      	ite	eq
  408bbe:	2001      	moveq	r0, #1
  408bc0:	2000      	movne	r0, #0
  408bc2:	f85d fb08 	ldr.w	pc, [sp], #8
  408bc6:	bf00      	nop

00408bc8 <__aeabi_dcmplt>:
  408bc8:	f84d ed08 	str.w	lr, [sp, #-8]!
  408bcc:	f7ff ffea 	bl	408ba4 <__aeabi_cdcmpeq>
  408bd0:	bf34      	ite	cc
  408bd2:	2001      	movcc	r0, #1
  408bd4:	2000      	movcs	r0, #0
  408bd6:	f85d fb08 	ldr.w	pc, [sp], #8
  408bda:	bf00      	nop

00408bdc <__aeabi_dcmple>:
  408bdc:	f84d ed08 	str.w	lr, [sp, #-8]!
  408be0:	f7ff ffe0 	bl	408ba4 <__aeabi_cdcmpeq>
  408be4:	bf94      	ite	ls
  408be6:	2001      	movls	r0, #1
  408be8:	2000      	movhi	r0, #0
  408bea:	f85d fb08 	ldr.w	pc, [sp], #8
  408bee:	bf00      	nop

00408bf0 <__aeabi_dcmpge>:
  408bf0:	f84d ed08 	str.w	lr, [sp, #-8]!
  408bf4:	f7ff ffce 	bl	408b94 <__aeabi_cdrcmple>
  408bf8:	bf94      	ite	ls
  408bfa:	2001      	movls	r0, #1
  408bfc:	2000      	movhi	r0, #0
  408bfe:	f85d fb08 	ldr.w	pc, [sp], #8
  408c02:	bf00      	nop

00408c04 <__aeabi_dcmpgt>:
  408c04:	f84d ed08 	str.w	lr, [sp, #-8]!
  408c08:	f7ff ffc4 	bl	408b94 <__aeabi_cdrcmple>
  408c0c:	bf34      	ite	cc
  408c0e:	2001      	movcc	r0, #1
  408c10:	2000      	movcs	r0, #0
  408c12:	f85d fb08 	ldr.w	pc, [sp], #8
  408c16:	bf00      	nop

00408c18 <__aeabi_d2iz>:
  408c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408c1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  408c20:	d215      	bcs.n	408c4e <__aeabi_d2iz+0x36>
  408c22:	d511      	bpl.n	408c48 <__aeabi_d2iz+0x30>
  408c24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408c2c:	d912      	bls.n	408c54 <__aeabi_d2iz+0x3c>
  408c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  408c32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408c3a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  408c3e:	fa23 f002 	lsr.w	r0, r3, r2
  408c42:	bf18      	it	ne
  408c44:	4240      	negne	r0, r0
  408c46:	4770      	bx	lr
  408c48:	f04f 0000 	mov.w	r0, #0
  408c4c:	4770      	bx	lr
  408c4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  408c52:	d105      	bne.n	408c60 <__aeabi_d2iz+0x48>
  408c54:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408c58:	bf08      	it	eq
  408c5a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  408c5e:	4770      	bx	lr
  408c60:	f04f 0000 	mov.w	r0, #0
  408c64:	4770      	bx	lr
  408c66:	bf00      	nop

00408c68 <__aeabi_uldivmod>:
  408c68:	b94b      	cbnz	r3, 408c7e <__aeabi_uldivmod+0x16>
  408c6a:	b942      	cbnz	r2, 408c7e <__aeabi_uldivmod+0x16>
  408c6c:	2900      	cmp	r1, #0
  408c6e:	bf08      	it	eq
  408c70:	2800      	cmpeq	r0, #0
  408c72:	d002      	beq.n	408c7a <__aeabi_uldivmod+0x12>
  408c74:	f04f 31ff 	mov.w	r1, #4294967295
  408c78:	4608      	mov	r0, r1
  408c7a:	f000 b83b 	b.w	408cf4 <__aeabi_idiv0>
  408c7e:	b082      	sub	sp, #8
  408c80:	46ec      	mov	ip, sp
  408c82:	e92d 5000 	stmdb	sp!, {ip, lr}
  408c86:	f000 f81d 	bl	408cc4 <__gnu_uldivmod_helper>
  408c8a:	f8dd e004 	ldr.w	lr, [sp, #4]
  408c8e:	b002      	add	sp, #8
  408c90:	bc0c      	pop	{r2, r3}
  408c92:	4770      	bx	lr

00408c94 <__gnu_ldivmod_helper>:
  408c94:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  408c98:	9e08      	ldr	r6, [sp, #32]
  408c9a:	4614      	mov	r4, r2
  408c9c:	461d      	mov	r5, r3
  408c9e:	4680      	mov	r8, r0
  408ca0:	4689      	mov	r9, r1
  408ca2:	f000 f829 	bl	408cf8 <__divdi3>
  408ca6:	fb04 f301 	mul.w	r3, r4, r1
  408caa:	fba4 ab00 	umull	sl, fp, r4, r0
  408cae:	fb00 3205 	mla	r2, r0, r5, r3
  408cb2:	4493      	add	fp, r2
  408cb4:	ebb8 080a 	subs.w	r8, r8, sl
  408cb8:	eb69 090b 	sbc.w	r9, r9, fp
  408cbc:	e9c6 8900 	strd	r8, r9, [r6]
  408cc0:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00408cc4 <__gnu_uldivmod_helper>:
  408cc4:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  408cc8:	9e08      	ldr	r6, [sp, #32]
  408cca:	4614      	mov	r4, r2
  408ccc:	461d      	mov	r5, r3
  408cce:	4680      	mov	r8, r0
  408cd0:	4689      	mov	r9, r1
  408cd2:	f000 f961 	bl	408f98 <__udivdi3>
  408cd6:	fb00 f505 	mul.w	r5, r0, r5
  408cda:	fba0 ab04 	umull	sl, fp, r0, r4
  408cde:	fb04 5401 	mla	r4, r4, r1, r5
  408ce2:	44a3      	add	fp, r4
  408ce4:	ebb8 080a 	subs.w	r8, r8, sl
  408ce8:	eb69 090b 	sbc.w	r9, r9, fp
  408cec:	e9c6 8900 	strd	r8, r9, [r6]
  408cf0:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00408cf4 <__aeabi_idiv0>:
  408cf4:	4770      	bx	lr
  408cf6:	bf00      	nop

00408cf8 <__divdi3>:
  408cf8:	2900      	cmp	r1, #0
  408cfa:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408cfe:	f2c0 80a1 	blt.w	408e44 <__divdi3+0x14c>
  408d02:	2400      	movs	r4, #0
  408d04:	2b00      	cmp	r3, #0
  408d06:	f2c0 8098 	blt.w	408e3a <__divdi3+0x142>
  408d0a:	4615      	mov	r5, r2
  408d0c:	4606      	mov	r6, r0
  408d0e:	460f      	mov	r7, r1
  408d10:	2b00      	cmp	r3, #0
  408d12:	d13f      	bne.n	408d94 <__divdi3+0x9c>
  408d14:	428a      	cmp	r2, r1
  408d16:	d958      	bls.n	408dca <__divdi3+0xd2>
  408d18:	fab2 f382 	clz	r3, r2
  408d1c:	b14b      	cbz	r3, 408d32 <__divdi3+0x3a>
  408d1e:	f1c3 0220 	rsb	r2, r3, #32
  408d22:	fa01 f703 	lsl.w	r7, r1, r3
  408d26:	fa20 f202 	lsr.w	r2, r0, r2
  408d2a:	409d      	lsls	r5, r3
  408d2c:	fa00 f603 	lsl.w	r6, r0, r3
  408d30:	4317      	orrs	r7, r2
  408d32:	0c29      	lsrs	r1, r5, #16
  408d34:	fbb7 f2f1 	udiv	r2, r7, r1
  408d38:	fb01 7712 	mls	r7, r1, r2, r7
  408d3c:	b2a8      	uxth	r0, r5
  408d3e:	fb00 f302 	mul.w	r3, r0, r2
  408d42:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  408d46:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  408d4a:	42bb      	cmp	r3, r7
  408d4c:	d909      	bls.n	408d62 <__divdi3+0x6a>
  408d4e:	197f      	adds	r7, r7, r5
  408d50:	f102 3cff 	add.w	ip, r2, #4294967295
  408d54:	f080 8105 	bcs.w	408f62 <__divdi3+0x26a>
  408d58:	42bb      	cmp	r3, r7
  408d5a:	f240 8102 	bls.w	408f62 <__divdi3+0x26a>
  408d5e:	3a02      	subs	r2, #2
  408d60:	442f      	add	r7, r5
  408d62:	1aff      	subs	r7, r7, r3
  408d64:	fbb7 f3f1 	udiv	r3, r7, r1
  408d68:	fb01 7113 	mls	r1, r1, r3, r7
  408d6c:	fb00 f003 	mul.w	r0, r0, r3
  408d70:	b2b6      	uxth	r6, r6
  408d72:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  408d76:	4288      	cmp	r0, r1
  408d78:	d908      	bls.n	408d8c <__divdi3+0x94>
  408d7a:	1949      	adds	r1, r1, r5
  408d7c:	f103 37ff 	add.w	r7, r3, #4294967295
  408d80:	f080 80f1 	bcs.w	408f66 <__divdi3+0x26e>
  408d84:	4288      	cmp	r0, r1
  408d86:	f240 80ee 	bls.w	408f66 <__divdi3+0x26e>
  408d8a:	3b02      	subs	r3, #2
  408d8c:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  408d90:	2300      	movs	r3, #0
  408d92:	e003      	b.n	408d9c <__divdi3+0xa4>
  408d94:	428b      	cmp	r3, r1
  408d96:	d90a      	bls.n	408dae <__divdi3+0xb6>
  408d98:	2300      	movs	r3, #0
  408d9a:	461a      	mov	r2, r3
  408d9c:	4610      	mov	r0, r2
  408d9e:	4619      	mov	r1, r3
  408da0:	b114      	cbz	r4, 408da8 <__divdi3+0xb0>
  408da2:	4240      	negs	r0, r0
  408da4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408da8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408dac:	4770      	bx	lr
  408dae:	fab3 f883 	clz	r8, r3
  408db2:	f1b8 0f00 	cmp.w	r8, #0
  408db6:	f040 8088 	bne.w	408eca <__divdi3+0x1d2>
  408dba:	428b      	cmp	r3, r1
  408dbc:	d302      	bcc.n	408dc4 <__divdi3+0xcc>
  408dbe:	4282      	cmp	r2, r0
  408dc0:	f200 80e2 	bhi.w	408f88 <__divdi3+0x290>
  408dc4:	2300      	movs	r3, #0
  408dc6:	2201      	movs	r2, #1
  408dc8:	e7e8      	b.n	408d9c <__divdi3+0xa4>
  408dca:	b912      	cbnz	r2, 408dd2 <__divdi3+0xda>
  408dcc:	2301      	movs	r3, #1
  408dce:	fbb3 f5f2 	udiv	r5, r3, r2
  408dd2:	fab5 f285 	clz	r2, r5
  408dd6:	2a00      	cmp	r2, #0
  408dd8:	d13a      	bne.n	408e50 <__divdi3+0x158>
  408dda:	1b7f      	subs	r7, r7, r5
  408ddc:	0c28      	lsrs	r0, r5, #16
  408dde:	fa1f fc85 	uxth.w	ip, r5
  408de2:	2301      	movs	r3, #1
  408de4:	fbb7 f1f0 	udiv	r1, r7, r0
  408de8:	fb00 7711 	mls	r7, r0, r1, r7
  408dec:	fb0c f201 	mul.w	r2, ip, r1
  408df0:	ea4f 4816 	mov.w	r8, r6, lsr #16
  408df4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  408df8:	42ba      	cmp	r2, r7
  408dfa:	d907      	bls.n	408e0c <__divdi3+0x114>
  408dfc:	197f      	adds	r7, r7, r5
  408dfe:	f101 38ff 	add.w	r8, r1, #4294967295
  408e02:	d202      	bcs.n	408e0a <__divdi3+0x112>
  408e04:	42ba      	cmp	r2, r7
  408e06:	f200 80c4 	bhi.w	408f92 <__divdi3+0x29a>
  408e0a:	4641      	mov	r1, r8
  408e0c:	1abf      	subs	r7, r7, r2
  408e0e:	fbb7 f2f0 	udiv	r2, r7, r0
  408e12:	fb00 7012 	mls	r0, r0, r2, r7
  408e16:	fb0c fc02 	mul.w	ip, ip, r2
  408e1a:	b2b6      	uxth	r6, r6
  408e1c:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  408e20:	4584      	cmp	ip, r0
  408e22:	d907      	bls.n	408e34 <__divdi3+0x13c>
  408e24:	1940      	adds	r0, r0, r5
  408e26:	f102 37ff 	add.w	r7, r2, #4294967295
  408e2a:	d202      	bcs.n	408e32 <__divdi3+0x13a>
  408e2c:	4584      	cmp	ip, r0
  408e2e:	f200 80ae 	bhi.w	408f8e <__divdi3+0x296>
  408e32:	463a      	mov	r2, r7
  408e34:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  408e38:	e7b0      	b.n	408d9c <__divdi3+0xa4>
  408e3a:	43e4      	mvns	r4, r4
  408e3c:	4252      	negs	r2, r2
  408e3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  408e42:	e762      	b.n	408d0a <__divdi3+0x12>
  408e44:	4240      	negs	r0, r0
  408e46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  408e4a:	f04f 34ff 	mov.w	r4, #4294967295
  408e4e:	e759      	b.n	408d04 <__divdi3+0xc>
  408e50:	4095      	lsls	r5, r2
  408e52:	f1c2 0920 	rsb	r9, r2, #32
  408e56:	fa27 f109 	lsr.w	r1, r7, r9
  408e5a:	fa26 f909 	lsr.w	r9, r6, r9
  408e5e:	4097      	lsls	r7, r2
  408e60:	0c28      	lsrs	r0, r5, #16
  408e62:	fbb1 f8f0 	udiv	r8, r1, r0
  408e66:	fb00 1118 	mls	r1, r0, r8, r1
  408e6a:	fa1f fc85 	uxth.w	ip, r5
  408e6e:	fb0c f308 	mul.w	r3, ip, r8
  408e72:	ea49 0907 	orr.w	r9, r9, r7
  408e76:	ea4f 4719 	mov.w	r7, r9, lsr #16
  408e7a:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  408e7e:	428b      	cmp	r3, r1
  408e80:	fa06 f602 	lsl.w	r6, r6, r2
  408e84:	d908      	bls.n	408e98 <__divdi3+0x1a0>
  408e86:	1949      	adds	r1, r1, r5
  408e88:	f108 32ff 	add.w	r2, r8, #4294967295
  408e8c:	d27a      	bcs.n	408f84 <__divdi3+0x28c>
  408e8e:	428b      	cmp	r3, r1
  408e90:	d978      	bls.n	408f84 <__divdi3+0x28c>
  408e92:	f1a8 0802 	sub.w	r8, r8, #2
  408e96:	4429      	add	r1, r5
  408e98:	1ac9      	subs	r1, r1, r3
  408e9a:	fbb1 f3f0 	udiv	r3, r1, r0
  408e9e:	fb00 1713 	mls	r7, r0, r3, r1
  408ea2:	fb0c f203 	mul.w	r2, ip, r3
  408ea6:	fa1f f989 	uxth.w	r9, r9
  408eaa:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  408eae:	42ba      	cmp	r2, r7
  408eb0:	d907      	bls.n	408ec2 <__divdi3+0x1ca>
  408eb2:	197f      	adds	r7, r7, r5
  408eb4:	f103 31ff 	add.w	r1, r3, #4294967295
  408eb8:	d260      	bcs.n	408f7c <__divdi3+0x284>
  408eba:	42ba      	cmp	r2, r7
  408ebc:	d95e      	bls.n	408f7c <__divdi3+0x284>
  408ebe:	3b02      	subs	r3, #2
  408ec0:	442f      	add	r7, r5
  408ec2:	1abf      	subs	r7, r7, r2
  408ec4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  408ec8:	e78c      	b.n	408de4 <__divdi3+0xec>
  408eca:	f1c8 0220 	rsb	r2, r8, #32
  408ece:	fa25 f102 	lsr.w	r1, r5, r2
  408ed2:	fa03 fc08 	lsl.w	ip, r3, r8
  408ed6:	fa27 f302 	lsr.w	r3, r7, r2
  408eda:	fa20 f202 	lsr.w	r2, r0, r2
  408ede:	fa07 f708 	lsl.w	r7, r7, r8
  408ee2:	ea41 0c0c 	orr.w	ip, r1, ip
  408ee6:	ea4f 491c 	mov.w	r9, ip, lsr #16
  408eea:	fbb3 f1f9 	udiv	r1, r3, r9
  408eee:	fb09 3311 	mls	r3, r9, r1, r3
  408ef2:	fa1f fa8c 	uxth.w	sl, ip
  408ef6:	fb0a fb01 	mul.w	fp, sl, r1
  408efa:	4317      	orrs	r7, r2
  408efc:	0c3a      	lsrs	r2, r7, #16
  408efe:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  408f02:	459b      	cmp	fp, r3
  408f04:	fa05 f008 	lsl.w	r0, r5, r8
  408f08:	d908      	bls.n	408f1c <__divdi3+0x224>
  408f0a:	eb13 030c 	adds.w	r3, r3, ip
  408f0e:	f101 32ff 	add.w	r2, r1, #4294967295
  408f12:	d235      	bcs.n	408f80 <__divdi3+0x288>
  408f14:	459b      	cmp	fp, r3
  408f16:	d933      	bls.n	408f80 <__divdi3+0x288>
  408f18:	3902      	subs	r1, #2
  408f1a:	4463      	add	r3, ip
  408f1c:	ebcb 0303 	rsb	r3, fp, r3
  408f20:	fbb3 f2f9 	udiv	r2, r3, r9
  408f24:	fb09 3312 	mls	r3, r9, r2, r3
  408f28:	fb0a fa02 	mul.w	sl, sl, r2
  408f2c:	b2bf      	uxth	r7, r7
  408f2e:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  408f32:	45ba      	cmp	sl, r7
  408f34:	d908      	bls.n	408f48 <__divdi3+0x250>
  408f36:	eb17 070c 	adds.w	r7, r7, ip
  408f3a:	f102 33ff 	add.w	r3, r2, #4294967295
  408f3e:	d21b      	bcs.n	408f78 <__divdi3+0x280>
  408f40:	45ba      	cmp	sl, r7
  408f42:	d919      	bls.n	408f78 <__divdi3+0x280>
  408f44:	3a02      	subs	r2, #2
  408f46:	4467      	add	r7, ip
  408f48:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  408f4c:	fba5 0100 	umull	r0, r1, r5, r0
  408f50:	ebca 0707 	rsb	r7, sl, r7
  408f54:	428f      	cmp	r7, r1
  408f56:	f04f 0300 	mov.w	r3, #0
  408f5a:	d30a      	bcc.n	408f72 <__divdi3+0x27a>
  408f5c:	d005      	beq.n	408f6a <__divdi3+0x272>
  408f5e:	462a      	mov	r2, r5
  408f60:	e71c      	b.n	408d9c <__divdi3+0xa4>
  408f62:	4662      	mov	r2, ip
  408f64:	e6fd      	b.n	408d62 <__divdi3+0x6a>
  408f66:	463b      	mov	r3, r7
  408f68:	e710      	b.n	408d8c <__divdi3+0x94>
  408f6a:	fa06 f608 	lsl.w	r6, r6, r8
  408f6e:	4286      	cmp	r6, r0
  408f70:	d2f5      	bcs.n	408f5e <__divdi3+0x266>
  408f72:	1e6a      	subs	r2, r5, #1
  408f74:	2300      	movs	r3, #0
  408f76:	e711      	b.n	408d9c <__divdi3+0xa4>
  408f78:	461a      	mov	r2, r3
  408f7a:	e7e5      	b.n	408f48 <__divdi3+0x250>
  408f7c:	460b      	mov	r3, r1
  408f7e:	e7a0      	b.n	408ec2 <__divdi3+0x1ca>
  408f80:	4611      	mov	r1, r2
  408f82:	e7cb      	b.n	408f1c <__divdi3+0x224>
  408f84:	4690      	mov	r8, r2
  408f86:	e787      	b.n	408e98 <__divdi3+0x1a0>
  408f88:	4643      	mov	r3, r8
  408f8a:	4642      	mov	r2, r8
  408f8c:	e706      	b.n	408d9c <__divdi3+0xa4>
  408f8e:	3a02      	subs	r2, #2
  408f90:	e750      	b.n	408e34 <__divdi3+0x13c>
  408f92:	3902      	subs	r1, #2
  408f94:	442f      	add	r7, r5
  408f96:	e739      	b.n	408e0c <__divdi3+0x114>

00408f98 <__udivdi3>:
  408f98:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408f9c:	4614      	mov	r4, r2
  408f9e:	4605      	mov	r5, r0
  408fa0:	460e      	mov	r6, r1
  408fa2:	2b00      	cmp	r3, #0
  408fa4:	d143      	bne.n	40902e <__udivdi3+0x96>
  408fa6:	428a      	cmp	r2, r1
  408fa8:	d953      	bls.n	409052 <__udivdi3+0xba>
  408faa:	fab2 f782 	clz	r7, r2
  408fae:	b157      	cbz	r7, 408fc6 <__udivdi3+0x2e>
  408fb0:	f1c7 0620 	rsb	r6, r7, #32
  408fb4:	fa20 f606 	lsr.w	r6, r0, r6
  408fb8:	fa01 f307 	lsl.w	r3, r1, r7
  408fbc:	fa02 f407 	lsl.w	r4, r2, r7
  408fc0:	fa00 f507 	lsl.w	r5, r0, r7
  408fc4:	431e      	orrs	r6, r3
  408fc6:	0c21      	lsrs	r1, r4, #16
  408fc8:	fbb6 f2f1 	udiv	r2, r6, r1
  408fcc:	fb01 6612 	mls	r6, r1, r2, r6
  408fd0:	b2a0      	uxth	r0, r4
  408fd2:	fb00 f302 	mul.w	r3, r0, r2
  408fd6:	0c2f      	lsrs	r7, r5, #16
  408fd8:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  408fdc:	42b3      	cmp	r3, r6
  408fde:	d909      	bls.n	408ff4 <__udivdi3+0x5c>
  408fe0:	1936      	adds	r6, r6, r4
  408fe2:	f102 37ff 	add.w	r7, r2, #4294967295
  408fe6:	f080 80fd 	bcs.w	4091e4 <__udivdi3+0x24c>
  408fea:	42b3      	cmp	r3, r6
  408fec:	f240 80fa 	bls.w	4091e4 <__udivdi3+0x24c>
  408ff0:	3a02      	subs	r2, #2
  408ff2:	4426      	add	r6, r4
  408ff4:	1af6      	subs	r6, r6, r3
  408ff6:	fbb6 f3f1 	udiv	r3, r6, r1
  408ffa:	fb01 6113 	mls	r1, r1, r3, r6
  408ffe:	fb00 f003 	mul.w	r0, r0, r3
  409002:	b2ad      	uxth	r5, r5
  409004:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  409008:	4288      	cmp	r0, r1
  40900a:	d908      	bls.n	40901e <__udivdi3+0x86>
  40900c:	1909      	adds	r1, r1, r4
  40900e:	f103 36ff 	add.w	r6, r3, #4294967295
  409012:	f080 80e9 	bcs.w	4091e8 <__udivdi3+0x250>
  409016:	4288      	cmp	r0, r1
  409018:	f240 80e6 	bls.w	4091e8 <__udivdi3+0x250>
  40901c:	3b02      	subs	r3, #2
  40901e:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  409022:	2300      	movs	r3, #0
  409024:	4610      	mov	r0, r2
  409026:	4619      	mov	r1, r3
  409028:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40902c:	4770      	bx	lr
  40902e:	428b      	cmp	r3, r1
  409030:	d84c      	bhi.n	4090cc <__udivdi3+0x134>
  409032:	fab3 f683 	clz	r6, r3
  409036:	2e00      	cmp	r6, #0
  409038:	d14f      	bne.n	4090da <__udivdi3+0x142>
  40903a:	428b      	cmp	r3, r1
  40903c:	d302      	bcc.n	409044 <__udivdi3+0xac>
  40903e:	4282      	cmp	r2, r0
  409040:	f200 80dd 	bhi.w	4091fe <__udivdi3+0x266>
  409044:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  409048:	2300      	movs	r3, #0
  40904a:	2201      	movs	r2, #1
  40904c:	4610      	mov	r0, r2
  40904e:	4619      	mov	r1, r3
  409050:	4770      	bx	lr
  409052:	b912      	cbnz	r2, 40905a <__udivdi3+0xc2>
  409054:	2401      	movs	r4, #1
  409056:	fbb4 f4f2 	udiv	r4, r4, r2
  40905a:	fab4 f284 	clz	r2, r4
  40905e:	2a00      	cmp	r2, #0
  409060:	f040 8082 	bne.w	409168 <__udivdi3+0x1d0>
  409064:	1b09      	subs	r1, r1, r4
  409066:	0c26      	lsrs	r6, r4, #16
  409068:	b2a7      	uxth	r7, r4
  40906a:	2301      	movs	r3, #1
  40906c:	fbb1 f0f6 	udiv	r0, r1, r6
  409070:	fb06 1110 	mls	r1, r6, r0, r1
  409074:	fb07 f200 	mul.w	r2, r7, r0
  409078:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  40907c:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  409080:	428a      	cmp	r2, r1
  409082:	d907      	bls.n	409094 <__udivdi3+0xfc>
  409084:	1909      	adds	r1, r1, r4
  409086:	f100 3cff 	add.w	ip, r0, #4294967295
  40908a:	d202      	bcs.n	409092 <__udivdi3+0xfa>
  40908c:	428a      	cmp	r2, r1
  40908e:	f200 80c8 	bhi.w	409222 <__udivdi3+0x28a>
  409092:	4660      	mov	r0, ip
  409094:	1a89      	subs	r1, r1, r2
  409096:	fbb1 f2f6 	udiv	r2, r1, r6
  40909a:	fb06 1112 	mls	r1, r6, r2, r1
  40909e:	fb07 f702 	mul.w	r7, r7, r2
  4090a2:	b2ad      	uxth	r5, r5
  4090a4:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  4090a8:	42af      	cmp	r7, r5
  4090aa:	d908      	bls.n	4090be <__udivdi3+0x126>
  4090ac:	192c      	adds	r4, r5, r4
  4090ae:	f102 31ff 	add.w	r1, r2, #4294967295
  4090b2:	f080 809b 	bcs.w	4091ec <__udivdi3+0x254>
  4090b6:	42a7      	cmp	r7, r4
  4090b8:	f240 8098 	bls.w	4091ec <__udivdi3+0x254>
  4090bc:	3a02      	subs	r2, #2
  4090be:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  4090c2:	4610      	mov	r0, r2
  4090c4:	4619      	mov	r1, r3
  4090c6:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4090ca:	4770      	bx	lr
  4090cc:	2300      	movs	r3, #0
  4090ce:	461a      	mov	r2, r3
  4090d0:	4610      	mov	r0, r2
  4090d2:	4619      	mov	r1, r3
  4090d4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4090d8:	4770      	bx	lr
  4090da:	f1c6 0520 	rsb	r5, r6, #32
  4090de:	fa22 f705 	lsr.w	r7, r2, r5
  4090e2:	fa03 f406 	lsl.w	r4, r3, r6
  4090e6:	fa21 f305 	lsr.w	r3, r1, r5
  4090ea:	fa01 fb06 	lsl.w	fp, r1, r6
  4090ee:	fa20 f505 	lsr.w	r5, r0, r5
  4090f2:	433c      	orrs	r4, r7
  4090f4:	ea4f 4814 	mov.w	r8, r4, lsr #16
  4090f8:	fbb3 fcf8 	udiv	ip, r3, r8
  4090fc:	fb08 331c 	mls	r3, r8, ip, r3
  409100:	fa1f f984 	uxth.w	r9, r4
  409104:	fb09 fa0c 	mul.w	sl, r9, ip
  409108:	ea45 0b0b 	orr.w	fp, r5, fp
  40910c:	ea4f 451b 	mov.w	r5, fp, lsr #16
  409110:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  409114:	459a      	cmp	sl, r3
  409116:	fa02 f206 	lsl.w	r2, r2, r6
  40911a:	d904      	bls.n	409126 <__udivdi3+0x18e>
  40911c:	191b      	adds	r3, r3, r4
  40911e:	f10c 35ff 	add.w	r5, ip, #4294967295
  409122:	d36f      	bcc.n	409204 <__udivdi3+0x26c>
  409124:	46ac      	mov	ip, r5
  409126:	ebca 0303 	rsb	r3, sl, r3
  40912a:	fbb3 f5f8 	udiv	r5, r3, r8
  40912e:	fb08 3315 	mls	r3, r8, r5, r3
  409132:	fb09 f905 	mul.w	r9, r9, r5
  409136:	fa1f fb8b 	uxth.w	fp, fp
  40913a:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  40913e:	45b9      	cmp	r9, r7
  409140:	d904      	bls.n	40914c <__udivdi3+0x1b4>
  409142:	193f      	adds	r7, r7, r4
  409144:	f105 33ff 	add.w	r3, r5, #4294967295
  409148:	d362      	bcc.n	409210 <__udivdi3+0x278>
  40914a:	461d      	mov	r5, r3
  40914c:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  409150:	fbac 2302 	umull	r2, r3, ip, r2
  409154:	ebc9 0707 	rsb	r7, r9, r7
  409158:	429f      	cmp	r7, r3
  40915a:	f04f 0500 	mov.w	r5, #0
  40915e:	d34a      	bcc.n	4091f6 <__udivdi3+0x25e>
  409160:	d046      	beq.n	4091f0 <__udivdi3+0x258>
  409162:	4662      	mov	r2, ip
  409164:	462b      	mov	r3, r5
  409166:	e75d      	b.n	409024 <__udivdi3+0x8c>
  409168:	4094      	lsls	r4, r2
  40916a:	f1c2 0920 	rsb	r9, r2, #32
  40916e:	fa21 fc09 	lsr.w	ip, r1, r9
  409172:	4091      	lsls	r1, r2
  409174:	fa20 f909 	lsr.w	r9, r0, r9
  409178:	0c26      	lsrs	r6, r4, #16
  40917a:	fbbc f8f6 	udiv	r8, ip, r6
  40917e:	fb06 cc18 	mls	ip, r6, r8, ip
  409182:	b2a7      	uxth	r7, r4
  409184:	fb07 f308 	mul.w	r3, r7, r8
  409188:	ea49 0901 	orr.w	r9, r9, r1
  40918c:	ea4f 4119 	mov.w	r1, r9, lsr #16
  409190:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  409194:	4563      	cmp	r3, ip
  409196:	fa00 f502 	lsl.w	r5, r0, r2
  40919a:	d909      	bls.n	4091b0 <__udivdi3+0x218>
  40919c:	eb1c 0c04 	adds.w	ip, ip, r4
  4091a0:	f108 32ff 	add.w	r2, r8, #4294967295
  4091a4:	d23b      	bcs.n	40921e <__udivdi3+0x286>
  4091a6:	4563      	cmp	r3, ip
  4091a8:	d939      	bls.n	40921e <__udivdi3+0x286>
  4091aa:	f1a8 0802 	sub.w	r8, r8, #2
  4091ae:	44a4      	add	ip, r4
  4091b0:	ebc3 0c0c 	rsb	ip, r3, ip
  4091b4:	fbbc f3f6 	udiv	r3, ip, r6
  4091b8:	fb06 c113 	mls	r1, r6, r3, ip
  4091bc:	fb07 f203 	mul.w	r2, r7, r3
  4091c0:	fa1f f989 	uxth.w	r9, r9
  4091c4:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  4091c8:	428a      	cmp	r2, r1
  4091ca:	d907      	bls.n	4091dc <__udivdi3+0x244>
  4091cc:	1909      	adds	r1, r1, r4
  4091ce:	f103 30ff 	add.w	r0, r3, #4294967295
  4091d2:	d222      	bcs.n	40921a <__udivdi3+0x282>
  4091d4:	428a      	cmp	r2, r1
  4091d6:	d920      	bls.n	40921a <__udivdi3+0x282>
  4091d8:	3b02      	subs	r3, #2
  4091da:	4421      	add	r1, r4
  4091dc:	1a89      	subs	r1, r1, r2
  4091de:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4091e2:	e743      	b.n	40906c <__udivdi3+0xd4>
  4091e4:	463a      	mov	r2, r7
  4091e6:	e705      	b.n	408ff4 <__udivdi3+0x5c>
  4091e8:	4633      	mov	r3, r6
  4091ea:	e718      	b.n	40901e <__udivdi3+0x86>
  4091ec:	460a      	mov	r2, r1
  4091ee:	e766      	b.n	4090be <__udivdi3+0x126>
  4091f0:	40b0      	lsls	r0, r6
  4091f2:	4290      	cmp	r0, r2
  4091f4:	d2b5      	bcs.n	409162 <__udivdi3+0x1ca>
  4091f6:	f10c 32ff 	add.w	r2, ip, #4294967295
  4091fa:	2300      	movs	r3, #0
  4091fc:	e712      	b.n	409024 <__udivdi3+0x8c>
  4091fe:	4633      	mov	r3, r6
  409200:	4632      	mov	r2, r6
  409202:	e70f      	b.n	409024 <__udivdi3+0x8c>
  409204:	459a      	cmp	sl, r3
  409206:	d98d      	bls.n	409124 <__udivdi3+0x18c>
  409208:	f1ac 0c02 	sub.w	ip, ip, #2
  40920c:	4423      	add	r3, r4
  40920e:	e78a      	b.n	409126 <__udivdi3+0x18e>
  409210:	45b9      	cmp	r9, r7
  409212:	d99a      	bls.n	40914a <__udivdi3+0x1b2>
  409214:	3d02      	subs	r5, #2
  409216:	4427      	add	r7, r4
  409218:	e798      	b.n	40914c <__udivdi3+0x1b4>
  40921a:	4603      	mov	r3, r0
  40921c:	e7de      	b.n	4091dc <__udivdi3+0x244>
  40921e:	4690      	mov	r8, r2
  409220:	e7c6      	b.n	4091b0 <__udivdi3+0x218>
  409222:	3802      	subs	r0, #2
  409224:	4421      	add	r1, r4
  409226:	e735      	b.n	409094 <__udivdi3+0xfc>

00409228 <p_uc_charset10x14>:
	...
  409244:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  409254:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  409264:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  409274:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  409284:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  409294:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  4092a4:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  4092b4:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  4092cc:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  4092dc:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  4092ec:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  4092fc:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  40930c:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  40931c:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  40932c:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  40933c:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  409354:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  409364:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  409374:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  409384:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  409394:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  4093a4:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  4093b4:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  4093c4:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  4093d4:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  4093e4:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  4093f4:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  409404:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  409414:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  409424:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  409434:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  409444:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  409454:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  409464:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  409474:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  409484:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  409494:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  4094a4:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  4094b4:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  4094c4:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  4094d4:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  4094e4:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4094f4:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  409504:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  409514:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  409524:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  409534:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  409544:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  409554:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  409564:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  409574:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  409584:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  409594:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  4095a4:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  4095b4:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  4095c4:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  4095d4:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4095e4:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4095f4:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  409604:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  409614:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  409624:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  409634:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  409644:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  409654:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  409664:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  409674:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  409684:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  409694:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  4096a4:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  4096b4:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  4096c4:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  4096d4:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4096e4:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4096f4:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  409704:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  409714:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  409724:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  409734:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  409744:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  409754:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  409764:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  409774:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  409784:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  409794:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  4097a4:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  4097b4:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  4097c4:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  4097d4:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  4097e4:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4097f4:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  409804:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  409814:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  409824:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  409834:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  409844:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  409854:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  409864:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  409874:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  409884:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  409894:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  4098a4:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  4098b4:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  4098c4:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  4098d4:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  4098e4:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4098f4:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  409904:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  409914:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  409924:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  409934:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  409944:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  409954:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  409964:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  409974:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  409984:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  409994:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  4099a4:	fcff fcff 5453 504f 0a0d 0000 6946 746c     ....STOP....Filt
  4099b4:	6f72 4320 6d6f 6c70 6d65 6e65 6174 0072     ro Complementar.
  4099c4:	7245 6f72 5420 4957 0000 0000 2e25 6633     Erro TWI....%.3f
  4099d4:	2520 332e 2066 2e25 6633 2520 332e 2066      %.3f %.3f %.3f 
  4099e4:	2e25 6633 0a0d 0000 6341 6c65 6d28 2947     %.3f....Acel(mG)
  4099f4:	0a3a 3d78 2e25 6631 790a 253d 312e 0a66     :.x=%.1f.y=%.1f.
  409a04:	3d7a 2e25 6631 580a 2059 203d 2e25 6633     z=%.1f.XY = %.3f
  409a14:	0a0a 7947 6f72 4728 6172 7375 732f 3a29     ..Gyro(Graus/s):
  409a24:	780a 253d 312e 0a66 3d79 2e25 6631 7a0a     .x=%.1f.y=%.1f.z
  409a34:	253d 312e 0a66 6954 656d 3d20 2520 2075     =%.1f.Time = %u 
  409a44:	736d 0000 7361 6e69 0066 0000 0043 0000     ms..asinf...C...

00409a54 <_global_impure_ptr>:
  409a54:	00f0 2000                                   ... 

00409a58 <zeroes.6763>:
  409a58:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  409a68:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  409a78:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  409a88:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  409a98:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  409aa8:	0030 0000                                   0...

00409aac <blanks.6762>:
  409aac:	2020 2020 2020 2020 2020 2020 2020 2020                     

00409abc <zeroes.6721>:
  409abc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00409acc <blanks.6720>:
  409acc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  409adc:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  409aec:	4f50 4953 0058 0000 002e 0000               POSIX.......

00409af8 <__mprec_tens>:
  409af8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409b08:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409b18:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409b28:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409b38:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409b48:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409b58:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  409b68:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409b78:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  409b88:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409b98:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409ba8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409bb8:	9db4 79d9 7843 44ea                         ...yCx.D

00409bc0 <__mprec_bigtens>:
  409bc0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409bd0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409be0:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409be8 <p05.5269>:
  409be8:	0005 0000 0019 0000 007d 0000               ........}...

00409bf4 <_init>:
  409bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409bf6:	bf00      	nop
  409bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409bfa:	bc08      	pop	{r3}
  409bfc:	469e      	mov	lr, r3
  409bfe:	4770      	bx	lr

00409c00 <__init_array_start>:
  409c00:	00405a25 	.word	0x00405a25

00409c04 <__frame_dummy_init_array_entry>:
  409c04:	004000e9                                ..@.

00409c08 <_fini>:
  409c08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409c0a:	bf00      	nop
  409c0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409c0e:	bc08      	pop	{r3}
  409c10:	469e      	mov	lr, r3
  409c12:	4770      	bx	lr

00409c14 <__fini_array_start>:
  409c14:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e4 	.word	0x200000e4

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <SystemCoreClock>:
200000e4:	003d0900                                ..=.

200000e8 <__fdlib_version>:
200000e8:	00000001 00000000                       ........

200000f0 <impure_data>:
200000f0:	00000000 200003dc 20000444 200004ac     ....... D.. ... 
	...
20000124:	00409a50 00000000 00000000 00000000     P.@.............
	...
20000198:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001a8:	0005deec 0000000b 00000000 00000000     ................
	...

20000518 <_impure_ptr>:
20000518:	200000f0                                ... 

2000051c <lconv>:
2000051c:	00409af4 00409a88 00409a88 00409a88     ..@...@...@...@.
2000052c:	00409a88 00409a88 00409a88 00409a88     ..@...@...@...@.
2000053c:	00409a88 00409a88 ffffffff ffffffff     ..@...@.........
2000054c:	ffffffff 0000ffff                       ........

20000554 <lc_ctype_charset>:
20000554:	49435341 00000049 00000000 00000000     ASCII...........
	...

20000574 <__mb_cur_max>:
20000574:	00000001                                ....

20000578 <__malloc_av_>:
	...
20000580:	20000578 20000578 20000580 20000580     x.. x.. ... ... 
20000590:	20000588 20000588 20000590 20000590     ... ... ... ... 
200005a0:	20000598 20000598 200005a0 200005a0     ... ... ... ... 
200005b0:	200005a8 200005a8 200005b0 200005b0     ... ... ... ... 
200005c0:	200005b8 200005b8 200005c0 200005c0     ... ... ... ... 
200005d0:	200005c8 200005c8 200005d0 200005d0     ... ... ... ... 
200005e0:	200005d8 200005d8 200005e0 200005e0     ... ... ... ... 
200005f0:	200005e8 200005e8 200005f0 200005f0     ... ... ... ... 
20000600:	200005f8 200005f8 20000600 20000600     ... ... ... ... 
20000610:	20000608 20000608 20000610 20000610     ... ... ... ... 
20000620:	20000618 20000618 20000620 20000620     ... ...  ..  .. 
20000630:	20000628 20000628 20000630 20000630     (.. (.. 0.. 0.. 
20000640:	20000638 20000638 20000640 20000640     8.. 8.. @.. @.. 
20000650:	20000648 20000648 20000650 20000650     H.. H.. P.. P.. 
20000660:	20000658 20000658 20000660 20000660     X.. X.. `.. `.. 
20000670:	20000668 20000668 20000670 20000670     h.. h.. p.. p.. 
20000680:	20000678 20000678 20000680 20000680     x.. x.. ... ... 
20000690:	20000688 20000688 20000690 20000690     ... ... ... ... 
200006a0:	20000698 20000698 200006a0 200006a0     ... ... ... ... 
200006b0:	200006a8 200006a8 200006b0 200006b0     ... ... ... ... 
200006c0:	200006b8 200006b8 200006c0 200006c0     ... ... ... ... 
200006d0:	200006c8 200006c8 200006d0 200006d0     ... ... ... ... 
200006e0:	200006d8 200006d8 200006e0 200006e0     ... ... ... ... 
200006f0:	200006e8 200006e8 200006f0 200006f0     ... ... ... ... 
20000700:	200006f8 200006f8 20000700 20000700     ... ... ... ... 
20000710:	20000708 20000708 20000710 20000710     ... ... ... ... 
20000720:	20000718 20000718 20000720 20000720     ... ...  ..  .. 
20000730:	20000728 20000728 20000730 20000730     (.. (.. 0.. 0.. 
20000740:	20000738 20000738 20000740 20000740     8.. 8.. @.. @.. 
20000750:	20000748 20000748 20000750 20000750     H.. H.. P.. P.. 
20000760:	20000758 20000758 20000760 20000760     X.. X.. `.. `.. 
20000770:	20000768 20000768 20000770 20000770     h.. h.. p.. p.. 
20000780:	20000778 20000778 20000780 20000780     x.. x.. ... ... 
20000790:	20000788 20000788 20000790 20000790     ... ... ... ... 
200007a0:	20000798 20000798 200007a0 200007a0     ... ... ... ... 
200007b0:	200007a8 200007a8 200007b0 200007b0     ... ... ... ... 
200007c0:	200007b8 200007b8 200007c0 200007c0     ... ... ... ... 
200007d0:	200007c8 200007c8 200007d0 200007d0     ... ... ... ... 
200007e0:	200007d8 200007d8 200007e0 200007e0     ... ... ... ... 
200007f0:	200007e8 200007e8 200007f0 200007f0     ... ... ... ... 
20000800:	200007f8 200007f8 20000800 20000800     ... ... ... ... 
20000810:	20000808 20000808 20000810 20000810     ... ... ... ... 
20000820:	20000818 20000818 20000820 20000820     ... ...  ..  .. 
20000830:	20000828 20000828 20000830 20000830     (.. (.. 0.. 0.. 
20000840:	20000838 20000838 20000840 20000840     8.. 8.. @.. @.. 
20000850:	20000848 20000848 20000850 20000850     H.. H.. P.. P.. 
20000860:	20000858 20000858 20000860 20000860     X.. X.. `.. `.. 
20000870:	20000868 20000868 20000870 20000870     h.. h.. p.. p.. 
20000880:	20000878 20000878 20000880 20000880     x.. x.. ... ... 
20000890:	20000888 20000888 20000890 20000890     ... ... ... ... 
200008a0:	20000898 20000898 200008a0 200008a0     ... ... ... ... 
200008b0:	200008a8 200008a8 200008b0 200008b0     ... ... ... ... 
200008c0:	200008b8 200008b8 200008c0 200008c0     ... ... ... ... 
200008d0:	200008c8 200008c8 200008d0 200008d0     ... ... ... ... 
200008e0:	200008d8 200008d8 200008e0 200008e0     ... ... ... ... 
200008f0:	200008e8 200008e8 200008f0 200008f0     ... ... ... ... 
20000900:	200008f8 200008f8 20000900 20000900     ... ... ... ... 
20000910:	20000908 20000908 20000910 20000910     ... ... ... ... 
20000920:	20000918 20000918 20000920 20000920     ... ...  ..  .. 
20000930:	20000928 20000928 20000930 20000930     (.. (.. 0.. 0.. 
20000940:	20000938 20000938 20000940 20000940     8.. 8.. @.. @.. 
20000950:	20000948 20000948 20000950 20000950     H.. H.. P.. P.. 
20000960:	20000958 20000958 20000960 20000960     X.. X.. `.. `.. 
20000970:	20000968 20000968 20000970 20000970     h.. h.. p.. p.. 

20000980 <__malloc_trim_threshold>:
20000980:	00020000                                ....

20000984 <__malloc_sbrk_base>:
20000984:	ffffffff                                ....

20000988 <__wctomb>:
20000988:	0040886d                                m.@.
