// Seed: 2047842983
module module_0 (
    output wire id_0,
    output tri id_1,
    input wire id_2,
    input supply1 id_3
);
  parameter id_5 = 1 - 1;
  assign module_1.id_25 = 0;
  wire id_6;
  ;
endmodule
module module_1 #(
    parameter id_16 = 32'd18,
    parameter id_18 = 32'd66,
    parameter id_20 = 32'd38
) (
    output tri id_0,
    input wire id_1,
    output wor id_2,
    input supply1 id_3,
    output wire id_4,
    input wand id_5,
    output wire id_6,
    output wand id_7,
    input supply0 id_8,
    input supply0 id_9,
    output supply0 id_10,
    output uwire id_11,
    output supply0 id_12,
    input tri1 id_13,
    output wand id_14,
    output tri1 id_15,
    output wand _id_16,
    output wand id_17,
    input tri0 _id_18,
    input wand id_19,
    input tri1 _id_20
);
  wire [id_20  <<  id_18 : -1] id_22;
  logic [-1  ==  -1  -  id_16  +  -1 'h0 : 1 'h0] id_23;
  module_0 modCall_1 (
      id_15,
      id_11,
      id_5,
      id_13
  );
  wire id_24;
  id_25 :
  assert property (@(negedge -1) -1'b0)
  else $clog2(56);
  ;
  assign id_24 = id_1;
  wire id_26;
  wire \id_27 ;
  assign id_7 = id_13;
endmodule
