# do darkroom_top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/letrend/altera/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga {/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:15 on Feb 27,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga" /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/SpiControl.v 
# -- Compiling module SpiControl
# 
# Top level modules:
# 	SpiControl
# End time: 10:52:15 on Feb 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga {/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:15 on Feb 27,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga" /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/pll.v 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 10:52:15 on Feb 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga {/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:15 on Feb 27,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga" /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 10:52:15 on Feb 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga {/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/oneshot.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:15 on Feb 27,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga" /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/oneshot.v 
# -- Compiling module oneshot
# 
# Top level modules:
# 	oneshot
# End time: 10:52:15 on Feb 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db {/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:15 on Feb 27,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db" /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/db/pll_altpll.v 
# -- Compiling module pll_altpll
# 
# Top level modules:
# 	pll_altpll
# End time: 10:52:15 on Feb 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:15 on Feb 27,2017
# vcom -reportprogress 300 -93 -work work /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity spi_master
# -- Compiling architecture rtl of spi_master
# ** Warning: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(505): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(513): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(521): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(530): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 10:52:16 on Feb 27,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# vcom -93 -work work {/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:16 on Feb 27,2017
# vcom -reportprogress 300 -93 -work work /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity counter
# -- Compiling architecture Behavioral of counter
# End time: 10:52:16 on Feb 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/lighthouse.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:16 on Feb 27,2017
# vcom -reportprogress 300 -93 -work work /home/letrend/workspace/DarkRoom/src/DarkRoom_fpga/lighthouse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity lighthouse
# -- Compiling architecture Behavioral of lighthouse
# End time: 10:52:16 on Feb 27,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.SpiControl
# vsim work.SpiControl 
# Start time: 10:52:35 on Feb 27,2017
# Loading work.SpiControl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
wave create -pattern none -portmode input -language vlog //SpiControl/clock
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -pattern none -portmode input -language vlog -range 31 0 //SpiControl/data
wave create -pattern none -portmode input -language vlog //SpiControl/dataReady
wave create -pattern none -portmode input -language vlog -range 15 0 //SpiControl/dataTransmitted
wave create -pattern none -portmode input -language vlog //SpiControl/reset_n
wave create -pattern none -portmode input -language vlog //SpiControl/ready_for_data
wave create -pattern none -portmode output -language vlog -range 7 0 //SpiControl/byte
wave create -pattern none -portmode output -language vlog //SpiControl/write
# End time: 10:53:17 on Feb 27,2017, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
