--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml decoder_top.twx decoder_top.ncd -o decoder_top.twr
decoder_top.pcf -ucf decoder_top.ucf

Design file:              decoder_top.ncd
Physical constraint file: decoder_top.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 300 MHz HIGH 50%;

 105517 paths analyzed, 1121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.253ns.
--------------------------------------------------------------------------------

Paths for end point cw2bin/delta_19 (SLICE_X16Y108.CIN), 4104 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          cw2bin/delta_19 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.092ns (Levels of Logic = 6)
  Clock Path Skew:      -0.126ns (0.841 - 0.967)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to cw2bin/delta_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y42.DO0     Trcko_DOA             1.591   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X21Y104.C6     net (fanout=1)        0.434   dout<0>
    SLICE_X21Y104.C      Tilo                  0.053   N71
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X16Y104.A5     net (fanout=1)        0.430   cw2bin/Maccum_delta_lut<0>
    SLICE_X16Y104.COUT   Topcya                0.314   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CLK    Tcinck                0.090   cw2bin/delta<19>
                                                       cw2bin/Maccum_delta_xor<19>
                                                       cw2bin/delta_19
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (2.228ns logic, 0.864ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_0 (FF)
  Destination:          cw2bin/delta_19 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.954ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (0.841 - 0.876)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_0 to cw2bin/delta_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y103.AQ     Tcko                  0.283   cw2bin/n<3>
                                                       cw2bin/n_0
    SLICE_X21Y105.A3     net (fanout=8)        0.569   cw2bin/n<0>
    SLICE_X21Y105.COUT   Topcya                0.316   cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<3>
                                                       cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_lut<0>
                                                       cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<3>
    SLICE_X21Y106.CIN    net (fanout=1)        0.000   cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<3>
    SLICE_X21Y106.BMUX   Tcinb                 0.167   cw2bin/n_rst
                                                       cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<5>
    SLICE_X21Y104.C2     net (fanout=10)       0.552   cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<5>
    SLICE_X21Y104.C      Tilo                  0.053   N71
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X16Y104.A5     net (fanout=1)        0.430   cw2bin/Maccum_delta_lut<0>
    SLICE_X16Y104.COUT   Topcya                0.314   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CLK    Tcinck                0.090   cw2bin/delta<19>
                                                       cw2bin/Maccum_delta_xor<19>
                                                       cw2bin/delta_19
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (1.403ns logic, 1.551ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_17 (FF)
  Destination:          cw2bin/delta_19 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.945ns (Levels of Logic = 9)
  Clock Path Skew:      -0.043ns (0.841 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_17 to cw2bin/delta_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y107.BQ     Tcko                  0.283   cw2bin/n<19>
                                                       cw2bin/n_17
    SLICE_X21Y103.D2     net (fanout=8)        0.662   cw2bin/n<17>
    SLICE_X21Y103.COUT   Topcyd                0.246   cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_cy<3>
                                                       cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_lut<3>
                                                       cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_cy<3>
    SLICE_X21Y104.CIN    net (fanout=1)        0.000   cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_cy<3>
    SLICE_X21Y104.AMUX   Tcina                 0.186   N71
                                                       cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_cy<4>
    SLICE_X19Y103.C5     net (fanout=10)       0.344   cw2bin/n[20]_GND_3_o_equal_26_o
    SLICE_X19Y103.C      Tilo                  0.053   cw2bin/state[2]_PWR_21_o_Select_121_o
                                                       cw2bin/GND_3_o_n[20]_OR_62_o1
    SLICE_X15Y104.B6     net (fanout=41)       0.306   cw2bin/GND_3_o_n[20]_OR_62_o
    SLICE_X15Y104.B      Tilo                  0.053   cw2bin/Eqn_2_mand1
                                                       cw2bin/Eqn_011
    SLICE_X16Y104.AX     net (fanout=1)        0.296   cw2bin/Eqn_0_mand
    SLICE_X16Y104.COUT   Taxcy                 0.246   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CLK    Tcinck                0.090   cw2bin/delta<19>
                                                       cw2bin/Maccum_delta_xor<19>
                                                       cw2bin/delta_19
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (1.337ns logic, 1.608ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point cw2bin/delta_17 (SLICE_X16Y108.CIN), 4104 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          cw2bin/delta_17 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.063ns (Levels of Logic = 6)
  Clock Path Skew:      -0.126ns (0.841 - 0.967)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to cw2bin/delta_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y42.DO0     Trcko_DOA             1.591   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X21Y104.C6     net (fanout=1)        0.434   dout<0>
    SLICE_X21Y104.C      Tilo                  0.053   N71
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X16Y104.A5     net (fanout=1)        0.430   cw2bin/Maccum_delta_lut<0>
    SLICE_X16Y104.COUT   Topcya                0.314   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CLK    Tcinck                0.061   cw2bin/delta<19>
                                                       cw2bin/Maccum_delta_xor<19>
                                                       cw2bin/delta_17
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (2.199ns logic, 0.864ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_0 (FF)
  Destination:          cw2bin/delta_17 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.925ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (0.841 - 0.876)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_0 to cw2bin/delta_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y103.AQ     Tcko                  0.283   cw2bin/n<3>
                                                       cw2bin/n_0
    SLICE_X21Y105.A3     net (fanout=8)        0.569   cw2bin/n<0>
    SLICE_X21Y105.COUT   Topcya                0.316   cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<3>
                                                       cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_lut<0>
                                                       cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<3>
    SLICE_X21Y106.CIN    net (fanout=1)        0.000   cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<3>
    SLICE_X21Y106.BMUX   Tcinb                 0.167   cw2bin/n_rst
                                                       cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<5>
    SLICE_X21Y104.C2     net (fanout=10)       0.552   cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<5>
    SLICE_X21Y104.C      Tilo                  0.053   N71
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X16Y104.A5     net (fanout=1)        0.430   cw2bin/Maccum_delta_lut<0>
    SLICE_X16Y104.COUT   Topcya                0.314   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CLK    Tcinck                0.061   cw2bin/delta<19>
                                                       cw2bin/Maccum_delta_xor<19>
                                                       cw2bin/delta_17
    -------------------------------------------------  ---------------------------
    Total                                      2.925ns (1.374ns logic, 1.551ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.339ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_17 (FF)
  Destination:          cw2bin/delta_17 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.916ns (Levels of Logic = 9)
  Clock Path Skew:      -0.043ns (0.841 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_17 to cw2bin/delta_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y107.BQ     Tcko                  0.283   cw2bin/n<19>
                                                       cw2bin/n_17
    SLICE_X21Y103.D2     net (fanout=8)        0.662   cw2bin/n<17>
    SLICE_X21Y103.COUT   Topcyd                0.246   cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_cy<3>
                                                       cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_lut<3>
                                                       cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_cy<3>
    SLICE_X21Y104.CIN    net (fanout=1)        0.000   cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_cy<3>
    SLICE_X21Y104.AMUX   Tcina                 0.186   N71
                                                       cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_cy<4>
    SLICE_X19Y103.C5     net (fanout=10)       0.344   cw2bin/n[20]_GND_3_o_equal_26_o
    SLICE_X19Y103.C      Tilo                  0.053   cw2bin/state[2]_PWR_21_o_Select_121_o
                                                       cw2bin/GND_3_o_n[20]_OR_62_o1
    SLICE_X15Y104.B6     net (fanout=41)       0.306   cw2bin/GND_3_o_n[20]_OR_62_o
    SLICE_X15Y104.B      Tilo                  0.053   cw2bin/Eqn_2_mand1
                                                       cw2bin/Eqn_011
    SLICE_X16Y104.AX     net (fanout=1)        0.296   cw2bin/Eqn_0_mand
    SLICE_X16Y104.COUT   Taxcy                 0.246   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CLK    Tcinck                0.061   cw2bin/delta<19>
                                                       cw2bin/Maccum_delta_xor<19>
                                                       cw2bin/delta_17
    -------------------------------------------------  ---------------------------
    Total                                      2.916ns (1.308ns logic, 1.608ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point cw2bin/delta_18 (SLICE_X16Y108.CIN), 4104 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Destination:          cw2bin/delta_18 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.045ns (Levels of Logic = 6)
  Clock Path Skew:      -0.126ns (0.841 - 0.967)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram to cw2bin/delta_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y42.DO0     Trcko_DOA             1.591   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    SLICE_X21Y104.C6     net (fanout=1)        0.434   dout<0>
    SLICE_X21Y104.C      Tilo                  0.053   N71
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X16Y104.A5     net (fanout=1)        0.430   cw2bin/Maccum_delta_lut<0>
    SLICE_X16Y104.COUT   Topcya                0.314   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CLK    Tcinck                0.043   cw2bin/delta<19>
                                                       cw2bin/Maccum_delta_xor<19>
                                                       cw2bin/delta_18
    -------------------------------------------------  ---------------------------
    Total                                      3.045ns (2.181ns logic, 0.864ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_0 (FF)
  Destination:          cw2bin/delta_18 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.907ns (Levels of Logic = 8)
  Clock Path Skew:      -0.035ns (0.841 - 0.876)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_0 to cw2bin/delta_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y103.AQ     Tcko                  0.283   cw2bin/n<3>
                                                       cw2bin/n_0
    SLICE_X21Y105.A3     net (fanout=8)        0.569   cw2bin/n<0>
    SLICE_X21Y105.COUT   Topcya                0.316   cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<3>
                                                       cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_lut<0>
                                                       cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<3>
    SLICE_X21Y106.CIN    net (fanout=1)        0.000   cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<3>
    SLICE_X21Y106.BMUX   Tcinb                 0.167   cw2bin/n_rst
                                                       cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<5>
    SLICE_X21Y104.C2     net (fanout=10)       0.552   cw2bin/Mcompar_n[20]_GND_3_o_LessThan_25_o_cy<5>
    SLICE_X21Y104.C      Tilo                  0.053   N71
                                                       cw2bin/Maccum_delta_lut<0>
    SLICE_X16Y104.A5     net (fanout=1)        0.430   cw2bin/Maccum_delta_lut<0>
    SLICE_X16Y104.COUT   Topcya                0.314   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_lut<0>_rt
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CLK    Tcinck                0.043   cw2bin/delta<19>
                                                       cw2bin/Maccum_delta_xor<19>
                                                       cw2bin/delta_18
    -------------------------------------------------  ---------------------------
    Total                                      2.907ns (1.356ns logic, 1.551ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cw2bin/n_17 (FF)
  Destination:          cw2bin/delta_18 (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.898ns (Levels of Logic = 9)
  Clock Path Skew:      -0.043ns (0.841 - 0.884)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cw2bin/n_17 to cw2bin/delta_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y107.BQ     Tcko                  0.283   cw2bin/n<19>
                                                       cw2bin/n_17
    SLICE_X21Y103.D2     net (fanout=8)        0.662   cw2bin/n<17>
    SLICE_X21Y103.COUT   Topcyd                0.246   cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_cy<3>
                                                       cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_lut<3>
                                                       cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_cy<3>
    SLICE_X21Y104.CIN    net (fanout=1)        0.000   cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_cy<3>
    SLICE_X21Y104.AMUX   Tcina                 0.186   N71
                                                       cw2bin/Mcompar_n[20]_GND_3_o_equal_26_o_cy<4>
    SLICE_X19Y103.C5     net (fanout=10)       0.344   cw2bin/n[20]_GND_3_o_equal_26_o
    SLICE_X19Y103.C      Tilo                  0.053   cw2bin/state[2]_PWR_21_o_Select_121_o
                                                       cw2bin/GND_3_o_n[20]_OR_62_o1
    SLICE_X15Y104.B6     net (fanout=41)       0.306   cw2bin/GND_3_o_n[20]_OR_62_o
    SLICE_X15Y104.B      Tilo                  0.053   cw2bin/Eqn_2_mand1
                                                       cw2bin/Eqn_011
    SLICE_X16Y104.AX     net (fanout=1)        0.296   cw2bin/Eqn_0_mand
    SLICE_X16Y104.COUT   Taxcy                 0.246   cw2bin/delta<3>
                                                       cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<3>
    SLICE_X16Y105.COUT   Tbyp                  0.060   cw2bin/delta<7>
                                                       cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<7>
    SLICE_X16Y106.COUT   Tbyp                  0.060   cw2bin/delta<11>
                                                       cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<11>
    SLICE_X16Y107.COUT   Tbyp                  0.060   cw2bin/delta<15>
                                                       cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CIN    net (fanout=1)        0.000   cw2bin/Maccum_delta_cy<15>
    SLICE_X16Y108.CLK    Tcinck                0.043   cw2bin/delta<19>
                                                       cw2bin/Maccum_delta_xor<19>
                                                       cw2bin/delta_18
    -------------------------------------------------  ---------------------------
    Total                                      2.898ns (1.290ns logic, 1.608ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 300 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cw2bin/i_12 (SLICE_X15Y106.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cw2bin/i_11 (FF)
  Destination:          cw2bin/i_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cw2bin/i_11 to cw2bin/i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y106.CQ     Tcko                  0.098   cw2bin/i<13>
                                                       cw2bin/i_11
    SLICE_X15Y106.C5     net (fanout=2)        0.065   cw2bin/i<11>
    SLICE_X15Y106.CLK    Tah         (-Th)     0.082   cw2bin/i<13>
                                                       cw2bin/mux311
                                                       cw2bin/i_12
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.016ns logic, 0.065ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (SLICE_X12Y109.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.062 - 0.051)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.BQ     Tcko                  0.098   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    SLICE_X12Y109.DX     net (fanout=3)        0.105   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<3>
    SLICE_X12Y109.CLK    Tckdi       (-Th)     0.089   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1<3>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.009ns logic, 0.105ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------

Paths for end point fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1 (SLICE_X12Y110.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1 (FF)
  Destination:          fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 3.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1 to fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y110.AQ     Tcko                  0.115   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<3>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1
    SLICE_X12Y110.A5     net (fanout=4)        0.074   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<1>
    SLICE_X12Y110.CLK    Tah         (-Th)     0.076   fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count<3>
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Mmux_gcc0.gc0.count[3]_GND_200_o_mux_2_OUT21
                                                       fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.039ns logic, 0.074ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 300 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.428ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.905ns (524.934MHz) (Trper_CLKA)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y42.RDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 1.428ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.905ns (524.934MHz) (Trper_CLKB)
  Physical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X1Y42.WRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.083ns (period - min period limit)
  Period: 3.333ns
  Min period limit: 1.250ns (800.000MHz) (Tockper)
  Physical resource: cw2bin/done_1/CLK
  Logical resource: cw2bin/done_1/CK
  Location pin: OLOGIC_X0Y94.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.253|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 105517 paths, 0 nets, and 1657 connections

Design statistics:
   Minimum period:   3.253ns{1}   (Maximum frequency: 307.409MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 13 15:07:35 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 616 MB



