{"vcs1":{"timestamp_begin":1732695279.692615534, "rt":12.38, "ut":10.79, "st":0.79}}
{"vcselab":{"timestamp_begin":1732695292.159919570, "rt":4.08, "ut":1.64, "st":0.09}}
{"link":{"timestamp_begin":1732695296.311404520, "rt":0.55, "ut":0.53, "st":0.48}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732695278.968599461}
{"VCS_COMP_START_TIME": 1732695278.968599461}
{"VCS_COMP_END_TIME": 1732697615.930139877}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 481136}}
{"stitch_vcselab": {"peak_mem": 287908}}
