
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pstree_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004013a8 <.init>:
  4013a8:	stp	x29, x30, [sp, #-16]!
  4013ac:	mov	x29, sp
  4013b0:	bl	401790 <tigetstr@plt+0x60>
  4013b4:	ldp	x29, x30, [sp], #16
  4013b8:	ret

Disassembly of section .plt:

00000000004013c0 <memcpy@plt-0x20>:
  4013c0:	stp	x16, x30, [sp, #-16]!
  4013c4:	adrp	x16, 415000 <tigetstr@plt+0x138d0>
  4013c8:	ldr	x17, [x16, #4088]
  4013cc:	add	x16, x16, #0xff8
  4013d0:	br	x17
  4013d4:	nop
  4013d8:	nop
  4013dc:	nop

00000000004013e0 <memcpy@plt>:
  4013e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013e4:	ldr	x17, [x16]
  4013e8:	add	x16, x16, #0x0
  4013ec:	br	x17

00000000004013f0 <strlen@plt>:
  4013f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4013f4:	ldr	x17, [x16, #8]
  4013f8:	add	x16, x16, #0x8
  4013fc:	br	x17

0000000000401400 <exit@plt>:
  401400:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401404:	ldr	x17, [x16, #16]
  401408:	add	x16, x16, #0x10
  40140c:	br	x17

0000000000401410 <setupterm@plt>:
  401410:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401414:	ldr	x17, [x16, #24]
  401418:	add	x16, x16, #0x18
  40141c:	br	x17

0000000000401420 <perror@plt>:
  401420:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401424:	ldr	x17, [x16, #32]
  401428:	add	x16, x16, #0x20
  40142c:	br	x17

0000000000401430 <tputs@plt>:
  401430:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401434:	ldr	x17, [x16, #40]
  401438:	add	x16, x16, #0x28
  40143c:	br	x17

0000000000401440 <fgets_unlocked@plt>:
  401440:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401444:	ldr	x17, [x16, #48]
  401448:	add	x16, x16, #0x30
  40144c:	br	x17

0000000000401450 <sprintf@plt>:
  401450:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401454:	ldr	x17, [x16, #56]
  401458:	add	x16, x16, #0x38
  40145c:	br	x17

0000000000401460 <putc@plt>:
  401460:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401464:	ldr	x17, [x16, #64]
  401468:	add	x16, x16, #0x40
  40146c:	br	x17

0000000000401470 <opendir@plt>:
  401470:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401474:	ldr	x17, [x16, #72]
  401478:	add	x16, x16, #0x48
  40147c:	br	x17

0000000000401480 <snprintf@plt>:
  401480:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401484:	ldr	x17, [x16, #80]
  401488:	add	x16, x16, #0x50
  40148c:	br	x17

0000000000401490 <fclose@plt>:
  401490:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401494:	ldr	x17, [x16, #88]
  401498:	add	x16, x16, #0x58
  40149c:	br	x17

00000000004014a0 <getpid@plt>:
  4014a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014a4:	ldr	x17, [x16, #96]
  4014a8:	add	x16, x16, #0x60
  4014ac:	br	x17

00000000004014b0 <nl_langinfo@plt>:
  4014b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014b4:	ldr	x17, [x16, #104]
  4014b8:	add	x16, x16, #0x68
  4014bc:	br	x17

00000000004014c0 <fopen@plt>:
  4014c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014c4:	ldr	x17, [x16, #112]
  4014c8:	add	x16, x16, #0x70
  4014cc:	br	x17

00000000004014d0 <malloc@plt>:
  4014d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014d4:	ldr	x17, [x16, #120]
  4014d8:	add	x16, x16, #0x78
  4014dc:	br	x17

00000000004014e0 <open@plt>:
  4014e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014e4:	ldr	x17, [x16, #128]
  4014e8:	add	x16, x16, #0x80
  4014ec:	br	x17

00000000004014f0 <bindtextdomain@plt>:
  4014f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4014f4:	ldr	x17, [x16, #136]
  4014f8:	add	x16, x16, #0x88
  4014fc:	br	x17

0000000000401500 <__libc_start_main@plt>:
  401500:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401504:	ldr	x17, [x16, #144]
  401508:	add	x16, x16, #0x90
  40150c:	br	x17

0000000000401510 <getpwnam@plt>:
  401510:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401514:	ldr	x17, [x16, #152]
  401518:	add	x16, x16, #0x98
  40151c:	br	x17

0000000000401520 <tgetent@plt>:
  401520:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401524:	ldr	x17, [x16, #160]
  401528:	add	x16, x16, #0xa0
  40152c:	br	x17

0000000000401530 <readdir@plt>:
  401530:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401534:	ldr	x17, [x16, #168]
  401538:	add	x16, x16, #0xa8
  40153c:	br	x17

0000000000401540 <realloc@plt>:
  401540:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401544:	ldr	x17, [x16, #176]
  401548:	add	x16, x16, #0xb0
  40154c:	br	x17

0000000000401550 <getc@plt>:
  401550:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401554:	ldr	x17, [x16, #184]
  401558:	add	x16, x16, #0xb8
  40155c:	br	x17

0000000000401560 <closedir@plt>:
  401560:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401564:	ldr	x17, [x16, #192]
  401568:	add	x16, x16, #0xc0
  40156c:	br	x17

0000000000401570 <__stack_chk_fail@plt>:
  401570:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401574:	ldr	x17, [x16, #200]
  401578:	add	x16, x16, #0xc8
  40157c:	br	x17

0000000000401580 <close@plt>:
  401580:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401584:	ldr	x17, [x16, #208]
  401588:	add	x16, x16, #0xd0
  40158c:	br	x17

0000000000401590 <strrchr@plt>:
  401590:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401594:	ldr	x17, [x16, #216]
  401598:	add	x16, x16, #0xd8
  40159c:	br	x17

00000000004015a0 <__gmon_start__@plt>:
  4015a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015a4:	ldr	x17, [x16, #224]
  4015a8:	add	x16, x16, #0xe0
  4015ac:	br	x17

00000000004015b0 <abort@plt>:
  4015b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015b4:	ldr	x17, [x16, #232]
  4015b8:	add	x16, x16, #0xe8
  4015bc:	br	x17

00000000004015c0 <fread_unlocked@plt>:
  4015c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015c4:	ldr	x17, [x16, #240]
  4015c8:	add	x16, x16, #0xf0
  4015cc:	br	x17

00000000004015d0 <textdomain@plt>:
  4015d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015d4:	ldr	x17, [x16, #248]
  4015d8:	add	x16, x16, #0xf8
  4015dc:	br	x17

00000000004015e0 <getopt_long@plt>:
  4015e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015e4:	ldr	x17, [x16, #256]
  4015e8:	add	x16, x16, #0x100
  4015ec:	br	x17

00000000004015f0 <strcmp@plt>:
  4015f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4015f4:	ldr	x17, [x16, #264]
  4015f8:	add	x16, x16, #0x108
  4015fc:	br	x17

0000000000401600 <getpwuid@plt>:
  401600:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401604:	ldr	x17, [x16, #272]
  401608:	add	x16, x16, #0x110
  40160c:	br	x17

0000000000401610 <__ctype_b_loc@plt>:
  401610:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401614:	ldr	x17, [x16, #280]
  401618:	add	x16, x16, #0x118
  40161c:	br	x17

0000000000401620 <strtol@plt>:
  401620:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401624:	ldr	x17, [x16, #288]
  401628:	add	x16, x16, #0x120
  40162c:	br	x17

0000000000401630 <free@plt>:
  401630:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401634:	ldr	x17, [x16, #296]
  401638:	add	x16, x16, #0x128
  40163c:	br	x17

0000000000401640 <strchr@plt>:
  401640:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401644:	ldr	x17, [x16, #304]
  401648:	add	x16, x16, #0x130
  40164c:	br	x17

0000000000401650 <read@plt>:
  401650:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401654:	ldr	x17, [x16, #312]
  401658:	add	x16, x16, #0x138
  40165c:	br	x17

0000000000401660 <isatty@plt>:
  401660:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401664:	ldr	x17, [x16, #320]
  401668:	add	x16, x16, #0x140
  40166c:	br	x17

0000000000401670 <tgetstr@plt>:
  401670:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401674:	ldr	x17, [x16, #328]
  401678:	add	x16, x16, #0x148
  40167c:	br	x17

0000000000401680 <dcgettext@plt>:
  401680:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401684:	ldr	x17, [x16, #336]
  401688:	add	x16, x16, #0x150
  40168c:	br	x17

0000000000401690 <__isoc99_sscanf@plt>:
  401690:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401694:	ldr	x17, [x16, #344]
  401698:	add	x16, x16, #0x158
  40169c:	br	x17

00000000004016a0 <strncpy@plt>:
  4016a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016a4:	ldr	x17, [x16, #352]
  4016a8:	add	x16, x16, #0x160
  4016ac:	br	x17

00000000004016b0 <__assert_fail@plt>:
  4016b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016b4:	ldr	x17, [x16, #360]
  4016b8:	add	x16, x16, #0x168
  4016bc:	br	x17

00000000004016c0 <getenv@plt>:
  4016c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016c4:	ldr	x17, [x16, #368]
  4016c8:	add	x16, x16, #0x170
  4016cc:	br	x17

00000000004016d0 <putchar@plt>:
  4016d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016d4:	ldr	x17, [x16, #376]
  4016d8:	add	x16, x16, #0x178
  4016dc:	br	x17

00000000004016e0 <__xstat@plt>:
  4016e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016e4:	ldr	x17, [x16, #384]
  4016e8:	add	x16, x16, #0x180
  4016ec:	br	x17

00000000004016f0 <fprintf@plt>:
  4016f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4016f4:	ldr	x17, [x16, #392]
  4016f8:	add	x16, x16, #0x188
  4016fc:	br	x17

0000000000401700 <ioctl@plt>:
  401700:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401704:	ldr	x17, [x16, #400]
  401708:	add	x16, x16, #0x190
  40170c:	br	x17

0000000000401710 <setlocale@plt>:
  401710:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401714:	ldr	x17, [x16, #408]
  401718:	add	x16, x16, #0x198
  40171c:	br	x17

0000000000401720 <ferror@plt>:
  401720:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401724:	ldr	x17, [x16, #416]
  401728:	add	x16, x16, #0x1a0
  40172c:	br	x17

0000000000401730 <tigetstr@plt>:
  401730:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401734:	ldr	x17, [x16, #424]
  401738:	add	x16, x16, #0x1a8
  40173c:	br	x17

Disassembly of section .text:

0000000000401740 <.text>:
  401740:	mov	x29, #0x0                   	// #0
  401744:	mov	x30, #0x0                   	// #0
  401748:	mov	x5, x0
  40174c:	ldr	x1, [sp]
  401750:	add	x2, sp, #0x8
  401754:	mov	x6, sp
  401758:	movz	x0, #0x0, lsl #48
  40175c:	movk	x0, #0x0, lsl #32
  401760:	movk	x0, #0x40, lsl #16
  401764:	movk	x0, #0x18f8
  401768:	movz	x3, #0x0, lsl #48
  40176c:	movk	x3, #0x0, lsl #32
  401770:	movk	x3, #0x40, lsl #16
  401774:	movk	x3, #0x4668
  401778:	movz	x4, #0x0, lsl #48
  40177c:	movk	x4, #0x0, lsl #32
  401780:	movk	x4, #0x40, lsl #16
  401784:	movk	x4, #0x46e8
  401788:	bl	401500 <__libc_start_main@plt>
  40178c:	bl	4015b0 <abort@plt>
  401790:	adrp	x0, 415000 <tigetstr@plt+0x138d0>
  401794:	ldr	x0, [x0, #4064]
  401798:	cbz	x0, 4017a0 <tigetstr@plt+0x70>
  40179c:	b	4015a0 <__gmon_start__@plt>
  4017a0:	ret
  4017a4:	nop
  4017a8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4017ac:	add	x0, x0, #0x260
  4017b0:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4017b4:	add	x1, x1, #0x260
  4017b8:	cmp	x1, x0
  4017bc:	b.eq	4017d4 <tigetstr@plt+0xa4>  // b.none
  4017c0:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  4017c4:	ldr	x1, [x1, #1800]
  4017c8:	cbz	x1, 4017d4 <tigetstr@plt+0xa4>
  4017cc:	mov	x16, x1
  4017d0:	br	x16
  4017d4:	ret
  4017d8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4017dc:	add	x0, x0, #0x260
  4017e0:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  4017e4:	add	x1, x1, #0x260
  4017e8:	sub	x1, x1, x0
  4017ec:	lsr	x2, x1, #63
  4017f0:	add	x1, x2, x1, asr #3
  4017f4:	cmp	xzr, x1, asr #1
  4017f8:	asr	x1, x1, #1
  4017fc:	b.eq	401814 <tigetstr@plt+0xe4>  // b.none
  401800:	adrp	x2, 404000 <tigetstr@plt+0x28d0>
  401804:	ldr	x2, [x2, #1808]
  401808:	cbz	x2, 401814 <tigetstr@plt+0xe4>
  40180c:	mov	x16, x2
  401810:	br	x16
  401814:	ret
  401818:	stp	x29, x30, [sp, #-32]!
  40181c:	mov	x29, sp
  401820:	str	x19, [sp, #16]
  401824:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  401828:	ldrb	w0, [x19, #656]
  40182c:	cbnz	w0, 40183c <tigetstr@plt+0x10c>
  401830:	bl	4017a8 <tigetstr@plt+0x78>
  401834:	mov	w0, #0x1                   	// #1
  401838:	strb	w0, [x19, #656]
  40183c:	ldr	x19, [sp, #16]
  401840:	ldp	x29, x30, [sp], #32
  401844:	ret
  401848:	b	4017d8 <tigetstr@plt+0xa8>
  40184c:	cmp	w0, #0x6
  401850:	b.ls	40185c <tigetstr@plt+0x12c>  // b.plast
  401854:	mov	x0, xzr
  401858:	ret
  40185c:	adrp	x8, 404000 <tigetstr@plt+0x28d0>
  401860:	add	x8, x8, #0x808
  401864:	ldr	x0, [x8, w0, uxtw #3]
  401868:	ret
  40186c:	stp	x29, x30, [sp, #-32]!
  401870:	stp	x20, x19, [sp, #16]
  401874:	mov	x29, sp
  401878:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  40187c:	ldr	x19, [x20, #608]
  401880:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  401884:	add	x1, x1, #0xaa0
  401888:	mov	w2, #0x5                   	// #5
  40188c:	mov	x0, xzr
  401890:	bl	401680 <dcgettext@plt>
  401894:	adrp	x2, 404000 <tigetstr@plt+0x28d0>
  401898:	mov	x1, x0
  40189c:	add	x2, x2, #0xab4
  4018a0:	mov	x0, x19
  4018a4:	bl	4016f0 <fprintf@plt>
  4018a8:	ldr	x19, [x20, #608]
  4018ac:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  4018b0:	add	x1, x1, #0xab9
  4018b4:	mov	w2, #0x5                   	// #5
  4018b8:	mov	x0, xzr
  4018bc:	bl	401680 <dcgettext@plt>
  4018c0:	mov	x1, x0
  4018c4:	mov	x0, x19
  4018c8:	bl	4016f0 <fprintf@plt>
  4018cc:	ldr	x19, [x20, #608]
  4018d0:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  4018d4:	add	x1, x1, #0xaf6
  4018d8:	mov	w2, #0x5                   	// #5
  4018dc:	mov	x0, xzr
  4018e0:	bl	401680 <dcgettext@plt>
  4018e4:	mov	x1, x0
  4018e8:	mov	x0, x19
  4018ec:	ldp	x20, x19, [sp, #16]
  4018f0:	ldp	x29, x30, [sp], #32
  4018f4:	b	4016f0 <fprintf@plt>
  4018f8:	stp	x29, x30, [sp, #-96]!
  4018fc:	stp	x28, x27, [sp, #16]
  401900:	stp	x26, x25, [sp, #32]
  401904:	stp	x24, x23, [sp, #48]
  401908:	stp	x22, x21, [sp, #64]
  40190c:	stp	x20, x19, [sp, #80]
  401910:	mov	x29, sp
  401914:	sub	sp, sp, #0x4, lsl #12
  401918:	sub	sp, sp, #0x770
  40191c:	adrp	x8, 415000 <tigetstr@plt+0x138d0>
  401920:	ldr	x8, [x8, #3536]
  401924:	mov	x22, x1
  401928:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  40192c:	mov	w23, w0
  401930:	add	x1, x1, #0x840
  401934:	add	x0, sp, #0x70
  401938:	mov	w2, #0x260                 	// #608
  40193c:	stur	x8, [x29, #-16]
  401940:	str	xzr, [sp, #88]
  401944:	bl	4013e0 <memcpy@plt>
  401948:	adrp	x0, 404000 <tigetstr@plt+0x28d0>
  40194c:	add	x0, x0, #0xd96
  401950:	bl	4016c0 <getenv@plt>
  401954:	cbz	x0, 401990 <tigetstr@plt+0x260>
  401958:	ldrb	w8, [x0]
  40195c:	cbz	w8, 401990 <tigetstr@plt+0x260>
  401960:	add	x1, sp, #0x2, lsl #12
  401964:	add	x1, x1, #0x758
  401968:	mov	w2, wzr
  40196c:	bl	401620 <strtol@plt>
  401970:	mov	w9, #0xfffd                	// #65533
  401974:	sub	x8, x0, #0x1
  401978:	movk	w9, #0x7fff, lsl #16
  40197c:	cmp	x8, x9
  401980:	b.hi	401990 <tigetstr@plt+0x260>  // b.pmore
  401984:	ldr	x8, [sp, #10072]
  401988:	ldrb	w8, [x8]
  40198c:	cbz	w8, 4019b8 <tigetstr@plt+0x288>
  401990:	add	x2, sp, #0x6d0
  401994:	mov	w0, #0x1                   	// #1
  401998:	mov	w1, #0x5413                	// #21523
  40199c:	bl	401700 <ioctl@plt>
  4019a0:	mov	w8, w0
  4019a4:	mov	w0, #0x84                  	// #132
  4019a8:	tbnz	w8, #31, 4019b8 <tigetstr@plt+0x288>
  4019ac:	ldrh	w8, [sp, #1746]
  4019b0:	cmp	w8, #0x0
  4019b4:	csel	w0, w0, w8, eq  // eq = none
  4019b8:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  4019bc:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  4019c0:	str	w0, [x20, #448]
  4019c4:	add	x1, x1, #0xaf5
  4019c8:	mov	w0, #0x6                   	// #6
  4019cc:	bl	401710 <setlocale@plt>
  4019d0:	adrp	x19, 404000 <tigetstr@plt+0x28d0>
  4019d4:	add	x19, x19, #0xc90
  4019d8:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  4019dc:	add	x1, x1, #0xc97
  4019e0:	mov	x0, x19
  4019e4:	bl	4014f0 <bindtextdomain@plt>
  4019e8:	mov	x0, x19
  4019ec:	bl	4015d0 <textdomain@plt>
  4019f0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x0, [x8, #648]
  4019f8:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  4019fc:	add	x1, x1, #0xca9
  401a00:	bl	4015f0 <strcmp@plt>
  401a04:	cbz	w0, 401a18 <tigetstr@plt+0x2e8>
  401a08:	mov	w0, #0x1                   	// #1
  401a0c:	bl	401660 <isatty@plt>
  401a10:	cbnz	w0, 401a30 <tigetstr@plt+0x300>
  401a14:	b	401a48 <tigetstr@plt+0x318>
  401a18:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401a1c:	mov	w9, #0x1                   	// #1
  401a20:	strb	w9, [x8, #664]
  401a24:	mov	w0, #0x1                   	// #1
  401a28:	bl	401660 <isatty@plt>
  401a2c:	cbz	w0, 401a48 <tigetstr@plt+0x318>
  401a30:	mov	w0, #0xe                   	// #14
  401a34:	bl	4014b0 <nl_langinfo@plt>
  401a38:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  401a3c:	add	x1, x1, #0xcb4
  401a40:	bl	4015f0 <strcmp@plt>
  401a44:	cbz	w0, 401aa8 <tigetstr@plt+0x378>
  401a48:	mov	w0, #0x1                   	// #1
  401a4c:	bl	401660 <isatty@plt>
  401a50:	cbz	w0, 401a9c <tigetstr@plt+0x36c>
  401a54:	adrp	x0, 404000 <tigetstr@plt+0x28d0>
  401a58:	add	x0, x0, #0xcba
  401a5c:	bl	4016c0 <getenv@plt>
  401a60:	cbz	x0, 401a9c <tigetstr@plt+0x36c>
  401a64:	ldrb	w8, [x0]
  401a68:	cbz	w8, 401a9c <tigetstr@plt+0x36c>
  401a6c:	mov	w1, #0x1                   	// #1
  401a70:	mov	x0, xzr
  401a74:	mov	x2, xzr
  401a78:	bl	401410 <setupterm@plt>
  401a7c:	cbnz	w0, 401a9c <tigetstr@plt+0x36c>
  401a80:	adrp	x0, 404000 <tigetstr@plt+0x28d0>
  401a84:	add	x0, x0, #0xcbf
  401a88:	bl	401730 <tigetstr@plt>
  401a8c:	cbz	x0, 401a9c <tigetstr@plt+0x36c>
  401a90:	adrp	x0, 404000 <tigetstr@plt+0x28d0>
  401a94:	add	x0, x0, #0xcbf
  401a98:	bl	401730 <tigetstr@plt>
  401a9c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401aa0:	add	x8, x8, #0x200
  401aa4:	b	401ab0 <tigetstr@plt+0x380>
  401aa8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401aac:	add	x8, x8, #0x1d0
  401ab0:	adrp	x21, 404000 <tigetstr@plt+0x28d0>
  401ab4:	adrp	x28, 404000 <tigetstr@plt+0x28d0>
  401ab8:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  401abc:	adrp	x24, 404000 <tigetstr@plt+0x28d0>
  401ac0:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  401ac4:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  401ac8:	mov	w19, #0x7                   	// #7
  401acc:	add	x21, x21, #0xcc4
  401ad0:	add	x28, x28, #0x718
  401ad4:	add	x25, x25, #0x1c8
  401ad8:	add	x24, x24, #0xcba
  401adc:	mov	w26, #0x1                   	// #1
  401ae0:	add	x27, x27, #0x2a0
  401ae4:	str	xzr, [sp, #72]
  401ae8:	str	x8, [x9, #456]
  401aec:	add	x3, sp, #0x70
  401af0:	mov	w0, w23
  401af4:	mov	x1, x22
  401af8:	mov	x2, x21
  401afc:	mov	x4, xzr
  401b00:	bl	4015e0 <getopt_long@plt>
  401b04:	add	w8, w0, #0x1
  401b08:	cmp	w8, #0x76
  401b0c:	b.hi	402814 <tigetstr@plt+0x10e4>  // b.pmore
  401b10:	adr	x9, 401b20 <tigetstr@plt+0x3f0>
  401b14:	ldrh	w10, [x28, x8, lsl #1]
  401b18:	add	x9, x9, x10, lsl #2
  401b1c:	br	x9
  401b20:	add	x8, x25, #0x38
  401b24:	str	x8, [x25]
  401b28:	b	401aec <tigetstr@plt+0x3bc>
  401b2c:	strb	w26, [x27, #16]
  401b30:	strb	w26, [x27]
  401b34:	b	401aec <tigetstr@plt+0x3bc>
  401b38:	ldr	x8, [sp, #72]
  401b3c:	cbnz	w8, 402814 <tigetstr@plt+0x10e4>
  401b40:	mov	x0, x24
  401b44:	bl	4016c0 <getenv@plt>
  401b48:	str	xzr, [sp, #72]
  401b4c:	cbz	x0, 401aec <tigetstr@plt+0x3bc>
  401b50:	mov	x1, x0
  401b54:	add	x0, sp, #0x2d0
  401b58:	bl	401520 <tgetent@plt>
  401b5c:	cmp	w0, #0x1
  401b60:	str	xzr, [sp, #72]
  401b64:	b.lt	401aec <tigetstr@plt+0x3bc>  // b.tstop
  401b68:	bl	4014a0 <getpid@plt>
  401b6c:	str	x0, [sp, #72]
  401b70:	b	401aec <tigetstr@plt+0x3bc>
  401b74:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401b78:	strb	w26, [x8, #668]
  401b7c:	b	401aec <tigetstr@plt+0x3bc>
  401b80:	add	x8, x25, #0x8
  401b84:	str	x8, [x25]
  401b88:	b	401aec <tigetstr@plt+0x3bc>
  401b8c:	strb	w26, [x27, #12]
  401b90:	strb	w26, [x27]
  401b94:	b	401aec <tigetstr@plt+0x3bc>
  401b98:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401b9c:	strb	w26, [x8, #696]
  401ba0:	b	401aec <tigetstr@plt+0x3bc>
  401ba4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401ba8:	strb	w26, [x8, #676]
  401bac:	b	401aec <tigetstr@plt+0x3bc>
  401bb0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401bb4:	strb	w26, [x8, #704]
  401bb8:	b	401aec <tigetstr@plt+0x3bc>
  401bbc:	add	x8, x25, #0x68
  401bc0:	str	x8, [x25]
  401bc4:	b	401aec <tigetstr@plt+0x3bc>
  401bc8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401bcc:	strb	w26, [x8, #672]
  401bd0:	b	401aec <tigetstr@plt+0x3bc>
  401bd4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401bd8:	ldr	x19, [x8, #616]
  401bdc:	adrp	x0, 404000 <tigetstr@plt+0x28d0>
  401be0:	add	x0, x0, #0xd7a
  401be4:	mov	x1, x19
  401be8:	bl	4015f0 <strcmp@plt>
  401bec:	cbz	w0, 401ce8 <tigetstr@plt+0x5b8>
  401bf0:	adrp	x0, 404000 <tigetstr@plt+0x28d0>
  401bf4:	add	x0, x0, #0xd81
  401bf8:	mov	x1, x19
  401bfc:	bl	4015f0 <strcmp@plt>
  401c00:	cbz	w0, 401cf0 <tigetstr@plt+0x5c0>
  401c04:	adrp	x0, 404000 <tigetstr@plt+0x28d0>
  401c08:	add	x0, x0, #0xd85
  401c0c:	mov	x1, x19
  401c10:	bl	4015f0 <strcmp@plt>
  401c14:	cbz	w0, 401cf8 <tigetstr@plt+0x5c8>
  401c18:	adrp	x0, 404000 <tigetstr@plt+0x28d0>
  401c1c:	add	x0, x0, #0xd89
  401c20:	mov	x1, x19
  401c24:	bl	4015f0 <strcmp@plt>
  401c28:	cbz	w0, 401d00 <tigetstr@plt+0x5d0>
  401c2c:	adrp	x0, 404000 <tigetstr@plt+0x28d0>
  401c30:	add	x0, x0, #0xc0f
  401c34:	mov	x1, x19
  401c38:	bl	4015f0 <strcmp@plt>
  401c3c:	cbz	w0, 401d08 <tigetstr@plt+0x5d8>
  401c40:	adrp	x0, 404000 <tigetstr@plt+0x28d0>
  401c44:	add	x0, x0, #0xd8d
  401c48:	mov	x1, x19
  401c4c:	bl	4015f0 <strcmp@plt>
  401c50:	cbz	w0, 401d10 <tigetstr@plt+0x5e0>
  401c54:	adrp	x0, 404000 <tigetstr@plt+0x28d0>
  401c58:	add	x0, x0, #0xd92
  401c5c:	mov	x1, x19
  401c60:	bl	4015f0 <strcmp@plt>
  401c64:	cbnz	w0, 402814 <tigetstr@plt+0x10e4>
  401c68:	mov	w19, #0x6                   	// #6
  401c6c:	b	401d14 <tigetstr@plt+0x5e4>
  401c70:	ldr	x8, [sp, #72]
  401c74:	cbnz	w8, 402814 <tigetstr@plt+0x10e4>
  401c78:	mov	x0, x24
  401c7c:	bl	4016c0 <getenv@plt>
  401c80:	cbz	x0, 402768 <tigetstr@plt+0x1038>
  401c84:	mov	x1, x0
  401c88:	add	x0, sp, #0x2d0
  401c8c:	bl	401520 <tgetent@plt>
  401c90:	cmp	w0, #0x0
  401c94:	b.le	4027b8 <tigetstr@plt+0x1088>
  401c98:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401c9c:	ldr	x0, [x8, #616]
  401ca0:	mov	w2, #0xa                   	// #10
  401ca4:	mov	x1, xzr
  401ca8:	bl	401620 <strtol@plt>
  401cac:	str	x0, [sp, #72]
  401cb0:	cbnz	w0, 401aec <tigetstr@plt+0x3bc>
  401cb4:	b	402814 <tigetstr@plt+0x10e4>
  401cb8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401cbc:	strb	w26, [x8, #700]
  401cc0:	b	401aec <tigetstr@plt+0x3bc>
  401cc4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401cc8:	strb	w26, [x8, #708]
  401ccc:	b	401aec <tigetstr@plt+0x3bc>
  401cd0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401cd4:	strb	w26, [x8, #680]
  401cd8:	b	401aec <tigetstr@plt+0x3bc>
  401cdc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401ce0:	strb	w26, [x8, #692]
  401ce4:	b	401aec <tigetstr@plt+0x3bc>
  401ce8:	mov	w19, wzr
  401cec:	b	401d14 <tigetstr@plt+0x5e4>
  401cf0:	mov	w19, #0x1                   	// #1
  401cf4:	b	401d14 <tigetstr@plt+0x5e4>
  401cf8:	mov	w19, #0x2                   	// #2
  401cfc:	b	401d14 <tigetstr@plt+0x5e4>
  401d00:	mov	w19, #0x3                   	// #3
  401d04:	b	401d14 <tigetstr@plt+0x5e4>
  401d08:	mov	w19, #0x4                   	// #4
  401d0c:	b	401d14 <tigetstr@plt+0x5e4>
  401d10:	mov	w19, #0x5                   	// #5
  401d14:	bl	4014a0 <getpid@plt>
  401d18:	adrp	x8, 404000 <tigetstr@plt+0x28d0>
  401d1c:	add	x8, x8, #0x808
  401d20:	ldr	x4, [x8, w19, uxtw #3]
  401d24:	adrp	x2, 405000 <tigetstr@plt+0x38d0>
  401d28:	mov	w3, w0
  401d2c:	add	x0, sp, #0x6d0
  401d30:	mov	w1, #0x32                  	// #50
  401d34:	add	x2, x2, #0x333
  401d38:	bl	401480 <snprintf@plt>
  401d3c:	add	x2, sp, #0x2, lsl #12
  401d40:	add	x1, sp, #0x6d0
  401d44:	add	x2, x2, #0x758
  401d48:	mov	w0, wzr
  401d4c:	bl	4016e0 <__xstat@plt>
  401d50:	cbz	w0, 401aec <tigetstr@plt+0x3bc>
  401d54:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401d58:	ldr	x19, [x8, #608]
  401d5c:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  401d60:	add	x1, x1, #0xd0b
  401d64:	mov	w2, #0x5                   	// #5
  401d68:	mov	x0, xzr
  401d6c:	bl	401680 <dcgettext@plt>
  401d70:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401d74:	ldr	x2, [x8, #616]
  401d78:	mov	x1, x0
  401d7c:	mov	x0, x19
  401d80:	bl	4016f0 <fprintf@plt>
  401d84:	mov	w0, #0x1                   	// #1
  401d88:	b	402208 <tigetstr@plt+0xad8>
  401d8c:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  401d90:	str	w19, [sp, #68]
  401d94:	ldrsw	x19, [x21, #624]
  401d98:	sub	w8, w23, #0x1
  401d9c:	cmp	w19, w8
  401da0:	b.ne	401e64 <tigetstr@plt+0x734>  // b.any
  401da4:	bl	401610 <__ctype_b_loc@plt>
  401da8:	mov	x8, x0
  401dac:	ldr	x0, [x22, x19, lsl #3]
  401db0:	ldr	x8, [x8]
  401db4:	ldrb	w9, [x0]
  401db8:	ldrh	w8, [x8, x9, lsl #1]
  401dbc:	add	w9, w19, #0x1
  401dc0:	str	w9, [x21, #624]
  401dc4:	tbnz	w8, #11, 401e7c <tigetstr@plt+0x74c>
  401dc8:	bl	401510 <getpwnam@plt>
  401dcc:	cbz	x0, 4027e8 <tigetstr@plt+0x10b8>
  401dd0:	mov	x27, x0
  401dd4:	mov	w28, #0x1                   	// #1
  401dd8:	ldr	w8, [x21, #624]
  401ddc:	cmp	w8, w23
  401de0:	b.eq	401ea8 <tigetstr@plt+0x778>  // b.none
  401de4:	b	402814 <tigetstr@plt+0x10e4>
  401de8:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  401dec:	ldr	x19, [x20, #608]
  401df0:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  401df4:	add	x1, x1, #0xaa0
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	mov	x0, xzr
  401e00:	bl	401680 <dcgettext@plt>
  401e04:	adrp	x2, 404000 <tigetstr@plt+0x28d0>
  401e08:	mov	x1, x0
  401e0c:	add	x2, x2, #0xab4
  401e10:	mov	x0, x19
  401e14:	bl	4016f0 <fprintf@plt>
  401e18:	ldr	x19, [x20, #608]
  401e1c:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  401e20:	add	x1, x1, #0xab9
  401e24:	mov	w2, #0x5                   	// #5
  401e28:	mov	x0, xzr
  401e2c:	bl	401680 <dcgettext@plt>
  401e30:	mov	x1, x0
  401e34:	mov	x0, x19
  401e38:	bl	4016f0 <fprintf@plt>
  401e3c:	ldr	x19, [x20, #608]
  401e40:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  401e44:	add	x1, x1, #0xaf6
  401e48:	mov	w2, #0x5                   	// #5
  401e4c:	mov	x0, xzr
  401e50:	bl	401680 <dcgettext@plt>
  401e54:	mov	x1, x0
  401e58:	mov	x0, x19
  401e5c:	bl	4016f0 <fprintf@plt>
  401e60:	b	402204 <tigetstr@plt+0xad4>
  401e64:	mov	x27, xzr
  401e68:	mov	w28, #0x1                   	// #1
  401e6c:	ldr	w8, [x21, #624]
  401e70:	cmp	w8, w23
  401e74:	b.eq	401ea8 <tigetstr@plt+0x778>  // b.none
  401e78:	b	402814 <tigetstr@plt+0x10e4>
  401e7c:	add	x1, sp, #0x50
  401e80:	mov	w2, #0xa                   	// #10
  401e84:	bl	401620 <strtol@plt>
  401e88:	ldr	x8, [sp, #80]
  401e8c:	ldrb	w8, [x8]
  401e90:	cbnz	w8, 402814 <tigetstr@plt+0x10e4>
  401e94:	mov	x28, x0
  401e98:	mov	x27, xzr
  401e9c:	ldr	w8, [x21, #624]
  401ea0:	cmp	w8, w23
  401ea4:	b.ne	402814 <tigetstr@plt+0x10e4>  // b.any
  401ea8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401eac:	add	x8, x8, #0x29c
  401eb0:	ldrb	w9, [x8, #8]
  401eb4:	ldrsw	x10, [x20, #448]
  401eb8:	ldrb	w8, [x8]
  401ebc:	mov	w11, #0x2001                	// #8193
  401ec0:	cmp	w9, #0x0
  401ec4:	csinc	x20, x11, x10, ne  // ne = any
  401ec8:	cmp	w8, #0x1
  401ecc:	b.ne	401eec <tigetstr@plt+0x7bc>  // b.any
  401ed0:	mov	x0, x20
  401ed4:	bl	4014d0 <malloc@plt>
  401ed8:	mov	x19, x0
  401edc:	cbnz	x0, 401ef0 <tigetstr@plt+0x7c0>
  401ee0:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401ee4:	add	x0, x0, #0x342
  401ee8:	b	402830 <tigetstr@plt+0x1100>
  401eec:	mov	x19, xzr
  401ef0:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401ef4:	add	x0, x0, #0x349
  401ef8:	bl	401470 <opendir@plt>
  401efc:	cbz	x0, 402828 <tigetstr@plt+0x10f8>
  401f00:	mov	x25, x0
  401f04:	str	x19, [sp, #56]
  401f08:	bl	401530 <readdir@plt>
  401f0c:	cbz	x0, 401f2c <tigetstr@plt+0x7fc>
  401f10:	adrp	x23, 405000 <tigetstr@plt+0x38d0>
  401f14:	adrp	x22, 404000 <tigetstr@plt+0x28d0>
  401f18:	mov	w26, #0x1                   	// #1
  401f1c:	add	x23, x23, #0x349
  401f20:	add	x22, x22, #0xd90
  401f24:	str	x20, [sp, #24]
  401f28:	b	4022f8 <tigetstr@plt+0xbc8>
  401f2c:	mov	w26, #0x1                   	// #1
  401f30:	mov	x0, x25
  401f34:	bl	401560 <closedir@plt>
  401f38:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  401f3c:	ldr	x19, [x22, #728]
  401f40:	cbz	x19, 401f5c <tigetstr@plt+0x82c>
  401f44:	mov	x21, x19
  401f48:	ldr	w8, [x21, #84]
  401f4c:	cmp	w8, #0x1
  401f50:	b.eq	401f78 <tigetstr@plt+0x848>  // b.none
  401f54:	ldr	x21, [x21, #184]
  401f58:	cbnz	x21, 401f48 <tigetstr@plt+0x818>
  401f5c:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  401f60:	add	x0, x0, #0x3d0
  401f64:	mov	w1, #0x1                   	// #1
  401f68:	mov	w2, wzr
  401f6c:	bl	4040a8 <tigetstr@plt+0x2978>
  401f70:	ldr	x19, [x22, #728]
  401f74:	mov	x21, x0
  401f78:	cbnz	x19, 401fc8 <tigetstr@plt+0x898>
  401f7c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  401f80:	ldrb	w8, [x8, #668]
  401f84:	cmp	w8, #0x1
  401f88:	b.ne	401f94 <tigetstr@plt+0x864>  // b.any
  401f8c:	ldr	x0, [sp, #56]
  401f90:	bl	401630 <free@plt>
  401f94:	cbnz	w26, 40283c <tigetstr@plt+0x110c>
  401f98:	ldr	x19, [x22, #728]
  401f9c:	cbz	x19, 402034 <tigetstr@plt+0x904>
  401fa0:	ldr	x10, [sp, #72]
  401fa4:	mov	x8, x19
  401fa8:	ldr	w9, [x8, #84]
  401fac:	cmp	w9, w10
  401fb0:	b.eq	401ff0 <tigetstr@plt+0x8c0>  // b.none
  401fb4:	ldr	x8, [x8, #184]
  401fb8:	cbnz	x8, 401fa8 <tigetstr@plt+0x878>
  401fbc:	b	402004 <tigetstr@plt+0x8d4>
  401fc0:	ldr	x19, [x19, #184]
  401fc4:	cbz	x19, 401f7c <tigetstr@plt+0x84c>
  401fc8:	ldr	w8, [x19, #84]
  401fcc:	cmp	w8, #0x2
  401fd0:	b.cc	401fc0 <tigetstr@plt+0x890>  // b.lo, b.ul, b.last
  401fd4:	ldr	x8, [x19, #176]
  401fd8:	cbnz	x8, 401fc0 <tigetstr@plt+0x890>
  401fdc:	mov	x0, x21
  401fe0:	mov	x1, x19
  401fe4:	bl	40430c <tigetstr@plt+0x2bdc>
  401fe8:	str	x21, [x19, #176]
  401fec:	b	401fc0 <tigetstr@plt+0x890>
  401ff0:	ldrb	w9, [x8, #160]
  401ff4:	orr	w9, w9, #0x1
  401ff8:	strb	w9, [x8, #160]
  401ffc:	ldr	x8, [x8, #176]
  402000:	cbnz	x8, 401ff0 <tigetstr@plt+0x8c0>
  402004:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402008:	ldrb	w9, [x8, #692]
  40200c:	cmp	w9, #0x0
  402010:	csinc	w8, w28, wzr, eq  // eq = none
  402014:	cbz	x19, 402044 <tigetstr@plt+0x914>
  402018:	cbz	w9, 402044 <tigetstr@plt+0x914>
  40201c:	ldr	w8, [x19, #84]
  402020:	cmp	w8, w28
  402024:	b.eq	4020d4 <tigetstr@plt+0x9a4>  // b.none
  402028:	ldr	x19, [x19, #184]
  40202c:	cbnz	x19, 40201c <tigetstr@plt+0x8ec>
  402030:	b	4020dc <tigetstr@plt+0x9ac>
  402034:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402038:	ldrb	w8, [x8, #692]
  40203c:	cmp	w8, #0x0
  402040:	csinc	w8, w28, wzr, eq  // eq = none
  402044:	ldr	w1, [sp, #68]
  402048:	cmp	w1, #0x7
  40204c:	b.ne	4020ec <tigetstr@plt+0x9bc>  // b.any
  402050:	ldr	x0, [x22, #728]
  402054:	cbz	x27, 402098 <tigetstr@plt+0x968>
  402058:	cbz	x0, 402070 <tigetstr@plt+0x940>
  40205c:	ldr	w8, [x0, #84]
  402060:	cmp	w8, #0x1
  402064:	b.eq	402070 <tigetstr@plt+0x940>  // b.none
  402068:	ldr	x0, [x0, #184]
  40206c:	cbnz	x0, 40205c <tigetstr@plt+0x92c>
  402070:	ldr	w1, [x27, #16]
  402074:	bl	403d74 <tigetstr@plt+0x2644>
  402078:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40207c:	ldrb	w8, [x8, #712]
  402080:	tbnz	w8, #0, 4020cc <tigetstr@plt+0x99c>
  402084:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402088:	ldr	x19, [x8, #608]
  40208c:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  402090:	add	x1, x1, #0xd4e
  402094:	b	4027c8 <tigetstr@plt+0x1098>
  402098:	cbz	x0, 4020b0 <tigetstr@plt+0x980>
  40209c:	ldr	w9, [x0, #84]
  4020a0:	cmp	w9, w8
  4020a4:	b.eq	4020b0 <tigetstr@plt+0x980>  // b.none
  4020a8:	ldr	x0, [x0, #184]
  4020ac:	cbnz	x0, 40209c <tigetstr@plt+0x96c>
  4020b0:	mov	w2, #0x1                   	// #1
  4020b4:	mov	w3, #0x1                   	// #1
  4020b8:	mov	w4, #0x1                   	// #1
  4020bc:	mov	w1, wzr
  4020c0:	mov	w5, wzr
  4020c4:	mov	w6, wzr
  4020c8:	bl	402a54 <tigetstr@plt+0x1324>
  4020cc:	mov	x19, xzr
  4020d0:	b	4021ac <tigetstr@plt+0xa7c>
  4020d4:	ldr	x8, [x19, #176]
  4020d8:	cbnz	x8, 40218c <tigetstr@plt+0xa5c>
  4020dc:	mov	w8, #0x1                   	// #1
  4020e0:	ldr	w1, [sp, #68]
  4020e4:	cmp	w1, #0x7
  4020e8:	b.eq	402050 <tigetstr@plt+0x920>  // b.none
  4020ec:	add	x2, sp, #0x58
  4020f0:	mov	x0, xzr
  4020f4:	bl	4028d4 <tigetstr@plt+0x11a4>
  4020f8:	ldr	x19, [sp, #88]
  4020fc:	cbz	x19, 4021ac <tigetstr@plt+0xa7c>
  402100:	adrp	x20, 405000 <tigetstr@plt+0x38d0>
  402104:	add	x20, x20, #0x3d2
  402108:	mov	x21, x19
  40210c:	b	402118 <tigetstr@plt+0x9e8>
  402110:	ldr	x21, [x21, #16]
  402114:	cbz	x21, 4021ac <tigetstr@plt+0xa7c>
  402118:	ldr	x3, [x21]
  40211c:	add	x0, sp, #0x2, lsl #12
  402120:	add	x0, x0, #0x758
  402124:	mov	w1, #0xe                   	// #14
  402128:	mov	x2, x20
  40212c:	bl	401480 <snprintf@plt>
  402130:	add	x0, sp, #0x2, lsl #12
  402134:	add	x0, x0, #0x758
  402138:	bl	404410 <tigetstr@plt+0x2ce0>
  40213c:	ldr	x23, [x21, #8]
  402140:	cbz	x23, 402110 <tigetstr@plt+0x9e0>
  402144:	ldr	x0, [x23]
  402148:	mov	w2, #0x1                   	// #1
  40214c:	mov	w3, #0x1                   	// #1
  402150:	mov	w4, #0x1                   	// #1
  402154:	mov	w1, wzr
  402158:	mov	w5, wzr
  40215c:	mov	w6, wzr
  402160:	bl	402a54 <tigetstr@plt+0x1324>
  402164:	ldr	x23, [x23, #8]
  402168:	cbnz	x23, 402144 <tigetstr@plt+0xa14>
  40216c:	b	402110 <tigetstr@plt+0x9e0>
  402170:	mov	x0, x20
  402174:	mov	x1, x19
  402178:	str	xzr, [x20, #168]
  40217c:	bl	40430c <tigetstr@plt+0x2bdc>
  402180:	ldr	x8, [x20, #176]
  402184:	mov	x19, x20
  402188:	cbz	x8, 4020dc <tigetstr@plt+0x9ac>
  40218c:	ldr	x0, [x8, #168]
  402190:	mov	x20, x8
  402194:	cbz	x0, 402170 <tigetstr@plt+0xa40>
  402198:	ldr	x21, [x0, #8]
  40219c:	bl	401630 <free@plt>
  4021a0:	mov	x0, x21
  4021a4:	cbnz	x21, 402198 <tigetstr@plt+0xa68>
  4021a8:	b	402170 <tigetstr@plt+0xa40>
  4021ac:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  4021b0:	ldr	x0, [x20, #736]
  4021b4:	cbz	x0, 4021c0 <tigetstr@plt+0xa90>
  4021b8:	bl	401630 <free@plt>
  4021bc:	str	xzr, [x20, #736]
  4021c0:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  4021c4:	ldr	x0, [x20, #744]
  4021c8:	cbz	x0, 4021d4 <tigetstr@plt+0xaa4>
  4021cc:	bl	401630 <free@plt>
  4021d0:	str	xzr, [x20, #744]
  4021d4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4021d8:	add	x8, x8, #0x2d0
  4021dc:	ldr	x20, [x8, #8]
  4021e0:	str	wzr, [x8]
  4021e4:	cbnz	x20, 402250 <tigetstr@plt+0xb20>
  4021e8:	str	xzr, [x22, #728]
  4021ec:	cbnz	x19, 402298 <tigetstr@plt+0xb68>
  4021f0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4021f4:	ldrb	w8, [x8, #664]
  4021f8:	str	xzr, [sp, #88]
  4021fc:	cmp	w8, #0x1
  402200:	b.eq	402780 <tigetstr@plt+0x1050>  // b.none
  402204:	mov	w0, wzr
  402208:	adrp	x9, 415000 <tigetstr@plt+0x138d0>
  40220c:	ldur	x8, [x29, #-16]
  402210:	ldr	x9, [x9, #3536]
  402214:	cmp	x9, x8
  402218:	b.ne	402810 <tigetstr@plt+0x10e0>  // b.any
  40221c:	add	sp, sp, #0x4, lsl #12
  402220:	add	sp, sp, #0x770
  402224:	ldp	x20, x19, [sp, #80]
  402228:	ldp	x22, x21, [sp, #64]
  40222c:	ldp	x24, x23, [sp, #48]
  402230:	ldp	x26, x25, [sp, #32]
  402234:	ldp	x28, x27, [sp, #16]
  402238:	ldp	x29, x30, [sp], #96
  40223c:	ret
  402240:	mov	x0, x20
  402244:	bl	401630 <free@plt>
  402248:	mov	x20, x21
  40224c:	cbz	x21, 4021e8 <tigetstr@plt+0xab8>
  402250:	ldr	x0, [x20, #168]
  402254:	ldr	x21, [x20, #184]
  402258:	cbz	x0, 40226c <tigetstr@plt+0xb3c>
  40225c:	ldr	x23, [x0, #8]
  402260:	bl	401630 <free@plt>
  402264:	mov	x0, x23
  402268:	cbnz	x23, 40225c <tigetstr@plt+0xb2c>
  40226c:	ldr	x8, [x20, #72]
  402270:	cbz	x8, 402240 <tigetstr@plt+0xb10>
  402274:	ldr	x0, [x8]
  402278:	bl	401630 <free@plt>
  40227c:	ldr	x0, [x20, #72]
  402280:	bl	401630 <free@plt>
  402284:	b	402240 <tigetstr@plt+0xb10>
  402288:	mov	x0, x19
  40228c:	bl	401630 <free@plt>
  402290:	mov	x19, x20
  402294:	cbz	x20, 4021f0 <tigetstr@plt+0xac0>
  402298:	ldp	x0, x20, [x19, #8]
  40229c:	cbz	x0, 402288 <tigetstr@plt+0xb58>
  4022a0:	ldr	x21, [x0, #8]
  4022a4:	bl	401630 <free@plt>
  4022a8:	mov	x0, x21
  4022ac:	cbnz	x21, 4022a0 <tigetstr@plt+0xb70>
  4022b0:	b	402288 <tigetstr@plt+0xb58>
  4022b4:	ldp	w3, w2, [sp, #96]
  4022b8:	ldr	w4, [sp, #9968]
  4022bc:	ldr	x0, [sp, #40]
  4022c0:	mov	w1, w21
  4022c4:	mov	x5, xzr
  4022c8:	mov	w6, wzr
  4022cc:	mov	w7, wzr
  4022d0:	bl	403e14 <tigetstr@plt+0x26e4>
  4022d4:	mov	x0, x23
  4022d8:	bl	401490 <fclose@plt>
  4022dc:	mov	w26, wzr
  4022e0:	mov	x0, x24
  4022e4:	bl	401630 <free@plt>
  4022e8:	mov	x23, x20
  4022ec:	mov	x0, x25
  4022f0:	bl	401530 <readdir@plt>
  4022f4:	cbz	x0, 401f30 <tigetstr@plt+0x800>
  4022f8:	add	x19, x0, #0x13
  4022fc:	add	x1, sp, #0x68
  402300:	mov	w2, #0xa                   	// #10
  402304:	mov	x0, x19
  402308:	bl	401620 <strtol@plt>
  40230c:	ldr	x8, [sp, #104]
  402310:	cmp	x8, x19
  402314:	b.eq	4022ec <tigetstr@plt+0xbbc>  // b.none
  402318:	ldrb	w8, [x8]
  40231c:	cbnz	w8, 4022ec <tigetstr@plt+0xbbc>
  402320:	mov	x21, x0
  402324:	mov	x0, x19
  402328:	bl	4013f0 <strlen@plt>
  40232c:	add	x0, x0, #0xf
  402330:	bl	4014d0 <malloc@plt>
  402334:	cbz	x0, 402818 <tigetstr@plt+0x10e8>
  402338:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  40233c:	add	x1, x1, #0x34f
  402340:	mov	x2, x23
  402344:	mov	w3, w21
  402348:	mov	x24, x0
  40234c:	mov	x20, x23
  402350:	bl	401450 <sprintf@plt>
  402354:	mov	x0, x24
  402358:	mov	x1, x22
  40235c:	bl	4014c0 <fopen@plt>
  402360:	cbz	x0, 4022e0 <tigetstr@plt+0xbb0>
  402364:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  402368:	mov	x23, x0
  40236c:	mov	x0, x24
  402370:	add	x1, x1, #0x35a
  402374:	mov	x2, x20
  402378:	mov	w3, w21
  40237c:	bl	401450 <sprintf@plt>
  402380:	add	x2, sp, #0x2, lsl #12
  402384:	add	x2, x2, #0x6d8
  402388:	mov	w0, wzr
  40238c:	mov	x1, x24
  402390:	bl	4016e0 <__xstat@plt>
  402394:	tbnz	w0, #31, 402820 <tigetstr@plt+0x10f0>
  402398:	add	x0, sp, #0x6d0
  40239c:	mov	w1, #0x1                   	// #1
  4023a0:	mov	w2, #0x2000                	// #8192
  4023a4:	mov	x3, x23
  4023a8:	bl	4015c0 <fread_unlocked@plt>
  4023ac:	mov	x19, x0
  4023b0:	mov	x0, x23
  4023b4:	bl	401720 <ferror@plt>
  4023b8:	cbnz	w0, 4022d4 <tigetstr@plt+0xba4>
  4023bc:	add	x8, sp, #0x6d0
  4023c0:	add	x0, sp, #0x6d0
  4023c4:	mov	w1, #0x28                  	// #40
  4023c8:	strb	wzr, [x8, w19, sxtw]
  4023cc:	bl	401640 <strchr@plt>
  4023d0:	cbz	x0, 4022d4 <tigetstr@plt+0xba4>
  4023d4:	mov	w1, #0x29                  	// #41
  4023d8:	mov	x19, x0
  4023dc:	bl	401590 <strrchr@plt>
  4023e0:	cbz	x0, 4022d4 <tigetstr@plt+0xba4>
  4023e4:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4023e8:	strb	wzr, [x0], #2
  4023ec:	add	x2, sp, #0x64
  4023f0:	add	x3, sp, #0x60
  4023f4:	add	x1, x1, #0x360
  4023f8:	bl	401690 <__isoc99_sscanf@plt>
  4023fc:	cmp	w0, #0x2
  402400:	b.ne	4022d4 <tigetstr@plt+0xba4>  // b.any
  402404:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402408:	ldrb	w8, [x8, #704]
  40240c:	add	x9, x19, #0x1
  402410:	str	x9, [sp, #40]
  402414:	tbnz	w8, #0, 402684 <tigetstr@plt+0xf54>
  402418:	mov	x0, x24
  40241c:	mov	x26, x27
  402420:	bl	4013f0 <strlen@plt>
  402424:	add	x0, x0, #0xa
  402428:	bl	4014d0 <malloc@plt>
  40242c:	cbz	x0, 402818 <tigetstr@plt+0x10e8>
  402430:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  402434:	add	x1, x1, #0x36a
  402438:	mov	x2, x24
  40243c:	mov	x19, x0
  402440:	bl	401450 <sprintf@plt>
  402444:	mov	x0, x19
  402448:	bl	401470 <opendir@plt>
  40244c:	cbz	x0, 402678 <tigetstr@plt+0xf48>
  402450:	mov	x27, x0
  402454:	stp	x19, x28, [sp]
  402458:	str	x26, [sp, #16]
  40245c:	bl	401530 <readdir@plt>
  402460:	adrp	x26, 405000 <tigetstr@plt+0x38d0>
  402464:	add	x26, x26, #0x3a4
  402468:	cbz	x0, 402668 <tigetstr@plt+0xf38>
  40246c:	str	x27, [sp, #32]
  402470:	b	4024b8 <tigetstr@plt+0xd88>
  402474:	mov	w7, #0x1                   	// #1
  402478:	mov	x0, x19
  40247c:	mov	w1, w28
  402480:	mov	w2, w21
  402484:	mov	w3, w26
  402488:	mov	w4, w27
  40248c:	mov	x5, xzr
  402490:	mov	w6, wzr
  402494:	bl	403e14 <tigetstr@plt+0x26e4>
  402498:	mov	x0, x19
  40249c:	bl	401630 <free@plt>
  4024a0:	ldr	x27, [sp, #32]
  4024a4:	adrp	x26, 405000 <tigetstr@plt+0x38d0>
  4024a8:	add	x26, x26, #0x3a4
  4024ac:	mov	x0, x27
  4024b0:	bl	401530 <readdir@plt>
  4024b4:	cbz	x0, 402668 <tigetstr@plt+0xf38>
  4024b8:	add	x0, x0, #0x13
  4024bc:	mov	w2, #0xa                   	// #10
  4024c0:	mov	x1, xzr
  4024c4:	bl	401620 <strtol@plt>
  4024c8:	mov	x28, x0
  4024cc:	cbz	w28, 4024ac <tigetstr@plt+0xd7c>
  4024d0:	cmp	w28, w21
  4024d4:	b.eq	4024ac <tigetstr@plt+0xd7c>  // b.none
  4024d8:	mov	w0, #0x43                  	// #67
  4024dc:	bl	4014d0 <malloc@plt>
  4024e0:	cbz	x0, 402818 <tigetstr@plt+0x10e8>
  4024e4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4024e8:	ldrb	w8, [x8, #700]
  4024ec:	mov	x19, x0
  4024f0:	tbz	w8, #0, 4025fc <tigetstr@plt+0xecc>
  4024f4:	mov	x0, xzr
  4024f8:	mov	x1, xzr
  4024fc:	mov	x2, x26
  402500:	mov	x3, x20
  402504:	mov	w4, w21
  402508:	mov	w5, w28
  40250c:	mov	x22, x20
  402510:	bl	401480 <snprintf@plt>
  402514:	sxtw	x8, w0
  402518:	add	x27, x8, #0x1
  40251c:	mov	x0, x27
  402520:	bl	4014d0 <malloc@plt>
  402524:	cbz	x0, 402818 <tigetstr@plt+0x10e8>
  402528:	mov	x1, x27
  40252c:	mov	x2, x26
  402530:	mov	x3, x22
  402534:	mov	w4, w21
  402538:	mov	w5, w28
  40253c:	str	x0, [sp, #48]
  402540:	bl	401480 <snprintf@plt>
  402544:	tbnz	w0, #31, 402658 <tigetstr@plt+0xf28>
  402548:	sxtw	x8, w0
  40254c:	cmp	x27, x8
  402550:	b.ls	402658 <tigetstr@plt+0xf28>  // b.plast
  402554:	ldr	x0, [sp, #48]
  402558:	adrp	x22, 404000 <tigetstr@plt+0x28d0>
  40255c:	add	x22, x22, #0xd90
  402560:	mov	x1, x22
  402564:	bl	4014c0 <fopen@plt>
  402568:	cbz	x0, 4025f4 <tigetstr@plt+0xec4>
  40256c:	mov	x27, x0
  402570:	add	x0, sp, #0x2, lsl #12
  402574:	add	x0, x0, #0x758
  402578:	mov	w1, #0x2000                	// #8192
  40257c:	mov	x2, x27
  402580:	bl	401440 <fgets_unlocked@plt>
  402584:	cbz	x0, 4025e4 <tigetstr@plt+0xeb4>
  402588:	add	x0, sp, #0x2, lsl #12
  40258c:	add	x0, x0, #0x758
  402590:	mov	w1, #0x28                  	// #40
  402594:	bl	401640 <strchr@plt>
  402598:	cbz	x0, 4025e4 <tigetstr@plt+0xeb4>
  40259c:	mov	w1, #0x29                  	// #41
  4025a0:	mov	x22, x0
  4025a4:	bl	401590 <strrchr@plt>
  4025a8:	cbz	x0, 4025e4 <tigetstr@plt+0xeb4>
  4025ac:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4025b0:	add	x3, x22, #0x1
  4025b4:	strb	wzr, [x0]
  4025b8:	mov	w2, #0x40                  	// #64
  4025bc:	mov	x0, x19
  4025c0:	add	x1, x1, #0x39d
  4025c4:	bl	401450 <sprintf@plt>
  4025c8:	mov	x0, x27
  4025cc:	bl	401490 <fclose@plt>
  4025d0:	ldr	x0, [sp, #48]
  4025d4:	bl	401630 <free@plt>
  4025d8:	adrp	x22, 404000 <tigetstr@plt+0x28d0>
  4025dc:	add	x22, x22, #0xd90
  4025e0:	b	402614 <tigetstr@plt+0xee4>
  4025e4:	mov	x0, x27
  4025e8:	bl	401490 <fclose@plt>
  4025ec:	adrp	x22, 404000 <tigetstr@plt+0x28d0>
  4025f0:	add	x22, x22, #0xd90
  4025f4:	ldr	x0, [sp, #48]
  4025f8:	bl	401630 <free@plt>
  4025fc:	ldr	x3, [sp, #40]
  402600:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  402604:	mov	w2, #0x40                  	// #64
  402608:	mov	x0, x19
  40260c:	add	x1, x1, #0x39d
  402610:	bl	401450 <sprintf@plt>
  402614:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402618:	ldrb	w8, [x8, #668]
  40261c:	ldr	w26, [sp, #96]
  402620:	ldr	w27, [sp, #9968]
  402624:	cmp	w8, #0x1
  402628:	b.ne	402474 <tigetstr@plt+0xd44>  // b.any
  40262c:	mov	x0, x19
  402630:	bl	4013f0 <strlen@plt>
  402634:	add	w6, w0, #0x1
  402638:	mov	w7, #0x1                   	// #1
  40263c:	mov	x0, x19
  402640:	mov	w1, w28
  402644:	mov	w2, w21
  402648:	mov	w3, w26
  40264c:	mov	w4, w27
  402650:	mov	x5, x19
  402654:	b	402494 <tigetstr@plt+0xd64>
  402658:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  40265c:	add	x0, x0, #0x3b7
  402660:	bl	401420 <perror@plt>
  402664:	b	402554 <tigetstr@plt+0xe24>
  402668:	mov	x0, x27
  40266c:	bl	401560 <closedir@plt>
  402670:	ldp	x28, x26, [sp, #8]
  402674:	ldr	x19, [sp]
  402678:	mov	x0, x19
  40267c:	bl	401630 <free@plt>
  402680:	mov	x27, x26
  402684:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402688:	ldrb	w8, [x8, #668]
  40268c:	tbz	w8, #0, 4022b4 <tigetstr@plt+0xb84>
  402690:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  402694:	mov	x0, x24
  402698:	add	x1, x1, #0x372
  40269c:	mov	x2, x20
  4026a0:	mov	w3, w21
  4026a4:	bl	401450 <sprintf@plt>
  4026a8:	mov	x0, x24
  4026ac:	mov	w1, wzr
  4026b0:	bl	4014e0 <open@plt>
  4026b4:	tbnz	w0, #31, 402700 <tigetstr@plt+0xfd0>
  4026b8:	ldr	x26, [sp, #24]
  4026bc:	ldr	x1, [sp, #56]
  4026c0:	mov	w19, w0
  4026c4:	str	x27, [sp, #16]
  4026c8:	mov	x2, x26
  4026cc:	bl	401650 <read@plt>
  4026d0:	mov	x22, x0
  4026d4:	mov	w0, w19
  4026d8:	bl	401580 <close@plt>
  4026dc:	tbnz	w22, #31, 402718 <tigetstr@plt+0xfe8>
  4026e0:	cmp	w22, w26
  4026e4:	cset	w8, ge  // ge = tcont
  4026e8:	subs	w8, w22, w8
  4026ec:	b.eq	402740 <tigetstr@plt+0x1010>  // b.none
  4026f0:	ldr	x5, [sp, #56]
  4026f4:	add	w6, w8, #0x1
  4026f8:	strb	wzr, [x5, w8, sxtw]
  4026fc:	b	402748 <tigetstr@plt+0x1018>
  402700:	mov	x0, x23
  402704:	bl	401490 <fclose@plt>
  402708:	mov	x0, x24
  40270c:	bl	401630 <free@plt>
  402710:	mov	w26, wzr
  402714:	b	4022e8 <tigetstr@plt+0xbb8>
  402718:	mov	x0, x23
  40271c:	bl	401490 <fclose@plt>
  402720:	mov	x0, x24
  402724:	bl	401630 <free@plt>
  402728:	ldr	x27, [sp, #16]
  40272c:	adrp	x22, 404000 <tigetstr@plt+0x28d0>
  402730:	mov	w26, wzr
  402734:	mov	x23, x20
  402738:	add	x22, x22, #0xd90
  40273c:	b	4022ec <tigetstr@plt+0xbbc>
  402740:	ldr	x5, [sp, #56]
  402744:	mov	w6, wzr
  402748:	ldr	x27, [sp, #16]
  40274c:	ldp	w3, w2, [sp, #96]
  402750:	ldr	w4, [sp, #9968]
  402754:	ldr	x0, [sp, #40]
  402758:	adrp	x22, 404000 <tigetstr@plt+0x28d0>
  40275c:	add	x22, x22, #0xd90
  402760:	mov	w1, w21
  402764:	b	4022cc <tigetstr@plt+0xb9c>
  402768:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  40276c:	ldr	x19, [x8, #608]
  402770:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  402774:	add	x1, x1, #0xcd9
  402778:	mov	w2, #0x5                   	// #5
  40277c:	b	4027d0 <tigetstr@plt+0x10a0>
  402780:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402784:	ldr	x19, [x8, #608]
  402788:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  40278c:	add	x1, x1, #0xd63
  402790:	mov	w2, #0x5                   	// #5
  402794:	mov	x0, xzr
  402798:	bl	401680 <dcgettext@plt>
  40279c:	mov	x1, x0
  4027a0:	mov	x0, x19
  4027a4:	bl	4016f0 <fprintf@plt>
  4027a8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4027ac:	ldr	x0, [x8, #640]
  4027b0:	bl	401550 <getc@plt>
  4027b4:	b	402204 <tigetstr@plt+0xad4>
  4027b8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4027bc:	ldr	x19, [x8, #608]
  4027c0:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  4027c4:	add	x1, x1, #0xcea
  4027c8:	mov	w2, #0x5                   	// #5
  4027cc:	mov	x0, xzr
  4027d0:	bl	401680 <dcgettext@plt>
  4027d4:	mov	x1, x0
  4027d8:	mov	x0, x19
  4027dc:	bl	4016f0 <fprintf@plt>
  4027e0:	mov	w0, #0x1                   	// #1
  4027e4:	b	402208 <tigetstr@plt+0xad8>
  4027e8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4027ec:	ldr	x19, [x8, #608]
  4027f0:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  4027f4:	add	x1, x1, #0xd37
  4027f8:	mov	w2, #0x5                   	// #5
  4027fc:	bl	401680 <dcgettext@plt>
  402800:	ldrsw	x8, [x21, #624]
  402804:	add	x8, x22, x8, lsl #3
  402808:	ldur	x2, [x8, #-8]
  40280c:	b	401d78 <tigetstr@plt+0x648>
  402810:	bl	401570 <__stack_chk_fail@plt>
  402814:	bl	402874 <tigetstr@plt+0x1144>
  402818:	mov	w0, #0x2                   	// #2
  40281c:	bl	401400 <exit@plt>
  402820:	mov	x0, x24
  402824:	b	402830 <tigetstr@plt+0x1100>
  402828:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  40282c:	add	x0, x0, #0x349
  402830:	bl	401420 <perror@plt>
  402834:	mov	w0, #0x1                   	// #1
  402838:	bl	401400 <exit@plt>
  40283c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402840:	ldr	x19, [x8, #608]
  402844:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  402848:	add	x1, x1, #0x380
  40284c:	mov	w2, #0x5                   	// #5
  402850:	mov	x0, xzr
  402854:	bl	401680 <dcgettext@plt>
  402858:	adrp	x2, 405000 <tigetstr@plt+0x38d0>
  40285c:	mov	x1, x0
  402860:	add	x2, x2, #0x349
  402864:	mov	x0, x19
  402868:	bl	4016f0 <fprintf@plt>
  40286c:	mov	w0, #0x1                   	// #1
  402870:	bl	401400 <exit@plt>
  402874:	stp	x29, x30, [sp, #-32]!
  402878:	stp	x20, x19, [sp, #16]
  40287c:	mov	x29, sp
  402880:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  402884:	ldr	x19, [x20, #608]
  402888:	adrp	x1, 404000 <tigetstr@plt+0x28d0>
  40288c:	add	x1, x1, #0xe0d
  402890:	mov	w2, #0x5                   	// #5
  402894:	mov	x0, xzr
  402898:	bl	401680 <dcgettext@plt>
  40289c:	mov	x1, x0
  4028a0:	mov	x0, x19
  4028a4:	bl	4016f0 <fprintf@plt>
  4028a8:	ldr	x19, [x20, #608]
  4028ac:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  4028b0:	add	x1, x1, #0x2c7
  4028b4:	mov	w2, #0x5                   	// #5
  4028b8:	mov	x0, xzr
  4028bc:	bl	401680 <dcgettext@plt>
  4028c0:	mov	x1, x0
  4028c4:	mov	x0, x19
  4028c8:	bl	4016f0 <fprintf@plt>
  4028cc:	mov	w0, #0x1                   	// #1
  4028d0:	bl	401400 <exit@plt>
  4028d4:	stp	x29, x30, [sp, #-64]!
  4028d8:	stp	x24, x23, [sp, #16]
  4028dc:	stp	x22, x21, [sp, #32]
  4028e0:	stp	x20, x19, [sp, #48]
  4028e4:	mov	x29, sp
  4028e8:	mov	x19, x2
  4028ec:	mov	w20, w1
  4028f0:	mov	x21, x0
  4028f4:	cbz	x0, 402950 <tigetstr@plt+0x1220>
  4028f8:	ldr	x8, [x21, #176]
  4028fc:	cbz	x8, 402920 <tigetstr@plt+0x11f0>
  402900:	mov	w9, w20
  402904:	lsl	x9, x9, #3
  402908:	add	x8, x8, x9
  40290c:	add	x9, x21, x9
  402910:	ldr	x8, [x8, #104]
  402914:	ldr	x9, [x9, #104]
  402918:	cmp	x8, x9
  40291c:	b.eq	402a0c <tigetstr@plt+0x12dc>  // b.none
  402920:	ldr	x22, [x19]
  402924:	add	x23, x21, w20, uxtw #3
  402928:	cbz	x22, 402974 <tigetstr@plt+0x1244>
  40292c:	ldr	x8, [x23, #104]
  402930:	mov	x9, x22
  402934:	mov	x24, x9
  402938:	ldr	x9, [x9]
  40293c:	cmp	x9, x8
  402940:	b.eq	4029a4 <tigetstr@plt+0x1274>  // b.none
  402944:	ldr	x9, [x24, #16]
  402948:	cbnz	x9, 402934 <tigetstr@plt+0x1204>
  40294c:	b	402978 <tigetstr@plt+0x1248>
  402950:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402954:	ldr	x21, [x8, #728]
  402958:	cbz	x21, 402a2c <tigetstr@plt+0x12fc>
  40295c:	ldr	w8, [x21, #84]
  402960:	cmp	w8, #0x1
  402964:	b.eq	4028f8 <tigetstr@plt+0x11c8>  // b.none
  402968:	ldr	x21, [x21, #184]
  40296c:	cbnz	x21, 40295c <tigetstr@plt+0x122c>
  402970:	b	402a2c <tigetstr@plt+0x12fc>
  402974:	mov	x24, xzr
  402978:	mov	w0, #0x18                  	// #24
  40297c:	bl	4014d0 <malloc@plt>
  402980:	cbz	x0, 402a40 <tigetstr@plt+0x1310>
  402984:	stp	xzr, xzr, [x0, #8]
  402988:	ldr	x8, [x23, #104]
  40298c:	add	x9, x24, #0x10
  402990:	cmp	x22, #0x0
  402994:	csel	x9, x19, x9, eq  // eq = none
  402998:	mov	x24, x0
  40299c:	str	x8, [x0]
  4029a0:	str	x0, [x9]
  4029a4:	add	x8, x24, #0x8
  4029a8:	ldr	x9, [x8]
  4029ac:	mov	x22, x8
  4029b0:	add	x8, x9, #0x8
  4029b4:	cbnz	x9, 4029a8 <tigetstr@plt+0x1278>
  4029b8:	mov	w0, #0x10                  	// #16
  4029bc:	bl	4014d0 <malloc@plt>
  4029c0:	str	x0, [x22]
  4029c4:	cbz	x0, 402a40 <tigetstr@plt+0x1310>
  4029c8:	str	x21, [x0]
  4029cc:	ldr	x8, [x22]
  4029d0:	str	xzr, [x8, #8]
  4029d4:	ldr	x8, [x21, #176]
  4029d8:	cbz	x8, 402a0c <tigetstr@plt+0x12dc>
  4029dc:	add	x8, x8, #0xa8
  4029e0:	ldr	x0, [x8]
  4029e4:	cbz	x0, 402a08 <tigetstr@plt+0x12d8>
  4029e8:	mov	x22, x8
  4029ec:	mov	x8, x0
  4029f0:	ldr	x9, [x8], #8
  4029f4:	cmp	x9, x21
  4029f8:	b.ne	4029e0 <tigetstr@plt+0x12b0>  // b.any
  4029fc:	ldr	x23, [x0, #8]
  402a00:	bl	401630 <free@plt>
  402a04:	str	x23, [x22]
  402a08:	str	xzr, [x21, #176]
  402a0c:	ldr	x8, [x21, #168]
  402a10:	cbz	x8, 402a2c <tigetstr@plt+0x12fc>
  402a14:	ldp	x0, x21, [x8]
  402a18:	mov	w1, w20
  402a1c:	mov	x2, x19
  402a20:	bl	4028d4 <tigetstr@plt+0x11a4>
  402a24:	mov	x8, x21
  402a28:	cbnz	x21, 402a14 <tigetstr@plt+0x12e4>
  402a2c:	ldp	x20, x19, [sp, #48]
  402a30:	ldp	x22, x21, [sp, #32]
  402a34:	ldp	x24, x23, [sp, #16]
  402a38:	ldp	x29, x30, [sp], #64
  402a3c:	ret
  402a40:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  402a44:	add	x0, x0, #0x342
  402a48:	bl	401420 <perror@plt>
  402a4c:	mov	w0, #0x1                   	// #1
  402a50:	bl	401400 <exit@plt>
  402a54:	sub	sp, sp, #0xb0
  402a58:	stp	x29, x30, [sp, #80]
  402a5c:	stp	x28, x27, [sp, #96]
  402a60:	stp	x26, x25, [sp, #112]
  402a64:	stp	x24, x23, [sp, #128]
  402a68:	stp	x22, x21, [sp, #144]
  402a6c:	stp	x20, x19, [sp, #160]
  402a70:	add	x29, sp, #0x50
  402a74:	adrp	x8, 415000 <tigetstr@plt+0x138d0>
  402a78:	ldr	x8, [x8, #3536]
  402a7c:	stur	x8, [x29, #-8]
  402a80:	str	w6, [sp, #28]
  402a84:	tbnz	w6, #31, 403d40 <tigetstr@plt+0x2610>
  402a88:	stur	x0, [x29, #-32]
  402a8c:	cbz	x0, 403bd0 <tigetstr@plt+0x24a0>
  402a90:	adrp	x27, 416000 <memcpy@GLIBC_2.17>
  402a94:	adrp	x28, 416000 <memcpy@GLIBC_2.17>
  402a98:	mov	w24, w2
  402a9c:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  402aa0:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  402aa4:	add	x27, x27, #0x2a4
  402aa8:	adrp	x26, 416000 <memcpy@GLIBC_2.17>
  402aac:	add	x28, x28, #0x1c0
  402ab0:	str	w5, [sp, #12]
  402ab4:	str	w4, [sp, #24]
  402ab8:	str	x1, [sp, #32]
  402abc:	cbnz	w3, 402c94 <tigetstr@plt+0x1564>
  402ac0:	ldr	x8, [sp, #32]
  402ac4:	subs	w19, w8, #0x1
  402ac8:	b.lt	402c94 <tigetstr@plt+0x1564>  // b.tstop
  402acc:	ldr	x8, [sp, #32]
  402ad0:	mov	w20, w8
  402ad4:	ldr	w8, [sp, #24]
  402ad8:	cbz	w8, 402bb8 <tigetstr@plt+0x1488>
  402adc:	mov	x23, xzr
  402ae0:	b	402b04 <tigetstr@plt+0x13d4>
  402ae4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402ae8:	ldr	x8, [x8, #456]
  402aec:	add	x23, x23, #0x1
  402af0:	add	x8, x8, #0x18
  402af4:	ldr	x0, [x8]
  402af8:	bl	404410 <tigetstr@plt+0x2ce0>
  402afc:	cmp	x23, x20
  402b00:	b.eq	402c94 <tigetstr@plt+0x1564>  // b.none
  402b04:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402b08:	ldr	x8, [x8, #736]
  402b0c:	ldr	w8, [x8, x23, lsl #2]
  402b10:	adds	w25, w8, #0x1
  402b14:	b.cc	402b58 <tigetstr@plt+0x1428>  // b.lo, b.ul, b.last
  402b18:	cmp	x23, x19
  402b1c:	b.eq	402ae4 <tigetstr@plt+0x13b4>  // b.none
  402b20:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402b24:	ldr	x8, [x8, #744]
  402b28:	add	x23, x23, #0x1
  402b2c:	ldr	w9, [x8, x23, lsl #2]
  402b30:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402b34:	ldr	x8, [x8, #456]
  402b38:	cbz	w9, 402af4 <tigetstr@plt+0x13c4>
  402b3c:	add	x8, x8, #0x10
  402b40:	b	402af4 <tigetstr@plt+0x13c4>
  402b44:	mov	w0, #0x20                  	// #32
  402b48:	ldr	x1, [x26, #632]
  402b4c:	bl	401460 <putc@plt>
  402b50:	subs	w25, w25, #0x1
  402b54:	b.eq	402b18 <tigetstr@plt+0x13e8>  // b.none
  402b58:	ldr	w8, [x21, #716]
  402b5c:	cbz	w8, 402b74 <tigetstr@plt+0x1444>
  402b60:	ldrb	w9, [x27]
  402b64:	sub	w8, w8, #0x1
  402b68:	str	w8, [x27, #40]
  402b6c:	tbnz	w9, #0, 402b44 <tigetstr@plt+0x1414>
  402b70:	b	402b98 <tigetstr@plt+0x1468>
  402b74:	ldr	w9, [x22, #452]
  402b78:	mov	w8, #0x1                   	// #1
  402b7c:	str	w8, [x21, #716]
  402b80:	add	w9, w9, #0x1
  402b84:	str	w9, [x22, #452]
  402b88:	ldrb	w9, [x27]
  402b8c:	sub	w8, w8, #0x1
  402b90:	str	w8, [x27, #40]
  402b94:	tbnz	w9, #0, 402b44 <tigetstr@plt+0x1414>
  402b98:	ldp	w9, w8, [x28]
  402b9c:	cmp	w8, w9
  402ba0:	b.le	402b44 <tigetstr@plt+0x1414>
  402ba4:	add	w9, w9, #0x1
  402ba8:	cmp	w8, w9
  402bac:	b.ne	402b50 <tigetstr@plt+0x1420>  // b.any
  402bb0:	mov	w0, #0x2b                  	// #43
  402bb4:	b	402b48 <tigetstr@plt+0x1418>
  402bb8:	mov	x23, xzr
  402bbc:	b	402be0 <tigetstr@plt+0x14b0>
  402bc0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402bc4:	ldr	x8, [x8, #456]
  402bc8:	add	x23, x23, #0x1
  402bcc:	add	x8, x8, #0x8
  402bd0:	ldr	x0, [x8]
  402bd4:	bl	404410 <tigetstr@plt+0x2ce0>
  402bd8:	cmp	x23, x20
  402bdc:	b.eq	402c94 <tigetstr@plt+0x1564>  // b.none
  402be0:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402be4:	ldr	x8, [x8, #736]
  402be8:	ldr	w8, [x8, x23, lsl #2]
  402bec:	adds	w25, w8, #0x1
  402bf0:	b.cc	402c34 <tigetstr@plt+0x1504>  // b.lo, b.ul, b.last
  402bf4:	cmp	x23, x19
  402bf8:	b.eq	402bc0 <tigetstr@plt+0x1490>  // b.none
  402bfc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402c00:	ldr	x8, [x8, #744]
  402c04:	add	x23, x23, #0x1
  402c08:	ldr	w9, [x8, x23, lsl #2]
  402c0c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402c10:	ldr	x8, [x8, #456]
  402c14:	cbz	w9, 402bd0 <tigetstr@plt+0x14a0>
  402c18:	add	x8, x8, #0x10
  402c1c:	b	402bd0 <tigetstr@plt+0x14a0>
  402c20:	mov	w0, #0x20                  	// #32
  402c24:	ldr	x1, [x26, #632]
  402c28:	bl	401460 <putc@plt>
  402c2c:	subs	w25, w25, #0x1
  402c30:	b.eq	402bf4 <tigetstr@plt+0x14c4>  // b.none
  402c34:	ldr	w8, [x21, #716]
  402c38:	cbz	w8, 402c50 <tigetstr@plt+0x1520>
  402c3c:	ldrb	w9, [x27]
  402c40:	sub	w8, w8, #0x1
  402c44:	str	w8, [x27, #40]
  402c48:	tbnz	w9, #0, 402c20 <tigetstr@plt+0x14f0>
  402c4c:	b	402c74 <tigetstr@plt+0x1544>
  402c50:	ldr	w9, [x22, #452]
  402c54:	mov	w8, #0x1                   	// #1
  402c58:	str	w8, [x21, #716]
  402c5c:	add	w9, w9, #0x1
  402c60:	str	w9, [x22, #452]
  402c64:	ldrb	w9, [x27]
  402c68:	sub	w8, w8, #0x1
  402c6c:	str	w8, [x27, #40]
  402c70:	tbnz	w9, #0, 402c20 <tigetstr@plt+0x14f0>
  402c74:	ldp	w9, w8, [x28]
  402c78:	cmp	w8, w9
  402c7c:	b.le	402c20 <tigetstr@plt+0x14f0>
  402c80:	add	w9, w9, #0x1
  402c84:	cmp	w8, w9
  402c88:	b.ne	402c2c <tigetstr@plt+0x14fc>  // b.any
  402c8c:	mov	w0, #0x2b                  	// #43
  402c90:	b	402c24 <tigetstr@plt+0x14f4>
  402c94:	cmp	w24, #0x1
  402c98:	b.gt	402cb0 <tigetstr@plt+0x1580>
  402c9c:	str	wzr, [sp, #16]
  402ca0:	ldur	x20, [x29, #-32]
  402ca4:	ldrb	w8, [x20, #160]
  402ca8:	tbnz	w8, #0, 402cf0 <tigetstr@plt+0x15c0>
  402cac:	b	402d14 <tigetstr@plt+0x15e4>
  402cb0:	mov	w8, #0x1                   	// #1
  402cb4:	mov	w10, #0x2                   	// #2
  402cb8:	add	w8, w8, w8, lsl #2
  402cbc:	lsl	w8, w8, #1
  402cc0:	sdiv	w9, w24, w8
  402cc4:	add	w10, w10, #0x1
  402cc8:	cbnz	w9, 402cb8 <tigetstr@plt+0x1588>
  402ccc:	cmp	w8, #0xa
  402cd0:	str	w10, [sp, #16]
  402cd4:	b.cs	402d4c <tigetstr@plt+0x161c>  // b.hs, b.nlast
  402cd8:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  402cdc:	add	x0, x0, #0x42a
  402ce0:	bl	404410 <tigetstr@plt+0x2ce0>
  402ce4:	ldur	x20, [x29, #-32]
  402ce8:	ldrb	w8, [x20, #160]
  402cec:	tbz	w8, #0, 402d14 <tigetstr@plt+0x15e4>
  402cf0:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  402cf4:	add	x0, x0, #0x42d
  402cf8:	mov	x1, xzr
  402cfc:	bl	401670 <tgetstr@plt>
  402d00:	cbz	x0, 402d14 <tigetstr@plt+0x15e4>
  402d04:	adrp	x2, 401000 <memcpy@plt-0x3e0>
  402d08:	add	x2, x2, #0x6d0
  402d0c:	mov	w1, #0x1                   	// #1
  402d10:	bl	401430 <tputs@plt>
  402d14:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402d18:	ldrb	w8, [x8, #668]
  402d1c:	cmp	w8, #0x1
  402d20:	stur	w8, [x29, #-36]
  402d24:	b.ne	402eac <tigetstr@plt+0x177c>  // b.any
  402d28:	ldr	w8, [x20, #80]
  402d2c:	tbz	w8, #31, 402eac <tigetstr@plt+0x177c>
  402d30:	ldr	w8, [x21, #716]
  402d34:	cbz	w8, 402e58 <tigetstr@plt+0x1728>
  402d38:	ldrb	w9, [x27]
  402d3c:	sub	w8, w8, #0x1
  402d40:	str	w8, [x27, #40]
  402d44:	tbz	w9, #0, 402e7c <tigetstr@plt+0x174c>
  402d48:	b	402ea0 <tigetstr@plt+0x1770>
  402d4c:	mov	w9, #0xcccd                	// #52429
  402d50:	movk	w9, #0xcccc, lsl #16
  402d54:	mov	w19, #0x6667                	// #26215
  402d58:	umull	x8, w8, w9
  402d5c:	movk	w19, #0x6666, lsl #16
  402d60:	mov	w20, #0xa                   	// #10
  402d64:	lsr	x25, x8, #35
  402d68:	mov	w23, #0x4                   	// #4
  402d6c:	b	402d9c <tigetstr@plt+0x166c>
  402d70:	and	w0, w8, #0xff
  402d74:	ldr	x1, [x26, #632]
  402d78:	bl	401460 <putc@plt>
  402d7c:	smull	x8, w25, w19
  402d80:	lsr	x10, x8, #63
  402d84:	asr	x8, x8, #34
  402d88:	add	w9, w25, #0x9
  402d8c:	add	w8, w8, w10
  402d90:	cmp	w9, #0x12
  402d94:	mov	w25, w8
  402d98:	b.ls	402cd8 <tigetstr@plt+0x15a8>  // b.plast
  402d9c:	sdiv	w8, w24, w25
  402da0:	smull	x10, w8, w19
  402da4:	ldr	w9, [x21, #716]
  402da8:	lsr	x11, x10, #63
  402dac:	asr	x10, x10, #34
  402db0:	add	w10, w10, w11
  402db4:	msub	w8, w10, w20, w8
  402db8:	add	w8, w8, #0x30
  402dbc:	cbz	w9, 402dd4 <tigetstr@plt+0x16a4>
  402dc0:	ldrb	w10, [x27]
  402dc4:	sub	w9, w9, #0x1
  402dc8:	str	w9, [x27, #40]
  402dcc:	tbnz	w10, #0, 402d70 <tigetstr@plt+0x1640>
  402dd0:	b	402e38 <tigetstr@plt+0x1708>
  402dd4:	tbnz	w8, #7, 402de0 <tigetstr@plt+0x16b0>
  402dd8:	mov	w9, #0x1                   	// #1
  402ddc:	b	402e18 <tigetstr@plt+0x16e8>
  402de0:	and	w9, w8, #0xff
  402de4:	and	w10, w9, #0xe0
  402de8:	cmp	w10, #0xc0
  402dec:	b.ne	402df8 <tigetstr@plt+0x16c8>  // b.any
  402df0:	mov	w9, #0x2                   	// #2
  402df4:	b	402e18 <tigetstr@plt+0x16e8>
  402df8:	and	w10, w9, #0xf0
  402dfc:	cmp	w10, #0xe0
  402e00:	b.ne	402e0c <tigetstr@plt+0x16dc>  // b.any
  402e04:	mov	w9, #0x3                   	// #3
  402e08:	b	402e18 <tigetstr@plt+0x16e8>
  402e0c:	and	w9, w9, #0xf8
  402e10:	cmp	w9, #0xf0
  402e14:	csinc	w9, w23, wzr, eq  // eq = none
  402e18:	ldr	w10, [x22, #452]
  402e1c:	str	w9, [x21, #716]
  402e20:	add	w10, w10, #0x1
  402e24:	str	w10, [x22, #452]
  402e28:	ldrb	w10, [x27]
  402e2c:	sub	w9, w9, #0x1
  402e30:	str	w9, [x27, #40]
  402e34:	tbnz	w10, #0, 402d70 <tigetstr@plt+0x1640>
  402e38:	ldp	w10, w9, [x28]
  402e3c:	cmp	w9, w10
  402e40:	b.le	402d70 <tigetstr@plt+0x1640>
  402e44:	add	w8, w10, #0x1
  402e48:	cmp	w9, w8
  402e4c:	b.ne	402d7c <tigetstr@plt+0x164c>  // b.any
  402e50:	mov	w0, #0x2b                  	// #43
  402e54:	b	402d74 <tigetstr@plt+0x1644>
  402e58:	ldr	w9, [x22, #452]
  402e5c:	mov	w8, #0x1                   	// #1
  402e60:	str	w8, [x21, #716]
  402e64:	add	w9, w9, #0x1
  402e68:	str	w9, [x22, #452]
  402e6c:	ldrb	w9, [x27]
  402e70:	sub	w8, w8, #0x1
  402e74:	str	w8, [x27, #40]
  402e78:	tbnz	w9, #0, 402ea0 <tigetstr@plt+0x1770>
  402e7c:	ldp	w9, w8, [x28]
  402e80:	cmp	w8, w9
  402e84:	b.le	402ea0 <tigetstr@plt+0x1770>
  402e88:	add	w9, w9, #0x1
  402e8c:	cmp	w8, w9
  402e90:	b.ne	402eac <tigetstr@plt+0x177c>  // b.any
  402e94:	ldr	x1, [x26, #632]
  402e98:	mov	w0, #0x2b                  	// #43
  402e9c:	b	402ea8 <tigetstr@plt+0x1778>
  402ea0:	ldr	x1, [x26, #632]
  402ea4:	mov	w0, #0x28                  	// #40
  402ea8:	bl	401460 <putc@plt>
  402eac:	adrp	x24, 405000 <tigetstr@plt+0x38d0>
  402eb0:	adrp	x25, 405000 <tigetstr@plt+0x38d0>
  402eb4:	add	x24, x24, #0x439
  402eb8:	mov	w19, #0x4                   	// #4
  402ebc:	add	x25, x25, #0x43c
  402ec0:	mov	x23, x20
  402ec4:	stur	wzr, [x29, #-20]
  402ec8:	b	402ee8 <tigetstr@plt+0x17b8>
  402ecc:	mov	x0, x24
  402ed0:	bl	404410 <tigetstr@plt+0x2ce0>
  402ed4:	mov	w8, #0x2                   	// #2
  402ed8:	ldur	w9, [x29, #-20]
  402edc:	add	x23, x23, #0x1
  402ee0:	add	w9, w9, w8
  402ee4:	stur	w9, [x29, #-20]
  402ee8:	ldrb	w2, [x23]
  402eec:	cmp	w2, #0x5c
  402ef0:	b.eq	402ecc <tigetstr@plt+0x179c>  // b.none
  402ef4:	cbz	w2, 402fcc <tigetstr@plt+0x189c>
  402ef8:	sub	w8, w2, #0x20
  402efc:	cmp	w8, #0x5e
  402f00:	b.hi	402f20 <tigetstr@plt+0x17f0>  // b.pmore
  402f04:	ldr	w8, [x21, #716]
  402f08:	cbz	w8, 402f3c <tigetstr@plt+0x180c>
  402f0c:	ldrb	w9, [x27]
  402f10:	sub	w8, w8, #0x1
  402f14:	str	w8, [x27, #40]
  402f18:	tbz	w9, #0, 402f9c <tigetstr@plt+0x186c>
  402f1c:	b	402fb8 <tigetstr@plt+0x1888>
  402f20:	sub	x0, x29, #0x10
  402f24:	mov	x1, x25
  402f28:	bl	401450 <sprintf@plt>
  402f2c:	sub	x0, x29, #0x10
  402f30:	bl	404410 <tigetstr@plt+0x2ce0>
  402f34:	mov	w8, #0x4                   	// #4
  402f38:	b	402ed8 <tigetstr@plt+0x17a8>
  402f3c:	tbnz	w2, #7, 402f48 <tigetstr@plt+0x1818>
  402f40:	mov	w8, #0x1                   	// #1
  402f44:	b	402f7c <tigetstr@plt+0x184c>
  402f48:	and	w8, w2, #0xe0
  402f4c:	cmp	w8, #0xc0
  402f50:	b.ne	402f5c <tigetstr@plt+0x182c>  // b.any
  402f54:	mov	w8, #0x2                   	// #2
  402f58:	b	402f7c <tigetstr@plt+0x184c>
  402f5c:	and	w8, w2, #0xf0
  402f60:	cmp	w8, #0xe0
  402f64:	b.ne	402f70 <tigetstr@plt+0x1840>  // b.any
  402f68:	mov	w8, #0x3                   	// #3
  402f6c:	b	402f7c <tigetstr@plt+0x184c>
  402f70:	and	w8, w2, #0xf8
  402f74:	cmp	w8, #0xf0
  402f78:	csinc	w8, w19, wzr, eq  // eq = none
  402f7c:	ldr	w9, [x22, #452]
  402f80:	str	w8, [x21, #716]
  402f84:	add	w9, w9, #0x1
  402f88:	str	w9, [x22, #452]
  402f8c:	ldrb	w9, [x27]
  402f90:	sub	w8, w8, #0x1
  402f94:	str	w8, [x27, #40]
  402f98:	tbnz	w9, #0, 402fb8 <tigetstr@plt+0x1888>
  402f9c:	ldp	w9, w8, [x28]
  402fa0:	cmp	w8, w9
  402fa4:	b.le	402fb8 <tigetstr@plt+0x1888>
  402fa8:	add	w9, w9, #0x1
  402fac:	cmp	w8, w9
  402fb0:	b.ne	402fc4 <tigetstr@plt+0x1894>  // b.any
  402fb4:	mov	w2, #0x2b                  	// #43
  402fb8:	ldr	x1, [x26, #632]
  402fbc:	mov	w0, w2
  402fc0:	bl	401460 <putc@plt>
  402fc4:	mov	w8, #0x1                   	// #1
  402fc8:	b	402ed8 <tigetstr@plt+0x17a8>
  402fcc:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  402fd0:	ldrb	w8, [x8, #684]
  402fd4:	ldr	w9, [x22, #452]
  402fd8:	ldur	w23, [x29, #-36]
  402fdc:	cmp	w8, #0x1
  402fe0:	str	w9, [sp, #20]
  402fe4:	b.ne	4031b8 <tigetstr@plt+0x1a88>  // b.any
  402fe8:	ldur	w8, [x29, #-36]
  402fec:	ldr	w9, [x21, #716]
  402ff0:	cmp	w8, #0x0
  402ff4:	mov	w8, #0x1                   	// #1
  402ff8:	cinc	w23, w8, ne  // ne = any
  402ffc:	cbz	w9, 403018 <tigetstr@plt+0x18e8>
  403000:	ldr	w8, [sp, #20]
  403004:	ldrb	w10, [x27]
  403008:	sub	w9, w9, #0x1
  40300c:	str	w9, [x27, #40]
  403010:	tbz	w10, #0, 40303c <tigetstr@plt+0x190c>
  403014:	b	403060 <tigetstr@plt+0x1930>
  403018:	str	w8, [x21, #716]
  40301c:	ldr	w8, [sp, #20]
  403020:	mov	w9, #0x1                   	// #1
  403024:	add	w8, w8, #0x1
  403028:	str	w8, [x22, #452]
  40302c:	ldrb	w10, [x27]
  403030:	sub	w9, w9, #0x1
  403034:	str	w9, [x27, #40]
  403038:	tbnz	w10, #0, 403060 <tigetstr@plt+0x1930>
  40303c:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  403040:	ldr	w9, [x9, #448]
  403044:	cmp	w8, w9
  403048:	b.le	403060 <tigetstr@plt+0x1930>
  40304c:	add	w9, w9, #0x1
  403050:	cmp	w8, w9
  403054:	b.ne	40307c <tigetstr@plt+0x194c>  // b.any
  403058:	mov	w0, #0x2b                  	// #43
  40305c:	b	403074 <tigetstr@plt+0x1944>
  403060:	ldur	w8, [x29, #-36]
  403064:	mov	w9, #0x2c                  	// #44
  403068:	cmp	w8, #0x0
  40306c:	mov	w8, #0x28                  	// #40
  403070:	csel	w0, w9, w8, ne  // ne = any
  403074:	ldr	x1, [x26, #632]
  403078:	bl	401460 <putc@plt>
  40307c:	ldr	w19, [x20, #84]
  403080:	cbz	w19, 4031b8 <tigetstr@plt+0x1a88>
  403084:	mov	w8, #0x1                   	// #1
  403088:	add	w8, w8, w8, lsl #2
  40308c:	lsl	w8, w8, #1
  403090:	sdiv	w9, w19, w8
  403094:	cbnz	w9, 403088 <tigetstr@plt+0x1958>
  403098:	cmp	w8, #0xa
  40309c:	b.cc	4031b8 <tigetstr@plt+0x1a88>  // b.lo, b.ul, b.last
  4030a0:	mov	w9, #0xcccd                	// #52429
  4030a4:	movk	w9, #0xcccc, lsl #16
  4030a8:	mov	w20, #0x6667                	// #26215
  4030ac:	umull	x8, w8, w9
  4030b0:	mov	w24, w23
  4030b4:	movk	w20, #0x6666, lsl #16
  4030b8:	mov	w23, #0xa                   	// #10
  4030bc:	lsr	x25, x8, #35
  4030c0:	b	4030f0 <tigetstr@plt+0x19c0>
  4030c4:	and	w0, w8, #0xff
  4030c8:	ldr	x1, [x26, #632]
  4030cc:	bl	401460 <putc@plt>
  4030d0:	smull	x8, w25, w20
  4030d4:	lsr	x10, x8, #63
  4030d8:	asr	x8, x8, #34
  4030dc:	add	w9, w25, #0x9
  4030e0:	add	w8, w8, w10
  4030e4:	cmp	w9, #0x12
  4030e8:	mov	w25, w8
  4030ec:	b.ls	4031b0 <tigetstr@plt+0x1a80>  // b.plast
  4030f0:	sdiv	w8, w19, w25
  4030f4:	smull	x10, w8, w20
  4030f8:	ldr	w9, [x21, #716]
  4030fc:	lsr	x11, x10, #63
  403100:	asr	x10, x10, #34
  403104:	add	w10, w10, w11
  403108:	msub	w8, w10, w23, w8
  40310c:	add	w8, w8, #0x30
  403110:	cbz	w9, 403128 <tigetstr@plt+0x19f8>
  403114:	ldrb	w10, [x27]
  403118:	sub	w9, w9, #0x1
  40311c:	str	w9, [x27, #40]
  403120:	tbnz	w10, #0, 4030c4 <tigetstr@plt+0x1994>
  403124:	b	403190 <tigetstr@plt+0x1a60>
  403128:	tbnz	w8, #7, 403134 <tigetstr@plt+0x1a04>
  40312c:	mov	w9, #0x1                   	// #1
  403130:	b	403170 <tigetstr@plt+0x1a40>
  403134:	and	w9, w8, #0xff
  403138:	and	w10, w9, #0xe0
  40313c:	cmp	w10, #0xc0
  403140:	b.ne	40314c <tigetstr@plt+0x1a1c>  // b.any
  403144:	mov	w9, #0x2                   	// #2
  403148:	b	403170 <tigetstr@plt+0x1a40>
  40314c:	and	w10, w9, #0xf0
  403150:	cmp	w10, #0xe0
  403154:	b.ne	403160 <tigetstr@plt+0x1a30>  // b.any
  403158:	mov	w9, #0x3                   	// #3
  40315c:	b	403170 <tigetstr@plt+0x1a40>
  403160:	and	w9, w9, #0xf8
  403164:	cmp	w9, #0xf0
  403168:	mov	w9, #0x4                   	// #4
  40316c:	csinc	w9, w9, wzr, eq  // eq = none
  403170:	ldr	w10, [x22, #452]
  403174:	str	w9, [x21, #716]
  403178:	add	w10, w10, #0x1
  40317c:	str	w10, [x22, #452]
  403180:	ldrb	w10, [x27]
  403184:	sub	w9, w9, #0x1
  403188:	str	w9, [x27, #40]
  40318c:	tbnz	w10, #0, 4030c4 <tigetstr@plt+0x1994>
  403190:	ldp	w10, w9, [x28]
  403194:	cmp	w9, w10
  403198:	b.le	4030c4 <tigetstr@plt+0x1994>
  40319c:	add	w8, w10, #0x1
  4031a0:	cmp	w9, w8
  4031a4:	b.ne	4030d0 <tigetstr@plt+0x19a0>  // b.any
  4031a8:	mov	w0, #0x2b                  	// #43
  4031ac:	b	4030c8 <tigetstr@plt+0x1998>
  4031b0:	ldur	x20, [x29, #-32]
  4031b4:	mov	w23, w24
  4031b8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4031bc:	ldrb	w8, [x8, #688]
  4031c0:	cmp	w8, #0x1
  4031c4:	b.ne	403364 <tigetstr@plt+0x1c34>  // b.any
  4031c8:	ldr	w8, [x21, #716]
  4031cc:	cbnz	w8, 4031e4 <tigetstr@plt+0x1ab4>
  4031d0:	ldr	w9, [x22, #452]
  4031d4:	mov	w8, #0x1                   	// #1
  4031d8:	str	w8, [x21, #716]
  4031dc:	add	w9, w9, #0x1
  4031e0:	str	w9, [x22, #452]
  4031e4:	ldrb	w9, [x27]
  4031e8:	add	w19, w23, #0x1
  4031ec:	sub	w8, w8, #0x1
  4031f0:	str	w8, [x27, #40]
  4031f4:	tbnz	w9, #0, 403218 <tigetstr@plt+0x1ae8>
  4031f8:	ldp	w9, w8, [x28]
  4031fc:	cmp	w8, w9
  403200:	b.le	403218 <tigetstr@plt+0x1ae8>
  403204:	add	w9, w9, #0x1
  403208:	cmp	w8, w9
  40320c:	b.ne	403230 <tigetstr@plt+0x1b00>  // b.any
  403210:	mov	w0, #0x2b                  	// #43
  403214:	b	403228 <tigetstr@plt+0x1af8>
  403218:	cmp	w23, #0x0
  40321c:	mov	w8, #0x2c                  	// #44
  403220:	mov	w9, #0x28                  	// #40
  403224:	csel	w0, w9, w8, eq  // eq = none
  403228:	ldr	x1, [x26, #632]
  40322c:	bl	401460 <putc@plt>
  403230:	ldr	w23, [x20, #88]
  403234:	cbz	w23, 403360 <tigetstr@plt+0x1c30>
  403238:	mov	w8, #0x1                   	// #1
  40323c:	add	w8, w8, w8, lsl #2
  403240:	lsl	w8, w8, #1
  403244:	sdiv	w9, w23, w8
  403248:	cbnz	w9, 40323c <tigetstr@plt+0x1b0c>
  40324c:	cmp	w8, #0xa
  403250:	b.cc	40337c <tigetstr@plt+0x1c4c>  // b.lo, b.ul, b.last
  403254:	mov	w9, #0xcccd                	// #52429
  403258:	movk	w9, #0xcccc, lsl #16
  40325c:	mov	w20, #0x6667                	// #26215
  403260:	umull	x8, w8, w9
  403264:	movk	w20, #0x6666, lsl #16
  403268:	mov	w24, #0xa                   	// #10
  40326c:	lsr	x25, x8, #35
  403270:	b	4032a0 <tigetstr@plt+0x1b70>
  403274:	and	w0, w8, #0xff
  403278:	ldr	x1, [x26, #632]
  40327c:	bl	401460 <putc@plt>
  403280:	smull	x8, w25, w20
  403284:	lsr	x10, x8, #63
  403288:	asr	x8, x8, #34
  40328c:	add	w9, w25, #0x9
  403290:	add	w8, w8, w10
  403294:	cmp	w9, #0x12
  403298:	mov	w25, w8
  40329c:	b.ls	403378 <tigetstr@plt+0x1c48>  // b.plast
  4032a0:	sdiv	w8, w23, w25
  4032a4:	smull	x10, w8, w20
  4032a8:	ldr	w9, [x21, #716]
  4032ac:	lsr	x11, x10, #63
  4032b0:	asr	x10, x10, #34
  4032b4:	add	w10, w10, w11
  4032b8:	msub	w8, w10, w24, w8
  4032bc:	add	w8, w8, #0x30
  4032c0:	cbz	w9, 4032d8 <tigetstr@plt+0x1ba8>
  4032c4:	ldrb	w10, [x27]
  4032c8:	sub	w9, w9, #0x1
  4032cc:	str	w9, [x27, #40]
  4032d0:	tbnz	w10, #0, 403274 <tigetstr@plt+0x1b44>
  4032d4:	b	403340 <tigetstr@plt+0x1c10>
  4032d8:	tbnz	w8, #7, 4032e4 <tigetstr@plt+0x1bb4>
  4032dc:	mov	w9, #0x1                   	// #1
  4032e0:	b	403320 <tigetstr@plt+0x1bf0>
  4032e4:	and	w9, w8, #0xff
  4032e8:	and	w10, w9, #0xe0
  4032ec:	cmp	w10, #0xc0
  4032f0:	b.ne	4032fc <tigetstr@plt+0x1bcc>  // b.any
  4032f4:	mov	w9, #0x2                   	// #2
  4032f8:	b	403320 <tigetstr@plt+0x1bf0>
  4032fc:	and	w10, w9, #0xf0
  403300:	cmp	w10, #0xe0
  403304:	b.ne	403310 <tigetstr@plt+0x1be0>  // b.any
  403308:	mov	w9, #0x3                   	// #3
  40330c:	b	403320 <tigetstr@plt+0x1bf0>
  403310:	and	w9, w9, #0xf8
  403314:	cmp	w9, #0xf0
  403318:	mov	w9, #0x4                   	// #4
  40331c:	csinc	w9, w9, wzr, eq  // eq = none
  403320:	ldr	w10, [x22, #452]
  403324:	str	w9, [x21, #716]
  403328:	add	w10, w10, #0x1
  40332c:	str	w10, [x22, #452]
  403330:	ldrb	w10, [x27]
  403334:	sub	w9, w9, #0x1
  403338:	str	w9, [x27, #40]
  40333c:	tbnz	w10, #0, 403274 <tigetstr@plt+0x1b44>
  403340:	ldp	w10, w9, [x28]
  403344:	cmp	w9, w10
  403348:	b.le	403274 <tigetstr@plt+0x1b44>
  40334c:	add	w8, w10, #0x1
  403350:	cmp	w9, w8
  403354:	b.ne	403280 <tigetstr@plt+0x1b50>  // b.any
  403358:	mov	w0, #0x2b                  	// #43
  40335c:	b	403278 <tigetstr@plt+0x1b48>
  403360:	mov	w23, w19
  403364:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403368:	ldrb	w8, [x8, #708]
  40336c:	cmp	w8, #0x1
  403370:	b.ne	4033a0 <tigetstr@plt+0x1c70>  // b.any
  403374:	b	403390 <tigetstr@plt+0x1c60>
  403378:	ldur	x20, [x29, #-32]
  40337c:	mov	w23, w19
  403380:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403384:	ldrb	w8, [x8, #708]
  403388:	cmp	w8, #0x1
  40338c:	b.ne	4033a0 <tigetstr@plt+0x1c70>  // b.any
  403390:	ldr	w8, [x20, #92]
  403394:	ldr	w9, [sp, #12]
  403398:	cmp	w8, w9
  40339c:	b.ne	4034bc <tigetstr@plt+0x1d8c>  // b.any
  4033a0:	mov	w24, w23
  4033a4:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  4033a8:	ldrb	w8, [x8, #696]
  4033ac:	cmp	w8, #0x1
  4033b0:	b.ne	403474 <tigetstr@plt+0x1d44>  // b.any
  4033b4:	ldr	x8, [x20, #176]
  4033b8:	cbz	x8, 403474 <tigetstr@plt+0x1d44>
  4033bc:	adrp	x25, 404000 <tigetstr@plt+0x28d0>
  4033c0:	mov	x19, xzr
  4033c4:	add	x20, x20, #0x68
  4033c8:	add	x25, x25, #0x808
  4033cc:	b	403400 <tigetstr@plt+0x1cd0>
  4033d0:	cmp	w24, #0x0
  4033d4:	mov	w8, #0x2c                  	// #44
  4033d8:	mov	w9, #0x28                  	// #40
  4033dc:	csel	w0, w9, w8, eq  // eq = none
  4033e0:	ldr	x1, [x26, #632]
  4033e4:	bl	401460 <putc@plt>
  4033e8:	ldr	x0, [x25, x19]
  4033ec:	bl	404410 <tigetstr@plt+0x2ce0>
  4033f0:	mov	w24, w23
  4033f4:	add	x19, x19, #0x8
  4033f8:	cmp	x19, #0x38
  4033fc:	b.eq	403474 <tigetstr@plt+0x1d44>  // b.none
  403400:	ldr	x8, [x20, x19]
  403404:	cbz	x8, 4033f4 <tigetstr@plt+0x1cc4>
  403408:	ldur	x9, [x29, #-32]
  40340c:	ldr	x9, [x9, #176]
  403410:	add	x9, x9, x19
  403414:	ldr	x9, [x9, #104]
  403418:	cbz	x9, 4033f4 <tigetstr@plt+0x1cc4>
  40341c:	cmp	x8, x9
  403420:	b.eq	4033f4 <tigetstr@plt+0x1cc4>  // b.none
  403424:	ldr	w8, [x21, #716]
  403428:	cbnz	w8, 403440 <tigetstr@plt+0x1d10>
  40342c:	ldr	w9, [x22, #452]
  403430:	mov	w8, #0x1                   	// #1
  403434:	str	w8, [x21, #716]
  403438:	add	w9, w9, #0x1
  40343c:	str	w9, [x22, #452]
  403440:	ldrb	w9, [x27]
  403444:	add	w23, w24, #0x1
  403448:	sub	w8, w8, #0x1
  40344c:	str	w8, [x27, #40]
  403450:	tbnz	w9, #0, 4033d0 <tigetstr@plt+0x1ca0>
  403454:	ldp	w9, w8, [x28]
  403458:	cmp	w8, w9
  40345c:	b.le	4033d0 <tigetstr@plt+0x1ca0>
  403460:	add	w9, w9, #0x1
  403464:	cmp	w8, w9
  403468:	b.ne	4033e8 <tigetstr@plt+0x1cb8>  // b.any
  40346c:	mov	w0, #0x2b                  	// #43
  403470:	b	4033e0 <tigetstr@plt+0x1cb0>
  403474:	ldur	x20, [x29, #-32]
  403478:	ldur	w8, [x29, #-36]
  40347c:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  403480:	cbz	w8, 403494 <tigetstr@plt+0x1d64>
  403484:	ldrb	w8, [x25, #668]
  403488:	cbz	w8, 403494 <tigetstr@plt+0x1d64>
  40348c:	ldr	w8, [x20, #80]
  403490:	tbnz	w8, #31, 4034a0 <tigetstr@plt+0x1d70>
  403494:	cbz	w24, 403560 <tigetstr@plt+0x1e30>
  403498:	ldur	w8, [x29, #-36]
  40349c:	cbnz	w8, 403560 <tigetstr@plt+0x1e30>
  4034a0:	ldr	w8, [x21, #716]
  4034a4:	cbz	w8, 40350c <tigetstr@plt+0x1ddc>
  4034a8:	ldrb	w9, [x27]
  4034ac:	sub	w8, w8, #0x1
  4034b0:	str	w8, [x27, #40]
  4034b4:	tbz	w9, #0, 403530 <tigetstr@plt+0x1e00>
  4034b8:	b	403554 <tigetstr@plt+0x1e24>
  4034bc:	ldr	w8, [x21, #716]
  4034c0:	cbnz	w8, 4034d8 <tigetstr@plt+0x1da8>
  4034c4:	ldr	w9, [x22, #452]
  4034c8:	mov	w8, #0x1                   	// #1
  4034cc:	str	w8, [x21, #716]
  4034d0:	add	w9, w9, #0x1
  4034d4:	str	w9, [x22, #452]
  4034d8:	ldrb	w9, [x27]
  4034dc:	add	w24, w23, #0x1
  4034e0:	sub	w8, w8, #0x1
  4034e4:	str	w8, [x27, #40]
  4034e8:	tbnz	w9, #0, 4037d0 <tigetstr@plt+0x20a0>
  4034ec:	ldp	w9, w8, [x28]
  4034f0:	cmp	w8, w9
  4034f4:	b.le	4037d0 <tigetstr@plt+0x20a0>
  4034f8:	add	w9, w9, #0x1
  4034fc:	cmp	w8, w9
  403500:	b.ne	4037e8 <tigetstr@plt+0x20b8>  // b.any
  403504:	mov	w0, #0x2b                  	// #43
  403508:	b	4037e0 <tigetstr@plt+0x20b0>
  40350c:	ldr	w9, [x22, #452]
  403510:	mov	w8, #0x1                   	// #1
  403514:	str	w8, [x21, #716]
  403518:	add	w9, w9, #0x1
  40351c:	str	w9, [x22, #452]
  403520:	ldrb	w9, [x27]
  403524:	sub	w8, w8, #0x1
  403528:	str	w8, [x27, #40]
  40352c:	tbnz	w9, #0, 403554 <tigetstr@plt+0x1e24>
  403530:	ldp	w9, w8, [x28]
  403534:	cmp	w8, w9
  403538:	b.le	403554 <tigetstr@plt+0x1e24>
  40353c:	add	w9, w9, #0x1
  403540:	cmp	w8, w9
  403544:	b.ne	403560 <tigetstr@plt+0x1e30>  // b.any
  403548:	ldr	x1, [x26, #632]
  40354c:	mov	w0, #0x2b                  	// #43
  403550:	b	40355c <tigetstr@plt+0x1e2c>
  403554:	ldr	x1, [x26, #632]
  403558:	mov	w0, #0x29                  	// #41
  40355c:	bl	401460 <putc@plt>
  403560:	ldrb	w8, [x20, #160]
  403564:	tbz	w8, #0, 40358c <tigetstr@plt+0x1e5c>
  403568:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  40356c:	add	x0, x0, #0x430
  403570:	mov	x1, xzr
  403574:	bl	401670 <tgetstr@plt>
  403578:	cbz	x0, 40358c <tigetstr@plt+0x1e5c>
  40357c:	adrp	x2, 401000 <memcpy@plt-0x3e0>
  403580:	add	x2, x2, #0x6d0
  403584:	mov	w1, #0x1                   	// #1
  403588:	bl	401430 <tputs@plt>
  40358c:	ldrb	w8, [x25, #668]
  403590:	ldr	w24, [sp, #28]
  403594:	cmp	w8, #0x1
  403598:	b.ne	40381c <tigetstr@plt+0x20ec>  // b.any
  40359c:	ldr	w8, [x20, #80]
  4035a0:	cmp	w8, #0x1
  4035a4:	b.lt	403824 <tigetstr@plt+0x20f4>  // b.tstop
  4035a8:	adrp	x23, 405000 <tigetstr@plt+0x38d0>
  4035ac:	adrp	x24, 405000 <tigetstr@plt+0x38d0>
  4035b0:	mov	x25, xzr
  4035b4:	add	x23, x23, #0x439
  4035b8:	mov	w19, #0x4                   	// #4
  4035bc:	add	x24, x24, #0x43c
  4035c0:	b	4035d8 <tigetstr@plt+0x1ea8>
  4035c4:	ldur	x20, [x29, #-32]
  4035c8:	add	x25, x25, #0x1
  4035cc:	ldrsw	x8, [x20, #80]
  4035d0:	cmp	x25, x8
  4035d4:	b.ge	40380c <tigetstr@plt+0x20dc>  // b.tcont
  4035d8:	sub	w8, w8, #0x1
  4035dc:	cmp	x25, w8, sxtw
  4035e0:	b.ge	403654 <tigetstr@plt+0x1f24>  // b.tcont
  4035e4:	ldr	w8, [x21, #716]
  4035e8:	cbz	w8, 403600 <tigetstr@plt+0x1ed0>
  4035ec:	ldrb	w9, [x27]
  4035f0:	sub	w8, w8, #0x1
  4035f4:	str	w8, [x27, #40]
  4035f8:	tbz	w9, #0, 403624 <tigetstr@plt+0x1ef4>
  4035fc:	b	403648 <tigetstr@plt+0x1f18>
  403600:	ldr	w9, [x22, #452]
  403604:	mov	w8, #0x1                   	// #1
  403608:	str	w8, [x21, #716]
  40360c:	add	w9, w9, #0x1
  403610:	str	w9, [x22, #452]
  403614:	ldrb	w9, [x27]
  403618:	sub	w8, w8, #0x1
  40361c:	str	w8, [x27, #40]
  403620:	tbnz	w9, #0, 403648 <tigetstr@plt+0x1f18>
  403624:	ldp	w9, w8, [x28]
  403628:	cmp	w8, w9
  40362c:	b.le	403648 <tigetstr@plt+0x1f18>
  403630:	add	w9, w9, #0x1
  403634:	cmp	w8, w9
  403638:	b.ne	403654 <tigetstr@plt+0x1f24>  // b.any
  40363c:	ldr	x1, [x26, #632]
  403640:	mov	w0, #0x2b                  	// #43
  403644:	b	403650 <tigetstr@plt+0x1f20>
  403648:	ldr	x1, [x26, #632]
  40364c:	mov	w0, #0x20                  	// #32
  403650:	bl	401460 <putc@plt>
  403654:	ldr	x8, [x20, #72]
  403658:	ldr	x9, [x8, x25, lsl #3]
  40365c:	ldrb	w8, [x9]
  403660:	cbz	w8, 403690 <tigetstr@plt+0x1f60>
  403664:	mov	w10, wzr
  403668:	add	x11, x9, #0x1
  40366c:	mov	w12, w8
  403670:	sub	w13, w12, #0x20
  403674:	ldrb	w12, [x11], #1
  403678:	and	w13, w13, #0xff
  40367c:	cmp	w13, #0x5f
  403680:	csinc	w13, w19, wzr, cs  // cs = hs, nlast
  403684:	add	w10, w13, w10
  403688:	cbnz	w12, 403670 <tigetstr@plt+0x1f40>
  40368c:	b	403694 <tigetstr@plt+0x1f64>
  403690:	mov	w10, wzr
  403694:	ldp	w13, w11, [x28]
  403698:	ldr	w12, [x20, #80]
  40369c:	add	w10, w11, w10
  4036a0:	sub	w11, w12, #0x1
  4036a4:	cmp	x25, x11
  4036a8:	cset	w11, ne  // ne = any
  4036ac:	sub	w11, w13, w11, lsl #2
  4036b0:	cmp	w10, w11
  4036b4:	b.le	4036c4 <tigetstr@plt+0x1f94>
  4036b8:	adrp	x10, 416000 <memcpy@GLIBC_2.17>
  4036bc:	ldrb	w10, [x10, #676]
  4036c0:	cbz	w10, 403800 <tigetstr@plt+0x20d0>
  4036c4:	add	x20, x9, #0x1
  4036c8:	b	4036dc <tigetstr@plt+0x1fac>
  4036cc:	ldr	x1, [x26, #632]
  4036d0:	and	w0, w8, #0xff
  4036d4:	bl	401460 <putc@plt>
  4036d8:	ldrb	w8, [x20], #1
  4036dc:	and	w9, w8, #0xff
  4036e0:	cmp	w9, #0x5c
  4036e4:	b.eq	403718 <tigetstr@plt+0x1fe8>  // b.none
  4036e8:	cbz	w9, 4035c4 <tigetstr@plt+0x1e94>
  4036ec:	sub	w9, w8, #0x20
  4036f0:	and	w9, w9, #0xff
  4036f4:	cmp	w9, #0x5e
  4036f8:	b.hi	403720 <tigetstr@plt+0x1ff0>  // b.pmore
  4036fc:	ldr	w9, [x21, #716]
  403700:	cbz	w9, 403740 <tigetstr@plt+0x2010>
  403704:	ldrb	w10, [x27]
  403708:	sub	w9, w9, #0x1
  40370c:	str	w9, [x27, #40]
  403710:	tbnz	w10, #0, 4036cc <tigetstr@plt+0x1f9c>
  403714:	b	4037a4 <tigetstr@plt+0x2074>
  403718:	mov	x0, x23
  40371c:	b	403734 <tigetstr@plt+0x2004>
  403720:	and	w2, w8, #0xff
  403724:	sub	x0, x29, #0x10
  403728:	mov	x1, x24
  40372c:	bl	401450 <sprintf@plt>
  403730:	sub	x0, x29, #0x10
  403734:	bl	404410 <tigetstr@plt+0x2ce0>
  403738:	ldrb	w8, [x20], #1
  40373c:	b	4036dc <tigetstr@plt+0x1fac>
  403740:	tbnz	w8, #7, 40374c <tigetstr@plt+0x201c>
  403744:	mov	w9, #0x1                   	// #1
  403748:	b	403784 <tigetstr@plt+0x2054>
  40374c:	and	w9, w8, #0xff
  403750:	and	w10, w9, #0xe0
  403754:	cmp	w10, #0xc0
  403758:	b.ne	403764 <tigetstr@plt+0x2034>  // b.any
  40375c:	mov	w9, #0x2                   	// #2
  403760:	b	403784 <tigetstr@plt+0x2054>
  403764:	and	w10, w9, #0xf0
  403768:	cmp	w10, #0xe0
  40376c:	b.ne	403778 <tigetstr@plt+0x2048>  // b.any
  403770:	mov	w9, #0x3                   	// #3
  403774:	b	403784 <tigetstr@plt+0x2054>
  403778:	and	w9, w9, #0xf8
  40377c:	cmp	w9, #0xf0
  403780:	csinc	w9, w19, wzr, eq  // eq = none
  403784:	ldr	w10, [x22, #452]
  403788:	str	w9, [x21, #716]
  40378c:	add	w10, w10, #0x1
  403790:	str	w10, [x22, #452]
  403794:	ldrb	w10, [x27]
  403798:	sub	w9, w9, #0x1
  40379c:	str	w9, [x27, #40]
  4037a0:	tbnz	w10, #0, 4036cc <tigetstr@plt+0x1f9c>
  4037a4:	ldp	w10, w9, [x28]
  4037a8:	cmp	w9, w10
  4037ac:	b.le	4036cc <tigetstr@plt+0x1f9c>
  4037b0:	add	w8, w10, #0x1
  4037b4:	cmp	w9, w8
  4037b8:	b.ne	403738 <tigetstr@plt+0x2008>  // b.any
  4037bc:	ldr	x1, [x26, #632]
  4037c0:	mov	w0, #0x2b                  	// #43
  4037c4:	bl	401460 <putc@plt>
  4037c8:	ldrb	w8, [x20], #1
  4037cc:	b	4036dc <tigetstr@plt+0x1fac>
  4037d0:	cmp	w23, #0x0
  4037d4:	mov	w8, #0x2c                  	// #44
  4037d8:	mov	w9, #0x28                  	// #40
  4037dc:	csel	w0, w9, w8, eq  // eq = none
  4037e0:	ldr	x1, [x26, #632]
  4037e4:	bl	401460 <putc@plt>
  4037e8:	ldr	w0, [x20, #92]
  4037ec:	bl	401600 <getpwuid@plt>
  4037f0:	cbz	x0, 403c04 <tigetstr@plt+0x24d4>
  4037f4:	ldr	x0, [x0]
  4037f8:	bl	404410 <tigetstr@plt+0x2ce0>
  4037fc:	b	4033a4 <tigetstr@plt+0x1c74>
  403800:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  403804:	add	x0, x0, #0x433
  403808:	bl	404410 <tigetstr@plt+0x2ce0>
  40380c:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  403810:	ldrb	w8, [x25, #668]
  403814:	ldr	w24, [sp, #28]
  403818:	tbnz	w8, #0, 403824 <tigetstr@plt+0x20f4>
  40381c:	ldr	x8, [x20, #168]
  403820:	cbnz	x8, 403840 <tigetstr@plt+0x2110>
  403824:	cbnz	w24, 403870 <tigetstr@plt+0x2140>
  403828:	ldr	x1, [x26, #632]
  40382c:	mov	w0, #0xa                   	// #10
  403830:	bl	401460 <putc@plt>
  403834:	mov	w8, #0x1                   	// #1
  403838:	mov	w24, #0xffffffff            	// #-1
  40383c:	str	w8, [x22, #452]
  403840:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403844:	ldr	w8, [x8, #720]
  403848:	ldr	x21, [sp, #32]
  40384c:	cmp	w8, w21
  403850:	b.le	4038c0 <tigetstr@plt+0x2190>
  403854:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403858:	ldr	x0, [x8, #744]
  40385c:	b	403908 <tigetstr@plt+0x21d8>
  403860:	mov	w0, #0x5d                  	// #93
  403864:	ldr	x1, [x26, #632]
  403868:	bl	401460 <putc@plt>
  40386c:	cbz	w24, 403828 <tigetstr@plt+0x20f8>
  403870:	ldr	w8, [x21, #716]
  403874:	cbnz	w8, 40388c <tigetstr@plt+0x215c>
  403878:	ldr	w9, [x22, #452]
  40387c:	mov	w8, #0x1                   	// #1
  403880:	str	w8, [x21, #716]
  403884:	add	w9, w9, #0x1
  403888:	str	w9, [x22, #452]
  40388c:	ldrb	w9, [x27]
  403890:	sub	w24, w24, #0x1
  403894:	sub	w8, w8, #0x1
  403898:	str	w8, [x27, #40]
  40389c:	tbnz	w9, #0, 403860 <tigetstr@plt+0x2130>
  4038a0:	ldp	w9, w8, [x28]
  4038a4:	cmp	w8, w9
  4038a8:	b.le	403860 <tigetstr@plt+0x2130>
  4038ac:	add	w9, w9, #0x1
  4038b0:	cmp	w8, w9
  4038b4:	b.ne	40386c <tigetstr@plt+0x213c>  // b.any
  4038b8:	mov	w0, #0x2b                  	// #43
  4038bc:	b	403864 <tigetstr@plt+0x2134>
  4038c0:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  4038c4:	add	x19, x19, #0x2d0
  4038c8:	ldr	x0, [x19, #16]
  4038cc:	lsl	w9, w8, #1
  4038d0:	cmp	w8, #0x0
  4038d4:	mov	w8, #0x64                  	// #100
  4038d8:	csel	w8, w8, w9, eq  // eq = none
  4038dc:	sbfiz	x1, x8, #2, #32
  4038e0:	str	w8, [x19]
  4038e4:	bl	401540 <realloc@plt>
  4038e8:	str	x0, [x19, #16]
  4038ec:	cbz	x0, 403d60 <tigetstr@plt+0x2630>
  4038f0:	ldrsw	x8, [x19]
  4038f4:	ldr	x0, [x19, #24]
  4038f8:	lsl	x1, x8, #2
  4038fc:	bl	401540 <realloc@plt>
  403900:	str	x0, [x19, #24]
  403904:	cbz	x0, 403d60 <tigetstr@plt+0x2630>
  403908:	ldr	w8, [sp, #24]
  40390c:	cmp	w8, #0x0
  403910:	cset	w8, eq  // eq = none
  403914:	str	w8, [x0, w21, sxtw #2]
  403918:	ldrb	w8, [x25, #668]
  40391c:	cmp	w8, #0x1
  403920:	sxtw	x8, w21
  403924:	b.ne	403a70 <tigetstr@plt+0x2340>  // b.any
  403928:	ldur	w10, [x29, #-20]
  40392c:	adrp	x9, 416000 <memcpy@GLIBC_2.17>
  403930:	ldur	w11, [x29, #-36]
  403934:	ldr	x9, [x9, #736]
  403938:	cmp	w10, #0x2
  40393c:	cset	w10, cc  // cc = lo, ul, last
  403940:	sub	w10, w11, w10
  403944:	str	w10, [x9, x8, lsl #2]
  403948:	mov	w28, w24
  40394c:	ldr	x24, [x20, #168]
  403950:	cbz	x24, 403bd0 <tigetstr@plt+0x24a0>
  403954:	add	w21, w21, #0x1
  403958:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  40395c:	b	403990 <tigetstr@plt+0x2260>
  403960:	ldur	x8, [x29, #-32]
  403964:	cmp	x23, #0x0
  403968:	cset	w4, eq  // eq = none
  40396c:	mov	w2, #0x1                   	// #1
  403970:	ldr	w5, [x8, #92]
  403974:	mov	x0, x22
  403978:	mov	w1, w21
  40397c:	mov	w3, wzr
  403980:	mov	w6, wzr
  403984:	bl	402a54 <tigetstr@plt+0x1324>
  403988:	mov	x24, x23
  40398c:	cbz	x23, 403bd0 <tigetstr@plt+0x24a0>
  403990:	mov	x25, x24
  403994:	ldr	x23, [x25, #8]!
  403998:	ldrb	w8, [x19, #672]
  40399c:	ldr	x22, [x24]
  4039a0:	tbnz	w8, #0, 403960 <tigetstr@plt+0x2230>
  4039a4:	ldrb	w8, [x22, #160]
  4039a8:	tbz	w8, #1, 403960 <tigetstr@plt+0x2230>
  4039ac:	cbz	x23, 403a34 <tigetstr@plt+0x2304>
  4039b0:	mov	w26, wzr
  4039b4:	mov	x20, x23
  4039b8:	b	4039cc <tigetstr@plt+0x229c>
  4039bc:	ldr	x8, [x23, #8]!
  4039c0:	mov	x25, x23
  4039c4:	mov	x23, x8
  4039c8:	cbz	x23, 403a10 <tigetstr@plt+0x22e0>
  4039cc:	ldr	x1, [x23]
  4039d0:	mov	x0, x22
  4039d4:	bl	404524 <tigetstr@plt+0x2df4>
  4039d8:	cbz	w0, 4039bc <tigetstr@plt+0x228c>
  4039dc:	cmp	x20, x23
  4039e0:	b.eq	4039ec <tigetstr@plt+0x22bc>  // b.none
  4039e4:	ldr	x27, [x23, #8]
  4039e8:	b	4039f4 <tigetstr@plt+0x22c4>
  4039ec:	ldr	x27, [x23, #8]
  4039f0:	mov	x20, x27
  4039f4:	mov	x0, x23
  4039f8:	add	w26, w26, #0x1
  4039fc:	bl	401630 <free@plt>
  403a00:	str	x27, [x25]
  403a04:	ldr	x22, [x24]
  403a08:	mov	x23, x27
  403a0c:	cbnz	x23, 4039cc <tigetstr@plt+0x229c>
  403a10:	ldur	x8, [x29, #-32]
  403a14:	cmp	x20, #0x0
  403a18:	cset	w4, eq  // eq = none
  403a1c:	ldr	w5, [x8, #92]
  403a20:	cbz	w26, 403a44 <tigetstr@plt+0x2314>
  403a24:	add	w2, w26, #0x1
  403a28:	mov	w8, #0x2                   	// #2
  403a2c:	mov	w9, w28
  403a30:	b	403a50 <tigetstr@plt+0x2320>
  403a34:	ldur	x8, [x29, #-32]
  403a38:	mov	x20, xzr
  403a3c:	mov	w4, #0x1                   	// #1
  403a40:	ldr	w5, [x8, #92]
  403a44:	mov	w9, w28
  403a48:	mov	w2, #0x1                   	// #1
  403a4c:	mov	w8, #0x1                   	// #1
  403a50:	add	w6, w8, w9
  403a54:	mov	x0, x22
  403a58:	mov	w1, w21
  403a5c:	mov	w3, wzr
  403a60:	bl	402a54 <tigetstr@plt+0x1324>
  403a64:	mov	x24, x20
  403a68:	cbnz	x20, 403990 <tigetstr@plt+0x2260>
  403a6c:	b	403bd0 <tigetstr@plt+0x24a0>
  403a70:	ldr	w11, [sp, #16]
  403a74:	ldur	w12, [x29, #-20]
  403a78:	ldr	w9, [x28, #4]
  403a7c:	ldur	x10, [x27, #60]
  403a80:	add	w11, w12, w11
  403a84:	ldr	w12, [sp, #20]
  403a88:	sub	w11, w11, w12
  403a8c:	add	w11, w11, w9
  403a90:	str	w11, [x10, x8, lsl #2]
  403a94:	ldr	w8, [x28]
  403a98:	cmp	w9, w8
  403a9c:	b.lt	403ae0 <tigetstr@plt+0x23b0>  // b.tstop
  403aa0:	ldrb	w8, [x27]
  403aa4:	cbnz	w8, 403ae0 <tigetstr@plt+0x23b0>
  403aa8:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  403aac:	add	x19, x19, #0x1c4
  403ab0:	ldur	x8, [x19, #4]
  403ab4:	ldr	x0, [x8, #40]
  403ab8:	bl	404410 <tigetstr@plt+0x2ce0>
  403abc:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  403ac0:	add	x0, x0, #0x437
  403ac4:	bl	404410 <tigetstr@plt+0x2ce0>
  403ac8:	ldr	x1, [x26, #632]
  403acc:	mov	w0, #0xa                   	// #10
  403ad0:	bl	401460 <putc@plt>
  403ad4:	mov	w8, #0x1                   	// #1
  403ad8:	str	w8, [x19]
  403adc:	b	403bd0 <tigetstr@plt+0x24a0>
  403ae0:	ldr	x20, [x20, #168]
  403ae4:	cbz	x20, 403bd0 <tigetstr@plt+0x24a0>
  403ae8:	add	w21, w21, #0x1
  403aec:	mov	w27, #0x1                   	// #1
  403af0:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  403af4:	b	403b38 <tigetstr@plt+0x2408>
  403af8:	ldur	x9, [x29, #-32]
  403afc:	ldr	x0, [x20]
  403b00:	add	w2, w28, #0x1
  403b04:	mov	w1, w21
  403b08:	ldr	x8, [x9, #168]
  403b0c:	ldr	w5, [x9, #92]
  403b10:	cmp	x20, x8
  403b14:	cset	w3, eq  // eq = none
  403b18:	cmp	x26, #0x0
  403b1c:	cset	w4, eq  // eq = none
  403b20:	cmp	w28, #0x0
  403b24:	cinc	w6, w24, ne  // ne = any
  403b28:	bl	402a54 <tigetstr@plt+0x1324>
  403b2c:	mov	w27, wzr
  403b30:	mov	x20, x26
  403b34:	cbz	x26, 403bd0 <tigetstr@plt+0x24a0>
  403b38:	mov	x25, x20
  403b3c:	ldr	x26, [x25, #8]!
  403b40:	ldrb	w8, [x19, #672]
  403b44:	mov	w28, wzr
  403b48:	tbnz	w8, #0, 403ba8 <tigetstr@plt+0x2478>
  403b4c:	cbz	x26, 403ba8 <tigetstr@plt+0x2478>
  403b50:	mov	w28, wzr
  403b54:	mov	x22, x26
  403b58:	b	403b78 <tigetstr@plt+0x2448>
  403b5c:	ldr	x23, [x22, #8]
  403b60:	mov	x0, x22
  403b64:	add	w28, w28, #0x1
  403b68:	bl	401630 <free@plt>
  403b6c:	mov	x22, x23
  403b70:	str	x23, [x25]
  403b74:	cbz	x22, 403ba8 <tigetstr@plt+0x2478>
  403b78:	ldr	x0, [x20]
  403b7c:	ldr	x1, [x22]
  403b80:	bl	404524 <tigetstr@plt+0x2df4>
  403b84:	cbz	w0, 403b98 <tigetstr@plt+0x2468>
  403b88:	cmp	x26, x22
  403b8c:	b.ne	403b5c <tigetstr@plt+0x242c>  // b.any
  403b90:	ldr	x26, [x26, #8]
  403b94:	b	403b5c <tigetstr@plt+0x242c>
  403b98:	ldr	x8, [x22, #8]!
  403b9c:	mov	x25, x22
  403ba0:	mov	x22, x8
  403ba4:	cbnz	x22, 403b78 <tigetstr@plt+0x2448>
  403ba8:	cbz	w27, 403af8 <tigetstr@plt+0x23c8>
  403bac:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403bb0:	ldr	x8, [x8, #456]
  403bb4:	cmp	x26, #0x0
  403bb8:	mov	w9, #0x28                  	// #40
  403bbc:	mov	w10, #0x20                  	// #32
  403bc0:	csel	x9, x10, x9, eq  // eq = none
  403bc4:	ldr	x0, [x8, x9]
  403bc8:	bl	404410 <tigetstr@plt+0x2ce0>
  403bcc:	b	403af8 <tigetstr@plt+0x23c8>
  403bd0:	adrp	x9, 415000 <tigetstr@plt+0x138d0>
  403bd4:	ldur	x8, [x29, #-8]
  403bd8:	ldr	x9, [x9, #3536]
  403bdc:	cmp	x9, x8
  403be0:	b.ne	403d3c <tigetstr@plt+0x260c>  // b.any
  403be4:	ldp	x20, x19, [sp, #160]
  403be8:	ldp	x22, x21, [sp, #144]
  403bec:	ldp	x24, x23, [sp, #128]
  403bf0:	ldp	x26, x25, [sp, #112]
  403bf4:	ldp	x28, x27, [sp, #96]
  403bf8:	ldp	x29, x30, [sp, #80]
  403bfc:	add	sp, sp, #0xb0
  403c00:	ret
  403c04:	ldr	w19, [x20, #92]
  403c08:	cbz	w19, 4033a4 <tigetstr@plt+0x1c74>
  403c0c:	mov	w8, #0x1                   	// #1
  403c10:	add	w8, w8, w8, lsl #2
  403c14:	lsl	w8, w8, #1
  403c18:	sdiv	w9, w19, w8
  403c1c:	cbnz	w9, 403c10 <tigetstr@plt+0x24e0>
  403c20:	cmp	w8, #0xa
  403c24:	b.cc	4033a4 <tigetstr@plt+0x1c74>  // b.lo, b.ul, b.last
  403c28:	mov	w9, #0xcccd                	// #52429
  403c2c:	movk	w9, #0xcccc, lsl #16
  403c30:	mov	w20, #0x6667                	// #26215
  403c34:	umull	x8, w8, w9
  403c38:	movk	w20, #0x6666, lsl #16
  403c3c:	mov	w23, #0xa                   	// #10
  403c40:	lsr	x25, x8, #35
  403c44:	b	403c74 <tigetstr@plt+0x2544>
  403c48:	and	w0, w8, #0xff
  403c4c:	ldr	x1, [x26, #632]
  403c50:	bl	401460 <putc@plt>
  403c54:	smull	x8, w25, w20
  403c58:	lsr	x10, x8, #63
  403c5c:	asr	x8, x8, #34
  403c60:	add	w9, w25, #0x9
  403c64:	add	w8, w8, w10
  403c68:	cmp	w9, #0x12
  403c6c:	mov	w25, w8
  403c70:	b.ls	403d34 <tigetstr@plt+0x2604>  // b.plast
  403c74:	sdiv	w8, w19, w25
  403c78:	smull	x10, w8, w20
  403c7c:	ldr	w9, [x21, #716]
  403c80:	lsr	x11, x10, #63
  403c84:	asr	x10, x10, #34
  403c88:	add	w10, w10, w11
  403c8c:	msub	w8, w10, w23, w8
  403c90:	add	w8, w8, #0x30
  403c94:	cbz	w9, 403cac <tigetstr@plt+0x257c>
  403c98:	ldrb	w10, [x27]
  403c9c:	sub	w9, w9, #0x1
  403ca0:	str	w9, [x27, #40]
  403ca4:	tbnz	w10, #0, 403c48 <tigetstr@plt+0x2518>
  403ca8:	b	403d14 <tigetstr@plt+0x25e4>
  403cac:	tbnz	w8, #7, 403cb8 <tigetstr@plt+0x2588>
  403cb0:	mov	w9, #0x1                   	// #1
  403cb4:	b	403cf4 <tigetstr@plt+0x25c4>
  403cb8:	and	w9, w8, #0xff
  403cbc:	and	w10, w9, #0xe0
  403cc0:	cmp	w10, #0xc0
  403cc4:	b.ne	403cd0 <tigetstr@plt+0x25a0>  // b.any
  403cc8:	mov	w9, #0x2                   	// #2
  403ccc:	b	403cf4 <tigetstr@plt+0x25c4>
  403cd0:	and	w10, w9, #0xf0
  403cd4:	cmp	w10, #0xe0
  403cd8:	b.ne	403ce4 <tigetstr@plt+0x25b4>  // b.any
  403cdc:	mov	w9, #0x3                   	// #3
  403ce0:	b	403cf4 <tigetstr@plt+0x25c4>
  403ce4:	and	w9, w9, #0xf8
  403ce8:	cmp	w9, #0xf0
  403cec:	mov	w9, #0x4                   	// #4
  403cf0:	csinc	w9, w9, wzr, eq  // eq = none
  403cf4:	ldr	w10, [x22, #452]
  403cf8:	str	w9, [x21, #716]
  403cfc:	add	w10, w10, #0x1
  403d00:	str	w10, [x22, #452]
  403d04:	ldrb	w10, [x27]
  403d08:	sub	w9, w9, #0x1
  403d0c:	str	w9, [x27, #40]
  403d10:	tbnz	w10, #0, 403c48 <tigetstr@plt+0x2518>
  403d14:	ldp	w10, w9, [x28]
  403d18:	cmp	w9, w10
  403d1c:	b.le	403c48 <tigetstr@plt+0x2518>
  403d20:	add	w8, w10, #0x1
  403d24:	cmp	w9, w8
  403d28:	b.ne	403c54 <tigetstr@plt+0x2524>  // b.any
  403d2c:	mov	w0, #0x2b                  	// #43
  403d30:	b	403c4c <tigetstr@plt+0x251c>
  403d34:	ldur	x20, [x29, #-32]
  403d38:	b	4033a4 <tigetstr@plt+0x1c74>
  403d3c:	bl	401570 <__stack_chk_fail@plt>
  403d40:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  403d44:	adrp	x1, 405000 <tigetstr@plt+0x38d0>
  403d48:	adrp	x3, 405000 <tigetstr@plt+0x38d0>
  403d4c:	add	x0, x0, #0x3d9
  403d50:	add	x1, x1, #0x3e6
  403d54:	add	x3, x3, #0x3f3
  403d58:	mov	w2, #0x292                 	// #658
  403d5c:	bl	4016b0 <__assert_fail@plt>
  403d60:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  403d64:	add	x0, x0, #0x442
  403d68:	bl	401420 <perror@plt>
  403d6c:	mov	w0, #0x1                   	// #1
  403d70:	bl	401400 <exit@plt>
  403d74:	stp	x29, x30, [sp, #-48]!
  403d78:	stp	x22, x21, [sp, #16]
  403d7c:	stp	x20, x19, [sp, #32]
  403d80:	mov	x29, sp
  403d84:	cbz	x0, 403e04 <tigetstr@plt+0x26d4>
  403d88:	ldr	w8, [x0, #92]
  403d8c:	mov	w19, w1
  403d90:	mov	x20, x0
  403d94:	cmp	w8, w1
  403d98:	b.ne	403de8 <tigetstr@plt+0x26b8>  // b.any
  403d9c:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  403da0:	ldrb	w8, [x21, #712]
  403da4:	cmp	w8, #0x1
  403da8:	b.ne	403dbc <tigetstr@plt+0x268c>  // b.any
  403dac:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403db0:	ldr	x1, [x8, #632]
  403db4:	mov	w0, #0xa                   	// #10
  403db8:	bl	401460 <putc@plt>
  403dbc:	mov	w2, #0x1                   	// #1
  403dc0:	mov	w3, #0x1                   	// #1
  403dc4:	mov	w4, #0x1                   	// #1
  403dc8:	mov	x0, x20
  403dcc:	mov	w1, wzr
  403dd0:	mov	w5, w19
  403dd4:	mov	w6, wzr
  403dd8:	mov	w22, #0x1                   	// #1
  403ddc:	bl	402a54 <tigetstr@plt+0x1324>
  403de0:	strb	w22, [x21, #712]
  403de4:	b	403e04 <tigetstr@plt+0x26d4>
  403de8:	ldr	x20, [x20, #168]
  403dec:	cbz	x20, 403e04 <tigetstr@plt+0x26d4>
  403df0:	ldr	x0, [x20]
  403df4:	mov	w1, w19
  403df8:	bl	403d74 <tigetstr@plt+0x2644>
  403dfc:	ldr	x20, [x20, #8]
  403e00:	cbnz	x20, 403df0 <tigetstr@plt+0x26c0>
  403e04:	ldp	x20, x19, [sp, #32]
  403e08:	ldp	x22, x21, [sp, #16]
  403e0c:	ldp	x29, x30, [sp], #48
  403e10:	ret
  403e14:	sub	sp, sp, #0x70
  403e18:	stp	x29, x30, [sp, #16]
  403e1c:	stp	x28, x27, [sp, #32]
  403e20:	stp	x26, x25, [sp, #48]
  403e24:	stp	x24, x23, [sp, #64]
  403e28:	stp	x22, x21, [sp, #80]
  403e2c:	stp	x20, x19, [sp, #96]
  403e30:	add	x29, sp, #0x10
  403e34:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403e38:	ldr	x20, [x8, #728]
  403e3c:	mov	w24, w6
  403e40:	mov	x25, x5
  403e44:	mov	w26, w4
  403e48:	mov	w23, w2
  403e4c:	mov	w19, w1
  403e50:	mov	x1, x0
  403e54:	mov	w22, w7
  403e58:	mov	w27, w3
  403e5c:	stur	w7, [x29, #-4]
  403e60:	str	w3, [sp, #8]
  403e64:	cbz	x20, 403e7c <tigetstr@plt+0x274c>
  403e68:	ldr	w8, [x20, #84]
  403e6c:	cmp	w8, w19
  403e70:	b.eq	403ed4 <tigetstr@plt+0x27a4>  // b.none
  403e74:	ldr	x20, [x20, #184]
  403e78:	cbnz	x20, 403e68 <tigetstr@plt+0x2738>
  403e7c:	mov	x0, x1
  403e80:	mov	w1, w19
  403e84:	mov	w2, w26
  403e88:	bl	4040a8 <tigetstr@plt+0x2978>
  403e8c:	mov	x20, x0
  403e90:	cbz	x25, 404004 <tigetstr@plt+0x28d4>
  403e94:	cbz	w24, 403f54 <tigetstr@plt+0x2824>
  403e98:	cmp	w24, #0x2
  403e9c:	str	wzr, [x20, #80]
  403ea0:	b.lt	404004 <tigetstr@plt+0x28d4>  // b.tstop
  403ea4:	mov	w28, wzr
  403ea8:	mov	x8, xzr
  403eac:	sub	w9, w24, #0x1
  403eb0:	b	403ec0 <tigetstr@plt+0x2790>
  403eb4:	add	x8, x8, #0x1
  403eb8:	cmp	x9, x8
  403ebc:	b.eq	403f60 <tigetstr@plt+0x2830>  // b.none
  403ec0:	ldrb	w10, [x25, x8]
  403ec4:	cbnz	w10, 403eb4 <tigetstr@plt+0x2784>
  403ec8:	add	w28, w28, #0x1
  403ecc:	str	w28, [x20, #80]
  403ed0:	b	403eb4 <tigetstr@plt+0x2784>
  403ed4:	mov	w2, #0x42                  	// #66
  403ed8:	mov	x0, x20
  403edc:	bl	4016a0 <strncpy@plt>
  403ee0:	strb	wzr, [x20, #65]
  403ee4:	str	w26, [x20, #92]
  403ee8:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  403eec:	ldrb	w8, [x8, #680]
  403ef0:	tbnz	w8, #0, 403e90 <tigetstr@plt+0x2760>
  403ef4:	ldr	x21, [x20, #176]
  403ef8:	cbz	x21, 403e90 <tigetstr@plt+0x2760>
  403efc:	ldr	x22, [x21, #168]!
  403f00:	cbnz	x22, 403f14 <tigetstr@plt+0x27e4>
  403f04:	b	403e90 <tigetstr@plt+0x2760>
  403f08:	add	x21, x22, #0x8
  403f0c:	mov	x22, x28
  403f10:	cbz	x28, 403e90 <tigetstr@plt+0x2760>
  403f14:	ldr	x28, [x22, #8]
  403f18:	cbz	x28, 403e90 <tigetstr@plt+0x2760>
  403f1c:	ldr	x26, [x22]
  403f20:	ldr	x27, [x28]
  403f24:	mov	x0, x26
  403f28:	mov	x1, x27
  403f2c:	bl	4015f0 <strcmp@plt>
  403f30:	cmp	w0, #0x1
  403f34:	b.lt	403f08 <tigetstr@plt+0x27d8>  // b.tstop
  403f38:	str	x27, [x22]
  403f3c:	ldr	x8, [x21]
  403f40:	ldr	x8, [x8, #8]
  403f44:	str	x26, [x8]
  403f48:	ldr	x22, [x21]
  403f4c:	ldr	x28, [x22, #8]
  403f50:	b	403f08 <tigetstr@plt+0x27d8>
  403f54:	mov	w8, #0xffffffff            	// #-1
  403f58:	str	w8, [x20, #80]
  403f5c:	b	404004 <tigetstr@plt+0x28d4>
  403f60:	cbz	w28, 404004 <tigetstr@plt+0x28d4>
  403f64:	sbfiz	x0, x28, #3, #32
  403f68:	bl	4014d0 <malloc@plt>
  403f6c:	str	x0, [x20, #72]
  403f70:	cbz	x0, 404094 <tigetstr@plt+0x2964>
  403f74:	mov	x26, x0
  403f78:	mov	x0, x25
  403f7c:	bl	4013f0 <strlen@plt>
  403f80:	add	x8, x25, x0
  403f84:	add	x27, x8, #0x1
  403f88:	sub	w8, w25, w27
  403f8c:	add	w8, w8, w24
  403f90:	sxtw	x25, w8
  403f94:	mov	x0, x25
  403f98:	bl	4014d0 <malloc@plt>
  403f9c:	str	x0, [x26]
  403fa0:	cbz	x0, 404094 <tigetstr@plt+0x2964>
  403fa4:	mov	x1, x27
  403fa8:	mov	x2, x25
  403fac:	mov	x24, x0
  403fb0:	bl	4013e0 <memcpy@plt>
  403fb4:	cmp	w28, #0x2
  403fb8:	b.lt	404004 <tigetstr@plt+0x28d4>  // b.tstop
  403fbc:	mov	x0, x24
  403fc0:	bl	4013f0 <strlen@plt>
  403fc4:	add	x8, x24, x0
  403fc8:	add	x24, x8, #0x1
  403fcc:	cmp	w28, #0x2
  403fd0:	str	x24, [x26, #8]
  403fd4:	b.eq	404004 <tigetstr@plt+0x28d4>  // b.none
  403fd8:	sxtw	x21, w28
  403fdc:	mov	w22, #0x2                   	// #2
  403fe0:	ldr	x25, [x20, #72]
  403fe4:	mov	x0, x24
  403fe8:	bl	4013f0 <strlen@plt>
  403fec:	add	x8, x24, x0
  403ff0:	add	x24, x8, #0x1
  403ff4:	str	x24, [x25, x22, lsl #3]
  403ff8:	add	x22, x22, #0x1
  403ffc:	cmp	x22, x21
  404000:	b.lt	403fe0 <tigetstr@plt+0x28b0>  // b.tstop
  404004:	ldur	w8, [x29, #-4]
  404008:	cmp	w19, w23
  40400c:	csel	w1, wzr, w23, eq  // eq = none
  404010:	tst	w8, #0xff
  404014:	ldr	w8, [sp, #8]
  404018:	str	w8, [x20, #88]
  40401c:	b.eq	40402c <tigetstr@plt+0x28fc>  // b.none
  404020:	ldrb	w8, [x20, #160]
  404024:	orr	w8, w8, #0x2
  404028:	strb	w8, [x20, #160]
  40402c:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404030:	ldr	x21, [x8, #728]
  404034:	cbz	x21, 40404c <tigetstr@plt+0x291c>
  404038:	ldr	w8, [x21, #84]
  40403c:	cmp	w8, w1
  404040:	b.eq	404060 <tigetstr@plt+0x2930>  // b.none
  404044:	ldr	x21, [x21, #184]
  404048:	cbnz	x21, 404038 <tigetstr@plt+0x2908>
  40404c:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  404050:	add	x0, x0, #0x3d0
  404054:	mov	w2, wzr
  404058:	bl	4040a8 <tigetstr@plt+0x2978>
  40405c:	mov	x21, x0
  404060:	cbz	w19, 404074 <tigetstr@plt+0x2944>
  404064:	mov	x0, x21
  404068:	mov	x1, x20
  40406c:	bl	40430c <tigetstr@plt+0x2bdc>
  404070:	str	x21, [x20, #176]
  404074:	ldp	x20, x19, [sp, #96]
  404078:	ldp	x22, x21, [sp, #80]
  40407c:	ldp	x24, x23, [sp, #64]
  404080:	ldp	x26, x25, [sp, #48]
  404084:	ldp	x28, x27, [sp, #32]
  404088:	ldp	x29, x30, [sp, #16]
  40408c:	add	sp, sp, #0x70
  404090:	ret
  404094:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  404098:	add	x0, x0, #0x342
  40409c:	bl	401420 <perror@plt>
  4040a0:	mov	w0, #0x1                   	// #1
  4040a4:	bl	401400 <exit@plt>
  4040a8:	sub	sp, sp, #0xf0
  4040ac:	stp	x29, x30, [sp, #192]
  4040b0:	stp	x22, x21, [sp, #208]
  4040b4:	stp	x20, x19, [sp, #224]
  4040b8:	add	x29, sp, #0xc0
  4040bc:	adrp	x8, 415000 <tigetstr@plt+0x138d0>
  4040c0:	ldr	x8, [x8, #3536]
  4040c4:	mov	x22, x0
  4040c8:	mov	w0, #0xc0                  	// #192
  4040cc:	mov	w21, w2
  4040d0:	mov	w20, w1
  4040d4:	stur	x8, [x29, #-8]
  4040d8:	bl	4014d0 <malloc@plt>
  4040dc:	cbz	x0, 4042f8 <tigetstr@plt+0x2bc8>
  4040e0:	mov	w2, #0x42                  	// #66
  4040e4:	mov	x1, x22
  4040e8:	mov	x19, x0
  4040ec:	bl	4016a0 <strncpy@plt>
  4040f0:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  4040f4:	ldr	x8, [x22, #728]
  4040f8:	str	w21, [x0, #92]
  4040fc:	adrp	x21, 405000 <tigetstr@plt+0x38d0>
  404100:	add	x21, x21, #0x333
  404104:	adrp	x4, 404000 <tigetstr@plt+0x28d0>
  404108:	strb	wzr, [x0, #65]
  40410c:	strb	wzr, [x0, #160]
  404110:	stp	wzr, w20, [x0, #80]
  404114:	str	xzr, [x0, #72]
  404118:	str	xzr, [x0, #96]
  40411c:	stp	xzr, xzr, [x0, #168]
  404120:	str	x8, [x0, #184]
  404124:	add	x4, x4, #0xd7a
  404128:	add	x0, sp, #0x4
  40412c:	mov	w1, #0x32                  	// #50
  404130:	mov	x2, x21
  404134:	mov	w3, w20
  404138:	bl	401480 <snprintf@plt>
  40413c:	add	x1, sp, #0x4
  404140:	add	x2, sp, #0x38
  404144:	mov	w0, wzr
  404148:	bl	4016e0 <__xstat@plt>
  40414c:	ldr	x8, [sp, #64]
  404150:	cmp	w0, #0x0
  404154:	adrp	x4, 404000 <tigetstr@plt+0x28d0>
  404158:	add	x4, x4, #0xd81
  40415c:	csel	x8, x8, xzr, eq  // eq = none
  404160:	add	x0, sp, #0x4
  404164:	mov	w1, #0x32                  	// #50
  404168:	mov	x2, x21
  40416c:	mov	w3, w20
  404170:	str	x8, [x19, #104]
  404174:	bl	401480 <snprintf@plt>
  404178:	add	x1, sp, #0x4
  40417c:	add	x2, sp, #0x38
  404180:	mov	w0, wzr
  404184:	bl	4016e0 <__xstat@plt>
  404188:	ldr	x8, [sp, #64]
  40418c:	cmp	w0, #0x0
  404190:	adrp	x4, 404000 <tigetstr@plt+0x28d0>
  404194:	add	x4, x4, #0xd85
  404198:	csel	x8, x8, xzr, eq  // eq = none
  40419c:	add	x0, sp, #0x4
  4041a0:	mov	w1, #0x32                  	// #50
  4041a4:	mov	x2, x21
  4041a8:	mov	w3, w20
  4041ac:	str	x8, [x19, #112]
  4041b0:	bl	401480 <snprintf@plt>
  4041b4:	add	x1, sp, #0x4
  4041b8:	add	x2, sp, #0x38
  4041bc:	mov	w0, wzr
  4041c0:	bl	4016e0 <__xstat@plt>
  4041c4:	ldr	x8, [sp, #64]
  4041c8:	cmp	w0, #0x0
  4041cc:	adrp	x4, 404000 <tigetstr@plt+0x28d0>
  4041d0:	add	x4, x4, #0xd89
  4041d4:	csel	x8, x8, xzr, eq  // eq = none
  4041d8:	add	x0, sp, #0x4
  4041dc:	mov	w1, #0x32                  	// #50
  4041e0:	mov	x2, x21
  4041e4:	mov	w3, w20
  4041e8:	str	x8, [x19, #120]
  4041ec:	bl	401480 <snprintf@plt>
  4041f0:	add	x1, sp, #0x4
  4041f4:	add	x2, sp, #0x38
  4041f8:	mov	w0, wzr
  4041fc:	bl	4016e0 <__xstat@plt>
  404200:	ldr	x8, [sp, #64]
  404204:	cmp	w0, #0x0
  404208:	adrp	x4, 404000 <tigetstr@plt+0x28d0>
  40420c:	add	x4, x4, #0xc0f
  404210:	csel	x8, x8, xzr, eq  // eq = none
  404214:	add	x0, sp, #0x4
  404218:	mov	w1, #0x32                  	// #50
  40421c:	mov	x2, x21
  404220:	mov	w3, w20
  404224:	str	x8, [x19, #128]
  404228:	bl	401480 <snprintf@plt>
  40422c:	add	x1, sp, #0x4
  404230:	add	x2, sp, #0x38
  404234:	mov	w0, wzr
  404238:	bl	4016e0 <__xstat@plt>
  40423c:	ldr	x8, [sp, #64]
  404240:	cmp	w0, #0x0
  404244:	adrp	x4, 404000 <tigetstr@plt+0x28d0>
  404248:	add	x4, x4, #0xd8d
  40424c:	csel	x8, x8, xzr, eq  // eq = none
  404250:	add	x0, sp, #0x4
  404254:	mov	w1, #0x32                  	// #50
  404258:	mov	x2, x21
  40425c:	mov	w3, w20
  404260:	str	x8, [x19, #136]
  404264:	bl	401480 <snprintf@plt>
  404268:	add	x1, sp, #0x4
  40426c:	add	x2, sp, #0x38
  404270:	mov	w0, wzr
  404274:	bl	4016e0 <__xstat@plt>
  404278:	ldr	x8, [sp, #64]
  40427c:	cmp	w0, #0x0
  404280:	adrp	x4, 404000 <tigetstr@plt+0x28d0>
  404284:	add	x4, x4, #0xd92
  404288:	csel	x8, x8, xzr, eq  // eq = none
  40428c:	add	x0, sp, #0x4
  404290:	mov	w1, #0x32                  	// #50
  404294:	mov	x2, x21
  404298:	mov	w3, w20
  40429c:	str	x8, [x19, #144]
  4042a0:	bl	401480 <snprintf@plt>
  4042a4:	add	x1, sp, #0x4
  4042a8:	add	x2, sp, #0x38
  4042ac:	mov	w0, wzr
  4042b0:	bl	4016e0 <__xstat@plt>
  4042b4:	ldr	x8, [sp, #64]
  4042b8:	cmp	w0, #0x0
  4042bc:	str	x19, [x22, #728]
  4042c0:	adrp	x9, 415000 <tigetstr@plt+0x138d0>
  4042c4:	csel	x8, x8, xzr, eq  // eq = none
  4042c8:	str	x8, [x19, #152]
  4042cc:	ldur	x8, [x29, #-8]
  4042d0:	ldr	x9, [x9, #3536]
  4042d4:	cmp	x9, x8
  4042d8:	b.ne	4042f4 <tigetstr@plt+0x2bc4>  // b.any
  4042dc:	mov	x0, x19
  4042e0:	ldp	x20, x19, [sp, #224]
  4042e4:	ldp	x22, x21, [sp, #208]
  4042e8:	ldp	x29, x30, [sp, #192]
  4042ec:	add	sp, sp, #0xf0
  4042f0:	ret
  4042f4:	bl	401570 <__stack_chk_fail@plt>
  4042f8:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  4042fc:	add	x0, x0, #0x342
  404300:	bl	401420 <perror@plt>
  404304:	mov	w0, #0x1                   	// #1
  404308:	bl	401400 <exit@plt>
  40430c:	stp	x29, x30, [sp, #-64]!
  404310:	stp	x24, x23, [sp, #16]
  404314:	stp	x22, x21, [sp, #32]
  404318:	stp	x20, x19, [sp, #48]
  40431c:	mov	x29, sp
  404320:	mov	x20, x0
  404324:	mov	w0, #0x10                  	// #16
  404328:	mov	x21, x1
  40432c:	bl	4014d0 <malloc@plt>
  404330:	cbz	x0, 4043fc <tigetstr@plt+0x2ccc>
  404334:	str	x21, [x0]
  404338:	ldr	x23, [x20, #168]!
  40433c:	mov	x19, x0
  404340:	cbz	x23, 4043dc <tigetstr@plt+0x2cac>
  404344:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404348:	ldrb	w8, [x8, #680]
  40434c:	tbz	w8, #0, 404388 <tigetstr@plt+0x2c58>
  404350:	ldr	x9, [x23]
  404354:	ldr	w8, [x21, #84]
  404358:	ldr	w9, [x9, #84]
  40435c:	cmp	w9, w8
  404360:	b.gt	4043dc <tigetstr@plt+0x2cac>
  404364:	mov	x9, x23
  404368:	ldr	x23, [x23, #8]
  40436c:	cbz	x23, 404380 <tigetstr@plt+0x2c50>
  404370:	ldr	x10, [x23]
  404374:	ldr	w10, [x10, #84]
  404378:	cmp	w10, w8
  40437c:	b.le	404364 <tigetstr@plt+0x2c34>
  404380:	add	x20, x9, #0x8
  404384:	b	4043dc <tigetstr@plt+0x2cac>
  404388:	ldr	x22, [x23]
  40438c:	mov	x1, x21
  404390:	mov	x0, x22
  404394:	bl	4015f0 <strcmp@plt>
  404398:	cmp	w0, #0x0
  40439c:	b.gt	4043dc <tigetstr@plt+0x2cac>
  4043a0:	cbnz	w0, 4043b4 <tigetstr@plt+0x2c84>
  4043a4:	ldr	w8, [x22, #92]
  4043a8:	ldr	w9, [x21, #92]
  4043ac:	cmp	w8, w9
  4043b0:	b.hi	4043dc <tigetstr@plt+0x2cac>  // b.pmore
  4043b4:	ldr	x24, [x23, #8]!
  4043b8:	mov	x20, x23
  4043bc:	cbz	x24, 4043dc <tigetstr@plt+0x2cac>
  4043c0:	ldr	x22, [x24]
  4043c4:	mov	x1, x21
  4043c8:	mov	x0, x22
  4043cc:	bl	4015f0 <strcmp@plt>
  4043d0:	cmp	w0, #0x0
  4043d4:	mov	x23, x24
  4043d8:	b.le	4043a0 <tigetstr@plt+0x2c70>
  4043dc:	ldr	x8, [x20]
  4043e0:	str	x8, [x19, #8]
  4043e4:	str	x19, [x20]
  4043e8:	ldp	x20, x19, [sp, #48]
  4043ec:	ldp	x22, x21, [sp, #32]
  4043f0:	ldp	x24, x23, [sp, #16]
  4043f4:	ldp	x29, x30, [sp], #64
  4043f8:	ret
  4043fc:	adrp	x0, 405000 <tigetstr@plt+0x38d0>
  404400:	add	x0, x0, #0x342
  404404:	bl	401420 <perror@plt>
  404408:	mov	w0, #0x1                   	// #1
  40440c:	bl	401400 <exit@plt>
  404410:	stp	x29, x30, [sp, #-80]!
  404414:	str	x25, [sp, #16]
  404418:	stp	x24, x23, [sp, #32]
  40441c:	stp	x22, x21, [sp, #48]
  404420:	stp	x20, x19, [sp, #64]
  404424:	mov	x29, sp
  404428:	ldrb	w8, [x0]
  40442c:	cbz	w8, 40450c <tigetstr@plt+0x2ddc>
  404430:	adrp	x23, 416000 <memcpy@GLIBC_2.17>
  404434:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  404438:	add	x19, x0, #0x1
  40443c:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  404440:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  404444:	mov	w22, #0x4                   	// #4
  404448:	add	x23, x23, #0x2a4
  40444c:	adrp	x24, 416000 <memcpy@GLIBC_2.17>
  404450:	add	x25, x25, #0x1c0
  404454:	b	40446c <tigetstr@plt+0x2d3c>
  404458:	and	w0, w8, #0xff
  40445c:	ldr	x1, [x24, #632]
  404460:	bl	401460 <putc@plt>
  404464:	ldrb	w8, [x19], #1
  404468:	cbz	w8, 40450c <tigetstr@plt+0x2ddc>
  40446c:	ldr	w9, [x20, #716]
  404470:	cbz	w9, 404488 <tigetstr@plt+0x2d58>
  404474:	ldrb	w10, [x23]
  404478:	sub	w9, w9, #0x1
  40447c:	str	w9, [x23, #40]
  404480:	tbnz	w10, #0, 404458 <tigetstr@plt+0x2d28>
  404484:	b	4044ec <tigetstr@plt+0x2dbc>
  404488:	tbnz	w8, #7, 404494 <tigetstr@plt+0x2d64>
  40448c:	mov	w9, #0x1                   	// #1
  404490:	b	4044cc <tigetstr@plt+0x2d9c>
  404494:	and	w9, w8, #0xff
  404498:	and	w10, w9, #0xe0
  40449c:	cmp	w10, #0xc0
  4044a0:	b.ne	4044ac <tigetstr@plt+0x2d7c>  // b.any
  4044a4:	mov	w9, #0x2                   	// #2
  4044a8:	b	4044cc <tigetstr@plt+0x2d9c>
  4044ac:	and	w10, w9, #0xf0
  4044b0:	cmp	w10, #0xe0
  4044b4:	b.ne	4044c0 <tigetstr@plt+0x2d90>  // b.any
  4044b8:	mov	w9, #0x3                   	// #3
  4044bc:	b	4044cc <tigetstr@plt+0x2d9c>
  4044c0:	and	w9, w9, #0xf8
  4044c4:	cmp	w9, #0xf0
  4044c8:	csinc	w9, w22, wzr, eq  // eq = none
  4044cc:	ldr	w10, [x21, #452]
  4044d0:	str	w9, [x20, #716]
  4044d4:	add	w10, w10, #0x1
  4044d8:	str	w10, [x21, #452]
  4044dc:	ldrb	w10, [x23]
  4044e0:	sub	w9, w9, #0x1
  4044e4:	str	w9, [x23, #40]
  4044e8:	tbnz	w10, #0, 404458 <tigetstr@plt+0x2d28>
  4044ec:	ldp	w10, w9, [x25]
  4044f0:	cmp	w9, w10
  4044f4:	b.le	404458 <tigetstr@plt+0x2d28>
  4044f8:	add	w8, w10, #0x1
  4044fc:	cmp	w9, w8
  404500:	b.ne	404464 <tigetstr@plt+0x2d34>  // b.any
  404504:	mov	w0, #0x2b                  	// #43
  404508:	b	40445c <tigetstr@plt+0x2d2c>
  40450c:	ldp	x20, x19, [sp, #64]
  404510:	ldp	x22, x21, [sp, #48]
  404514:	ldp	x24, x23, [sp, #32]
  404518:	ldr	x25, [sp, #16]
  40451c:	ldp	x29, x30, [sp], #80
  404520:	ret
  404524:	stp	x29, x30, [sp, #-32]!
  404528:	stp	x20, x19, [sp, #16]
  40452c:	mov	x29, sp
  404530:	mov	x19, x1
  404534:	mov	x20, x0
  404538:	bl	4015f0 <strcmp@plt>
  40453c:	cbz	w0, 404550 <tigetstr@plt+0x2e20>
  404540:	mov	w0, wzr
  404544:	ldp	x20, x19, [sp, #16]
  404548:	ldp	x29, x30, [sp], #32
  40454c:	ret
  404550:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404554:	ldrb	w8, [x8, #708]
  404558:	cmp	w8, #0x1
  40455c:	b.ne	404570 <tigetstr@plt+0x2e40>  // b.any
  404560:	ldr	w8, [x20, #92]
  404564:	ldr	w9, [x19, #92]
  404568:	cmp	w8, w9
  40456c:	b.ne	404654 <tigetstr@plt+0x2f24>  // b.any
  404570:	adrp	x8, 416000 <memcpy@GLIBC_2.17>
  404574:	ldrb	w8, [x8, #696]
  404578:	cmp	w8, #0x1
  40457c:	b.ne	4045f0 <tigetstr@plt+0x2ec0>  // b.any
  404580:	ldr	x8, [x20, #104]
  404584:	ldr	x9, [x19, #104]
  404588:	cmp	x8, x9
  40458c:	b.ne	404654 <tigetstr@plt+0x2f24>  // b.any
  404590:	ldr	x8, [x20, #112]
  404594:	ldr	x9, [x19, #112]
  404598:	cmp	x8, x9
  40459c:	b.ne	404654 <tigetstr@plt+0x2f24>  // b.any
  4045a0:	ldr	x8, [x20, #120]
  4045a4:	ldr	x9, [x19, #120]
  4045a8:	cmp	x8, x9
  4045ac:	b.ne	404654 <tigetstr@plt+0x2f24>  // b.any
  4045b0:	ldr	x8, [x20, #128]
  4045b4:	ldr	x9, [x19, #128]
  4045b8:	cmp	x8, x9
  4045bc:	b.ne	404654 <tigetstr@plt+0x2f24>  // b.any
  4045c0:	ldr	x8, [x20, #136]
  4045c4:	ldr	x9, [x19, #136]
  4045c8:	cmp	x8, x9
  4045cc:	b.ne	404654 <tigetstr@plt+0x2f24>  // b.any
  4045d0:	ldr	x8, [x20, #144]
  4045d4:	ldr	x9, [x19, #144]
  4045d8:	cmp	x8, x9
  4045dc:	b.ne	404654 <tigetstr@plt+0x2f24>  // b.any
  4045e0:	ldr	x8, [x20, #152]
  4045e4:	ldr	x9, [x19, #152]
  4045e8:	cmp	x8, x9
  4045ec:	b.ne	404654 <tigetstr@plt+0x2f24>  // b.any
  4045f0:	ldr	x20, [x20, #168]
  4045f4:	ldr	x19, [x19, #168]
  4045f8:	cmp	x20, #0x0
  4045fc:	cset	w8, ne  // ne = any
  404600:	cmp	x19, #0x0
  404604:	cset	w9, ne  // ne = any
  404608:	cbz	x19, 404640 <tigetstr@plt+0x2f10>
  40460c:	cbz	x20, 404640 <tigetstr@plt+0x2f10>
  404610:	ldr	x0, [x20]
  404614:	ldr	x1, [x19]
  404618:	bl	404524 <tigetstr@plt+0x2df4>
  40461c:	cbz	w0, 404544 <tigetstr@plt+0x2e14>
  404620:	ldr	x20, [x20, #8]
  404624:	ldr	x19, [x19, #8]
  404628:	cmp	x20, #0x0
  40462c:	cset	w8, ne  // ne = any
  404630:	cmp	x19, #0x0
  404634:	cset	w9, ne  // ne = any
  404638:	cbz	x19, 404640 <tigetstr@plt+0x2f10>
  40463c:	cbnz	x20, 404610 <tigetstr@plt+0x2ee0>
  404640:	orr	w8, w9, w8
  404644:	eor	w0, w8, #0x1
  404648:	ldp	x20, x19, [sp, #16]
  40464c:	ldp	x29, x30, [sp], #32
  404650:	ret
  404654:	mov	w0, wzr
  404658:	ldp	x20, x19, [sp, #16]
  40465c:	ldp	x29, x30, [sp], #32
  404660:	ret
  404664:	nop
  404668:	stp	x29, x30, [sp, #-64]!
  40466c:	mov	x29, sp
  404670:	stp	x19, x20, [sp, #16]
  404674:	adrp	x20, 415000 <tigetstr@plt+0x138d0>
  404678:	add	x20, x20, #0xdc8
  40467c:	stp	x21, x22, [sp, #32]
  404680:	adrp	x21, 415000 <tigetstr@plt+0x138d0>
  404684:	add	x21, x21, #0xdc0
  404688:	sub	x20, x20, x21
  40468c:	mov	w22, w0
  404690:	stp	x23, x24, [sp, #48]
  404694:	mov	x23, x1
  404698:	mov	x24, x2
  40469c:	bl	4013a8 <memcpy@plt-0x38>
  4046a0:	cmp	xzr, x20, asr #3
  4046a4:	b.eq	4046d0 <tigetstr@plt+0x2fa0>  // b.none
  4046a8:	asr	x20, x20, #3
  4046ac:	mov	x19, #0x0                   	// #0
  4046b0:	ldr	x3, [x21, x19, lsl #3]
  4046b4:	mov	x2, x24
  4046b8:	add	x19, x19, #0x1
  4046bc:	mov	x1, x23
  4046c0:	mov	w0, w22
  4046c4:	blr	x3
  4046c8:	cmp	x20, x19
  4046cc:	b.ne	4046b0 <tigetstr@plt+0x2f80>  // b.any
  4046d0:	ldp	x19, x20, [sp, #16]
  4046d4:	ldp	x21, x22, [sp, #32]
  4046d8:	ldp	x23, x24, [sp, #48]
  4046dc:	ldp	x29, x30, [sp], #64
  4046e0:	ret
  4046e4:	nop
  4046e8:	ret

Disassembly of section .fini:

00000000004046ec <.fini>:
  4046ec:	stp	x29, x30, [sp, #-16]!
  4046f0:	mov	x29, sp
  4046f4:	ldp	x29, x30, [sp], #16
  4046f8:	ret
