Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: sd_card_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sd_card_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sd_card_test"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : sd_card_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\spi_master.v" into library work
Parsing module <spi_master>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\sd_card_sec_read_write.v" into library work
Parsing module <sd_card_sec_read_write>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\sd_card_cmd.v" into library work
Parsing module <sd_card_cmd>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\sd_card_top.v" into library work
Parsing module <sd_card_top>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\ax_debounce.v" into library work
Parsing module <ax_debounce>.
Analyzing Verilog file "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\sd_card_test.v" into library work
Parsing module <sd_card_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <sd_card_test>.

Elaborating module <ax_debounce>.

Elaborating module <sd_card_top>.

Elaborating module <sd_card_sec_read_write(SPI_LOW_SPEED_DIV=248,SPI_HIGH_SPEED_DIV=0)>.

Elaborating module <sd_card_cmd>.

Elaborating module <spi_master>.
WARNING:HDLCompiler:634 - "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\sd_card_test.v" Line 47: Net <sd_sec_read_addr[31]> does not have a driver.
WARNING:HDLCompiler:634 - "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\sd_card_test.v" Line 52: Net <sd_sec_write_addr[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sd_card_test>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\sd_card_test.v".
        S_IDLE = 0
        S_READ = 1
        S_WRITE = 2
        S_END = 3
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\sd_card_test.v" line 63: Output port <button_posedge> of the instance <ax_debounce_m0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\sd_card_test.v" line 63: Output port <button_out> of the instance <ax_debounce_m0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <sd_sec_read_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <sd_sec_write_addr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 10-bit register for signal <rd_cnt>.
    Found 10-bit register for signal <wr_cnt>.
    Found 8-bit register for signal <read_data>.
    Found 8-bit register for signal <sd_sec_write_data>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <sd_sec_read>.
    Found 1-bit register for signal <sd_sec_write>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <wr_cnt[9]_GND_1_o_add_4_OUT> created at line 81.
    Found 10-bit adder for signal <rd_cnt[9]_GND_1_o_add_11_OUT> created at line 94.
    Found 8-bit adder for signal <read_data[7]_GND_1_o_add_22_OUT> created at line 110.
    Found 8-bit adder for signal <read_data[7]_wr_cnt[7]_add_27_OUT> created at line 118.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sd_card_test> synthesized.

Synthesizing Unit <ax_debounce>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\ax_debounce.v".
        N = 32
        FREQ = 50
        MAX_TIME = 20
    Found 1-bit register for signal <button_out_d0>.
    Found 1-bit register for signal <button_out>.
    Found 32-bit register for signal <q_reg>.
    Found 1-bit register for signal <DFF2>.
    Found 1-bit register for signal <button_posedge>.
    Found 1-bit register for signal <button_negedge>.
    Found 1-bit register for signal <DFF1>.
    Found 32-bit adder for signal <q_reg[31]_GND_2_o_add_1_OUT> created at line 65.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
Unit <ax_debounce> synthesized.

Synthesizing Unit <sd_card_top>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\sd_card_top.v".
        SPI_LOW_SPEED_DIV = 248
        SPI_HIGH_SPEED_DIV = 0
    Summary:
	no macro.
Unit <sd_card_top> synthesized.

Synthesizing Unit <sd_card_sec_read_write>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\sd_card_sec_read_write.v".
        SPI_LOW_SPEED_DIV = 248
        SPI_HIGH_SPEED_DIV = 0
    Found 16-bit register for signal <cmd_data_len>.
    Found 8-bit register for signal <cmd_r1>.
    Found 48-bit register for signal <cmd>.
    Found 32-bit register for signal <sec_addr>.
    Found 5-bit register for signal <state>.
    Found 16-bit register for signal <spi_clk_div>.
    Found 1-bit register for signal <cmd_req>.
    Found 1-bit register for signal <block_write_req>.
    Found 1-bit register for signal <block_read_req>.
    Found 1-bit register for signal <sd_init_done>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 31                                             |
    | Inputs             | 7                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  92 D-type flip-flop(s).
	inferred  21 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sd_card_sec_read_write> synthesized.

Synthesizing Unit <sd_card_cmd>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\sd_card_cmd.v".
        S_IDLE = 0
        S_WAIT = 1
        S_INIT = 2
        S_CMD_PRE = 3
        S_CMD = 4
        S_CMD_DATA = 5
        S_READ_WAIT = 6
        S_READ = 7
        S_READ_ACK = 8
        S_WRITE_TOKEN = 9
        S_WRITE_DATA_0 = 10
        S_WRITE_DATA_1 = 11
        S_WRITE_CRC = 12
        S_WRITE_ACK = 13
        S_ERR = 14
        S_END = 15
    Found 1-bit register for signal <CS_reg>.
    Found 8-bit register for signal <send_data>.
    Found 16-bit register for signal <byte_cnt>.
    Found 16-bit register for signal <clk_div>.
    Found 8-bit register for signal <block_read_data>.
    Found 4-bit register for signal <state>.
    Found 10-bit register for signal <wr_data_cnt>.
    Found 1-bit register for signal <spi_wr_req>.
    Found 1-bit register for signal <cmd_req_error>.
    Found 1-bit register for signal <block_read_valid>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 16                                             |
    | Transitions        | 37                                             |
    | Inputs             | 13                                             |
    | Outputs            | 11                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit subtractor for signal <cmd_data_len[15]_GND_7_o_sub_56_OUT> created at line 203.
    Found 10-bit adder for signal <wr_data_cnt[9]_GND_7_o_add_79_OUT> created at line 269.
    Found 16-bit adder for signal <byte_cnt[15]_GND_7_o_add_89_OUT> created at line 301.
    Found 8-bit 7-to-1 multiplexer for signal <_n0239> created at line 185.
    Found 16-bit comparator greater for signal <n0008> created at line 111
    Found 8-bit comparator equal for signal <n0025> created at line 160
    Found 16-bit comparator equal for signal <byte_cnt[15]_cmd_data_len[15]_equal_57_o> created at line 203
    Found 16-bit comparator greater for signal <byte_cnt[15]_GND_7_o_LessThan_111_o> created at line 327
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  28 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sd_card_cmd> synthesized.

Synthesizing Unit <spi_master>.
    Related source file is "E:\BaiduYunDownload\AX516.190526\demo\11_sd_card_test\src\spi_master.v".
    Found 16-bit register for signal <clk_cnt>.
    Found 5-bit register for signal <clk_edge_cnt>.
    Found 8-bit register for signal <MOSI_shift>.
    Found 8-bit register for signal <MISO_shift>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <DCLK_reg>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <clk_cnt[15]_GND_9_o_add_16_OUT> created at line 124.
    Found 5-bit adder for signal <clk_edge_cnt[4]_GND_9_o_add_20_OUT> created at line 134.
    Found 16-bit comparator equal for signal <clk_cnt[15]_clk_div[15]_equal_10_o> created at line 94
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <spi_master> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 3
 16-bit adder                                          : 2
 16-bit subtractor                                     : 1
 32-bit adder                                          : 1
 5-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 35
 1-bit register                                        : 17
 10-bit register                                       : 3
 16-bit register                                       : 5
 32-bit register                                       : 1
 48-bit register                                       : 1
 5-bit register                                        : 1
 8-bit register                                        : 7
# Comparators                                          : 5
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 57
 1-bit 2-to-1 multiplexer                              : 14
 10-bit 2-to-1 multiplexer                             : 3
 16-bit 2-to-1 multiplexer                             : 16
 48-bit 2-to-1 multiplexer                             : 9
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 13
 8-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <sd_card_cmd>.
The following registers are absorbed into counter <wr_data_cnt>: 1 register on signal <wr_data_cnt>.
Unit <sd_card_cmd> synthesized (advanced).

Synthesizing (advanced) Unit <sd_card_test>.
The following registers are absorbed into counter <rd_cnt>: 1 register on signal <rd_cnt>.
The following registers are absorbed into counter <wr_cnt>: 1 register on signal <wr_cnt>.
The following registers are absorbed into counter <read_data>: 1 register on signal <read_data>.
Unit <sd_card_test> synthesized (advanced).

Synthesizing (advanced) Unit <spi_master>.
The following registers are absorbed into counter <clk_cnt>: 1 register on signal <clk_cnt>.
The following registers are absorbed into counter <clk_edge_cnt>: 1 register on signal <clk_edge_cnt>.
Unit <spi_master> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 32-bit adder                                          : 1
 8-bit adder                                           : 1
# Counters                                             : 6
 10-bit up counter                                     : 3
 16-bit up counter                                     : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 209
 Flip-Flops                                            : 209
# Comparators                                          : 5
 16-bit comparator equal                               : 2
 16-bit comparator greater                             : 2
 8-bit comparator equal                                : 1
# Multiplexers                                         : 58
 1-bit 2-to-1 multiplexer                              : 22
 16-bit 2-to-1 multiplexer                             : 15
 48-bit 2-to-1 multiplexer                             : 9
 8-bit 2-to-1 multiplexer                              : 11
 8-bit 7-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 00
 0001  | 01
 0011  | 11
 0010  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sd_card_top_m0/sd_card_sec_read_write_m0/FSM_1> on signal <state[1:13]> with one-hot encoding.
------------------------
 State | Encoding
------------------------
 00000 | 0000000000001
 00001 | 0000000000010
 00010 | 0000000000100
 00011 | 0000000001000
 00100 | 0000000010000
 10010 | 0000000100000
 10001 | 0000001000000
 00111 | 0000010000000
 01000 | 0000100000000
 00101 | 0001000000000
 00110 | 0010000000000
 01111 | 0100000000000
 10000 | 1000000000000
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sd_card_top_m0/sd_card_cmd_m0/FSM_2> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 1001  | 1001
 0110  | 0110
 0011  | 0011
 0001  | 0001
 0100  | 0100
 1111  | 1111
 0101  | 0101
 1110  | 1110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
 1101  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <sd_card_top_m0/spi_master_m0/FSM_3> on signal <state[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 010   | 000010
 100   | 000100
 001   | 001000
 101   | 010000
 011   | 100000
-------------------
WARNING:Xst:2677 - Node <wr_cnt_8> of sequential type is unconnected in block <sd_card_test>.
WARNING:Xst:2677 - Node <wr_cnt_9> of sequential type is unconnected in block <sd_card_test>.

Optimizing unit <sd_card_test> ...

Optimizing unit <ax_debounce> ...

Optimizing unit <sd_card_sec_read_write> ...
WARNING:Xst:1710 - FF/Latch <spi_clk_div_15> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_14> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_13> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_12> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_11> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_10> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_9> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_8> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_2> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_1> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <spi_clk_div_0> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r1_7> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r1_6> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r1_5> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r1_4> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r1_3> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_0> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_1> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_3> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_4> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_5> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_6> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_7> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_8> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_9> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_10> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_11> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_12> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_13> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_14> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_data_len_15> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r1_1> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_r1_2> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmd_47> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_46> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_39> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_37> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_36> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_35> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_34> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_33> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_32> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_31> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_30> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_29> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_28> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_27> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_26> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_25> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_24> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_23> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_22> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_21> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_20> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_19> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_18> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_14> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_12> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_10> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <cmd_8> (without init value) has a constant value of 0 in block <sd_card_sec_read_write>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <sd_card_cmd> ...

Optimizing unit <spi_master> ...
WARNING:Xst:1710 - FF/Latch <sd_card_top_m0/sd_card_cmd_m0/clk_div_15> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sd_card_top_m0/sd_card_cmd_m0/clk_div_14> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sd_card_top_m0/sd_card_cmd_m0/clk_div_13> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sd_card_top_m0/sd_card_cmd_m0/clk_div_12> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sd_card_top_m0/sd_card_cmd_m0/clk_div_11> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sd_card_top_m0/sd_card_cmd_m0/clk_div_10> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sd_card_top_m0/sd_card_cmd_m0/clk_div_9> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sd_card_top_m0/sd_card_cmd_m0/clk_div_8> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sd_card_top_m0/sd_card_cmd_m0/clk_div_2> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sd_card_top_m0/sd_card_cmd_m0/clk_div_1> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sd_card_top_m0/sd_card_cmd_m0/clk_div_0> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ax_debounce_m0/button_posedge> of sequential type is unconnected in block <sd_card_test>.
WARNING:Xst:1710 - FF/Latch <ax_debounce_m0/q_reg_31> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax_debounce_m0/q_reg_30> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax_debounce_m0/q_reg_29> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax_debounce_m0/q_reg_28> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax_debounce_m0/q_reg_27> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax_debounce_m0/q_reg_26> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax_debounce_m0/q_reg_25> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax_debounce_m0/q_reg_24> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax_debounce_m0/q_reg_23> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax_debounce_m0/q_reg_22> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax_debounce_m0/q_reg_21> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ax_debounce_m0/q_reg_20> (without init value) has a constant value of 0 in block <sd_card_test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_7> in Unit <sd_card_test> is equivalent to the following 4 FFs/Latches, which will be removed : <sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_6> <sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_5> <sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_4> <sd_card_top_m0/sd_card_sec_read_write_m0/spi_clk_div_3> 
INFO:Xst:2261 - The FF/Latch <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_16> in Unit <sd_card_test> is equivalent to the following 5 FFs/Latches, which will be removed : <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_15> <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_13> <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_11> <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_9> <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2> 
INFO:Xst:2261 - The FF/Latch <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_42> in Unit <sd_card_test> is equivalent to the following FF/Latch, which will be removed : <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_41> 
INFO:Xst:2261 - The FF/Latch <sd_card_top_m0/sd_card_cmd_m0/clk_div_7> in Unit <sd_card_test> is equivalent to the following 4 FFs/Latches, which will be removed : <sd_card_top_m0/sd_card_cmd_m0/clk_div_6> <sd_card_top_m0/sd_card_cmd_m0/clk_div_5> <sd_card_top_m0/sd_card_cmd_m0/clk_div_4> <sd_card_top_m0/sd_card_cmd_m0/clk_div_3> 
INFO:Xst:2261 - The FF/Latch <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_6> in Unit <sd_card_test> is equivalent to the following 2 FFs/Latches, which will be removed : <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_5> <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_3> 
INFO:Xst:2261 - The FF/Latch <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_7> in Unit <sd_card_test> is equivalent to the following 2 FFs/Latches, which will be removed : <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_2> <sd_card_top_m0/sd_card_sec_read_write_m0/cmd_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sd_card_test, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 189
 Flip-Flops                                            : 189

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sd_card_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 590
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 34
#      LUT2                        : 35
#      LUT3                        : 62
#      LUT4                        : 58
#      LUT5                        : 60
#      LUT6                        : 98
#      MUXCY                       : 117
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 110
# FlipFlops/Latches                : 189
#      FDC                         : 86
#      FDCE                        : 89
#      FDP                         : 6
#      FDPE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 3
#      OBUF                        : 7

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             189  out of  18224     1%  
 Number of Slice LUTs:                  356  out of   9112     3%  
    Number used as Logic:               356  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    365
   Number with an unused Flip Flop:     176  out of    365    48%  
   Number with an unused LUT:             9  out of    365     2%  
   Number of fully used LUT-FF pairs:   180  out of    365    49%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    232     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 189   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 6.537ns (Maximum Frequency: 152.975MHz)
   Minimum input arrival time before clock: 5.126ns
   Maximum output required time after clock: 5.138ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.537ns (frequency: 152.975MHz)
  Total number of paths / destination ports: 6345 / 284
-------------------------------------------------------------------------
Delay:               6.537ns (Levels of Logic = 5)
  Source:            sd_card_top_m0/sd_card_cmd_m0/byte_cnt_4 (FF)
  Destination:       sd_card_top_m0/sd_card_cmd_m0/spi_wr_req (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sd_card_top_m0/sd_card_cmd_m0/byte_cnt_4 to sd_card_top_m0/sd_card_cmd_m0/spi_wr_req
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   1.069  sd_card_top_m0/sd_card_cmd_m0/byte_cnt_4 (sd_card_top_m0/sd_card_cmd_m0/byte_cnt_4)
     LUT3:I0->O            2   0.235   0.726  sd_card_top_m0/sd_card_cmd_m0/n000822_SW0 (N22)
     LUT6:I5->O            3   0.254   0.766  sd_card_top_m0/sd_card_cmd_m0/n000822 (sd_card_top_m0/sd_card_cmd_m0/n000822)
     LUT6:I5->O           18   0.254   1.235  sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_GND_7_o_equal_89_o<15>1 (sd_card_top_m0/sd_card_cmd_m0/byte_cnt[15]_GND_7_o_equal_89_o)
     LUT6:I5->O            1   0.254   0.910  sd_card_top_m0/sd_card_cmd_m0/_n0501_inv4 (sd_card_top_m0/sd_card_cmd_m0/_n0501_inv4)
     LUT6:I3->O            1   0.235   0.000  sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_rstpot (sd_card_top_m0/sd_card_cmd_m0/spi_wr_req_rstpot)
     FDC:D                     0.074          sd_card_top_m0/sd_card_cmd_m0/spi_wr_req
    ----------------------------------------
    Total                      6.537ns (1.831ns logic, 4.706ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 191 / 191
-------------------------------------------------------------------------
Offset:              5.126ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       sd_sec_write_data_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to sd_sec_write_data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            189   0.255   2.403  rst_n_inv1_INV_0 (rst_n_inv)
     FDCE:CLR                  0.459          sd_sec_write_data_0
    ----------------------------------------
    Total                      5.126ns (2.042ns logic, 3.084ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              5.138ns (Levels of Logic = 2)
  Source:            read_data_3 (FF)
  Destination:       led<3> (PAD)
  Source Clock:      clk rising

  Data Path: read_data_3 to led<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   0.765  read_data_3 (read_data_3)
     INV:I->O              1   0.255   0.681  led<3>1_INV_0 (led_3_OBUF)
     OBUF:I->O                 2.912          led_3_OBUF (led<3>)
    ----------------------------------------
    Total                      5.138ns (3.692ns logic, 1.446ns route)
                                       (71.9% logic, 28.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.537|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.66 secs
 
--> 

Total memory usage is 265068 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   90 (   0 filtered)
Number of infos    :    8 (   0 filtered)

