xrun(64): 20.09-s017: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s017: Started on Mar 23, 2023 at 04:33:20 PDT
xrun
	+gui
	+access+rwc
	+xm64bit
	+xmstatus
	+xmtimescale+1ns/1ps
	+xmoveride_timescale
	+xmseq_udp_delay+20ps
	-v ./pnr/fullchip.pnr.v
	-v /home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v
	./verilog/fullchip_tb.v

   User defined plus("+") options:
	+xmoveride_timescale

Recompiling... reason: file './verilog/fullchip_tb.v' is newer than expected.
	expected: Wed Mar 22 23:17:24 2023
	actual:   Thu Mar 23 01:14:01 2023
file: ./verilog/fullchip_tb.v
	module worklib.fullchip_tb:v
		errors: 0, warnings: 0
xmvlog: Memory Usage - Current physical: 21.5M, Current virtual: 93.9M
xmvlog: CPU Usage - 0.1s system + 0.8s user = 0.9s total (1.4s, 63.2% cpu)
xmelab: *N,INFSUD: -NOSPECIFY is automatically used with -SEQ_UDP_DELAY.
		Caching library 'fullchip' ....... Done
		Caching library 'worklib' ....... Done
		Caching library 'tcbn65gplus' ....... Done
	Elaborating the design hierarchy:
fullchip fullchip_instance (
                         |
xmelab: *W,CUVWSP (./verilog/fullchip_tb.v,74|25): 1 output port was not connected:
xmelab: (./pnr/fullchip.pnr.v,72277): out

   DFD1 load_ready_q_reg (.CP(clk),
                       |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,8381|23): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5821): Q

   DFD4 cnt_q_reg_1_ (.CP(clk),
                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,8384|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): QN

   DFD4 cnt_q_reg_2_ (.CP(clk_clone1),
                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,12642|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): Q

   DFD2 cnt_q_reg_0_ (.CP(clk),
                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,16710|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5860): Q

   DFD1 cnt_q_reg_2_ (.CP(clk),
                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,16723|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5821): Q

   DFD2 cnt_q_reg_2_ (.CP(clk),
                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,21691|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5860): Q

   DFD4 cnt_q_reg_1_ (.CP(clk),
                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,25951|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): Q

   DFD4 cnt_q_reg_0_ (.CP(clk),
                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,34907|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): Q

   ofifo_col8_bw11 ofifo_inst (.in({ array_out[87],
                            |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,71940|28): 2 output ports were not connected:
xmelab: (./pnr/fullchip.pnr.v,48697): o_valid
xmelab: (./pnr/fullchip.pnr.v,48699): o_full

   fifo_depth8_bw11_simd1_7 col_idx_0__fifo_instance (.in({ in[10],
                                                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,48797|51): 2 output ports were not connected:
xmelab: (./pnr/fullchip.pnr.v,37583): o_full
xmelab: (./pnr/fullchip.pnr.v,37584): o_empty

   DFD1 wr_ptr_reg_3_ (.CP(rd_clk_clone2),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,37779|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5821): QN

   DFD4 rd_ptr_reg_1_ (.CP(rd_clk),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,37786|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): QN

   DFD2 wr_ptr_reg_2_ (.CP(rd_clk_clone2),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,37796|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5860): QN

   fifo_depth8_bw11_simd1_6 col_idx_1__fifo_instance (.in({ in[21],
                                                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,48827|51): 2 output ports were not connected:
xmelab: (./pnr/fullchip.pnr.v,39049): o_full
xmelab: (./pnr/fullchip.pnr.v,39050): o_empty

   DFD1 wr_ptr_reg_3_ (.CP(rd_clk_clone1),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,39286|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5821): QN

   DFD4 rd_ptr_reg_1_ (.CP(rd_clk_clone3),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,39293|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): QN

   DFD2 wr_ptr_reg_2_ (.CP(rd_clk_clone1),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,39303|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5860): QN

   fifo_depth8_bw11_simd1_5 col_idx_2__fifo_instance (.in({ in[32],
                                                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,48858|51): 2 output ports were not connected:
xmelab: (./pnr/fullchip.pnr.v,47986): o_full
xmelab: (./pnr/fullchip.pnr.v,47987): o_empty

   DFD1 wr_ptr_reg_3_ (.CP(rd_clk),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,48156|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5821): QN

   DFD4 rd_ptr_reg_1_ (.CP(rd_clk),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,48163|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): QN

   DFD4 wr_ptr_reg_2_ (.CP(rd_clk),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,48173|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): QN

   fifo_depth8_bw11_simd1_4 col_idx_3__fifo_instance (.in({ in[43],
                                                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,48891|51): 2 output ports were not connected:
xmelab: (./pnr/fullchip.pnr.v,46513): o_full
xmelab: (./pnr/fullchip.pnr.v,46514): o_empty

   DFD1 wr_ptr_reg_3_ (.CP(rd_clk_clone1),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,46729|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5821): QN

   DFD4 rd_ptr_reg_1_ (.CP(rd_clk_clone3),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,46736|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): QN

   DFD2 wr_ptr_reg_2_ (.CP(rd_clk_clone1),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,46746|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5860): QN

   fifo_depth8_bw11_simd1_3 col_idx_4__fifo_instance (.in({ in[54],
                                                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,48924|51): 2 output ports were not connected:
xmelab: (./pnr/fullchip.pnr.v,45031): o_full
xmelab: (./pnr/fullchip.pnr.v,45032): o_empty

   DFD1 wr_ptr_reg_3_ (.CP(rd_clk_clone2),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,45223|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5821): QN

   DFD4 rd_ptr_reg_1_ (.CP(rd_clk_clone2),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,45230|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): QN

   DFD2 wr_ptr_reg_2_ (.CP(rd_clk_clone2),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,45240|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5860): QN

   fifo_depth8_bw11_simd1_2 col_idx_5__fifo_instance (.in({ in[65],
                                                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,48955|51): 2 output ports were not connected:
xmelab: (./pnr/fullchip.pnr.v,43535): o_full
xmelab: (./pnr/fullchip.pnr.v,43536): o_empty

   DFD1 wr_ptr_reg_3_ (.CP(rd_clk),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,43744|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5821): QN

   DFD4 rd_ptr_reg_1_ (.CP(rd_clk),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,43751|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): QN

   DFD2 wr_ptr_reg_2_ (.CP(rd_clk),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,43761|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5860): QN

   fifo_depth8_bw11_simd1_1 col_idx_6__fifo_instance (.in({ in[76],
                                                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,48986|51): 2 output ports were not connected:
xmelab: (./pnr/fullchip.pnr.v,42029): o_full
xmelab: (./pnr/fullchip.pnr.v,42030): o_empty

   DFD1 wr_ptr_reg_3_ (.CP(rd_clk),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,42253|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5821): QN

   DFD4 rd_ptr_reg_1_ (.CP(rd_clk),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,42260|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): QN

   DFD2 wr_ptr_reg_2_ (.CP(rd_clk),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,42270|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5860): QN

   fifo_depth8_bw11_simd1_0 col_idx_7__fifo_instance (.in({ in[87],
                                                   |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,49018|51): 2 output ports were not connected:
xmelab: (./pnr/fullchip.pnr.v,40534): o_full
xmelab: (./pnr/fullchip.pnr.v,40535): o_empty

   DFD1 wr_ptr_reg_3_ (.CP(rd_clk_clone1),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,40727|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5821): QN

   DFD4 rd_ptr_reg_1_ (.CP(rd_clk_clone1),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,40734|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): QN

   DFD4 wr_ptr_reg_2_ (.CP(rd_clk_clone2),
                    |
xmelab: *W,CUVWSP (./pnr/fullchip.pnr.v,40744|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi23/vsureshkumar/course_cont/w4/PDKdata/verilog/tcbn65gplus.v,5899): QN

	Top level design units:
		fullchip_tb
	Building instance overlay tables: 
         temp16b = {temp16b[139:0], temp5b};
                          |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,178|26): Bit-select or part-select index out of declared bounds.
    mem_in[9*bw-1:8*bw] = Q[q][8];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,209|9): Bit-select or part-select index out of declared bounds.
    mem_in[9*bw-1:8*bw] = Q[q][8];
                              |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,209|30): Bit-select or part-select index out of declared bounds.
    mem_in[10*bw-1:9*bw] = Q[q][9];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,210|9): Bit-select or part-select index out of declared bounds.
    mem_in[10*bw-1:9*bw] = Q[q][9];
                               |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,210|31): Bit-select or part-select index out of declared bounds.
    mem_in[11*bw-1:10*bw] = Q[q][10];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,211|9): Bit-select or part-select index out of declared bounds.
    mem_in[11*bw-1:10*bw] = Q[q][10];
                                |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,211|32): Bit-select or part-select index out of declared bounds.
    mem_in[12*bw-1:11*bw] = Q[q][11];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,212|9): Bit-select or part-select index out of declared bounds.
    mem_in[12*bw-1:11*bw] = Q[q][11];
                                |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,212|32): Bit-select or part-select index out of declared bounds.
    mem_in[13*bw-1:12*bw] = Q[q][12];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,213|9): Bit-select or part-select index out of declared bounds.
    mem_in[13*bw-1:12*bw] = Q[q][12];
                                |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,213|32): Bit-select or part-select index out of declared bounds.
    mem_in[14*bw-1:13*bw] = Q[q][13];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,214|9): Bit-select or part-select index out of declared bounds.
    mem_in[14*bw-1:13*bw] = Q[q][13];
                                |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,214|32): Bit-select or part-select index out of declared bounds.
    mem_in[15*bw-1:14*bw] = Q[q][14];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,215|9): Bit-select or part-select index out of declared bounds.
    mem_in[15*bw-1:14*bw] = Q[q][14];
                                |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,215|32): Bit-select or part-select index out of declared bounds.
    mem_in[16*bw-1:15*bw] = Q[q][15];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,216|9): Bit-select or part-select index out of declared bounds.
    mem_in[16*bw-1:15*bw] = Q[q][15];
                                |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,216|32): Bit-select or part-select index out of declared bounds.
    mem_in[9*bw-1:8*bw] = K[q][8];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,250|9): Bit-select or part-select index out of declared bounds.
    mem_in[9*bw-1:8*bw] = K[q][8];
                              |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,250|30): Bit-select or part-select index out of declared bounds.
    mem_in[10*bw-1:9*bw] = K[q][9];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,251|9): Bit-select or part-select index out of declared bounds.
    mem_in[10*bw-1:9*bw] = K[q][9];
                               |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,251|31): Bit-select or part-select index out of declared bounds.
    mem_in[11*bw-1:10*bw] = K[q][10];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,252|9): Bit-select or part-select index out of declared bounds.
    mem_in[11*bw-1:10*bw] = K[q][10];
                                |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,252|32): Bit-select or part-select index out of declared bounds.
    mem_in[12*bw-1:11*bw] = K[q][11];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,253|9): Bit-select or part-select index out of declared bounds.
    mem_in[12*bw-1:11*bw] = K[q][11];
                                |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,253|32): Bit-select or part-select index out of declared bounds.
    mem_in[13*bw-1:12*bw] = K[q][12];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,254|9): Bit-select or part-select index out of declared bounds.
    mem_in[13*bw-1:12*bw] = K[q][12];
                                |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,254|32): Bit-select or part-select index out of declared bounds.
    mem_in[14*bw-1:13*bw] = K[q][13];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,255|9): Bit-select or part-select index out of declared bounds.
    mem_in[14*bw-1:13*bw] = K[q][13];
                                |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,255|32): Bit-select or part-select index out of declared bounds.
    mem_in[15*bw-1:14*bw] = K[q][14];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,256|9): Bit-select or part-select index out of declared bounds.
    mem_in[15*bw-1:14*bw] = K[q][14];
                                |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,256|32): Bit-select or part-select index out of declared bounds.
    mem_in[16*bw-1:15*bw] = K[q][15];
         |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,257|9): Bit-select or part-select index out of declared bounds.
    mem_in[16*bw-1:15*bw] = K[q][15];
                                |
xmelab: *W,BNDWRN (./verilog/fullchip_tb.v,257|32): Bit-select or part-select index out of declared bounds.
.................... Done
	Generating native compiled code:
		worklib.fullchip_tb:v <0x0b5257a9>
			streams:  28, words: 36968
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:               16330     293
		UDPs:                  11761       3
		Primitives:            31145       9
		Registers:              3962      47
		Scalar wires:           8288       -
		Expanded wires:           40       3
		Initial blocks:           14      14
		Cont. assignments:        11      11
		Pseudo assignments:        3       3
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.fullchip_tb:v
xmelab: Memory Usage - Final: 44.6M, Peak: 47.4M, Peak virtual: 173.4M
xmelab: CPU Usage - 0.2s system + 1.5s user = 1.7s total (2.1s, 82.2% cpu)

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /software/ECE/XCELIUM-2009/tools/xcelium/files/xmsimrc
xcelium> database -open waves -into waves.shm -default
Created default SHM database waves
xcelium> probe -create -shm fullchip_tb.fullchip_instance.out fullchip_tb.fullchip_instance.clk fullchip_tb.fullchip_instance.inst fullchip_tb.fullchip_instance.mem_in fullchip_tb.fullchip_instance.reset
Created probe 1
xcelium> run
##### Q data txt reading #####
##### K data txt reading #####
##### Estimated multiplication result #####
prd @cycle 0: 000000000000000000xxxxxxxxxxxxxxxxxxxX76
prd @cycle 1: 000000000000000000xxxxxxxxxxxxxxxxxxxX79
prd @cycle 2: 000000000000000000xxxxxxxxxxxxxxxxxxxX60
prd @cycle 3: 000000000000000000xxxxxxxxxxxxxxxxxxxXf0
prd @cycle 4: 000000000000000000xxxxxxxxxxxxxxxxxxxXf3
prd @cycle 5: 000000000000000000xxxxxxxxxxxxxxxxxxxX4f
prd @cycle 6: 000000000000000000xxxxxxxxxxxxxxxxxxxXa3
prd @cycle 7: 000000000000000000xxxxxxxxxxxxxxxxxxxXad
##### Qmem writing  #####
##### Kmem writing #####
##### K data loading to processor #####
##### execute #####
##### move ofifo to pmem #####
##### pmem read #####
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> xmsim: *W,NCTERM: Simulation received SIGTERM signal from process 11663, user id 7437 (<unknown>).
xmsim: Memory Usage - Final: 79.5M, Peak: 86.5M, Peak virtual: 551.5M
xmsim: Main Thread CPU Usage - 6.9s system + 5.2s user = 12.1s total
xmsim: CPU Usage - 6.8s system + 4.9s user = 11.7s total (575.8s, 2.0% cpu)
TOOL:	xrun(64)	20.09-s017: Exiting on Mar 23, 2023 at 04:43:01 PDT  (total: 00:09:41)
