#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x15873af40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x1587227a0 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000000011>;
P_0x1587227e0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
S_0x158740ea0 .scope module, "test" "test" 3 4;
 .timescale 0 0;
v0x158758b50_0 .net "data_in", 7 0, v0x158758730_0;  1 drivers
v0x158758be0_0 .net "data_out", 7 0, v0x158754190_0;  1 drivers
v0x158758cb0_0 .net "empty", 0 0, L_0x15875ba60;  1 drivers
v0x158758d80_0 .net "full", 0 0, L_0x15875a610;  1 drivers
v0x158758e10_0 .var "rclk", 0 0;
v0x158758ee0_0 .var "ren", 0 0;
v0x158758fb0_0 .var "rreset", 0 0;
v0x158759040_0 .var "time_", 15 0;
v0x1587590d0_0 .var "time_add", 3 0;
L_0x160078010 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1587591e0_0 .net "valid", 0 0, L_0x160078010;  1 drivers
v0x158759270_0 .net "valid_out", 0 0, v0x158753600_0;  1 drivers
v0x158759300_0 .var "wclk", 0 0;
v0x158759390_0 .var "wreset", 0 0;
S_0x1587059d0 .scope module, "fifo_top" "Async_FIFO_top" 3 32, 4 1 0, S_0x158740ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wreset";
    .port_info 2 /INPUT 1 "rclk";
    .port_info 3 /INPUT 1 "rreset";
    .port_info 4 /INPUT 1 "valid";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /INPUT 1 "ren";
    .port_info 7 /OUTPUT 8 "data_out";
    .port_info 8 /OUTPUT 1 "valid_out";
    .port_info 9 /OUTPUT 1 "full";
    .port_info 10 /OUTPUT 1 "empty";
P_0x15871f620 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000000011>;
P_0x15871f660 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
P_0x15871f6a0 .param/l "DEPTH" 0 4 4, +C4<00000000000000000000000000001000>;
v0x158757790_0 .net "data_in", 7 0, v0x158758730_0;  alias, 1 drivers
v0x158757850_0 .net "data_out", 7 0, v0x158754190_0;  alias, 1 drivers
v0x1587578e0_0 .net "empty", 0 0, L_0x15875ba60;  alias, 1 drivers
v0x158757990_0 .net "full", 0 0, L_0x15875a610;  alias, 1 drivers
v0x158757a40_0 .net "raddr", 2 0, v0x158753080_0;  1 drivers
v0x158757b50_0 .net "raddr_gray_rclk", 2 0, v0x158753240_0;  1 drivers
v0x158757be0_0 .net "ram_valid", 0 0, L_0x15875bd00;  1 drivers
v0x158757cb0_0 .net "rclk", 0 0, v0x158758e10_0;  1 drivers
v0x158757d40_0 .net "ren", 0 0, v0x158758ee0_0;  1 drivers
v0x158757e50_0 .net "rreset", 0 0, v0x158758fb0_0;  1 drivers
v0x158757ee0_0 .net "valid", 0 0, L_0x160078010;  alias, 1 drivers
v0x158757f70_0 .net "valid_out", 0 0, v0x158753600_0;  alias, 1 drivers
v0x158758000_0 .net "waddr", 2 0, v0x158757170_0;  1 drivers
v0x158758090_0 .net "waddr_gray_wclk", 2 0, v0x1587572d0_0;  1 drivers
v0x158758120_0 .net "wclk", 0 0, v0x158759300_0;  1 drivers
v0x1587581b0_0 .net "wen", 0 0, L_0x15875a8b0;  1 drivers
v0x158758280_0 .net "wreset", 0 0, v0x158759390_0;  1 drivers
S_0x158705b40 .scope module, "r_ctrl" "Async_FIFO_r" 4 43, 5 71 0, S_0x1587059d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rclk";
    .port_info 1 /INPUT 1 "rreset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 3 "waddr_gray_wclk";
    .port_info 4 /OUTPUT 3 "raddr_gray_rclk";
    .port_info 5 /OUTPUT 3 "raddr";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "valid";
    .port_info 8 /OUTPUT 1 "ram_valid";
P_0x158735930 .param/l "ADDR_WIDTH" 0 5 73, +C4<00000000000000000000000000000011>;
P_0x158735970 .param/l "DATA_WIDTH" 0 5 74, +C4<00000000000000000000000000001000>;
P_0x1587359b0 .param/l "DEPTH" 0 5 75, +C4<00000000000000000000000000001000>;
L_0x15875afb0 .functor XOR 3, v0x158753080_0, L_0x15875ae50, C4<000>, C4<000>;
L_0x15875bd00 .functor AND 1, v0x158758ee0_0, L_0x15875bb80, C4<1>, C4<1>;
v0x158752b90_0 .net *"_ivl_10", 1 0, L_0x15875adb0;  1 drivers
L_0x1600780e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x158752c50_0 .net *"_ivl_12", 0 0, L_0x1600780e8;  1 drivers
v0x158752cf0_0 .net *"_ivl_20", 0 0, L_0x15875b7f0;  1 drivers
L_0x160078130 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x158752da0_0 .net/2u *"_ivl_21", 2 0, L_0x160078130;  1 drivers
v0x158752e50_0 .net *"_ivl_28", 0 0, L_0x15875bb80;  1 drivers
v0x158752f30_0 .net *"_ivl_8", 2 0, L_0x15875ae50;  1 drivers
v0x158752fe0_0 .net "empty", 0 0, L_0x15875ba60;  alias, 1 drivers
v0x158753080_0 .var "raddr", 2 0;
v0x158753130_0 .net "raddr_gray", 2 0, L_0x15875afb0;  1 drivers
v0x158753240_0 .var "raddr_gray_rclk", 2 0;
v0x1587532f0_0 .net "raddr_plus_1", 2 0, L_0x15875b910;  1 drivers
v0x1587533a0_0 .net "ram_valid", 0 0, L_0x15875bd00;  alias, 1 drivers
v0x158753440_0 .net "rclk", 0 0, v0x158758e10_0;  alias, 1 drivers
v0x1587534d0_0 .net "ren", 0 0, v0x158758ee0_0;  alias, 1 drivers
v0x158753570_0 .net "rreset", 0 0, v0x158758fb0_0;  alias, 1 drivers
v0x158753600_0 .var "valid", 0 0;
v0x1587536a0_0 .net "waddr", 2 0, L_0x15875b670;  1 drivers
v0x158753830_0 .net "waddr_gray_rclk", 2 0, L_0x15875b380;  1 drivers
v0x1587538e0_0 .net "waddr_gray_wclk", 2 0, v0x1587572d0_0;  alias, 1 drivers
E_0x158735650 .event posedge, v0x158751f90_0, v0x158751db0_0;
L_0x15875a920 .part L_0x15875b670, 1, 1;
L_0x15875a9c0 .part L_0x15875b380, 0, 1;
L_0x15875ab00 .part L_0x15875b670, 2, 1;
L_0x15875abe0 .part L_0x15875b380, 1, 1;
L_0x15875adb0 .part v0x158753080_0, 1, 2;
L_0x15875ae50 .concat [ 2 1 0 0], L_0x15875adb0, L_0x1600780e8;
L_0x15875b670 .concat8 [ 1 1 1 0], L_0x15875a5a0, L_0x15875ac80, L_0x15875b7f0;
L_0x15875b7f0 .part L_0x15875b380, 2, 1;
L_0x15875b910 .arith/sum 3, v0x158753080_0, L_0x160078130;
L_0x15875ba60 .cmp/eq 3, v0x158753080_0, L_0x15875b670;
L_0x15875bb80 .reduce/nor L_0x15875ba60;
S_0x15870bab0 .scope generate, "genblk1[0]" "genblk1[0]" 5 106, 5 106 0, S_0x158705b40;
 .timescale 0 0;
P_0x158742a10 .param/l "i" 0 5 106, +C4<00>;
L_0x15875a5a0 .functor XOR 1, L_0x15875a920, L_0x15875a9c0, C4<0>, C4<0>;
v0x158738ea0_0 .net *"_ivl_0", 0 0, L_0x15875a920;  1 drivers
v0x158751050_0 .net *"_ivl_1", 0 0, L_0x15875a9c0;  1 drivers
v0x158751100_0 .net *"_ivl_2", 0 0, L_0x15875a5a0;  1 drivers
S_0x1587511c0 .scope generate, "genblk1[1]" "genblk1[1]" 5 106, 5 106 0, S_0x158705b40;
 .timescale 0 0;
P_0x1587513a0 .param/l "i" 0 5 106, +C4<01>;
L_0x15875ac80 .functor XOR 1, L_0x15875ab00, L_0x15875abe0, C4<0>, C4<0>;
v0x158751430_0 .net *"_ivl_0", 0 0, L_0x15875ab00;  1 drivers
v0x1587514e0_0 .net *"_ivl_1", 0 0, L_0x15875abe0;  1 drivers
v0x158751590_0 .net *"_ivl_2", 0 0, L_0x15875ac80;  1 drivers
S_0x158751650 .scope module, "syn_rclk" "synchronizor" 5 96, 6 2 0, S_0x158705b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "data_in";
    .port_info 3 /OUTPUT 3 "data_out";
P_0x158751830 .param/l "DEPTH" 0 6 5, +C4<00000000000000000000000000000010>;
P_0x158751870 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000011>;
v0x158752640_0 .net *"_ivl_0", 5 0, L_0x15875b0a0;  1 drivers
v0x158752700_0 .net *"_ivl_4", 5 0, L_0x15875b5d0;  1 drivers
v0x1587527a0_0 .net "clk", 0 0, v0x158758e10_0;  alias, 1 drivers
v0x158752890_0 .net "data_in", 2 0, v0x1587572d0_0;  alias, 1 drivers
v0x158752920_0 .net "data_out", 2 0, L_0x15875b380;  alias, 1 drivers
v0x1587529f0_0 .net "internal_wire", 2 0, L_0x15875b4c0;  1 drivers
v0x158752aa0_0 .net "reset", 0 0, v0x158758fb0_0;  alias, 1 drivers
L_0x15875b0a0 .concat [ 3 3 0 0], v0x1587572d0_0, L_0x15875b4c0;
L_0x15875b200 .part L_0x15875b0a0, 0, 3;
L_0x15875b2e0 .part L_0x15875b0a0, 3, 3;
L_0x15875b380 .part L_0x15875b5d0, 3, 3;
L_0x15875b4c0 .part L_0x15875b5d0, 0, 3;
L_0x15875b5d0 .concat [ 3 3 0 0], v0x158751f00_0, v0x1587524f0_0;
S_0x158751a70 .scope module, "dff_chain[0]" "dff" 6 17, 6 27 0, S_0x158751650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "data_in";
    .port_info 3 /OUTPUT 3 "data_out";
P_0x158751c40 .param/l "WIDTH" 0 6 27, +C4<00000000000000000000000000000011>;
v0x158751db0_0 .net "clock", 0 0, v0x158758e10_0;  alias, 1 drivers
v0x158751e60_0 .net "data_in", 2 0, L_0x15875b200;  1 drivers
v0x158751f00_0 .var "data_out", 2 0;
v0x158751f90_0 .net "reset", 0 0, v0x158758fb0_0;  alias, 1 drivers
E_0x158751d60 .event posedge, v0x158751db0_0;
S_0x158752050 .scope module, "dff_chain[1]" "dff" 6 17, 6 27 0, S_0x158751650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "data_in";
    .port_info 3 /OUTPUT 3 "data_out";
P_0x158752230 .param/l "WIDTH" 0 6 27, +C4<00000000000000000000000000000011>;
v0x1587523b0_0 .net "clock", 0 0, v0x158758e10_0;  alias, 1 drivers
v0x158752460_0 .net "data_in", 2 0, L_0x15875b2e0;  1 drivers
v0x1587524f0_0 .var "data_out", 2 0;
v0x158752580_0 .net "reset", 0 0, v0x158758fb0_0;  alias, 1 drivers
S_0x1587539d0 .scope module, "ram" "Dual_Ram" 4 60, 7 6 0, S_0x1587059d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "rclk";
    .port_info 2 /INPUT 1 "rreset";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /INPUT 3 "waddr";
    .port_info 6 /INPUT 3 "raddr";
    .port_info 7 /INPUT 8 "wdata";
    .port_info 8 /OUTPUT 8 "rdata";
P_0x158753b50 .param/l "ADDR_WIDTH" 0 7 8, +C4<00000000000000000000000000000011>;
P_0x158753b90 .param/l "DATA_WIDTH" 0 7 9, +C4<00000000000000000000000000001000>;
P_0x158753bd0 .param/l "DEPTH" 0 7 10, +C4<00000000000000000000000000001000>;
v0x158753f20_0 .net "raddr", 2 0, v0x158753080_0;  alias, 1 drivers
v0x158753ff0 .array "ram", 7 0, 7 0;
v0x158754080_0 .net "rclk", 0 0, v0x158758e10_0;  alias, 1 drivers
v0x158754190_0 .var "rdata", 7 0;
v0x158754220_0 .net "ren", 0 0, L_0x15875bd00;  alias, 1 drivers
v0x1587542b0_0 .net "rreset", 0 0, v0x158758fb0_0;  alias, 1 drivers
v0x1587543c0_0 .net "waddr", 2 0, v0x158757170_0;  alias, 1 drivers
v0x158754450_0 .net "wclk", 0 0, v0x158759300_0;  alias, 1 drivers
v0x1587544e0_0 .net "wdata", 7 0, v0x158758730_0;  alias, 1 drivers
v0x1587545f0_0 .net "wen", 0 0, L_0x15875a8b0;  alias, 1 drivers
E_0x158753ee0 .event posedge, v0x158754450_0;
S_0x158754720 .scope module, "w_ctrl" "Async_FIFO_w" 4 28, 5 6 0, S_0x1587059d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wreset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 3 "raddr_gray_rclk";
    .port_info 4 /OUTPUT 3 "waddr_gray_wclk";
    .port_info 5 /OUTPUT 3 "waddr";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "wen";
P_0x158754890 .param/l "ADDR_WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
P_0x1587548d0 .param/l "DATA_WIDTH" 0 5 9, +C4<00000000000000000000000000001000>;
P_0x158754910 .param/l "DEPTH" 0 5 10, +C4<00000000000000000000000000001000>;
L_0x158759ba0 .functor XOR 3, v0x158757170_0, L_0x158759a40, C4<000>, C4<000>;
L_0x15875a8b0 .functor AND 1, L_0x160078010, L_0x15875a7b0, C4<1>, C4<1>;
v0x1587569a0_0 .net *"_ivl_10", 1 0, L_0x1587599a0;  1 drivers
L_0x160078058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x158756a60_0 .net *"_ivl_12", 0 0, L_0x160078058;  1 drivers
v0x158756b00_0 .net *"_ivl_20", 0 0, L_0x15875a3e0;  1 drivers
L_0x1600780a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x158756bb0_0 .net/2u *"_ivl_21", 2 0, L_0x1600780a0;  1 drivers
v0x158756c60_0 .net *"_ivl_28", 0 0, L_0x15875a7b0;  1 drivers
v0x158756d40_0 .net *"_ivl_8", 2 0, L_0x158759a40;  1 drivers
v0x158756df0_0 .net "full", 0 0, L_0x15875a610;  alias, 1 drivers
v0x158756e90_0 .net "raddr", 2 0, L_0x15875a260;  1 drivers
v0x158756f40_0 .net "raddr_gray_rclk", 2 0, v0x158753240_0;  alias, 1 drivers
v0x158757050_0 .net "raddr_gray_wclk", 2 0, L_0x158759f70;  1 drivers
v0x1587570e0_0 .net "valid", 0 0, L_0x160078010;  alias, 1 drivers
v0x158757170_0 .var "waddr", 2 0;
v0x158757230_0 .net "waddr_gray", 2 0, L_0x158759ba0;  1 drivers
v0x1587572d0_0 .var "waddr_gray_wclk", 2 0;
v0x1587573b0_0 .net "waddr_plus_1", 2 0, L_0x15875a4c0;  1 drivers
v0x158757460_0 .net "wclk", 0 0, v0x158759300_0;  alias, 1 drivers
v0x158757570_0 .net "wen", 0 0, L_0x15875a8b0;  alias, 1 drivers
v0x158757700_0 .net "wreset", 0 0, v0x158759390_0;  alias, 1 drivers
E_0x158754bd0 .event posedge, v0x158755db0_0, v0x158754450_0;
L_0x1587594a0 .part L_0x15875a260, 1, 1;
L_0x158759540 .part L_0x158759f70, 0, 1;
L_0x1587596f0 .part L_0x15875a260, 2, 1;
L_0x1587597d0 .part L_0x158759f70, 1, 1;
L_0x1587599a0 .part v0x158757170_0, 1, 2;
L_0x158759a40 .concat [ 2 1 0 0], L_0x1587599a0, L_0x160078058;
L_0x15875a260 .concat8 [ 1 1 1 0], L_0x1587595e0, L_0x158759870, L_0x15875a3e0;
L_0x15875a3e0 .part L_0x158759f70, 2, 1;
L_0x15875a4c0 .arith/sum 3, v0x158757170_0, L_0x1600780a0;
L_0x15875a610 .cmp/eq 3, L_0x15875a4c0, L_0x15875a260;
L_0x15875a7b0 .reduce/nor L_0x15875a610;
S_0x158754c10 .scope generate, "genblk1[0]" "genblk1[0]" 5 41, 5 41 0, S_0x158754720;
 .timescale 0 0;
P_0x158754df0 .param/l "i" 0 5 41, +C4<00>;
L_0x1587595e0 .functor XOR 1, L_0x1587594a0, L_0x158759540, C4<0>, C4<0>;
v0x158754e90_0 .net *"_ivl_0", 0 0, L_0x1587594a0;  1 drivers
v0x158754f20_0 .net *"_ivl_1", 0 0, L_0x158759540;  1 drivers
v0x158754fb0_0 .net *"_ivl_2", 0 0, L_0x1587595e0;  1 drivers
S_0x158755040 .scope generate, "genblk1[1]" "genblk1[1]" 5 41, 5 41 0, S_0x158754720;
 .timescale 0 0;
P_0x158755210 .param/l "i" 0 5 41, +C4<01>;
L_0x158759870 .functor XOR 1, L_0x1587596f0, L_0x1587597d0, C4<0>, C4<0>;
v0x1587552a0_0 .net *"_ivl_0", 0 0, L_0x1587596f0;  1 drivers
v0x158755350_0 .net *"_ivl_1", 0 0, L_0x1587597d0;  1 drivers
v0x158755400_0 .net *"_ivl_2", 0 0, L_0x158759870;  1 drivers
S_0x1587554c0 .scope module, "syn_wclk" "synchronizor" 5 31, 6 2 0, S_0x158754720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "data_in";
    .port_info 3 /OUTPUT 3 "data_out";
P_0x1587556a0 .param/l "DEPTH" 0 6 5, +C4<00000000000000000000000000000010>;
P_0x1587556e0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000000011>;
v0x158756470_0 .net *"_ivl_0", 5 0, L_0x158759c90;  1 drivers
v0x158756530_0 .net *"_ivl_4", 5 0, L_0x15875a1c0;  1 drivers
v0x1587565d0_0 .net "clk", 0 0, v0x158759300_0;  alias, 1 drivers
v0x158756680_0 .net "data_in", 2 0, v0x158753240_0;  alias, 1 drivers
v0x158756730_0 .net "data_out", 2 0, L_0x158759f70;  alias, 1 drivers
v0x158756800_0 .net "internal_wire", 2 0, L_0x15875a0b0;  1 drivers
v0x1587568b0_0 .net "reset", 0 0, v0x158759390_0;  alias, 1 drivers
L_0x158759c90 .concat [ 3 3 0 0], v0x158753240_0, L_0x15875a0b0;
L_0x158759df0 .part L_0x158759c90, 0, 3;
L_0x158759ed0 .part L_0x158759c90, 3, 3;
L_0x158759f70 .part L_0x15875a1c0, 3, 3;
L_0x15875a0b0 .part L_0x15875a1c0, 0, 3;
L_0x15875a1c0 .concat [ 3 3 0 0], v0x158755d20_0, v0x158756330_0;
S_0x1587558e0 .scope module, "dff_chain[0]" "dff" 6 17, 6 27 0, S_0x1587554c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "data_in";
    .port_info 3 /OUTPUT 3 "data_out";
P_0x158755ab0 .param/l "WIDTH" 0 6 27, +C4<00000000000000000000000000000011>;
v0x158755bd0_0 .net "clock", 0 0, v0x158759300_0;  alias, 1 drivers
v0x158755c90_0 .net "data_in", 2 0, L_0x158759df0;  1 drivers
v0x158755d20_0 .var "data_out", 2 0;
v0x158755db0_0 .net "reset", 0 0, v0x158759390_0;  alias, 1 drivers
S_0x158755e70 .scope module, "dff_chain[1]" "dff" 6 17, 6 27 0, S_0x1587554c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "data_in";
    .port_info 3 /OUTPUT 3 "data_out";
P_0x158756050 .param/l "WIDTH" 0 6 27, +C4<00000000000000000000000000000011>;
v0x1587561d0_0 .net "clock", 0 0, v0x158759300_0;  alias, 1 drivers
v0x1587562a0_0 .net "data_in", 2 0, L_0x158759ed0;  1 drivers
v0x158756330_0 .var "data_out", 2 0;
v0x1587563c0_0 .net "reset", 0 0, v0x158759390_0;  alias, 1 drivers
S_0x1587584b0 .scope module, "m" "master" 3 20, 8 1 0, S_0x158740ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wreset";
    .port_info 2 /INPUT 1 "full";
    .port_info 3 /OUTPUT 1 "valid";
    .port_info 4 /OUTPUT 8 "data_in";
P_0x158738d50 .param/l "DATA_WIDTH" 0 8 3, +C4<00000000000000000000000000001000>;
v0x158758730_0 .var "data_in", 7 0;
v0x158758810_0 .net "full", 0 0, L_0x15875a610;  alias, 1 drivers
v0x1587588f0_0 .net "valid", 0 0, L_0x160078010;  alias, 1 drivers
v0x1587589c0_0 .net "wclk", 0 0, v0x158759300_0;  alias, 1 drivers
v0x158758a50_0 .net "wreset", 0 0, v0x158759390_0;  alias, 1 drivers
    .scope S_0x1587584b0;
T_0 ;
    %wait E_0x158754bd0;
    %load/vec4 v0x158758a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x158758730_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x158758810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x158758730_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x158758730_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x158758730_0;
    %assign/vec4 v0x158758730_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1587558e0;
T_1 ;
    %wait E_0x158753ee0;
    %load/vec4 v0x158755db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x158755d20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x158755c90_0;
    %assign/vec4 v0x158755d20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x158755e70;
T_2 ;
    %wait E_0x158753ee0;
    %load/vec4 v0x1587563c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x158756330_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1587562a0_0;
    %assign/vec4 v0x158756330_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x158754720;
T_3 ;
    %wait E_0x158754bd0;
    %load/vec4 v0x158757700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x158757170_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1587572d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x158757230_0;
    %assign/vec4 v0x1587572d0_0, 0;
    %load/vec4 v0x158757570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1587573b0_0;
    %assign/vec4 v0x158757170_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x158757170_0;
    %assign/vec4 v0x158757170_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x158751a70;
T_4 ;
    %wait E_0x158751d60;
    %load/vec4 v0x158751f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x158751f00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x158751e60_0;
    %assign/vec4 v0x158751f00_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x158752050;
T_5 ;
    %wait E_0x158751d60;
    %load/vec4 v0x158752580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1587524f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x158752460_0;
    %assign/vec4 v0x1587524f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x158705b40;
T_6 ;
    %wait E_0x158735650;
    %load/vec4 v0x158753570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x158753080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x158753600_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x158753240_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1587533a0_0;
    %assign/vec4 v0x158753600_0, 0;
    %load/vec4 v0x158753130_0;
    %assign/vec4 v0x158753240_0, 0;
    %load/vec4 v0x1587533a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x158753080_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x158753080_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x158753080_0;
    %assign/vec4 v0x158753080_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1587539d0;
T_7 ;
    %wait E_0x158753ee0;
    %load/vec4 v0x1587545f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1587544e0_0;
    %load/vec4 v0x1587543c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158753ff0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1587543c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x158753ff0, 4;
    %load/vec4 v0x1587543c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x158753ff0, 0, 4;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1587539d0;
T_8 ;
    %wait E_0x158735650;
    %load/vec4 v0x1587542b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x158754190_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x158754220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x158753f20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x158753ff0, 4;
    %assign/vec4 v0x158754190_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x158754190_0;
    %assign/vec4 v0x158754190_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x158740ea0;
T_9 ;
    %delay 7, 0;
    %load/vec4 v0x158759300_0;
    %inv;
    %store/vec4 v0x158759300_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x158740ea0;
T_10 ;
    %delay 13, 0;
    %load/vec4 v0x158758e10_0;
    %inv;
    %store/vec4 v0x158758e10_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x158740ea0;
T_11 ;
    %delay 1, 0;
    %vpi_call/w 3 60 "$display", "time = %d, wclk=%b, rclk=%b, ram0=%d, wen=%d, ram_waddr=%d, valid=%d, data_in=%d, ren=%d, data_out=%d, valid_out=%d, waddr_wclk=%d, raddr_wclk=%d, waddr_rclk=%d, raddr_rclk=%d, full=%d, empty=%d, ram_valid=%d", v0x158759040_0, v0x158759300_0, v0x158758e10_0, &A<v0x158753ff0, 0>, v0x1587545f0_0, v0x1587543c0_0, v0x1587591e0_0, v0x158758b50_0, v0x158758ee0_0, v0x158758be0_0, v0x158759270_0, v0x158757170_0, v0x158756e90_0, v0x1587536a0_0, v0x158753080_0, v0x158758d80_0, v0x158758cb0_0, v0x158757be0_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x158740ea0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158759300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158758e10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158759390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158758fb0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x158758ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158759390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x158758fb0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x158759040_0, 0, 16;
T_12.0 ;
    %load/vec4 v0x158759040_0;
    %cmpi/u 1000, 0, 16;
    %jmp/0xz T_12.1, 5;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 32, 0, 32;
    %mod;
    %pad/u 4;
    %store/vec4 v0x1587590d0_0, 0, 4;
    %load/vec4 v0x158758ee0_0;
    %inv;
    %store/vec4 v0x158758ee0_0, 0, 1;
    %load/vec4 v0x1587590d0_0;
    %pad/u 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x158759040_0;
    %load/vec4 v0x1587590d0_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x158759040_0, 0, 16;
    %jmp T_12.0;
T_12.1 ;
    %delay 100, 0;
    %vpi_call/w 3 99 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "testbench/fifo_tb.sv";
    "verilog/Async_FIFO/Async_FIFO_top.sv";
    "verilog/Async_FIFO/Async_FIFO_controller.sv";
    "verilog/multistage_synchronizor.sv";
    "verilog/Async_FIFO/Async_FIFO_dual_ram.sv";
    "verilog/Async_FIFO/master.sv";
