

================================================================
== Vitis HLS Report for 'eucDis'
================================================================
* Date:           Tue Apr 19 20:36:05 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        zynq_hls_coprocessor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.120 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      144|      144|  1.440 us|  1.440 us|  145|  145|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- eachElement  |      132|      132|         6|          1|          1|   128|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%xf_V = alloca i32 1"   --->   Operation 19 'alloca' 'xf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%index = alloca i32 1"   --->   Operation 20 'alloca' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_20"   --->   Operation 21 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_0, i64 666, i64 18, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_0"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_1, i64 666, i64 18, i64 1"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_1"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_2, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_2, i64 666, i64 18, i64 1"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_2"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_3, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_3, i64 666, i64 18, i64 1"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_3"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_4, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_4, i64 666, i64 18, i64 1"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_4"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_5, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_5, i64 666, i64 18, i64 1"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_5"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_6, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_6, i64 666, i64 18, i64 1"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_6"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_7, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %A_7, i64 666, i64 18, i64 1"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_7"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_0, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_0, i64 666, i64 18, i64 1"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_0"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_1, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_1, i64 666, i64 18, i64 1"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_1"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_13, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_2, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_2, i64 666, i64 18, i64 1"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_2"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_14, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_3, i64 666, i64 18, i64 1"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_3"   --->   Operation 69 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_15, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_4, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_4, i64 666, i64 18, i64 1"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_4"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_16, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_5, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_5, i64 666, i64 18, i64 1"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_5"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_17, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_6, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_6, i64 666, i64 18, i64 1"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_6"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_18, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_7, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %B_7, i64 666, i64 18, i64 1"   --->   Operation 84 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_7"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_19, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln10 = store i11 0, i11 %index" [vitis_hls/eucMod.cpp:10]   --->   Operation 89 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 0, i32 %xf_V" [vitis_hls/eucMod.cpp:10]   --->   Operation 90 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln10 = br void %arrayidx1.case.0" [vitis_hls/eucMod.cpp:10]   --->   Operation 91 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%index_1 = load i11 %index" [vitis_hls/eucMod.cpp:10]   --->   Operation 92 'load' 'index_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %index_1, i32 10" [vitis_hls/eucMod.cpp:10]   --->   Operation 94 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %tmp, void %arrayidx1.case.0.split_ifconv, void" [vitis_hls/eucMod.cpp:10]   --->   Operation 96 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i7 @_ssdm_op_PartSelect.i7.i11.i32.i32, i11 %index_1, i32 3, i32 9" [vitis_hls/eucMod.cpp:12]   --->   Operation 97 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %lshr_ln" [vitis_hls/eucMod.cpp:12]   --->   Operation 98 'zext' 'zext_ln12' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 99 'getelementptr' 'A_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (3.25ns)   --->   "%A_0_load = load i7 %A_0_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 100 'load' 'A_0_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr i32 %B_0, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 101 'getelementptr' 'B_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%B_0_load = load i7 %B_0_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 102 'load' 'B_0_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 103 'getelementptr' 'A_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%A_1_load = load i7 %A_1_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 104 'load' 'A_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr i32 %B_1, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 105 'getelementptr' 'B_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (3.25ns)   --->   "%B_1_load = load i7 %B_1_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 106 'load' 'B_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 107 'getelementptr' 'A_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (3.25ns)   --->   "%A_2_load = load i7 %A_2_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 108 'load' 'A_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr i32 %B_2, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 109 'getelementptr' 'B_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (3.25ns)   --->   "%B_2_load = load i7 %B_2_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 110 'load' 'B_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 111 'getelementptr' 'A_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (3.25ns)   --->   "%A_3_load = load i7 %A_3_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 112 'load' 'A_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 113 'getelementptr' 'B_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%B_3_load = load i7 %B_3_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 114 'load' 'B_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i32 %A_4, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 115 'getelementptr' 'A_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (3.25ns)   --->   "%A_4_load = load i7 %A_4_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 116 'load' 'A_4_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr i32 %B_4, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 117 'getelementptr' 'B_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (3.25ns)   --->   "%B_4_load = load i7 %B_4_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 118 'load' 'B_4_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i32 %A_5, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 119 'getelementptr' 'A_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (3.25ns)   --->   "%A_5_load = load i7 %A_5_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 120 'load' 'A_5_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr i32 %B_5, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 121 'getelementptr' 'B_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (3.25ns)   --->   "%B_5_load = load i7 %B_5_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 122 'load' 'B_5_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i32 %A_6, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 123 'getelementptr' 'A_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%A_6_load = load i7 %A_6_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 124 'load' 'A_6_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr i32 %B_6, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 125 'getelementptr' 'B_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (3.25ns)   --->   "%B_6_load = load i7 %B_6_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 126 'load' 'B_6_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i32 %A_7, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 127 'getelementptr' 'A_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (3.25ns)   --->   "%A_7_load = load i7 %A_7_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 128 'load' 'A_7_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr i32 %B_7, i64 0, i64 %zext_ln12" [vitis_hls/eucMod.cpp:12]   --->   Operation 129 'getelementptr' 'B_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (3.25ns)   --->   "%B_7_load = load i7 %B_7_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 130 'load' 'B_7_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 131 [1/1] (1.63ns)   --->   "%add_ln10 = add i11 %index_1, i11 8" [vitis_hls/eucMod.cpp:10]   --->   Operation 131 'add' 'add_ln10' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (1.58ns)   --->   "%store_ln10 = store i11 %add_ln10, i11 %index" [vitis_hls/eucMod.cpp:10]   --->   Operation 132 'store' 'store_ln10' <Predicate = (!tmp)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.80>
ST_3 : Operation 133 [1/2] (3.25ns)   --->   "%A_0_load = load i7 %A_0_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 133 'load' 'A_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 134 [1/2] (3.25ns)   --->   "%B_0_load = load i7 %B_0_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 134 'load' 'B_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 135 [1/1] (2.47ns)   --->   "%icmp_ln12 = icmp_ugt  i32 %A_0_load, i32 %B_0_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 135 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (2.55ns)   --->   "%sub_ln13 = sub i32 %A_0_load, i32 %B_0_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 136 'sub' 'sub_ln13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (2.55ns)   --->   "%sub_ln16 = sub i32 %B_0_load, i32 %A_0_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 137 'sub' 'sub_ln16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/2] (3.25ns)   --->   "%A_1_load = load i7 %A_1_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 138 'load' 'A_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 139 [1/2] (3.25ns)   --->   "%B_1_load = load i7 %B_1_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 139 'load' 'B_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 140 [1/1] (2.47ns)   --->   "%icmp_ln12_1 = icmp_ugt  i32 %A_1_load, i32 %B_1_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 140 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (2.55ns)   --->   "%sub_ln13_1 = sub i32 %A_1_load, i32 %B_1_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 141 'sub' 'sub_ln13_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (2.55ns)   --->   "%sub_ln16_1 = sub i32 %B_1_load, i32 %A_1_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 142 'sub' 'sub_ln16_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/2] (3.25ns)   --->   "%A_2_load = load i7 %A_2_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 143 'load' 'A_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 144 [1/2] (3.25ns)   --->   "%B_2_load = load i7 %B_2_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 144 'load' 'B_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 145 [1/1] (2.47ns)   --->   "%icmp_ln12_2 = icmp_ugt  i32 %A_2_load, i32 %B_2_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 145 'icmp' 'icmp_ln12_2' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (2.55ns)   --->   "%sub_ln13_2 = sub i32 %A_2_load, i32 %B_2_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 146 'sub' 'sub_ln13_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (2.55ns)   --->   "%sub_ln16_2 = sub i32 %B_2_load, i32 %A_2_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 147 'sub' 'sub_ln16_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/2] (3.25ns)   --->   "%A_3_load = load i7 %A_3_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 148 'load' 'A_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 149 [1/2] (3.25ns)   --->   "%B_3_load = load i7 %B_3_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 149 'load' 'B_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 150 [1/1] (2.47ns)   --->   "%icmp_ln12_3 = icmp_ugt  i32 %A_3_load, i32 %B_3_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 150 'icmp' 'icmp_ln12_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (2.55ns)   --->   "%sub_ln13_3 = sub i32 %A_3_load, i32 %B_3_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 151 'sub' 'sub_ln13_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (2.55ns)   --->   "%sub_ln16_3 = sub i32 %B_3_load, i32 %A_3_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 152 'sub' 'sub_ln16_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/2] (3.25ns)   --->   "%A_4_load = load i7 %A_4_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 153 'load' 'A_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 154 [1/2] (3.25ns)   --->   "%B_4_load = load i7 %B_4_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 154 'load' 'B_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 155 [1/1] (2.47ns)   --->   "%icmp_ln12_4 = icmp_ugt  i32 %A_4_load, i32 %B_4_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 155 'icmp' 'icmp_ln12_4' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (2.55ns)   --->   "%sub_ln13_4 = sub i32 %A_4_load, i32 %B_4_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 156 'sub' 'sub_ln13_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (2.55ns)   --->   "%sub_ln16_4 = sub i32 %B_4_load, i32 %A_4_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 157 'sub' 'sub_ln16_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/2] (3.25ns)   --->   "%A_5_load = load i7 %A_5_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 158 'load' 'A_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 159 [1/2] (3.25ns)   --->   "%B_5_load = load i7 %B_5_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 159 'load' 'B_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 160 [1/1] (2.47ns)   --->   "%icmp_ln12_5 = icmp_ugt  i32 %A_5_load, i32 %B_5_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 160 'icmp' 'icmp_ln12_5' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (2.55ns)   --->   "%sub_ln13_5 = sub i32 %A_5_load, i32 %B_5_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 161 'sub' 'sub_ln13_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (2.55ns)   --->   "%sub_ln16_5 = sub i32 %B_5_load, i32 %A_5_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 162 'sub' 'sub_ln16_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/2] (3.25ns)   --->   "%A_6_load = load i7 %A_6_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 163 'load' 'A_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 164 [1/2] (3.25ns)   --->   "%B_6_load = load i7 %B_6_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 164 'load' 'B_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 165 [1/1] (2.47ns)   --->   "%icmp_ln12_6 = icmp_ugt  i32 %A_6_load, i32 %B_6_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 165 'icmp' 'icmp_ln12_6' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (2.55ns)   --->   "%sub_ln13_6 = sub i32 %A_6_load, i32 %B_6_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 166 'sub' 'sub_ln13_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (2.55ns)   --->   "%sub_ln16_6 = sub i32 %B_6_load, i32 %A_6_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 167 'sub' 'sub_ln16_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/2] (3.25ns)   --->   "%A_7_load = load i7 %A_7_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 168 'load' 'A_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 169 [1/2] (3.25ns)   --->   "%B_7_load = load i7 %B_7_addr" [vitis_hls/eucMod.cpp:12]   --->   Operation 169 'load' 'B_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 170 [1/1] (2.47ns)   --->   "%icmp_ln12_7 = icmp_ugt  i32 %A_7_load, i32 %B_7_load" [vitis_hls/eucMod.cpp:12]   --->   Operation 170 'icmp' 'icmp_ln12_7' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (2.55ns)   --->   "%sub_ln13_7 = sub i32 %A_7_load, i32 %B_7_load" [vitis_hls/eucMod.cpp:13]   --->   Operation 171 'sub' 'sub_ln13_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (2.55ns)   --->   "%sub_ln16_7 = sub i32 %B_7_load, i32 %A_7_load" [vitis_hls/eucMod.cpp:16]   --->   Operation 172 'sub' 'sub_ln16_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 173 [2/2] (6.91ns)   --->   "%mul_ln13 = mul i32 %sub_ln13, i32 %sub_ln13" [vitis_hls/eucMod.cpp:13]   --->   Operation 173 'mul' 'mul_ln13' <Predicate = (icmp_ln12)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [2/2] (6.91ns)   --->   "%mul_ln16 = mul i32 %sub_ln16, i32 %sub_ln16" [vitis_hls/eucMod.cpp:16]   --->   Operation 174 'mul' 'mul_ln16' <Predicate = (!icmp_ln12)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [2/2] (6.91ns)   --->   "%mul_ln13_1 = mul i32 %sub_ln13_1, i32 %sub_ln13_1" [vitis_hls/eucMod.cpp:13]   --->   Operation 175 'mul' 'mul_ln13_1' <Predicate = (icmp_ln12_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [2/2] (6.91ns)   --->   "%mul_ln16_1 = mul i32 %sub_ln16_1, i32 %sub_ln16_1" [vitis_hls/eucMod.cpp:16]   --->   Operation 176 'mul' 'mul_ln16_1' <Predicate = (!icmp_ln12_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [2/2] (6.91ns)   --->   "%mul_ln13_2 = mul i32 %sub_ln13_2, i32 %sub_ln13_2" [vitis_hls/eucMod.cpp:13]   --->   Operation 177 'mul' 'mul_ln13_2' <Predicate = (icmp_ln12_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [2/2] (6.91ns)   --->   "%mul_ln16_2 = mul i32 %sub_ln16_2, i32 %sub_ln16_2" [vitis_hls/eucMod.cpp:16]   --->   Operation 178 'mul' 'mul_ln16_2' <Predicate = (!icmp_ln12_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [2/2] (6.91ns)   --->   "%mul_ln13_3 = mul i32 %sub_ln13_3, i32 %sub_ln13_3" [vitis_hls/eucMod.cpp:13]   --->   Operation 179 'mul' 'mul_ln13_3' <Predicate = (icmp_ln12_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [2/2] (6.91ns)   --->   "%mul_ln16_3 = mul i32 %sub_ln16_3, i32 %sub_ln16_3" [vitis_hls/eucMod.cpp:16]   --->   Operation 180 'mul' 'mul_ln16_3' <Predicate = (!icmp_ln12_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [2/2] (6.91ns)   --->   "%mul_ln13_4 = mul i32 %sub_ln13_4, i32 %sub_ln13_4" [vitis_hls/eucMod.cpp:13]   --->   Operation 181 'mul' 'mul_ln13_4' <Predicate = (icmp_ln12_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 182 [2/2] (6.91ns)   --->   "%mul_ln16_4 = mul i32 %sub_ln16_4, i32 %sub_ln16_4" [vitis_hls/eucMod.cpp:16]   --->   Operation 182 'mul' 'mul_ln16_4' <Predicate = (!icmp_ln12_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 183 [2/2] (6.91ns)   --->   "%mul_ln13_5 = mul i32 %sub_ln13_5, i32 %sub_ln13_5" [vitis_hls/eucMod.cpp:13]   --->   Operation 183 'mul' 'mul_ln13_5' <Predicate = (icmp_ln12_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [2/2] (6.91ns)   --->   "%mul_ln16_5 = mul i32 %sub_ln16_5, i32 %sub_ln16_5" [vitis_hls/eucMod.cpp:16]   --->   Operation 184 'mul' 'mul_ln16_5' <Predicate = (!icmp_ln12_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [2/2] (6.91ns)   --->   "%mul_ln13_6 = mul i32 %sub_ln13_6, i32 %sub_ln13_6" [vitis_hls/eucMod.cpp:13]   --->   Operation 185 'mul' 'mul_ln13_6' <Predicate = (icmp_ln12_6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [2/2] (6.91ns)   --->   "%mul_ln16_6 = mul i32 %sub_ln16_6, i32 %sub_ln16_6" [vitis_hls/eucMod.cpp:16]   --->   Operation 186 'mul' 'mul_ln16_6' <Predicate = (!icmp_ln12_6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [2/2] (6.91ns)   --->   "%mul_ln13_7 = mul i32 %sub_ln13_7, i32 %sub_ln13_7" [vitis_hls/eucMod.cpp:13]   --->   Operation 187 'mul' 'mul_ln13_7' <Predicate = (icmp_ln12_7)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [2/2] (6.91ns)   --->   "%mul_ln16_7 = mul i32 %sub_ln16_7, i32 %sub_ln16_7" [vitis_hls/eucMod.cpp:16]   --->   Operation 188 'mul' 'mul_ln16_7' <Predicate = (!icmp_ln12_7)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 189 [1/2] (6.91ns)   --->   "%mul_ln13 = mul i32 %sub_ln13, i32 %sub_ln13" [vitis_hls/eucMod.cpp:13]   --->   Operation 189 'mul' 'mul_ln13' <Predicate = (icmp_ln12)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/2] (6.91ns)   --->   "%mul_ln16 = mul i32 %sub_ln16, i32 %sub_ln16" [vitis_hls/eucMod.cpp:16]   --->   Operation 190 'mul' 'mul_ln16' <Predicate = (!icmp_ln12)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/2] (6.91ns)   --->   "%mul_ln13_1 = mul i32 %sub_ln13_1, i32 %sub_ln13_1" [vitis_hls/eucMod.cpp:13]   --->   Operation 191 'mul' 'mul_ln13_1' <Predicate = (icmp_ln12_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/2] (6.91ns)   --->   "%mul_ln16_1 = mul i32 %sub_ln16_1, i32 %sub_ln16_1" [vitis_hls/eucMod.cpp:16]   --->   Operation 192 'mul' 'mul_ln16_1' <Predicate = (!icmp_ln12_1)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/2] (6.91ns)   --->   "%mul_ln13_2 = mul i32 %sub_ln13_2, i32 %sub_ln13_2" [vitis_hls/eucMod.cpp:13]   --->   Operation 193 'mul' 'mul_ln13_2' <Predicate = (icmp_ln12_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/2] (6.91ns)   --->   "%mul_ln16_2 = mul i32 %sub_ln16_2, i32 %sub_ln16_2" [vitis_hls/eucMod.cpp:16]   --->   Operation 194 'mul' 'mul_ln16_2' <Predicate = (!icmp_ln12_2)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/2] (6.91ns)   --->   "%mul_ln13_3 = mul i32 %sub_ln13_3, i32 %sub_ln13_3" [vitis_hls/eucMod.cpp:13]   --->   Operation 195 'mul' 'mul_ln13_3' <Predicate = (icmp_ln12_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/2] (6.91ns)   --->   "%mul_ln16_3 = mul i32 %sub_ln16_3, i32 %sub_ln16_3" [vitis_hls/eucMod.cpp:16]   --->   Operation 196 'mul' 'mul_ln16_3' <Predicate = (!icmp_ln12_3)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/2] (6.91ns)   --->   "%mul_ln13_4 = mul i32 %sub_ln13_4, i32 %sub_ln13_4" [vitis_hls/eucMod.cpp:13]   --->   Operation 197 'mul' 'mul_ln13_4' <Predicate = (icmp_ln12_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/2] (6.91ns)   --->   "%mul_ln16_4 = mul i32 %sub_ln16_4, i32 %sub_ln16_4" [vitis_hls/eucMod.cpp:16]   --->   Operation 198 'mul' 'mul_ln16_4' <Predicate = (!icmp_ln12_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/2] (6.91ns)   --->   "%mul_ln13_5 = mul i32 %sub_ln13_5, i32 %sub_ln13_5" [vitis_hls/eucMod.cpp:13]   --->   Operation 199 'mul' 'mul_ln13_5' <Predicate = (icmp_ln12_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/2] (6.91ns)   --->   "%mul_ln16_5 = mul i32 %sub_ln16_5, i32 %sub_ln16_5" [vitis_hls/eucMod.cpp:16]   --->   Operation 200 'mul' 'mul_ln16_5' <Predicate = (!icmp_ln12_5)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/2] (6.91ns)   --->   "%mul_ln13_6 = mul i32 %sub_ln13_6, i32 %sub_ln13_6" [vitis_hls/eucMod.cpp:13]   --->   Operation 201 'mul' 'mul_ln13_6' <Predicate = (icmp_ln12_6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/2] (6.91ns)   --->   "%mul_ln16_6 = mul i32 %sub_ln16_6, i32 %sub_ln16_6" [vitis_hls/eucMod.cpp:16]   --->   Operation 202 'mul' 'mul_ln16_6' <Predicate = (!icmp_ln12_6)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/2] (6.91ns)   --->   "%mul_ln13_7 = mul i32 %sub_ln13_7, i32 %sub_ln13_7" [vitis_hls/eucMod.cpp:13]   --->   Operation 203 'mul' 'mul_ln13_7' <Predicate = (icmp_ln12_7)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/2] (6.91ns)   --->   "%mul_ln16_7 = mul i32 %sub_ln16_7, i32 %sub_ln16_7" [vitis_hls/eucMod.cpp:16]   --->   Operation 204 'mul' 'mul_ln16_7' <Predicate = (!icmp_ln12_7)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.92>
ST_6 : Operation 205 [1/1] (0.69ns)   --->   "%select_ln12 = select i1 %icmp_ln12, i32 %mul_ln13, i32 %mul_ln16" [vitis_hls/eucMod.cpp:12]   --->   Operation 205 'select' 'select_ln12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 206 [1/1] (0.69ns)   --->   "%select_ln12_1 = select i1 %icmp_ln12_1, i32 %mul_ln13_1, i32 %mul_ln16_1" [vitis_hls/eucMod.cpp:12]   --->   Operation 206 'select' 'select_ln12_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 207 [1/1] (0.69ns)   --->   "%select_ln12_2 = select i1 %icmp_ln12_2, i32 %mul_ln13_2, i32 %mul_ln16_2" [vitis_hls/eucMod.cpp:12]   --->   Operation 207 'select' 'select_ln12_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 208 [1/1] (0.69ns)   --->   "%select_ln12_3 = select i1 %icmp_ln12_3, i32 %mul_ln13_3, i32 %mul_ln16_3" [vitis_hls/eucMod.cpp:12]   --->   Operation 208 'select' 'select_ln12_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node add_ln9_3)   --->   "%select_ln12_4 = select i1 %icmp_ln12_4, i32 %mul_ln13_4, i32 %mul_ln16_4" [vitis_hls/eucMod.cpp:12]   --->   Operation 209 'select' 'select_ln12_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node add_ln9_3)   --->   "%select_ln12_5 = select i1 %icmp_ln12_5, i32 %mul_ln13_5, i32 %mul_ln16_5" [vitis_hls/eucMod.cpp:12]   --->   Operation 210 'select' 'select_ln12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node add_ln9_4)   --->   "%select_ln12_6 = select i1 %icmp_ln12_6, i32 %mul_ln13_6, i32 %mul_ln16_6" [vitis_hls/eucMod.cpp:12]   --->   Operation 211 'select' 'select_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln9_4)   --->   "%select_ln12_7 = select i1 %icmp_ln12_7, i32 %mul_ln13_7, i32 %mul_ln16_7" [vitis_hls/eucMod.cpp:12]   --->   Operation 212 'select' 'select_ln12_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_1 = add i32 %select_ln12_2, i32 %select_ln12_3" [vitis_hls/eucMod.cpp:9]   --->   Operation 213 'add' 'add_ln9_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 214 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln9 = add i32 %add_ln9_1, i32 %select_ln12_1" [vitis_hls/eucMod.cpp:9]   --->   Operation 214 'add' 'add_ln9' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 215 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln9_4 = add i32 %select_ln12_6, i32 %select_ln12_7" [vitis_hls/eucMod.cpp:9]   --->   Operation 215 'add' 'add_ln9_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 216 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln9_3 = add i32 %select_ln12_4, i32 %select_ln12_5" [vitis_hls/eucMod.cpp:9]   --->   Operation 216 'add' 'add_ln9_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 217 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_5 = add i32 %add_ln9_3, i32 %add_ln9_4" [vitis_hls/eucMod.cpp:9]   --->   Operation 217 'add' 'add_ln9_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 218 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln9_2 = add i32 %add_ln9_5, i32 %select_ln12" [vitis_hls/eucMod.cpp:9]   --->   Operation 218 'add' 'add_ln9_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 5.95>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%xf_V_load_1 = load i32 %xf_V" [vitis_hls/eucMod.cpp:9]   --->   Operation 219 'load' 'xf_V_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [vitis_hls/eucMod.cpp:9]   --->   Operation 220 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_6 = add i32 %add_ln9_2, i32 %add_ln9" [vitis_hls/eucMod.cpp:9]   --->   Operation 221 'add' 'add_ln9_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 222 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%temp = add i32 %add_ln9_6, i32 %xf_V_load_1" [vitis_hls/eucMod.cpp:9]   --->   Operation 222 'add' 'temp' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [1/1] (1.58ns)   --->   "%store_ln9 = store i32 %temp, i32 %xf_V" [vitis_hls/eucMod.cpp:9]   --->   Operation 223 'store' 'store_ln9' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx1.case.0"   --->   Operation 224 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 2> <Delay = 4.47>
ST_8 : Operation 225 [1/1] (0.00ns)   --->   "%xf_V_load = load i32 %xf_V" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 225 'load' 'xf_V_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 226 [10/10] (4.47ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 226 'call' 'p_Val2_s' <Predicate = true> <Delay = 4.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 3> <Delay = 7.11>
ST_9 : Operation 227 [9/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 227 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 7.11>
ST_10 : Operation 228 [8/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 228 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 7.11>
ST_11 : Operation 229 [7/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 229 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 7.11>
ST_12 : Operation 230 [6/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 230 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 7.11>
ST_13 : Operation 231 [5/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 231 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 7.11>
ST_14 : Operation 232 [4/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 232 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 9> <Delay = 7.11>
ST_15 : Operation 233 [3/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 233 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 10> <Delay = 7.11>
ST_16 : Operation 234 [2/10] (7.11ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 234 'call' 'p_Val2_s' <Predicate = true> <Delay = 7.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 11> <Delay = 6.50>
ST_17 : Operation 235 [1/10] (6.50ns)   --->   "%p_Val2_s = call i17 @sqrt_fixed<33, 33>, i32 %xf_V_load" [r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386]   --->   Operation 235 'call' 'p_Val2_s' <Predicate = true> <Delay = 6.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 12> <Delay = 1.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i17 %p_Val2_s"   --->   Operation 236 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (1.00ns)   --->   "%write_ln19 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %C, i32 %zext_ln346" [vitis_hls/eucMod.cpp:19]   --->   Operation 237 'write' 'write_ln19' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [vitis_hls/eucMod.cpp:20]   --->   Operation 238 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('index') [19]  (0 ns)
	'store' operation ('store_ln10', vitis_hls/eucMod.cpp:10) of constant 0 on local variable 'index' [88]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('index', vitis_hls/eucMod.cpp:10) on local variable 'index' [92]  (0 ns)
	'getelementptr' operation ('A_0_addr', vitis_hls/eucMod.cpp:12) [102]  (0 ns)
	'load' operation ('A_0_load', vitis_hls/eucMod.cpp:12) on array 'A_0' [103]  (3.25 ns)

 <State 3>: 5.81ns
The critical path consists of the following:
	'load' operation ('A_0_load', vitis_hls/eucMod.cpp:12) on array 'A_0' [103]  (3.25 ns)
	'sub' operation ('sub_ln13', vitis_hls/eucMod.cpp:13) [107]  (2.55 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln13', vitis_hls/eucMod.cpp:13) [108]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln13', vitis_hls/eucMod.cpp:13) [108]  (6.91 ns)

 <State 6>: 6.92ns
The critical path consists of the following:
	'select' operation ('select_ln12_4', vitis_hls/eucMod.cpp:12) [151]  (0 ns)
	'add' operation ('add_ln9_3', vitis_hls/eucMod.cpp:9) [185]  (2.55 ns)
	'add' operation ('add_ln9_5', vitis_hls/eucMod.cpp:9) [186]  (0 ns)
	'add' operation ('add_ln9_2', vitis_hls/eucMod.cpp:9) [187]  (4.37 ns)

 <State 7>: 5.96ns
The critical path consists of the following:
	'load' operation ('xf_V_load_1', vitis_hls/eucMod.cpp:9) on local variable 'xf.V' [98]  (0 ns)
	'add' operation ('temp', vitis_hls/eucMod.cpp:9) [189]  (4.37 ns)
	'store' operation ('store_ln9', vitis_hls/eucMod.cpp:9) of variable 'temp', vitis_hls/eucMod.cpp:9 on local variable 'xf.V' [192]  (1.59 ns)

 <State 8>: 4.47ns
The critical path consists of the following:
	'load' operation ('xf_V_load', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) on local variable 'xf.V' [195]  (0 ns)
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [196]  (4.47 ns)

 <State 9>: 7.12ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [196]  (7.12 ns)

 <State 10>: 7.12ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [196]  (7.12 ns)

 <State 11>: 7.12ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [196]  (7.12 ns)

 <State 12>: 7.12ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [196]  (7.12 ns)

 <State 13>: 7.12ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [196]  (7.12 ns)

 <State 14>: 7.12ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [196]  (7.12 ns)

 <State 15>: 7.12ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [196]  (7.12 ns)

 <State 16>: 7.12ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [196]  (7.12 ns)

 <State 17>: 6.5ns
The critical path consists of the following:
	'call' operation ('__Val2__', r:/builds/2021.1/rdi_builds/continuous/2021_06_10_3247384/src/shared/hls/clib/hlsmath/include\hls_sqrt_apfixed.h:386) to 'sqrt_fixed<33, 33>' [196]  (6.5 ns)

 <State 18>: 1ns
The critical path consists of the following:
	s_axi write operation ('write_ln19', vitis_hls/eucMod.cpp:19) on port 'C' (vitis_hls/eucMod.cpp:19) [198]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
