

================================================================
== Vivado HLS Report for 'Loop_B_i_proc4'
================================================================
* Date:           Mon Feb 21 13:58:40 2022

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.186|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3137|  3137|  3137|  3137|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- B_i     |  3136|  3136|        98|          -|          -|    32|    no    |
        | + B_j    |    96|    96|         3|          -|          -|    32|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    105|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     78|    -|
|Register         |        -|      -|      69|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      69|    183|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |B_pipe_1_V_din       |     +    |      0|  0|  39|          32|           1|
    |add_ln20_fu_128_p2   |     +    |      0|  0|  12|          12|          12|
    |i_fu_94_p2           |     +    |      0|  0|  15|           6|           1|
    |j_fu_118_p2          |     +    |      0|  0|  15|           6|           1|
    |icmp_ln17_fu_88_p2   |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_112_p2  |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1      |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 105|          69|          30|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |B_pipe_1_V_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm         |  33|          6|    1|          6|
    |ap_done           |   9|          2|    1|          2|
    |i_0_i_i_reg_66    |   9|          2|    6|         12|
    |j_0_i_i_reg_77    |   9|          2|    6|         12|
    |real_start        |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  78|         16|   16|         36|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |A_load_reg_170     |  32|   0|   32|          0|
    |ap_CS_fsm          |   5|   0|    5|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |i_0_i_i_reg_66     |   6|   0|    6|          0|
    |i_reg_147          |   6|   0|    6|          0|
    |j_0_i_i_reg_77     |   6|   0|    6|          0|
    |j_reg_160          |   6|   0|    6|          0|
    |start_once_reg     |   1|   0|    1|          0|
    |zext_ln18_reg_152  |   6|   0|   12|          6|
    +-------------------+----+----+-----+-----------+
    |Total              |  69|   0|   75|          6|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Loop_B_i_proc4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Loop_B_i_proc4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Loop_B_i_proc4 | return value |
|start_full_n       |  in |    1| ap_ctrl_hs | Loop_B_i_proc4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | Loop_B_i_proc4 | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Loop_B_i_proc4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Loop_B_i_proc4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Loop_B_i_proc4 | return value |
|start_out          | out |    1| ap_ctrl_hs | Loop_B_i_proc4 | return value |
|start_write        | out |    1| ap_ctrl_hs | Loop_B_i_proc4 | return value |
|A_address0         | out |   10|  ap_memory |        A       |     array    |
|A_ce0              | out |    1|  ap_memory |        A       |     array    |
|A_q0               |  in |   32|  ap_memory |        A       |     array    |
|B_pipe_1_V_din     | out |   32|   ap_fifo  |   B_pipe_1_V   |    pointer   |
|B_pipe_1_V_full_n  |  in |    1|   ap_fifo  |   B_pipe_1_V   |    pointer   |
|B_pipe_1_V_write   | out |    1|   ap_fifo  |   B_pipe_1_V   |    pointer   |
+-------------------+-----+-----+------------+----------------+--------------+

