bd_4cab.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/sim/bd_4cab.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_one_0.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_0/sim/bd_4cab_one_0.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_psr0_0.vhd,vhdl,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_1/sim/bd_4cab_psr0_0.vhd,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_psr_aclk_0.vhd,vhdl,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_2/sim/bd_4cab_psr_aclk_0.vhd,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_psr_aclk1_0.vhd,vhdl,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_3/sim/bd_4cab_psr_aclk1_0.vhd,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_s00mmu_0.sv,systemverilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_4/sim/bd_4cab_s00mmu_0.sv,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_s00tr_0.sv,systemverilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_5/sim/bd_4cab_s00tr_0.sv,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_s00sic_0.sv,systemverilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_6/sim/bd_4cab_s00sic_0.sv,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_s00a2s_0.sv,systemverilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_7/sim/bd_4cab_s00a2s_0.sv,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_sarn_0.sv,systemverilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_8/sim/bd_4cab_sarn_0.sv,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_srn_0.sv,systemverilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_9/sim/bd_4cab_srn_0.sv,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_sawn_0.sv,systemverilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_10/sim/bd_4cab_sawn_0.sv,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_swn_0.sv,systemverilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_11/sim/bd_4cab_swn_0.sv,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_sbn_0.sv,systemverilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_12/sim/bd_4cab_sbn_0.sv,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_m00s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_13/sim/bd_4cab_m00s2a_0.sv,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
bd_4cab_m00e_0.sv,systemverilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/bd_0/ip/ip_14/sim/bd_4cab_m00e_0.sv,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
nexys_shell_smartconnect_0_0.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_smartconnect_0_0_1/sim/nexys_shell_smartconnect_0_0.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
nexys_shell_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0_1/sim/nexys_shell_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
nexys_shell.v,verilog,xil_defaultlib,../../../bd/nexys_shell/sim/nexys_shell.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ecc_dec_fix.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ecc_merge_enc.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ecc_gen.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ecc_buf.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_fi_xor.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_tempmon.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_infrastructure.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_iodelay_ctrl.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_clk_ibuf.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_mem_intfc.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_memc_ui_top_axi.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_axi_upsizer.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_command_fifo.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc_wrap_cmd.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc_cmd_translator.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_ctrl_addr_decode.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_carry_latch_and.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc_r_channel.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_carry_and.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc_aw_channel.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc_cmd_arbiter.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_carry_or.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_comparator.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_carry_latch_or.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_ctrl_reg.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_ctrl_reg_bank.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_ctrl_read.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_a_upsizer.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc_cmd_fsm.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc_ar_channel.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc_b_channel.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc_incr_cmd.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc_fifo.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc_simple_fifo.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_ctrl_write.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_comparator_sel_static.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_r_upsizer.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_mc_w_channel.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_axi_ctrl_top.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_axic_register_slice.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_w_upsizer.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_comparator_sel.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_axi_register_slice.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_byte_group_io.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_ocd_data.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_poc_tap_base.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_ocd_lim.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_init.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_poc_top.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_byte_lane.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_poc_cc.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_top.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_4lanes.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_mc_phy_wrapper.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_if_post_fifo.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_mc_phy.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_wrcal.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_poc_edge_store.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_ocd_edge.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_poc_pd.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_dqs_found_cal.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_of_pre_fifo.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_rdlvl.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_tempmon.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_prbs_gen.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_ocd_mux.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_poc_meta.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_calib_top.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_ocd_samp.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_wrlvl.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ddr_phy_ocd_cntlr.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ui_rd_data.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ui_wr_data.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ui_top.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_ui_cmd.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_bank_state.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_rank_cntrl.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_col_mach.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_bank_common.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_rank_common.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_bank_cntrl.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_arb_mux.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_arb_select.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_bank_compare.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_bank_mach.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_arb_row_col.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_round_robin_arb.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_mc.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_bank_queue.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
mig_7series_v4_2_rank_mach.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
nexys_shell_mig_7series_0_0_mig_sim.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0_mig_sim.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
nexys_shell_mig_7series_0_0.v,verilog,xil_defaultlib,../../../bd/nexys_shell/ip/nexys_shell_mig_7series_0_0_1/nexys_shell_mig_7series_0_0/user_design/rtl/nexys_shell_mig_7series_0_0.v,incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="$ref_dir/../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/1ddd/hdl/verilog"incdir="../../../../PCore_FPGA.srcs/sources_1/bd/nexys_shell/ipshared/b2d0/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
