[{"DBLP title": "Dynamic Power and Thermal Management of NoC-Based Heterogeneous MPSoCs.", "DBLP authors": ["George Kornaros", "Dionisios N. Pnevmatikatos"], "year": 2014, "MAG papers": [{"PaperId": 2015835319, "PaperTitle": "dynamic power and thermal management of noc based heterogeneous mpsocs", "Year": 2014, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"technical university of crete": 2.0}}], "source": "ES"}, {"DBLP title": "High-Level Abstractions and Modular Debugging for FPGA Design Validation.", "DBLP authors": ["Yousef Iskander", "Cameron D. Patterson", "Stephen D. Craven"], "year": 2014, "MAG papers": [{"PaperId": 1994052066, "PaperTitle": "high level abstractions and modular debugging for fpga design validation", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of tennessee at chattanooga": 1.0, "virginia tech": 2.0}}], "source": "ES"}, {"DBLP title": "Fast and Accurate Stereo Vision System on FPGA.", "DBLP authors": ["Minxi Jin", "Tsutomu Maruyama"], "year": 2014, "MAG papers": [{"PaperId": 1988745519, "PaperTitle": "fast and accurate stereo vision system on fpga", "Year": 2014, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of tsukuba": 2.0}}], "source": "ES"}, {"DBLP title": "Fast Design Exploration for Performance, Power and Accuracy Tradeoffs in FPGA-Based Accelerators.", "DBLP authors": ["Onur Ulusel", "Kumud Nepal", "R. Iris Bahar", "Sherief Reda"], "year": 2014, "MAG papers": [{"PaperId": 2095589290, "PaperTitle": "fast design exploration for performance power and accuracy tradeoffs in fpga based accelerators", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"brown university": 4.0}}], "source": "ES"}, {"DBLP title": "A Fully Pipelined FPGA Architecture of a Factored Restricted Boltzmann Machine Artificial Neural Network.", "DBLP authors": ["Lok-Won Kim", "Sameh W. Asaad", "Ralph Linsker"], "year": 2014, "MAG papers": [{"PaperId": 2171318387, "PaperTitle": "a fully pipelined fpga architecture of a factored restricted boltzmann machine artificial neural network", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"cisco systems inc": 1.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "VTR 7.0: Next Generation Architecture and CAD System for FPGAs.", "DBLP authors": ["Jason Luu", "Jeffrey Goeders", "Michael Wainberg", "Andrew Somerville", "Thien Yu", "Konstantin Nasartschuk", "Miad Nasr", "Sen Wang", "Tim Liu", "Nooruddin Ahmed", "Kenneth B. Kent", "Jason Helge Anderson", "Jonathan Rose", "Vaughn Betz"], "year": 2014, "MAG papers": [{"PaperId": 2005602803, "PaperTitle": "vtr 7 0 next generation architecture and cad system for fpgas", "Year": 2014, "CitationCount": 259, "EstimatedCitation": 376, "Affiliations": {"university of british columbia": 1.0, "university of toronto": 9.0, "university of new brunswick": 4.0}}], "source": "ES"}, {"DBLP title": "Multi-Application Network-on-Chip Design using Global Mapping and Local Reconfiguration.", "DBLP authors": ["Soumya J.", "Ashish Sharma", "Santanu Chattopadhyay"], "year": 2014, "MAG papers": [{"PaperId": 2050254448, "PaperTitle": "multi application network on chip design using global mapping and local reconfiguration", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"indian institute of technology kharagpur": 3.0}}], "source": "ES"}, {"DBLP title": "FPGA Implementation of a Special-Purpose VLIW Structure for Double-Precision Elementary Function.", "DBLP authors": ["Yuanwu Lei", "Lei Guo", "Yong Dou", "Sheng Ma", "Jinbo Xu"], "year": 2014, "MAG papers": [{"PaperId": 2104393432, "PaperTitle": "fpga implementation of a special purpose vliw structure for double precision elementary function", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of defense technology": 5.0}}], "source": "ES"}, {"DBLP title": "A Mapping-Scheduling Algorithm for Hardware Acceleration on Reconfigurable Platforms.", "DBLP authors": ["Juan Antonio Clemente", "Ivan Beretta", "Vincenzo Rana", "David Atienza", "Donatella Sciuto"], "year": 2014, "MAG papers": [{"PaperId": 1972374915, "PaperTitle": "a mapping scheduling algorithm for hardware acceleration on reconfigurable platforms", "Year": 2014, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"ecole polytechnique federale de lausanne": 3.0, "polytechnic university of milan": 1.0, "complutense university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "Intra-Masking Dual-Rail Memory on LUT Implementation for SCA-Resistant AES on FPGA.", "DBLP authors": ["Anh-Tuan Hoang", "Takeshi Fujino"], "year": 2014, "MAG papers": [{"PaperId": 2075417072, "PaperTitle": "intra masking dual rail memory on lut implementation for sca resistant aes on fpga", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ritsumeikan university": 2.0}}], "source": "ES"}, {"DBLP title": "Coordination of Independent Loops in Self-Adaptive Systems.", "DBLP authors": ["Jacopo Panerati", "Martina Maggio", "Matteo Carminati", "Filippo Sironi", "Marco Triverio", "Marco D. Santambrogio"], "year": 2014, "MAG papers": [{"PaperId": 2159176014, "PaperTitle": "coordination of independent loops in self adaptive systems", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ecole polytechnique de montreal": 1.0, "lund university": 1.0}}], "source": "ES"}, {"DBLP title": "Self-Awareness as a Model for Designing and Operating Heterogeneous Multicores.", "DBLP authors": ["Andreas Agne", "Markus Happe", "Achim L\u00f6sch", "Christian Plessl", "Marco Platzner"], "year": 2014, "MAG papers": [{"PaperId": 2151600945, "PaperTitle": "self awareness as a model for designing and operating heterogeneous multicores", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"university of paderborn": 5.0}}], "source": "ES"}, {"DBLP title": "Design Tools for Implementing Self-Aware and Fault-Tolerant Systems on FPGAs.", "DBLP authors": ["Christian Beckhoff", "Dirk Koch", "Jim T\u00f8rresen"], "year": 2014, "MAG papers": [{"PaperId": 2160274482, "PaperTitle": "design tools for implementing self aware and fault tolerant systems on fpgas", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of manchester": 1.0, "university of oslo": 2.0}}], "source": "ES"}, {"DBLP title": "A Self-Aware Tuning and Self-Aware Evaluation Method for Finite-Difference Applications in Reconfigurable Systems.", "DBLP authors": ["Xinyu Niu", "Qiwei Jin", "Wayne Luk", "Stephen Weston"], "year": 2014, "MAG papers": [{"PaperId": 2165984413, "PaperTitle": "a self aware tuning and self aware evaluation method for finite difference applications in reconfigurable systems", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Composing Multi-Ported Memories on FPGAs.", "DBLP authors": ["Charles Eric LaForest", "Zimo Li", "Tristan O'rourke", "Ming G. Liu", "J. Gregory Steffan"], "year": 2014, "MAG papers": [{"PaperId": 2137545744, "PaperTitle": "composing multi ported memories on fpgas", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of toronto": 5.0}}], "source": "ES"}, {"DBLP title": "Benefits of Adding Hardware Support for Broadcast and Reduce Operations in MPSoC Applications.", "DBLP authors": ["Yuanxi Peng", "Manuel Salda\u00f1a", "Christopher A. Madill", "Xiaofeng Zou", "Paul Chow"], "year": 2014, "MAG papers": [{"PaperId": 2104942569, "PaperTitle": "benefits of adding hardware support for broadcast and reduce operations in mpsoc applications", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national university of defense technology": 2.0, "university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "The iDEA DSP Block-Based Soft Processor for FPGAs.", "DBLP authors": ["Hui Yan Cheah", "Fredrik Brosser", "Suhaib A. Fahmy", "Douglas L. Maskell"], "year": 2014, "MAG papers": [{"PaperId": 1970047515, "PaperTitle": "the idea dsp block based soft processor for fpgas", "Year": 2014, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"nanyang technological university": 4.0}}], "source": "ES"}, {"DBLP title": "Networks-on-Chip for FPGAs: Hard, Soft or Mixed?", "DBLP authors": ["Mohamed S. Abdelfattah", "Vaughn Betz"], "year": 2014, "MAG papers": [{"PaperId": 2026844540, "PaperTitle": "networks on chip for fpgas hard soft or mixed", "Year": 2014, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"university of toronto": 2.0}}], "source": "ES"}, {"DBLP title": "Graph Minor Approach for Application Mapping on CGRAs.", "DBLP authors": ["Liang Chen", "Tulika Mitra"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "ULP-SRP: Ultra Low-Power Samsung Reconfigurable Processor for Biomedical Applications.", "DBLP authors": ["Changmoo Kim", "Moo-Kyoung Chung", "Yeon-Gon Cho", "Mario Konijnenburg", "Soojung Ryu", "Jeongwook Kim"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "RIVER: Reconfigurable Flow and Fabric for Real-Time Signal Processing on FPGAs.", "DBLP authors": ["Christian Brugger", "Dominic Hillenbrand", "Matthias Norbert Balzer"], "year": 2014, "MAG papers": [{"PaperId": 1990393863, "PaperTitle": "river reconfigurable flow and fabric for real time signal processing on fpgas", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"waseda university": 1.0, "karlsruhe institute of technology": 1.0, "kaiserslautern university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive Parallelism Exploitation under Physical and Real-Time Constraints for Resilient Systems.", "DBLP authors": ["F\u00e1bio P. Itturriet", "Gabriel L. Nazar", "Ronaldo Rodrigues Ferreira", "\u00c1lvaro Freitas Moreira", "Luigi Carro"], "year": 2014, "MAG papers": [{"PaperId": 2139382710, "PaperTitle": "adaptive parallelism exploitation under physical and real time constraints for resilient systems", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"universidade federal do rio grande do sul": 5.0}}], "source": "ES"}, {"DBLP title": "Exploiting FPGA-Aware Merging of Custom Instructions for Runtime Reconfiguration.", "DBLP authors": ["Siew Kei Lam", "Christopher T. Clarke", "Thambipillai Srikanthan"], "year": 2014, "MAG papers": [{"PaperId": 2144176771, "PaperTitle": "exploiting fpga aware merging of custom instructions for runtime reconfiguration", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nanyang technological university": 2.0, "university of bath": 1.0}}], "source": "ES"}, {"DBLP title": "Extending UML/MARTE to Support Discrete Controller Synthesis, Application to Reconfigurable Systems-on-Chip Modeling.", "DBLP authors": ["S\u00e9bastien Guillet", "Florent de Lamotte", "Nicolas Le Griguer", "\u00c9ric Rutten", "Guy Gogniat", "Jean-Philippe Diguet"], "year": 2014, "MAG papers": [{"PaperId": 2039712832, "PaperTitle": "extending uml marte to support discrete controller synthesis application to reconfigurable systems on chip modeling", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"french institute for research in computer science and automation": 1.0}}], "source": "ES"}]