# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Ver2_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib DE2_115_SOPC
# ** Warning: (vlib-34) Library already exists at "DE2_115_SOPC".
# vmap DE2_115_SOPC DE2_115_SOPC
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap DE2_115_SOPC DE2_115_SOPC 
# Modifying modelsim.ini
# vlog -vlog01compat -work DE2_115_SOPC +incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules {C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:34 on Apr 28,2023
# vlog -reportprogress 300 -vlog01compat -work DE2_115_SOPC "+incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules" C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu_cpu_test_bench.v 
# -- Compiling module DE2_115_SOPC_cpu_cpu_test_bench
# 
# Top level modules:
# 	DE2_115_SOPC_cpu_cpu_test_bench
# End time: 13:19:34 on Apr 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject {C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:34 on Apr 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject" C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/shiftReqisterFFT.v 
# -- Compiling module shiftReqisterFFT
# 
# Top level modules:
# 	shiftReqisterFFT
# End time: 13:19:34 on Apr 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject {C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/AsyncFIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:34 on Apr 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject" C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/AsyncFIFO.v 
# -- Compiling module AsyncFIFO
# 
# Top level modules:
# 	AsyncFIFO
# End time: 13:19:34 on Apr 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject {C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/FIFOToFFT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:34 on Apr 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject" C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/FIFOToFFT.v 
# -- Compiling module FIFOToFFT
# 
# Top level modules:
# 	FIFOToFFT
# End time: 13:19:34 on Apr 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject {C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/CODECToFIFO.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:34 on Apr 28,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject" C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/CODECToFIFO.v 
# -- Compiling module CODECToFIFO
# 
# Top level modules:
# 	CODECToFIFO
# End time: 13:19:34 on Apr 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject {C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/FIFOToFFT_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:19:34 on Apr 28,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject" C:/Users/magnu/Documents/skole/Invevde_systemer_designprosjekt/project/TFE4208-Innvevde-systemer-designprosjekt/Robin_testProject/testProject/FIFOToFFT_tb.sv 
# -- Compiling module FIFOToFFT_suite
# 
# Top level modules:
# 	FIFOToFFT_suite
# End time: 13:19:35 on Apr 28,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L DE2_115_SOPC -voptargs="+acc"  FIFOToFFT_suite
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L DE2_115_SOPC -voptargs=""+acc"" FIFOToFFT_suite 
# Start time: 13:19:35 on Apr 28,2023
# Loading sv_std.std
# Loading work.FIFOToFFT_suite
# Loading work.shiftReqisterFFT
# Loading work.AsyncFIFO
# Loading altera_mf_ver.dcfifo
# Loading altera_mf_ver.dcfifo_mixed_widths
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.dcfifo_low_latency
# Loading altera_mf_ver.ALTERA_MF_HINT_EVALUATION
# Loading altera_mf_ver.dcfifo_dffpipe
# Loading work.FIFOToFFT
# Loading work.CODECToFIFO
# Loading altera_mf_ver.dcfifo_async
# Loading altera_mf_ver.dcfifo_fefifo
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /FIFOToFFT_suite/shiftReqisterFFT_inst/AsyncFIFO_inst/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
add wave -position insertpoint sim:/FIFOToFFT_suite/shiftReqisterFFT_inst/AsyncFIFO_inst/*
add wave -position insertpoint sim:/FIFOToFFT_suite/shiftReqisterFFT_inst/FIFOToFFT_inst/*
add wave -position insertpoint sim:/FIFOToFFT_suite/shiftReqisterFFT_inst/CODECToFIFO_inst/*
restart
# ** Warning: (vsim-3017) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /FIFOToFFT_suite/shiftReqisterFFT_inst/AsyncFIFO_inst/dcfifo_component/DCFIFO_MW File: /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v
# ** Warning: (vsim-3722) /build/swbuild/SJ/nightly/18.1std/625/l64/work/modelsim/eda/sim_lib/altera_mf.v(31790): [TFMPC] - Missing connection for port 'eccstatus'.
run
# Can't move the Now cursor.
# End time: 13:23:18 on Apr 28,2023, Elapsed time: 0:03:43
# Errors: 1, Warnings: 4
